
simpleserial-base-CW308_STM32F3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000013e4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  0800156c  0800156c  0001156c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080015c0  080015c0  00020200  2**0
                  CONTENTS
  4 .ARM          00000000  080015c0  080015c0  00020200  2**0
                  CONTENTS
  5 .preinit_array 00000000  080015c0  080015c0  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080015c0  080015c0  000115c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080015c4  080015c4  000115c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  080015c8  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  20000200  080017c8  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000358  080017c8  00020358  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .comment      0000002b  00000000  00000000  0002022a  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003dad  00000000  00000000  00020255  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00000ae0  00000000  00000000  00024002  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000021d6  00000000  00000000  00024ae2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 000001a8  00000000  00000000  00026cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000328  00000000  00000000  00026e60  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00000f6b  00000000  00000000  00027188  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000013fa  00000000  00000000  000280f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  000004f4  00000000  00000000  000294f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         00000144  00000000  00000000  000299e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000034  00000000  00000000  00029b28  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <deregister_tm_clones>:
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000188:	4b04      	ldr	r3, [pc, #16]	; (800019c <deregister_tm_clones+0x14>)
 800018a:	4805      	ldr	r0, [pc, #20]	; (80001a0 <deregister_tm_clones+0x18>)
 800018c:	1a1b      	subs	r3, r3, r0
 800018e:	2b06      	cmp	r3, #6
 8000190:	d902      	bls.n	8000198 <deregister_tm_clones+0x10>
 8000192:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <deregister_tm_clones+0x1c>)
 8000194:	b103      	cbz	r3, 8000198 <deregister_tm_clones+0x10>
 8000196:	4718      	bx	r3
 8000198:	4770      	bx	lr
 800019a:	bf00      	nop
 800019c:	20000203 	.word	0x20000203
 80001a0:	20000200 	.word	0x20000200
 80001a4:	00000000 	.word	0x00000000

080001a8 <register_tm_clones>:
 80001a8:	4905      	ldr	r1, [pc, #20]	; (80001c0 <register_tm_clones+0x18>)
 80001aa:	4806      	ldr	r0, [pc, #24]	; (80001c4 <register_tm_clones+0x1c>)
 80001ac:	1a09      	subs	r1, r1, r0
 80001ae:	1089      	asrs	r1, r1, #2
 80001b0:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 80001b4:	1049      	asrs	r1, r1, #1
 80001b6:	d002      	beq.n	80001be <register_tm_clones+0x16>
 80001b8:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <register_tm_clones+0x20>)
 80001ba:	b103      	cbz	r3, 80001be <register_tm_clones+0x16>
 80001bc:	4718      	bx	r3
 80001be:	4770      	bx	lr
 80001c0:	20000200 	.word	0x20000200
 80001c4:	20000200 	.word	0x20000200
 80001c8:	00000000 	.word	0x00000000

080001cc <__do_global_dtors_aux>:
 80001cc:	b510      	push	{r4, lr}
 80001ce:	4c06      	ldr	r4, [pc, #24]	; (80001e8 <__do_global_dtors_aux+0x1c>)
 80001d0:	7823      	ldrb	r3, [r4, #0]
 80001d2:	b943      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x1a>
 80001d4:	f7ff ffd8 	bl	8000188 <deregister_tm_clones>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x20>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x16>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x24>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000200 	.word	0x20000200
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08001554 	.word	0x08001554

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b08      	ldr	r3, [pc, #32]	; (8000218 <frame_dummy+0x24>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4908      	ldr	r1, [pc, #32]	; (800021c <frame_dummy+0x28>)
 80001fc:	4808      	ldr	r0, [pc, #32]	; (8000220 <frame_dummy+0x2c>)
 80001fe:	f3af 8000 	nop.w
 8000202:	4808      	ldr	r0, [pc, #32]	; (8000224 <frame_dummy+0x30>)
 8000204:	6803      	ldr	r3, [r0, #0]
 8000206:	b913      	cbnz	r3, 800020e <frame_dummy+0x1a>
 8000208:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800020c:	e7cc      	b.n	80001a8 <register_tm_clones>
 800020e:	4b06      	ldr	r3, [pc, #24]	; (8000228 <frame_dummy+0x34>)
 8000210:	2b00      	cmp	r3, #0
 8000212:	d0f9      	beq.n	8000208 <frame_dummy+0x14>
 8000214:	4798      	blx	r3
 8000216:	e7f7      	b.n	8000208 <frame_dummy+0x14>
 8000218:	00000000 	.word	0x00000000
 800021c:	20000204 	.word	0x20000204
 8000220:	08001554 	.word	0x08001554
 8000224:	20000200 	.word	0x20000200
 8000228:	00000000 	.word	0x00000000

0800022c <__libc_init_array>:
 800022c:	b570      	push	{r4, r5, r6, lr}
 800022e:	4e0f      	ldr	r6, [pc, #60]	; (800026c <__libc_init_array+0x40>)
 8000230:	4d0f      	ldr	r5, [pc, #60]	; (8000270 <__libc_init_array+0x44>)
 8000232:	1b76      	subs	r6, r6, r5
 8000234:	10b6      	asrs	r6, r6, #2
 8000236:	bf18      	it	ne
 8000238:	2400      	movne	r4, #0
 800023a:	d005      	beq.n	8000248 <__libc_init_array+0x1c>
 800023c:	3401      	adds	r4, #1
 800023e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000242:	4798      	blx	r3
 8000244:	42a6      	cmp	r6, r4
 8000246:	d1f9      	bne.n	800023c <__libc_init_array+0x10>
 8000248:	4e0a      	ldr	r6, [pc, #40]	; (8000274 <__libc_init_array+0x48>)
 800024a:	4d0b      	ldr	r5, [pc, #44]	; (8000278 <__libc_init_array+0x4c>)
 800024c:	1b76      	subs	r6, r6, r5
 800024e:	f001 f981 	bl	8001554 <_init>
 8000252:	10b6      	asrs	r6, r6, #2
 8000254:	bf18      	it	ne
 8000256:	2400      	movne	r4, #0
 8000258:	d006      	beq.n	8000268 <__libc_init_array+0x3c>
 800025a:	3401      	adds	r4, #1
 800025c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000260:	4798      	blx	r3
 8000262:	42a6      	cmp	r6, r4
 8000264:	d1f9      	bne.n	800025a <__libc_init_array+0x2e>
 8000266:	bd70      	pop	{r4, r5, r6, pc}
 8000268:	bd70      	pop	{r4, r5, r6, pc}
 800026a:	bf00      	nop
 800026c:	080015c0 	.word	0x080015c0
 8000270:	080015c0 	.word	0x080015c0
 8000274:	080015c4 	.word	0x080015c4
 8000278:	080015c0 	.word	0x080015c0

0800027c <reset>:

uint8_t reset(uint8_t* x)
{
	// Reset key here if needed
	return 0x00;
}
 800027c:	2000      	movs	r0, #0
 800027e:	4770      	bx	lr

08000280 <get_key>:
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr

08000284 <SEED_G>:
void SEED_G(unsigned long *s) { // s는 그전에 넘어온것 s = 32bit  x0 = 8bit
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
	y[0] = SEED_S1box[((*s) >> 0) & 0xff];
 8000286:	6804      	ldr	r4, [r0, #0]
 8000288:	4922      	ldr	r1, [pc, #136]	; (8000314 <SEED_G+0x90>)
 800028a:	b2e3      	uxtb	r3, r4
 800028c:	f811 e003 	ldrb.w	lr, [r1, r3]
	y[1] = SEED_S2box[((*s) >> 8) & 0xff];
 8000290:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8000294:	440b      	add	r3, r1
	temp ^= (z[2] << 16);
 8000296:	f02e 060c 	bic.w	r6, lr, #12
	y[1] = SEED_S2box[((*s) >> 8) & 0xff];
 800029a:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
	y[2] = SEED_S1box[((*s) >> 16) & 0xff];
 800029e:	f3c4 4307 	ubfx	r3, r4, #16, #8
	temp ^= (z[2] << 16);
 80002a2:	f022 0530 	bic.w	r5, r2, #48	; 0x30
	y[2] = SEED_S1box[((*s) >> 16) & 0xff];
 80002a6:	5ccb      	ldrb	r3, [r1, r3]
	y[3] = SEED_S2box[((*s) >> 24) & 0xff];
 80002a8:	eb01 6114 	add.w	r1, r1, r4, lsr #24
	temp ^= (z[2] << 16);
 80002ac:	f023 0703 	bic.w	r7, r3, #3
	y[3] = SEED_S2box[((*s) >> 24) & 0xff];
 80002b0:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
	temp ^= (z[2] << 16);
 80002b4:	f021 0403 	bic.w	r4, r1, #3
 80002b8:	4074      	eors	r4, r6
 80002ba:	406c      	eors	r4, r5
 80002bc:	f003 053f 	and.w	r5, r3, #63	; 0x3f
 80002c0:	406c      	eors	r4, r5
 80002c2:	f02e 0630 	bic.w	r6, lr, #48	; 0x30
 80002c6:	f021 050c 	bic.w	r5, r1, #12
 80002ca:	4075      	eors	r5, r6
 80002cc:	f002 063f 	and.w	r6, r2, #63	; 0x3f
 80002d0:	4075      	eors	r5, r6
 80002d2:	407d      	eors	r5, r7
 80002d4:	042d      	lsls	r5, r5, #16
 80002d6:	ea45 2604 	orr.w	r6, r5, r4, lsl #8
 80002da:	f02e 0503 	bic.w	r5, lr, #3
 80002de:	f001 043f 	and.w	r4, r1, #63	; 0x3f
 80002e2:	406c      	eors	r4, r5
	*s = temp;
 80002e4:	f00e 0e3f 	and.w	lr, lr, #63	; 0x3f
	temp ^= (z[2] << 16);
 80002e8:	f022 050c 	bic.w	r5, r2, #12
	*s = temp;
 80002ec:	f021 0130 	bic.w	r1, r1, #48	; 0x30
	temp ^= (z[2] << 16);
 80002f0:	406c      	eors	r4, r5
	*s = temp;
 80002f2:	ea8e 0101 	eor.w	r1, lr, r1
	temp ^= (z[2] << 16);
 80002f6:	f023 0530 	bic.w	r5, r3, #48	; 0x30
	*s = temp;
 80002fa:	f022 0203 	bic.w	r2, r2, #3
	temp ^= (z[2] << 16);
 80002fe:	406c      	eors	r4, r5
	*s = temp;
 8000300:	404a      	eors	r2, r1
 8000302:	f023 030c 	bic.w	r3, r3, #12
	temp ^= (z[2] << 16);
 8000306:	4074      	eors	r4, r6
	*s = temp;
 8000308:	4053      	eors	r3, r2
 800030a:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
 800030e:	6003      	str	r3, [r0, #0]
 8000310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000312:	bf00      	nop
 8000314:	20000000 	.word	0x20000000

08000318 <KeyGen>:
void KeyGen(unsigned long A , unsigned long B , unsigned long C, unsigned long D ,unsigned long RK[][2]){
 8000318:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800031c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
        T0 = A + C - SEED_KC[i];
 800031e:	f8df a06c 	ldr.w	sl, [pc, #108]	; 800038c <KeyGen+0x74>
void KeyGen(unsigned long A , unsigned long B , unsigned long C, unsigned long D ,unsigned long RK[][2]){
 8000322:	4607      	mov	r7, r0
 8000324:	4689      	mov	r9, r1
 8000326:	4616      	mov	r6, r2
 8000328:	4698      	mov	r8, r3
 800032a:	3404      	adds	r4, #4
    for(i = 0 ; i < 16 ; i ++)
 800032c:	2500      	movs	r5, #0
        T0 = A + C - SEED_KC[i];
 800032e:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
 8000332:	19ba      	adds	r2, r7, r6
 8000334:	1ad2      	subs	r2, r2, r3
 8000336:	9200      	str	r2, [sp, #0]
        T1 = C - D + SEED_KC[i];
 8000338:	ebc8 0206 	rsb	r2, r8, r6
 800033c:	4413      	add	r3, r2
        SEED_G(&T0);
 800033e:	4668      	mov	r0, sp
        T1 = C - D + SEED_KC[i];
 8000340:	9301      	str	r3, [sp, #4]
        SEED_G(&T0);
 8000342:	f7ff ff9f 	bl	8000284 <SEED_G>
        SEED_G(&T1);
 8000346:	a801      	add	r0, sp, #4
 8000348:	f7ff ff9c 	bl	8000284 <SEED_G>
        RK[i][0] = T0;
 800034c:	9b00      	ldr	r3, [sp, #0]
 800034e:	f844 3c04 	str.w	r3, [r4, #-4]
        RK[i][1] = T1;
 8000352:	9b01      	ldr	r3, [sp, #4]
 8000354:	6023      	str	r3, [r4, #0]
        if(i % 2 == 0){
 8000356:	07eb      	lsls	r3, r5, #31
            A = (A >> 8) ^ (tmp2 << 24);
 8000358:	bf59      	ittee	pl
 800035a:	ea4f 6309 	movpl.w	r3, r9, lsl #24
            B = (B >> 8) ^ (tmp1 << 24);
 800035e:	063a      	lslpl	r2, r7, #24
            tmp1 = (C >>24) & 0xff;
 8000360:	0e33      	lsrmi	r3, r6, #24
            C = (C << 8) ^ tmp2;
 8000362:	ea4f 6218 	movmi.w	r2, r8, lsr #24
    for(i = 0 ; i < 16 ; i ++)
 8000366:	f105 0501 	add.w	r5, r5, #1
            B = (B >> 8) ^ (tmp1 << 24);
 800036a:	bf59      	ittee	pl
 800036c:	ea42 2919 	orrpl.w	r9, r2, r9, lsr #8
            A = (A >> 8) ^ (tmp2 << 24);
 8000370:	ea43 2717 	orrpl.w	r7, r3, r7, lsr #8
            C = (C << 8) ^ tmp2;
 8000374:	ea42 2606 	orrmi.w	r6, r2, r6, lsl #8
            D = (D << 8) ^ tmp1;
 8000378:	ea43 2808 	orrmi.w	r8, r3, r8, lsl #8
    for(i = 0 ; i < 16 ; i ++)
 800037c:	2d10      	cmp	r5, #16
 800037e:	f104 0408 	add.w	r4, r4, #8
 8000382:	d1d4      	bne.n	800032e <KeyGen+0x16>
}
 8000384:	b002      	add	sp, #8
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	bf00      	nop
 800038c:	0800156c 	.word	0x0800156c

08000390 <SEED_F>:
void SEED_F(unsigned long L[2] , unsigned long R[2] , unsigned long k[2]){
 8000390:	b513      	push	{r0, r1, r4, lr}
	temp[0] = R[0] ^ k[0];
 8000392:	6813      	ldr	r3, [r2, #0]
	temp[1] ^= temp[0];
 8000394:	6852      	ldr	r2, [r2, #4]
void SEED_F(unsigned long L[2] , unsigned long R[2] , unsigned long k[2]){
 8000396:	4604      	mov	r4, r0
	temp[0] = R[0] ^ k[0];
 8000398:	6808      	ldr	r0, [r1, #0]
	temp[1] ^= temp[0];
 800039a:	6849      	ldr	r1, [r1, #4]
	temp[0] = R[0] ^ k[0];
 800039c:	4043      	eors	r3, r0
	temp[1] ^= temp[0];
 800039e:	404a      	eors	r2, r1
	temp[0] = R[0] ^ k[0];
 80003a0:	9300      	str	r3, [sp, #0]
	SEED_G(temp + 1); // temp[1]의 pointer를 전달
 80003a2:	a801      	add	r0, sp, #4
	temp[1] ^= temp[0];
 80003a4:	4053      	eors	r3, r2
 80003a6:	9301      	str	r3, [sp, #4]
	SEED_G(temp + 1); // temp[1]의 pointer를 전달
 80003a8:	f7ff ff6c 	bl	8000284 <SEED_G>
	temp[0] += temp[1];
 80003ac:	e89d 000c 	ldmia.w	sp, {r2, r3}
	SEED_G(temp);
 80003b0:	4668      	mov	r0, sp
	temp[0] += temp[1];
 80003b2:	4413      	add	r3, r2
 80003b4:	9300      	str	r3, [sp, #0]
	SEED_G(temp);
 80003b6:	f7ff ff65 	bl	8000284 <SEED_G>
	temp[1] += temp[0];
 80003ba:	e89d 000c 	ldmia.w	sp, {r2, r3}
	SEED_G(temp + 1);
 80003be:	a801      	add	r0, sp, #4
	temp[1] += temp[0];
 80003c0:	4413      	add	r3, r2
 80003c2:	9301      	str	r3, [sp, #4]
	SEED_G(temp + 1);
 80003c4:	f7ff ff5e 	bl	8000284 <SEED_G>
	temp[0] += temp[1];
 80003c8:	9a01      	ldr	r2, [sp, #4]
	L[0] ^= temp[0]; // temp[0] = R[0] 
 80003ca:	9b00      	ldr	r3, [sp, #0]
 80003cc:	6821      	ldr	r1, [r4, #0]
 80003ce:	4413      	add	r3, r2
 80003d0:	404b      	eors	r3, r1
 80003d2:	6023      	str	r3, [r4, #0]
	L[1] ^= temp[1];
 80003d4:	6863      	ldr	r3, [r4, #4]
 80003d6:	405a      	eors	r2, r3
 80003d8:	6062      	str	r2, [r4, #4]
}
 80003da:	b002      	add	sp, #8
 80003dc:	bd10      	pop	{r4, pc}

080003de <get_pt>:
{
 80003de:	b530      	push	{r4, r5, lr}
    L[0] = (pt[0] << 24) ^ (pt[1] << 16)  ^ (pt[2] << 8)  ^ pt[3];
 80003e0:	7843      	ldrb	r3, [r0, #1]
 80003e2:	7802      	ldrb	r2, [r0, #0]
 80003e4:	041b      	lsls	r3, r3, #16
 80003e6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80003ea:	78c2      	ldrb	r2, [r0, #3]
 80003ec:	4053      	eors	r3, r2
 80003ee:	7882      	ldrb	r2, [r0, #2]
{
 80003f0:	b0a7      	sub	sp, #156	; 0x9c
    L[0] = (pt[0] << 24) ^ (pt[1] << 16)  ^ (pt[2] << 8)  ^ pt[3];
 80003f2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80003f6:	9302      	str	r3, [sp, #8]
    L[1] = (pt[4] << 24) ^ (pt[5] << 16)  ^ (pt[6] << 8)  ^ pt[7];
 80003f8:	7943      	ldrb	r3, [r0, #5]
 80003fa:	7902      	ldrb	r2, [r0, #4]
 80003fc:	041b      	lsls	r3, r3, #16
 80003fe:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000402:	79c2      	ldrb	r2, [r0, #7]
 8000404:	4053      	eors	r3, r2
 8000406:	7982      	ldrb	r2, [r0, #6]
 8000408:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800040c:	9303      	str	r3, [sp, #12]
    R[0] = (pt[8] << 24) ^ (pt[9] << 16)  ^ (pt[10] << 8)  ^ pt[11];
 800040e:	7a43      	ldrb	r3, [r0, #9]
 8000410:	7a02      	ldrb	r2, [r0, #8]
 8000412:	041b      	lsls	r3, r3, #16
 8000414:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000418:	7ac2      	ldrb	r2, [r0, #11]
 800041a:	4053      	eors	r3, r2
 800041c:	7a82      	ldrb	r2, [r0, #10]
 800041e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000422:	9304      	str	r3, [sp, #16]
    R[1] = (pt[12] << 24) ^ (pt[13] << 16)  ^ (pt[14] << 8)  ^ pt[15];
 8000424:	7b43      	ldrb	r3, [r0, #13]
 8000426:	7b02      	ldrb	r2, [r0, #12]
 8000428:	041b      	lsls	r3, r3, #16
 800042a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800042e:	7bc2      	ldrb	r2, [r0, #15]
 8000430:	4053      	eors	r3, r2
 8000432:	7b82      	ldrb	r2, [r0, #14]
 8000434:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000438:	9305      	str	r3, [sp, #20]
    KeyGen(A, B ,C ,D ,RK);
 800043a:	ad06      	add	r5, sp, #24
 800043c:	2300      	movs	r3, #0
 800043e:	461a      	mov	r2, r3
 8000440:	4619      	mov	r1, r3
{
 8000442:	4604      	mov	r4, r0
    KeyGen(A, B ,C ,D ,RK);
 8000444:	9500      	str	r5, [sp, #0]
 8000446:	4618      	mov	r0, r3
 8000448:	f7ff ff66 	bl	8000318 <KeyGen>
	trigger_high();
 800044c:	f000 fa04 	bl	8000858 <trigger_high>
    SEED_F(L, R, RK[0]);
 8000450:	462a      	mov	r2, r5
 8000452:	a904      	add	r1, sp, #16
 8000454:	a802      	add	r0, sp, #8
 8000456:	f7ff ff9b 	bl	8000390 <SEED_F>
    SEED_F(R, L, RK[1]);
 800045a:	aa08      	add	r2, sp, #32
 800045c:	a902      	add	r1, sp, #8
 800045e:	a804      	add	r0, sp, #16
 8000460:	f7ff ff96 	bl	8000390 <SEED_F>
    SEED_F(L, R, RK[2]);
 8000464:	aa0a      	add	r2, sp, #40	; 0x28
 8000466:	a904      	add	r1, sp, #16
 8000468:	a802      	add	r0, sp, #8
 800046a:	f7ff ff91 	bl	8000390 <SEED_F>
    SEED_F(R, L, RK[3]);
 800046e:	aa0c      	add	r2, sp, #48	; 0x30
 8000470:	a902      	add	r1, sp, #8
 8000472:	a804      	add	r0, sp, #16
 8000474:	f7ff ff8c 	bl	8000390 <SEED_F>
    SEED_F(L, R, RK[4]);
 8000478:	aa0e      	add	r2, sp, #56	; 0x38
 800047a:	a904      	add	r1, sp, #16
 800047c:	a802      	add	r0, sp, #8
 800047e:	f7ff ff87 	bl	8000390 <SEED_F>
    SEED_F(R, L, RK[5]);
 8000482:	aa10      	add	r2, sp, #64	; 0x40
 8000484:	a902      	add	r1, sp, #8
 8000486:	a804      	add	r0, sp, #16
 8000488:	f7ff ff82 	bl	8000390 <SEED_F>
    SEED_F(L, R, RK[6]);
 800048c:	aa12      	add	r2, sp, #72	; 0x48
 800048e:	a904      	add	r1, sp, #16
 8000490:	a802      	add	r0, sp, #8
 8000492:	f7ff ff7d 	bl	8000390 <SEED_F>
    SEED_F(R, L, RK[7]);
 8000496:	aa14      	add	r2, sp, #80	; 0x50
 8000498:	a902      	add	r1, sp, #8
 800049a:	a804      	add	r0, sp, #16
 800049c:	f7ff ff78 	bl	8000390 <SEED_F>
    SEED_F(L, R, RK[8]);
 80004a0:	aa16      	add	r2, sp, #88	; 0x58
 80004a2:	a904      	add	r1, sp, #16
 80004a4:	a802      	add	r0, sp, #8
 80004a6:	f7ff ff73 	bl	8000390 <SEED_F>
    SEED_F(R, L, RK[9]);
 80004aa:	aa18      	add	r2, sp, #96	; 0x60
 80004ac:	a902      	add	r1, sp, #8
 80004ae:	a804      	add	r0, sp, #16
 80004b0:	f7ff ff6e 	bl	8000390 <SEED_F>
    SEED_F(L, R, RK[10]);
 80004b4:	aa1a      	add	r2, sp, #104	; 0x68
 80004b6:	a904      	add	r1, sp, #16
 80004b8:	a802      	add	r0, sp, #8
 80004ba:	f7ff ff69 	bl	8000390 <SEED_F>
    SEED_F(R, L, RK[11]);
 80004be:	aa1c      	add	r2, sp, #112	; 0x70
 80004c0:	a902      	add	r1, sp, #8
 80004c2:	a804      	add	r0, sp, #16
 80004c4:	f7ff ff64 	bl	8000390 <SEED_F>
    SEED_F(L, R, RK[12]);
 80004c8:	aa1e      	add	r2, sp, #120	; 0x78
 80004ca:	a904      	add	r1, sp, #16
 80004cc:	a802      	add	r0, sp, #8
 80004ce:	f7ff ff5f 	bl	8000390 <SEED_F>
    SEED_F(R, L, RK[13]);
 80004d2:	aa20      	add	r2, sp, #128	; 0x80
 80004d4:	a902      	add	r1, sp, #8
 80004d6:	a804      	add	r0, sp, #16
 80004d8:	f7ff ff5a 	bl	8000390 <SEED_F>
    SEED_F(L, R, RK[14]);
 80004dc:	aa22      	add	r2, sp, #136	; 0x88
 80004de:	a904      	add	r1, sp, #16
 80004e0:	a802      	add	r0, sp, #8
 80004e2:	f7ff ff55 	bl	8000390 <SEED_F>
    SEED_F(R, L, RK[15]);
 80004e6:	aa24      	add	r2, sp, #144	; 0x90
 80004e8:	a902      	add	r1, sp, #8
 80004ea:	a804      	add	r0, sp, #16
 80004ec:	f7ff ff50 	bl	8000390 <SEED_F>
	trigger_low();
 80004f0:	f000 f9b9 	bl	8000866 <trigger_low>
    pt[0] = R[0] >>24 &0xff;
 80004f4:	9b04      	ldr	r3, [sp, #16]
    pt[3] = R[0]  &0xff;
 80004f6:	70e3      	strb	r3, [r4, #3]
    pt[0] = R[0] >>24 &0xff;
 80004f8:	0e1a      	lsrs	r2, r3, #24
 80004fa:	7022      	strb	r2, [r4, #0]
    pt[1] = R[0] >>16 &0xff;
 80004fc:	0c1a      	lsrs	r2, r3, #16
 80004fe:	7062      	strb	r2, [r4, #1]
    pt[2] = R[0] >>8 &0xff;
 8000500:	0a1a      	lsrs	r2, r3, #8
    pt[4] = R[1] >>24 &0xff;
 8000502:	9b05      	ldr	r3, [sp, #20]
    pt[2] = R[0] >>8 &0xff;
 8000504:	70a2      	strb	r2, [r4, #2]
    pt[4] = R[1] >>24 &0xff;
 8000506:	0e1a      	lsrs	r2, r3, #24
 8000508:	7122      	strb	r2, [r4, #4]
    pt[5] = R[1] >>16 &0xff;
 800050a:	0c1a      	lsrs	r2, r3, #16
 800050c:	7162      	strb	r2, [r4, #5]
    pt[7] = R[1]  &0xff;
 800050e:	71e3      	strb	r3, [r4, #7]
    pt[6] = R[1] >>8 &0xff;
 8000510:	0a1a      	lsrs	r2, r3, #8
    pt[8] = L[0] >>24 &0xff;
 8000512:	9b02      	ldr	r3, [sp, #8]
    pt[6] = R[1] >>8 &0xff;
 8000514:	71a2      	strb	r2, [r4, #6]
    pt[8] = L[0] >>24 &0xff;
 8000516:	0e1a      	lsrs	r2, r3, #24
 8000518:	7222      	strb	r2, [r4, #8]
    pt[9] = L[0] >>16 &0xff;
 800051a:	0c1a      	lsrs	r2, r3, #16
 800051c:	7262      	strb	r2, [r4, #9]
    pt[11] = L[0]  &0xff;
 800051e:	72e3      	strb	r3, [r4, #11]
    pt[10] = L[0] >>8 &0xff;
 8000520:	0a1a      	lsrs	r2, r3, #8
    pt[12] = L[1] >>24 &0xff;
 8000522:	9b03      	ldr	r3, [sp, #12]
    pt[10] = L[0] >>8 &0xff;
 8000524:	72a2      	strb	r2, [r4, #10]
    pt[12] = L[1] >>24 &0xff;
 8000526:	0e1a      	lsrs	r2, r3, #24
 8000528:	7322      	strb	r2, [r4, #12]
    pt[13] = L[1] >>16 &0xff;
 800052a:	0c1a      	lsrs	r2, r3, #16
 800052c:	7362      	strb	r2, [r4, #13]
    pt[14] = L[1] >>8 &0xff;
 800052e:	0a1a      	lsrs	r2, r3, #8
 8000530:	73a2      	strb	r2, [r4, #14]
    pt[15] = L[1] &0xff;
 8000532:	73e3      	strb	r3, [r4, #15]
	simpleserial_put('r', 16, pt);
 8000534:	4622      	mov	r2, r4
 8000536:	2110      	movs	r1, #16
 8000538:	2072      	movs	r0, #114	; 0x72
 800053a:	f000 f881 	bl	8000640 <simpleserial_put>
}
 800053e:	2000      	movs	r0, #0
 8000540:	b027      	add	sp, #156	; 0x9c
 8000542:	bd30      	pop	{r4, r5, pc}

08000544 <main>:
int main(void){
 8000544:	b508      	push	{r3, lr}

    platform_init();
 8000546:	f000 f8e7 	bl	8000718 <platform_init>
	init_uart();	
 800054a:	f000 f925 	bl	8000798 <init_uart>
	trigger_setup();
 800054e:	f000 f95f 	bl	8000810 <trigger_setup>
	putch('l');
	putch('o');
	putch('\n');
	*/
		
	simpleserial_init();		
 8000552:	f000 f86d 	bl	8000630 <simpleserial_init>
	simpleserial_addcmd('p', 16, get_pt);
 8000556:	4a09      	ldr	r2, [pc, #36]	; (800057c <main+0x38>)
 8000558:	2110      	movs	r1, #16
 800055a:	2070      	movs	r0, #112	; 0x70
 800055c:	f000 f852 	bl	8000604 <simpleserial_addcmd>
#if SS_VER != SS_VER_2_0
	simpleserial_addcmd('k', 16, get_key);
 8000560:	4a07      	ldr	r2, [pc, #28]	; (8000580 <main+0x3c>)
 8000562:	2110      	movs	r1, #16
 8000564:	206b      	movs	r0, #107	; 0x6b
 8000566:	f000 f84d 	bl	8000604 <simpleserial_addcmd>
	simpleserial_addcmd('x', 0, reset);
 800056a:	4a06      	ldr	r2, [pc, #24]	; (8000584 <main+0x40>)
 800056c:	2100      	movs	r1, #0
 800056e:	2078      	movs	r0, #120	; 0x78
 8000570:	f000 f848 	bl	8000604 <simpleserial_addcmd>
#endif
	while(1)
		simpleserial_get();
 8000574:	f000 f886 	bl	8000684 <simpleserial_get>
 8000578:	e7fc      	b.n	8000574 <main+0x30>
 800057a:	bf00      	nop
 800057c:	080003df 	.word	0x080003df
 8000580:	08000281 	.word	0x08000281
 8000584:	0800027d 	.word	0x0800027d

08000588 <check_version>:
// Callback function for "v" command.
// This can exist in v1.0 as long as we don't actually send back an ack ("z")
uint8_t check_version(uint8_t *v)
{
	return SS_VER;
}
 8000588:	2001      	movs	r0, #1
 800058a:	4770      	bx	lr

0800058c <hex_decode>:
	'0', '1', '2', '3', '4', '5', '6', '7',
	'8', '9', 'A', 'B', 'C', 'D', 'E', 'F'
};

int hex_decode(int len, char* ascii_buf, uint8_t* data_buf)
{
 800058c:	b570      	push	{r4, r5, r6, lr}
 800058e:	3101      	adds	r1, #1
	for(int i = 0; i < len; i++)
 8000590:	4613      	mov	r3, r2
 8000592:	1a9c      	subs	r4, r3, r2
 8000594:	42a0      	cmp	r0, r4
 8000596:	dd32      	ble.n	80005fe <hex_decode+0x72>
	{
		char n_hi = ascii_buf[2*i];
		char n_lo = ascii_buf[2*i+1];
 8000598:	780d      	ldrb	r5, [r1, #0]
		char n_hi = ascii_buf[2*i];
 800059a:	f811 4c01 	ldrb.w	r4, [r1, #-1]

		if(n_lo >= '0' && n_lo <= '9')
 800059e:	f1a5 0630 	sub.w	r6, r5, #48	; 0x30
 80005a2:	b2f6      	uxtb	r6, r6
 80005a4:	2e09      	cmp	r6, #9
 80005a6:	d801      	bhi.n	80005ac <hex_decode+0x20>
			data_buf[i] = n_lo - '0';
 80005a8:	701e      	strb	r6, [r3, #0]
 80005aa:	e00d      	b.n	80005c8 <hex_decode+0x3c>
		else if(n_lo >= 'A' && n_lo <= 'F')
 80005ac:	f1a5 0641 	sub.w	r6, r5, #65	; 0x41
 80005b0:	2e05      	cmp	r6, #5
 80005b2:	d801      	bhi.n	80005b8 <hex_decode+0x2c>
			data_buf[i] = n_lo - 'A' + 10;
 80005b4:	3d37      	subs	r5, #55	; 0x37
 80005b6:	e006      	b.n	80005c6 <hex_decode+0x3a>
		else if(n_lo >= 'a' && n_lo <= 'f')
 80005b8:	f1a5 0661 	sub.w	r6, r5, #97	; 0x61
 80005bc:	2e05      	cmp	r6, #5
 80005be:	d901      	bls.n	80005c4 <hex_decode+0x38>
			data_buf[i] = n_lo - 'a' + 10;
		else
			return 1;
 80005c0:	2001      	movs	r0, #1
 80005c2:	bd70      	pop	{r4, r5, r6, pc}
			data_buf[i] = n_lo - 'a' + 10;
 80005c4:	3d57      	subs	r5, #87	; 0x57
 80005c6:	701d      	strb	r5, [r3, #0]

		if(n_hi >= '0' && n_hi <= '9')
 80005c8:	f1a4 0530 	sub.w	r5, r4, #48	; 0x30
 80005cc:	b2ee      	uxtb	r6, r5
 80005ce:	2e09      	cmp	r6, #9
 80005d0:	d803      	bhi.n	80005da <hex_decode+0x4e>
			data_buf[i] |= (n_hi - '0') << 4;
 80005d2:	781c      	ldrb	r4, [r3, #0]
 80005d4:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 80005d8:	e00d      	b.n	80005f6 <hex_decode+0x6a>
		else if(n_hi >= 'A' && n_hi <= 'F')
 80005da:	f1a4 0541 	sub.w	r5, r4, #65	; 0x41
 80005de:	2d05      	cmp	r5, #5
 80005e0:	d801      	bhi.n	80005e6 <hex_decode+0x5a>
			data_buf[i] |= (n_hi - 'A' + 10) << 4;
 80005e2:	3c37      	subs	r4, #55	; 0x37
 80005e4:	e004      	b.n	80005f0 <hex_decode+0x64>
		else if(n_hi >= 'a' && n_hi <= 'f')
 80005e6:	f1a4 0561 	sub.w	r5, r4, #97	; 0x61
 80005ea:	2d05      	cmp	r5, #5
 80005ec:	d8e8      	bhi.n	80005c0 <hex_decode+0x34>
			data_buf[i] |= (n_hi - 'a' + 10) << 4;
 80005ee:	3c57      	subs	r4, #87	; 0x57
 80005f0:	781d      	ldrb	r5, [r3, #0]
 80005f2:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
 80005f6:	701c      	strb	r4, [r3, #0]
 80005f8:	3102      	adds	r1, #2
 80005fa:	3301      	adds	r3, #1
 80005fc:	e7c9      	b.n	8000592 <hex_decode+0x6>
		else
			return 1;
	}

	return 0;
 80005fe:	2000      	movs	r0, #0
}
 8000600:	bd70      	pop	{r4, r5, r6, pc}
 8000602:	0000      	movs	r0, r0

08000604 <simpleserial_addcmd>:
{
	simpleserial_addcmd('v', 0, check_version);
}

int simpleserial_addcmd(char c, unsigned int len, uint8_t (*fp)(uint8_t*))
{
 8000604:	b530      	push	{r4, r5, lr}
	if(num_commands >= MAX_SS_CMDS)
 8000606:	4d09      	ldr	r5, [pc, #36]	; (800062c <simpleserial_addcmd+0x28>)
 8000608:	682b      	ldr	r3, [r5, #0]
 800060a:	2b0f      	cmp	r3, #15
 800060c:	dc0b      	bgt.n	8000626 <simpleserial_addcmd+0x22>
		return 1;

	if(len >= MAX_SS_LEN)
 800060e:	29bf      	cmp	r1, #191	; 0xbf
 8000610:	d809      	bhi.n	8000626 <simpleserial_addcmd+0x22>
		return 1;

	commands[num_commands].c   = c;
 8000612:	240c      	movs	r4, #12
 8000614:	fb04 5403 	mla	r4, r4, r3, r5
	commands[num_commands].len = len;
	commands[num_commands].fp  = fp;
	num_commands++;
 8000618:	3301      	adds	r3, #1
	commands[num_commands].c   = c;
 800061a:	7120      	strb	r0, [r4, #4]
	commands[num_commands].len = len;
 800061c:	60a1      	str	r1, [r4, #8]
	commands[num_commands].fp  = fp;
 800061e:	60e2      	str	r2, [r4, #12]
	num_commands++;
 8000620:	602b      	str	r3, [r5, #0]

	return 0;
 8000622:	2000      	movs	r0, #0
 8000624:	bd30      	pop	{r4, r5, pc}
		return 1;
 8000626:	2001      	movs	r0, #1
}
 8000628:	bd30      	pop	{r4, r5, pc}
 800062a:	bf00      	nop
 800062c:	2000021c 	.word	0x2000021c

08000630 <simpleserial_init>:
	simpleserial_addcmd('v', 0, check_version);
 8000630:	4a02      	ldr	r2, [pc, #8]	; (800063c <simpleserial_init+0xc>)
 8000632:	2100      	movs	r1, #0
 8000634:	2076      	movs	r0, #118	; 0x76
 8000636:	f7ff bfe5 	b.w	8000604 <simpleserial_addcmd>
 800063a:	bf00      	nop
 800063c:	08000589 	.word	0x08000589

08000640 <simpleserial_put>:
	simpleserial_put('z', 1, ret);
#endif
}

void simpleserial_put(char c, uint8_t size, uint8_t* output)
{
 8000640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000644:	4615      	mov	r5, r2
 8000646:	460f      	mov	r7, r1
	// Write first character
	putch(c);
 8000648:	f000 f92c 	bl	80008a4 <putch>

	// Write each byte as two nibbles
	for(int i = 0; i < size; i++)
	{
		putch(hex_lookup[output[i] >> 4 ]);
 800064c:	4e0c      	ldr	r6, [pc, #48]	; (8000680 <simpleserial_put+0x40>)
	for(int i = 0; i < size; i++)
 800064e:	462c      	mov	r4, r5
 8000650:	1b63      	subs	r3, r4, r5
 8000652:	429f      	cmp	r7, r3
 8000654:	dd0e      	ble.n	8000674 <simpleserial_put+0x34>
 8000656:	46a0      	mov	r8, r4
		putch(hex_lookup[output[i] >> 4 ]);
 8000658:	f814 3b01 	ldrb.w	r3, [r4], #1
 800065c:	091b      	lsrs	r3, r3, #4
 800065e:	5cf0      	ldrb	r0, [r6, r3]
 8000660:	f000 f920 	bl	80008a4 <putch>
		putch(hex_lookup[output[i] & 0xF]);
 8000664:	f898 3000 	ldrb.w	r3, [r8]
 8000668:	f003 030f 	and.w	r3, r3, #15
 800066c:	5cf0      	ldrb	r0, [r6, r3]
 800066e:	f000 f919 	bl	80008a4 <putch>
 8000672:	e7ed      	b.n	8000650 <simpleserial_put+0x10>
	}

	// Write trailing '\n'
	putch('\n');
 8000674:	200a      	movs	r0, #10
}
 8000676:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	putch('\n');
 800067a:	f000 b913 	b.w	80008a4 <putch>
 800067e:	bf00      	nop
 8000680:	080015ac 	.word	0x080015ac

08000684 <simpleserial_get>:
{
 8000684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for(cmd = 0; cmd < num_commands; cmd++)
 8000688:	4d22      	ldr	r5, [pc, #136]	; (8000714 <simpleserial_get+0x90>)
{
 800068a:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
	c = getch();
 800068e:	f000 f8f1 	bl	8000874 <getch>
	for(cmd = 0; cmd < num_commands; cmd++)
 8000692:	682b      	ldr	r3, [r5, #0]
 8000694:	2400      	movs	r4, #0
		if(commands[cmd].c == c)
 8000696:	1d2a      	adds	r2, r5, #4
 8000698:	210c      	movs	r1, #12
	for(cmd = 0; cmd < num_commands; cmd++)
 800069a:	429c      	cmp	r4, r3
 800069c:	da0d      	bge.n	80006ba <simpleserial_get+0x36>
		if(commands[cmd].c == c)
 800069e:	fb01 f604 	mul.w	r6, r1, r4
 80006a2:	5cb6      	ldrb	r6, [r6, r2]
 80006a4:	4286      	cmp	r6, r0
 80006a6:	d106      	bne.n	80006b6 <simpleserial_get+0x32>
	for(int i = 0; i < 2*commands[cmd].len; i++)
 80006a8:	270c      	movs	r7, #12
 80006aa:	2600      	movs	r6, #0
 80006ac:	fb07 5704 	mla	r7, r7, r4, r5
		ascii_buf[i] = c;
 80006b0:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 80006b4:	e00c      	b.n	80006d0 <simpleserial_get+0x4c>
	for(cmd = 0; cmd < num_commands; cmd++)
 80006b6:	3401      	adds	r4, #1
 80006b8:	e7ef      	b.n	800069a <simpleserial_get+0x16>
	if(cmd == num_commands)
 80006ba:	d026      	beq.n	800070a <simpleserial_get+0x86>
 80006bc:	e7f4      	b.n	80006a8 <simpleserial_get+0x24>
		c = getch();
 80006be:	f000 f8d9 	bl	8000874 <getch>
		if(c == '\n' || c == '\r')
 80006c2:	280a      	cmp	r0, #10
 80006c4:	d021      	beq.n	800070a <simpleserial_get+0x86>
 80006c6:	280d      	cmp	r0, #13
 80006c8:	d01f      	beq.n	800070a <simpleserial_get+0x86>
		ascii_buf[i] = c;
 80006ca:	f806 0008 	strb.w	r0, [r6, r8]
	for(int i = 0; i < 2*commands[cmd].len; i++)
 80006ce:	3601      	adds	r6, #1
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	ebb6 0f43 	cmp.w	r6, r3, lsl #1
 80006d6:	d3f2      	bcc.n	80006be <simpleserial_get+0x3a>
	c = getch();
 80006d8:	f000 f8cc 	bl	8000874 <getch>
	if(c != '\n' && c != '\r')
 80006dc:	280a      	cmp	r0, #10
 80006de:	d001      	beq.n	80006e4 <simpleserial_get+0x60>
 80006e0:	280d      	cmp	r0, #13
 80006e2:	d112      	bne.n	800070a <simpleserial_get+0x86>
	if(hex_decode(commands[cmd].len, ascii_buf, data_buf))
 80006e4:	230c      	movs	r3, #12
 80006e6:	fb03 5404 	mla	r4, r3, r4, r5
 80006ea:	aa02      	add	r2, sp, #8
 80006ec:	a932      	add	r1, sp, #200	; 0xc8
 80006ee:	68a0      	ldr	r0, [r4, #8]
 80006f0:	f7ff ff4c 	bl	800058c <hex_decode>
 80006f4:	b948      	cbnz	r0, 800070a <simpleserial_get+0x86>
	ret[0] = commands[cmd].fp(data_buf);
 80006f6:	68e3      	ldr	r3, [r4, #12]
 80006f8:	a802      	add	r0, sp, #8
 80006fa:	4798      	blx	r3
	simpleserial_put('z', 1, ret);
 80006fc:	aa01      	add	r2, sp, #4
	ret[0] = commands[cmd].fp(data_buf);
 80006fe:	f88d 0004 	strb.w	r0, [sp, #4]
	simpleserial_put('z', 1, ret);
 8000702:	2101      	movs	r1, #1
 8000704:	207a      	movs	r0, #122	; 0x7a
 8000706:	f7ff ff9b 	bl	8000640 <simpleserial_put>
}
 800070a:	f50d 7d12 	add.w	sp, sp, #584	; 0x248
 800070e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000712:	bf00      	nop
 8000714:	2000021c 	.word	0x2000021c

08000718 <platform_init>:

UART_HandleTypeDef UartHandle;


void platform_init(void)
{
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	b096      	sub	sp, #88	; 0x58
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
  #else
     RCC_OscInitTypeDef RCC_OscInitStruct;
     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
     RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 800071c:	2400      	movs	r4, #0
     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
 800071e:	2603      	movs	r6, #3
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 8000720:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
     RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
     HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000724:	a80c      	add	r0, sp, #48	; 0x30

     RCC_ClkInitTypeDef RCC_ClkInitStruct;
     RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 8000726:	2501      	movs	r5, #1
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 8000728:	930d      	str	r3, [sp, #52]	; 0x34
     RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 800072a:	9410      	str	r4, [sp, #64]	; 0x40
     RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
 800072c:	9414      	str	r4, [sp, #80]	; 0x50
     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
 800072e:	960c      	str	r6, [sp, #48]	; 0x30
     HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000730:	f000 f8d0 	bl	80008d4 <HAL_RCC_OscConfig>
     RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000734:	230f      	movs	r3, #15
     RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
     uint32_t flash_latency = 0;
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
 8000736:	4621      	mov	r1, r4
 8000738:	a802      	add	r0, sp, #8
     RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800073a:	9302      	str	r3, [sp, #8]
     RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 800073c:	9404      	str	r4, [sp, #16]
     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800073e:	9405      	str	r4, [sp, #20]
     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000740:	9406      	str	r4, [sp, #24]
     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 8000742:	9503      	str	r5, [sp, #12]
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
 8000744:	f000 fb38 	bl	8000db8 <HAL_RCC_ClockConfig>




#if (PLATFORM==CWLITEARM)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000748:	4b11      	ldr	r3, [pc, #68]	; (8000790 <platform_init+0x78>)
 800074a:	695a      	ldr	r2, [r3, #20]
 800074c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000750:	615a      	str	r2, [r3, #20]
 8000752:	695b      	ldr	r3, [r3, #20]
  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_13 | GPIO_PIN_14;
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  GpioInit.Pull      = GPIO_NOPULL;
 8000754:	9409      	str	r4, [sp, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000756:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOC, &GpioInit);
 800075a:	4c0e      	ldr	r4, [pc, #56]	; (8000794 <platform_init+0x7c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800075c:	9301      	str	r3, [sp, #4]
 800075e:	9b01      	ldr	r3, [sp, #4]
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000760:	9508      	str	r5, [sp, #32]
  GpioInit.Pin       = GPIO_PIN_13 | GPIO_PIN_14;
 8000762:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  HAL_GPIO_Init(GPIOC, &GpioInit);
 8000766:	a907      	add	r1, sp, #28
 8000768:	4620      	mov	r0, r4
  GpioInit.Pin       = GPIO_PIN_13 | GPIO_PIN_14;
 800076a:	9307      	str	r3, [sp, #28]
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 800076c:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GpioInit);
 800076e:	f000 fbc7 	bl	8000f00 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
 8000772:	462a      	mov	r2, r5
 8000774:	4620      	mov	r0, r4
 8000776:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800077a:	f000 fc8b 	bl	8001094 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 800077e:	462a      	mov	r2, r5
 8000780:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000784:	4620      	mov	r0, r4
 8000786:	f000 fc85 	bl	8001094 <HAL_GPIO_WritePin>
#endif
}
 800078a:	b016      	add	sp, #88	; 0x58
 800078c:	bd70      	pop	{r4, r5, r6, pc}
 800078e:	bf00      	nop
 8000790:	40021000 	.word	0x40021000
 8000794:	48000800 	.word	0x48000800

08000798 <init_uart>:

void init_uart(void)
{
 8000798:	b510      	push	{r4, lr}
 800079a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
 800079c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80007a0:	9303      	str	r3, [sp, #12]
  GpioInit.Mode      = GPIO_MODE_AF_PP;
 80007a2:	2302      	movs	r3, #2
 80007a4:	9304      	str	r3, [sp, #16]
  GpioInit.Pull      = GPIO_PULLUP;
 80007a6:	2301      	movs	r3, #1
 80007a8:	9305      	str	r3, [sp, #20]
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 80007aa:	2303      	movs	r3, #3
  GpioInit.Alternate = GPIO_AF7_USART1;
  __GPIOA_CLK_ENABLE();
 80007ac:	4c15      	ldr	r4, [pc, #84]	; (8000804 <init_uart+0x6c>)
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 80007ae:	9306      	str	r3, [sp, #24]
  GpioInit.Alternate = GPIO_AF7_USART1;
 80007b0:	2307      	movs	r3, #7
 80007b2:	9307      	str	r3, [sp, #28]
  __GPIOA_CLK_ENABLE();
 80007b4:	6963      	ldr	r3, [r4, #20]
 80007b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007ba:	6163      	str	r3, [r4, #20]
 80007bc:	6963      	ldr	r3, [r4, #20]
 80007be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007c2:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 80007c4:	a903      	add	r1, sp, #12
 80007c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __GPIOA_CLK_ENABLE();
 80007ca:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 80007cc:	f000 fb98 	bl	8000f00 <HAL_GPIO_Init>

  UartHandle.Instance        = USART1;
 80007d0:	480d      	ldr	r0, [pc, #52]	; (8000808 <init_uart+0x70>)
  #if SS_VER==SS_VER_2_0
  UartHandle.Init.BaudRate   = 230400;
  #else
  UartHandle.Init.BaudRate   = 38400;
 80007d2:	4b0e      	ldr	r3, [pc, #56]	; (800080c <init_uart+0x74>)
 80007d4:	f44f 4e16 	mov.w	lr, #38400	; 0x9600
 80007d8:	e880 4008 	stmia.w	r0, {r3, lr}
  #endif
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80007dc:	2300      	movs	r3, #0
 80007de:	6083      	str	r3, [r0, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 80007e0:	60c3      	str	r3, [r0, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 80007e2:	6103      	str	r3, [r0, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80007e4:	6183      	str	r3, [r0, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 80007e6:	230c      	movs	r3, #12
 80007e8:	6143      	str	r3, [r0, #20]
  __USART1_CLK_ENABLE();
 80007ea:	69a3      	ldr	r3, [r4, #24]
 80007ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007f0:	61a3      	str	r3, [r4, #24]
 80007f2:	69a3      	ldr	r3, [r4, #24]
 80007f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007f8:	9302      	str	r3, [sp, #8]
 80007fa:	9b02      	ldr	r3, [sp, #8]
  HAL_UART_Init(&UartHandle);
 80007fc:	f000 fd96 	bl	800132c <HAL_UART_Init>
}
 8000800:	b008      	add	sp, #32
 8000802:	bd10      	pop	{r4, pc}
 8000804:	40021000 	.word	0x40021000
 8000808:	200002e8 	.word	0x200002e8
 800080c:	40013800 	.word	0x40013800

08000810 <trigger_setup>:

void trigger_setup(void)
{
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000810:	4b10      	ldr	r3, [pc, #64]	; (8000854 <trigger_setup+0x44>)
{
 8000812:	b530      	push	{r4, r5, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000814:	695a      	ldr	r2, [r3, #20]
 8000816:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800081a:	615a      	str	r2, [r3, #20]
 800081c:	695b      	ldr	r3, [r3, #20]
{
 800081e:	b087      	sub	sp, #28
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000820:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000824:	9300      	str	r3, [sp, #0]
 8000826:	9b00      	ldr	r3, [sp, #0]

  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_12;
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000828:	2301      	movs	r3, #1
  GpioInit.Pin       = GPIO_PIN_12;
 800082a:	f44f 5480 	mov.w	r4, #4096	; 0x1000
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 800082e:	9302      	str	r3, [sp, #8]
  GpioInit.Pull      = GPIO_NOPULL;
 8000830:	2500      	movs	r5, #0
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000832:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOA, &GpioInit);
 8000834:	a901      	add	r1, sp, #4
 8000836:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 800083a:	9304      	str	r3, [sp, #16]
  GpioInit.Pin       = GPIO_PIN_12;
 800083c:	9401      	str	r4, [sp, #4]
  GpioInit.Pull      = GPIO_NOPULL;
 800083e:	9503      	str	r5, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 8000840:	f000 fb5e 	bl	8000f00 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 8000844:	462a      	mov	r2, r5
 8000846:	4621      	mov	r1, r4
 8000848:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800084c:	f000 fc22 	bl	8001094 <HAL_GPIO_WritePin>
}
 8000850:	b007      	add	sp, #28
 8000852:	bd30      	pop	{r4, r5, pc}
 8000854:	40021000 	.word	0x40021000

08000858 <trigger_high>:

void trigger_high(void)
{
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 8000858:	2201      	movs	r2, #1
 800085a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800085e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000862:	f000 bc17 	b.w	8001094 <HAL_GPIO_WritePin>

08000866 <trigger_low>:
}

void trigger_low(void)
{
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800086c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000870:	f000 bc10 	b.w	8001094 <HAL_GPIO_WritePin>

08000874 <getch>:
}

char getch(void)
{
 8000874:	b513      	push	{r0, r1, r4, lr}
  uint8_t d;
  while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK)
    USART1->ICR |= (1 << 3);
 8000876:	4c09      	ldr	r4, [pc, #36]	; (800089c <getch+0x28>)
  while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK)
 8000878:	4809      	ldr	r0, [pc, #36]	; (80008a0 <getch+0x2c>)
 800087a:	f241 3388 	movw	r3, #5000	; 0x1388
 800087e:	2201      	movs	r2, #1
 8000880:	f10d 0107 	add.w	r1, sp, #7
 8000884:	f000 fdd5 	bl	8001432 <HAL_UART_Receive>
 8000888:	b120      	cbz	r0, 8000894 <getch+0x20>
    USART1->ICR |= (1 << 3);
 800088a:	6a23      	ldr	r3, [r4, #32]
 800088c:	f043 0308 	orr.w	r3, r3, #8
 8000890:	6223      	str	r3, [r4, #32]
 8000892:	e7f1      	b.n	8000878 <getch+0x4>
  //putch(d);
  return d;
}
 8000894:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8000898:	b002      	add	sp, #8
 800089a:	bd10      	pop	{r4, pc}
 800089c:	40013800 	.word	0x40013800
 80008a0:	200002e8 	.word	0x200002e8

080008a4 <putch>:

void putch(char c)
{
 80008a4:	b507      	push	{r0, r1, r2, lr}
  uint8_t d  = c;
 80008a6:	a902      	add	r1, sp, #8
  HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 80008a8:	f241 3388 	movw	r3, #5000	; 0x1388
  uint8_t d  = c;
 80008ac:	f801 0d01 	strb.w	r0, [r1, #-1]!
  HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 80008b0:	2201      	movs	r2, #1
 80008b2:	4803      	ldr	r0, [pc, #12]	; (80008c0 <putch+0x1c>)
 80008b4:	f000 fd65 	bl	8001382 <HAL_UART_Transmit>
}
 80008b8:	b003      	add	sp, #12
 80008ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80008be:	bf00      	nop
 80008c0:	200002e8 	.word	0x200002e8

080008c4 <HAL_GetTick>:
	hal_sys_tick = 0;
	return HAL_OK;
}
uint32_t HAL_GetTick(void)
{
	return hal_sys_tick++;
 80008c4:	4b02      	ldr	r3, [pc, #8]	; (80008d0 <HAL_GetTick+0xc>)
 80008c6:	6818      	ldr	r0, [r3, #0]
 80008c8:	1c42      	adds	r2, r0, #1
 80008ca:	601a      	str	r2, [r3, #0]
}
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	200002e0 	.word	0x200002e0

080008d4 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008d4:	6803      	ldr	r3, [r0, #0]
{
 80008d6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008da:	07d9      	lsls	r1, r3, #31
{
 80008dc:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008de:	d403      	bmi.n	80008e8 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008e0:	6823      	ldr	r3, [r4, #0]
 80008e2:	079a      	lsls	r2, r3, #30
 80008e4:	d474      	bmi.n	80009d0 <HAL_RCC_OscConfig+0xfc>
 80008e6:	e0f4      	b.n	8000ad2 <HAL_RCC_OscConfig+0x1fe>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80008e8:	49b6      	ldr	r1, [pc, #728]	; (8000bc4 <HAL_RCC_OscConfig+0x2f0>)
 80008ea:	684b      	ldr	r3, [r1, #4]
 80008ec:	f003 030c 	and.w	r3, r3, #12
 80008f0:	2b04      	cmp	r3, #4
 80008f2:	d007      	beq.n	8000904 <HAL_RCC_OscConfig+0x30>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80008f4:	684b      	ldr	r3, [r1, #4]
 80008f6:	f003 030c 	and.w	r3, r3, #12
 80008fa:	2b08      	cmp	r3, #8
 80008fc:	d117      	bne.n	800092e <HAL_RCC_OscConfig+0x5a>
 80008fe:	684b      	ldr	r3, [r1, #4]
 8000900:	03db      	lsls	r3, r3, #15
 8000902:	d514      	bpl.n	800092e <HAL_RCC_OscConfig+0x5a>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000904:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000908:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800090c:	6809      	ldr	r1, [r1, #0]
 800090e:	fa93 f3a3 	rbit	r3, r3
 8000912:	fab3 f383 	clz	r3, r3
 8000916:	f003 031f 	and.w	r3, r3, #31
 800091a:	2201      	movs	r2, #1
 800091c:	fa02 f303 	lsl.w	r3, r2, r3
 8000920:	420b      	tst	r3, r1
 8000922:	d0dd      	beq.n	80008e0 <HAL_RCC_OscConfig+0xc>
 8000924:	6863      	ldr	r3, [r4, #4]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d1da      	bne.n	80008e0 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800092a:	2001      	movs	r0, #1
 800092c:	e23e      	b.n	8000dac <HAL_RCC_OscConfig+0x4d8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800092e:	6863      	ldr	r3, [r4, #4]
 8000930:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000934:	d007      	beq.n	8000946 <HAL_RCC_OscConfig+0x72>
 8000936:	680a      	ldr	r2, [r1, #0]
 8000938:	b14b      	cbz	r3, 800094e <HAL_RCC_OscConfig+0x7a>
 800093a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800093e:	d106      	bne.n	800094e <HAL_RCC_OscConfig+0x7a>
 8000940:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000944:	600a      	str	r2, [r1, #0]
 8000946:	680a      	ldr	r2, [r1, #0]
 8000948:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800094c:	e005      	b.n	800095a <HAL_RCC_OscConfig+0x86>
 800094e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000952:	600a      	str	r2, [r1, #0]
 8000954:	680a      	ldr	r2, [r1, #0]
 8000956:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800095a:	600a      	str	r2, [r1, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800095c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800095e:	f022 000f 	bic.w	r0, r2, #15
 8000962:	68a2      	ldr	r2, [r4, #8]
 8000964:	4302      	orrs	r2, r0
 8000966:	62ca      	str	r2, [r1, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000968:	b1cb      	cbz	r3, 800099e <HAL_RCC_OscConfig+0xca>
        tickstart = HAL_GetTick();
 800096a:	f7ff ffab 	bl	80008c4 <HAL_GetTick>
 800096e:	f44f 3500 	mov.w	r5, #131072	; 0x20000
 8000972:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000974:	2601      	movs	r6, #1
 8000976:	fa95 f3a5 	rbit	r3, r5
 800097a:	680a      	ldr	r2, [r1, #0]
 800097c:	fa95 f3a5 	rbit	r3, r5
 8000980:	fab3 f383 	clz	r3, r3
 8000984:	f003 031f 	and.w	r3, r3, #31
 8000988:	fa06 f303 	lsl.w	r3, r6, r3
 800098c:	4213      	tst	r3, r2
 800098e:	d1a7      	bne.n	80008e0 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000990:	f7ff ff98 	bl	80008c4 <HAL_GetTick>
 8000994:	1bc0      	subs	r0, r0, r7
 8000996:	2864      	cmp	r0, #100	; 0x64
 8000998:	d9ed      	bls.n	8000976 <HAL_RCC_OscConfig+0xa2>
            return HAL_TIMEOUT;
 800099a:	2003      	movs	r0, #3
 800099c:	e206      	b.n	8000dac <HAL_RCC_OscConfig+0x4d8>
        tickstart = HAL_GetTick();
 800099e:	f7ff ff91 	bl	80008c4 <HAL_GetTick>
 80009a2:	f44f 3500 	mov.w	r5, #131072	; 0x20000
 80009a6:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009a8:	2601      	movs	r6, #1
 80009aa:	fa95 f3a5 	rbit	r3, r5
 80009ae:	680a      	ldr	r2, [r1, #0]
 80009b0:	fa95 f3a5 	rbit	r3, r5
 80009b4:	fab3 f383 	clz	r3, r3
 80009b8:	f003 031f 	and.w	r3, r3, #31
 80009bc:	fa06 f303 	lsl.w	r3, r6, r3
 80009c0:	4213      	tst	r3, r2
 80009c2:	d08d      	beq.n	80008e0 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009c4:	f7ff ff7e 	bl	80008c4 <HAL_GetTick>
 80009c8:	1bc0      	subs	r0, r0, r7
 80009ca:	2864      	cmp	r0, #100	; 0x64
 80009cc:	d9ed      	bls.n	80009aa <HAL_RCC_OscConfig+0xd6>
 80009ce:	e7e4      	b.n	800099a <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80009d0:	497c      	ldr	r1, [pc, #496]	; (8000bc4 <HAL_RCC_OscConfig+0x2f0>)
 80009d2:	684b      	ldr	r3, [r1, #4]
 80009d4:	f013 0f0c 	tst.w	r3, #12
 80009d8:	d007      	beq.n	80009ea <HAL_RCC_OscConfig+0x116>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80009da:	684b      	ldr	r3, [r1, #4]
 80009dc:	f003 030c 	and.w	r3, r3, #12
 80009e0:	2b08      	cmp	r3, #8
 80009e2:	d122      	bne.n	8000a2a <HAL_RCC_OscConfig+0x156>
 80009e4:	684b      	ldr	r3, [r1, #4]
 80009e6:	03df      	lsls	r7, r3, #15
 80009e8:	d41f      	bmi.n	8000a2a <HAL_RCC_OscConfig+0x156>
 80009ea:	2302      	movs	r3, #2
 80009ec:	fa93 f2a3 	rbit	r2, r3
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009f0:	6808      	ldr	r0, [r1, #0]
 80009f2:	fa93 f3a3 	rbit	r3, r3
 80009f6:	fab3 f383 	clz	r3, r3
 80009fa:	f003 031f 	and.w	r3, r3, #31
 80009fe:	2201      	movs	r2, #1
 8000a00:	fa02 f303 	lsl.w	r3, r2, r3
 8000a04:	4203      	tst	r3, r0
 8000a06:	d002      	beq.n	8000a0e <HAL_RCC_OscConfig+0x13a>
 8000a08:	6923      	ldr	r3, [r4, #16]
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d18d      	bne.n	800092a <HAL_RCC_OscConfig+0x56>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a0e:	680b      	ldr	r3, [r1, #0]
 8000a10:	22f8      	movs	r2, #248	; 0xf8
 8000a12:	fa92 f2a2 	rbit	r2, r2
 8000a16:	6960      	ldr	r0, [r4, #20]
 8000a18:	fab2 f282 	clz	r2, r2
 8000a1c:	fa00 f202 	lsl.w	r2, r0, r2
 8000a20:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000a24:	4313      	orrs	r3, r2
 8000a26:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a28:	e053      	b.n	8000ad2 <HAL_RCC_OscConfig+0x1fe>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a2a:	6922      	ldr	r2, [r4, #16]
 8000a2c:	2501      	movs	r5, #1
 8000a2e:	b37a      	cbz	r2, 8000a90 <HAL_RCC_OscConfig+0x1bc>
 8000a30:	fa95 f3a5 	rbit	r3, r5
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000a34:	fab3 f383 	clz	r3, r3
 8000a38:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000a3c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000a40:	009b      	lsls	r3, r3, #2
 8000a42:	2602      	movs	r6, #2
 8000a44:	601d      	str	r5, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a46:	f7ff ff3d 	bl	80008c4 <HAL_GetTick>
 8000a4a:	4607      	mov	r7, r0
 8000a4c:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a50:	485c      	ldr	r0, [pc, #368]	; (8000bc4 <HAL_RCC_OscConfig+0x2f0>)
 8000a52:	680a      	ldr	r2, [r1, #0]
 8000a54:	fa96 f3a6 	rbit	r3, r6
 8000a58:	fab3 f383 	clz	r3, r3
 8000a5c:	f003 031f 	and.w	r3, r3, #31
 8000a60:	fa05 f303 	lsl.w	r3, r5, r3
 8000a64:	4213      	tst	r3, r2
 8000a66:	d105      	bne.n	8000a74 <HAL_RCC_OscConfig+0x1a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a68:	f7ff ff2c 	bl	80008c4 <HAL_GetTick>
 8000a6c:	1bc0      	subs	r0, r0, r7
 8000a6e:	2802      	cmp	r0, #2
 8000a70:	d9ec      	bls.n	8000a4c <HAL_RCC_OscConfig+0x178>
 8000a72:	e792      	b.n	800099a <HAL_RCC_OscConfig+0xc6>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a74:	6803      	ldr	r3, [r0, #0]
 8000a76:	22f8      	movs	r2, #248	; 0xf8
 8000a78:	fa92 f2a2 	rbit	r2, r2
 8000a7c:	6961      	ldr	r1, [r4, #20]
 8000a7e:	fab2 f282 	clz	r2, r2
 8000a82:	fa01 f202 	lsl.w	r2, r1, r2
 8000a86:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	6003      	str	r3, [r0, #0]
 8000a8e:	e020      	b.n	8000ad2 <HAL_RCC_OscConfig+0x1fe>
 8000a90:	fa95 f3a5 	rbit	r3, r5
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000a94:	fab3 f383 	clz	r3, r3
 8000a98:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000a9c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000aa0:	009b      	lsls	r3, r3, #2
 8000aa2:	2602      	movs	r6, #2
 8000aa4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000aa6:	f7ff ff0d 	bl	80008c4 <HAL_GetTick>
 8000aaa:	4607      	mov	r7, r0
 8000aac:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ab0:	680a      	ldr	r2, [r1, #0]
 8000ab2:	fa96 f3a6 	rbit	r3, r6
 8000ab6:	fab3 f383 	clz	r3, r3
 8000aba:	f003 031f 	and.w	r3, r3, #31
 8000abe:	fa05 f303 	lsl.w	r3, r5, r3
 8000ac2:	4213      	tst	r3, r2
 8000ac4:	d005      	beq.n	8000ad2 <HAL_RCC_OscConfig+0x1fe>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ac6:	f7ff fefd 	bl	80008c4 <HAL_GetTick>
 8000aca:	1bc0      	subs	r0, r0, r7
 8000acc:	2802      	cmp	r0, #2
 8000ace:	d9ed      	bls.n	8000aac <HAL_RCC_OscConfig+0x1d8>
 8000ad0:	e763      	b.n	800099a <HAL_RCC_OscConfig+0xc6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ad2:	6823      	ldr	r3, [r4, #0]
 8000ad4:	071e      	lsls	r6, r3, #28
 8000ad6:	d403      	bmi.n	8000ae0 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ad8:	6823      	ldr	r3, [r4, #0]
 8000ada:	075d      	lsls	r5, r3, #29
 8000adc:	d44a      	bmi.n	8000b74 <HAL_RCC_OscConfig+0x2a0>
 8000ade:	e0de      	b.n	8000c9e <HAL_RCC_OscConfig+0x3ca>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ae0:	69a0      	ldr	r0, [r4, #24]
 8000ae2:	4d38      	ldr	r5, [pc, #224]	; (8000bc4 <HAL_RCC_OscConfig+0x2f0>)
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	b310      	cbz	r0, 8000b2e <HAL_RCC_OscConfig+0x25a>
 8000ae8:	fa91 f2a1 	rbit	r2, r1
      __HAL_RCC_LSI_ENABLE();
 8000aec:	4b36      	ldr	r3, [pc, #216]	; (8000bc8 <HAL_RCC_OscConfig+0x2f4>)
 8000aee:	fab2 f282 	clz	r2, r2
 8000af2:	4413      	add	r3, r2
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	2602      	movs	r6, #2
 8000af8:	6019      	str	r1, [r3, #0]
      tickstart = HAL_GetTick();
 8000afa:	f7ff fee3 	bl	80008c4 <HAL_GetTick>
 8000afe:	4607      	mov	r7, r0
 8000b00:	fa96 f3a6 	rbit	r3, r6
 8000b04:	fa96 f3a6 	rbit	r3, r6
 8000b08:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b0c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000b0e:	fa96 f3a6 	rbit	r3, r6
 8000b12:	fab3 f383 	clz	r3, r3
 8000b16:	f003 031f 	and.w	r3, r3, #31
 8000b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b1e:	4213      	tst	r3, r2
 8000b20:	d1da      	bne.n	8000ad8 <HAL_RCC_OscConfig+0x204>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b22:	f7ff fecf 	bl	80008c4 <HAL_GetTick>
 8000b26:	1bc0      	subs	r0, r0, r7
 8000b28:	2802      	cmp	r0, #2
 8000b2a:	d9e9      	bls.n	8000b00 <HAL_RCC_OscConfig+0x22c>
 8000b2c:	e735      	b.n	800099a <HAL_RCC_OscConfig+0xc6>
 8000b2e:	fa91 f2a1 	rbit	r2, r1
      __HAL_RCC_LSI_DISABLE();
 8000b32:	4b25      	ldr	r3, [pc, #148]	; (8000bc8 <HAL_RCC_OscConfig+0x2f4>)
 8000b34:	fab2 f282 	clz	r2, r2
 8000b38:	4413      	add	r3, r2
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	2602      	movs	r6, #2
 8000b3e:	6018      	str	r0, [r3, #0]
      tickstart = HAL_GetTick();
 8000b40:	f7ff fec0 	bl	80008c4 <HAL_GetTick>
 8000b44:	4607      	mov	r7, r0
 8000b46:	fa96 f3a6 	rbit	r3, r6
 8000b4a:	fa96 f3a6 	rbit	r3, r6
 8000b4e:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b52:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000b54:	fa96 f3a6 	rbit	r3, r6
 8000b58:	fab3 f383 	clz	r3, r3
 8000b5c:	f003 031f 	and.w	r3, r3, #31
 8000b60:	fa01 f303 	lsl.w	r3, r1, r3
 8000b64:	4213      	tst	r3, r2
 8000b66:	d0b7      	beq.n	8000ad8 <HAL_RCC_OscConfig+0x204>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b68:	f7ff feac 	bl	80008c4 <HAL_GetTick>
 8000b6c:	1bc0      	subs	r0, r0, r7
 8000b6e:	2802      	cmp	r0, #2
 8000b70:	d9e9      	bls.n	8000b46 <HAL_RCC_OscConfig+0x272>
 8000b72:	e712      	b.n	800099a <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b74:	4913      	ldr	r1, [pc, #76]	; (8000bc4 <HAL_RCC_OscConfig+0x2f0>)
 8000b76:	69cb      	ldr	r3, [r1, #28]
 8000b78:	00d8      	lsls	r0, r3, #3
 8000b7a:	d40a      	bmi.n	8000b92 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b7c:	69cb      	ldr	r3, [r1, #28]
 8000b7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b82:	61cb      	str	r3, [r1, #28]
 8000b84:	69cb      	ldr	r3, [r1, #28]
 8000b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b8a:	9301      	str	r3, [sp, #4]
 8000b8c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000b8e:	2501      	movs	r5, #1
 8000b90:	e000      	b.n	8000b94 <HAL_RCC_OscConfig+0x2c0>
    FlagStatus       pwrclkchanged = RESET;
 8000b92:	2500      	movs	r5, #0
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b94:	4e0d      	ldr	r6, [pc, #52]	; (8000bcc <HAL_RCC_OscConfig+0x2f8>)
 8000b96:	6833      	ldr	r3, [r6, #0]
 8000b98:	05da      	lsls	r2, r3, #23
 8000b9a:	d503      	bpl.n	8000ba4 <HAL_RCC_OscConfig+0x2d0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b9c:	68e3      	ldr	r3, [r4, #12]
 8000b9e:	2b01      	cmp	r3, #1
 8000ba0:	d116      	bne.n	8000bd0 <HAL_RCC_OscConfig+0x2fc>
 8000ba2:	e02b      	b.n	8000bfc <HAL_RCC_OscConfig+0x328>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ba4:	6833      	ldr	r3, [r6, #0]
 8000ba6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000baa:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000bac:	f7ff fe8a 	bl	80008c4 <HAL_GetTick>
 8000bb0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bb2:	6833      	ldr	r3, [r6, #0]
 8000bb4:	05db      	lsls	r3, r3, #23
 8000bb6:	d4f1      	bmi.n	8000b9c <HAL_RCC_OscConfig+0x2c8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000bb8:	f7ff fe84 	bl	80008c4 <HAL_GetTick>
 8000bbc:	1bc0      	subs	r0, r0, r7
 8000bbe:	2864      	cmp	r0, #100	; 0x64
 8000bc0:	d9f7      	bls.n	8000bb2 <HAL_RCC_OscConfig+0x2de>
 8000bc2:	e6ea      	b.n	800099a <HAL_RCC_OscConfig+0xc6>
 8000bc4:	40021000 	.word	0x40021000
 8000bc8:	10908120 	.word	0x10908120
 8000bcc:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bd0:	b973      	cbnz	r3, 8000bf0 <HAL_RCC_OscConfig+0x31c>
 8000bd2:	6a0b      	ldr	r3, [r1, #32]
 8000bd4:	f023 0301 	bic.w	r3, r3, #1
 8000bd8:	620b      	str	r3, [r1, #32]
 8000bda:	6a0b      	ldr	r3, [r1, #32]
 8000bdc:	f023 0304 	bic.w	r3, r3, #4
 8000be0:	620b      	str	r3, [r1, #32]
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000be2:	f7ff fe6f 	bl	80008c4 <HAL_GetTick>
 8000be6:	2602      	movs	r6, #2
 8000be8:	4681      	mov	r9, r0
 8000bea:	46b0      	mov	r8, r6
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bec:	2701      	movs	r7, #1
 8000bee:	e03c      	b.n	8000c6a <HAL_RCC_OscConfig+0x396>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bf0:	2b05      	cmp	r3, #5
 8000bf2:	6a0b      	ldr	r3, [r1, #32]
 8000bf4:	d106      	bne.n	8000c04 <HAL_RCC_OscConfig+0x330>
 8000bf6:	f043 0304 	orr.w	r3, r3, #4
 8000bfa:	620b      	str	r3, [r1, #32]
 8000bfc:	6a0b      	ldr	r3, [r1, #32]
 8000bfe:	f043 0301 	orr.w	r3, r3, #1
 8000c02:	e005      	b.n	8000c10 <HAL_RCC_OscConfig+0x33c>
 8000c04:	f023 0301 	bic.w	r3, r3, #1
 8000c08:	620b      	str	r3, [r1, #32]
 8000c0a:	6a0b      	ldr	r3, [r1, #32]
 8000c0c:	f023 0304 	bic.w	r3, r3, #4
 8000c10:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8000c12:	f7ff fe57 	bl	80008c4 <HAL_GetTick>
 8000c16:	2602      	movs	r6, #2
 8000c18:	4681      	mov	r9, r0
 8000c1a:	46b0      	mov	r8, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c1c:	2701      	movs	r7, #1
 8000c1e:	fa96 f3a6 	rbit	r3, r6
 8000c22:	fa96 f3a6 	rbit	r3, r6
 8000c26:	b10b      	cbz	r3, 8000c2c <HAL_RCC_OscConfig+0x358>
 8000c28:	6a0a      	ldr	r2, [r1, #32]
 8000c2a:	e002      	b.n	8000c32 <HAL_RCC_OscConfig+0x35e>
 8000c2c:	fa96 f3a6 	rbit	r3, r6
 8000c30:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8000c32:	fa98 f3a8 	rbit	r3, r8
 8000c36:	fab3 f383 	clz	r3, r3
 8000c3a:	f003 031f 	and.w	r3, r3, #31
 8000c3e:	fa07 f303 	lsl.w	r3, r7, r3
 8000c42:	4213      	tst	r3, r2
 8000c44:	d121      	bne.n	8000c8a <HAL_RCC_OscConfig+0x3b6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c46:	f7ff fe3d 	bl	80008c4 <HAL_GetTick>
 8000c4a:	f241 3388 	movw	r3, #5000	; 0x1388
 8000c4e:	ebc9 0000 	rsb	r0, r9, r0
 8000c52:	4298      	cmp	r0, r3
 8000c54:	d9e3      	bls.n	8000c1e <HAL_RCC_OscConfig+0x34a>
 8000c56:	e6a0      	b.n	800099a <HAL_RCC_OscConfig+0xc6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c58:	f7ff fe34 	bl	80008c4 <HAL_GetTick>
 8000c5c:	f241 3388 	movw	r3, #5000	; 0x1388
 8000c60:	ebc9 0000 	rsb	r0, r9, r0
 8000c64:	4298      	cmp	r0, r3
 8000c66:	f63f ae98 	bhi.w	800099a <HAL_RCC_OscConfig+0xc6>
 8000c6a:	fa96 f3a6 	rbit	r3, r6
 8000c6e:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c72:	b183      	cbz	r3, 8000c96 <HAL_RCC_OscConfig+0x3c2>
 8000c74:	6a0a      	ldr	r2, [r1, #32]
 8000c76:	fa98 f3a8 	rbit	r3, r8
 8000c7a:	fab3 f383 	clz	r3, r3
 8000c7e:	f003 031f 	and.w	r3, r3, #31
 8000c82:	fa07 f303 	lsl.w	r3, r7, r3
 8000c86:	4213      	tst	r3, r2
 8000c88:	d1e6      	bne.n	8000c58 <HAL_RCC_OscConfig+0x384>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000c8a:	b145      	cbz	r5, 8000c9e <HAL_RCC_OscConfig+0x3ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c8c:	69cb      	ldr	r3, [r1, #28]
 8000c8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000c92:	61cb      	str	r3, [r1, #28]
 8000c94:	e003      	b.n	8000c9e <HAL_RCC_OscConfig+0x3ca>
 8000c96:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c9a:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8000c9c:	e7eb      	b.n	8000c76 <HAL_RCC_OscConfig+0x3a2>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000c9e:	69e2      	ldr	r2, [r4, #28]
 8000ca0:	b90a      	cbnz	r2, 8000ca6 <HAL_RCC_OscConfig+0x3d2>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000ca2:	2000      	movs	r0, #0
 8000ca4:	e082      	b.n	8000dac <HAL_RCC_OscConfig+0x4d8>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ca6:	4943      	ldr	r1, [pc, #268]	; (8000db4 <HAL_RCC_OscConfig+0x4e0>)
 8000ca8:	684b      	ldr	r3, [r1, #4]
 8000caa:	f003 030c 	and.w	r3, r3, #12
 8000cae:	2b08      	cmp	r3, #8
 8000cb0:	f43f ae3b 	beq.w	800092a <HAL_RCC_OscConfig+0x56>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000cb4:	2a02      	cmp	r2, #2
 8000cb6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000cba:	d153      	bne.n	8000d64 <HAL_RCC_OscConfig+0x490>
 8000cbc:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000cc0:	fab3 f383 	clz	r3, r3
 8000cc4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000cc8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000ccc:	009b      	lsls	r3, r3, #2
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000cd2:	f7ff fdf7 	bl	80008c4 <HAL_GetTick>
 8000cd6:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8000cda:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000cdc:	2701      	movs	r7, #1
 8000cde:	fa96 f3a6 	rbit	r3, r6
 8000ce2:	4834      	ldr	r0, [pc, #208]	; (8000db4 <HAL_RCC_OscConfig+0x4e0>)
 8000ce4:	680a      	ldr	r2, [r1, #0]
 8000ce6:	fa96 f3a6 	rbit	r3, r6
 8000cea:	fab3 f383 	clz	r3, r3
 8000cee:	f003 031f 	and.w	r3, r3, #31
 8000cf2:	fa07 f303 	lsl.w	r3, r7, r3
 8000cf6:	4213      	tst	r3, r2
 8000cf8:	f04f 0501 	mov.w	r5, #1
 8000cfc:	d006      	beq.n	8000d0c <HAL_RCC_OscConfig+0x438>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cfe:	f7ff fde1 	bl	80008c4 <HAL_GetTick>
 8000d02:	ebc8 0000 	rsb	r0, r8, r0
 8000d06:	2802      	cmp	r0, #2
 8000d08:	d9e9      	bls.n	8000cde <HAL_RCC_OscConfig+0x40a>
 8000d0a:	e646      	b.n	800099a <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d0c:	6843      	ldr	r3, [r0, #4]
 8000d0e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8000d10:	6a22      	ldr	r2, [r4, #32]
 8000d12:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8000d16:	4332      	orrs	r2, r6
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	6043      	str	r3, [r0, #4]
 8000d1c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d20:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8000d24:	fab3 f383 	clz	r3, r3
 8000d28:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000d2c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000d30:	009b      	lsls	r3, r3, #2
 8000d32:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8000d36:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 8000d38:	f7ff fdc4 	bl	80008c4 <HAL_GetTick>
 8000d3c:	4606      	mov	r6, r0
 8000d3e:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d42:	680a      	ldr	r2, [r1, #0]
 8000d44:	fa94 f3a4 	rbit	r3, r4
 8000d48:	fab3 f383 	clz	r3, r3
 8000d4c:	f003 031f 	and.w	r3, r3, #31
 8000d50:	fa05 f303 	lsl.w	r3, r5, r3
 8000d54:	4213      	tst	r3, r2
 8000d56:	d1a4      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x3ce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d58:	f7ff fdb4 	bl	80008c4 <HAL_GetTick>
 8000d5c:	1b80      	subs	r0, r0, r6
 8000d5e:	2802      	cmp	r0, #2
 8000d60:	d9ed      	bls.n	8000d3e <HAL_RCC_OscConfig+0x46a>
 8000d62:	e61a      	b.n	800099a <HAL_RCC_OscConfig+0xc6>
 8000d64:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000d68:	fab3 f383 	clz	r3, r3
 8000d6c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000d70:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d7a:	f7ff fda3 	bl	80008c4 <HAL_GetTick>
 8000d7e:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8000d82:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d84:	2501      	movs	r5, #1
 8000d86:	fa94 f3a4 	rbit	r3, r4
 8000d8a:	680a      	ldr	r2, [r1, #0]
 8000d8c:	fa94 f3a4 	rbit	r3, r4
 8000d90:	fab3 f383 	clz	r3, r3
 8000d94:	f003 031f 	and.w	r3, r3, #31
 8000d98:	fa05 f303 	lsl.w	r3, r5, r3
 8000d9c:	4213      	tst	r3, r2
 8000d9e:	d080      	beq.n	8000ca2 <HAL_RCC_OscConfig+0x3ce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000da0:	f7ff fd90 	bl	80008c4 <HAL_GetTick>
 8000da4:	1b80      	subs	r0, r0, r6
 8000da6:	2802      	cmp	r0, #2
 8000da8:	d9ed      	bls.n	8000d86 <HAL_RCC_OscConfig+0x4b2>
 8000daa:	e5f6      	b.n	800099a <HAL_RCC_OscConfig+0xc6>
}
 8000dac:	b003      	add	sp, #12
 8000dae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000db2:	bf00      	nop
 8000db4:	40021000 	.word	0x40021000

08000db8 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000db8:	4a4f      	ldr	r2, [pc, #316]	; (8000ef8 <HAL_RCC_ClockConfig+0x140>)
{
 8000dba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000dbc:	6813      	ldr	r3, [r2, #0]
 8000dbe:	f003 0307 	and.w	r3, r3, #7
 8000dc2:	428b      	cmp	r3, r1
{
 8000dc4:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000dc6:	d30a      	bcc.n	8000dde <HAL_RCC_ClockConfig+0x26>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000dc8:	6828      	ldr	r0, [r5, #0]
 8000dca:	0784      	lsls	r4, r0, #30
 8000dcc:	d513      	bpl.n	8000df6 <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000dce:	4c4b      	ldr	r4, [pc, #300]	; (8000efc <HAL_RCC_ClockConfig+0x144>)
 8000dd0:	6863      	ldr	r3, [r4, #4]
 8000dd2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000dd6:	68ab      	ldr	r3, [r5, #8]
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	6063      	str	r3, [r4, #4]
 8000ddc:	e00b      	b.n	8000df6 <HAL_RCC_ClockConfig+0x3e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000dde:	6813      	ldr	r3, [r2, #0]
 8000de0:	f023 0307 	bic.w	r3, r3, #7
 8000de4:	430b      	orrs	r3, r1
 8000de6:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000de8:	6813      	ldr	r3, [r2, #0]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	4299      	cmp	r1, r3
 8000df0:	d0ea      	beq.n	8000dc8 <HAL_RCC_ClockConfig+0x10>
      return HAL_ERROR;
 8000df2:	2001      	movs	r0, #1
 8000df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000df6:	07c2      	lsls	r2, r0, #31
 8000df8:	d406      	bmi.n	8000e08 <HAL_RCC_ClockConfig+0x50>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000dfa:	4a3f      	ldr	r2, [pc, #252]	; (8000ef8 <HAL_RCC_ClockConfig+0x140>)
 8000dfc:	6813      	ldr	r3, [r2, #0]
 8000dfe:	f003 0307 	and.w	r3, r3, #7
 8000e02:	4299      	cmp	r1, r3
 8000e04:	d356      	bcc.n	8000eb4 <HAL_RCC_ClockConfig+0xfc>
 8000e06:	e05f      	b.n	8000ec8 <HAL_RCC_ClockConfig+0x110>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e08:	686a      	ldr	r2, [r5, #4]
 8000e0a:	4c3c      	ldr	r4, [pc, #240]	; (8000efc <HAL_RCC_ClockConfig+0x144>)
 8000e0c:	2a01      	cmp	r2, #1
 8000e0e:	d10e      	bne.n	8000e2e <HAL_RCC_ClockConfig+0x76>
 8000e10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e14:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e18:	6820      	ldr	r0, [r4, #0]
 8000e1a:	fa93 f3a3 	rbit	r3, r3
 8000e1e:	fab3 f383 	clz	r3, r3
 8000e22:	f003 031f 	and.w	r3, r3, #31
 8000e26:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2a:	4203      	tst	r3, r0
 8000e2c:	e011      	b.n	8000e52 <HAL_RCC_ClockConfig+0x9a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e2e:	2a02      	cmp	r2, #2
 8000e30:	bf0c      	ite	eq
 8000e32:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8000e36:	2302      	movne	r3, #2
 8000e38:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e3c:	6826      	ldr	r6, [r4, #0]
 8000e3e:	fa93 f3a3 	rbit	r3, r3
 8000e42:	fab3 f383 	clz	r3, r3
 8000e46:	f003 031f 	and.w	r3, r3, #31
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	fa00 f303 	lsl.w	r3, r0, r3
 8000e50:	4233      	tst	r3, r6
 8000e52:	d0ce      	beq.n	8000df2 <HAL_RCC_ClockConfig+0x3a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000e54:	6863      	ldr	r3, [r4, #4]
 8000e56:	f023 0303 	bic.w	r3, r3, #3
 8000e5a:	431a      	orrs	r2, r3
 8000e5c:	6062      	str	r2, [r4, #4]
    tickstart = HAL_GetTick();
 8000e5e:	f7ff fd31 	bl	80008c4 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e62:	686b      	ldr	r3, [r5, #4]
 8000e64:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 8000e66:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e68:	f241 3788 	movw	r7, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e6c:	d10b      	bne.n	8000e86 <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e6e:	6863      	ldr	r3, [r4, #4]
 8000e70:	f003 030c 	and.w	r3, r3, #12
 8000e74:	2b04      	cmp	r3, #4
 8000e76:	d0c0      	beq.n	8000dfa <HAL_RCC_ClockConfig+0x42>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e78:	f7ff fd24 	bl	80008c4 <HAL_GetTick>
 8000e7c:	1b80      	subs	r0, r0, r6
 8000e7e:	42b8      	cmp	r0, r7
 8000e80:	d9f5      	bls.n	8000e6e <HAL_RCC_ClockConfig+0xb6>
          return HAL_TIMEOUT;
 8000e82:	2003      	movs	r0, #3
 8000e84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e86:	2b02      	cmp	r3, #2
 8000e88:	d10f      	bne.n	8000eaa <HAL_RCC_ClockConfig+0xf2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e8a:	6863      	ldr	r3, [r4, #4]
 8000e8c:	f003 030c 	and.w	r3, r3, #12
 8000e90:	2b08      	cmp	r3, #8
 8000e92:	d0b2      	beq.n	8000dfa <HAL_RCC_ClockConfig+0x42>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e94:	f7ff fd16 	bl	80008c4 <HAL_GetTick>
 8000e98:	1b80      	subs	r0, r0, r6
 8000e9a:	42b8      	cmp	r0, r7
 8000e9c:	d9f5      	bls.n	8000e8a <HAL_RCC_ClockConfig+0xd2>
 8000e9e:	e7f0      	b.n	8000e82 <HAL_RCC_ClockConfig+0xca>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ea0:	f7ff fd10 	bl	80008c4 <HAL_GetTick>
 8000ea4:	1b80      	subs	r0, r0, r6
 8000ea6:	42b8      	cmp	r0, r7
 8000ea8:	d8eb      	bhi.n	8000e82 <HAL_RCC_ClockConfig+0xca>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000eaa:	6863      	ldr	r3, [r4, #4]
 8000eac:	f013 0f0c 	tst.w	r3, #12
 8000eb0:	d1f6      	bne.n	8000ea0 <HAL_RCC_ClockConfig+0xe8>
 8000eb2:	e7a2      	b.n	8000dfa <HAL_RCC_ClockConfig+0x42>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000eb4:	6813      	ldr	r3, [r2, #0]
 8000eb6:	f023 0307 	bic.w	r3, r3, #7
 8000eba:	430b      	orrs	r3, r1
 8000ebc:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000ebe:	6813      	ldr	r3, [r2, #0]
 8000ec0:	f003 0307 	and.w	r3, r3, #7
 8000ec4:	4299      	cmp	r1, r3
 8000ec6:	d194      	bne.n	8000df2 <HAL_RCC_ClockConfig+0x3a>
      return HAL_ERROR;
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ec8:	6828      	ldr	r0, [r5, #0]
 8000eca:	0743      	lsls	r3, r0, #29
 8000ecc:	d506      	bpl.n	8000edc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000ece:	490b      	ldr	r1, [pc, #44]	; (8000efc <HAL_RCC_ClockConfig+0x144>)
 8000ed0:	684b      	ldr	r3, [r1, #4]
 8000ed2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000ed6:	68eb      	ldr	r3, [r5, #12]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000edc:	f010 0008 	ands.w	r0, r0, #8
 8000ee0:	d008      	beq.n	8000ef4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000ee2:	4a06      	ldr	r2, [pc, #24]	; (8000efc <HAL_RCC_ClockConfig+0x144>)
 8000ee4:	6929      	ldr	r1, [r5, #16]
 8000ee6:	6853      	ldr	r3, [r2, #4]
 8000ee8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000eec:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000ef0:	6053      	str	r3, [r2, #4]
  //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];

  /* Configure the source of time base considering new system clocks settings*/
  //HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
 8000ef2:	2000      	movs	r0, #0
}
 8000ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40022000 	.word	0x40022000
 8000efc:	40021000 	.word	0x40021000

08000f00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f04:	f8df 9184 	ldr.w	r9, [pc, #388]	; 800108c <HAL_GPIO_Init+0x18c>
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000f08:	680b      	ldr	r3, [r1, #0]
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f0a:	f8df 8184 	ldr.w	r8, [pc, #388]	; 8001090 <HAL_GPIO_Init+0x190>
{
 8000f0e:	b085      	sub	sp, #20
 8000f10:	464c      	mov	r4, r9
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000f12:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00U;
 8000f14:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000f16:	9a01      	ldr	r2, [sp, #4]
 8000f18:	40da      	lsrs	r2, r3
 8000f1a:	f000 80b1 	beq.w	8001080 <HAL_GPIO_Init+0x180>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000f1e:	2201      	movs	r2, #1
 8000f20:	fa02 fa03 	lsl.w	sl, r2, r3
    if(iocurrent)
 8000f24:	9a01      	ldr	r2, [sp, #4]
 8000f26:	ea12 060a 	ands.w	r6, r2, sl
 8000f2a:	f000 80a7 	beq.w	800107c <HAL_GPIO_Init+0x17c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f2e:	684a      	ldr	r2, [r1, #4]
 8000f30:	f022 0e10 	bic.w	lr, r2, #16
 8000f34:	f1be 0f02 	cmp.w	lr, #2
 8000f38:	d114      	bne.n	8000f64 <HAL_GPIO_Init+0x64>
 8000f3a:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8000f3e:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f42:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000f46:	f8dc 7020 	ldr.w	r7, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f4a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000f4e:	250f      	movs	r5, #15
 8000f50:	fa05 f50b 	lsl.w	r5, r5, fp
 8000f54:	ea27 0505 	bic.w	r5, r7, r5
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f58:	690f      	ldr	r7, [r1, #16]
 8000f5a:	fa07 f70b 	lsl.w	r7, r7, fp
 8000f5e:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3] = temp;
 8000f60:	f8cc 7020 	str.w	r7, [ip, #32]
 8000f64:	ea4f 0b43 	mov.w	fp, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f68:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 8000f6a:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f6c:	fa07 fc0b 	lsl.w	ip, r7, fp
 8000f70:	ea6f 0c0c 	mvn.w	ip, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f74:	4017      	ands	r7, r2
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f76:	ea05 050c 	and.w	r5, r5, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f7a:	fa07 f70b 	lsl.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f7e:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f82:	433d      	orrs	r5, r7
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f84:	f1be 0f01 	cmp.w	lr, #1
      GPIOx->MODER = temp;
 8000f88:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f8a:	d810      	bhi.n	8000fae <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8000f8c:	6885      	ldr	r5, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f8e:	68cf      	ldr	r7, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f90:	ea0c 0505 	and.w	r5, ip, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f94:	fa07 f70b 	lsl.w	r7, r7, fp
 8000f98:	432f      	orrs	r7, r5
        GPIOx->OSPEEDR = temp;
 8000f9a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000f9c:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f9e:	ea25 0a0a 	bic.w	sl, r5, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fa2:	f3c2 1500 	ubfx	r5, r2, #4, #1
 8000fa6:	409d      	lsls	r5, r3
 8000fa8:	ea45 050a 	orr.w	r5, r5, sl
        GPIOx->OTYPER = temp;
 8000fac:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8000fae:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fb0:	ea0c 0c05 	and.w	ip, ip, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fb4:	688d      	ldr	r5, [r1, #8]
 8000fb6:	fa05 f50b 	lsl.w	r5, r5, fp
 8000fba:	ea45 050c 	orr.w	r5, r5, ip
      GPIOx->PUPDR = temp;
 8000fbe:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000fc0:	00d5      	lsls	r5, r2, #3
 8000fc2:	d55b      	bpl.n	800107c <HAL_GPIO_Init+0x17c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc4:	f8d8 5018 	ldr.w	r5, [r8, #24]
 8000fc8:	f045 0501 	orr.w	r5, r5, #1
 8000fcc:	f8c8 5018 	str.w	r5, [r8, #24]
 8000fd0:	f8d8 5018 	ldr.w	r5, [r8, #24]
 8000fd4:	f023 0e03 	bic.w	lr, r3, #3
 8000fd8:	f10e 4e80 	add.w	lr, lr, #1073741824	; 0x40000000
 8000fdc:	f005 0501 	and.w	r5, r5, #1
 8000fe0:	f50e 3e80 	add.w	lr, lr, #65536	; 0x10000
 8000fe4:	9503      	str	r5, [sp, #12]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000fe6:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fea:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8000fec:	f8de 5008 	ldr.w	r5, [lr, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000ff0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000ff4:	270f      	movs	r7, #15
 8000ff6:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000ffa:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000ffe:	ea25 0507 	bic.w	r5, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001002:	d011      	beq.n	8001028 <HAL_GPIO_Init+0x128>
 8001004:	4f20      	ldr	r7, [pc, #128]	; (8001088 <HAL_GPIO_Init+0x188>)
 8001006:	42b8      	cmp	r0, r7
 8001008:	d010      	beq.n	800102c <HAL_GPIO_Init+0x12c>
 800100a:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800100e:	42b8      	cmp	r0, r7
 8001010:	d00e      	beq.n	8001030 <HAL_GPIO_Init+0x130>
 8001012:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001016:	42b8      	cmp	r0, r7
 8001018:	d00c      	beq.n	8001034 <HAL_GPIO_Init+0x134>
 800101a:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800101e:	42b8      	cmp	r0, r7
 8001020:	bf14      	ite	ne
 8001022:	2705      	movne	r7, #5
 8001024:	2704      	moveq	r7, #4
 8001026:	e006      	b.n	8001036 <HAL_GPIO_Init+0x136>
 8001028:	2700      	movs	r7, #0
 800102a:	e004      	b.n	8001036 <HAL_GPIO_Init+0x136>
 800102c:	2701      	movs	r7, #1
 800102e:	e002      	b.n	8001036 <HAL_GPIO_Init+0x136>
 8001030:	2702      	movs	r7, #2
 8001032:	e000      	b.n	8001036 <HAL_GPIO_Init+0x136>
 8001034:	2703      	movs	r7, #3
 8001036:	fa07 fc0c 	lsl.w	ip, r7, ip
 800103a:	ea4c 0505 	orr.w	r5, ip, r5
        SYSCFG->EXTICR[position >> 2] = temp;
 800103e:	f8ce 5008 	str.w	r5, [lr, #8]
        temp = EXTI->IMR;
 8001042:	f8d9 5000 	ldr.w	r5, [r9]
        temp &= ~((uint32_t)iocurrent);
 8001046:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001048:	f412 3f80 	tst.w	r2, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800104c:	bf0c      	ite	eq
 800104e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001050:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001052:	6025      	str	r5, [r4, #0]

        temp = EXTI->EMR;
 8001054:	6865      	ldr	r5, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001056:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800105a:	bf0c      	ite	eq
 800105c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800105e:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001060:	6065      	str	r5, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001062:	68a5      	ldr	r5, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001064:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001068:	bf0c      	ite	eq
 800106a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800106c:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 800106e:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8001070:	68e5      	ldr	r5, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001072:	0292      	lsls	r2, r2, #10
        temp &= ~((uint32_t)iocurrent);
 8001074:	bf54      	ite	pl
 8001076:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001078:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 800107a:	60e5      	str	r5, [r4, #12]
      }
    }
    
    position++;
 800107c:	3301      	adds	r3, #1
 800107e:	e74a      	b.n	8000f16 <HAL_GPIO_Init+0x16>
  }
}
 8001080:	b005      	add	sp, #20
 8001082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001086:	bf00      	nop
 8001088:	48000400 	.word	0x48000400
 800108c:	40010400 	.word	0x40010400
 8001090:	40021000 	.word	0x40021000

08001094 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001094:	b10a      	cbz	r2, 800109a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001096:	6181      	str	r1, [r0, #24]
 8001098:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800109a:	6281      	str	r1, [r0, #40]	; 0x28
 800109c:	4770      	bx	lr
 800109e:	0000      	movs	r0, r0

080010a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80010a0:	b530      	push	{r4, r5, lr}
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80010a2:	6902      	ldr	r2, [r0, #16]
 80010a4:	6885      	ldr	r5, [r0, #8]
 80010a6:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80010a8:	69c3      	ldr	r3, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80010aa:	680c      	ldr	r4, [r1, #0]
 80010ac:	4315      	orrs	r5, r2
 80010ae:	6942      	ldr	r2, [r0, #20]
 80010b0:	432a      	orrs	r2, r5
 80010b2:	ea42 0503 	orr.w	r5, r2, r3
 80010b6:	f424 4216 	bic.w	r2, r4, #38400	; 0x9600
 80010ba:	f022 020c 	bic.w	r2, r2, #12
 80010be:	432a      	orrs	r2, r5
 80010c0:	600a      	str	r2, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80010c2:	684a      	ldr	r2, [r1, #4]
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80010c4:	6985      	ldr	r5, [r0, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80010c6:	f422 5440 	bic.w	r4, r2, #12288	; 0x3000
 80010ca:	68c2      	ldr	r2, [r0, #12]
 80010cc:	4322      	orrs	r2, r4
 80010ce:	604a      	str	r2, [r1, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80010d0:	688a      	ldr	r2, [r1, #8]
 80010d2:	6a04      	ldr	r4, [r0, #32]
 80010d4:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 80010d8:	432c      	orrs	r4, r5
 80010da:	4322      	orrs	r2, r4
 80010dc:	608a      	str	r2, [r1, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80010de:	4a5d      	ldr	r2, [pc, #372]	; (8001254 <UART_SetConfig+0x1b4>)
 80010e0:	4291      	cmp	r1, r2
 80010e2:	d10a      	bne.n	80010fa <UART_SetConfig+0x5a>
 80010e4:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 80010e8:	4c5b      	ldr	r4, [pc, #364]	; (8001258 <UART_SetConfig+0x1b8>)
 80010ea:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80010ec:	f002 0203 	and.w	r2, r2, #3

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80010f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80010f4:	5ca2      	ldrb	r2, [r4, r2]
 80010f6:	d04b      	beq.n	8001190 <UART_SetConfig+0xf0>
 80010f8:	e07f      	b.n	80011fa <UART_SetConfig+0x15a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80010fa:	4a58      	ldr	r2, [pc, #352]	; (800125c <UART_SetConfig+0x1bc>)
 80010fc:	4291      	cmp	r1, r2
 80010fe:	d10e      	bne.n	800111e <UART_SetConfig+0x7e>
 8001100:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8001104:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001106:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800110a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800110e:	d054      	beq.n	80011ba <UART_SetConfig+0x11a>
 8001110:	d935      	bls.n	800117e <UART_SetConfig+0xde>
 8001112:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8001116:	d058      	beq.n	80011ca <UART_SetConfig+0x12a>
 8001118:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 800111c:	e036      	b.n	800118c <UART_SetConfig+0xec>
 800111e:	4a50      	ldr	r2, [pc, #320]	; (8001260 <UART_SetConfig+0x1c0>)
 8001120:	4291      	cmp	r1, r2
 8001122:	d10e      	bne.n	8001142 <UART_SetConfig+0xa2>
 8001124:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8001128:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800112a:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 800112e:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8001132:	d042      	beq.n	80011ba <UART_SetConfig+0x11a>
 8001134:	d923      	bls.n	800117e <UART_SetConfig+0xde>
 8001136:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 800113a:	d046      	beq.n	80011ca <UART_SetConfig+0x12a>
 800113c:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 8001140:	e024      	b.n	800118c <UART_SetConfig+0xec>
 8001142:	4a48      	ldr	r2, [pc, #288]	; (8001264 <UART_SetConfig+0x1c4>)
 8001144:	4291      	cmp	r1, r2
 8001146:	d10e      	bne.n	8001166 <UART_SetConfig+0xc6>
 8001148:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 800114c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800114e:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8001152:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8001156:	d030      	beq.n	80011ba <UART_SetConfig+0x11a>
 8001158:	d911      	bls.n	800117e <UART_SetConfig+0xde>
 800115a:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800115e:	d034      	beq.n	80011ca <UART_SetConfig+0x12a>
 8001160:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8001164:	e012      	b.n	800118c <UART_SetConfig+0xec>
 8001166:	4a40      	ldr	r2, [pc, #256]	; (8001268 <UART_SetConfig+0x1c8>)
 8001168:	4291      	cmp	r1, r2
 800116a:	d13a      	bne.n	80011e2 <UART_SetConfig+0x142>
 800116c:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8001170:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001172:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8001176:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800117a:	d01e      	beq.n	80011ba <UART_SetConfig+0x11a>
 800117c:	d801      	bhi.n	8001182 <UART_SetConfig+0xe2>
 800117e:	b1e2      	cbz	r2, 80011ba <UART_SetConfig+0x11a>
 8001180:	e02f      	b.n	80011e2 <UART_SetConfig+0x142>
 8001182:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8001186:	d020      	beq.n	80011ca <UART_SetConfig+0x12a>
 8001188:	f5b2 0f40 	cmp.w	r2, #12582912	; 0xc00000
 800118c:	d009      	beq.n	80011a2 <UART_SetConfig+0x102>
 800118e:	e028      	b.n	80011e2 <UART_SetConfig+0x142>
  {
    switch (clocksource)
 8001190:	2a08      	cmp	r2, #8
 8001192:	d829      	bhi.n	80011e8 <UART_SetConfig+0x148>
 8001194:	e8df f002 	tbb	[pc, r2]
 8001198:	28081414 	.word	0x28081414
 800119c:	28282814 	.word	0x28282814
 80011a0:	1c          	.byte	0x1c
 80011a1:	00          	.byte	0x00
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80011a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011a6:	d13b      	bne.n	8001220 <UART_SetConfig+0x180>
        break;
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80011a8:	6840      	ldr	r0, [r0, #4]
 80011aa:	0842      	lsrs	r2, r0, #1
 80011ac:	f102 73f4 	add.w	r3, r2, #31981568	; 0x1e80000
 80011b0:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80011b4:	fbb3 f3f0 	udiv	r3, r3, r0
 80011b8:	e010      	b.n	80011dc <UART_SetConfig+0x13c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80011ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011be:	d138      	bne.n	8001232 <UART_SetConfig+0x192>
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80011c0:	6842      	ldr	r2, [r0, #4]
 80011c2:	0853      	lsrs	r3, r2, #1
 80011c4:	f503 0361 	add.w	r3, r3, #14745600	; 0xe10000
 80011c8:	e006      	b.n	80011d8 <UART_SetConfig+0x138>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80011ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011ce:	d135      	bne.n	800123c <UART_SetConfig+0x19c>
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80011d0:	6842      	ldr	r2, [r0, #4]
 80011d2:	0853      	lsrs	r3, r2, #1
 80011d4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80011d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80011dc:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80011de:	2000      	movs	r0, #0
        break;
 80011e0:	e004      	b.n	80011ec <UART_SetConfig+0x14c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80011e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011e6:	d133      	bne.n	8001250 <UART_SetConfig+0x1b0>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80011e8:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 80011ea:	2300      	movs	r3, #0
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 80011ec:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
 80011f0:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80011f4:	4313      	orrs	r3, r2
 80011f6:	60cb      	str	r3, [r1, #12]
 80011f8:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    switch (clocksource)
 80011fa:	2a08      	cmp	r2, #8
 80011fc:	d828      	bhi.n	8001250 <UART_SetConfig+0x1b0>
 80011fe:	e8df f002 	tbb	[pc, r2]
 8001202:	0518      	.short	0x0518
 8001204:	2718270f 	.word	0x2718270f
 8001208:	2727      	.short	0x2727
 800120a:	1d          	.byte	0x1d
 800120b:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800120c:	6842      	ldr	r2, [r0, #4]
 800120e:	0853      	lsrs	r3, r2, #1
 8001210:	f503 03e1 	add.w	r3, r3, #7372800	; 0x708000
 8001214:	fbb3 f3f2 	udiv	r3, r3, r2
 8001218:	4a0e      	ldr	r2, [pc, #56]	; (8001254 <UART_SetConfig+0x1b4>)
 800121a:	b29b      	uxth	r3, r3
 800121c:	60d3      	str	r3, [r2, #12]
 800121e:	e015      	b.n	800124c <UART_SetConfig+0x1ac>
        break;
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001220:	6840      	ldr	r0, [r0, #4]
 8001222:	0842      	lsrs	r2, r0, #1
 8001224:	f502 0374 	add.w	r3, r2, #15990784	; 0xf40000
 8001228:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800122c:	fbb3 f3f0 	udiv	r3, r3, r0
 8001230:	e00a      	b.n	8001248 <UART_SetConfig+0x1a8>
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001232:	6842      	ldr	r2, [r0, #4]
 8001234:	0853      	lsrs	r3, r2, #1
 8001236:	f503 03e1 	add.w	r3, r3, #7372800	; 0x708000
 800123a:	e003      	b.n	8001244 <UART_SetConfig+0x1a4>
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800123c:	6842      	ldr	r2, [r0, #4]
 800123e:	0853      	lsrs	r3, r2, #1
 8001240:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001244:	fbb3 f3f2 	udiv	r3, r3, r2
 8001248:	b29b      	uxth	r3, r3
 800124a:	60cb      	str	r3, [r1, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800124c:	2000      	movs	r0, #0
        break;
 800124e:	bd30      	pop	{r4, r5, pc}
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001250:	2001      	movs	r0, #1
        break;
    }
  }

  return ret;
 8001252:	bd30      	pop	{r4, r5, pc}
 8001254:	40013800 	.word	0x40013800
 8001258:	080015bc 	.word	0x080015bc
 800125c:	40004400 	.word	0x40004400
 8001260:	40004800 	.word	0x40004800
 8001264:	40004c00 	.word	0x40004c00
 8001268:	40005000 	.word	0x40005000

0800126c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800126c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800126e:	9d06      	ldr	r5, [sp, #24]
 8001270:	4604      	mov	r4, r0
 8001272:	4616      	mov	r6, r2
 8001274:	461f      	mov	r7, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001276:	6820      	ldr	r0, [r4, #0]
 8001278:	69c2      	ldr	r2, [r0, #28]
 800127a:	ea31 0302 	bics.w	r3, r1, r2
 800127e:	bf0c      	ite	eq
 8001280:	2201      	moveq	r2, #1
 8001282:	2200      	movne	r2, #0
 8001284:	42b2      	cmp	r2, r6
 8001286:	d11b      	bne.n	80012c0 <UART_WaitOnFlagUntilTimeout+0x54>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001288:	1c6b      	adds	r3, r5, #1
 800128a:	d0f5      	beq.n	8001278 <UART_WaitOnFlagUntilTimeout+0xc>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800128c:	b995      	cbnz	r5, 80012b4 <UART_WaitOnFlagUntilTimeout+0x48>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800128e:	6823      	ldr	r3, [r4, #0]
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001296:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001298:	689a      	ldr	r2, [r3, #8]
 800129a:	f022 0201 	bic.w	r2, r2, #1
 800129e:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 80012a0:	2320      	movs	r3, #32
 80012a2:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80012a6:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80012aa:	2300      	movs	r3, #0
 80012ac:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 80012b0:	2003      	movs	r0, #3
 80012b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80012b4:	f7ff fb06 	bl	80008c4 <HAL_GetTick>
 80012b8:	1bc0      	subs	r0, r0, r7
 80012ba:	4285      	cmp	r5, r0
 80012bc:	d2db      	bcs.n	8001276 <UART_WaitOnFlagUntilTimeout+0xa>
 80012be:	e7e6      	b.n	800128e <UART_WaitOnFlagUntilTimeout+0x22>
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80012c0:	2000      	movs	r0, #0
}
 80012c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080012c4 <UART_CheckIdleState>:
{
 80012c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80012c6:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012c8:	2100      	movs	r1, #0
 80012ca:	66c1      	str	r1, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 80012cc:	f7ff fafa 	bl	80008c4 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80012d0:	6823      	ldr	r3, [r4, #0]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80012d6:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80012d8:	d404      	bmi.n	80012e4 <UART_CheckIdleState+0x20>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80012da:	6823      	ldr	r3, [r4, #0]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	075b      	lsls	r3, r3, #29
 80012e0:	d51a      	bpl.n	8001318 <UART_CheckIdleState+0x54>
 80012e2:	e00d      	b.n	8001300 <UART_CheckIdleState+0x3c>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80012e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	460a      	mov	r2, r1
 80012ec:	4603      	mov	r3, r0
 80012ee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80012f2:	4620      	mov	r0, r4
 80012f4:	f7ff ffba 	bl	800126c <UART_WaitOnFlagUntilTimeout>
 80012f8:	2800      	cmp	r0, #0
 80012fa:	d0ee      	beq.n	80012da <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80012fc:	2003      	movs	r0, #3
 80012fe:	e013      	b.n	8001328 <UART_CheckIdleState+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001300:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001304:	9300      	str	r3, [sp, #0]
 8001306:	2200      	movs	r2, #0
 8001308:	462b      	mov	r3, r5
 800130a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800130e:	4620      	mov	r0, r4
 8001310:	f7ff ffac 	bl	800126c <UART_WaitOnFlagUntilTimeout>
 8001314:	2800      	cmp	r0, #0
 8001316:	d1f1      	bne.n	80012fc <UART_CheckIdleState+0x38>
  huart->gState  = HAL_UART_STATE_READY;
 8001318:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800131a:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 800131c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8001320:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8001324:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
}
 8001328:	b003      	add	sp, #12
 800132a:	bd30      	pop	{r4, r5, pc}

0800132c <HAL_UART_Init>:
{
 800132c:	b510      	push	{r4, lr}
  if(huart == NULL)
 800132e:	4604      	mov	r4, r0
 8001330:	b328      	cbz	r0, 800137e <HAL_UART_Init+0x52>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001332:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8001336:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800133a:	b90b      	cbnz	r3, 8001340 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 800133c:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
  __HAL_UART_DISABLE(huart);
 8001340:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001342:	2324      	movs	r3, #36	; 0x24
 8001344:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8001348:	6813      	ldr	r3, [r2, #0]
 800134a:	f023 0301 	bic.w	r3, r3, #1
 800134e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001350:	4620      	mov	r0, r4
 8001352:	f7ff fea5 	bl	80010a0 <UART_SetConfig>
 8001356:	2801      	cmp	r0, #1
 8001358:	d011      	beq.n	800137e <HAL_UART_Init+0x52>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800135a:	6823      	ldr	r3, [r4, #0]
 800135c:	685a      	ldr	r2, [r3, #4]
 800135e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001362:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001364:	689a      	ldr	r2, [r3, #8]
 8001366:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800136a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	f042 0201 	orr.w	r2, r2, #1
  return UART_CheckIdleState(huart);
 8001372:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8001374:	601a      	str	r2, [r3, #0]
}
 8001376:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return UART_CheckIdleState(huart);
 800137a:	f7ff bfa3 	b.w	80012c4 <UART_CheckIdleState>
}
 800137e:	2001      	movs	r0, #1
 8001380:	bd10      	pop	{r4, pc}

08001382 <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001382:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001384:	461f      	mov	r7, r3
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8001386:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800138a:	2b20      	cmp	r3, #32
{
 800138c:	460d      	mov	r5, r1
 800138e:	4604      	mov	r4, r0
 8001390:	4611      	mov	r1, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8001392:	d14b      	bne.n	800142c <HAL_UART_Transmit+0xaa>
  {
    if((pData == NULL ) || (Size == 0U))
 8001394:	2d00      	cmp	r5, #0
 8001396:	d047      	beq.n	8001428 <HAL_UART_Transmit+0xa6>
 8001398:	2a00      	cmp	r2, #0
 800139a:	d045      	beq.n	8001428 <HAL_UART_Transmit+0xa6>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800139c:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d043      	beq.n	800142c <HAL_UART_Transmit+0xaa>
 80013a4:	2301      	movs	r3, #1
 80013a6:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013aa:	2300      	movs	r3, #0
 80013ac:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80013ae:	2321      	movs	r3, #33	; 0x21
 80013b0:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80013b4:	f7ff fa86 	bl	80008c4 <HAL_GetTick>
 80013b8:	4606      	mov	r6, r0

    huart->TxXferSize = Size;
 80013ba:	f8a4 1050 	strh.w	r1, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 80013be:	f8a4 1052 	strh.w	r1, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 80013c2:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 80013c6:	b292      	uxth	r2, r2
 80013c8:	b302      	cbz	r2, 800140c <HAL_UART_Transmit+0x8a>
    {
      huart->TxXferCount--;
 80013ca:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80013ce:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 80013d0:	3b01      	subs	r3, #1
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80013d8:	2200      	movs	r2, #0
 80013da:	4633      	mov	r3, r6
 80013dc:	2180      	movs	r1, #128	; 0x80
 80013de:	4620      	mov	r0, r4
 80013e0:	f7ff ff44 	bl	800126c <UART_WaitOnFlagUntilTimeout>
 80013e4:	b108      	cbz	r0, 80013ea <HAL_UART_Transmit+0x68>
      {
        return HAL_TIMEOUT;
 80013e6:	2003      	movs	r0, #3
 80013e8:	e021      	b.n	800142e <HAL_UART_Transmit+0xac>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80013ea:	68a3      	ldr	r3, [r4, #8]
 80013ec:	6822      	ldr	r2, [r4, #0]
 80013ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013f2:	d107      	bne.n	8001404 <HAL_UART_Transmit+0x82>
 80013f4:	6923      	ldr	r3, [r4, #16]
 80013f6:	b92b      	cbnz	r3, 8001404 <HAL_UART_Transmit+0x82>
      {
        tmp = (uint16_t*) pData;
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80013f8:	f835 3b02 	ldrh.w	r3, [r5], #2
 80013fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001400:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 8001402:	e7de      	b.n	80013c2 <HAL_UART_Transmit+0x40>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8001404:	782b      	ldrb	r3, [r5, #0]
 8001406:	8513      	strh	r3, [r2, #40]	; 0x28
 8001408:	3501      	adds	r5, #1
 800140a:	e7da      	b.n	80013c2 <HAL_UART_Transmit+0x40>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800140c:	9700      	str	r7, [sp, #0]
 800140e:	4633      	mov	r3, r6
 8001410:	2140      	movs	r1, #64	; 0x40
 8001412:	4620      	mov	r0, r4
 8001414:	f7ff ff2a 	bl	800126c <UART_WaitOnFlagUntilTimeout>
 8001418:	2800      	cmp	r0, #0
 800141a:	d1e4      	bne.n	80013e6 <HAL_UART_Transmit+0x64>
    {
      return HAL_TIMEOUT;
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800141c:	2320      	movs	r3, #32
 800141e:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001422:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68

    return HAL_OK;
 8001426:	e002      	b.n	800142e <HAL_UART_Transmit+0xac>
      return  HAL_ERROR;
 8001428:	2001      	movs	r0, #1
 800142a:	e000      	b.n	800142e <HAL_UART_Transmit+0xac>
  }
  else
  {
    return HAL_BUSY;
 800142c:	2002      	movs	r0, #2
  }
}
 800142e:	b003      	add	sp, #12
 8001430:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001432 <HAL_UART_Receive>:
  * @param Size: amount of data to be received.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001432:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001436:	4698      	mov	r8, r3
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0U;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8001438:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 800143c:	2b20      	cmp	r3, #32
{
 800143e:	460d      	mov	r5, r1
 8001440:	4604      	mov	r4, r0
 8001442:	4611      	mov	r1, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 8001444:	d15a      	bne.n	80014fc <HAL_UART_Receive+0xca>
  {
    if((pData == NULL ) || (Size == 0U))
 8001446:	2d00      	cmp	r5, #0
 8001448:	d056      	beq.n	80014f8 <HAL_UART_Receive+0xc6>
 800144a:	2a00      	cmp	r2, #0
 800144c:	d054      	beq.n	80014f8 <HAL_UART_Receive+0xc6>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800144e:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8001452:	2b01      	cmp	r3, #1
 8001454:	d052      	beq.n	80014fc <HAL_UART_Receive+0xca>
 8001456:	2301      	movs	r3, #1
 8001458:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68

    huart->Instance->ICR = 0xFFFFFFFF;
 800145c:	6803      	ldr	r3, [r0, #0]
 800145e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001462:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001464:	2300      	movs	r3, #0
 8001466:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001468:	2322      	movs	r3, #34	; 0x22
 800146a:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800146e:	f7ff fa29 	bl	80008c4 <HAL_GetTick>

    huart->RxXferSize = Size;
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8001472:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize = Size;
 8001474:	f8a4 1058 	strh.w	r1, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 8001478:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 800147c:	4607      	mov	r7, r0
    huart->RxXferCount = Size;
 800147e:	f8a4 105a 	strh.w	r1, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8001482:	d106      	bne.n	8001492 <HAL_UART_Receive+0x60>
 8001484:	6923      	ldr	r3, [r4, #16]
 8001486:	b913      	cbnz	r3, 800148e <HAL_UART_Receive+0x5c>
 8001488:	f240 13ff 	movw	r3, #511	; 0x1ff
 800148c:	e006      	b.n	800149c <HAL_UART_Receive+0x6a>
 800148e:	23ff      	movs	r3, #255	; 0xff
 8001490:	e004      	b.n	800149c <HAL_UART_Receive+0x6a>
 8001492:	b92b      	cbnz	r3, 80014a0 <HAL_UART_Receive+0x6e>
 8001494:	6923      	ldr	r3, [r4, #16]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d0f9      	beq.n	800148e <HAL_UART_Receive+0x5c>
 800149a:	237f      	movs	r3, #127	; 0x7f
 800149c:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 80014a0:	f8b4 605c 	ldrh.w	r6, [r4, #92]	; 0x5c

    /* as long as data have to be received */
    while(huart->RxXferCount > 0U)
 80014a4:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 80014a8:	b280      	uxth	r0, r0
 80014aa:	b1f8      	cbz	r0, 80014ec <HAL_UART_Receive+0xba>
    {
      huart->RxXferCount--;
 80014ac:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80014b0:	f8cd 8000 	str.w	r8, [sp]
      huart->RxXferCount--;
 80014b4:	3b01      	subs	r3, #1
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80014bc:	2200      	movs	r2, #0
 80014be:	463b      	mov	r3, r7
 80014c0:	2120      	movs	r1, #32
 80014c2:	4620      	mov	r0, r4
 80014c4:	f7ff fed2 	bl	800126c <UART_WaitOnFlagUntilTimeout>
 80014c8:	b9d0      	cbnz	r0, 8001500 <HAL_UART_Receive+0xce>
      {
        return HAL_TIMEOUT;
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80014ca:	68a3      	ldr	r3, [r4, #8]
 80014cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80014d0:	6823      	ldr	r3, [r4, #0]
 80014d2:	d106      	bne.n	80014e2 <HAL_UART_Receive+0xb0>
 80014d4:	6922      	ldr	r2, [r4, #16]
 80014d6:	b922      	cbnz	r2, 80014e2 <HAL_UART_Receive+0xb0>
      {
        tmp = (uint16_t*) pData ;
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80014d8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80014da:	4033      	ands	r3, r6
 80014dc:	f825 3b02 	strh.w	r3, [r5], #2
        pData +=2U;
 80014e0:	e7e0      	b.n	80014a4 <HAL_UART_Receive+0x72>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80014e2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80014e4:	4033      	ands	r3, r6
 80014e6:	702b      	strb	r3, [r5, #0]
 80014e8:	3501      	adds	r5, #1
 80014ea:	e7db      	b.n	80014a4 <HAL_UART_Receive+0x72>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80014ec:	2320      	movs	r3, #32
 80014ee:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80014f2:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68

    return HAL_OK;
 80014f6:	e004      	b.n	8001502 <HAL_UART_Receive+0xd0>
      return  HAL_ERROR;
 80014f8:	2001      	movs	r0, #1
 80014fa:	e002      	b.n	8001502 <HAL_UART_Receive+0xd0>
  }
  else
  {
    return HAL_BUSY;
 80014fc:	2002      	movs	r0, #2
 80014fe:	e000      	b.n	8001502 <HAL_UART_Receive+0xd0>
        return HAL_TIMEOUT;
 8001500:	2003      	movs	r0, #3
  }
}
 8001502:	b002      	add	sp, #8
 8001504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001508 <Reset_Handler>:
 8001508:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800150a:	e003      	b.n	8001514 <LoopCopyDataInit>

0800150c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800150c:	4b0b      	ldr	r3, [pc, #44]	; (800153c <LoopForever+0x2>)
	ldr	r3, [r3, r1]
 800150e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001510:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001512:	3104      	adds	r1, #4

08001514 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001514:	480a      	ldr	r0, [pc, #40]	; (8001540 <LoopForever+0x6>)
	ldr	r3, =_edata
 8001516:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <LoopForever+0xa>)
	adds	r2, r0, r1
 8001518:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800151a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800151c:	d3f6      	bcc.n	800150c <CopyDataInit>
	ldr	r2, =_sbss
 800151e:	4a0a      	ldr	r2, [pc, #40]	; (8001548 <LoopForever+0xe>)
	b	LoopFillZerobss
 8001520:	e002      	b.n	8001528 <LoopFillZerobss>

08001522 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs r3, #0
 8001522:	2300      	movs	r3, #0
 	str  r3, [r2]
 8001524:	6013      	str	r3, [r2, #0]
	adds r2, r2, #4
 8001526:	3204      	adds	r2, #4

08001528 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001528:	4b08      	ldr	r3, [pc, #32]	; (800154c <LoopForever+0x12>)
	cmp	r2, r3
 800152a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800152c:	d3f9      	bcc.n	8001522 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800152e:	f3af 8000 	nop.w
/* Call static constructors */
    bl __libc_init_array
 8001532:	f7fe fe7b 	bl	800022c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001536:	f7ff f805 	bl	8000544 <main>

0800153a <LoopForever>:



LoopForever:
    b LoopForever
 800153a:	e7fe      	b.n	800153a <LoopForever>
 800153c:	080015c8 	.word	0x080015c8
 8001540:	20000000 	.word	0x20000000
 8001544:	20000200 	.word	0x20000200
 8001548:	20000200 	.word	0x20000200
 800154c:	20000358 	.word	0x20000358

08001550 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001550:	e7fe      	b.n	8001550 <BusFault_Handler>
 8001552:	0000      	movs	r0, r0

08001554 <_init>:
 8001554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001556:	bf00      	nop
 8001558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800155a:	bc08      	pop	{r3}
 800155c:	469e      	mov	lr, r3
 800155e:	4770      	bx	lr

08001560 <_fini>:
 8001560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001562:	bf00      	nop
 8001564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001566:	bc08      	pop	{r3}
 8001568:	469e      	mov	lr, r3
 800156a:	4770      	bx	lr
