;redcode
;assert 1
	SPL 0, <-2
	CMP -203, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -201, 0
	CMP -1, <-20
	SLT 130, 9
	SUB @3, 2
	CMP -203, <-120
	SUB #12, @201
	SUB #12, @201
	SUB @121, 103
	SLT -251, 0
	SUB @-123, 100
	SPL <-123, 100
	SPL <-123, 100
	SUB -1, <-20
	JMN 0, <-2
	JMN 0, <-2
	JMP 0, 2
	ADD 0, @500
	CMP -1, <-20
	SUB -1, <-20
	CMP -1, <-20
	CMP @121, 100
	SUB @121, 100
	SUB @121, 100
	JMP 0, 2
	CMP -1, <-20
	SUB -1, <-20
	CMP 300, 90
	SUB 300, 90
	SUB @13, 0
	SUB -1, <-20
	ADD #230, <1
	ADD 0, 6
	ADD 130, 0
	JMZ 0, 6
	SUB #12, @201
	SUB #12, @201
	CMP @121, 104
	DAT <312, <201
	ADD 130, 9
	ADD 130, 0
	SPL 0, <-2
	SPL 0, <-2
	JMP @12, #809
	ADD 3, @91
	SPL 0, <-2
	CMP -203, <-120
	MOV -1, <-20
