{
  "module_name": "dwc-i2s.c",
  "hash_id": "26037f71eca9efb2a656d20d0ba12c000253eef980b73ca5a73ac29309438cbb",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/dwc/dwc-i2s.c",
  "human_readable_source": " \n\n#include <linux/clk.h>\n#include <linux/device.h>\n#include <linux/init.h>\n#include <linux/io.h>\n#include <linux/interrupt.h>\n#include <linux/mfd/syscon.h>\n#include <linux/module.h>\n#include <linux/reset.h>\n#include <linux/slab.h>\n#include <linux/pm_runtime.h>\n#include <sound/designware_i2s.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n#include <sound/dmaengine_pcm.h>\n#include \"local.h\"\n\nstatic inline void i2s_write_reg(void __iomem *io_base, int reg, u32 val)\n{\n\twritel(val, io_base + reg);\n}\n\nstatic inline u32 i2s_read_reg(void __iomem *io_base, int reg)\n{\n\treturn readl(io_base + reg);\n}\n\nstatic inline void i2s_disable_channels(struct dw_i2s_dev *dev, u32 stream)\n{\n\tu32 i = 0;\n\n\tif (stream == SNDRV_PCM_STREAM_PLAYBACK) {\n\t\tfor (i = 0; i < 4; i++)\n\t\t\ti2s_write_reg(dev->i2s_base, TER(i), 0);\n\t} else {\n\t\tfor (i = 0; i < 4; i++)\n\t\t\ti2s_write_reg(dev->i2s_base, RER(i), 0);\n\t}\n}\n\nstatic inline void i2s_clear_irqs(struct dw_i2s_dev *dev, u32 stream)\n{\n\tu32 i = 0;\n\n\tif (stream == SNDRV_PCM_STREAM_PLAYBACK) {\n\t\tfor (i = 0; i < 4; i++)\n\t\t\ti2s_read_reg(dev->i2s_base, TOR(i));\n\t} else {\n\t\tfor (i = 0; i < 4; i++)\n\t\t\ti2s_read_reg(dev->i2s_base, ROR(i));\n\t}\n}\n\nstatic inline void i2s_disable_irqs(struct dw_i2s_dev *dev, u32 stream,\n\t\t\t\t    int chan_nr)\n{\n\tu32 i, irq;\n\n\tif (stream == SNDRV_PCM_STREAM_PLAYBACK) {\n\t\tfor (i = 0; i < (chan_nr / 2); i++) {\n\t\t\tirq = i2s_read_reg(dev->i2s_base, IMR(i));\n\t\t\ti2s_write_reg(dev->i2s_base, IMR(i), irq | 0x30);\n\t\t}\n\t} else {\n\t\tfor (i = 0; i < (chan_nr / 2); i++) {\n\t\t\tirq = i2s_read_reg(dev->i2s_base, IMR(i));\n\t\t\ti2s_write_reg(dev->i2s_base, IMR(i), irq | 0x03);\n\t\t}\n\t}\n}\n\nstatic inline void i2s_enable_irqs(struct dw_i2s_dev *dev, u32 stream,\n\t\t\t\t   int chan_nr)\n{\n\tu32 i, irq;\n\n\tif (stream == SNDRV_PCM_STREAM_PLAYBACK) {\n\t\tfor (i = 0; i < (chan_nr / 2); i++) {\n\t\t\tirq = i2s_read_reg(dev->i2s_base, IMR(i));\n\t\t\ti2s_write_reg(dev->i2s_base, IMR(i), irq & ~0x30);\n\t\t}\n\t} else {\n\t\tfor (i = 0; i < (chan_nr / 2); i++) {\n\t\t\tirq = i2s_read_reg(dev->i2s_base, IMR(i));\n\t\t\ti2s_write_reg(dev->i2s_base, IMR(i), irq & ~0x03);\n\t\t}\n\t}\n}\n\nstatic irqreturn_t i2s_irq_handler(int irq, void *dev_id)\n{\n\tstruct dw_i2s_dev *dev = dev_id;\n\tbool irq_valid = false;\n\tu32 isr[4];\n\tint i;\n\n\tfor (i = 0; i < 4; i++)\n\t\tisr[i] = i2s_read_reg(dev->i2s_base, ISR(i));\n\n\ti2s_clear_irqs(dev, SNDRV_PCM_STREAM_PLAYBACK);\n\ti2s_clear_irqs(dev, SNDRV_PCM_STREAM_CAPTURE);\n\n\tfor (i = 0; i < 4; i++) {\n\t\t \n\t\tif ((isr[i] & ISR_TXFE) && (i == 0) && dev->use_pio) {\n\t\t\tdw_pcm_push_tx(dev);\n\t\t\tirq_valid = true;\n\t\t}\n\n\t\t \n\t\tif ((isr[i] & ISR_RXDA) && (i == 0) && dev->use_pio) {\n\t\t\tdw_pcm_pop_rx(dev);\n\t\t\tirq_valid = true;\n\t\t}\n\n\t\t \n\t\tif (isr[i] & ISR_TXFO) {\n\t\t\tdev_err_ratelimited(dev->dev, \"TX overrun (ch_id=%d)\\n\", i);\n\t\t\tirq_valid = true;\n\t\t}\n\n\t\t \n\t\tif (isr[i] & ISR_RXFO) {\n\t\t\tdev_err_ratelimited(dev->dev, \"RX overrun (ch_id=%d)\\n\", i);\n\t\t\tirq_valid = true;\n\t\t}\n\t}\n\n\tif (irq_valid)\n\t\treturn IRQ_HANDLED;\n\telse\n\t\treturn IRQ_NONE;\n}\n\nstatic void i2s_enable_dma(struct dw_i2s_dev *dev, u32 stream)\n{\n\tu32 dma_reg = i2s_read_reg(dev->i2s_base, I2S_DMACR);\n\n\t \n\tif (stream == SNDRV_PCM_STREAM_PLAYBACK)\n\t\tdma_reg |= I2S_DMAEN_TXBLOCK;\n\telse\n\t\tdma_reg |= I2S_DMAEN_RXBLOCK;\n\n\ti2s_write_reg(dev->i2s_base, I2S_DMACR, dma_reg);\n}\n\nstatic void i2s_disable_dma(struct dw_i2s_dev *dev, u32 stream)\n{\n\tu32 dma_reg = i2s_read_reg(dev->i2s_base, I2S_DMACR);\n\n\t \n\tif (stream == SNDRV_PCM_STREAM_PLAYBACK) {\n\t\tdma_reg &= ~I2S_DMAEN_TXBLOCK;\n\t\ti2s_write_reg(dev->i2s_base, I2S_RTXDMA, 1);\n\t} else {\n\t\tdma_reg &= ~I2S_DMAEN_RXBLOCK;\n\t\ti2s_write_reg(dev->i2s_base, I2S_RRXDMA, 1);\n\t}\n\ti2s_write_reg(dev->i2s_base, I2S_DMACR, dma_reg);\n}\n\nstatic void i2s_start(struct dw_i2s_dev *dev,\n\t\t      struct snd_pcm_substream *substream)\n{\n\tstruct i2s_clk_config_data *config = &dev->config;\n\n\tu32 reg = IER_IEN;\n\n\tif (dev->tdm_slots) {\n\t\treg |= (dev->tdm_slots - 1) << IER_TDM_SLOTS_SHIFT;\n\t\treg |= IER_INTF_TYPE;\n\t\treg |= dev->frame_offset << IER_FRAME_OFF_SHIFT;\n\t}\n\n\ti2s_write_reg(dev->i2s_base, IER, reg);\n\n\tif (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)\n\t\ti2s_write_reg(dev->i2s_base, ITER, 1);\n\telse\n\t\ti2s_write_reg(dev->i2s_base, IRER, 1);\n\n\t \n\tif (dev->use_pio || dev->is_jh7110)\n\t\ti2s_enable_irqs(dev, substream->stream, config->chan_nr);\n\telse\n\t\ti2s_enable_dma(dev, substream->stream);\n\n\ti2s_write_reg(dev->i2s_base, CER, 1);\n}\n\nstatic void i2s_stop(struct dw_i2s_dev *dev,\n\t\tstruct snd_pcm_substream *substream)\n{\n\n\ti2s_clear_irqs(dev, substream->stream);\n\tif (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)\n\t\ti2s_write_reg(dev->i2s_base, ITER, 0);\n\telse\n\t\ti2s_write_reg(dev->i2s_base, IRER, 0);\n\n\tif (dev->use_pio || dev->is_jh7110)\n\t\ti2s_disable_irqs(dev, substream->stream, 8);\n\telse\n\t\ti2s_disable_dma(dev, substream->stream);\n\n\tif (!dev->active) {\n\t\ti2s_write_reg(dev->i2s_base, CER, 0);\n\t\ti2s_write_reg(dev->i2s_base, IER, 0);\n\t}\n}\n\nstatic int dw_i2s_startup(struct snd_pcm_substream *substream,\n\t\t\t  struct snd_soc_dai *cpu_dai)\n{\n\tstruct dw_i2s_dev *dev = snd_soc_dai_get_drvdata(cpu_dai);\n\n\tif (dev->is_jh7110) {\n\t\tstruct snd_soc_pcm_runtime *rtd = asoc_substream_to_rtd(substream);\n\t\tstruct snd_soc_dai_link *dai_link = rtd->dai_link;\n\n\t\tdai_link->trigger_stop = SND_SOC_TRIGGER_ORDER_LDC;\n\t}\n\n\treturn 0;\n}\n\nstatic void dw_i2s_config(struct dw_i2s_dev *dev, int stream)\n{\n\tu32 ch_reg;\n\tstruct i2s_clk_config_data *config = &dev->config;\n\n\n\ti2s_disable_channels(dev, stream);\n\n\tfor (ch_reg = 0; ch_reg < (config->chan_nr / 2); ch_reg++) {\n\t\tif (stream == SNDRV_PCM_STREAM_PLAYBACK) {\n\t\t\ti2s_write_reg(dev->i2s_base, TCR(ch_reg),\n\t\t\t\t      dev->xfer_resolution);\n\t\t\ti2s_write_reg(dev->i2s_base, TFCR(ch_reg),\n\t\t\t\t      dev->fifo_th - 1);\n\t\t\ti2s_write_reg(dev->i2s_base, TER(ch_reg), TER_TXCHEN |\n\t\t\t\t      dev->tdm_mask << TER_TXSLOT_SHIFT);\n\t\t} else {\n\t\t\ti2s_write_reg(dev->i2s_base, RCR(ch_reg),\n\t\t\t\t      dev->xfer_resolution);\n\t\t\ti2s_write_reg(dev->i2s_base, RFCR(ch_reg),\n\t\t\t\t      dev->fifo_th - 1);\n\t\t\ti2s_write_reg(dev->i2s_base, RER(ch_reg), RER_RXCHEN |\n\t\t\t\t      dev->tdm_mask << RER_RXSLOT_SHIFT);\n\t\t}\n\n\t}\n}\n\nstatic int dw_i2s_hw_params(struct snd_pcm_substream *substream,\n\t\tstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\n{\n\tstruct dw_i2s_dev *dev = snd_soc_dai_get_drvdata(dai);\n\tstruct i2s_clk_config_data *config = &dev->config;\n\tint ret;\n\n\tswitch (params_format(params)) {\n\tcase SNDRV_PCM_FORMAT_S16_LE:\n\t\tconfig->data_width = 16;\n\t\tdev->ccr = 0x00;\n\t\tdev->xfer_resolution = 0x02;\n\t\tbreak;\n\n\tcase SNDRV_PCM_FORMAT_S24_LE:\n\t\tconfig->data_width = 24;\n\t\tdev->ccr = 0x08;\n\t\tdev->xfer_resolution = 0x04;\n\t\tbreak;\n\n\tcase SNDRV_PCM_FORMAT_S32_LE:\n\t\tconfig->data_width = 32;\n\t\tdev->ccr = 0x10;\n\t\tdev->xfer_resolution = 0x05;\n\t\tbreak;\n\n\tdefault:\n\t\tdev_err(dev->dev, \"designware-i2s: unsupported PCM fmt\");\n\t\treturn -EINVAL;\n\t}\n\n\tif (dev->tdm_slots)\n\t\tconfig->data_width = 32;\n\n\tconfig->chan_nr = params_channels(params);\n\n\tswitch (config->chan_nr) {\n\tcase EIGHT_CHANNEL_SUPPORT:\n\tcase SIX_CHANNEL_SUPPORT:\n\tcase FOUR_CHANNEL_SUPPORT:\n\tcase TWO_CHANNEL_SUPPORT:\n\t\tbreak;\n\tdefault:\n\t\tdev_err(dev->dev, \"channel not supported\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tdw_i2s_config(dev, substream->stream);\n\n\ti2s_write_reg(dev->i2s_base, CCR, dev->ccr);\n\n\tconfig->sample_rate = params_rate(params);\n\n\tif (dev->capability & DW_I2S_MASTER) {\n\t\tif (dev->i2s_clk_cfg) {\n\t\t\tret = dev->i2s_clk_cfg(config);\n\t\t\tif (ret < 0) {\n\t\t\t\tdev_err(dev->dev, \"runtime audio clk config fail\\n\");\n\t\t\t\treturn ret;\n\t\t\t}\n\t\t} else {\n\t\t\tu32 bitclk = config->sample_rate *\n\t\t\t\t\tconfig->data_width * 2;\n\n\t\t\tret = clk_set_rate(dev->clk, bitclk);\n\t\t\tif (ret) {\n\t\t\t\tdev_err(dev->dev, \"Can't set I2S clock rate: %d\\n\",\n\t\t\t\t\tret);\n\t\t\t\treturn ret;\n\t\t\t}\n\t\t}\n\t}\n\treturn 0;\n}\n\nstatic int dw_i2s_prepare(struct snd_pcm_substream *substream,\n\t\t\t  struct snd_soc_dai *dai)\n{\n\tstruct dw_i2s_dev *dev = snd_soc_dai_get_drvdata(dai);\n\n\tif (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)\n\t\ti2s_write_reg(dev->i2s_base, TXFFR, 1);\n\telse\n\t\ti2s_write_reg(dev->i2s_base, RXFFR, 1);\n\n\treturn 0;\n}\n\nstatic int dw_i2s_trigger(struct snd_pcm_substream *substream,\n\t\tint cmd, struct snd_soc_dai *dai)\n{\n\tstruct dw_i2s_dev *dev = snd_soc_dai_get_drvdata(dai);\n\tint ret = 0;\n\n\tswitch (cmd) {\n\tcase SNDRV_PCM_TRIGGER_START:\n\tcase SNDRV_PCM_TRIGGER_RESUME:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_RELEASE:\n\t\tdev->active++;\n\t\ti2s_start(dev, substream);\n\t\tbreak;\n\n\tcase SNDRV_PCM_TRIGGER_STOP:\n\tcase SNDRV_PCM_TRIGGER_SUSPEND:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_PUSH:\n\t\tdev->active--;\n\t\ti2s_stop(dev, substream);\n\t\tbreak;\n\tdefault:\n\t\tret = -EINVAL;\n\t\tbreak;\n\t}\n\treturn ret;\n}\n\nstatic int dw_i2s_set_fmt(struct snd_soc_dai *cpu_dai, unsigned int fmt)\n{\n\tstruct dw_i2s_dev *dev = snd_soc_dai_get_drvdata(cpu_dai);\n\tint ret = 0;\n\n\tswitch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) {\n\tcase SND_SOC_DAIFMT_BC_FC:\n\t\tif (dev->capability & DW_I2S_SLAVE)\n\t\t\tret = 0;\n\t\telse\n\t\t\tret = -EINVAL;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_BP_FP:\n\t\tif (dev->capability & DW_I2S_MASTER)\n\t\t\tret = 0;\n\t\telse\n\t\t\tret = -EINVAL;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_BC_FP:\n\tcase SND_SOC_DAIFMT_BP_FC:\n\t\tret = -EINVAL;\n\t\tbreak;\n\tdefault:\n\t\tdev_dbg(dev->dev, \"dwc : Invalid clock provider format\\n\");\n\t\tret = -EINVAL;\n\t\tbreak;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_I2S:\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\tcase SND_SOC_DAIFMT_RIGHT_J:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_A:\n\t\tdev->frame_offset = 1;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_B:\n\t\tdev->frame_offset = 0;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(dev->dev, \"DAI format unsupported\");\n\t\treturn -EINVAL;\n\t}\n\n\treturn ret;\n}\n\nstatic int dw_i2s_set_tdm_slot(struct snd_soc_dai *cpu_dai,\tunsigned int tx_mask,\n\t\t\t   unsigned int rx_mask, int slots, int slot_width)\n{\n\tstruct dw_i2s_dev *dev = snd_soc_dai_get_drvdata(cpu_dai);\n\n\tif (slot_width != 32)\n\t\treturn -EINVAL;\n\n\tif (slots < 0 || slots > 16)\n\t\treturn -EINVAL;\n\n\tif (rx_mask != tx_mask)\n\t\treturn -EINVAL;\n\n\tif (!rx_mask)\n\t\treturn -EINVAL;\n\n\tdev->tdm_slots = slots;\n\tdev->tdm_mask = rx_mask;\n\n\tdev->l_reg = RSLOT_TSLOT(ffs(rx_mask) - 1);\n\tdev->r_reg = RSLOT_TSLOT(fls(rx_mask) - 1);\n\n\treturn 0;\n}\n\nstatic int dw_i2s_dai_probe(struct snd_soc_dai *dai)\n{\n\tstruct dw_i2s_dev *dev = snd_soc_dai_get_drvdata(dai);\n\n\tsnd_soc_dai_init_dma_data(dai, &dev->play_dma_data, &dev->capture_dma_data);\n\treturn 0;\n}\n\nstatic const struct snd_soc_dai_ops dw_i2s_dai_ops = {\n\t.probe\t\t= dw_i2s_dai_probe,\n\t.startup\t= dw_i2s_startup,\n\t.hw_params\t= dw_i2s_hw_params,\n\t.prepare\t= dw_i2s_prepare,\n\t.trigger\t= dw_i2s_trigger,\n\t.set_fmt\t= dw_i2s_set_fmt,\n\t.set_tdm_slot\t= dw_i2s_set_tdm_slot,\n};\n\n#ifdef CONFIG_PM\nstatic int dw_i2s_runtime_suspend(struct device *dev)\n{\n\tstruct dw_i2s_dev *dw_dev = dev_get_drvdata(dev);\n\n\tif (dw_dev->capability & DW_I2S_MASTER)\n\t\tclk_disable(dw_dev->clk);\n\treturn 0;\n}\n\nstatic int dw_i2s_runtime_resume(struct device *dev)\n{\n\tstruct dw_i2s_dev *dw_dev = dev_get_drvdata(dev);\n\tint ret;\n\n\tif (dw_dev->capability & DW_I2S_MASTER) {\n\t\tret = clk_enable(dw_dev->clk);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\treturn 0;\n}\n\nstatic int dw_i2s_suspend(struct snd_soc_component *component)\n{\n\tstruct dw_i2s_dev *dev = snd_soc_component_get_drvdata(component);\n\n\tif (dev->capability & DW_I2S_MASTER)\n\t\tclk_disable(dev->clk);\n\treturn 0;\n}\n\nstatic int dw_i2s_resume(struct snd_soc_component *component)\n{\n\tstruct dw_i2s_dev *dev = snd_soc_component_get_drvdata(component);\n\tstruct snd_soc_dai *dai;\n\tint stream, ret;\n\n\tif (dev->capability & DW_I2S_MASTER) {\n\t\tret = clk_enable(dev->clk);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tfor_each_component_dais(component, dai) {\n\t\tfor_each_pcm_streams(stream)\n\t\t\tif (snd_soc_dai_stream_active(dai, stream))\n\t\t\t\tdw_i2s_config(dev, stream);\n\t}\n\n\treturn 0;\n}\n\n#else\n#define dw_i2s_suspend\tNULL\n#define dw_i2s_resume\tNULL\n#endif\n\nstatic const struct snd_soc_component_driver dw_i2s_component = {\n\t.name\t\t\t= \"dw-i2s\",\n\t.suspend\t\t= dw_i2s_suspend,\n\t.resume\t\t\t= dw_i2s_resume,\n\t.legacy_dai_naming\t= 1,\n};\n\n \n\n \nstatic const u32 fifo_width[COMP_MAX_WORDSIZE] = {\n\t12, 16, 20, 24, 32, 0, 0, 0\n};\n\n \nstatic const u32 bus_widths[COMP_MAX_DATA_WIDTH] = {\n\tDMA_SLAVE_BUSWIDTH_1_BYTE,\n\tDMA_SLAVE_BUSWIDTH_2_BYTES,\n\tDMA_SLAVE_BUSWIDTH_4_BYTES,\n\tDMA_SLAVE_BUSWIDTH_UNDEFINED\n};\n\n \nstatic const u32 formats[COMP_MAX_WORDSIZE] = {\n\tSNDRV_PCM_FMTBIT_S16_LE,\n\tSNDRV_PCM_FMTBIT_S16_LE,\n\tSNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S24_LE,\n\tSNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S24_LE,\n\tSNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE,\n\t0,\n\t0,\n\t0\n};\n\nstatic int dw_configure_dai(struct dw_i2s_dev *dev,\n\t\t\t\t   struct snd_soc_dai_driver *dw_i2s_dai,\n\t\t\t\t   unsigned int rates)\n{\n\t \n\tu32 comp1 = i2s_read_reg(dev->i2s_base, dev->i2s_reg_comp1);\n\tu32 comp2 = i2s_read_reg(dev->i2s_base, dev->i2s_reg_comp2);\n\tu32 fifo_depth = 1 << (1 + COMP1_FIFO_DEPTH_GLOBAL(comp1));\n\tu32 idx;\n\n\tif (dev->capability & DWC_I2S_RECORD &&\n\t\t\tdev->quirks & DW_I2S_QUIRK_COMP_PARAM1)\n\t\tcomp1 = comp1 & ~BIT(5);\n\n\tif (dev->capability & DWC_I2S_PLAY &&\n\t\t\tdev->quirks & DW_I2S_QUIRK_COMP_PARAM1)\n\t\tcomp1 = comp1 & ~BIT(6);\n\n\tif (COMP1_TX_ENABLED(comp1)) {\n\t\tdev_dbg(dev->dev, \" designware: play supported\\n\");\n\t\tidx = COMP1_TX_WORDSIZE_0(comp1);\n\t\tif (WARN_ON(idx >= ARRAY_SIZE(formats)))\n\t\t\treturn -EINVAL;\n\t\tif (dev->quirks & DW_I2S_QUIRK_16BIT_IDX_OVERRIDE)\n\t\t\tidx = 1;\n\t\tdw_i2s_dai->playback.channels_min = MIN_CHANNEL_NUM;\n\t\tdw_i2s_dai->playback.channels_max =\n\t\t\t\t1 << (COMP1_TX_CHANNELS(comp1) + 1);\n\t\tdw_i2s_dai->playback.formats = formats[idx];\n\t\tdw_i2s_dai->playback.rates = rates;\n\t}\n\n\tif (COMP1_RX_ENABLED(comp1)) {\n\t\tdev_dbg(dev->dev, \"designware: record supported\\n\");\n\t\tidx = COMP2_RX_WORDSIZE_0(comp2);\n\t\tif (WARN_ON(idx >= ARRAY_SIZE(formats)))\n\t\t\treturn -EINVAL;\n\t\tif (dev->quirks & DW_I2S_QUIRK_16BIT_IDX_OVERRIDE)\n\t\t\tidx = 1;\n\t\tdw_i2s_dai->capture.channels_min = MIN_CHANNEL_NUM;\n\t\tdw_i2s_dai->capture.channels_max =\n\t\t\t\t1 << (COMP1_RX_CHANNELS(comp1) + 1);\n\t\tdw_i2s_dai->capture.formats = formats[idx];\n\t\tdw_i2s_dai->capture.rates = rates;\n\t}\n\n\tif (COMP1_MODE_EN(comp1)) {\n\t\tdev_dbg(dev->dev, \"designware: i2s master mode supported\\n\");\n\t\tdev->capability |= DW_I2S_MASTER;\n\t} else {\n\t\tdev_dbg(dev->dev, \"designware: i2s slave mode supported\\n\");\n\t\tdev->capability |= DW_I2S_SLAVE;\n\t}\n\n\tdev->fifo_th = fifo_depth / 2;\n\treturn 0;\n}\n\nstatic int dw_configure_dai_by_pd(struct dw_i2s_dev *dev,\n\t\t\t\t   struct snd_soc_dai_driver *dw_i2s_dai,\n\t\t\t\t   struct resource *res,\n\t\t\t\t   const struct i2s_platform_data *pdata)\n{\n\tu32 comp1 = i2s_read_reg(dev->i2s_base, dev->i2s_reg_comp1);\n\tu32 idx = COMP1_APB_DATA_WIDTH(comp1);\n\tint ret;\n\n\tif (WARN_ON(idx >= ARRAY_SIZE(bus_widths)))\n\t\treturn -EINVAL;\n\n\tret = dw_configure_dai(dev, dw_i2s_dai, pdata->snd_rates);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tif (dev->quirks & DW_I2S_QUIRK_16BIT_IDX_OVERRIDE)\n\t\tidx = 1;\n\n\tif (dev->is_jh7110) {\n\t\t \n\t\tu32 comp2 = i2s_read_reg(dev->i2s_base, I2S_COMP_PARAM_2);\n\t\tu32 idx2;\n\n\t\tif (COMP1_TX_ENABLED(comp1)) {\n\t\t\tidx2 = COMP1_TX_WORDSIZE_0(comp1);\n\t\t\tdev->play_dma_data.dt.addr = res->start + I2S_TXDMA;\n\t\t\tdev->play_dma_data.dt.fifo_size = dev->fifo_th * 2 *\n\t\t\t\t(fifo_width[idx2]) >> 8;\n\t\t\tdev->play_dma_data.dt.maxburst = 16;\n\t\t}\n\t\tif (COMP1_RX_ENABLED(comp1)) {\n\t\t\tidx2 = COMP2_RX_WORDSIZE_0(comp2);\n\t\t\tdev->capture_dma_data.dt.addr = res->start + I2S_RXDMA;\n\t\t\tdev->capture_dma_data.dt.fifo_size = dev->fifo_th * 2 *\n\t\t\t\t(fifo_width[idx2] >> 8);\n\t\t\tdev->capture_dma_data.dt.maxburst = 16;\n\t\t}\n\t} else {\n\t\t \n\t\tdev->play_dma_data.pd.data = pdata->play_dma_data;\n\t\tdev->capture_dma_data.pd.data = pdata->capture_dma_data;\n\t\tdev->play_dma_data.pd.addr = res->start + I2S_TXDMA;\n\t\tdev->capture_dma_data.pd.addr = res->start + I2S_RXDMA;\n\t\tdev->play_dma_data.pd.max_burst = 16;\n\t\tdev->capture_dma_data.pd.max_burst = 16;\n\t\tdev->play_dma_data.pd.addr_width = bus_widths[idx];\n\t\tdev->capture_dma_data.pd.addr_width = bus_widths[idx];\n\t\tdev->play_dma_data.pd.filter = pdata->filter;\n\t\tdev->capture_dma_data.pd.filter = pdata->filter;\n\t}\n\n\treturn 0;\n}\n\nstatic int dw_configure_dai_by_dt(struct dw_i2s_dev *dev,\n\t\t\t\t   struct snd_soc_dai_driver *dw_i2s_dai,\n\t\t\t\t   struct resource *res)\n{\n\tu32 comp1 = i2s_read_reg(dev->i2s_base, I2S_COMP_PARAM_1);\n\tu32 comp2 = i2s_read_reg(dev->i2s_base, I2S_COMP_PARAM_2);\n\tu32 fifo_depth = 1 << (1 + COMP1_FIFO_DEPTH_GLOBAL(comp1));\n\tu32 idx2;\n\tint ret;\n\n\tret = dw_configure_dai(dev, dw_i2s_dai, SNDRV_PCM_RATE_8000_192000);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tif (COMP1_TX_ENABLED(comp1)) {\n\t\tidx2 = COMP1_TX_WORDSIZE_0(comp1);\n\n\t\tdev->capability |= DWC_I2S_PLAY;\n\t\tdev->play_dma_data.dt.addr = res->start + I2S_TXDMA;\n\t\tdev->play_dma_data.dt.fifo_size = fifo_depth *\n\t\t\t(fifo_width[idx2]) >> 8;\n\t\tdev->play_dma_data.dt.maxburst = 16;\n\t}\n\tif (COMP1_RX_ENABLED(comp1)) {\n\t\tidx2 = COMP2_RX_WORDSIZE_0(comp2);\n\n\t\tdev->capability |= DWC_I2S_RECORD;\n\t\tdev->capture_dma_data.dt.addr = res->start + I2S_RXDMA;\n\t\tdev->capture_dma_data.dt.fifo_size = fifo_depth *\n\t\t\t(fifo_width[idx2] >> 8);\n\t\tdev->capture_dma_data.dt.maxburst = 16;\n\t}\n\n\treturn 0;\n\n}\n\n#ifdef CONFIG_OF\n \nstatic int jh7110_i2s_crg_master_init(struct dw_i2s_dev *dev)\n{\n\tstatic struct clk_bulk_data clks[] = {\n\t\t{ .id = \"mclk\" },\n\t\t{ .id = \"mclk_ext\" },\n\t\t{ .id = \"mclk_inner\" },\n\t\t{ .id = \"apb\" },\n\t\t{ .id = \"i2sclk\" },\n\t};\n\tstruct reset_control *resets = devm_reset_control_array_get_exclusive(dev->dev);\n\tint ret;\n\tstruct clk *pclk;\n\tstruct clk *bclk_mst;\n\tstruct clk *mclk;\n\tstruct clk *mclk_ext;\n\tstruct clk *mclk_inner;\n\n\tif (IS_ERR(resets))\n\t\treturn dev_err_probe(dev->dev, PTR_ERR(resets), \"failed to get i2s resets\\n\");\n\n\tret = clk_bulk_get(dev->dev, ARRAY_SIZE(clks), clks);\n\tif (ret)\n\t\treturn dev_err_probe(dev->dev, ret, \"failed to get i2s clocks\\n\");\n\n\tmclk = clks[0].clk;\n\tmclk_ext = clks[1].clk;\n\tmclk_inner = clks[2].clk;\n\tpclk = clks[3].clk;\n\tbclk_mst = clks[4].clk;\n\n\tret = clk_prepare_enable(pclk);\n\tif (ret)\n\t\tgoto exit;\n\n\t \n\tret = clk_set_parent(mclk, mclk_inner);\n\tif (ret)\n\t\tgoto err_dis_pclk;\n\n\tret = clk_prepare_enable(bclk_mst);\n\tif (ret)\n\t\tgoto err_dis_pclk;\n\n\t \n\tret = reset_control_deassert(resets);\n\tif (ret)\n\t\tgoto err_dis_all;\n\n\t \n\tret = clk_set_parent(mclk, mclk_ext);\n\tif (ret)\n\t\tgoto err_dis_all;\n\n\t \n\tclk_disable_unprepare(bclk_mst);\n\tclk_bulk_put(ARRAY_SIZE(clks), clks);\n\tdev->is_jh7110 = true;\n\n\treturn 0;\n\nerr_dis_all:\n\tclk_disable_unprepare(bclk_mst);\nerr_dis_pclk:\n\tclk_disable_unprepare(pclk);\nexit:\n\tclk_bulk_put(ARRAY_SIZE(clks), clks);\n\treturn ret;\n}\n\n \nstatic int jh7110_i2s_crg_slave_init(struct dw_i2s_dev *dev)\n{\n\tstatic struct clk_bulk_data clks[] = {\n\t\t{ .id = \"mclk\" },\n\t\t{ .id = \"mclk_ext\" },\n\t\t{ .id = \"apb\" },\n\t\t{ .id = \"bclk_ext\" },\n\t\t{ .id = \"lrck_ext\" },\n\t\t{ .id = \"bclk\" },\n\t\t{ .id = \"lrck\" },\n\t\t{ .id = \"mclk_inner\" },\n\t\t{ .id = \"i2sclk\" },\n\t};\n\tstruct reset_control *resets = devm_reset_control_array_get_exclusive(dev->dev);\n\tint ret;\n\tstruct clk *pclk;\n\tstruct clk *bclk_mst;\n\tstruct clk *bclk_ext;\n\tstruct clk *lrck_ext;\n\tstruct clk *bclk;\n\tstruct clk *lrck;\n\tstruct clk *mclk;\n\tstruct clk *mclk_ext;\n\tstruct clk *mclk_inner;\n\n\tif (IS_ERR(resets))\n\t\treturn dev_err_probe(dev->dev, PTR_ERR(resets), \"failed to get i2s resets\\n\");\n\n\tret = clk_bulk_get(dev->dev, ARRAY_SIZE(clks), clks);\n\tif (ret)\n\t\treturn dev_err_probe(dev->dev, ret, \"failed to get i2s clocks\\n\");\n\n\tmclk = clks[0].clk;\n\tmclk_ext = clks[1].clk;\n\tpclk = clks[2].clk;\n\tbclk_ext = clks[3].clk;\n\tlrck_ext = clks[4].clk;\n\tbclk = clks[5].clk;\n\tlrck = clks[6].clk;\n\tmclk_inner = clks[7].clk;\n\tbclk_mst = clks[8].clk;\n\n\tret = clk_prepare_enable(pclk);\n\tif (ret)\n\t\tgoto exit;\n\n\tret = clk_set_parent(mclk, mclk_inner);\n\tif (ret)\n\t\tgoto err_dis_pclk;\n\n\tret = clk_prepare_enable(bclk_mst);\n\tif (ret)\n\t\tgoto err_dis_pclk;\n\n\tret = reset_control_deassert(resets);\n\tif (ret)\n\t\tgoto err_dis_all;\n\n\t \n\tret = clk_set_parent(bclk, bclk_ext);\n\tif (ret)\n\t\tgoto err_dis_all;\n\n\tret = clk_set_parent(lrck, lrck_ext);\n\tif (ret)\n\t\tgoto err_dis_all;\n\n\tret = clk_set_parent(mclk, mclk_ext);\n\tif (ret)\n\t\tgoto err_dis_all;\n\n\t \n\tclk_disable_unprepare(bclk_mst);\n\tclk_bulk_put(ARRAY_SIZE(clks), clks);\n\tdev->is_jh7110 = true;\n\n\treturn 0;\n\nerr_dis_all:\n\tclk_disable_unprepare(bclk_mst);\nerr_dis_pclk:\n\tclk_disable_unprepare(pclk);\nexit:\n\tclk_bulk_put(ARRAY_SIZE(clks), clks);\n\treturn ret;\n}\n\n \nstatic int jh7110_i2srx_crg_init(struct dw_i2s_dev *dev)\n{\n\tstruct regmap *regmap;\n\tunsigned int args[2];\n\n\tregmap = syscon_regmap_lookup_by_phandle_args(dev->dev->of_node,\n\t\t\t\t\t\t      \"starfive,syscon\",\n\t\t\t\t\t\t      2, args);\n\tif (IS_ERR(regmap))\n\t\treturn dev_err_probe(dev->dev, PTR_ERR(regmap), \"getting the regmap failed\\n\");\n\n\t \n\tregmap_update_bits(regmap, args[0], args[1], args[1]);\n\n\treturn jh7110_i2s_crg_slave_init(dev);\n}\n\nstatic int jh7110_i2stx0_clk_cfg(struct i2s_clk_config_data *config)\n{\n\tstruct dw_i2s_dev *dev = container_of(config, struct dw_i2s_dev, config);\n\tu32 bclk_rate = config->sample_rate * 64;\n\n\treturn clk_set_rate(dev->clk, bclk_rate);\n}\n#endif  \n\nstatic int dw_i2s_probe(struct platform_device *pdev)\n{\n\tconst struct i2s_platform_data *pdata = pdev->dev.platform_data;\n\tstruct dw_i2s_dev *dev;\n\tstruct resource *res;\n\tint ret, irq;\n\tstruct snd_soc_dai_driver *dw_i2s_dai;\n\tconst char *clk_id;\n\n\tdev = devm_kzalloc(&pdev->dev, sizeof(*dev), GFP_KERNEL);\n\tif (!dev)\n\t\treturn -ENOMEM;\n\n\tdw_i2s_dai = devm_kzalloc(&pdev->dev, sizeof(*dw_i2s_dai), GFP_KERNEL);\n\tif (!dw_i2s_dai)\n\t\treturn -ENOMEM;\n\n\tdw_i2s_dai->ops = &dw_i2s_dai_ops;\n\n\tdev->i2s_base = devm_platform_get_and_ioremap_resource(pdev, 0, &res);\n\tif (IS_ERR(dev->i2s_base))\n\t\treturn PTR_ERR(dev->i2s_base);\n\n\tdev->dev = &pdev->dev;\n\tdev->is_jh7110 = false;\n\tif (pdata) {\n\t\tif (pdata->i2s_pd_init) {\n\t\t\tret = pdata->i2s_pd_init(dev);\n\t\t\tif (ret)\n\t\t\t\treturn ret;\n\t\t}\n\t}\n\n\tif (!dev->is_jh7110) {\n\t\tdev->reset = devm_reset_control_array_get_optional_shared(&pdev->dev);\n\t\tif (IS_ERR(dev->reset))\n\t\t\treturn PTR_ERR(dev->reset);\n\n\t\tret = reset_control_deassert(dev->reset);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tirq = platform_get_irq_optional(pdev, 0);\n\tif (irq >= 0) {\n\t\tret = devm_request_irq(&pdev->dev, irq, i2s_irq_handler, 0,\n\t\t\t\tpdev->name, dev);\n\t\tif (ret < 0) {\n\t\t\tdev_err(&pdev->dev, \"failed to request irq\\n\");\n\t\t\tgoto err_assert_reset;\n\t\t}\n\t}\n\n\tdev->i2s_reg_comp1 = I2S_COMP_PARAM_1;\n\tdev->i2s_reg_comp2 = I2S_COMP_PARAM_2;\n\tif (pdata) {\n\t\tdev->capability = pdata->cap;\n\t\tclk_id = NULL;\n\t\tdev->quirks = pdata->quirks;\n\t\tif (dev->quirks & DW_I2S_QUIRK_COMP_REG_OFFSET) {\n\t\t\tdev->i2s_reg_comp1 = pdata->i2s_reg_comp1;\n\t\t\tdev->i2s_reg_comp2 = pdata->i2s_reg_comp2;\n\t\t}\n\t\tret = dw_configure_dai_by_pd(dev, dw_i2s_dai, res, pdata);\n\t} else {\n\t\tclk_id = \"i2sclk\";\n\t\tret = dw_configure_dai_by_dt(dev, dw_i2s_dai, res);\n\t}\n\tif (ret < 0)\n\t\tgoto err_assert_reset;\n\n\tif (dev->capability & DW_I2S_MASTER) {\n\t\tif (pdata) {\n\t\t\tdev->i2s_clk_cfg = pdata->i2s_clk_cfg;\n\t\t\tif (!dev->i2s_clk_cfg) {\n\t\t\t\tdev_err(&pdev->dev, \"no clock configure method\\n\");\n\t\t\t\tret = -ENODEV;\n\t\t\t\tgoto err_assert_reset;\n\t\t\t}\n\t\t}\n\t\tdev->clk = devm_clk_get(&pdev->dev, clk_id);\n\n\t\tif (IS_ERR(dev->clk)) {\n\t\t\tret = PTR_ERR(dev->clk);\n\t\t\tgoto err_assert_reset;\n\t\t}\n\n\t\tret = clk_prepare_enable(dev->clk);\n\t\tif (ret < 0)\n\t\t\tgoto err_assert_reset;\n\t}\n\n\tdev_set_drvdata(&pdev->dev, dev);\n\tret = devm_snd_soc_register_component(&pdev->dev, &dw_i2s_component,\n\t\t\t\t\t dw_i2s_dai, 1);\n\tif (ret != 0) {\n\t\tdev_err(&pdev->dev, \"not able to register dai\\n\");\n\t\tgoto err_clk_disable;\n\t}\n\n\tif (!pdata || dev->is_jh7110) {\n\t\tif (irq >= 0) {\n\t\t\tret = dw_pcm_register(pdev);\n\t\t\tdev->use_pio = true;\n\t\t\tdev->l_reg = LRBR_LTHR(0);\n\t\t\tdev->r_reg = RRBR_RTHR(0);\n\t\t} else {\n\t\t\tret = devm_snd_dmaengine_pcm_register(&pdev->dev, NULL,\n\t\t\t\t\t0);\n\t\t\tdev->use_pio = false;\n\t\t}\n\n\t\tif (ret) {\n\t\t\tdev_err(&pdev->dev, \"could not register pcm: %d\\n\",\n\t\t\t\t\tret);\n\t\t\tgoto err_clk_disable;\n\t\t}\n\t}\n\n\tpm_runtime_enable(&pdev->dev);\n\treturn 0;\n\nerr_clk_disable:\n\tif (dev->capability & DW_I2S_MASTER)\n\t\tclk_disable_unprepare(dev->clk);\nerr_assert_reset:\n\treset_control_assert(dev->reset);\n\treturn ret;\n}\n\nstatic void dw_i2s_remove(struct platform_device *pdev)\n{\n\tstruct dw_i2s_dev *dev = dev_get_drvdata(&pdev->dev);\n\n\tif (dev->capability & DW_I2S_MASTER)\n\t\tclk_disable_unprepare(dev->clk);\n\n\treset_control_assert(dev->reset);\n\tpm_runtime_disable(&pdev->dev);\n}\n\n#ifdef CONFIG_OF\nstatic const struct i2s_platform_data jh7110_i2stx0_data = {\n\t.cap = DWC_I2S_PLAY | DW_I2S_MASTER,\n\t.channel = TWO_CHANNEL_SUPPORT,\n\t.snd_fmts = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE,\n\t.snd_rates = SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_48000,\n\t.i2s_clk_cfg = jh7110_i2stx0_clk_cfg,\n\t.i2s_pd_init = jh7110_i2s_crg_master_init,\n};\n\nstatic const struct i2s_platform_data jh7110_i2stx1_data = {\n\t.cap = DWC_I2S_PLAY | DW_I2S_SLAVE,\n\t.channel = TWO_CHANNEL_SUPPORT,\n\t.snd_fmts = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE,\n\t.snd_rates = SNDRV_PCM_RATE_8000_192000,\n\t.i2s_pd_init = jh7110_i2s_crg_slave_init,\n};\n\nstatic const struct i2s_platform_data jh7110_i2srx_data = {\n\t.cap = DWC_I2S_RECORD | DW_I2S_SLAVE,\n\t.channel = TWO_CHANNEL_SUPPORT,\n\t.snd_fmts = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE,\n\t.snd_rates = SNDRV_PCM_RATE_8000_192000,\n\t.i2s_pd_init = jh7110_i2srx_crg_init,\n};\n\nstatic const struct of_device_id dw_i2s_of_match[] = {\n\t{ .compatible = \"snps,designware-i2s\",\t },\n\t{ .compatible = \"starfive,jh7110-i2stx0\", .data = &jh7110_i2stx0_data, },\n\t{ .compatible = \"starfive,jh7110-i2stx1\", .data = &jh7110_i2stx1_data,},\n\t{ .compatible = \"starfive,jh7110-i2srx\", .data = &jh7110_i2srx_data,},\n\t{},\n};\n\nMODULE_DEVICE_TABLE(of, dw_i2s_of_match);\n#endif\n\nstatic const struct dev_pm_ops dwc_pm_ops = {\n\tSET_RUNTIME_PM_OPS(dw_i2s_runtime_suspend, dw_i2s_runtime_resume, NULL)\n};\n\nstatic struct platform_driver dw_i2s_driver = {\n\t.probe\t\t= dw_i2s_probe,\n\t.remove_new\t= dw_i2s_remove,\n\t.driver\t\t= {\n\t\t.name\t= \"designware-i2s\",\n\t\t.of_match_table = of_match_ptr(dw_i2s_of_match),\n\t\t.pm = &dwc_pm_ops,\n\t},\n};\n\nmodule_platform_driver(dw_i2s_driver);\n\nMODULE_AUTHOR(\"Rajeev Kumar <rajeevkumar.linux@gmail.com>\");\nMODULE_DESCRIPTION(\"DESIGNWARE I2S SoC Interface\");\nMODULE_LICENSE(\"GPL\");\nMODULE_ALIAS(\"platform:designware_i2s\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}