Loading plugins phase: Elapsed time ==> 0s.212ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\RPPSOC-GPIO18Blink.cyprj -d CY8C5267AXI-LP051 -s C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clock_1's accuracy range '4  Hz -50% +100%, (2  Hz - 8  Hz)' is not within the specified tolerance range '4  Hz +/- 5%, (3.8  Hz - 4.2  Hz)'.).
 * C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\RPPSOC-GPIO18Blink.cydwr (Clock_1)
 * C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.132ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.096ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RPPSOC-GPIO18Blink.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\RPPSOC-GPIO18Blink.cyprj -dcpsoc3 RPPSOC-GPIO18Blink.v -verilog
======================================================================

======================================================================
Compiling:  RPPSOC-GPIO18Blink.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\RPPSOC-GPIO18Blink.cyprj -dcpsoc3 RPPSOC-GPIO18Blink.v -verilog
======================================================================

======================================================================
Compiling:  RPPSOC-GPIO18Blink.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\RPPSOC-GPIO18Blink.cyprj -dcpsoc3 -verilog RPPSOC-GPIO18Blink.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Oct 04 08:45:26 2022


======================================================================
Compiling:  RPPSOC-GPIO18Blink.v
Program  :   vpp
Options  :    -yv2 -q10 RPPSOC-GPIO18Blink.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Oct 04 08:45:26 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RPPSOC-GPIO18Blink.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.

vlogfe:  No errors.


======================================================================
Compiling:  RPPSOC-GPIO18Blink.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\RPPSOC-GPIO18Blink.cyprj -dcpsoc3 -verilog RPPSOC-GPIO18Blink.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Oct 04 08:45:26 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\codegentemp\RPPSOC-GPIO18Blink.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\codegentemp\RPPSOC-GPIO18Blink.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  RPPSOC-GPIO18Blink.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\RPPSOC-GPIO18Blink.cyprj -dcpsoc3 -verilog RPPSOC-GPIO18Blink.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Oct 04 08:45:28 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\codegentemp\RPPSOC-GPIO18Blink.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\codegentemp\RPPSOC-GPIO18Blink.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\demux_1:tmp__demux_1_14_reg\
	\demux_1:tmp__demux_1_15_reg\
	Net_214
	Net_215
	\BasicCounter_1:MODULE_1:b_31\
	\BasicCounter_1:MODULE_1:b_30\
	\BasicCounter_1:MODULE_1:b_29\
	\BasicCounter_1:MODULE_1:b_28\
	\BasicCounter_1:MODULE_1:b_27\
	\BasicCounter_1:MODULE_1:b_26\
	\BasicCounter_1:MODULE_1:b_25\
	\BasicCounter_1:MODULE_1:b_24\
	\BasicCounter_1:MODULE_1:b_23\
	\BasicCounter_1:MODULE_1:b_22\
	\BasicCounter_1:MODULE_1:b_21\
	\BasicCounter_1:MODULE_1:b_20\
	\BasicCounter_1:MODULE_1:b_19\
	\BasicCounter_1:MODULE_1:b_18\
	\BasicCounter_1:MODULE_1:b_17\
	\BasicCounter_1:MODULE_1:b_16\
	\BasicCounter_1:MODULE_1:b_15\
	\BasicCounter_1:MODULE_1:b_14\
	\BasicCounter_1:MODULE_1:b_13\
	\BasicCounter_1:MODULE_1:b_12\
	\BasicCounter_1:MODULE_1:b_11\
	\BasicCounter_1:MODULE_1:b_10\
	\BasicCounter_1:MODULE_1:b_9\
	\BasicCounter_1:MODULE_1:b_8\
	\BasicCounter_1:MODULE_1:b_7\
	\BasicCounter_1:MODULE_1:b_6\
	\BasicCounter_1:MODULE_1:b_5\
	\BasicCounter_1:MODULE_1:b_4\
	\BasicCounter_1:MODULE_1:b_3\
	\BasicCounter_1:MODULE_1:b_2\
	\BasicCounter_1:MODULE_1:b_1\
	\BasicCounter_1:MODULE_1:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:a_31\
	\BasicCounter_1:MODULE_1:g2:a0:a_30\
	\BasicCounter_1:MODULE_1:g2:a0:a_29\
	\BasicCounter_1:MODULE_1:g2:a0:a_28\
	\BasicCounter_1:MODULE_1:g2:a0:a_27\
	\BasicCounter_1:MODULE_1:g2:a0:a_26\
	\BasicCounter_1:MODULE_1:g2:a0:a_25\
	\BasicCounter_1:MODULE_1:g2:a0:a_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_31\
	\BasicCounter_1:MODULE_1:g2:a0:b_30\
	\BasicCounter_1:MODULE_1:g2:a0:b_29\
	\BasicCounter_1:MODULE_1:g2:a0:b_28\
	\BasicCounter_1:MODULE_1:g2:a0:b_27\
	\BasicCounter_1:MODULE_1:g2:a0:b_26\
	\BasicCounter_1:MODULE_1:g2:a0:b_25\
	\BasicCounter_1:MODULE_1:g2:a0:b_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_23\
	\BasicCounter_1:MODULE_1:g2:a0:b_22\
	\BasicCounter_1:MODULE_1:g2:a0:b_21\
	\BasicCounter_1:MODULE_1:g2:a0:b_20\
	\BasicCounter_1:MODULE_1:g2:a0:b_19\
	\BasicCounter_1:MODULE_1:g2:a0:b_18\
	\BasicCounter_1:MODULE_1:g2:a0:b_17\
	\BasicCounter_1:MODULE_1:g2:a0:b_16\
	\BasicCounter_1:MODULE_1:g2:a0:b_15\
	\BasicCounter_1:MODULE_1:g2:a0:b_14\
	\BasicCounter_1:MODULE_1:g2:a0:b_13\
	\BasicCounter_1:MODULE_1:g2:a0:b_12\
	\BasicCounter_1:MODULE_1:g2:a0:b_11\
	\BasicCounter_1:MODULE_1:g2:a0:b_10\
	\BasicCounter_1:MODULE_1:g2:a0:b_9\
	\BasicCounter_1:MODULE_1:g2:a0:b_8\
	\BasicCounter_1:MODULE_1:g2:a0:b_7\
	\BasicCounter_1:MODULE_1:g2:a0:b_6\
	\BasicCounter_1:MODULE_1:g2:a0:b_5\
	\BasicCounter_1:MODULE_1:g2:a0:b_4\
	\BasicCounter_1:MODULE_1:g2:a0:b_3\
	\BasicCounter_1:MODULE_1:g2:a0:b_2\
	\BasicCounter_1:MODULE_1:g2:a0:b_1\
	\BasicCounter_1:MODULE_1:g2:a0:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:s_31\
	\BasicCounter_1:MODULE_1:g2:a0:s_30\
	\BasicCounter_1:MODULE_1:g2:a0:s_29\
	\BasicCounter_1:MODULE_1:g2:a0:s_28\
	\BasicCounter_1:MODULE_1:g2:a0:s_27\
	\BasicCounter_1:MODULE_1:g2:a0:s_26\
	\BasicCounter_1:MODULE_1:g2:a0:s_25\
	\BasicCounter_1:MODULE_1:g2:a0:s_24\
	\BasicCounter_1:MODULE_1:g2:a0:s_23\
	\BasicCounter_1:MODULE_1:g2:a0:s_22\
	\BasicCounter_1:MODULE_1:g2:a0:s_21\
	\BasicCounter_1:MODULE_1:g2:a0:s_20\
	\BasicCounter_1:MODULE_1:g2:a0:s_19\
	\BasicCounter_1:MODULE_1:g2:a0:s_18\
	\BasicCounter_1:MODULE_1:g2:a0:s_17\
	\BasicCounter_1:MODULE_1:g2:a0:s_16\
	\BasicCounter_1:MODULE_1:g2:a0:s_15\
	\BasicCounter_1:MODULE_1:g2:a0:s_14\
	\BasicCounter_1:MODULE_1:g2:a0:s_13\
	\BasicCounter_1:MODULE_1:g2:a0:s_12\
	\BasicCounter_1:MODULE_1:g2:a0:s_11\
	\BasicCounter_1:MODULE_1:g2:a0:s_10\
	\BasicCounter_1:MODULE_1:g2:a0:s_9\
	\BasicCounter_1:MODULE_1:g2:a0:s_8\
	\BasicCounter_1:MODULE_1:g2:a0:s_7\
	\BasicCounter_1:MODULE_1:g2:a0:s_6\
	\BasicCounter_1:MODULE_1:g2:a0:s_5\
	\BasicCounter_1:MODULE_1:g2:a0:s_4\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\BasicCounter_2:MODULE_2:b_31\
	\BasicCounter_2:MODULE_2:b_30\
	\BasicCounter_2:MODULE_2:b_29\
	\BasicCounter_2:MODULE_2:b_28\
	\BasicCounter_2:MODULE_2:b_27\
	\BasicCounter_2:MODULE_2:b_26\
	\BasicCounter_2:MODULE_2:b_25\
	\BasicCounter_2:MODULE_2:b_24\
	\BasicCounter_2:MODULE_2:b_23\
	\BasicCounter_2:MODULE_2:b_22\
	\BasicCounter_2:MODULE_2:b_21\
	\BasicCounter_2:MODULE_2:b_20\
	\BasicCounter_2:MODULE_2:b_19\
	\BasicCounter_2:MODULE_2:b_18\
	\BasicCounter_2:MODULE_2:b_17\
	\BasicCounter_2:MODULE_2:b_16\
	\BasicCounter_2:MODULE_2:b_15\
	\BasicCounter_2:MODULE_2:b_14\
	\BasicCounter_2:MODULE_2:b_13\
	\BasicCounter_2:MODULE_2:b_12\
	\BasicCounter_2:MODULE_2:b_11\
	\BasicCounter_2:MODULE_2:b_10\
	\BasicCounter_2:MODULE_2:b_9\
	\BasicCounter_2:MODULE_2:b_8\
	\BasicCounter_2:MODULE_2:b_7\
	\BasicCounter_2:MODULE_2:b_6\
	\BasicCounter_2:MODULE_2:b_5\
	\BasicCounter_2:MODULE_2:b_4\
	\BasicCounter_2:MODULE_2:b_3\
	\BasicCounter_2:MODULE_2:b_2\
	\BasicCounter_2:MODULE_2:b_1\
	\BasicCounter_2:MODULE_2:b_0\
	\BasicCounter_2:MODULE_2:g2:a0:a_31\
	\BasicCounter_2:MODULE_2:g2:a0:a_30\
	\BasicCounter_2:MODULE_2:g2:a0:a_29\
	\BasicCounter_2:MODULE_2:g2:a0:a_28\
	\BasicCounter_2:MODULE_2:g2:a0:a_27\
	\BasicCounter_2:MODULE_2:g2:a0:a_26\
	\BasicCounter_2:MODULE_2:g2:a0:a_25\
	\BasicCounter_2:MODULE_2:g2:a0:a_24\
	\BasicCounter_2:MODULE_2:g2:a0:b_31\
	\BasicCounter_2:MODULE_2:g2:a0:b_30\
	\BasicCounter_2:MODULE_2:g2:a0:b_29\
	\BasicCounter_2:MODULE_2:g2:a0:b_28\
	\BasicCounter_2:MODULE_2:g2:a0:b_27\
	\BasicCounter_2:MODULE_2:g2:a0:b_26\
	\BasicCounter_2:MODULE_2:g2:a0:b_25\
	\BasicCounter_2:MODULE_2:g2:a0:b_24\
	\BasicCounter_2:MODULE_2:g2:a0:b_23\
	\BasicCounter_2:MODULE_2:g2:a0:b_22\
	\BasicCounter_2:MODULE_2:g2:a0:b_21\
	\BasicCounter_2:MODULE_2:g2:a0:b_20\
	\BasicCounter_2:MODULE_2:g2:a0:b_19\
	\BasicCounter_2:MODULE_2:g2:a0:b_18\
	\BasicCounter_2:MODULE_2:g2:a0:b_17\
	\BasicCounter_2:MODULE_2:g2:a0:b_16\
	\BasicCounter_2:MODULE_2:g2:a0:b_15\
	\BasicCounter_2:MODULE_2:g2:a0:b_14\
	\BasicCounter_2:MODULE_2:g2:a0:b_13\
	\BasicCounter_2:MODULE_2:g2:a0:b_12\
	\BasicCounter_2:MODULE_2:g2:a0:b_11\
	\BasicCounter_2:MODULE_2:g2:a0:b_10\
	\BasicCounter_2:MODULE_2:g2:a0:b_9\
	\BasicCounter_2:MODULE_2:g2:a0:b_8\
	\BasicCounter_2:MODULE_2:g2:a0:b_7\
	\BasicCounter_2:MODULE_2:g2:a0:b_6\
	\BasicCounter_2:MODULE_2:g2:a0:b_5\
	\BasicCounter_2:MODULE_2:g2:a0:b_4\
	\BasicCounter_2:MODULE_2:g2:a0:b_3\
	\BasicCounter_2:MODULE_2:g2:a0:b_2\
	\BasicCounter_2:MODULE_2:g2:a0:b_1\
	\BasicCounter_2:MODULE_2:g2:a0:b_0\
	\BasicCounter_2:MODULE_2:g2:a0:s_31\
	\BasicCounter_2:MODULE_2:g2:a0:s_30\
	\BasicCounter_2:MODULE_2:g2:a0:s_29\
	\BasicCounter_2:MODULE_2:g2:a0:s_28\
	\BasicCounter_2:MODULE_2:g2:a0:s_27\
	\BasicCounter_2:MODULE_2:g2:a0:s_26\
	\BasicCounter_2:MODULE_2:g2:a0:s_25\
	\BasicCounter_2:MODULE_2:g2:a0:s_24\
	\BasicCounter_2:MODULE_2:g2:a0:s_23\
	\BasicCounter_2:MODULE_2:g2:a0:s_22\
	\BasicCounter_2:MODULE_2:g2:a0:s_21\
	\BasicCounter_2:MODULE_2:g2:a0:s_20\
	\BasicCounter_2:MODULE_2:g2:a0:s_19\
	\BasicCounter_2:MODULE_2:g2:a0:s_18\
	\BasicCounter_2:MODULE_2:g2:a0:s_17\
	\BasicCounter_2:MODULE_2:g2:a0:s_16\
	\BasicCounter_2:MODULE_2:g2:a0:s_15\
	\BasicCounter_2:MODULE_2:g2:a0:s_14\
	\BasicCounter_2:MODULE_2:g2:a0:s_13\
	\BasicCounter_2:MODULE_2:g2:a0:s_12\
	\BasicCounter_2:MODULE_2:g2:a0:s_11\
	\BasicCounter_2:MODULE_2:g2:a0:s_10\
	\BasicCounter_2:MODULE_2:g2:a0:s_9\
	\BasicCounter_2:MODULE_2:g2:a0:s_8\
	\BasicCounter_2:MODULE_2:g2:a0:s_7\
	\BasicCounter_2:MODULE_2:g2:a0:s_6\
	\BasicCounter_2:MODULE_2:g2:a0:s_5\
	\BasicCounter_2:MODULE_2:g2:a0:s_4\
	\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\I2C_1:udb_clk\
	Net_262
	\I2C_1:Net_973\
	Net_263
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_268
	\I2C_1:Net_975\
	Net_266
	Net_267

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_1_31\
	\BasicCounter_1:add_vi_vv_MODGEN_1_30\
	\BasicCounter_1:add_vi_vv_MODGEN_1_29\
	\BasicCounter_1:add_vi_vv_MODGEN_1_28\
	\BasicCounter_1:add_vi_vv_MODGEN_1_27\
	\BasicCounter_1:add_vi_vv_MODGEN_1_26\
	\BasicCounter_1:add_vi_vv_MODGEN_1_25\
	\BasicCounter_1:add_vi_vv_MODGEN_1_24\
	\BasicCounter_1:add_vi_vv_MODGEN_1_23\
	\BasicCounter_1:add_vi_vv_MODGEN_1_22\
	\BasicCounter_1:add_vi_vv_MODGEN_1_21\
	\BasicCounter_1:add_vi_vv_MODGEN_1_20\
	\BasicCounter_1:add_vi_vv_MODGEN_1_19\
	\BasicCounter_1:add_vi_vv_MODGEN_1_18\
	\BasicCounter_1:add_vi_vv_MODGEN_1_17\
	\BasicCounter_1:add_vi_vv_MODGEN_1_16\
	\BasicCounter_1:add_vi_vv_MODGEN_1_15\
	\BasicCounter_1:add_vi_vv_MODGEN_1_14\
	\BasicCounter_1:add_vi_vv_MODGEN_1_13\
	\BasicCounter_1:add_vi_vv_MODGEN_1_12\
	\BasicCounter_1:add_vi_vv_MODGEN_1_11\
	\BasicCounter_1:add_vi_vv_MODGEN_1_10\
	\BasicCounter_1:add_vi_vv_MODGEN_1_9\
	\BasicCounter_1:add_vi_vv_MODGEN_1_8\
	\BasicCounter_1:add_vi_vv_MODGEN_1_7\
	\BasicCounter_1:add_vi_vv_MODGEN_1_6\
	\BasicCounter_1:add_vi_vv_MODGEN_1_5\
	\BasicCounter_1:add_vi_vv_MODGEN_1_4\
	\BasicCounter_2:add_vi_vv_MODGEN_2_31\
	\BasicCounter_2:add_vi_vv_MODGEN_2_30\
	\BasicCounter_2:add_vi_vv_MODGEN_2_29\
	\BasicCounter_2:add_vi_vv_MODGEN_2_28\
	\BasicCounter_2:add_vi_vv_MODGEN_2_27\
	\BasicCounter_2:add_vi_vv_MODGEN_2_26\
	\BasicCounter_2:add_vi_vv_MODGEN_2_25\
	\BasicCounter_2:add_vi_vv_MODGEN_2_24\
	\BasicCounter_2:add_vi_vv_MODGEN_2_23\
	\BasicCounter_2:add_vi_vv_MODGEN_2_22\
	\BasicCounter_2:add_vi_vv_MODGEN_2_21\
	\BasicCounter_2:add_vi_vv_MODGEN_2_20\
	\BasicCounter_2:add_vi_vv_MODGEN_2_19\
	\BasicCounter_2:add_vi_vv_MODGEN_2_18\
	\BasicCounter_2:add_vi_vv_MODGEN_2_17\
	\BasicCounter_2:add_vi_vv_MODGEN_2_16\
	\BasicCounter_2:add_vi_vv_MODGEN_2_15\
	\BasicCounter_2:add_vi_vv_MODGEN_2_14\
	\BasicCounter_2:add_vi_vv_MODGEN_2_13\
	\BasicCounter_2:add_vi_vv_MODGEN_2_12\
	\BasicCounter_2:add_vi_vv_MODGEN_2_11\
	\BasicCounter_2:add_vi_vv_MODGEN_2_10\
	\BasicCounter_2:add_vi_vv_MODGEN_2_9\
	\BasicCounter_2:add_vi_vv_MODGEN_2_8\
	\BasicCounter_2:add_vi_vv_MODGEN_2_7\
	\BasicCounter_2:add_vi_vv_MODGEN_2_6\
	\BasicCounter_2:add_vi_vv_MODGEN_2_5\
	\BasicCounter_2:add_vi_vv_MODGEN_2_4\

Deleted 228 User equations/components.
Deleted 56 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_18_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P4_3_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_85 to tmpOE__LED5_4_net_0
Aliasing Net_51 to zero
Aliasing Net_33 to tmpOE__LED5_4_net_0
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_5\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_4\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED5_4_net_0
Aliasing tmpOE__P4_16_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P4_5_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P4_7_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P4_9_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P4_11_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P4_13_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P4_15_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P4_4_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P4_6_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P4_8_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P4_10_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P4_12_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P4_14_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_115 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_3_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_5_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_7_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_9_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_11_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_13_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_15_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_4_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_6_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_8_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_10_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_12_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_14_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_16_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_18_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_17_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_17_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_27_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_22_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_23_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_24_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_25_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_5_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_6_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_12_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_13_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_19_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_16_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_26_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_20_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_21_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_216 to tmpOE__LED5_4_net_0
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_23\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_22\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_21\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_20\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_19\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_18\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_17\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_16\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_15\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_14\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_13\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_12\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_11\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_10\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_9\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_8\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_7\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_6\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_5\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:a_4\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED5_4_net_0
Aliasing \I2C_1:Net_969\ to tmpOE__LED5_4_net_0
Aliasing \I2C_1:Net_968\ to tmpOE__LED5_4_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__SDA_1_net_0 to tmpOE__LED5_4_net_0
Removing Lhs of wire one[7] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_18_net_0[10] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P4_3_net_0[16] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_93[17] = \demux_1:tmp__demux_1_0_reg\[23]
Removing Lhs of wire Net_85[22] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_94[43] = \demux_1:tmp__demux_1_1_reg\[28]
Removing Rhs of wire Net_71[44] = \demux_1:tmp__demux_1_2_reg\[29]
Removing Rhs of wire Net_72[45] = \demux_1:tmp__demux_1_3_reg\[30]
Removing Rhs of wire Net_73[46] = \demux_1:tmp__demux_1_4_reg\[31]
Removing Rhs of wire Net_74[47] = \demux_1:tmp__demux_1_5_reg\[32]
Removing Rhs of wire Net_75[48] = \demux_1:tmp__demux_1_6_reg\[33]
Removing Rhs of wire Net_207[49] = \demux_1:tmp__demux_1_7_reg\[34]
Removing Rhs of wire Net_208[50] = \demux_1:tmp__demux_1_8_reg\[35]
Removing Rhs of wire Net_209[51] = \demux_1:tmp__demux_1_9_reg\[36]
Removing Rhs of wire Net_210[52] = \demux_1:tmp__demux_1_10_reg\[37]
Removing Rhs of wire Net_211[53] = \demux_1:tmp__demux_1_11_reg\[38]
Removing Rhs of wire Net_212[54] = \demux_1:tmp__demux_1_12_reg\[39]
Removing Rhs of wire Net_213[55] = \demux_1:tmp__demux_1_13_reg\[40]
Removing Lhs of wire Net_51[60] = zero[6]
Removing Lhs of wire Net_33[61] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_3\[62] = \BasicCounter_1:MODULE_1:g2:a0:s_3\[225]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_2\[64] = \BasicCounter_1:MODULE_1:g2:a0:s_2\[226]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_1\[66] = \BasicCounter_1:MODULE_1:g2:a0:s_1\[227]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_0\[68] = \BasicCounter_1:MODULE_1:g2:a0:s_0\[228]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_23\[109] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_22\[110] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_21\[111] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_20\[112] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_19\[113] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_18\[114] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_17\[115] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_16\[116] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_15\[117] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_14\[118] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_13\[119] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_12\[120] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_11\[121] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_10\[122] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_9\[123] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_8\[124] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_7\[125] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_6\[126] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_5\[127] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_4\[128] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_3\[129] = \BasicCounter_1:MODIN1_3\[130]
Removing Lhs of wire \BasicCounter_1:MODIN1_3\[130] = Net_50_3[59]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_2\[131] = \BasicCounter_1:MODIN1_2\[132]
Removing Lhs of wire \BasicCounter_1:MODIN1_2\[132] = Net_50_2[63]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_1\[133] = \BasicCounter_1:MODIN1_1\[134]
Removing Lhs of wire \BasicCounter_1:MODIN1_1\[134] = Net_50_1[65]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_0\[135] = \BasicCounter_1:MODIN1_0\[136]
Removing Lhs of wire \BasicCounter_1:MODIN1_0\[136] = Net_50_0[67]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[266] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[267] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P4_16_net_0[269] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P4_5_net_0[276] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P4_7_net_0[282] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P4_9_net_0[288] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P4_11_net_0[294] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P4_13_net_0[300] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P4_15_net_0[306] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P4_4_net_0[312] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P4_6_net_0[318] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P4_8_net_0[324] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P4_10_net_0[330] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P4_12_net_0[336] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P4_14_net_0[342] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_115[348] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_99[364] = \demux_2:tmp__demux_2_0_reg\[347]
Removing Rhs of wire Net_100[365] = \demux_2:tmp__demux_2_1_reg\[349]
Removing Rhs of wire Net_101[366] = \demux_2:tmp__demux_2_2_reg\[350]
Removing Rhs of wire Net_102[367] = \demux_2:tmp__demux_2_3_reg\[351]
Removing Rhs of wire Net_103[368] = \demux_2:tmp__demux_2_4_reg\[352]
Removing Rhs of wire Net_104[369] = \demux_2:tmp__demux_2_5_reg\[353]
Removing Rhs of wire Net_105[370] = \demux_2:tmp__demux_2_6_reg\[354]
Removing Rhs of wire Net_137[371] = \demux_2:tmp__demux_2_7_reg\[355]
Removing Rhs of wire Net_129[372] = \demux_2:tmp__demux_2_8_reg\[356]
Removing Rhs of wire Net_130[373] = \demux_2:tmp__demux_2_9_reg\[357]
Removing Rhs of wire Net_131[374] = \demux_2:tmp__demux_2_10_reg\[358]
Removing Rhs of wire Net_132[375] = \demux_2:tmp__demux_2_11_reg\[359]
Removing Rhs of wire Net_133[376] = \demux_2:tmp__demux_2_12_reg\[360]
Removing Rhs of wire Net_134[377] = \demux_2:tmp__demux_2_13_reg\[361]
Removing Rhs of wire Net_136[378] = \demux_2:tmp__demux_2_14_reg\[362]
Removing Rhs of wire Net_135[379] = \demux_2:tmp__demux_2_15_reg\[363]
Removing Lhs of wire tmpOE__P3_3_net_0[381] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_5_net_0[387] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_7_net_0[393] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_9_net_0[399] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_11_net_0[405] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_13_net_0[411] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_15_net_0[417] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_4_net_0[423] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_6_net_0[429] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_8_net_0[435] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_10_net_0[441] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_12_net_0[447] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_14_net_0[453] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_16_net_0[459] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_18_net_0[465] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_17_net_0[471] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_17_net_0[480] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_27_net_0[487] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_22_net_0[494] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_23_net_0[501] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_24_net_0[508] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_25_net_0[515] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_5_net_0[520] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_6_net_0[527] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_12_net_0[534] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_13_net_0[543] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_19_net_0[552] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_16_net_0[557] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_26_net_0[564] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_20_net_0[571] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_21_net_0[576] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_216[580] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_2_3\[581] = \BasicCounter_2:MODULE_2:g2:a0:s_3\[741]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_2_2\[582] = \BasicCounter_2:MODULE_2:g2:a0:s_2\[742]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_2_1\[583] = \BasicCounter_2:MODULE_2:g2:a0:s_1\[743]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_2_0\[584] = \BasicCounter_2:MODULE_2:g2:a0:s_0\[744]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_23\[625] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_22\[626] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_21\[627] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_20\[628] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_19\[629] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_18\[630] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_17\[631] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_16\[632] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_15\[633] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_14\[634] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_13\[635] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_12\[636] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_11\[637] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_10\[638] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_9\[639] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_8\[640] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_7\[641] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_6\[642] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_5\[643] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_4\[644] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_3\[645] = \BasicCounter_2:MODIN2_3\[646]
Removing Lhs of wire \BasicCounter_2:MODIN2_3\[646] = Net_220_3[24]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_2\[647] = \BasicCounter_2:MODIN2_2\[648]
Removing Lhs of wire \BasicCounter_2:MODIN2_2\[648] = Net_220_2[25]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_1\[649] = \BasicCounter_2:MODIN2_1\[650]
Removing Lhs of wire \BasicCounter_2:MODIN2_1\[650] = Net_220_1[26]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:a_0\[651] = \BasicCounter_2:MODIN2_0\[652]
Removing Lhs of wire \BasicCounter_2:MODIN2_0\[652] = Net_220_0[27]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[782] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[783] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire \I2C_1:sda_x_wire\[784] = \I2C_1:Net_643_1\[785]
Removing Rhs of wire \I2C_1:Net_697\[787] = \I2C_1:Net_643_2\[793]
Removing Rhs of wire \I2C_1:Net_1109_0\[790] = \I2C_1:scl_yfb\[803]
Removing Rhs of wire \I2C_1:Net_1109_1\[791] = \I2C_1:sda_yfb\[804]
Removing Lhs of wire \I2C_1:scl_x_wire\[794] = \I2C_1:Net_643_0\[792]
Removing Lhs of wire \I2C_1:Net_969\[795] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \I2C_1:Net_968\[796] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[806] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[809] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__SCL_1_net_0[817] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__SDA_1_net_0[822] = tmpOE__LED5_4_net_0[1]

------------------------------------------------------
Aliased 0 equations, 161 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED5_4_net_0' (cost = 0):
tmpOE__LED5_4_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_213' (cost = 80):
Net_213 <= ((not Net_220_1 and Net_220_3 and Net_220_2 and Net_220_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_50_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_50_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_202' (cost = 4):
Net_202 <= ((not Net_205 and Net_204)
	OR (not Net_204 and Net_205));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_220_0);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:s_0\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:s_0\ <= (not Net_220_0);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_50_1 and Net_50_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_50_0 and Net_50_1)
	OR (not Net_50_1 and Net_50_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_197' (cost = 8):
Net_197 <= ((Net_201 and Net_204 and Net_205)
	OR (not Net_204 and not Net_205 and Net_201)
	OR (not Net_201 and not Net_205 and Net_204)
	OR (not Net_201 and not Net_204 and Net_205));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_220_1 and Net_220_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:s_1\' (cost = 8):
\BasicCounter_2:MODULE_2:g2:a0:s_1\ <= ((not Net_220_0 and Net_220_1)
	OR (not Net_220_1 and Net_220_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_50_2 and Net_50_1 and Net_50_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_2\' (cost = 3):
\BasicCounter_1:MODULE_1:g2:a0:s_2\ <= ((not Net_50_1 and Net_50_2)
	OR (not Net_50_0 and Net_50_2)
	OR (not Net_50_2 and Net_50_1 and Net_50_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_50_3 and Net_50_2 and Net_50_1 and Net_50_0));

Note:  Expanding virtual equation for 'Net_198' (cost = 16):
Net_198 <= ((not Net_205 and Net_196 and Net_201 and Net_204)
	OR (not Net_204 and Net_196 and Net_201 and Net_205)
	OR (not Net_201 and Net_196 and Net_204 and Net_205)
	OR (not Net_201 and not Net_204 and not Net_205 and Net_196)
	OR (not Net_196 and Net_201 and Net_204 and Net_205)
	OR (not Net_196 and not Net_204 and not Net_205 and Net_201)
	OR (not Net_196 and not Net_201 and not Net_205 and Net_204)
	OR (not Net_196 and not Net_201 and not Net_204 and Net_205));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_220_2 and Net_220_1 and Net_220_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:s_2\' (cost = 12):
\BasicCounter_2:MODULE_2:g2:a0:s_2\ <= ((not Net_220_1 and Net_220_2)
	OR (not Net_220_0 and Net_220_2)
	OR (not Net_220_2 and Net_220_1 and Net_220_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_220_3 and Net_220_2 and Net_220_1 and Net_220_0));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_3\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:s_3\ <= ((not Net_50_2 and Net_50_3)
	OR (not Net_50_1 and Net_50_3)
	OR (not Net_50_0 and Net_50_3)
	OR (not Net_50_3 and Net_50_2 and Net_50_1 and Net_50_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_191' (cost = 32):
Net_191 <= ((Net_193 and Net_196 and Net_201 and Net_204 and Net_205)
	OR (not Net_204 and not Net_205 and Net_193 and Net_196 and Net_201)
	OR (not Net_201 and not Net_205 and Net_193 and Net_196 and Net_204)
	OR (not Net_201 and not Net_204 and Net_193 and Net_196 and Net_205)
	OR (not Net_196 and not Net_205 and Net_193 and Net_201 and Net_204)
	OR (not Net_196 and not Net_204 and Net_193 and Net_201 and Net_205)
	OR (not Net_196 and not Net_201 and Net_193 and Net_204 and Net_205)
	OR (not Net_196 and not Net_201 and not Net_204 and not Net_205 and Net_193)
	OR (not Net_193 and not Net_205 and Net_196 and Net_201 and Net_204)
	OR (not Net_193 and not Net_204 and Net_196 and Net_201 and Net_205)
	OR (not Net_193 and not Net_201 and Net_196 and Net_204 and Net_205)
	OR (not Net_193 and not Net_201 and not Net_204 and not Net_205 and Net_196)
	OR (not Net_193 and not Net_196 and Net_201 and Net_204 and Net_205)
	OR (not Net_193 and not Net_196 and not Net_204 and not Net_205 and Net_201)
	OR (not Net_193 and not Net_196 and not Net_201 and not Net_205 and Net_204)
	OR (not Net_193 and not Net_196 and not Net_201 and not Net_204 and Net_205));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:s_3\' (cost = 16):
\BasicCounter_2:MODULE_2:g2:a0:s_3\ <= ((not Net_220_2 and Net_220_3)
	OR (not Net_220_1 and Net_220_3)
	OR (not Net_220_0 and Net_220_3)
	OR (not Net_220_3 and Net_220_2 and Net_220_1 and Net_220_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_192' (cost = 64):
Net_192 <= ((not Net_205 and Net_190 and Net_193 and Net_196 and Net_201 and Net_204)
	OR (not Net_204 and Net_190 and Net_193 and Net_196 and Net_201 and Net_205)
	OR (not Net_201 and Net_190 and Net_193 and Net_196 and Net_204 and Net_205)
	OR (not Net_201 and not Net_204 and not Net_205 and Net_190 and Net_193 and Net_196)
	OR (not Net_196 and Net_190 and Net_193 and Net_201 and Net_204 and Net_205)
	OR (not Net_196 and not Net_204 and not Net_205 and Net_190 and Net_193 and Net_201)
	OR (not Net_196 and not Net_201 and not Net_205 and Net_190 and Net_193 and Net_204)
	OR (not Net_196 and not Net_201 and not Net_204 and Net_190 and Net_193 and Net_205)
	OR (not Net_193 and Net_190 and Net_196 and Net_201 and Net_204 and Net_205)
	OR (not Net_193 and not Net_204 and not Net_205 and Net_190 and Net_196 and Net_201)
	OR (not Net_193 and not Net_201 and not Net_205 and Net_190 and Net_196 and Net_204)
	OR (not Net_193 and not Net_201 and not Net_204 and Net_190 and Net_196 and Net_205)
	OR (not Net_193 and not Net_196 and not Net_205 and Net_190 and Net_201 and Net_204)
	OR (not Net_193 and not Net_196 and not Net_204 and Net_190 and Net_201 and Net_205)
	OR (not Net_193 and not Net_196 and not Net_201 and Net_190 and Net_204 and Net_205)
	OR (not Net_193 and not Net_196 and not Net_201 and not Net_204 and not Net_205 and Net_190)
	OR (not Net_190 and Net_193 and Net_196 and Net_201 and Net_204 and Net_205)
	OR (not Net_190 and not Net_204 and not Net_205 and Net_193 and Net_196 and Net_201)
	OR (not Net_190 and not Net_201 and not Net_205 and Net_193 and Net_196 and Net_204)
	OR (not Net_190 and not Net_201 and not Net_204 and Net_193 and Net_196 and Net_205)
	OR (not Net_190 and not Net_196 and not Net_205 and Net_193 and Net_201 and Net_204)
	OR (not Net_190 and not Net_196 and not Net_204 and Net_193 and Net_201 and Net_205)
	OR (not Net_190 and not Net_196 and not Net_201 and Net_193 and Net_204 and Net_205)
	OR (not Net_190 and not Net_196 and not Net_201 and not Net_204 and not Net_205 and Net_193)
	OR (not Net_190 and not Net_193 and not Net_205 and Net_196 and Net_201 and Net_204)
	OR (not Net_190 and not Net_193 and not Net_204 and Net_196 and Net_201 and Net_205)
	OR (not Net_190 and not Net_193 and not Net_201 and Net_196 and Net_204 and Net_205)
	OR (not Net_190 and not Net_193 and not Net_201 and not Net_204 and not Net_205 and Net_196)
	OR (not Net_190 and not Net_193 and not Net_196 and Net_201 and Net_204 and Net_205)
	OR (not Net_190 and not Net_193 and not Net_196 and not Net_204 and not Net_205 and Net_201)
	OR (not Net_190 and not Net_193 and not Net_196 and not Net_201 and not Net_205 and Net_204)
	OR (not Net_190 and not Net_193 and not Net_196 and not Net_201 and not Net_204 and Net_205));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Virtual signal Net_188 with ( cost: 128 or cost_inv: 64)  > 90 or with size: 64 > 102 has been made a (soft) node.
Net_188 <= ((not Net_190 and not Net_193 and not Net_196 and not Net_201 and not Net_204 and not Net_205 and Net_186)
	OR (not Net_186 and not Net_193 and not Net_196 and not Net_201 and not Net_204 and not Net_205 and Net_190)
	OR (not Net_186 and not Net_190 and not Net_196 and not Net_201 and not Net_204 and not Net_205 and Net_193)
	OR (not Net_196 and not Net_201 and not Net_204 and not Net_205 and Net_186 and Net_190 and Net_193)
	OR (not Net_186 and not Net_190 and not Net_193 and not Net_201 and not Net_204 and not Net_205 and Net_196)
	OR (not Net_193 and not Net_201 and not Net_204 and not Net_205 and Net_186 and Net_190 and Net_196)
	OR (not Net_190 and not Net_201 and not Net_204 and not Net_205 and Net_186 and Net_193 and Net_196)
	OR (not Net_186 and not Net_201 and not Net_204 and not Net_205 and Net_190 and Net_193 and Net_196)
	OR (not Net_186 and not Net_190 and not Net_193 and not Net_196 and not Net_204 and not Net_205 and Net_201)
	OR (not Net_193 and not Net_196 and not Net_204 and not Net_205 and Net_186 and Net_190 and Net_201)
	OR (not Net_190 and not Net_196 and not Net_204 and not Net_205 and Net_186 and Net_193 and Net_201)
	OR (not Net_186 and not Net_196 and not Net_204 and not Net_205 and Net_190 and Net_193 and Net_201)
	OR (not Net_190 and not Net_193 and not Net_204 and not Net_205 and Net_186 and Net_196 and Net_201)
	OR (not Net_186 and not Net_193 and not Net_204 and not Net_205 and Net_190 and Net_196 and Net_201)
	OR (not Net_186 and not Net_190 and not Net_204 and not Net_205 and Net_193 and Net_196 and Net_201)
	OR (not Net_204 and not Net_205 and Net_186 and Net_190 and Net_193 and Net_196 and Net_201)
	OR (not Net_186 and not Net_190 and not Net_193 and not Net_196 and not Net_201 and not Net_205 and Net_204)
	OR (not Net_193 and not Net_196 and not Net_201 and not Net_205 and Net_186 and Net_190 and Net_204)
	OR (not Net_190 and not Net_196 and not Net_201 and not Net_205 and Net_186 and Net_193 and Net_204)
	OR (not Net_186 and not Net_196 and not Net_201 and not Net_205 and Net_190 and Net_193 and Net_204)
	OR (not Net_190 and not Net_193 and not Net_201 and not Net_205 and Net_186 and Net_196 and Net_204)
	OR (not Net_186 and not Net_193 and not Net_201 and not Net_205 and Net_190 and Net_196 and Net_204)
	OR (not Net_186 and not Net_190 and not Net_201 and not Net_205 and Net_193 and Net_196 and Net_204)
	OR (not Net_201 and not Net_205 and Net_186 and Net_190 and Net_193 and Net_196 and Net_204)
	OR (not Net_190 and not Net_193 and not Net_196 and not Net_205 and Net_186 and Net_201 and Net_204)
	OR (not Net_186 and not Net_193 and not Net_196 and not Net_205 and Net_190 and Net_201 and Net_204)
	OR (not Net_186 and not Net_190 and not Net_196 and not Net_205 and Net_193 and Net_201 and Net_204)
	OR (not Net_196 and not Net_205 and Net_186 and Net_190 and Net_193 and Net_201 and Net_204)
	OR (not Net_186 and not Net_190 and not Net_193 and not Net_205 and Net_196 and Net_201 and Net_204)
	OR (not Net_193 and not Net_205 and Net_186 and Net_190 and Net_196 and Net_201 and Net_204)
	OR (not Net_190 and not Net_205 and Net_186 and Net_193 and Net_196 and Net_201 and Net_204)
	OR (not Net_186 and not Net_205 and Net_190 and Net_193 and Net_196 and Net_201 and Net_204)
	OR (not Net_186 and not Net_190 and not Net_193 and not Net_196 and not Net_201 and not Net_204 and Net_205)
	OR (not Net_193 and not Net_196 and not Net_201 and not Net_204 and Net_186 and Net_190 and Net_205)
	OR (not Net_190 and not Net_196 and not Net_201 and not Net_204 and Net_186 and Net_193 and Net_205)
	OR (not Net_186 and not Net_196 and not Net_201 and not Net_204 and Net_190 and Net_193 and Net_205)
	OR (not Net_190 and not Net_193 and not Net_201 and not Net_204 and Net_186 and Net_196 and Net_205)
	OR (not Net_186 and not Net_193 and not Net_201 and not Net_204 and Net_190 and Net_196 and Net_205)
	OR (not Net_186 and not Net_190 and not Net_201 and not Net_204 and Net_193 and Net_196 and Net_205)
	OR (not Net_201 and not Net_204 and Net_186 and Net_190 and Net_193 and Net_196 and Net_205)
	OR (not Net_190 and not Net_193 and not Net_196 and not Net_204 and Net_186 and Net_201 and Net_205)
	OR (not Net_186 and not Net_193 and not Net_196 and not Net_204 and Net_190 and Net_201 and Net_205)
	OR (not Net_186 and not Net_190 and not Net_196 and not Net_204 and Net_193 and Net_201 and Net_205)
	OR (not Net_196 and not Net_204 and Net_186 and Net_190 and Net_193 and Net_201 and Net_205)
	OR (not Net_186 and not Net_190 and not Net_193 and not Net_204 and Net_196 and Net_201 and Net_205)
	OR (not Net_193 and not Net_204 and Net_186 and Net_190 and Net_196 and Net_201 and Net_205)
	OR (not Net_190 and not Net_204 and Net_186 and Net_193 and Net_196 and Net_201 and Net_205)
	OR (not Net_186 and not Net_204 and Net_190 and Net_193 and Net_196 and Net_201 and Net_205)
	OR (not Net_190 and not Net_193 and not Net_196 and not Net_201 and Net_186 and Net_204 and Net_205)
	OR (not Net_186 and not Net_193 and not Net_196 and not Net_201 and Net_190 and Net_204 and Net_205)
	OR (not Net_186 and not Net_190 and not Net_196 and not Net_201 and Net_193 and Net_204 and Net_205)
	OR (not Net_196 and not Net_201 and Net_186 and Net_190 and Net_193 and Net_204 and Net_205)
	OR (not Net_186 and not Net_190 and not Net_193 and not Net_201 and Net_196 and Net_204 and Net_205)
	OR (not Net_193 and not Net_201 and Net_186 and Net_190 and Net_196 and Net_204 and Net_205)
	OR (not Net_190 and not Net_201 and Net_186 and Net_193 and Net_196 and Net_204 and Net_205)
	OR (not Net_186 and not Net_201 and Net_190 and Net_193 and Net_196 and Net_204 and Net_205)
	OR (not Net_186 and not Net_190 and not Net_193 and not Net_196 and Net_201 and Net_204 and Net_205)
	OR (not Net_193 and not Net_196 and Net_186 and Net_190 and Net_201 and Net_204 and Net_205)
	OR (not Net_190 and not Net_196 and Net_186 and Net_193 and Net_201 and Net_204 and Net_205)
	OR (not Net_186 and not Net_196 and Net_190 and Net_193 and Net_201 and Net_204 and Net_205)
	OR (not Net_190 and not Net_193 and Net_186 and Net_196 and Net_201 and Net_204 and Net_205)
	OR (not Net_186 and not Net_193 and Net_190 and Net_196 and Net_201 and Net_204 and Net_205)
	OR (not Net_186 and not Net_190 and Net_193 and Net_196 and Net_201 and Net_204 and Net_205)
	OR (Net_186 and Net_190 and Net_193 and Net_196 and Net_201 and Net_204 and Net_205));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_178' (cost = 4):
Net_178 <= ((not Net_188 and Net_183)
	OR (not Net_183 and Net_188));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for 'Net_199' (cost = 8):
Net_199 <= ((Net_176 and Net_183 and Net_188)
	OR (not Net_183 and not Net_188 and Net_176)
	OR (not Net_176 and not Net_188 and Net_183)
	OR (not Net_176 and not Net_183 and Net_188));


Substituting virtuals - pass 9:

Note:  Expanding virtual equation for 'Net_171' (cost = 16):
Net_171 <= ((not Net_188 and Net_173 and Net_176 and Net_183)
	OR (not Net_183 and Net_173 and Net_176 and Net_188)
	OR (not Net_176 and Net_173 and Net_183 and Net_188)
	OR (not Net_176 and not Net_183 and not Net_188 and Net_173)
	OR (not Net_173 and Net_176 and Net_183 and Net_188)
	OR (not Net_173 and not Net_183 and not Net_188 and Net_176)
	OR (not Net_173 and not Net_176 and not Net_188 and Net_183)
	OR (not Net_173 and not Net_176 and not Net_183 and Net_188));


Substituting virtuals - pass 10:

Note:  Expanding virtual equation for 'Net_168' (cost = 32):
Net_168 <= ((Net_170 and Net_173 and Net_176 and Net_183 and Net_188)
	OR (not Net_183 and not Net_188 and Net_170 and Net_173 and Net_176)
	OR (not Net_176 and not Net_188 and Net_170 and Net_173 and Net_183)
	OR (not Net_176 and not Net_183 and Net_170 and Net_173 and Net_188)
	OR (not Net_173 and not Net_188 and Net_170 and Net_176 and Net_183)
	OR (not Net_173 and not Net_183 and Net_170 and Net_176 and Net_188)
	OR (not Net_173 and not Net_176 and Net_170 and Net_183 and Net_188)
	OR (not Net_173 and not Net_176 and not Net_183 and not Net_188 and Net_170)
	OR (not Net_170 and not Net_188 and Net_173 and Net_176 and Net_183)
	OR (not Net_170 and not Net_183 and Net_173 and Net_176 and Net_188)
	OR (not Net_170 and not Net_176 and Net_173 and Net_183 and Net_188)
	OR (not Net_170 and not Net_176 and not Net_183 and not Net_188 and Net_173)
	OR (not Net_170 and not Net_173 and Net_176 and Net_183 and Net_188)
	OR (not Net_170 and not Net_173 and not Net_183 and not Net_188 and Net_176)
	OR (not Net_170 and not Net_173 and not Net_176 and not Net_188 and Net_183)
	OR (not Net_170 and not Net_173 and not Net_176 and not Net_183 and Net_188));


Substituting virtuals - pass 11:

Note:  Expanding virtual equation for 'Net_169' (cost = 64):
Net_169 <= ((not Net_188 and Net_167 and Net_170 and Net_173 and Net_176 and Net_183)
	OR (not Net_183 and Net_167 and Net_170 and Net_173 and Net_176 and Net_188)
	OR (not Net_176 and Net_167 and Net_170 and Net_173 and Net_183 and Net_188)
	OR (not Net_176 and not Net_183 and not Net_188 and Net_167 and Net_170 and Net_173)
	OR (not Net_173 and Net_167 and Net_170 and Net_176 and Net_183 and Net_188)
	OR (not Net_173 and not Net_183 and not Net_188 and Net_167 and Net_170 and Net_176)
	OR (not Net_173 and not Net_176 and not Net_188 and Net_167 and Net_170 and Net_183)
	OR (not Net_173 and not Net_176 and not Net_183 and Net_167 and Net_170 and Net_188)
	OR (not Net_170 and Net_167 and Net_173 and Net_176 and Net_183 and Net_188)
	OR (not Net_170 and not Net_183 and not Net_188 and Net_167 and Net_173 and Net_176)
	OR (not Net_170 and not Net_176 and not Net_188 and Net_167 and Net_173 and Net_183)
	OR (not Net_170 and not Net_176 and not Net_183 and Net_167 and Net_173 and Net_188)
	OR (not Net_170 and not Net_173 and not Net_188 and Net_167 and Net_176 and Net_183)
	OR (not Net_170 and not Net_173 and not Net_183 and Net_167 and Net_176 and Net_188)
	OR (not Net_170 and not Net_173 and not Net_176 and Net_167 and Net_183 and Net_188)
	OR (not Net_170 and not Net_173 and not Net_176 and not Net_183 and not Net_188 and Net_167)
	OR (not Net_167 and Net_170 and Net_173 and Net_176 and Net_183 and Net_188)
	OR (not Net_167 and not Net_183 and not Net_188 and Net_170 and Net_173 and Net_176)
	OR (not Net_167 and not Net_176 and not Net_188 and Net_170 and Net_173 and Net_183)
	OR (not Net_167 and not Net_176 and not Net_183 and Net_170 and Net_173 and Net_188)
	OR (not Net_167 and not Net_173 and not Net_188 and Net_170 and Net_176 and Net_183)
	OR (not Net_167 and not Net_173 and not Net_183 and Net_170 and Net_176 and Net_188)
	OR (not Net_167 and not Net_173 and not Net_176 and Net_170 and Net_183 and Net_188)
	OR (not Net_167 and not Net_173 and not Net_176 and not Net_183 and not Net_188 and Net_170)
	OR (not Net_167 and not Net_170 and not Net_188 and Net_173 and Net_176 and Net_183)
	OR (not Net_167 and not Net_170 and not Net_183 and Net_173 and Net_176 and Net_188)
	OR (not Net_167 and not Net_170 and not Net_176 and Net_173 and Net_183 and Net_188)
	OR (not Net_167 and not Net_170 and not Net_176 and not Net_183 and not Net_188 and Net_173)
	OR (not Net_167 and not Net_170 and not Net_173 and Net_176 and Net_183 and Net_188)
	OR (not Net_167 and not Net_170 and not Net_173 and not Net_183 and not Net_188 and Net_176)
	OR (not Net_167 and not Net_170 and not Net_173 and not Net_176 and not Net_188 and Net_183)
	OR (not Net_167 and not Net_170 and not Net_173 and not Net_176 and not Net_183 and Net_188));


Substituting virtuals - pass 12:

Note:  Virtual signal Net_161 with ( cost: 128 or cost_inv: 64)  > 90 or with size: 64 > 102 has been made a (soft) node.
Net_161 <= ((not Net_167 and not Net_170 and not Net_173 and not Net_176 and not Net_183 and not Net_188 and Net_164)
	OR (not Net_164 and not Net_170 and not Net_173 and not Net_176 and not Net_183 and not Net_188 and Net_167)
	OR (not Net_164 and not Net_167 and not Net_173 and not Net_176 and not Net_183 and not Net_188 and Net_170)
	OR (not Net_173 and not Net_176 and not Net_183 and not Net_188 and Net_164 and Net_167 and Net_170)
	OR (not Net_164 and not Net_167 and not Net_170 and not Net_176 and not Net_183 and not Net_188 and Net_173)
	OR (not Net_170 and not Net_176 and not Net_183 and not Net_188 and Net_164 and Net_167 and Net_173)
	OR (not Net_167 and not Net_176 and not Net_183 and not Net_188 and Net_164 and Net_170 and Net_173)
	OR (not Net_164 and not Net_176 and not Net_183 and not Net_188 and Net_167 and Net_170 and Net_173)
	OR (not Net_164 and not Net_167 and not Net_170 and not Net_173 and not Net_183 and not Net_188 and Net_176)
	OR (not Net_170 and not Net_173 and not Net_183 and not Net_188 and Net_164 and Net_167 and Net_176)
	OR (not Net_167 and not Net_173 and not Net_183 and not Net_188 and Net_164 and Net_170 and Net_176)
	OR (not Net_164 and not Net_173 and not Net_183 and not Net_188 and Net_167 and Net_170 and Net_176)
	OR (not Net_167 and not Net_170 and not Net_183 and not Net_188 and Net_164 and Net_173 and Net_176)
	OR (not Net_164 and not Net_170 and not Net_183 and not Net_188 and Net_167 and Net_173 and Net_176)
	OR (not Net_164 and not Net_167 and not Net_183 and not Net_188 and Net_170 and Net_173 and Net_176)
	OR (not Net_183 and not Net_188 and Net_164 and Net_167 and Net_170 and Net_173 and Net_176)
	OR (not Net_164 and not Net_167 and not Net_170 and not Net_173 and not Net_176 and not Net_188 and Net_183)
	OR (not Net_170 and not Net_173 and not Net_176 and not Net_188 and Net_164 and Net_167 and Net_183)
	OR (not Net_167 and not Net_173 and not Net_176 and not Net_188 and Net_164 and Net_170 and Net_183)
	OR (not Net_164 and not Net_173 and not Net_176 and not Net_188 and Net_167 and Net_170 and Net_183)
	OR (not Net_167 and not Net_170 and not Net_176 and not Net_188 and Net_164 and Net_173 and Net_183)
	OR (not Net_164 and not Net_170 and not Net_176 and not Net_188 and Net_167 and Net_173 and Net_183)
	OR (not Net_164 and not Net_167 and not Net_176 and not Net_188 and Net_170 and Net_173 and Net_183)
	OR (not Net_176 and not Net_188 and Net_164 and Net_167 and Net_170 and Net_173 and Net_183)
	OR (not Net_167 and not Net_170 and not Net_173 and not Net_188 and Net_164 and Net_176 and Net_183)
	OR (not Net_164 and not Net_170 and not Net_173 and not Net_188 and Net_167 and Net_176 and Net_183)
	OR (not Net_164 and not Net_167 and not Net_173 and not Net_188 and Net_170 and Net_176 and Net_183)
	OR (not Net_173 and not Net_188 and Net_164 and Net_167 and Net_170 and Net_176 and Net_183)
	OR (not Net_164 and not Net_167 and not Net_170 and not Net_188 and Net_173 and Net_176 and Net_183)
	OR (not Net_170 and not Net_188 and Net_164 and Net_167 and Net_173 and Net_176 and Net_183)
	OR (not Net_167 and not Net_188 and Net_164 and Net_170 and Net_173 and Net_176 and Net_183)
	OR (not Net_164 and not Net_188 and Net_167 and Net_170 and Net_173 and Net_176 and Net_183)
	OR (not Net_164 and not Net_167 and not Net_170 and not Net_173 and not Net_176 and not Net_183 and Net_188)
	OR (not Net_170 and not Net_173 and not Net_176 and not Net_183 and Net_164 and Net_167 and Net_188)
	OR (not Net_167 and not Net_173 and not Net_176 and not Net_183 and Net_164 and Net_170 and Net_188)
	OR (not Net_164 and not Net_173 and not Net_176 and not Net_183 and Net_167 and Net_170 and Net_188)
	OR (not Net_167 and not Net_170 and not Net_176 and not Net_183 and Net_164 and Net_173 and Net_188)
	OR (not Net_164 and not Net_170 and not Net_176 and not Net_183 and Net_167 and Net_173 and Net_188)
	OR (not Net_164 and not Net_167 and not Net_176 and not Net_183 and Net_170 and Net_173 and Net_188)
	OR (not Net_176 and not Net_183 and Net_164 and Net_167 and Net_170 and Net_173 and Net_188)
	OR (not Net_167 and not Net_170 and not Net_173 and not Net_183 and Net_164 and Net_176 and Net_188)
	OR (not Net_164 and not Net_170 and not Net_173 and not Net_183 and Net_167 and Net_176 and Net_188)
	OR (not Net_164 and not Net_167 and not Net_173 and not Net_183 and Net_170 and Net_176 and Net_188)
	OR (not Net_173 and not Net_183 and Net_164 and Net_167 and Net_170 and Net_176 and Net_188)
	OR (not Net_164 and not Net_167 and not Net_170 and not Net_183 and Net_173 and Net_176 and Net_188)
	OR (not Net_170 and not Net_183 and Net_164 and Net_167 and Net_173 and Net_176 and Net_188)
	OR (not Net_167 and not Net_183 and Net_164 and Net_170 and Net_173 and Net_176 and Net_188)
	OR (not Net_164 and not Net_183 and Net_167 and Net_170 and Net_173 and Net_176 and Net_188)
	OR (not Net_167 and not Net_170 and not Net_173 and not Net_176 and Net_164 and Net_183 and Net_188)
	OR (not Net_164 and not Net_170 and not Net_173 and not Net_176 and Net_167 and Net_183 and Net_188)
	OR (not Net_164 and not Net_167 and not Net_173 and not Net_176 and Net_170 and Net_183 and Net_188)
	OR (not Net_173 and not Net_176 and Net_164 and Net_167 and Net_170 and Net_183 and Net_188)
	OR (not Net_164 and not Net_167 and not Net_170 and not Net_176 and Net_173 and Net_183 and Net_188)
	OR (not Net_170 and not Net_176 and Net_164 and Net_167 and Net_173 and Net_183 and Net_188)
	OR (not Net_167 and not Net_176 and Net_164 and Net_170 and Net_173 and Net_183 and Net_188)
	OR (not Net_164 and not Net_176 and Net_167 and Net_170 and Net_173 and Net_183 and Net_188)
	OR (not Net_164 and not Net_167 and not Net_170 and not Net_173 and Net_176 and Net_183 and Net_188)
	OR (not Net_170 and not Net_173 and Net_164 and Net_167 and Net_176 and Net_183 and Net_188)
	OR (not Net_167 and not Net_173 and Net_164 and Net_170 and Net_176 and Net_183 and Net_188)
	OR (not Net_164 and not Net_173 and Net_167 and Net_170 and Net_176 and Net_183 and Net_188)
	OR (not Net_167 and not Net_170 and Net_164 and Net_173 and Net_176 and Net_183 and Net_188)
	OR (not Net_164 and not Net_170 and Net_167 and Net_173 and Net_176 and Net_183 and Net_188)
	OR (not Net_164 and not Net_167 and Net_170 and Net_173 and Net_176 and Net_183 and Net_188)
	OR (Net_164 and Net_167 and Net_170 and Net_173 and Net_176 and Net_183 and Net_188));


Substituting virtuals - pass 13:

Note:  Expanding virtual equation for 'Net_162' (cost = 4):
Net_162 <= ((not Net_161 and Net_160)
	OR (not Net_160 and Net_161));


Substituting virtuals - pass 14:

Note:  Expanding virtual equation for 'Net_159' (cost = 8):
Net_159 <= ((Net_157 and Net_160 and Net_161)
	OR (not Net_160 and not Net_161 and Net_157)
	OR (not Net_157 and not Net_161 and Net_160)
	OR (not Net_157 and not Net_160 and Net_161));


Substituting virtuals - pass 15:


----------------------------------------------------------
Circuit simplification results:

	Expanded 65 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[237] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[247] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[257] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[753] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[763] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[773] = zero[6]

------------------------------------------------------
Aliased 0 equations, 6 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\RPPSOC-GPIO18Blink.cyprj -dcpsoc3 RPPSOC-GPIO18Blink.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.151ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 04 October 2022 08:45:28
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\RPPSOC-GPIO18Blink.cyprj -d CY8C5267AXI-LP051 RPPSOC-GPIO18Blink.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
Assigning clock I2C_1_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=8, Signal=Net_52
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
Info: plm.M0038: The pin named P4_13(0) at location P12[0] prevents usage of special purposes: I2C:SCL. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_50_0, Duplicate of Net_220_0 
    MacroCell: Name=Net_50_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_50_0 (fanout=19)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED5_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED5_4(0)__PA ,
            pin_input => Net_156 ,
            pad => LED5_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_18(0)__PA ,
            fb => Net_92 ,
            pad => RP_GPIO_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_3(0)__PA ,
            pin_input => Net_93 ,
            pad => P4_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_16(0)__PA ,
            pin_input => Net_207 ,
            pad => P4_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_5(0)__PA ,
            pin_input => Net_94 ,
            pad => P4_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_7(0)__PA ,
            pin_input => Net_71 ,
            pad => P4_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_9(0)__PA ,
            pin_input => Net_72 ,
            pad => P4_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_11(0)__PA ,
            pin_input => Net_73 ,
            pad => P4_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_13(0)__PA ,
            pin_input => Net_74 ,
            pad => P4_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_15(0)__PA ,
            pin_input => Net_75 ,
            pad => P4_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_4(0)__PA ,
            pin_input => Net_213 ,
            pad => P4_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_6(0)__PA ,
            pin_input => Net_212 ,
            pad => P4_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_8(0)__PA ,
            pin_input => Net_211 ,
            pad => P4_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_10(0)__PA ,
            pin_input => Net_210 ,
            pad => P4_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_12(0)__PA ,
            pin_input => Net_209 ,
            pad => P4_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_14(0)__PA ,
            pin_input => Net_208 ,
            pad => P4_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_3(0)__PA ,
            pin_input => Net_99 ,
            pad => P3_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_5(0)__PA ,
            pin_input => Net_100 ,
            pad => P3_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_7(0)__PA ,
            pin_input => Net_101 ,
            pad => P3_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_9(0)__PA ,
            pin_input => Net_102 ,
            pad => P3_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_11(0)__PA ,
            pin_input => Net_103 ,
            pad => P3_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_13(0)__PA ,
            pin_input => Net_104 ,
            pad => P3_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_15(0)__PA ,
            pin_input => Net_105 ,
            pad => P3_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_4(0)__PA ,
            pin_input => Net_135 ,
            pad => P3_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_6(0)__PA ,
            pin_input => Net_136 ,
            pad => P3_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_8(0)__PA ,
            pin_input => Net_134 ,
            pad => P3_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_10(0)__PA ,
            pin_input => Net_133 ,
            pad => P3_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_12(0)__PA ,
            pin_input => Net_132 ,
            pad => P3_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_14(0)__PA ,
            pin_input => Net_131 ,
            pad => P3_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_16(0)__PA ,
            pin_input => Net_130 ,
            pad => P3_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_18(0)__PA ,
            pin_input => Net_129 ,
            pad => P3_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_17(0)__PA ,
            pin_input => Net_137 ,
            pad => P3_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_17(0)__PA ,
            fb => Net_157 ,
            pad => RP_GPIO_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_27(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_27(0)__PA ,
            fb => Net_160 ,
            pad => RP_GPIO_27(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_22(0)__PA ,
            fb => Net_164 ,
            pad => RP_GPIO_22(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_23(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_23(0)__PA ,
            fb => Net_167 ,
            pad => RP_GPIO_23(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_24(0)__PA ,
            fb => Net_170 ,
            pad => RP_GPIO_24(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_25(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_25(0)__PA ,
            fb => Net_173 ,
            pad => RP_GPIO_25(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_5(0)__PA ,
            fb => Net_176 ,
            pad => RP_GPIO_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_6(0)__PA ,
            fb => Net_183 ,
            pad => RP_GPIO_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_12(0)__PA ,
            fb => Net_186 ,
            pad => RP_GPIO_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_13(0)__PA ,
            fb => Net_190 ,
            pad => RP_GPIO_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_19(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_19(0)__PA ,
            fb => Net_193 ,
            pad => RP_GPIO_19(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_16(0)__PA ,
            fb => Net_196 ,
            pad => RP_GPIO_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_26(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_26(0)__PA ,
            fb => Net_201 ,
            pad => RP_GPIO_26(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_20(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_20(0)__PA ,
            fb => Net_204 ,
            pad => RP_GPIO_20(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_21(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_21(0)__PA ,
            fb => Net_205 ,
            pad => RP_GPIO_21(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            pin_input => \I2C_1:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            pin_input => \I2C_1:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_161_split, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_164 * Net_167 * Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * Net_167 * Net_170 * !Net_173 * !Net_176 * Net_183 * 
              Net_188
            + Net_164 * Net_167 * Net_170 * !Net_173 * Net_176 * !Net_183 * 
              Net_188
            + Net_164 * Net_167 * Net_170 * !Net_173 * Net_176 * Net_183 * 
              !Net_188
            + Net_164 * Net_167 * Net_170 * Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + Net_164 * Net_167 * Net_170 * Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + Net_164 * Net_167 * Net_170 * Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * Net_167 * Net_170 * Net_173 * Net_176 * Net_183 * 
              Net_188
        );
        Output = Net_161_split (fanout=1)

    MacroCell: Name=Net_93, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * !Net_220_2 * !Net_220_1 * !Net_220_0
        );
        Output = Net_93 (fanout=1)

    MacroCell: Name=Net_94, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * !Net_220_2 * !Net_220_1 * Net_220_0
        );
        Output = Net_94 (fanout=1)

    MacroCell: Name=Net_71, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * !Net_220_2 * Net_220_1 * !Net_220_0
        );
        Output = Net_71 (fanout=1)

    MacroCell: Name=Net_72, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * !Net_220_2 * Net_220_1 * Net_220_0
        );
        Output = Net_72 (fanout=1)

    MacroCell: Name=Net_73, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * Net_220_2 * !Net_220_1 * !Net_220_0
        );
        Output = Net_73 (fanout=1)

    MacroCell: Name=Net_74, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * Net_220_2 * !Net_220_1 * Net_220_0
        );
        Output = Net_74 (fanout=1)

    MacroCell: Name=Net_75, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * Net_220_2 * Net_220_1 * !Net_220_0
        );
        Output = Net_75 (fanout=1)

    MacroCell: Name=Net_207, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * Net_220_2 * Net_220_1 * Net_220_0
        );
        Output = Net_207 (fanout=1)

    MacroCell: Name=Net_208, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_3 * !Net_220_2 * !Net_220_1 * !Net_220_0
        );
        Output = Net_208 (fanout=1)

    MacroCell: Name=Net_209, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_3 * !Net_220_2 * !Net_220_1 * Net_220_0
        );
        Output = Net_209 (fanout=1)

    MacroCell: Name=Net_210, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_3 * !Net_220_2 * Net_220_1 * !Net_220_0
        );
        Output = Net_210 (fanout=1)

    MacroCell: Name=Net_211, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_3 * !Net_220_2 * Net_220_1 * Net_220_0
        );
        Output = Net_211 (fanout=1)

    MacroCell: Name=Net_212, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_3 * Net_220_2 * !Net_220_1 * !Net_220_0
        );
        Output = Net_212 (fanout=1)

    MacroCell: Name=Net_213, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_3 * Net_220_2 * !Net_220_1 * Net_220_0
        );
        Output = Net_213 (fanout=1)

    MacroCell: Name=Net_188_split, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_186 * Net_190 * Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * Net_190 * Net_193 * !Net_196 * !Net_201 * Net_204 * 
              Net_205
            + Net_186 * Net_190 * Net_193 * !Net_196 * Net_201 * !Net_204 * 
              Net_205
            + Net_186 * Net_190 * Net_193 * !Net_196 * Net_201 * Net_204 * 
              !Net_205
            + Net_186 * Net_190 * Net_193 * Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + Net_186 * Net_190 * Net_193 * Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + Net_186 * Net_190 * Net_193 * Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * Net_190 * Net_193 * Net_196 * Net_201 * Net_204 * 
              Net_205
        );
        Output = Net_188_split (fanout=1)

    MacroCell: Name=Net_161_split_7, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_164 * !Net_167 * !Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * !Net_167 * !Net_170 * !Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + !Net_164 * !Net_167 * !Net_170 * !Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * !Net_167 * !Net_170 * !Net_173 * Net_176 * Net_183 * 
              Net_188
            + !Net_164 * !Net_167 * !Net_170 * Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * !Net_167 * !Net_170 * Net_173 * !Net_176 * Net_183 * 
              Net_188
            + !Net_164 * !Net_167 * !Net_170 * Net_173 * Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * !Net_167 * !Net_170 * Net_173 * Net_176 * Net_183 * 
              !Net_188
        );
        Output = Net_161_split_7 (fanout=1)

    MacroCell: Name=Net_161_split_6, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_164 * !Net_167 * Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * !Net_167 * Net_170 * !Net_173 * !Net_176 * Net_183 * 
              Net_188
            + !Net_164 * !Net_167 * Net_170 * !Net_173 * Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * !Net_167 * Net_170 * !Net_173 * Net_176 * Net_183 * 
              !Net_188
            + !Net_164 * !Net_167 * Net_170 * Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * !Net_167 * Net_170 * Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + !Net_164 * !Net_167 * Net_170 * Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * !Net_167 * Net_170 * Net_173 * Net_176 * Net_183 * 
              Net_188
        );
        Output = Net_161_split_6 (fanout=1)

    MacroCell: Name=Net_161_split_5, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_164 * Net_167 * !Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * Net_167 * !Net_170 * !Net_173 * !Net_176 * Net_183 * 
              Net_188
            + !Net_164 * Net_167 * !Net_170 * !Net_173 * Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * Net_167 * !Net_170 * !Net_173 * Net_176 * Net_183 * 
              !Net_188
            + !Net_164 * Net_167 * !Net_170 * Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * Net_167 * !Net_170 * Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + !Net_164 * Net_167 * !Net_170 * Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * Net_167 * !Net_170 * Net_173 * Net_176 * Net_183 * 
              Net_188
        );
        Output = Net_161_split_5 (fanout=1)

    MacroCell: Name=Net_99, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * !Net_50_3 * !Net_50_2 * !Net_50_1
        );
        Output = Net_99 (fanout=1)

    MacroCell: Name=Net_100, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * !Net_50_3 * !Net_50_2 * !Net_50_1
        );
        Output = Net_100 (fanout=1)

    MacroCell: Name=Net_101, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * !Net_50_3 * !Net_50_2 * Net_50_1
        );
        Output = Net_101 (fanout=1)

    MacroCell: Name=Net_102, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * !Net_50_3 * !Net_50_2 * Net_50_1
        );
        Output = Net_102 (fanout=1)

    MacroCell: Name=Net_103, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * !Net_50_3 * Net_50_2 * !Net_50_1
        );
        Output = Net_103 (fanout=1)

    MacroCell: Name=Net_104, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * !Net_50_3 * Net_50_2 * !Net_50_1
        );
        Output = Net_104 (fanout=1)

    MacroCell: Name=Net_105, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * !Net_50_3 * Net_50_2 * Net_50_1
        );
        Output = Net_105 (fanout=1)

    MacroCell: Name=Net_137, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * !Net_50_3 * Net_50_2 * Net_50_1
        );
        Output = Net_137 (fanout=1)

    MacroCell: Name=Net_129, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * Net_50_3 * !Net_50_2 * !Net_50_1
        );
        Output = Net_129 (fanout=1)

    MacroCell: Name=Net_130, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * Net_50_3 * !Net_50_2 * !Net_50_1
        );
        Output = Net_130 (fanout=1)

    MacroCell: Name=Net_131, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * Net_50_3 * !Net_50_2 * Net_50_1
        );
        Output = Net_131 (fanout=1)

    MacroCell: Name=Net_132, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * Net_50_3 * !Net_50_2 * Net_50_1
        );
        Output = Net_132 (fanout=1)

    MacroCell: Name=Net_133, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * Net_50_3 * Net_50_2 * !Net_50_1
        );
        Output = Net_133 (fanout=1)

    MacroCell: Name=Net_134, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * Net_50_3 * Net_50_2 * !Net_50_1
        );
        Output = Net_134 (fanout=1)

    MacroCell: Name=Net_136, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * Net_50_3 * Net_50_2 * Net_50_1
        );
        Output = Net_136 (fanout=1)

    MacroCell: Name=Net_135, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * Net_50_3 * Net_50_2 * Net_50_1
        );
        Output = Net_135 (fanout=1)

    MacroCell: Name=Net_156, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_92 * !Net_157 * !Net_160 * Net_161
            + !Net_92 * !Net_157 * Net_160 * !Net_161
            + !Net_92 * Net_157 * !Net_160 * !Net_161
            + !Net_92 * Net_157 * Net_160 * Net_161
            + Net_92 * !Net_157 * !Net_160 * !Net_161
            + Net_92 * !Net_157 * Net_160 * Net_161
            + Net_92 * Net_157 * !Net_160 * Net_161
            + Net_92 * Net_157 * Net_160 * !Net_161
        );
        Output = Net_156 (fanout=1)

    MacroCell: Name=Net_161, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_161_split * !Net_161_split_1 * !Net_161_split_2 * 
              !Net_161_split_3 * !Net_161_split_4 * !Net_161_split_5 * 
              !Net_161_split_6 * !Net_161_split_7
        );
        Output = Net_161 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_188, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_188_split * !Net_188_split_1 * !Net_188_split_2 * 
              !Net_188_split_3 * !Net_188_split_4 * !Net_188_split_5 * 
              !Net_188_split_6 * !Net_188_split_7
        );
        Output = Net_188 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_161_split_4, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_164 * Net_167 * Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * Net_167 * Net_170 * !Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + !Net_164 * Net_167 * Net_170 * !Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * Net_167 * Net_170 * !Net_173 * Net_176 * Net_183 * 
              Net_188
            + !Net_164 * Net_167 * Net_170 * Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * Net_167 * Net_170 * Net_173 * !Net_176 * Net_183 * 
              Net_188
            + !Net_164 * Net_167 * Net_170 * Net_173 * Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * Net_167 * Net_170 * Net_173 * Net_176 * Net_183 * 
              !Net_188
        );
        Output = Net_161_split_4 (fanout=1)

    MacroCell: Name=Net_161_split_3, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_164 * !Net_167 * !Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * !Net_167 * !Net_170 * !Net_173 * !Net_176 * Net_183 * 
              Net_188
            + Net_164 * !Net_167 * !Net_170 * !Net_173 * Net_176 * !Net_183 * 
              Net_188
            + Net_164 * !Net_167 * !Net_170 * !Net_173 * Net_176 * Net_183 * 
              !Net_188
            + Net_164 * !Net_167 * !Net_170 * Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + Net_164 * !Net_167 * !Net_170 * Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + Net_164 * !Net_167 * !Net_170 * Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * !Net_167 * !Net_170 * Net_173 * Net_176 * Net_183 * 
              Net_188
        );
        Output = Net_161_split_3 (fanout=1)

    MacroCell: Name=Net_161_split_2, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_164 * !Net_167 * Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + Net_164 * !Net_167 * Net_170 * !Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + Net_164 * !Net_167 * Net_170 * !Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * !Net_167 * Net_170 * !Net_173 * Net_176 * Net_183 * 
              Net_188
            + Net_164 * !Net_167 * Net_170 * Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * !Net_167 * Net_170 * Net_173 * !Net_176 * Net_183 * 
              Net_188
            + Net_164 * !Net_167 * Net_170 * Net_173 * Net_176 * !Net_183 * 
              Net_188
            + Net_164 * !Net_167 * Net_170 * Net_173 * Net_176 * Net_183 * 
              !Net_188
        );
        Output = Net_161_split_2 (fanout=1)

    MacroCell: Name=Net_161_split_1, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_164 * Net_167 * !Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + Net_164 * Net_167 * !Net_170 * !Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + Net_164 * Net_167 * !Net_170 * !Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * Net_167 * !Net_170 * !Net_173 * Net_176 * Net_183 * 
              Net_188
            + Net_164 * Net_167 * !Net_170 * Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * Net_167 * !Net_170 * Net_173 * !Net_176 * Net_183 * 
              Net_188
            + Net_164 * Net_167 * !Net_170 * Net_173 * Net_176 * !Net_183 * 
              Net_188
            + Net_164 * Net_167 * !Net_170 * Net_173 * Net_176 * Net_183 * 
              !Net_188
        );
        Output = Net_161_split_1 (fanout=1)

    MacroCell: Name=Net_188_split_1, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_186 * Net_190 * !Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + Net_186 * Net_190 * !Net_193 * !Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + Net_186 * Net_190 * !Net_193 * !Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * Net_190 * !Net_193 * !Net_196 * Net_201 * Net_204 * 
              Net_205
            + Net_186 * Net_190 * !Net_193 * Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * Net_190 * !Net_193 * Net_196 * !Net_201 * Net_204 * 
              Net_205
            + Net_186 * Net_190 * !Net_193 * Net_196 * Net_201 * !Net_204 * 
              Net_205
            + Net_186 * Net_190 * !Net_193 * Net_196 * Net_201 * Net_204 * 
              !Net_205
        );
        Output = Net_188_split_1 (fanout=1)

    MacroCell: Name=Net_188_split_2, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_186 * !Net_190 * Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + Net_186 * !Net_190 * Net_193 * !Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + Net_186 * !Net_190 * Net_193 * !Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * !Net_190 * Net_193 * !Net_196 * Net_201 * Net_204 * 
              Net_205
            + Net_186 * !Net_190 * Net_193 * Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * !Net_190 * Net_193 * Net_196 * !Net_201 * Net_204 * 
              Net_205
            + Net_186 * !Net_190 * Net_193 * Net_196 * Net_201 * !Net_204 * 
              Net_205
            + Net_186 * !Net_190 * Net_193 * Net_196 * Net_201 * Net_204 * 
              !Net_205
        );
        Output = Net_188_split_2 (fanout=1)

    MacroCell: Name=Net_220_3, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_220_3 * Net_220_2 * Net_220_0
            + Net_220_2 * Net_220_1 * Net_220_0
        );
        Output = Net_220_3 (fanout=17)

    MacroCell: Name=Net_220_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_220_3 * Net_220_2 * Net_220_0
            + Net_220_1 * Net_220_0
        );
        Output = Net_220_2 (fanout=17)

    MacroCell: Name=Net_220_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              Net_220_3 * Net_220_2 * !Net_220_1
            + !Net_220_0
        );
        Output = Net_220_1 (fanout=17)

    MacroCell: Name=Net_220_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_220_0 (fanout=36)

    MacroCell: Name=Net_50_3, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * Net_50_2 * Net_50_1
        );
        Output = Net_50_3 (fanout=16)

    MacroCell: Name=Net_50_2, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * Net_50_1
        );
        Output = Net_50_2 (fanout=17)

    MacroCell: Name=Net_50_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0
        );
        Output = Net_50_1 (fanout=18)

    MacroCell: Name=Net_188_split_3, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_186 * !Net_190 * !Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * !Net_190 * !Net_193 * !Net_196 * !Net_201 * Net_204 * 
              Net_205
            + Net_186 * !Net_190 * !Net_193 * !Net_196 * Net_201 * !Net_204 * 
              Net_205
            + Net_186 * !Net_190 * !Net_193 * !Net_196 * Net_201 * Net_204 * 
              !Net_205
            + Net_186 * !Net_190 * !Net_193 * Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + Net_186 * !Net_190 * !Net_193 * Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + Net_186 * !Net_190 * !Net_193 * Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * !Net_190 * !Net_193 * Net_196 * Net_201 * Net_204 * 
              Net_205
        );
        Output = Net_188_split_3 (fanout=1)

    MacroCell: Name=Net_188_split_4, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_186 * Net_190 * Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * Net_190 * Net_193 * !Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + !Net_186 * Net_190 * Net_193 * !Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * Net_190 * Net_193 * !Net_196 * Net_201 * Net_204 * 
              Net_205
            + !Net_186 * Net_190 * Net_193 * Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * Net_190 * Net_193 * Net_196 * !Net_201 * Net_204 * 
              Net_205
            + !Net_186 * Net_190 * Net_193 * Net_196 * Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * Net_190 * Net_193 * Net_196 * Net_201 * Net_204 * 
              !Net_205
        );
        Output = Net_188_split_4 (fanout=1)

    MacroCell: Name=Net_188_split_5, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_186 * Net_190 * !Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * Net_190 * !Net_193 * !Net_196 * !Net_201 * Net_204 * 
              Net_205
            + !Net_186 * Net_190 * !Net_193 * !Net_196 * Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * Net_190 * !Net_193 * !Net_196 * Net_201 * Net_204 * 
              !Net_205
            + !Net_186 * Net_190 * !Net_193 * Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * Net_190 * !Net_193 * Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + !Net_186 * Net_190 * !Net_193 * Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * Net_190 * !Net_193 * Net_196 * Net_201 * Net_204 * 
              Net_205
        );
        Output = Net_188_split_5 (fanout=1)

    MacroCell: Name=Net_188_split_6, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_186 * !Net_190 * Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * !Net_190 * Net_193 * !Net_196 * !Net_201 * Net_204 * 
              Net_205
            + !Net_186 * !Net_190 * Net_193 * !Net_196 * Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * !Net_190 * Net_193 * !Net_196 * Net_201 * Net_204 * 
              !Net_205
            + !Net_186 * !Net_190 * Net_193 * Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * !Net_190 * Net_193 * Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + !Net_186 * !Net_190 * Net_193 * Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * !Net_190 * Net_193 * Net_196 * Net_201 * Net_204 * 
              Net_205
        );
        Output = Net_188_split_6 (fanout=1)

    MacroCell: Name=Net_188_split_7, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_186 * !Net_190 * !Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * !Net_190 * !Net_193 * !Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + !Net_186 * !Net_190 * !Net_193 * !Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * !Net_190 * !Net_193 * !Net_196 * Net_201 * Net_204 * 
              Net_205
            + !Net_186 * !Net_190 * !Net_193 * Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * !Net_190 * !Net_193 * Net_196 * !Net_201 * Net_204 * 
              Net_205
            + !Net_186 * !Net_190 * !Net_193 * Net_196 * Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * !Net_190 * !Net_193 * Net_196 * Net_201 * Net_204 * 
              !Net_205
        );
        Output = Net_188_split_7 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   52 :   20 :   72 : 72.22 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   56 :  136 :  192 : 29.17 %
  Unique P-terms              :  176 :  208 :  384 : 45.83 %
  Total P-terms               :  177 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.365ms
Tech Mapping phase: Elapsed time ==> 0s.462ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(5)][IoId=(4)] : LED5_4(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : P3_10(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : P3_11(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : P3_12(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : P3_13(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : P3_14(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : P3_15(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : P3_16(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : P3_17(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : P3_18(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : P3_3(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : P3_4(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : P3_5(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : P3_6(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P3_7(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P3_8(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : P3_9(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : P4_10(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : P4_11(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : P4_12(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : P4_13(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : P4_14(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : P4_15(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : P4_16(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : P4_3(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : P4_4(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : P4_5(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : P4_6(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : P4_7(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : P4_8(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : P4_9(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RP_GPIO_12(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RP_GPIO_13(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RP_GPIO_16(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : RP_GPIO_17(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : RP_GPIO_18(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RP_GPIO_19(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : RP_GPIO_20(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : RP_GPIO_21(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : RP_GPIO_22(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : RP_GPIO_23(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : RP_GPIO_24(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : RP_GPIO_25(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : RP_GPIO_26(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : RP_GPIO_27(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : RP_GPIO_5(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RP_GPIO_6(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.337ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   28 :   20 :   48 :  58.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.11
                   Pterms :            6.29
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.096ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :       9.43 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=4, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_156, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_92 * !Net_157 * !Net_160 * Net_161
            + !Net_92 * !Net_157 * Net_160 * !Net_161
            + !Net_92 * Net_157 * !Net_160 * !Net_161
            + !Net_92 * Net_157 * Net_160 * Net_161
            + Net_92 * !Net_157 * !Net_160 * !Net_161
            + Net_92 * !Net_157 * Net_160 * Net_161
            + Net_92 * Net_157 * !Net_160 * Net_161
            + Net_92 * Net_157 * Net_160 * !Net_161
        );
        Output = Net_156 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_188_split_3, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_186 * !Net_190 * !Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * !Net_190 * !Net_193 * !Net_196 * !Net_201 * Net_204 * 
              Net_205
            + Net_186 * !Net_190 * !Net_193 * !Net_196 * Net_201 * !Net_204 * 
              Net_205
            + Net_186 * !Net_190 * !Net_193 * !Net_196 * Net_201 * Net_204 * 
              !Net_205
            + Net_186 * !Net_190 * !Net_193 * Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + Net_186 * !Net_190 * !Net_193 * Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + Net_186 * !Net_190 * !Net_193 * Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * !Net_190 * !Net_193 * Net_196 * Net_201 * Net_204 * 
              Net_205
        );
        Output = Net_188_split_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_188_split_4, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_186 * Net_190 * Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * Net_190 * Net_193 * !Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + !Net_186 * Net_190 * Net_193 * !Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * Net_190 * Net_193 * !Net_196 * Net_201 * Net_204 * 
              Net_205
            + !Net_186 * Net_190 * Net_193 * Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * Net_190 * Net_193 * Net_196 * !Net_201 * Net_204 * 
              Net_205
            + !Net_186 * Net_190 * Net_193 * Net_196 * Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * Net_190 * Net_193 * Net_196 * Net_201 * Net_204 * 
              !Net_205
        );
        Output = Net_188_split_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_188_split, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_186 * Net_190 * Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * Net_190 * Net_193 * !Net_196 * !Net_201 * Net_204 * 
              Net_205
            + Net_186 * Net_190 * Net_193 * !Net_196 * Net_201 * !Net_204 * 
              Net_205
            + Net_186 * Net_190 * Net_193 * !Net_196 * Net_201 * Net_204 * 
              !Net_205
            + Net_186 * Net_190 * Net_193 * Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + Net_186 * Net_190 * Net_193 * Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + Net_186 * Net_190 * Net_193 * Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * Net_190 * Net_193 * Net_196 * Net_201 * Net_204 * 
              Net_205
        );
        Output = Net_188_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_188_split_1, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_186 * Net_190 * !Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + Net_186 * Net_190 * !Net_193 * !Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + Net_186 * Net_190 * !Net_193 * !Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * Net_190 * !Net_193 * !Net_196 * Net_201 * Net_204 * 
              Net_205
            + Net_186 * Net_190 * !Net_193 * Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * Net_190 * !Net_193 * Net_196 * !Net_201 * Net_204 * 
              Net_205
            + Net_186 * Net_190 * !Net_193 * Net_196 * Net_201 * !Net_204 * 
              Net_205
            + Net_186 * Net_190 * !Net_193 * Net_196 * Net_201 * Net_204 * 
              !Net_205
        );
        Output = Net_188_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_188_split_7, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_186 * !Net_190 * !Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * !Net_190 * !Net_193 * !Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + !Net_186 * !Net_190 * !Net_193 * !Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * !Net_190 * !Net_193 * !Net_196 * Net_201 * Net_204 * 
              Net_205
            + !Net_186 * !Net_190 * !Net_193 * Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * !Net_190 * !Net_193 * Net_196 * !Net_201 * Net_204 * 
              Net_205
            + !Net_186 * !Net_190 * !Net_193 * Net_196 * Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * !Net_190 * !Net_193 * Net_196 * Net_201 * Net_204 * 
              !Net_205
        );
        Output = Net_188_split_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_161_split_2, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_164 * !Net_167 * Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + Net_164 * !Net_167 * Net_170 * !Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + Net_164 * !Net_167 * Net_170 * !Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * !Net_167 * Net_170 * !Net_173 * Net_176 * Net_183 * 
              Net_188
            + Net_164 * !Net_167 * Net_170 * Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * !Net_167 * Net_170 * Net_173 * !Net_176 * Net_183 * 
              Net_188
            + Net_164 * !Net_167 * Net_170 * Net_173 * Net_176 * !Net_183 * 
              Net_188
            + Net_164 * !Net_167 * Net_170 * Net_173 * Net_176 * Net_183 * 
              !Net_188
        );
        Output = Net_161_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_161_split_4, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_164 * Net_167 * Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * Net_167 * Net_170 * !Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + !Net_164 * Net_167 * Net_170 * !Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * Net_167 * Net_170 * !Net_173 * Net_176 * Net_183 * 
              Net_188
            + !Net_164 * Net_167 * Net_170 * Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * Net_167 * Net_170 * Net_173 * !Net_176 * Net_183 * 
              Net_188
            + !Net_164 * Net_167 * Net_170 * Net_173 * Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * Net_167 * Net_170 * Net_173 * Net_176 * Net_183 * 
              !Net_188
        );
        Output = Net_161_split_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_188_split_2, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_186 * !Net_190 * Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + Net_186 * !Net_190 * Net_193 * !Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + Net_186 * !Net_190 * Net_193 * !Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * !Net_190 * Net_193 * !Net_196 * Net_201 * Net_204 * 
              Net_205
            + Net_186 * !Net_190 * Net_193 * Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + Net_186 * !Net_190 * Net_193 * Net_196 * !Net_201 * Net_204 * 
              Net_205
            + Net_186 * !Net_190 * Net_193 * Net_196 * Net_201 * !Net_204 * 
              Net_205
            + Net_186 * !Net_190 * Net_193 * Net_196 * Net_201 * Net_204 * 
              !Net_205
        );
        Output = Net_188_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_188_split_6, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_186 * !Net_190 * Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * !Net_190 * Net_193 * !Net_196 * !Net_201 * Net_204 * 
              Net_205
            + !Net_186 * !Net_190 * Net_193 * !Net_196 * Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * !Net_190 * Net_193 * !Net_196 * Net_201 * Net_204 * 
              !Net_205
            + !Net_186 * !Net_190 * Net_193 * Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * !Net_190 * Net_193 * Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + !Net_186 * !Net_190 * Net_193 * Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * !Net_190 * Net_193 * Net_196 * Net_201 * Net_204 * 
              Net_205
        );
        Output = Net_188_split_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_188_split_5, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_186 * Net_190 * !Net_193 * !Net_196 * !Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * Net_190 * !Net_193 * !Net_196 * !Net_201 * Net_204 * 
              Net_205
            + !Net_186 * Net_190 * !Net_193 * !Net_196 * Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * Net_190 * !Net_193 * !Net_196 * Net_201 * Net_204 * 
              !Net_205
            + !Net_186 * Net_190 * !Net_193 * Net_196 * !Net_201 * !Net_204 * 
              Net_205
            + !Net_186 * Net_190 * !Net_193 * Net_196 * !Net_201 * Net_204 * 
              !Net_205
            + !Net_186 * Net_190 * !Net_193 * Net_196 * Net_201 * !Net_204 * 
              !Net_205
            + !Net_186 * Net_190 * !Net_193 * Net_196 * Net_201 * Net_204 * 
              Net_205
        );
        Output = Net_188_split_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_188, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_188_split * !Net_188_split_1 * !Net_188_split_2 * 
              !Net_188_split_3 * !Net_188_split_4 * !Net_188_split_5 * 
              !Net_188_split_6 * !Net_188_split_7
        );
        Output = Net_188 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_134, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * Net_50_3 * Net_50_2 * !Net_50_1
        );
        Output = Net_134 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_131, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * Net_50_3 * !Net_50_2 * Net_50_1
        );
        Output = Net_131 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_161_split_1, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_164 * Net_167 * !Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + Net_164 * Net_167 * !Net_170 * !Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + Net_164 * Net_167 * !Net_170 * !Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * Net_167 * !Net_170 * !Net_173 * Net_176 * Net_183 * 
              Net_188
            + Net_164 * Net_167 * !Net_170 * Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * Net_167 * !Net_170 * Net_173 * !Net_176 * Net_183 * 
              Net_188
            + Net_164 * Net_167 * !Net_170 * Net_173 * Net_176 * !Net_183 * 
              Net_188
            + Net_164 * Net_167 * !Net_170 * Net_173 * Net_176 * Net_183 * 
              !Net_188
        );
        Output = Net_161_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_161_split_3, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_164 * !Net_167 * !Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * !Net_167 * !Net_170 * !Net_173 * !Net_176 * Net_183 * 
              Net_188
            + Net_164 * !Net_167 * !Net_170 * !Net_173 * Net_176 * !Net_183 * 
              Net_188
            + Net_164 * !Net_167 * !Net_170 * !Net_173 * Net_176 * Net_183 * 
              !Net_188
            + Net_164 * !Net_167 * !Net_170 * Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + Net_164 * !Net_167 * !Net_170 * Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + Net_164 * !Net_167 * !Net_170 * Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * !Net_167 * !Net_170 * Net_173 * Net_176 * Net_183 * 
              Net_188
        );
        Output = Net_161_split_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_161, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_161_split * !Net_161_split_1 * !Net_161_split_2 * 
              !Net_161_split_3 * !Net_161_split_4 * !Net_161_split_5 * 
              !Net_161_split_6 * !Net_161_split_7
        );
        Output = Net_161 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_72, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * !Net_220_2 * Net_220_1 * Net_220_0
        );
        Output = Net_72 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_161_split_6, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_164 * !Net_167 * Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * !Net_167 * Net_170 * !Net_173 * !Net_176 * Net_183 * 
              Net_188
            + !Net_164 * !Net_167 * Net_170 * !Net_173 * Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * !Net_167 * Net_170 * !Net_173 * Net_176 * Net_183 * 
              !Net_188
            + !Net_164 * !Net_167 * Net_170 * Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * !Net_167 * Net_170 * Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + !Net_164 * !Net_167 * Net_170 * Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * !Net_167 * Net_170 * Net_173 * Net_176 * Net_183 * 
              Net_188
        );
        Output = Net_161_split_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_161_split, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_164 * Net_167 * Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * Net_167 * Net_170 * !Net_173 * !Net_176 * Net_183 * 
              Net_188
            + Net_164 * Net_167 * Net_170 * !Net_173 * Net_176 * !Net_183 * 
              Net_188
            + Net_164 * Net_167 * Net_170 * !Net_173 * Net_176 * Net_183 * 
              !Net_188
            + Net_164 * Net_167 * Net_170 * Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + Net_164 * Net_167 * Net_170 * Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + Net_164 * Net_167 * Net_170 * Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + Net_164 * Net_167 * Net_170 * Net_173 * Net_176 * Net_183 * 
              Net_188
        );
        Output = Net_161_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_220_0, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_220_0 (fanout=36)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_161_split_7, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_164 * !Net_167 * !Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * !Net_167 * !Net_170 * !Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + !Net_164 * !Net_167 * !Net_170 * !Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * !Net_167 * !Net_170 * !Net_173 * Net_176 * Net_183 * 
              Net_188
            + !Net_164 * !Net_167 * !Net_170 * Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * !Net_167 * !Net_170 * Net_173 * !Net_176 * Net_183 * 
              Net_188
            + !Net_164 * !Net_167 * !Net_170 * Net_173 * Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * !Net_167 * !Net_170 * Net_173 * Net_176 * Net_183 * 
              !Net_188
        );
        Output = Net_161_split_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_161_split_5, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_164 * Net_167 * !Net_170 * !Net_173 * !Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * Net_167 * !Net_170 * !Net_173 * !Net_176 * Net_183 * 
              Net_188
            + !Net_164 * Net_167 * !Net_170 * !Net_173 * Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * Net_167 * !Net_170 * !Net_173 * Net_176 * Net_183 * 
              !Net_188
            + !Net_164 * Net_167 * !Net_170 * Net_173 * !Net_176 * !Net_183 * 
              Net_188
            + !Net_164 * Net_167 * !Net_170 * Net_173 * !Net_176 * Net_183 * 
              !Net_188
            + !Net_164 * Net_167 * !Net_170 * Net_173 * Net_176 * !Net_183 * 
              !Net_188
            + !Net_164 * Net_167 * !Net_170 * Net_173 * Net_176 * Net_183 * 
              Net_188
        );
        Output = Net_161_split_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_130, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * Net_50_3 * !Net_50_2 * !Net_50_1
        );
        Output = Net_130 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_100, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * !Net_50_3 * !Net_50_2 * !Net_50_1
        );
        Output = Net_100 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_213, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_3 * Net_220_2 * !Net_220_1 * Net_220_0
        );
        Output = Net_213 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_105, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * !Net_50_3 * Net_50_2 * Net_50_1
        );
        Output = Net_105 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_74, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * Net_220_2 * !Net_220_1 * Net_220_0
        );
        Output = Net_74 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_135, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * Net_50_3 * Net_50_2 * Net_50_1
        );
        Output = Net_135 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_209, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_3 * !Net_220_2 * !Net_220_1 * Net_220_0
        );
        Output = Net_209 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_73, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * Net_220_2 * !Net_220_1 * !Net_220_0
        );
        Output = Net_73 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_94, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * !Net_220_2 * !Net_220_1 * Net_220_0
        );
        Output = Net_94 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_71, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * !Net_220_2 * Net_220_1 * !Net_220_0
        );
        Output = Net_71 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_133, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * Net_50_3 * Net_50_2 * !Net_50_1
        );
        Output = Net_133 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_212, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_3 * Net_220_2 * !Net_220_1 * !Net_220_0
        );
        Output = Net_212 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_137, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * !Net_50_3 * Net_50_2 * Net_50_1
        );
        Output = Net_137 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_75, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * Net_220_2 * Net_220_1 * !Net_220_0
        );
        Output = Net_75 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_104, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * !Net_50_3 * Net_50_2 * !Net_50_1
        );
        Output = Net_104 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_207, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * Net_220_2 * Net_220_1 * Net_220_0
        );
        Output = Net_207 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_208, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_3 * !Net_220_2 * !Net_220_1 * !Net_220_0
        );
        Output = Net_208 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_136, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * Net_50_3 * Net_50_2 * Net_50_1
        );
        Output = Net_136 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_220_1, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              Net_220_3 * Net_220_2 * !Net_220_1
            + !Net_220_0
        );
        Output = Net_220_1 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_220_2, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_220_3 * Net_220_2 * Net_220_0
            + Net_220_1 * Net_220_0
        );
        Output = Net_220_2 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_220_3, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_220_3 * Net_220_2 * Net_220_0
            + Net_220_2 * Net_220_1 * Net_220_0
        );
        Output = Net_220_3 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_93, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_3 * !Net_220_2 * !Net_220_1 * !Net_220_0
        );
        Output = Net_93 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_50_3, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * Net_50_2 * Net_50_1
        );
        Output = Net_50_3 (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_50_1, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0
        );
        Output = Net_50_1 (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_50_2, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * Net_50_1
        );
        Output = Net_50_2 (fanout=17)
        Properties               : 
        {
        }
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_132, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * Net_50_3 * !Net_50_2 * Net_50_1
        );
        Output = Net_132 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_103, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * !Net_50_3 * Net_50_2 * !Net_50_1
        );
        Output = Net_103 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_210, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_3 * !Net_220_2 * Net_220_1 * !Net_220_0
        );
        Output = Net_210 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_102, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_0 * !Net_50_3 * !Net_50_2 * Net_50_1
        );
        Output = Net_102 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_99, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * !Net_50_3 * !Net_50_2 * !Net_50_1
        );
        Output = Net_99 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_211, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_220_3 * !Net_220_2 * Net_220_1 * Net_220_0
        );
        Output = Net_211 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_129, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * Net_50_3 * !Net_50_2 * !Net_50_1
        );
        Output = Net_129 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_101, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_220_0 * !Net_50_3 * !Net_50_2 * Net_50_1
        );
        Output = Net_101 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P3_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_7(0)__PA ,
        pin_input => Net_101 ,
        pad => P3_7(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P3_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_8(0)__PA ,
        pin_input => Net_134 ,
        pad => P3_8(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P3_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_9(0)__PA ,
        pin_input => Net_102 ,
        pad => P3_9(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P3_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_10(0)__PA ,
        pin_input => Net_133 ,
        pad => P3_10(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P3_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_11(0)__PA ,
        pin_input => Net_103 ,
        pad => P3_11(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P3_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_12(0)__PA ,
        pin_input => Net_132 ,
        pad => P3_12(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P3_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_13(0)__PA ,
        pin_input => Net_104 ,
        pad => P3_13(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P3_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_14(0)__PA ,
        pin_input => Net_131 ,
        pad => P3_14(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = RP_GPIO_27(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_27(0)__PA ,
        fb => Net_160 ,
        pad => RP_GPIO_27(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RP_GPIO_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_18(0)__PA ,
        fb => Net_92 ,
        pad => RP_GPIO_18(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RP_GPIO_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_17(0)__PA ,
        fb => Net_157 ,
        pad => RP_GPIO_17(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = RP_GPIO_21(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_21(0)__PA ,
        fb => Net_205 ,
        pad => RP_GPIO_21(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RP_GPIO_26(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_26(0)__PA ,
        fb => Net_201 ,
        pad => RP_GPIO_26(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RP_GPIO_20(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_20(0)__PA ,
        fb => Net_204 ,
        pad => RP_GPIO_20(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RP_GPIO_19(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_19(0)__PA ,
        fb => Net_193 ,
        pad => RP_GPIO_19(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RP_GPIO_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_16(0)__PA ,
        fb => Net_196 ,
        pad => RP_GPIO_16(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RP_GPIO_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_13(0)__PA ,
        fb => Net_190 ,
        pad => RP_GPIO_13(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RP_GPIO_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_12(0)__PA ,
        fb => Net_186 ,
        pad => RP_GPIO_12(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RP_GPIO_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_6(0)__PA ,
        fb => Net_183 ,
        pad => RP_GPIO_6(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = P4_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_5(0)__PA ,
        pin_input => Net_94 ,
        pad => P4_5(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P4_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_6(0)__PA ,
        pin_input => Net_212 ,
        pad => P4_6(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P4_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_7(0)__PA ,
        pin_input => Net_71 ,
        pad => P4_7(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P4_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_8(0)__PA ,
        pin_input => Net_211 ,
        pad => P4_8(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P4_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_9(0)__PA ,
        pin_input => Net_72 ,
        pad => P4_9(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P4_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_10(0)__PA ,
        pin_input => Net_210 ,
        pad => P4_10(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P4_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_11(0)__PA ,
        pin_input => Net_73 ,
        pad => P4_11(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P4_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_12(0)__PA ,
        pin_input => Net_209 ,
        pad => P4_12(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = P3_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_5(0)__PA ,
        pin_input => Net_100 ,
        pad => P3_5(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P3_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_6(0)__PA ,
        pin_input => Net_136 ,
        pad => P3_6(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P3_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_15(0)__PA ,
        pin_input => Net_105 ,
        pad => P3_15(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P3_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_16(0)__PA ,
        pin_input => Net_130 ,
        pad => P3_16(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P3_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_17(0)__PA ,
        pin_input => Net_137 ,
        pad => P3_17(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P3_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_18(0)__PA ,
        pin_input => Net_129 ,
        pad => P3_18(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = RP_GPIO_25(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_25(0)__PA ,
        fb => Net_173 ,
        pad => RP_GPIO_25(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RP_GPIO_24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_24(0)__PA ,
        fb => Net_170 ,
        pad => RP_GPIO_24(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RP_GPIO_23(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_23(0)__PA ,
        fb => Net_167 ,
        pad => RP_GPIO_23(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RP_GPIO_22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_22(0)__PA ,
        fb => Net_164 ,
        pad => RP_GPIO_22(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED5_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED5_4(0)__PA ,
        pin_input => Net_156 ,
        pad => LED5_4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RP_GPIO_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_5(0)__PA ,
        fb => Net_176 ,
        pad => RP_GPIO_5(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = P4_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_13(0)__PA ,
        pin_input => Net_74 ,
        pad => P4_13(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P4_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_14(0)__PA ,
        pin_input => Net_208 ,
        pad => P4_14(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P3_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_3(0)__PA ,
        pin_input => Net_99 ,
        pad => P3_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P3_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_4(0)__PA ,
        pin_input => Net_135 ,
        pad => P3_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        pin_input => \I2C_1:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        pin_input => \I2C_1:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = P4_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_3(0)__PA ,
        pin_input => Net_93 ,
        pad => P4_3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P4_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_4(0)__PA ,
        pin_input => Net_213 ,
        pad => P4_4(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P4_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_15(0)__PA ,
        pin_input => Net_75 ,
        pad => P4_15(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P4_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_16(0)__PA ,
        pin_input => Net_207 ,
        pad => P4_16(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_52 ,
            dclk_0 => Net_52_local );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_1:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_1:Net_1109_0\ ,
            sda_in => \I2C_1:Net_1109_1\ ,
            scl_out => \I2C_1:Net_643_0\ ,
            sda_out => \I2C_1:sda_x_wire\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+-----------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |       P3_7(0) | In(Net_101)
     |   1 |     * |      NONE |         CMOS_OUT |       P3_8(0) | In(Net_134)
     |   2 |     * |      NONE |         CMOS_OUT |       P3_9(0) | In(Net_102)
     |   3 |     * |      NONE |         CMOS_OUT |      P3_10(0) | In(Net_133)
     |   4 |     * |      NONE |         CMOS_OUT |      P3_11(0) | In(Net_103)
     |   5 |     * |      NONE |         CMOS_OUT |      P3_12(0) | In(Net_132)
     |   6 |     * |      NONE |         CMOS_OUT |      P3_13(0) | In(Net_104)
     |   7 |     * |      NONE |         CMOS_OUT |      P3_14(0) | In(Net_131)
-----+-----+-------+-----------+------------------+---------------+-----------------------------------------------
   1 |   5 |     * |      NONE |      RES_PULL_UP | RP_GPIO_27(0) | FB(Net_160)
     |   6 |     * |      NONE |      RES_PULL_UP | RP_GPIO_18(0) | FB(Net_92)
     |   7 |     * |      NONE |      RES_PULL_UP | RP_GPIO_17(0) | FB(Net_157)
-----+-----+-------+-----------+------------------+---------------+-----------------------------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP | RP_GPIO_21(0) | FB(Net_205)
     |   1 |     * |      NONE |      RES_PULL_UP | RP_GPIO_26(0) | FB(Net_201)
     |   2 |     * |      NONE |      RES_PULL_UP | RP_GPIO_20(0) | FB(Net_204)
     |   3 |     * |      NONE |      RES_PULL_UP | RP_GPIO_19(0) | FB(Net_193)
     |   4 |     * |      NONE |      RES_PULL_UP | RP_GPIO_16(0) | FB(Net_196)
     |   5 |     * |      NONE |      RES_PULL_UP | RP_GPIO_13(0) | FB(Net_190)
     |   6 |     * |      NONE |      RES_PULL_UP | RP_GPIO_12(0) | FB(Net_186)
     |   7 |     * |      NONE | RES_PULL_UP_DOWN |  RP_GPIO_6(0) | FB(Net_183)
-----+-----+-------+-----------+------------------+---------------+-----------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |       P4_5(0) | In(Net_94)
     |   1 |     * |      NONE |         CMOS_OUT |       P4_6(0) | In(Net_212)
     |   2 |     * |      NONE |         CMOS_OUT |       P4_7(0) | In(Net_71)
     |   3 |     * |      NONE |         CMOS_OUT |       P4_8(0) | In(Net_211)
     |   4 |     * |      NONE |         CMOS_OUT |       P4_9(0) | In(Net_72)
     |   5 |     * |      NONE |         CMOS_OUT |      P4_10(0) | In(Net_210)
     |   6 |     * |      NONE |         CMOS_OUT |      P4_11(0) | In(Net_73)
     |   7 |     * |      NONE |         CMOS_OUT |      P4_12(0) | In(Net_209)
-----+-----+-------+-----------+------------------+---------------+-----------------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |       P3_5(0) | In(Net_100)
     |   1 |     * |      NONE |         CMOS_OUT |       P3_6(0) | In(Net_136)
     |   2 |     * |      NONE |         CMOS_OUT |      P3_15(0) | In(Net_105)
     |   3 |     * |      NONE |         CMOS_OUT |      P3_16(0) | In(Net_130)
     |   4 |     * |      NONE |         CMOS_OUT |      P3_17(0) | In(Net_137)
     |   5 |     * |      NONE |         CMOS_OUT |      P3_18(0) | In(Net_129)
-----+-----+-------+-----------+------------------+---------------+-----------------------------------------------
   5 |   0 |     * |      NONE |      RES_PULL_UP | RP_GPIO_25(0) | FB(Net_173)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | RP_GPIO_24(0) | FB(Net_170)
     |   2 |     * |      NONE |      RES_PULL_UP | RP_GPIO_23(0) | FB(Net_167)
     |   3 |     * |      NONE |      RES_PULL_UP | RP_GPIO_22(0) | FB(Net_164)
     |   4 |     * |      NONE |         CMOS_OUT |     LED5_4(0) | In(Net_156)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  RP_GPIO_5(0) | FB(Net_176)
-----+-----+-------+-----------+------------------+---------------+-----------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |      P4_13(0) | In(Net_74)
     |   1 |     * |      NONE |         CMOS_OUT |      P4_14(0) | In(Net_208)
     |   2 |     * |      NONE |         CMOS_OUT |       P3_3(0) | In(Net_99)
     |   3 |     * |      NONE |         CMOS_OUT |       P3_4(0) | In(Net_135)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |      SCL_1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |      SDA_1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
-----+-----+-------+-----------+------------------+---------------+-----------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |       P4_3(0) | In(Net_93)
     |   1 |     * |      NONE |         CMOS_OUT |       P4_4(0) | In(Net_213)
     |   2 |     * |      NONE |         CMOS_OUT |      P4_15(0) | In(Net_75)
     |   3 |     * |      NONE |         CMOS_OUT |      P4_16(0) | In(Net_207)
------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.142ms
Digital Placement phase: Elapsed time ==> 3s.369ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "RPPSOC-GPIO18Blink_r.vh2" --pcf-path "RPPSOC-GPIO18Blink.pco" --des-name "RPPSOC-GPIO18Blink" --dsf-path "RPPSOC-GPIO18Blink.dsf" --sdc-path "RPPSOC-GPIO18Blink.sdc" --lib-path "RPPSOC-GPIO18Blink_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.499ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.189ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RPPSOC-GPIO18Blink_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.455ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.859ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.865ms
API generation phase: Elapsed time ==> 3s.202ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.000ms
