I 000051 55 6067          1764125657887 behavioral
(_unit VHDL(instruction_decoder_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764125657888 2025.11.25 20:54:17)
	(_source(\../src/instruction_decoder_tb.vhd\))
	(_parameters tan)
	(_code 3c6f63393a6a6b2b3f682e67683a3f3b383a353a6a)
	(_ent
		(_time 1764125657869)
	)
	(_comp
		(instruction_decoder
			(_object
				(_port(_int instruction 0 0 16(_ent (_in))))
				(_port(_int opcode 1 0 17(_ent (_out))))
				(_port(_int rs_addr 1 0 18(_ent (_out))))
				(_port(_int rt_addr 1 0 19(_ent (_out))))
				(_port(_int rd_addr 1 0 20(_ent (_out))))
				(_port(_int immediate 2 0 21(_ent (_out))))
				(_port(_int is_r_type -1 0 22(_ent (_out))))
				(_port(_int is_i_type -1 0 23(_ent (_out))))
				(_port(_int alu_enable -1 0 24(_ent (_out))))
				(_port(_int mem_write -1 0 25(_ent (_out))))
				(_port(_int mem_read -1 0 26(_ent (_out))))
				(_port(_int reg_write -1 0 27(_ent (_out))))
				(_port(_int mem_to_reg -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_implicit)
			(_port
				((instruction)(instruction))
				((opcode)(opcode))
				((rs_addr)(rs_addr))
				((rt_addr)(rt_addr))
				((rd_addr)(rd_addr))
				((immediate)(immediate))
				((is_r_type)(is_r_type))
				((is_i_type)(is_i_type))
				((alu_enable)(alu_enable))
				((mem_write)(mem_write))
				((mem_read)(mem_read))
				((reg_write)(reg_write))
				((mem_to_reg)(mem_to_reg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 3 0 33(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 34(_arch(_uni))))
		(_sig(_int rs_addr 4 0 35(_arch(_uni))))
		(_sig(_int rt_addr 4 0 36(_arch(_uni))))
		(_sig(_int rd_addr 4 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 5 0 38(_arch(_uni))))
		(_sig(_int is_r_type -1 0 39(_arch(_uni))))
		(_sig(_int is_i_type -1 0 40(_arch(_uni))))
		(_sig(_int alu_enable -1 0 41(_arch(_uni))))
		(_sig(_int mem_write -1 0 42(_arch(_uni))))
		(_sig(_int mem_read -1 0 43(_arch(_uni))))
		(_sig(_int reg_write -1 0 44(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 45(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)(5)(6)(7)(8)(9)(10)(11)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1953719636 543649385 1953721929 1952675186 544108393 1868784964 7497060)
		(1953719636 543649385 2035559762 540697968 543450209 741503524 812786720 1914970156 807936049 808595576 10545)
		(33686018 33751554 33686018 50463234)
		(131586)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6579297)
		(1869771333 1394621042 1819635560 1700929636 1949127200 6647929)
		(1869771333 1092631154 1931498828 1819635560 1700929636 1634624800 1684368482)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 6579564)
		(1953719636 543649385 2035559762 540697968 1953265005 863118368 1914970156 606088240 673198450 858880048 2699568)
		(50463234 50528770 33686018 50463234)
		(197122)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 1953265005)
		(1953719636 543649385 2035559762 540697968 543323507 741634596 812786720 1914970156 807936049 808727672 10545)
		(33686274 33686274 33686018 50463234)
		(131587)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6452595)
		(1953719636 543649385 2035559753 540697968 543777900 741372452 540029216 897069096 692138032)
		(50463490 33686018 33686018 33751555)
		(197123)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6906988)
		(1869771333 1394621042 1819635560 1700929636 1949124896 6647929)
		(33686018 33751555)
		(1869771333 1461729906 1735290738 1835886880 1634296933 1981834612 1702194273)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 543450476 544370534 6906988)
		(1953719636 543649385 2035559753 540697968 606103667 539767666 1110472752 2016421920 1110455094 41)
		(33751810 50528770 33686018 50528771)
		(131843)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 26739)
		(1869771333 1293957746 1919905125 1920409721 543519849 1970235507 1646290028 1852121189 1701601889 100)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1634953572 1684368482 1919903264 6845216)
		(1953719636 543649385 2035559753 540697968 606103660 539768434 1093695536 2016421920 1093678647 41)
		(50529026 33751810 33686018 33751555)
		(197379)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 26732)
		(1869771333 1293957746 1919905125 1701978233 1931502689 1819635560 1700929636 1634624800 1684368482)
		(1869771333 1293957746 1949134181 1701981551 1752375399 1684829551 543515168 1650552421 6579564)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 543450476 544370534 26732)
		(1868784964 544367972 1953719668 1868767347 1701605485 2188660)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 4950          1764351207047 behavioral
(_unit VHDL(instruction_decoder_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764351207048 2025.11.28 11:33:27)
	(_source(\../src/instruction_decoder_tb.vhd\))
	(_parameters tan)
	(_code 525d0d5105040545510640090654515556545b5404)
	(_ent
		(_time 1764125657868)
	)
	(_inst UUT 0 49(_ent . instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 3 0 33(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 34(_arch(_uni))))
		(_sig(_int rs_addr 4 0 35(_arch(_uni))))
		(_sig(_int rt_addr 4 0 36(_arch(_uni))))
		(_sig(_int rd_addr 4 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 5 0 38(_arch(_uni))))
		(_sig(_int is_r_type -1 0 39(_arch(_uni))))
		(_sig(_int is_i_type -1 0 40(_arch(_uni))))
		(_sig(_int alu_enable -1 0 41(_arch(_uni))))
		(_sig(_int mem_write -1 0 42(_arch(_uni))))
		(_sig(_int mem_read -1 0 43(_arch(_uni))))
		(_sig(_int reg_write -1 0 44(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 45(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)(5)(6)(7)(8)(9)(10)(11)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1953719636 543649385 1953721929 1952675186 544108393 1868784964 7497060)
		(1953719636 543649385 2035559762 540697968 543450209 741503524 812786720 1914970156 807936049 808595576 10545)
		(33686018 33751554 33686018 50463234)
		(131586)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6579297)
		(1869771333 1394621042 1819635560 1700929636 1949127200 6647929)
		(1869771333 1092631154 1931498828 1819635560 1700929636 1634624800 1684368482)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 6579564)
		(1953719636 543649385 2035559762 540697968 1953265005 863118368 1914970156 606088240 673198450 858880048 2699568)
		(50463234 50528770 33686018 50463234)
		(197122)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 1953265005)
		(1953719636 543649385 2035559762 540697968 543323507 741634596 812786720 1914970156 807936049 808727672 10545)
		(33686274 33686274 33686018 50463234)
		(131587)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6452595)
		(1953719636 543649385 2035559753 540697968 543777900 741372452 540029216 897069096 692138032)
		(50463490 33686018 33686018 33751555)
		(197123)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6906988)
		(1869771333 1394621042 1819635560 1700929636 1949124896 6647929)
		(33686018 33751555)
		(1869771333 1461729906 1735290738 1835886880 1634296933 1981834612 1702194273)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 543450476 544370534 6906988)
		(1953719636 543649385 2035559753 540697968 606103667 539767666 1110472752 2016421920 1110455094 41)
		(33751810 50528770 33686018 50528771)
		(131843)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 26739)
		(1869771333 1293957746 1919905125 1920409721 543519849 1970235507 1646290028 1852121189 1701601889 100)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1634953572 1684368482 1919903264 6845216)
		(1953719636 543649385 2035559753 540697968 606103660 539768434 1093695536 2016421920 1093678647 41)
		(50529026 33751810 33686018 33751555)
		(197379)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 26732)
		(1869771333 1293957746 1919905125 1701978233 1931502689 1819635560 1700929636 1634624800 1684368482)
		(1869771333 1293957746 1949134181 1701981551 1752375399 1684829551 543515168 1650552421 6579564)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 543450476 544370534 26732)
		(1868784964 544367972 1953719668 1868767347 1701605485 2188660)
	)
	(_model . behavioral 1 -1)
)
V 000051 55 4950          1764351207612 behavioral
(_unit VHDL(instruction_decoder_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764351207613 2025.11.28 11:33:27)
	(_source(\../src/instruction_decoder_tb.vhd\))
	(_parameters tan)
	(_code 85d28d8bd5d3d29286d197ded183868281838c83d3)
	(_ent
		(_time 1764125657868)
	)
	(_inst UUT 0 49(_ent . instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 3 0 33(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 34(_arch(_uni))))
		(_sig(_int rs_addr 4 0 35(_arch(_uni))))
		(_sig(_int rt_addr 4 0 36(_arch(_uni))))
		(_sig(_int rd_addr 4 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 5 0 38(_arch(_uni))))
		(_sig(_int is_r_type -1 0 39(_arch(_uni))))
		(_sig(_int is_i_type -1 0 40(_arch(_uni))))
		(_sig(_int alu_enable -1 0 41(_arch(_uni))))
		(_sig(_int mem_write -1 0 42(_arch(_uni))))
		(_sig(_int mem_read -1 0 43(_arch(_uni))))
		(_sig(_int reg_write -1 0 44(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 45(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)(5)(6)(7)(8)(9)(10)(11)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1953719636 543649385 1953721929 1952675186 544108393 1868784964 7497060)
		(1953719636 543649385 2035559762 540697968 543450209 741503524 812786720 1914970156 807936049 808595576 10545)
		(33686018 33751554 33686018 50463234)
		(131586)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6579297)
		(1869771333 1394621042 1819635560 1700929636 1949127200 6647929)
		(1869771333 1092631154 1931498828 1819635560 1700929636 1634624800 1684368482)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 6579564)
		(1953719636 543649385 2035559762 540697968 1953265005 863118368 1914970156 606088240 673198450 858880048 2699568)
		(50463234 50528770 33686018 50463234)
		(197122)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 1953265005)
		(1953719636 543649385 2035559762 540697968 543323507 741634596 812786720 1914970156 807936049 808727672 10545)
		(33686274 33686274 33686018 50463234)
		(131587)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6452595)
		(1953719636 543649385 2035559753 540697968 543777900 741372452 540029216 897069096 692138032)
		(50463490 33686018 33686018 33751555)
		(197123)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6906988)
		(1869771333 1394621042 1819635560 1700929636 1949124896 6647929)
		(33686018 33751555)
		(1869771333 1461729906 1735290738 1835886880 1634296933 1981834612 1702194273)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 543450476 544370534 6906988)
		(1953719636 543649385 2035559753 540697968 606103667 539767666 1110472752 2016421920 1110455094 41)
		(33751810 50528770 33686018 50528771)
		(131843)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 26739)
		(1869771333 1293957746 1919905125 1920409721 543519849 1970235507 1646290028 1852121189 1701601889 100)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1634953572 1684368482 1919903264 6845216)
		(1953719636 543649385 2035559753 540697968 606103660 539768434 1093695536 2016421920 1093678647 41)
		(50529026 33751810 33686018 33751555)
		(197379)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 26732)
		(1869771333 1293957746 1919905125 1701978233 1931502689 1819635560 1700929636 1634624800 1684368482)
		(1869771333 1293957746 1949134181 1701981551 1752375399 1684829551 543515168 1650552421 6579564)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 543450476 544370534 26732)
		(1868784964 544367972 1953719668 1868767347 1701605485 2188660)
	)
	(_model . behavioral 1 -1)
)
V 000051 55 3248          1764351419879 structural
(_unit VHDL(instruction_decoder 0 9(structural 0 31))
	(_version vf5)
	(_time 1764351419880 2025.11.28 11:36:59)
	(_source(\../src/instruction_decoder.vhd\))
	(_parameters tan)
	(_code aefcf2f9aef8f9b9aefdbcf5faa8ada9aaa8a7a8f8)
	(_ent
		(_time 1764351206090)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 1 0 14(_ent(_out))))
		(_port(_int rs_addr 1 0 15(_ent(_out))))
		(_port(_int rt_addr 1 0 16(_ent(_out))))
		(_port(_int rd_addr 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int immediate 2 0 18(_ent(_out))))
		(_port(_int is_r_type -1 0 21(_ent(_out))))
		(_port(_int is_i_type -1 0 22(_ent(_out))))
		(_port(_int alu_enable -1 0 23(_ent(_out))))
		(_port(_int mem_write -1 0 24(_ent(_out))))
		(_port(_int mem_read -1 0 25(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int mem_to_reg -1 0 27(_ent(_out))))
		(_sig(_int S2 -1 0 33(_arch(_uni))))
		(_sig(_int S1 -1 0 33(_arch(_uni))))
		(_sig(_int S0 -1 0 33(_arch(_uni))))
		(_sig(_int is_r_type_int -1 0 34(_arch(_uni))))
		(_sig(_int is_i_type_int -1 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((S2)(instruction(14))))(_simpleassign BUF)(_trgt(13))(_sens(0(14))))))
			(line__40(_arch 1 0 40(_assignment(_alias((S1)(instruction(13))))(_simpleassign BUF)(_trgt(14))(_sens(0(13))))))
			(line__41(_arch 2 0 41(_assignment(_alias((S0)(instruction(12))))(_simpleassign BUF)(_trgt(15))(_sens(0(12))))))
			(line__42(_arch 3 0 42(_assignment(_alias((opcode)(S2)(S1)(S0)))(_trgt(1))(_sens(13)(14)(15)))))
			(line__45(_arch 4 0 45(_assignment(_alias((rd_addr)(instruction(d_11_9))))(_trgt(4))(_sens(0(d_11_9))))))
			(line__46(_arch 5 0 46(_assignment(_alias((rs_addr)(instruction(d_8_6))))(_trgt(2))(_sens(0(d_8_6))))))
			(line__47(_arch 6 0 47(_assignment(_alias((rt_addr)(instruction(d_5_3))))(_trgt(3))(_sens(0(d_5_3))))))
			(line__52(_arch 7 0 52(_assignment(_alias((immediate)(instruction(d_7_0))))(_trgt(5))(_sens(0(d_7_0))))))
			(line__56(_arch 8 0 56(_assignment(_trgt(16))(_sens(13)(14)(15)))))
			(line__57(_arch 9 0 57(_assignment(_alias((is_r_type)(is_r_type_int)))(_simpleassign BUF)(_trgt(6))(_sens(16)))))
			(line__59(_arch 10 0 59(_assignment(_trgt(17))(_sens(13)(14)(15)))))
			(line__60(_arch 11 0 60(_assignment(_alias((is_i_type)(is_i_type_int)))(_simpleassign BUF)(_trgt(7))(_sens(17)))))
			(line__63(_arch 12 0 63(_assignment(_alias((alu_enable)(is_r_type_int)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__66(_arch 13 0 66(_assignment(_trgt(9))(_sens(13)(14)(15)))))
			(line__69(_arch 14 0 69(_assignment(_trgt(10))(_sens(13)(14)(15)))))
			(line__74(_arch 15 0 74(_assignment(_trgt(11))(_sens(13)(14)(15)(16)))))
			(line__80(_arch 16 0 80(_assignment(_trgt(12))(_sens(13)(14)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(14))(0(13))(0(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 17 -1)
)
I 000051 55 4950          1764354370044 behavioral
(_unit VHDL(instruction_decoder_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764354370045 2025.11.28 13:26:10)
	(_source(\../src/instruction_decoder_tb.vhd\))
	(_parameters tan)
	(_code 1b4f161c1c4d4c0c184f09404f1d181c1f1d121d4d)
	(_ent
		(_time 1764125657868)
	)
	(_inst UUT 0 49(_ent . instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 3 0 33(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 34(_arch(_uni))))
		(_sig(_int rs_addr 4 0 35(_arch(_uni))))
		(_sig(_int rt_addr 4 0 36(_arch(_uni))))
		(_sig(_int rd_addr 4 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 5 0 38(_arch(_uni))))
		(_sig(_int is_r_type -1 0 39(_arch(_uni))))
		(_sig(_int is_i_type -1 0 40(_arch(_uni))))
		(_sig(_int alu_enable -1 0 41(_arch(_uni))))
		(_sig(_int mem_write -1 0 42(_arch(_uni))))
		(_sig(_int mem_read -1 0 43(_arch(_uni))))
		(_sig(_int reg_write -1 0 44(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 45(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)(5)(6)(7)(8)(9)(10)(11)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1953719636 543649385 1953721929 1952675186 544108393 1868784964 7497060)
		(1953719636 543649385 2035559762 540697968 543450209 741503524 812786720 1914970156 807936049 808595576 10545)
		(33686018 33751554 33686018 50463234)
		(131586)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6579297)
		(1869771333 1394621042 1819635560 1700929636 1949127200 6647929)
		(1869771333 1092631154 1931498828 1819635560 1700929636 1634624800 1684368482)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 6579564)
		(1953719636 543649385 2035559762 540697968 1953265005 863118368 1914970156 606088240 673198450 858880048 2699568)
		(50463234 50528770 33686018 50463234)
		(197122)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 1953265005)
		(1953719636 543649385 2035559762 540697968 543323507 741634596 812786720 1914970156 807936049 808727672 10545)
		(33686274 33686274 33686018 50463234)
		(131587)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6452595)
		(1953719636 543649385 2035559753 540697968 543777900 741372452 540029216 897069096 692138032)
		(50463490 33686018 33686018 33751555)
		(197123)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6906988)
		(1869771333 1394621042 1819635560 1700929636 1949124896 6647929)
		(33686018 33751555)
		(1869771333 1461729906 1735290738 1835886880 1634296933 1981834612 1702194273)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 543450476 544370534 6906988)
		(1953719636 543649385 2035559753 540697968 606103667 539767666 1110472752 2016421920 1110455094 41)
		(33751810 50528770 33686018 50528771)
		(131843)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 26739)
		(1869771333 1293957746 1919905125 1920409721 543519849 1970235507 1646290028 1852121189 1701601889 100)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1634953572 1684368482 1919903264 6845216)
		(1953719636 543649385 2035559753 540697968 606103660 539768434 1093695536 2016421920 1093678647 41)
		(50529026 33751810 33686018 33751555)
		(197379)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 26732)
		(1869771333 1293957746 1919905125 1701978233 1931502689 1819635560 1700929636 1634624800 1684368482)
		(1869771333 1293957746 1949134181 1701981551 1752375399 1684829551 543515168 1650552421 6579564)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 543450476 544370534 26732)
		(1868784964 544367972 1953719668 1868767347 1701605485 2188660)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 3248          1764354370099 structural
(_unit VHDL(instruction_decoder 0 9(structural 0 31))
	(_version vf5)
	(_time 1764354370100 2025.11.28 13:26:10)
	(_source(\../src/instruction_decoder.vhd\))
	(_parameters tan)
	(_code 5a0e57595e0c0d4d5a0948010e5c595d5e5c535c0c)
	(_ent
		(_time 1764351206090)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 1 0 14(_ent(_out))))
		(_port(_int rs_addr 1 0 15(_ent(_out))))
		(_port(_int rt_addr 1 0 16(_ent(_out))))
		(_port(_int rd_addr 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int immediate 2 0 18(_ent(_out))))
		(_port(_int is_r_type -1 0 21(_ent(_out))))
		(_port(_int is_i_type -1 0 22(_ent(_out))))
		(_port(_int alu_enable -1 0 23(_ent(_out))))
		(_port(_int mem_write -1 0 24(_ent(_out))))
		(_port(_int mem_read -1 0 25(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int mem_to_reg -1 0 27(_ent(_out))))
		(_sig(_int S2 -1 0 33(_arch(_uni))))
		(_sig(_int S1 -1 0 33(_arch(_uni))))
		(_sig(_int S0 -1 0 33(_arch(_uni))))
		(_sig(_int is_r_type_int -1 0 34(_arch(_uni))))
		(_sig(_int is_i_type_int -1 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((S2)(instruction(14))))(_simpleassign BUF)(_trgt(13))(_sens(0(14))))))
			(line__40(_arch 1 0 40(_assignment(_alias((S1)(instruction(13))))(_simpleassign BUF)(_trgt(14))(_sens(0(13))))))
			(line__41(_arch 2 0 41(_assignment(_alias((S0)(instruction(12))))(_simpleassign BUF)(_trgt(15))(_sens(0(12))))))
			(line__42(_arch 3 0 42(_assignment(_alias((opcode)(S2)(S1)(S0)))(_trgt(1))(_sens(13)(14)(15)))))
			(line__45(_arch 4 0 45(_assignment(_alias((rd_addr)(instruction(d_11_9))))(_trgt(4))(_sens(0(d_11_9))))))
			(line__46(_arch 5 0 46(_assignment(_alias((rs_addr)(instruction(d_8_6))))(_trgt(2))(_sens(0(d_8_6))))))
			(line__47(_arch 6 0 47(_assignment(_alias((rt_addr)(instruction(d_5_3))))(_trgt(3))(_sens(0(d_5_3))))))
			(line__52(_arch 7 0 52(_assignment(_alias((immediate)(instruction(d_7_0))))(_trgt(5))(_sens(0(d_7_0))))))
			(line__56(_arch 8 0 56(_assignment(_trgt(16))(_sens(13)(14)(15)))))
			(line__57(_arch 9 0 57(_assignment(_alias((is_r_type)(is_r_type_int)))(_simpleassign BUF)(_trgt(6))(_sens(16)))))
			(line__59(_arch 10 0 59(_assignment(_trgt(17))(_sens(13)(14)(15)))))
			(line__60(_arch 11 0 60(_assignment(_alias((is_i_type)(is_i_type_int)))(_simpleassign BUF)(_trgt(7))(_sens(17)))))
			(line__63(_arch 12 0 63(_assignment(_alias((alu_enable)(is_r_type_int)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__66(_arch 13 0 66(_assignment(_trgt(9))(_sens(13)(14)(15)))))
			(line__69(_arch 14 0 69(_assignment(_trgt(10))(_sens(13)(14)(15)))))
			(line__74(_arch 15 0 74(_assignment(_trgt(11))(_sens(13)(14)(15)(16)))))
			(line__80(_arch 16 0 80(_assignment(_trgt(12))(_sens(13)(14)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(14))(0(13))(0(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 17 -1)
)
I 000051 55 4950          1764357916513 behavioral
(_unit VHDL(instruction_decoder_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764357916514 2025.11.28 14:25:16)
	(_source(\../src/instruction_decoder_tb.vhd\))
	(_parameters tan)
	(_code 80d2888ed5d6d79783d492dbd486838784868986d6)
	(_ent
		(_time 1764125657868)
	)
	(_inst UUT 0 49(_ent . instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 3 0 33(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 34(_arch(_uni))))
		(_sig(_int rs_addr 4 0 35(_arch(_uni))))
		(_sig(_int rt_addr 4 0 36(_arch(_uni))))
		(_sig(_int rd_addr 4 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 5 0 38(_arch(_uni))))
		(_sig(_int is_r_type -1 0 39(_arch(_uni))))
		(_sig(_int is_i_type -1 0 40(_arch(_uni))))
		(_sig(_int alu_enable -1 0 41(_arch(_uni))))
		(_sig(_int mem_write -1 0 42(_arch(_uni))))
		(_sig(_int mem_read -1 0 43(_arch(_uni))))
		(_sig(_int reg_write -1 0 44(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 45(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)(5)(6)(7)(8)(9)(10)(11)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1953719636 543649385 1953721929 1952675186 544108393 1868784964 7497060)
		(1953719636 543649385 2035559762 540697968 543450209 741503524 812786720 1914970156 807936049 808595576 10545)
		(33686018 33751554 33686018 50463234)
		(131586)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6579297)
		(1869771333 1394621042 1819635560 1700929636 1949127200 6647929)
		(1869771333 1092631154 1931498828 1819635560 1700929636 1634624800 1684368482)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 6579564)
		(1953719636 543649385 2035559762 540697968 1953265005 863118368 1914970156 606088240 673198450 858880048 2699568)
		(50463234 50528770 33686018 50463234)
		(197122)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 1953265005)
		(1953719636 543649385 2035559762 540697968 543323507 741634596 812786720 1914970156 807936049 808727672 10545)
		(33686274 33686274 33686018 50463234)
		(131587)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6452595)
		(1953719636 543649385 2035559753 540697968 543777900 741372452 540029216 897069096 692138032)
		(50463490 33686018 33686018 33751555)
		(197123)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6906988)
		(1869771333 1394621042 1819635560 1700929636 1949124896 6647929)
		(33686018 33751555)
		(1869771333 1461729906 1735290738 1835886880 1634296933 1981834612 1702194273)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 543450476 544370534 6906988)
		(1953719636 543649385 2035559753 540697968 606103667 539767666 1110472752 2016421920 1110455094 41)
		(33751810 50528770 33686018 50528771)
		(131843)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 26739)
		(1869771333 1293957746 1919905125 1920409721 543519849 1970235507 1646290028 1852121189 1701601889 100)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1634953572 1684368482 1919903264 6845216)
		(1953719636 543649385 2035559753 540697968 606103660 539768434 1093695536 2016421920 1093678647 41)
		(50529026 33751810 33686018 33751555)
		(197379)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 26732)
		(1869771333 1293957746 1919905125 1701978233 1931502689 1819635560 1700929636 1634624800 1684368482)
		(1869771333 1293957746 1949134181 1701981551 1752375399 1684829551 543515168 1650552421 6579564)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 543450476 544370534 26732)
		(1868784964 544367972 1953719668 1868767347 1701605485 2188660)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 3330          1764357932286 structural
(_unit VHDL(instruction_decoder 0 9(structural 0 31))
	(_version vf5)
	(_time 1764357932287 2025.11.28 14:25:32)
	(_source(\../src/instruction_decoder.vhd\))
	(_parameters tan)
	(_code 25237a21757372322576377e7123262221232c2373)
	(_ent
		(_time 1764357932284)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int rs_addr 2 0 15(_ent(_out))))
		(_port(_int rt_addr 2 0 16(_ent(_out))))
		(_port(_int rd_addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int immediate 3 0 18(_ent(_out))))
		(_port(_int is_r_type -1 0 21(_ent(_out))))
		(_port(_int is_i_type -1 0 22(_ent(_out))))
		(_port(_int alu_enable -1 0 23(_ent(_out))))
		(_port(_int mem_write -1 0 24(_ent(_out))))
		(_port(_int mem_read -1 0 25(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int mem_to_reg -1 0 27(_ent(_out))))
		(_sig(_int S2 -1 0 33(_arch(_uni))))
		(_sig(_int S1 -1 0 33(_arch(_uni))))
		(_sig(_int S0 -1 0 33(_arch(_uni))))
		(_sig(_int is_r_type_int -1 0 34(_arch(_uni))))
		(_sig(_int is_i_type_int -1 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((S2)(instruction(14))))(_simpleassign BUF)(_trgt(13))(_sens(0(14))))))
			(line__40(_arch 1 0 40(_assignment(_alias((S1)(instruction(13))))(_simpleassign BUF)(_trgt(14))(_sens(0(13))))))
			(line__41(_arch 2 0 41(_assignment(_alias((S0)(instruction(12))))(_simpleassign BUF)(_trgt(15))(_sens(0(12))))))
			(line__42(_arch 3 0 42(_assignment(_alias((opcode)(S2)(S1)(S0)))(_trgt(1))(_sens(13)(14)(15)))))
			(line__45(_arch 4 0 45(_assignment(_alias((rd_addr)(instruction(d_11_8))))(_trgt(4))(_sens(0(d_11_8))))))
			(line__46(_arch 5 0 46(_assignment(_alias((rs_addr)(instruction(d_7_4))))(_trgt(2))(_sens(0(d_7_4))))))
			(line__47(_arch 6 0 47(_assignment(_alias((rt_addr)(instruction(d_3_0))))(_trgt(3))(_sens(0(d_3_0))))))
			(line__52(_arch 7 0 52(_assignment(_alias((immediate)(instruction(d_7_0))))(_trgt(5))(_sens(0(d_7_0))))))
			(line__56(_arch 8 0 56(_assignment(_trgt(16))(_sens(13)(14)(15)))))
			(line__57(_arch 9 0 57(_assignment(_alias((is_r_type)(is_r_type_int)))(_simpleassign BUF)(_trgt(6))(_sens(16)))))
			(line__59(_arch 10 0 59(_assignment(_trgt(17))(_sens(13)(14)(15)))))
			(line__60(_arch 11 0 60(_assignment(_alias((is_i_type)(is_i_type_int)))(_simpleassign BUF)(_trgt(7))(_sens(17)))))
			(line__63(_arch 12 0 63(_assignment(_alias((alu_enable)(is_r_type_int)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__66(_arch 13 0 66(_assignment(_trgt(9))(_sens(13)(14)(15)))))
			(line__69(_arch 14 0 69(_assignment(_trgt(10))(_sens(13)(14)(15)))))
			(line__74(_arch 15 0 74(_assignment(_trgt(11))(_sens(13)(14)(15)(16)))))
			(line__80(_arch 16 0 80(_assignment(_trgt(12))(_sens(13)(14)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(14))(0(13))(0(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 17 -1)
)
I 000051 55 3330          1764357974300 structural
(_unit VHDL(instruction_decoder 0 9(structural 0 31))
	(_version vf5)
	(_time 1764357974301 2025.11.28 14:26:14)
	(_source(\../src/instruction_decoder.vhd\))
	(_parameters tan)
	(_code 35613f30656362223566276e6133363231333c3363)
	(_ent
		(_time 1764357932283)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int rs_addr 2 0 15(_ent(_out))))
		(_port(_int rt_addr 2 0 16(_ent(_out))))
		(_port(_int rd_addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int immediate 3 0 18(_ent(_out))))
		(_port(_int is_r_type -1 0 21(_ent(_out))))
		(_port(_int is_i_type -1 0 22(_ent(_out))))
		(_port(_int alu_enable -1 0 23(_ent(_out))))
		(_port(_int mem_write -1 0 24(_ent(_out))))
		(_port(_int mem_read -1 0 25(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int mem_to_reg -1 0 27(_ent(_out))))
		(_sig(_int S2 -1 0 33(_arch(_uni))))
		(_sig(_int S1 -1 0 33(_arch(_uni))))
		(_sig(_int S0 -1 0 33(_arch(_uni))))
		(_sig(_int is_r_type_int -1 0 34(_arch(_uni))))
		(_sig(_int is_i_type_int -1 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((S2)(instruction(14))))(_simpleassign BUF)(_trgt(13))(_sens(0(14))))))
			(line__40(_arch 1 0 40(_assignment(_alias((S1)(instruction(13))))(_simpleassign BUF)(_trgt(14))(_sens(0(13))))))
			(line__41(_arch 2 0 41(_assignment(_alias((S0)(instruction(12))))(_simpleassign BUF)(_trgt(15))(_sens(0(12))))))
			(line__42(_arch 3 0 42(_assignment(_alias((opcode)(S2)(S1)(S0)))(_trgt(1))(_sens(13)(14)(15)))))
			(line__45(_arch 4 0 45(_assignment(_alias((rd_addr)(instruction(d_11_8))))(_trgt(4))(_sens(0(d_11_8))))))
			(line__46(_arch 5 0 46(_assignment(_alias((rs_addr)(instruction(d_7_4))))(_trgt(2))(_sens(0(d_7_4))))))
			(line__47(_arch 6 0 47(_assignment(_alias((rt_addr)(instruction(d_3_0))))(_trgt(3))(_sens(0(d_3_0))))))
			(line__52(_arch 7 0 52(_assignment(_alias((immediate)(instruction(d_7_0))))(_trgt(5))(_sens(0(d_7_0))))))
			(line__56(_arch 8 0 56(_assignment(_trgt(16))(_sens(13)(14)(15)))))
			(line__57(_arch 9 0 57(_assignment(_alias((is_r_type)(is_r_type_int)))(_simpleassign BUF)(_trgt(6))(_sens(16)))))
			(line__59(_arch 10 0 59(_assignment(_trgt(17))(_sens(13)(14)(15)))))
			(line__60(_arch 11 0 60(_assignment(_alias((is_i_type)(is_i_type_int)))(_simpleassign BUF)(_trgt(7))(_sens(17)))))
			(line__63(_arch 12 0 63(_assignment(_alias((alu_enable)(is_r_type_int)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__66(_arch 13 0 66(_assignment(_trgt(9))(_sens(13)(14)(15)))))
			(line__69(_arch 14 0 69(_assignment(_trgt(10))(_sens(13)(14)(15)))))
			(line__74(_arch 15 0 74(_assignment(_trgt(11))(_sens(13)(14)(15)(16)))))
			(line__80(_arch 16 0 80(_assignment(_trgt(12))(_sens(13)(14)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(14))(0(13))(0(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 17 -1)
)
I 000051 55 3330          1764357994824 structural
(_unit VHDL(instruction_decoder 0 9(structural 0 31))
	(_version vf5)
	(_time 1764357994825 2025.11.28 14:26:34)
	(_source(\../src/instruction_decoder.vhd\))
	(_parameters tan)
	(_code 686e6268353e3f7f683b7a333c6e6b6f6c6e616e3e)
	(_ent
		(_time 1764357932283)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int rs_addr 2 0 15(_ent(_out))))
		(_port(_int rt_addr 2 0 16(_ent(_out))))
		(_port(_int rd_addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int immediate 3 0 18(_ent(_out))))
		(_port(_int is_r_type -1 0 21(_ent(_out))))
		(_port(_int is_i_type -1 0 22(_ent(_out))))
		(_port(_int alu_enable -1 0 23(_ent(_out))))
		(_port(_int mem_write -1 0 24(_ent(_out))))
		(_port(_int mem_read -1 0 25(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int mem_to_reg -1 0 27(_ent(_out))))
		(_sig(_int S2 -1 0 33(_arch(_uni))))
		(_sig(_int S1 -1 0 33(_arch(_uni))))
		(_sig(_int S0 -1 0 33(_arch(_uni))))
		(_sig(_int is_r_type_int -1 0 34(_arch(_uni))))
		(_sig(_int is_i_type_int -1 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((S2)(instruction(14))))(_simpleassign BUF)(_trgt(13))(_sens(0(14))))))
			(line__40(_arch 1 0 40(_assignment(_alias((S1)(instruction(13))))(_simpleassign BUF)(_trgt(14))(_sens(0(13))))))
			(line__41(_arch 2 0 41(_assignment(_alias((S0)(instruction(12))))(_simpleassign BUF)(_trgt(15))(_sens(0(12))))))
			(line__42(_arch 3 0 42(_assignment(_alias((opcode)(S2)(S1)(S0)))(_trgt(1))(_sens(13)(14)(15)))))
			(line__45(_arch 4 0 45(_assignment(_alias((rd_addr)(instruction(d_11_8))))(_trgt(4))(_sens(0(d_11_8))))))
			(line__46(_arch 5 0 46(_assignment(_alias((rs_addr)(instruction(d_7_4))))(_trgt(2))(_sens(0(d_7_4))))))
			(line__47(_arch 6 0 47(_assignment(_alias((rt_addr)(instruction(d_3_0))))(_trgt(3))(_sens(0(d_3_0))))))
			(line__52(_arch 7 0 52(_assignment(_alias((immediate)(instruction(d_7_0))))(_trgt(5))(_sens(0(d_7_0))))))
			(line__56(_arch 8 0 56(_assignment(_trgt(16))(_sens(13)(14)(15)))))
			(line__57(_arch 9 0 57(_assignment(_alias((is_r_type)(is_r_type_int)))(_simpleassign BUF)(_trgt(6))(_sens(16)))))
			(line__59(_arch 10 0 59(_assignment(_trgt(17))(_sens(13)(14)(15)))))
			(line__60(_arch 11 0 60(_assignment(_alias((is_i_type)(is_i_type_int)))(_simpleassign BUF)(_trgt(7))(_sens(17)))))
			(line__63(_arch 12 0 63(_assignment(_alias((alu_enable)(is_r_type_int)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__66(_arch 13 0 66(_assignment(_trgt(9))(_sens(13)(14)(15)))))
			(line__69(_arch 14 0 69(_assignment(_trgt(10))(_sens(13)(14)(15)))))
			(line__74(_arch 15 0 74(_assignment(_trgt(11))(_sens(13)(14)(15)(16)))))
			(line__80(_arch 16 0 80(_assignment(_trgt(12))(_sens(13)(14)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(14))(0(13))(0(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 17 -1)
)
I 000051 55 3330          1764358015957 structural
(_unit VHDL(instruction_decoder 0 9(structural 0 31))
	(_version vf5)
	(_time 1764358015958 2025.11.28 14:26:55)
	(_source(\../src/instruction_decoder.vhd\))
	(_parameters tan)
	(_code fdfef1adfcabaaeafdaeefa6a9fbfefaf9fbf4fbab)
	(_ent
		(_time 1764357932283)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int rs_addr 2 0 15(_ent(_out))))
		(_port(_int rt_addr 2 0 16(_ent(_out))))
		(_port(_int rd_addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int immediate 3 0 18(_ent(_out))))
		(_port(_int is_r_type -1 0 21(_ent(_out))))
		(_port(_int is_i_type -1 0 22(_ent(_out))))
		(_port(_int alu_enable -1 0 23(_ent(_out))))
		(_port(_int mem_write -1 0 24(_ent(_out))))
		(_port(_int mem_read -1 0 25(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int mem_to_reg -1 0 27(_ent(_out))))
		(_sig(_int S2 -1 0 33(_arch(_uni))))
		(_sig(_int S1 -1 0 33(_arch(_uni))))
		(_sig(_int S0 -1 0 33(_arch(_uni))))
		(_sig(_int is_r_type_int -1 0 34(_arch(_uni))))
		(_sig(_int is_i_type_int -1 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((S2)(instruction(14))))(_simpleassign BUF)(_trgt(13))(_sens(0(14))))))
			(line__40(_arch 1 0 40(_assignment(_alias((S1)(instruction(13))))(_simpleassign BUF)(_trgt(14))(_sens(0(13))))))
			(line__41(_arch 2 0 41(_assignment(_alias((S0)(instruction(12))))(_simpleassign BUF)(_trgt(15))(_sens(0(12))))))
			(line__42(_arch 3 0 42(_assignment(_alias((opcode)(S2)(S1)(S0)))(_trgt(1))(_sens(13)(14)(15)))))
			(line__45(_arch 4 0 45(_assignment(_alias((rd_addr)(instruction(d_11_8))))(_trgt(4))(_sens(0(d_11_8))))))
			(line__46(_arch 5 0 46(_assignment(_alias((rs_addr)(instruction(d_7_4))))(_trgt(2))(_sens(0(d_7_4))))))
			(line__47(_arch 6 0 47(_assignment(_alias((rt_addr)(instruction(d_3_0))))(_trgt(3))(_sens(0(d_3_0))))))
			(line__52(_arch 7 0 52(_assignment(_alias((immediate)(instruction(d_7_0))))(_trgt(5))(_sens(0(d_7_0))))))
			(line__56(_arch 8 0 56(_assignment(_trgt(16))(_sens(13)(14)(15)))))
			(line__57(_arch 9 0 57(_assignment(_alias((is_r_type)(is_r_type_int)))(_simpleassign BUF)(_trgt(6))(_sens(16)))))
			(line__59(_arch 10 0 59(_assignment(_trgt(17))(_sens(13)(14)(15)))))
			(line__60(_arch 11 0 60(_assignment(_alias((is_i_type)(is_i_type_int)))(_simpleassign BUF)(_trgt(7))(_sens(17)))))
			(line__63(_arch 12 0 63(_assignment(_alias((alu_enable)(is_r_type_int)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__66(_arch 13 0 66(_assignment(_trgt(9))(_sens(13)(14)(15)))))
			(line__69(_arch 14 0 69(_assignment(_trgt(10))(_sens(13)(14)(15)))))
			(line__74(_arch 15 0 74(_assignment(_trgt(11))(_sens(13)(14)(15)(16)))))
			(line__80(_arch 16 0 80(_assignment(_trgt(12))(_sens(13)(14)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(14))(0(13))(0(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 17 -1)
)
V 000051 55 3330          1764358090799 structural
(_unit VHDL(instruction_decoder 0 9(structural 0 31))
	(_version vf5)
	(_time 1764358090800 2025.11.28 14:28:10)
	(_source(\../src/instruction_decoder.vhd\))
	(_parameters tan)
	(_code 4948114b151f1e5e491a5b121d4f4a4e4d4f404f1f)
	(_ent
		(_time 1764357932283)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1((_dto i 3 i 0)))))
		(_port(_int rs_addr 2 0 15(_ent(_out))))
		(_port(_int rt_addr 2 0 16(_ent(_out))))
		(_port(_int rd_addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int immediate 3 0 18(_ent(_out))))
		(_port(_int is_r_type -1 0 21(_ent(_out))))
		(_port(_int is_i_type -1 0 22(_ent(_out))))
		(_port(_int alu_enable -1 0 23(_ent(_out))))
		(_port(_int mem_write -1 0 24(_ent(_out))))
		(_port(_int mem_read -1 0 25(_ent(_out))))
		(_port(_int reg_write -1 0 26(_ent(_out))))
		(_port(_int mem_to_reg -1 0 27(_ent(_out))))
		(_sig(_int S2 -1 0 33(_arch(_uni))))
		(_sig(_int S1 -1 0 33(_arch(_uni))))
		(_sig(_int S0 -1 0 33(_arch(_uni))))
		(_sig(_int is_r_type_int -1 0 34(_arch(_uni))))
		(_sig(_int is_i_type_int -1 0 35(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((S2)(instruction(14))))(_simpleassign BUF)(_trgt(13))(_sens(0(14))))))
			(line__40(_arch 1 0 40(_assignment(_alias((S1)(instruction(13))))(_simpleassign BUF)(_trgt(14))(_sens(0(13))))))
			(line__41(_arch 2 0 41(_assignment(_alias((S0)(instruction(12))))(_simpleassign BUF)(_trgt(15))(_sens(0(12))))))
			(line__42(_arch 3 0 42(_assignment(_alias((opcode)(S2)(S1)(S0)))(_trgt(1))(_sens(13)(14)(15)))))
			(line__45(_arch 4 0 45(_assignment(_alias((rd_addr)(instruction(d_11_8))))(_trgt(4))(_sens(0(d_11_8))))))
			(line__46(_arch 5 0 46(_assignment(_alias((rs_addr)(instruction(d_7_4))))(_trgt(2))(_sens(0(d_7_4))))))
			(line__47(_arch 6 0 47(_assignment(_alias((rt_addr)(instruction(d_3_0))))(_trgt(3))(_sens(0(d_3_0))))))
			(line__52(_arch 7 0 52(_assignment(_alias((immediate)(instruction(d_7_0))))(_trgt(5))(_sens(0(d_7_0))))))
			(line__56(_arch 8 0 56(_assignment(_trgt(16))(_sens(13)(14)(15)))))
			(line__57(_arch 9 0 57(_assignment(_alias((is_r_type)(is_r_type_int)))(_simpleassign BUF)(_trgt(6))(_sens(16)))))
			(line__59(_arch 10 0 59(_assignment(_trgt(17))(_sens(13)(14)(15)))))
			(line__60(_arch 11 0 60(_assignment(_alias((is_i_type)(is_i_type_int)))(_simpleassign BUF)(_trgt(7))(_sens(17)))))
			(line__63(_arch 12 0 63(_assignment(_alias((alu_enable)(is_r_type_int)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__66(_arch 13 0 66(_assignment(_trgt(9))(_sens(13)(14)(15)))))
			(line__69(_arch 14 0 69(_assignment(_trgt(10))(_sens(13)(14)(15)))))
			(line__74(_arch 15 0 74(_assignment(_trgt(11))(_sens(13)(14)(15)(16)))))
			(line__80(_arch 16 0 80(_assignment(_trgt(12))(_sens(13)(14)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(14))(0(13))(0(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 17 -1)
)
V 000051 55 5115          1764358111485 behavioral
(_unit VHDL(instruction_decoder_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764358111486 2025.11.28 14:28:31)
	(_source(\../src/instruction_decoder_tb.vhd\))
	(_parameters tan)
	(_code 194c421e454f4e0e1a4d0b424d1f1a1e1d1f101f4f)
	(_ent
		(_time 1764125657868)
	)
	(_inst UUT 0 49(_ent . instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 4 0 33(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 5 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int rs_addr 6 0 35(_arch(_uni))))
		(_sig(_int rt_addr 6 0 36(_arch(_uni))))
		(_sig(_int rd_addr 6 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 7 0 38(_arch(_uni))))
		(_sig(_int is_r_type -1 0 39(_arch(_uni))))
		(_sig(_int is_i_type -1 0 40(_arch(_uni))))
		(_sig(_int alu_enable -1 0 41(_arch(_uni))))
		(_sig(_int mem_write -1 0 42(_arch(_uni))))
		(_sig(_int mem_read -1 0 43(_arch(_uni))))
		(_sig(_int reg_write -1 0 44(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 45(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)(5)(6)(7)(8)(9)(10)(11)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1953719636 543649385 1953721929 1952675186 544108393 1868784964 7497060)
		(1953719636 543649385 2035559762 540697968 543450209 741503524 812786720 1914970156 807936049 808595576 10545)
		(33686018 33751554 33686018 50463234)
		(131586)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6579297)
		(1869771333 1394621042 1819635560 1700929636 1949127200 6647929)
		(1869771333 1092631154 1931498828 1819635560 1700929636 1634624800 1684368482)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 6579564)
		(1953719636 543649385 2035559762 540697968 1953265005 863118368 1914970156 606088240 673198450 858880048 2699568)
		(50463234 50528770 33686018 50463234)
		(197122)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 1953265005)
		(1953719636 543649385 2035559762 540697968 543323507 741634596 812786720 1914970156 807936049 808727672 10545)
		(33686274 33686274 33686018 50463234)
		(131587)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6452595)
		(1953719636 543649385 2035559753 540697968 543777900 741372452 540029216 897069096 692138032)
		(50463490 33686018 33686018 33751555)
		(197123)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 6906988)
		(1869771333 1394621042 1819635560 1700929636 1949124896 6647929)
		(33686018 33751555)
		(1869771333 1461729906 1735290738 1835886880 1634296933 1981834612 1702194273)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 543450476 544370534 6906988)
		(1953719636 543649385 2035559753 540697968 606103667 539767666 1110472752 2016421920 1110455094 41)
		(33751810 50528770 33686018 50528771)
		(131843)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 26739)
		(1869771333 1293957746 1919905125 1920409721 543519849 1970235507 1646290028 1852121189 1701601889 100)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1634953572 1684368482 1919903264 6845216)
		(1953719636 543649385 2035559753 540697968 606103660 539768434 1093695536 2016421920 1093678647 41)
		(50529026 33751810 33686018 33751555)
		(197379)
		(1869771333 1461729906 1735290738 1668312864 543515759 544370534 26732)
		(1869771333 1293957746 1919905125 1701978233 1931502689 1819635560 1700929636 1634624800 1684368482)
		(1869771333 1293957746 1949134181 1701981551 1752375399 1684829551 543515168 1650552421 6579564)
		(1869771333 1377843826 1936287589 544367988 1953067639 1752375397 1684829551 543515168 1650552421 543450476 544370534 26732)
		(1868784964 544367972 1953719668 1868767347 1701605485 2188660)
	)
	(_model . behavioral 1 -1)
)
