- status: 0 - openlane design prep
  runtime_s: 5.26
  runtime_ts: 0h0m5s262ms
- status: 1 - synthesis - yosys
  runtime_s: 1.33
  runtime_ts: 0h0m1s328ms
- status: 2 - sta - openroad
  runtime_s: 0.42
  runtime_ts: 0h0m0s423ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.64
  runtime_ts: 0h0m0s636ms
- status: 4 - ioplace - openroad
  runtime_s: 0.49
  runtime_ts: 0h0m0s487ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.46
  runtime_ts: 0h0m0s458ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.45
  runtime_ts: 0h0m0s453ms
- status: 7 - global placement - openroad
  runtime_s: 0.63
  runtime_ts: 0h0m0s630ms
- status: 8 - sta - openroad
  runtime_s: 0.42
  runtime_ts: 0h0m0s421ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 1.21
  runtime_ts: 0h0m1s211ms
- status: 10 - detailed placement - openroad
  runtime_s: 0.43
  runtime_ts: 0h0m0s434ms
- status: 11 - sta - openroad
  runtime_s: 0.48
  runtime_ts: 0h0m0s478ms
- status: 12 - cts - openroad
  runtime_s: 26.43
  runtime_ts: 0h0m26s426ms
- status: 13 - sta - openroad
  runtime_s: 0.42
  runtime_ts: 0h0m0s418ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 1.14
  runtime_ts: 0h0m1s137ms
- status: 15 - resizer design optimizations - openroad
  runtime_s: 1.27
  runtime_ts: 0h0m1s266ms
- status: 16 - sta - openroad
  runtime_s: 0.38
  runtime_ts: 0h0m0s376ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 1.11
  runtime_ts: 0h0m1s106ms
- status: 18 - sta - openroad
  runtime_s: 0.41
  runtime_ts: 0h0m0s412ms
- status: 20 - write verilog - openroad
  runtime_s: 0.36
  runtime_ts: 0h0m0s365ms
- status: 21 - sta - openroad
  runtime_s: 0.38
  runtime_ts: 0h0m0s377ms
- status: 21 - global routing - openroad
  runtime_s: 0.38
  runtime_ts: 0h0m0s377ms
- status: 22 - fill insertion - openroad
  runtime_s: 0.48
  runtime_ts: 0h0m0s482ms
- status: 23 - detailed_routing - openroad
  runtime_s: 3.37
  runtime_ts: 0h0m3s366ms
- status: 24 - wire lengths - openlane
  runtime_s: 0.32
  runtime_ts: 0h0m0s316ms
- status: 25 - parasitics extraction - openroad
  runtime_s: 0.59
  runtime_ts: 0h0m0s590ms
- status: 26 - sta - openroad
  runtime_s: 1.12
  runtime_ts: 0h0m1s121ms
- status: 27 - parasitics extraction - openroad
  runtime_s: 0.52
  runtime_ts: 0h0m0s515ms
- status: 28 - sta - openroad
  runtime_s: 0.88
  runtime_ts: 0h0m0s878ms
- status: 29 - parasitics extraction - openroad
  runtime_s: 0.48
  runtime_ts: 0h0m0s478ms
- status: 30 - sta - openroad
  runtime_s: 0.83
  runtime_ts: 0h0m0s826ms
- status: 31 - sta - openroad
  runtime_s: 0.45
  runtime_ts: 0h0m0s451ms
- status: 32 - ir drop report - openroad
  runtime_s: 0.4
  runtime_ts: 0h0m0s399ms
- status: 33 - gdsii - magic
  runtime_s: 0.84
  runtime_ts: 0h0m0s838ms
- status: 33 - lef - magic
  runtime_s: 0.49
  runtime_ts: 0h0m0s490ms
- status: 34 - gdsii - klayout
  runtime_s: 0.73
  runtime_ts: 0h0m0s726ms
- status: 35 - xor - klayout
  runtime_s: 0.42
  runtime_ts: 0h0m0s418ms
- status: 36 - spice extraction - magic
  runtime_s: 0.41
  runtime_ts: 0h0m0s408ms
- status: 38 - write verilog - openroad
  runtime_s: 0.51
  runtime_ts: 0h0m0s513ms
- status: 38 - write powered verilog - openlane
  runtime_s: 0.59
  runtime_ts: 0h0m0s595ms
- status: 39 - lvs - netgen
  runtime_s: 0.15
  runtime_ts: 0h0m0s149ms
- status: 40 - drc - magic
  runtime_s: 1.01
  runtime_ts: 0h0m1s8ms
- status: 41 - antenna check - openroad
  runtime_s: 0.54
  runtime_ts: 0h0m0s541ms
- status: 42 - erc - circuit validity checker
  runtime_s: 0.13
  runtime_ts: 0h0m0s134ms
---
- status: routed
  runtime_s: 51.0
  runtime_ts: 0h0m51s0ms
- status: flow completed
  runtime_s: 64.0
  runtime_ts: 0h1m4s0ms
