
led.elf:     file format elf32-littlearm

Disassembly of section .text:

00000000 <_start>:
   0:	e3a00453 	mov	r0, #1392508928	; 0x53000000
   4:	e3a01000 	mov	r1, #0	; 0x0
   8:	e5801000 	str	r1, [r0]
   c:	e3a01000 	mov	r1, #0	; 0x0
  10:	e5910000 	ldr	r0, [r1]
  14:	e5811000 	str	r1, [r1]
  18:	e5912000 	ldr	r2, [r1]
  1c:	e1510002 	cmp	r1, r2
  20:	e59fd00c 	ldr	sp, [pc, #12]	; 34 <.text+0x34>
  24:	03a0da01 	moveq	sp, #4096	; 0x1000
  28:	05810000 	streq	r0, [r1]
  2c:	eb00000d 	bl	68 <main>

00000030 <halt>:
  30:	eafffffe 	b	30 <halt>
  34:	40001000 	andmi	r1, r0, r0

00000038 <delay>:
  38:	e1a0c00d 	mov	ip, sp
  3c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
  40:	e24cb004 	sub	fp, ip, #4	; 0x4
  44:	e24dd004 	sub	sp, sp, #4	; 0x4
  48:	e50b0010 	str	r0, [fp, #-16]
  4c:	e51b3010 	ldr	r3, [fp, #-16]
  50:	e2433001 	sub	r3, r3, #1	; 0x1
  54:	e50b3010 	str	r3, [fp, #-16]
  58:	e3730001 	cmn	r3, #1	; 0x1
  5c:	0a000000 	beq	64 <delay+0x2c>
  60:	eafffff9 	b	4c <delay+0x14>
  64:	e89da808 	ldmia	sp, {r3, fp, sp, pc}

00000068 <main>:
  68:	e1a0c00d 	mov	ip, sp
  6c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
  70:	e24cb004 	sub	fp, ip, #4	; 0x4
  74:	e24dd008 	sub	sp, sp, #8	; 0x8
  78:	e3a03000 	mov	r3, #0	; 0x0
  7c:	e50b3010 	str	r3, [fp, #-16]
  80:	e3a02456 	mov	r2, #1442840576	; 0x56000000
  84:	e2822050 	add	r2, r2, #80	; 0x50
  88:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  8c:	e2833050 	add	r3, r3, #80	; 0x50
  90:	e5933000 	ldr	r3, [r3]
  94:	e3c33c3f 	bic	r3, r3, #16128	; 0x3f00
  98:	e5823000 	str	r3, [r2]
  9c:	e3a02456 	mov	r2, #1442840576	; 0x56000000
  a0:	e2822050 	add	r2, r2, #80	; 0x50
  a4:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  a8:	e2833050 	add	r3, r3, #80	; 0x50
  ac:	e5933000 	ldr	r3, [r3]
  b0:	e3833c15 	orr	r3, r3, #5376	; 0x1500
  b4:	e5823000 	str	r3, [r2]
  b8:	e3a02456 	mov	r2, #1442840576	; 0x56000000
  bc:	e2822054 	add	r2, r2, #84	; 0x54
  c0:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  c4:	e2833054 	add	r3, r3, #84	; 0x54
  c8:	e5933000 	ldr	r3, [r3]
  cc:	e3c33070 	bic	r3, r3, #112	; 0x70
  d0:	e5823000 	str	r3, [r2]
  d4:	e51b3010 	ldr	r3, [fp, #-16]
  d8:	e1e03003 	mvn	r3, r3
  dc:	e50b3014 	str	r3, [fp, #-20]
  e0:	e51b3014 	ldr	r3, [fp, #-20]
  e4:	e2033007 	and	r3, r3, #7	; 0x7
  e8:	e50b3014 	str	r3, [fp, #-20]
  ec:	e3a02456 	mov	r2, #1442840576	; 0x56000000
  f0:	e2822054 	add	r2, r2, #84	; 0x54
  f4:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  f8:	e2833054 	add	r3, r3, #84	; 0x54
  fc:	e5933000 	ldr	r3, [r3]
 100:	e3c33070 	bic	r3, r3, #112	; 0x70
 104:	e5823000 	str	r3, [r2]
 108:	e3a01456 	mov	r1, #1442840576	; 0x56000000
 10c:	e2811054 	add	r1, r1, #84	; 0x54
 110:	e3a03456 	mov	r3, #1442840576	; 0x56000000
 114:	e2833054 	add	r3, r3, #84	; 0x54
 118:	e51b2014 	ldr	r2, [fp, #-20]
 11c:	e1a02202 	mov	r2, r2, lsl #4
 120:	e5933000 	ldr	r3, [r3]
 124:	e1833002 	orr	r3, r3, r2
 128:	e5813000 	str	r3, [r1]
 12c:	e3a00b61 	mov	r0, #99328	; 0x18400
 130:	e2800e2a 	add	r0, r0, #672	; 0x2a0
 134:	ebffffbf 	bl	38 <delay>
 138:	e51b3010 	ldr	r3, [fp, #-16]
 13c:	e2833001 	add	r3, r3, #1	; 0x1
 140:	e50b3010 	str	r3, [fp, #-16]
 144:	e51b3010 	ldr	r3, [fp, #-16]
 148:	e3530008 	cmp	r3, #8	; 0x8
 14c:	1affffe0 	bne	d4 <main+0x6c>
 150:	e3a03000 	mov	r3, #0	; 0x0
 154:	e50b3010 	str	r3, [fp, #-16]
 158:	eaffffdd 	b	d4 <main+0x6c>
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0	; 0x0
   4:	4728203a 	undefined
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e342e33 	mrccs	14, 1, r2, cr4, cr3, {1}
  10:	Address 0x10 is out of bounds.

