-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity svm_classifier_SVs_l_V_2_rom is 
    generic(
             dwidth     : integer := 240; 
             awidth     : integer := 5; 
             mem_size    : integer := 30
    ); 
    port (
          addr0      : in std_logic_vector(awidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(dwidth-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of svm_classifier_SVs_l_V_2_rom is 

signal addr0_tmp : std_logic_vector(awidth-1 downto 0); 
type mem_array is array (0 to mem_size-1) of std_logic_vector (dwidth-1 downto 0); 
signal mem : mem_array := (
    0 => "000000011111001000101001001000111111000111101111010110001010001101100110011111111010011010111101111011011001000000101111000010000000011000000110110111111000010010101111101001111100000001000110101111011110001110111100010101000111101110110110", 
    1 => "000000011111001111110111010011111111000111101111111111011000000101111001111000010010110001000010110000110000001011000001111100000111001111111001000111111100001111011000010101110101111111010101011000011101110110111111111101001000010000011000", 
    2 => "111011100010100111101010110110111111000111101111010110001010111110001101100000110111010100000101111110111111110000001010111111000011110001001011100111110100010101111111011011010011111111010101011111011110001110111100010101000111011110000101", 
    3 => "000000011111001001000010000011000001101101110111110001101001000000001000101000000110100110111101111011011111111101100110000011011110101111111001000111000010001010100111111000100100111101100100010111101110001000111001111010001111101110110110", 
    4 => "111110000000110111011110011000111001111011011111010110001010000111110101000111111010011010001001001101000111110000001010000000100010000111001111110110000100001000111111101001111100111111010101011111101110001000111111111101001111101110110110", 
    5 => "111011100010100111011110011000000001101101110111111111011000000010000011110000110111010100000100010111110000001011000001111111000011110000000110110111111000010010101111101001111100111011110011000111111110000010111101100010011111111111100111", 
    6 => "000111111010001000011100101011111100100001100111111111011000000010000011110111001001101100111101111011011111110000001010000100111101000000110000000111111100001111011111111000100100000001000110101111101110001000111100010101000111111111100111", 
    7 => "000111111010001000011100101011111111000111101111110001101001000000001000101111101110001111111101111011011111100010101111000100111101000000100010010111111100001111011111101001111100111111010101011111101110001000111111111101001111101110110110", 
    8 => "000101011011110000101001001000111111000111101111111111011000000010000011110000000110100110111101111011011111111101100110000000100010000111101011010110000010001010100000000111001101111111010101011111101110001000111110101111110111101110110110", 
    9 => "000000011111001000101001001000000100010011111000001101000111000101111001111111111010011010111101111011011111110000001010111101100101011111101011010110111100001111011000000111001101111111010101011111111110000010111110101111110111101110110110", 
    10 => "000101011011110000110101100110111111000111101000011010110111000101111001111111111010011010111111100010100111100010101111000011011110101111011101100110000010001010100000110011000111000010110111110000101101101111000010011000000000100001001001", 
    11 => "111110000000110000000011110000000100010011111111110001101001001011101011010000010010110001000100010111110000100101111000000010000000011111111001000111111100001111011111111000100100000001000110101000001101111100000001001010101000100001001001", 
    12 => "000101011011110000011100101011111111000111101111010110001010000111110101000111111010011010111101111011011000011000011101000000100010000111111001000111111100001111011111001100101011111000010000110110111110011011110111011111011111001101010100", 
    13 => "111110000000110111011110011000111001111011011111100011111010000111110101000111111010011010001010110100001111111101100110111111000011110111011101100110000100001000111111101001111100000001000110101111101110001000000001001010101111101110110110", 
    14 => "110110100101110000000011110000111111000111101111111111011000000000001000101000101011001000000100010111110000100101111000000000100010000000010100100111111100001111011111111000100100111101100100010111111110000010111110101111110111101110110110", 
    15 => "000000011111001000000011110000111111000111101111111111011000111010010111010111111010011010111101111011011000100101111000000111111001101111111001000111111100001111011111101001111100111111010101011111101110001000111111111101001111101110110110", 
    16 => "111110000000110111011110011000000110111010000111100011111010111110001101100000110111010100111111100010100000011000011101111101100101011000111101110111111110001101110111101001111100111111010101011111101110001000111111111101001111011110000101", 
    17 => "000000011111001111011110011000000100010011111111100011111010000000001000101000110111010100111010101101010000110011010100111100000111001000110000000111000100001000111111101001111100111101100100010111101110001000111110101111110111101110110110", 
    18 => "001010011000100000010000001110111111000111101111110001101001000010000011110111010101111000000100010111110000100101111000111100000111001111101011010110000110000111010000000111001101111111010101011000001101111100111111111101001111111111100111", 
    19 => "000000011111001111010001111011111001111011011111100011111010001001110000001000010010110001000111100110000111100010101111000111111001101110110100010110001000000101101111011011010011111111010101011111011110001110111011000111100111011110000101", 
    20 => "000101011011110001000010000011111111000111101111110001101001111110001101100111111010011010111100010100011000001011000001000110011011010111101011010110111110001101110111111000100100111111010101011111011110001110111011000111100111101110110110", 
    21 => "111001000100001000011100101011000100010011111000011010110111000011111110111111111010011010111101111011011111110000001010111101100101011111111001000111000000001100001000000111001101111111010101011111101110001000111111111101001111011110000101", 
    22 => "000111111010001000010000001110111111000111101111111111011000000010000011110111111010011010111100010100011111111101100110000110011011010111111001000111111110001101110111111000100100111101100100010111101110001000111110101111110111101110110110", 
    23 => "000010111101100000110101100110111111000111101111110001101001111110001101100111101110001111111101111011011000011000011101000110011011010000000110110111111110001101110111111000100100111111010101011111011110001110111111111101001111101110110110", 
    24 => "111011100010100111110111010011000100010011111111100011111010111100010010011000011110111101000100010111110000001011000001111101100101011000110000000111111010010001000111111000100100111101100100010111101110001000111101100010011111101110110110", 
    25 => "000000011111001111011110011000000110111010000111110001101001000000001000101000110111010100111101111011011000001011000001111101100101011000111101110111000000001100001111101001111100111010000001111111011110001110111100010101000111011110000101", 
    26 => "111011100010100111110111010011111111000111101111111111011000000010000011110000011110111101000010110000110111111101100110111101100101011000010100100111111100001111011000000111001101111101100100010111111110000010111110101111110111101110110110", 
    27 => "111110000000110111011110011000111001111011011111100011111010000111110101000000000110100110001010110100001000001011000001111111000011110111101011010110000010001010100111101001111100111101100100010111111110000010111110101111110111111111100111", 
    28 => "000111111010001000011100101011111100100001100111111111011000000000001000101111010101111000111101111011011111110000001010000110011011010000110000000111111110001101110111111000100100000010110111110000001101111100111101100010011000010000011000", 
    29 => "000010111101100000101001001000111111000111101111110001101001111100010010011111111010011010111101111011011000001011000001000011011110101111111001000111000000001100001111111000100100111101100100010111101110001000111110101111110111011110000101" );

attribute syn_rom_style : string;
attribute syn_rom_style of mem : signal is "block_rom";
attribute ROM_STYLE : string;
attribute ROM_STYLE of mem : signal is "block";

attribute EQUIVALENT_REGISTER_REMOVAL : string;
begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;


Library IEEE;
use IEEE.std_logic_1164.all;

entity svm_classifier_SVs_l_V_2 is
    generic (
        DataWidth : INTEGER := 240;
        AddressRange : INTEGER := 30;
        AddressWidth : INTEGER := 5);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of svm_classifier_SVs_l_V_2 is
    component svm_classifier_SVs_l_V_2_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    svm_classifier_SVs_l_V_2_rom_U :  component svm_classifier_SVs_l_V_2_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


