# design_setting:
TOP_NAME: aes_cipher_top

# path_setting:
RTL_FILE: 
- ./aes_cipher_top.v
- ./aes_inv_cipher_top.v
- ./aes_inv_sbox.v
- ./aes_key_expand_128.v
- ./aes_rcon.v
- ./aes_sbox.v
- ./timescale.v

RESULT_DIR: ./aes_results

# constrain:
CLK_PORT_NAME: clk
CLK_FREQ_MHZ:  200
CORE_UTIL: 0.6

# DIE_BBOX:  0  0  700 700
# CORE_BBOX: 10 10 690 690
