

================================================================
== Vitis HLS Report for 'update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14'
================================================================
* Date:           Wed Dec 20 21:42:56 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      787|      787|  7.870 us|  7.870 us|  787|  787|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_215_13_VITIS_LOOP_216_14  |      785|      785|        22|          4|          1|   192|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     122|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     445|     782|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     230|    -|
|Register         |        -|     -|     568|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|    1013|    1198|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U518  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                                    |        0|   3|  445|  782|    0|
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln215_1_fu_196_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln215_fu_173_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln216_fu_248_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln217_fu_236_p2       |         +|   0|  0|  15|           8|           8|
    |empty_34_fu_161_p2        |         -|   0|  0|  15|           8|           8|
    |p_mid131_fu_218_p2        |         -|   0|  0|  15|           8|           8|
    |icmp_ln215_fu_167_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln216_fu_182_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln215_1_fu_224_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln215_2_fu_264_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln215_fu_188_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 122|          55|          55|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  21|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4                    |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten33_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_norm_load_1            |   9|          2|   64|        128|
    |grp_fu_110_opcode                       |  13|          3|    2|          6|
    |grp_fu_110_p0                           |  13|          3|   64|        192|
    |grp_fu_110_p1                           |  13|          3|   64|        192|
    |grp_fu_114_p0                           |  13|          3|   64|        192|
    |grp_fu_114_p1                           |  13|          3|   64|        192|
    |i_fu_66                                 |   9|          2|    7|         14|
    |indvar_flatten33_fu_70                  |   9|          2|    8|         16|
    |j_fu_62                                 |   9|          2|    2|          4|
    |norm_fu_58                              |   9|          2|   64|        128|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 230|         52|  429|       1119|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln215_1_reg_338               |   7|   0|    7|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |d_weights3_load_reg_354           |  64|   0|   64|          0|
    |i_4_reg_324                       |   7|   0|    7|          0|
    |i_fu_66                           |   7|   0|    7|          0|
    |icmp_ln215_reg_329                |   1|   0|    1|          0|
    |icmp_ln216_reg_333                |   1|   0|    1|          0|
    |indvar_flatten33_fu_70            |   8|   0|    8|          0|
    |j_fu_62                           |   2|   0|    2|          0|
    |mul1_reg_381                      |  64|   0|   64|          0|
    |mul_reg_364                       |  64|   0|   64|          0|
    |norm_fu_58                        |  64|   0|   64|          0|
    |sub5_reg_374                      |  64|   0|   64|          0|
    |weights3_addr_reg_348             |   8|   0|    8|          0|
    |weights3_load_reg_359             |  64|   0|   64|          0|
    |icmp_ln215_reg_329                |  64|  32|    1|          0|
    |weights3_addr_reg_348             |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 568|  64|  449|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14|  return value|
|grp_fu_397_p_din0    |  out|   64|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14|  return value|
|grp_fu_397_p_din1    |  out|   64|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14|  return value|
|grp_fu_397_p_dout0   |   in|   64|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14|  return value|
|grp_fu_397_p_ce      |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14|  return value|
|d_weights3_address0  |  out|    8|   ap_memory|                                                     d_weights3|         array|
|d_weights3_ce0       |  out|    1|   ap_memory|                                                     d_weights3|         array|
|d_weights3_q0        |   in|   64|   ap_memory|                                                     d_weights3|         array|
|weights3_address0    |  out|    8|   ap_memory|                                                       weights3|         array|
|weights3_ce0         |  out|    1|   ap_memory|                                                       weights3|         array|
|weights3_we0         |  out|    1|   ap_memory|                                                       weights3|         array|
|weights3_d0          |  out|   64|   ap_memory|                                                       weights3|         array|
|weights3_address1    |  out|    8|   ap_memory|                                                       weights3|         array|
|weights3_ce1         |  out|    1|   ap_memory|                                                       weights3|         array|
|weights3_q1          |   in|   64|   ap_memory|                                                       weights3|         array|
|norm_7_out           |  out|   64|      ap_vld|                                                     norm_7_out|       pointer|
|norm_7_out_ap_vld    |  out|    1|      ap_vld|                                                     norm_7_out|       pointer|
+---------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

