Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Dec 19 17:44:27 2021
| Host         : pop-os running 64-bit Pop!_OS 21.04
| Command      : report_timing_summary -max_paths 10 -file audio_station_overview_wrapper_timing_summary_routed.rpt -pb audio_station_overview_wrapper_timing_summary_routed.pb -rpx audio_station_overview_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_station_overview_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.794        0.000                      0                 1392        0.037        0.000                      0                 1392        2.750        0.000                       0                   365  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.794        0.000                      0                 1392        0.037        0.000                      0                 1392        2.750        0.000                       0                   365  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/r_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.606ns (13.995%)  route 3.724ns (86.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.700     2.994    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X31Y98         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.844     5.294    audio_station_overview_i/AudioStation_0/inst/i2s_1_/resetn
    SLICE_X31Y87         LUT1 (Prop_lut1_I0_O)        0.150     5.444 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_axi_bid[11]_i_1/O
                         net (fo=208, routed)         1.880     7.324    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/SR[0]
    SLICE_X30Y97         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/r_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.526    10.705    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X30Y97         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/r_addr_reg[3]/C
                         clock pessimism              0.264    10.969    
                         clock uncertainty           -0.125    10.844    
    SLICE_X30Y97         FDRE (Setup_fdre_C_R)       -0.726    10.118    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/r_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.118    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/r_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.606ns (13.995%)  route 3.724ns (86.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.700     2.994    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X31Y98         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.844     5.294    audio_station_overview_i/AudioStation_0/inst/i2s_1_/resetn
    SLICE_X31Y87         LUT1 (Prop_lut1_I0_O)        0.150     5.444 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_axi_bid[11]_i_1/O
                         net (fo=208, routed)         1.880     7.324    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/SR[0]
    SLICE_X30Y97         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/r_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.526    10.705    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/clk
    SLICE_X30Y97         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/r_addr_reg[4]/C
                         clock pessimism              0.264    10.969    
                         clock uncertainty           -0.125    10.844    
    SLICE_X30Y97         FDRE (Setup_fdre_C_R)       -0.726    10.118    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/r_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.118    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[27]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 1.605ns (35.534%)  route 2.912ns (64.466%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 10.742 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.737     3.031    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=3, routed)           1.362     5.750    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_ready
    SLICE_X26Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.874 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[31]_INST_0_i_3/O
                         net (fo=39, routed)          1.063     6.937    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/r_axi_arready1
    SLICE_X28Y96         LUT6 (Prop_lut6_I3_O)        0.124     7.061 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[27]_INST_0/O
                         net (fo=1, routed)           0.487     7.548    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_RDATA[27]
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.562    10.742    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.289    11.031    
                         clock uncertainty           -0.125    10.906    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[27])
                                                     -0.550    10.356    audio_station_overview_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[31]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.605ns (35.596%)  route 2.904ns (64.404%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 10.742 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.737     3.031    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=3, routed)           1.362     5.750    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_ready
    SLICE_X26Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.874 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[31]_INST_0_i_3/O
                         net (fo=39, routed)          1.059     6.933    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/r_axi_arready1
    SLICE_X28Y96         LUT6 (Prop_lut6_I3_O)        0.124     7.057 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[31]_INST_0/O
                         net (fo=1, routed)           0.483     7.540    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_RDATA[31]
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.562    10.742    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.289    11.031    
                         clock uncertainty           -0.125    10.906    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[31])
                                                     -0.550    10.356    audio_station_overview_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.606ns (13.995%)  route 3.724ns (86.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.700     2.994    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X31Y98         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.844     5.294    audio_station_overview_i/AudioStation_0/inst/i2s_1_/resetn
    SLICE_X31Y87         LUT1 (Prop_lut1_I0_O)        0.150     5.444 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_axi_bid[11]_i_1/O
                         net (fo=208, routed)         1.880     7.324    audio_station_overview_i/AudioStation_0/inst/i2s_1_/SR[0]
    SLICE_X31Y97         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.526    10.705    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X31Y97         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_out_reg/C
                         clock pessimism              0.264    10.969    
                         clock uncertainty           -0.125    10.844    
    SLICE_X31Y97         FDRE (Setup_fdre_C_R)       -0.631    10.213    audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_out_reg
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[30]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.605ns (36.209%)  route 2.828ns (63.791%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 10.742 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.737     3.031    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=3, routed)           1.362     5.750    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_ready
    SLICE_X26Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.874 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[31]_INST_0_i_3/O
                         net (fo=39, routed)          0.939     6.813    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/r_axi_arready1
    SLICE_X27Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.937 r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/io_axi_r_payload_data[30]_INST_0/O
                         net (fo=1, routed)           0.527     7.463    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_RDATA[30]
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.562    10.742    audio_station_overview_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  audio_station_overview_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.289    11.031    
                         clock uncertainty           -0.125    10.906    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[30])
                                                     -0.550    10.356    audio_station_overview_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.606ns (14.482%)  route 3.578ns (85.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.700     2.994    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X31Y98         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.844     5.294    audio_station_overview_i/AudioStation_0/inst/i2s_1_/resetn
    SLICE_X31Y87         LUT1 (Prop_lut1_I0_O)        0.150     5.444 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_axi_bid[11]_i_1/O
                         net (fo=208, routed)         1.734     7.178    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/SR[0]
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.522    10.701    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/clk
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[10]/C
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X26Y99         FDRE (Setup_fdre_C_R)       -0.726    10.079    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[10]
  -------------------------------------------------------------------
                         required time                         10.079    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.606ns (14.482%)  route 3.578ns (85.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.700     2.994    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X31Y98         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.844     5.294    audio_station_overview_i/AudioStation_0/inst/i2s_1_/resetn
    SLICE_X31Y87         LUT1 (Prop_lut1_I0_O)        0.150     5.444 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_axi_bid[11]_i_1/O
                         net (fo=208, routed)         1.734     7.178    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/SR[0]
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.522    10.701    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/clk
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[11]/C
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X26Y99         FDRE (Setup_fdre_C_R)       -0.726    10.079    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[11]
  -------------------------------------------------------------------
                         required time                         10.079    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.606ns (14.482%)  route 3.578ns (85.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.700     2.994    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X31Y98         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.844     5.294    audio_station_overview_i/AudioStation_0/inst/i2s_1_/resetn
    SLICE_X31Y87         LUT1 (Prop_lut1_I0_O)        0.150     5.444 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_axi_bid[11]_i_1/O
                         net (fo=208, routed)         1.734     7.178    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/SR[0]
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.522    10.701    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/clk
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[8]/C
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X26Y99         FDRE (Setup_fdre_C_R)       -0.726    10.079    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[8]
  -------------------------------------------------------------------
                         required time                         10.079    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.606ns (14.482%)  route 3.578ns (85.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.700     2.994    audio_station_overview_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X31Y98         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  audio_station_overview_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.844     5.294    audio_station_overview_i/AudioStation_0/inst/i2s_1_/resetn
    SLICE_X31Y87         LUT1 (Prop_lut1_I0_O)        0.150     5.444 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_axi_bid[11]_i_1/O
                         net (fo=208, routed)         1.734     7.178    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/SR[0]
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         1.522    10.701    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/clk
    SLICE_X26Y99         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[9]/C
                         clock pessimism              0.229    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X26Y99         FDRE (Setup_fdre_C_R)       -0.726    10.079    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_bid_reg[9]
  -------------------------------------------------------------------
                         required time                         10.079    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  2.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.573     0.909    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X27Y95         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[18]/Q
                         net (fo=1, routed)           0.056     1.105    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/DIA0
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.843     1.209    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/WCLK
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y95         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.069    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.573     0.909    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X27Y93         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[14]/Q
                         net (fo=1, routed)           0.116     1.166    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/DIB0
    SLICE_X30Y93         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.844     1.210    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/WCLK
    SLICE_X30Y93         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X30Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.092    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.247ns (47.764%)  route 0.270ns (52.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.577     0.913    audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X30Y99         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/Q
                         net (fo=4, routed)           0.270     1.331    audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/seq_cnt[4]
    SLICE_X31Y100        LUT4 (Prop_lut4_I1_O)        0.099     1.430 r  audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.430    audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.931     1.297    audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/slowest_sync_clk
    SLICE_X31Y100        FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.576     0.912    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X29Y96         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[24]/Q
                         net (fo=1, routed)           0.099     1.152    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/DIA0
    SLICE_X30Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.844     1.210    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/WCLK
    SLICE_X30Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.075    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.576     0.912    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X31Y94         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[16]/Q
                         net (fo=1, routed)           0.113     1.166    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/DIC0
    SLICE_X30Y93         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.844     1.210    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/WCLK
    SLICE_X30Y93         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.072    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.573     0.909    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X27Y93         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[13]/Q
                         net (fo=1, routed)           0.116     1.166    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/DIA1
    SLICE_X30Y93         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.844     1.210    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/WCLK
    SLICE_X30Y93         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X30Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.066    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.680%)  route 0.117ns (45.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.576     0.912    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X28Y96         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[21]/Q
                         net (fo=1, routed)           0.117     1.169    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/DIB1
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.843     1.209    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/WCLK
    SLICE_X26Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.069    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.610%)  route 0.197ns (51.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.659     0.995    audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/slowest_sync_clk
    SLICE_X31Y100        FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.197     1.333    audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X31Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.378 r  audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.378    audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.845     1.211    audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/slowest_sync_clk
    SLICE_X31Y98         FDRE                                         r  audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.576     0.912    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X29Y96         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[29]/Q
                         net (fo=1, routed)           0.100     1.153    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/DIC1
    SLICE_X30Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.844     1.210    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/WCLK
    SLICE_X30Y95         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.042    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.576     0.912    audio_station_overview_i/AudioStation_0/inst/i2s_1_/clk
    SLICE_X31Y94         FDRE                                         r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out_reg[17]/Q
                         net (fo=1, routed)           0.110     1.163    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/DIC1
    SLICE_X30Y93         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_station_overview_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=365, routed)         0.844     1.210    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/WCLK
    SLICE_X30Y93         RAMD32                                       r  audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.042    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { audio_station_overview_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  audio_station_overview_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X26Y88    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X26Y88    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X26Y88    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X26Y88    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X26Y89    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X27Y88    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_rresp_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X27Y88    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_rvalid_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X29Y95    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_wready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X31Y96    audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_bclk_en_reg/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y97    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y97    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y97    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y97    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y97    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y95    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y95    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y95    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/mem_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y93    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y94    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y94    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y94    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X26Y94    audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/mem_reg_0_31_6_11/RAMC_D1/CLK



