===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.7036 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.1127 ( 19.4%)    4.1127 ( 24.6%)  FIR Parser
    9.8715 ( 46.6%)    6.7560 ( 40.4%)  'firrtl.circuit' Pipeline
    1.8536 (  8.7%)    0.9277 (  5.6%)    'firrtl.module' Pipeline
    1.6816 (  7.9%)    0.8478 (  5.1%)      CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1677 (  0.8%)    0.0902 (  0.5%)      LowerCHIRRTL
    0.1214 (  0.6%)    0.1214 (  0.7%)    InferWidths
    0.7727 (  3.6%)    0.7727 (  4.6%)    InferResets
    0.0414 (  0.2%)    0.0414 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.7099 (  3.3%)    0.7099 (  4.3%)    LowerFIRRTLTypes
    2.9136 ( 13.7%)    1.4591 (  8.7%)    'firrtl.module' Pipeline
    1.1426 (  5.4%)    0.5790 (  3.5%)      ExpandWhens
    1.7664 (  8.3%)    0.8936 (  5.3%)      Canonicalizer
    0.4901 (  2.3%)    0.4901 (  2.9%)    Inliner
    1.5382 (  7.3%)    1.5382 (  9.2%)    IMConstProp
    0.0389 (  0.2%)    0.0389 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.4582 (  6.9%)    0.7305 (  4.4%)    'firrtl.module' Pipeline
    1.4558 (  6.9%)    0.7294 (  4.4%)      Canonicalizer
    1.0054 (  4.7%)    1.0054 (  6.0%)  LowerFIRRTLToHW
    0.1966 (  0.9%)    0.1966 (  1.2%)  HWMemSimImpl
    2.3178 ( 10.9%)    1.1595 (  6.9%)  'hw.module' Pipeline
    0.0549 (  0.3%)    0.0325 (  0.2%)    HWCleanup
    0.7447 (  3.5%)    0.3767 (  2.3%)    CSE
    0.0013 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.4960 (  7.1%)    0.7580 (  4.5%)    Canonicalizer
    0.0123 (  0.1%)    0.0072 (  0.0%)    HWLegalizeModules
    0.3558 (  1.7%)    0.3558 (  2.1%)  HWLegalizeNames
    0.4403 (  2.1%)    0.2202 (  1.3%)  'hw.module' Pipeline
    0.4362 (  2.1%)    0.2184 (  1.3%)    PrettifyVerilog
    2.8859 ( 13.6%)    2.8859 ( 17.3%)  ExportVerilog emission
    0.0063 (  0.0%)    0.0063 (  0.0%)  Rest
   21.1989 (100.0%)   16.7036 (100.0%)  Total

{
  totalTime: 16.742,
  maxMemory: 879063040
}
