

================================================================
== Vitis HLS Report for 'yolo_acc_top_Pipeline_VITIS_LOOP_25_1'
================================================================
* Date:           Tue Nov 19 23:11:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_acc_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.323 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        8|        8|         3|          2|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     45|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    133|    -|
|Register         |        -|    -|      48|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      48|    178|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_V_fu_173_p2                     |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op30_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_167_p2               |      icmp|   0|  0|   9|           4|           4|
    |ret_V_7_fu_251_p2                 |        or|   0|  0|   5|           5|           2|
    |ret_V_8_fu_261_p2                 |        or|   0|  0|   5|           5|           2|
    |ret_V_fu_240_p2                   |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  45|          27|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_1       |   9|          2|    4|          8|
    |inStream_b_TDATA_blk_n       |   9|          2|    1|          2|
    |kernel_bias_fp_V_address0    |  14|          3|    5|         15|
    |kernel_bias_fp_V_address1    |  14|          3|    5|         15|
    |kernel_bias_fp_V_d0          |  14|          3|   16|         48|
    |kernel_bias_fp_V_d1          |  14|          3|   16|         48|
    |rhs_V_fu_84                  |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 133|         29|   56|        155|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   2|   0|    2|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |icmp_ln25_reg_282              |   1|   0|    1|          0|
    |ret_V_9_reg_301                |   3|   0|    5|          2|
    |rhs_V_fu_84                    |   4|   0|    4|          0|
    |tmp_data_sub_data_2_V_reg_291  |  16|   0|   16|          0|
    |tmp_data_sub_data_3_V_reg_296  |  16|   0|   16|          0|
    |trunc_ln1494_reg_286           |   3|   0|    3|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |  48|   0|   50|          2|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  yolo_acc_top_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  yolo_acc_top_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  yolo_acc_top_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  yolo_acc_top_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  yolo_acc_top_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  yolo_acc_top_Pipeline_VITIS_LOOP_25_1|  return value|
|inStream_b_TVALID          |   in|    1|        axis|                    inStream_b_V_data_V|       pointer|
|inStream_b_TDATA           |   in|   64|        axis|                    inStream_b_V_data_V|       pointer|
|fold_input_ch              |   in|    4|     ap_none|                          fold_input_ch|        scalar|
|kernel_bias_fp_V_address0  |  out|    5|   ap_memory|                       kernel_bias_fp_V|         array|
|kernel_bias_fp_V_ce0       |  out|    1|   ap_memory|                       kernel_bias_fp_V|         array|
|kernel_bias_fp_V_we0       |  out|    1|   ap_memory|                       kernel_bias_fp_V|         array|
|kernel_bias_fp_V_d0        |  out|   16|   ap_memory|                       kernel_bias_fp_V|         array|
|kernel_bias_fp_V_address1  |  out|    5|   ap_memory|                       kernel_bias_fp_V|         array|
|kernel_bias_fp_V_ce1       |  out|    1|   ap_memory|                       kernel_bias_fp_V|         array|
|kernel_bias_fp_V_we1       |  out|    1|   ap_memory|                       kernel_bias_fp_V|         array|
|kernel_bias_fp_V_d1        |  out|   16|   ap_memory|                       kernel_bias_fp_V|         array|
|bias_en                    |   in|    1|     ap_none|                                bias_en|        scalar|
|inStream_b_TREADY          |  out|    1|        axis|                    inStream_b_V_dest_V|       pointer|
|inStream_b_TDEST           |   in|    6|        axis|                    inStream_b_V_dest_V|       pointer|
|inStream_b_TKEEP           |   in|    8|        axis|                    inStream_b_V_keep_V|       pointer|
|inStream_b_TSTRB           |   in|    8|        axis|                    inStream_b_V_strb_V|       pointer|
|inStream_b_TUSER           |   in|    2|        axis|                    inStream_b_V_user_V|       pointer|
|inStream_b_TLAST           |   in|    1|        axis|                    inStream_b_V_last_V|       pointer|
|inStream_b_TID             |   in|    5|        axis|                      inStream_b_V_id_V|       pointer|
+---------------------------+-----+-----+------------+---------------------------------------+--------------+

