Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 16:59:18 on Oct 08,2025
vlog -incr -mfcu -work xil_defaultlib ../../../../Activation_accelerator.srcs/sources_1/new/multiple_log2e.v ../../../../Activation_accelerator.srcs/sources_1/new/get_u_v.v ../../../../Activation_accelerator.srcs/sources_1/new/exp_from_uv.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_multiple_log2e_0_0/sim/design_1_multiple_log2e_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_get_u_v_0_0/sim/design_1_get_u_v_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_exp_from_uv_0_0/sim/design_1_exp_from_uv_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
-- Compiling module multiple_log2e
-- Compiling module get_u_v
-- Compiling module exp_from_uv
-- Compiling module design_1_multiple_log2e_0_0
-- Compiling module design_1_get_u_v_0_0
-- Compiling module design_1_exp_from_uv_0_0
-- Compiling module design_1
-- Compiling module design_1_wrapper
-- Compiling module block_tb

Top level modules:
	block_tb
End time: 16:59:18 on Oct 08,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 16:59:18 on Oct 08,2025
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:59:18 on Oct 08,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
