# VHDL implementation of BID encoded adder/subtracto
