// Seed: 3949421481
module module_0 (
    id_1
);
  output wire id_1;
  int id_2;
  always_ff $display(id_2);
  assign module_2.type_8 = 0;
  always if (~id_2) id_2 <= {1, id_2};
  assign id_1 = 1;
  assign module_1.type_1 = 0;
endmodule
module module_1 ();
  wand id_1 = id_1 - 1'b0;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    output supply0 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    input tri id_4,
    input wand id_5,
    input wand id_6,
    input supply1 id_7,
    input wor id_8,
    input uwire id_9,
    input uwire id_10,
    output wand id_11,
    input tri0 id_12,
    output wor id_13,
    output supply1 id_14,
    input tri0 id_15,
    input wand id_16,
    output uwire id_17
);
  wire id_19, id_20;
  module_0 modCall_1 (id_20);
  assign id_0 = id_8;
  wire id_21;
endmodule
