Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jul  2 17:41:39 2025
| Host         : go running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file main_wrapper_control_sets_placed.rpt
| Design       : main_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   258 |
|    Minimum number of control sets                        |   258 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   778 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   258 |
| >= 0 to < 4        |    65 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    45 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |     2 |
| >= 16              |    89 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1883 |          529 |
| No           | No                    | Yes                    |             109 |           37 |
| No           | Yes                   | No                     |             883 |          346 |
| Yes          | No                    | No                     |             248 |           65 |
| Yes          | No                    | Yes                    |              20 |            5 |
| Yes          | Yes                   | No                     |            2559 |          751 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |                                                                                                                           Enable Signal                                                                                                                           |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd2dre_valid_reg                                   |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                         |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                  |                2 |              4 |         2.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | main_i/hdmi/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                     | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                     | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                      |                2 |              4 |         2.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                    | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                         | main_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              5 |         2.50 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                          | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                     | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                  |                2 |              5 |         2.50 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                               | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                        |                2 |              5 |         2.50 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                             | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_1                                                   |                2 |              6 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | main_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                          | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                          | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | main_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                        |                1 |              7 |         7.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0                                                                                                                                              | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0                                                                                                                                           |                2 |              7 |         3.50 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                      | main_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                           | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                           | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                           | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                                | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                           | main_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]_0[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]            | main_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                                |                2 |              8 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                            | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                    | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                    | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                    | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                     | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                           | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                           | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                   | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                          | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                           | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                          | main_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                         | main_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |              9 |         1.50 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                                  | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo_0                                                |                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                                                                                                                 | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0                                                                                                                                                | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                                             | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                                               |                2 |              9 |         4.50 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                            |                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                |                3 |             10 |         3.33 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | main_i/hdmi/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | main_i/hdmi/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                            |                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                 |                4 |             11 |         2.75 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                2 |             11 |         5.50 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                          | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                                      | main_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                                                                       | main_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                            |                                                                                                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                5 |             12 |         2.40 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                     | main_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                            | main_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp53_in                                                                                                                                                                                                   | main_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                    | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                     | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                5 |             13 |         2.60 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                      | main_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                    |                6 |             13 |         2.17 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                        | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                                                                      |                6 |             14 |         2.33 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                6 |             14 |         2.33 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                     | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                     | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]            | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                      | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |         4.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             17 |         2.83 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             17 |         2.83 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                   |                7 |             17 |         2.43 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                5 |             17 |         3.40 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |                8 |             21 |         2.62 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                            |               12 |             22 |         1.83 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             22 |         1.83 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                      | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                6 |             22 |         3.67 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                6 |             22 |         3.67 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                     |               13 |             23 |         1.77 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_327[0]                                                                                                                                                                  | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             24 |         2.18 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_326[0]                                                                                                                                                                  | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]_0[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                         | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                  | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                4 |             24 |         6.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_328[0]                                                                                                                                                                  | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                  | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                  | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                  | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                  | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_334[0]                                                                                                                                                                  | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_335[0]                                                                                                                                                                  | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                 | main_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_337[0]                                                                                                                                                                  | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_336[0]                                                                                                                                                                  | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             24 |         2.18 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                              | main_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                7 |             25 |         3.57 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                     | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                       | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |                8 |             26 |         3.25 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                   | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |                9 |             26 |         2.89 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                5 |             26 |         5.20 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               10 |             26 |         2.60 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |               11 |             28 |         2.55 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                6 |             30 |         5.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                7 |             30 |         4.29 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                                |               11 |             31 |         2.82 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                      | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                  | main_i/hdmi/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                      |               23 |             32 |         1.39 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                              | main_i/hdmi/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                          |               18 |             32 |         1.78 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                         | main_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_1[0]                                                                                                                                                                    | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                9 |             32 |         3.56 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                9 |             32 |         3.56 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                     | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                     | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                           | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |               13 |             33 |         2.54 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |               12 |             33 |         2.75 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | main_i/hdmi/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                8 |             33 |         4.12 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                     | main_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |               10 |             37 |         3.70 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               19 |             39 |         2.05 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                             |                                                                                                                                                                                                                                                                                |                9 |             39 |         4.33 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                |                6 |             41 |         6.83 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                             | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                        |                8 |             44 |         5.50 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                               | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               11 |             48 |         4.36 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                              | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                              |               11 |             50 |         4.55 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                             |                                                                                                                                                                                                                                                                                |                7 |             50 |         7.14 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               18 |             52 |         2.89 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                      | main_i/hdmi/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               20 |             63 |         3.15 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               46 |            100 |         2.17 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 | main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                              | main_i/hdmi/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               28 |            109 |         3.89 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   | main_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                       |               28 |            145 |         5.18 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                 | main_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               36 |            173 |         4.81 |
|  main_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |              233 |            746 |         3.20 |
|  main_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O      |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |              299 |           1146 |         3.83 |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


