# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cache.srcs/sources_1/new/cache.v" \
"../../../../cache.srcs/sources_1/new/control_unit.v" \
"../../../../cache.srcs/sources_1/new/tag_mem.v" \
"../../../../cache.srcs/sim_1/new/tb_cache.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
