
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_7B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000004 cycles: 3986065 heartbeat IPC: 2.50874 cumulative IPC: 2.50874 (Simulation time: 0 hr 2 min 10 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3986065 (Simulation time: 0 hr 2 min 10 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 9282249 heartbeat IPC: 1.88815 cumulative IPC: 1.88815 (Simulation time: 0 hr 5 min 14 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 14187210 heartbeat IPC: 2.03875 cumulative IPC: 1.96056 (Simulation time: 0 hr 8 min 6 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 18742694 heartbeat IPC: 2.19516 cumulative IPC: 2.03298 (Simulation time: 0 hr 11 min 6 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 24086503 heartbeat IPC: 1.87132 cumulative IPC: 1.99001 (Simulation time: 0 hr 14 min 16 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 28422696 heartbeat IPC: 2.30617 cumulative IPC: 2.04611 (Simulation time: 0 hr 17 min 9 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32746212 heartbeat IPC: 2.31293 cumulative IPC: 2.08622 (Simulation time: 0 hr 19 min 53 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 37055927 heartbeat IPC: 2.32034 cumulative IPC: 2.11673 (Simulation time: 0 hr 22 min 36 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 41375434 heartbeat IPC: 2.31508 cumulative IPC: 2.13965 (Simulation time: 0 hr 25 min 19 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 45694636 heartbeat IPC: 2.31524 cumulative IPC: 2.15783 (Simulation time: 0 hr 28 min 2 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 50023485 heartbeat IPC: 2.31008 cumulative IPC: 2.17215 (Simulation time: 0 hr 30 min 45 sec) 
Finished CPU 0 instructions: 100000002 cycles: 46037421 cumulative IPC: 2.17215 (Simulation time: 0 hr 30 min 45 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.17215 instructions: 100000002 cycles: 46037421
cpu0_DTLB TOTAL     ACCESS:   40544675  HIT:   40530509  MISS:      14166
cpu0_DTLB LOAD      ACCESS:   32389302  HIT:   32381571  MISS:       7731
cpu0_DTLB RFO       ACCESS:    8155373  HIT:    8148938  MISS:       6435
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.9033 cycles
cpu0_ITLB TOTAL     ACCESS:     798372  HIT:     798300  MISS:         72
cpu0_ITLB LOAD      ACCESS:     798372  HIT:     798300  MISS:         72
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 23.2639 cycles
cpu0_L1I TOTAL     ACCESS:      62155  HIT:      62050  MISS:        105
cpu0_L1I LOAD      ACCESS:      62155  HIT:      62050  MISS:        105
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 107.095 cycles
cpu0_STLB TOTAL     ACCESS:      14238  HIT:      13783  MISS:        455
cpu0_STLB LOAD      ACCESS:       7803  HIT:       7795  MISS:          8
cpu0_STLB RFO       ACCESS:       6435  HIT:       5988  MISS:        447
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 185.844 cycles
cpu0_L1D TOTAL     ACCESS:   33464927  HIT:   32994846  MISS:     470081
cpu0_L1D LOAD      ACCESS:   28674075  HIT:   28512725  MISS:     161350
cpu0_L1D RFO       ACCESS:    4790398  HIT:    4481690  MISS:     308708
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        454  HIT:        431  MISS:         23
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 254.233 cycles
cpu0_L2C TOTAL     ACCESS:     777150  HIT:     472226  MISS:     304924
cpu0_L2C LOAD      ACCESS:     161455  HIT:     149220  MISS:      12235
cpu0_L2C RFO       ACCESS:     308708  HIT:      16074  MISS:     292634
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306964  HIT:     306917  MISS:         47
cpu0_L2C TRANSLATION ACCESS:         23  HIT:         15  MISS:          8
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 374.996 cycles
LLC TOTAL     ACCESS:     596359  HIT:     449878  MISS:     146481
LLC LOAD      ACCESS:      12234  HIT:      10601  MISS:       1633
LLC RFO       ACCESS:     292633  HIT:     208690  MISS:      83943
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     291484  HIT:     230583  MISS:      60901
LLC TRANSLATION ACCESS:          8  HIT:          4  MISS:          4
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 736.865 cycles
OPTgen accesses: 5335
OPTgen hits: 3762
OPTgen hit rate: 70.5155



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1019  ROW_BUFFER_MISS:      84554
 DBUS AVG_CONGESTED_CYCLE:    3.99412
 WQ ROW_BUFFER_HIT:       4248  ROW_BUFFER_MISS:      79997  FULL:       9324


CPU 0 Branch Prediction Accuracy: 98.9368% MPKI: 0.40856 Average ROB Occupancy at Mispredict: 252.403
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00016
BRANCH_INDIRECT: 0.00157
BRANCH_CONDITIONAL: 0.40659
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00012

