Entrada : 1 Salida: 1
Testbench exitoso!
The maximum depth reached by any of the 1 hls::stream() instances in the design is 0
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_axi_config_top glbl -prj axi_config.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s axi_config 
Multi-threading is on. Using 4 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/analytic_signal/axi_config/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/analytic_signal/axi_config/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/analytic_signal/axi_config/solution1/sim/vhdl/axi_config.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_axi_config_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/analytic_signal/axi_config/solution1/sim/vhdl/axi_config_regslice_both.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_config_regslice_both'
INFO: [VRFC 10-3107] analyzing entity 'axi_config_regslice_both_w1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/analytic_signal/axi_config/solution1/sim/vhdl/AESL_axi_s_out_stream.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_out_stream'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/analytic_signal/axi_config/solution1/sim/vhdl/axi_config.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_config'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.axi_config_regslice_both [\axi_config_regslice_both(datawi...]
Compiling architecture behav of entity xil_defaultlib.axi_config_regslice_both [\axi_config_regslice_both(datawi...]
Compiling architecture behav of entity xil_defaultlib.axi_config_regslice_both [\axi_config_regslice_both(datawi...]
Compiling architecture behav of entity xil_defaultlib.axi_config [axi_config_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_out_stream [aesl_axi_s_out_stream_default]
Compiling architecture behav of entity xil_defaultlib.apatb_axi_config_top
Built simulation snapshot axi_config

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/analytic_signal/axi_config/solution1/sim/vhdl/xsim.dir/axi_config/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 26 11:21:09 2024...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/axi_config/xsim_script.tcl
# xsim {axi_config} -autoloadwcfg -tclbatch {axi_config.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source axi_config.tcl
## run all
Note: simulation done!
Time: 195 ns  Iteration: 1  Process: /apatb_axi_config_top/generate_sim_done_proc  File: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/analytic_signal/axi_config/solution1/sim/vhdl/axi_config.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 195 ns  Iteration: 1  Process: /apatb_axi_config_top/generate_sim_done_proc  File: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/analytic_signal/axi_config/solution1/sim/vhdl/axi_config.autotb.vhd
$finish called at time : 195 ns
## quit
INFO: [Common 17-206] Exiting xsim at Sun May 26 11:21:31 2024...
Entrada : 1 Salida: 1
Testbench exitoso!
The maximum depth reached by any of the 1 hls::stream() instances in the design is 0
