{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1489459263661 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1489459263661 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Quartus II" 0 0 1489459263661 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Quartus II" 0 0 1489459263851 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/ " "Using common directory C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Quartus II" 0 -1 1489459263861 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Quartus II" 0 0 1489459263882 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Quartus II" 0 0 1489459263882 ""}
{ "Info" "0" "" "Generated archive 'C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/SanjaySoodKavinKrishnanAssignment2.qar'" {  } {  } 0 0 "Generated archive 'C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/SanjaySoodKavinKrishnanAssignment2.qar'" 0 0 "Quartus II" 0 0 1489459263882 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Quartus II" 0 0 1489459263882 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Quartus II" 0 0 1489459263882 ""}
{ "Info" "0" "" "Generated report 'Project.archive.rpt'" {  } {  } 0 0 "Generated report 'Project.archive.rpt'" 0 0 "Quartus II" 0 0 1489459263891 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera/14.0/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/altera/14.0/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Quartus II" 0 -1 1489459263917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489459263918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 22:41:03 2017 " "Processing ended: Mon Mar 13 22:41:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489459263918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489459263918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489459263918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489459263918 ""}
