<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/stm32l4/chip/stm32l4_tim.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_8ce54e226c5314579e49ed5618227fd4.html">stm32l4</a></li><li class="navelem"><a class="el" href="dir_47b894b297e28b947191678d9b2adac8.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32l4_tim.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/stm32l4/chip/stm32l4_tim.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2009, 2011-2012 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *           dev@ziggurat29.com</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_STM32L4_CHIP_STM32L4_TIM_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_STM32L4_CHIP_STM32L4_TIM_H</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Register Offsets *****************************************************************/</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Basic Timers - TIM6 and TIM7 */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define STM32L4_BTIM_CR1_OFFSET     0x0000  </span><span class="comment">/* Control register 1 (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_BTIM_CR2_OFFSET     0x0004  </span><span class="comment">/* Control register 2 (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_BTIM_DIER_OFFSET    0x000c  </span><span class="comment">/* DMA/Interrupt enable register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_BTIM_SR_OFFSET      0x0010  </span><span class="comment">/* Status register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_BTIM_EGR_OFFSET     0x0014  </span><span class="comment">/* Event generation register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_BTIM_CNT_OFFSET     0x0024  </span><span class="comment">/* Counter (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_BTIM_PSC_OFFSET     0x0028  </span><span class="comment">/* Prescaler (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_BTIM_ARR_OFFSET     0x002c  </span><span class="comment">/* Auto-reload register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* 16-/32-bit General Timers with DMA: TIM2, TM3, TIM4, and TIM5</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> * TIM3 and 4 are 16-bit</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * TIM2 and 5 are 32-bit</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define STM32L4_GTIM_CR1_OFFSET     0x0000  </span><span class="comment">/* Control register 1 (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_CR2_OFFSET     0x0004  </span><span class="comment">/* Control register 2 (16-bit, TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_SMCR_OFFSET    0x0008  </span><span class="comment">/* Slave mode control register (16-bit, TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_DIER_OFFSET    0x000c  </span><span class="comment">/* DMA/Interrupt enable register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_SR_OFFSET      0x0010  </span><span class="comment">/* Status register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_EGR_OFFSET     0x0014  </span><span class="comment">/* Event generation register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_CCMR1_OFFSET   0x0018  </span><span class="comment">/* Capture/compare mode register 1 (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_CCMR2_OFFSET   0x001c  </span><span class="comment">/* Capture/compare mode register 2 (16-bit, TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_CCER_OFFSET    0x0020  </span><span class="comment">/* Capture/compare enable register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_CNT_OFFSET     0x0024  </span><span class="comment">/* Counter (16-bit* or 32-bit STM3240 TIM2 and 5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_PSC_OFFSET     0x0028  </span><span class="comment">/* Prescaler (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_ARR_OFFSET     0x002c  </span><span class="comment">/* Auto-reload register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_CCR1_OFFSET    0x0034  </span><span class="comment">/* Capture/compare register 1 (16-bit or 32-bit STM3240 TIM2/5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_CCR2_OFFSET    0x0038  </span><span class="comment">/* Capture/compare register 2 (16-bit TIM2-5 only or 32-bit STM32 F4 TIM2/5 or STM2 F3 TIM15 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_CCR3_OFFSET    0x003c  </span><span class="comment">/* Capture/compare register 3 (16-bit TIM2-5 only or 32-bit STM32 F4 TIM2/5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_CCR4_OFFSET    0x0040  </span><span class="comment">/* Capture/compare register 4 (16-bit TIM2-5 only or 32-bit STM32 F4 TIM2/5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_DCR_OFFSET     0x0048  </span><span class="comment">/* DMA control register (16-bit, TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_DMAR_OFFSET    0x004c  </span><span class="comment">/* DMA address for burst mode (16-bit, TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_OR1_OFFSET     0x0050  </span><span class="comment">/* Option register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_OR2_OFFSET     0x0060  </span><span class="comment">/* Option register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* TIM15, 16, and 17 only.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define STM32L4_GTIM_RCR_OFFSET     0x0030  </span><span class="comment">/* Repetition counter register (TIM16/TIM17) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_GTIM_BDTR_OFFSET    0x0044  </span><span class="comment">/* Break and dead-time register (TIM16/TIM17) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* Advanced Timers - TIM1 and TIM8 */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define STM32L4_ATIM_CR1_OFFSET     0x0000  </span><span class="comment">/* Control register 1 (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_CR2_OFFSET     0x0004  </span><span class="comment">/* Control register 2 (16-bit*) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_SMCR_OFFSET    0x0008  </span><span class="comment">/* Slave mode control register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_DIER_OFFSET    0x000c  </span><span class="comment">/* DMA/Interrupt enable register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_SR_OFFSET      0x0010  </span><span class="comment">/* Status register (16-bit*) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_EGR_OFFSET     0x0014  </span><span class="comment">/* Event generation register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_CCMR1_OFFSET   0x0018  </span><span class="comment">/* Capture/compare mode register 1 (16-bit*) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_CCMR2_OFFSET   0x001c  </span><span class="comment">/* Capture/compare mode register 2 (16-bit*) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_CCER_OFFSET    0x0020  </span><span class="comment">/* Capture/compare enable register (16-bit*) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_CNT_OFFSET     0x0024  </span><span class="comment">/* Counter (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_PSC_OFFSET     0x0028  </span><span class="comment">/* Prescaler (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_ARR_OFFSET     0x002c  </span><span class="comment">/* Auto-reload register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_RCR_OFFSET     0x0030  </span><span class="comment">/* Repetition counter register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_CCR1_OFFSET    0x0034  </span><span class="comment">/* Capture/compare register 1 (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_CCR2_OFFSET    0x0038  </span><span class="comment">/* Capture/compare register 2 (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_CCR3_OFFSET    0x003c  </span><span class="comment">/* Capture/compare register 3 (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_CCR4_OFFSET    0x0040  </span><span class="comment">/* Capture/compare register 4 (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_BDTR_OFFSET    0x0044  </span><span class="comment">/* Break and dead-time register (16-bit*) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_DCR_OFFSET     0x0048  </span><span class="comment">/* DMA control register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_DMAR_OFFSET    0x004c  </span><span class="comment">/* DMA address for burst mode (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_OR1_OFFSET     0x0050  </span><span class="comment">/* Timer option register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_CCMR3_OFFSET   0x0054  </span><span class="comment">/* Capture/compare mode register 3 (32-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_CCR5_OFFSET    0x0058  </span><span class="comment">/* Capture/compare register 4 (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_CCR6_OFFSET    0x005c  </span><span class="comment">/* Capture/compare register 4 (32-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_OR2_OFFSET     0x0050  </span><span class="comment">/* Timer option register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_ATIM_OR3_OFFSET     0x0050  </span><span class="comment">/* Timer option register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* Low-Power Timers - LPTIM1 and LPTIM2 */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define STM32L4_LPTIM_ISR_OFFSET    0x0000  </span><span class="comment">/* Interrupt and Status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_LPTIM_ICR_OFFSET    0x0004  </span><span class="comment">/* Interrupt clear register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_LPTIM_IER_OFFSET    0x0008  </span><span class="comment">/* Interrupt enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_LPTIM_CFGR_OFFSET   0x000c  </span><span class="comment">/* Configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_LPTIM_CR_OFFSET     0x0010  </span><span class="comment">/* Control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_LPTIM_CMP_OFFSET    0x0014  </span><span class="comment">/* Compare register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_LPTIM_ARR_OFFSET    0x0018  </span><span class="comment">/* Auto-reloud register (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_LPTIM_CNT_OFFSET    0x001c  </span><span class="comment">/* Counter (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_LPTIM_OR_OFFSET     0x001c  </span><span class="comment">/* Options Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* Register Addresses ***************************************************************/</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* Advanced Timers - TIM1 and TIM8 */</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define STM32L4_TIM1_CR1            (STM32L4_TIM1_BASE+STM32L4_ATIM_CR1_OFFSET)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_CR2            (STM32L4_TIM1_BASE+STM32L4_ATIM_CR2_OFFSET)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_SMCR           (STM32L4_TIM1_BASE+STM32L4_ATIM_SMCR_OFFSET)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_DIER           (STM32L4_TIM1_BASE+STM32L4_ATIM_DIER_OFFSET)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_SR             (STM32L4_TIM1_BASE+STM32L4_ATIM_SR_OFFSET)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_EGR            (STM32L4_TIM1_BASE+STM32L4_ATIM_EGR_OFFSET)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_CCMR1          (STM32L4_TIM1_BASE+STM32L4_ATIM_CCMR1_OFFSET)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_CCMR2          (STM32L4_TIM1_BASE+STM32L4_ATIM_CCMR2_OFFSET)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_CCER           (STM32L4_TIM1_BASE+STM32L4_ATIM_CCER_OFFSET)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_CNT            (STM32L4_TIM1_BASE+STM32L4_ATIM_CNT_OFFSET)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_PSC            (STM32L4_TIM1_BASE+STM32L4_ATIM_PSC_OFFSET)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_ARR            (STM32L4_TIM1_BASE+STM32L4_ATIM_ARR_OFFSET)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_RCR            (STM32L4_TIM1_BASE+STM32L4_ATIM_RCR_OFFSET)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_CCR1           (STM32L4_TIM1_BASE+STM32L4_ATIM_CCR1_OFFSET)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_CCR2           (STM32L4_TIM1_BASE+STM32L4_ATIM_CCR2_OFFSET)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_CCR3           (STM32L4_TIM1_BASE+STM32L4_ATIM_CCR3_OFFSET)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_CCR4           (STM32L4_TIM1_BASE+STM32L4_ATIM_CCR4_OFFSET)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_BDTR           (STM32L4_TIM1_BASE+STM32L4_ATIM_BDTR_OFFSET)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_DCR            (STM32L4_TIM1_BASE+STM32L4_ATIM_DCR_OFFSET)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_DMAR           (STM32L4_TIM1_BASE+STM32L4_ATIM_DMAR_OFFSET)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_OR1            (STM32L4_TIM1_BASE+STM32L4_ATIM_OR1_OFFSET)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_CCMR3          (STM32L4_TIM1_BASE+STM32L4_ATIM_CCMR3_OFFSET)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_CCR5           (STM32L4_TIM1_BASE+STM32L4_ATIM_CCR5_OFFSET)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_CCR6           (STM32L4_TIM1_BASE+STM32L4_ATIM_CCR6_OFFSET)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_OR2            (STM32L4_TIM1_BASE+STM32L4_ATIM_OR2_OFFSET)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM1_OR3            (STM32L4_TIM1_BASE+STM32L4_ATIM_OR3_OFFSET)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define STM32L4_TIM8_CR1            (STM32L4_TIM8_BASE+STM32L4_ATIM_CR1_OFFSET)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_CR2            (STM32L4_TIM8_BASE+STM32L4_ATIM_CR2_OFFSET)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_SMCR           (STM32L4_TIM8_BASE+STM32L4_ATIM_SMCR_OFFSET)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_DIER           (STM32L4_TIM8_BASE+STM32L4_ATIM_DIER_OFFSET)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_SR             (STM32L4_TIM8_BASE+STM32L4_ATIM_SR_OFFSET)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_EGR            (STM32L4_TIM8_BASE+STM32L4_ATIM_EGR_OFFSET)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_CCMR1          (STM32L4_TIM8_BASE+STM32L4_ATIM_CCMR1_OFFSET)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_CCMR2          (STM32L4_TIM8_BASE+STM32L4_ATIM_CCMR2_OFFSET)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_CCER           (STM32L4_TIM8_BASE+STM32L4_ATIM_CCER_OFFSET)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_CNT            (STM32L4_TIM8_BASE+STM32L4_ATIM_CNT_OFFSET)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_PSC            (STM32L4_TIM8_BASE+STM32L4_ATIM_PSC_OFFSET)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_ARR            (STM32L4_TIM8_BASE+STM32L4_ATIM_ARR_OFFSET)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_RCR            (STM32L4_TIM8_BASE+STM32L4_ATIM_RCR_OFFSET)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_CCR1           (STM32L4_TIM8_BASE+STM32L4_ATIM_CCR1_OFFSET)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_CCR2           (STM32L4_TIM8_BASE+STM32L4_ATIM_CCR2_OFFSET)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_CCR3           (STM32L4_TIM8_BASE+STM32L4_ATIM_CCR3_OFFSET)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_CCR4           (STM32L4_TIM8_BASE+STM32L4_ATIM_CCR4_OFFSET)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_BDTR           (STM32L4_TIM8_BASE+STM32L4_ATIM_BDTR_OFFSET)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_DCR            (STM32L4_TIM8_BASE+STM32L4_ATIM_DCR_OFFSET)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_DMAR           (STM32L4_TIM8_BASE+STM32L4_ATIM_DMAR_OFFSET)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_OR1            (STM32L4_TIM8_BASE+STM32L4_ATIM_OR1_OFFSET)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_CCMR3          (STM32L4_TIM8_BASE+STM32L4_ATIM_CCMR3_OFFSET)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_CCR5           (STM32L4_TIM8_BASE+STM32L4_ATIM_CCR5_OFFSET)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_CCR6           (STM32L4_TIM8_BASE+STM32L4_ATIM_CCR6_OFFSET)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_OR2            (STM32L4_TIM8_BASE+STM32L4_ATIM_OR2_OFFSET)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM8_OR3            (STM32L4_TIM8_BASE+STM32L4_ATIM_OR3_OFFSET)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* 16-/32-bit General Timers - TIM2, TIM3, TIM4, and TIM5 with DMA.</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> * TIM3 and 4 are 16-bit.</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * TIM2 and 5 are 32-bit</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define STM32L4_TIM2_CR1            (STM32L4_TIM2_BASE+STM32L4_GTIM_CR1_OFFSET)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_CR2            (STM32L4_TIM2_BASE+STM32L4_GTIM_CR2_OFFSET)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_SMCR           (STM32L4_TIM2_BASE+STM32L4_GTIM_SMCR_OFFSET)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_DIER           (STM32L4_TIM2_BASE+STM32L4_GTIM_DIER_OFFSET)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_SR             (STM32L4_TIM2_BASE+STM32L4_GTIM_SR_OFFSET)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_EGR            (STM32L4_TIM2_BASE+STM32L4_GTIM_EGR_OFFSET)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_CCMR1          (STM32L4_TIM2_BASE+STM32L4_GTIM_CCMR1_OFFSET)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_CCMR2          (STM32L4_TIM2_BASE+STM32L4_GTIM_CCMR2_OFFSET)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_CCER           (STM32L4_TIM2_BASE+STM32L4_GTIM_CCER_OFFSET)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_CNT            (STM32L4_TIM2_BASE+STM32L4_GTIM_CNT_OFFSET)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_PSC            (STM32L4_TIM2_BASE+STM32L4_GTIM_PSC_OFFSET)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_ARR            (STM32L4_TIM2_BASE+STM32L4_GTIM_ARR_OFFSET)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_CCR1           (STM32L4_TIM2_BASE+STM32L4_GTIM_CCR1_OFFSET)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_CCR2           (STM32L4_TIM2_BASE+STM32L4_GTIM_CCR2_OFFSET)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_CCR3           (STM32L4_TIM2_BASE+STM32L4_GTIM_CCR3_OFFSET)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_CCR4           (STM32L4_TIM2_BASE+STM32L4_GTIM_CCR4_OFFSET)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_DCR            (STM32L4_TIM2_BASE+STM32L4_GTIM_DCR_OFFSET)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_DMAR           (STM32L4_TIM2_BASE+STM32L4_GTIM_DMAR_OFFSET)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM2_OR             (STM32L4_TIM2_BASE+STM32L4_GTIM_OR_OFFSET)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define STM32L4_TIM3_CR1            (STM32L4_TIM3_BASE+STM32L4_GTIM_CR1_OFFSET)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_CR2            (STM32L4_TIM3_BASE+STM32L4_GTIM_CR2_OFFSET)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_SMCR           (STM32L4_TIM3_BASE+STM32L4_GTIM_SMCR_OFFSET)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_DIER           (STM32L4_TIM3_BASE+STM32L4_GTIM_DIER_OFFSET)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_SR             (STM32L4_TIM3_BASE+STM32L4_GTIM_SR_OFFSET)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_EGR            (STM32L4_TIM3_BASE+STM32L4_GTIM_EGR_OFFSET)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_CCMR1          (STM32L4_TIM3_BASE+STM32L4_GTIM_CCMR1_OFFSET)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_CCMR2          (STM32L4_TIM3_BASE+STM32L4_GTIM_CCMR2_OFFSET)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_CCER           (STM32L4_TIM3_BASE+STM32L4_GTIM_CCER_OFFSET)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_CNT            (STM32L4_TIM3_BASE+STM32L4_GTIM_CNT_OFFSET)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_PSC            (STM32L4_TIM3_BASE+STM32L4_GTIM_PSC_OFFSET)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_ARR            (STM32L4_TIM3_BASE+STM32L4_GTIM_ARR_OFFSET)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_CCR1           (STM32L4_TIM3_BASE+STM32L4_GTIM_CCR1_OFFSET)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_CCR2           (STM32L4_TIM3_BASE+STM32L4_GTIM_CCR2_OFFSET)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_CCR3           (STM32L4_TIM3_BASE+STM32L4_GTIM_CCR3_OFFSET)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_CCR4           (STM32L4_TIM3_BASE+STM32L4_GTIM_CCR4_OFFSET)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_DCR            (STM32L4_TIM3_BASE+STM32L4_GTIM_DCR_OFFSET)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM3_DMAR           (STM32L4_TIM3_BASE+STM32L4_GTIM_DMAR_OFFSET)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define STM32L4_TIM4_CR1            (STM32L4_TIM4_BASE+STM32L4_GTIM_CR1_OFFSET)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_CR2            (STM32L4_TIM4_BASE+STM32L4_GTIM_CR2_OFFSET)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_SMCR           (STM32L4_TIM4_BASE+STM32L4_GTIM_SMCR_OFFSET)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_DIER           (STM32L4_TIM4_BASE+STM32L4_GTIM_DIER_OFFSET)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_SR             (STM32L4_TIM4_BASE+STM32L4_GTIM_SR_OFFSET)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_EGR            (STM32L4_TIM4_BASE+STM32L4_GTIM_EGR_OFFSET)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_CCMR1          (STM32L4_TIM4_BASE+STM32L4_GTIM_CCMR1_OFFSET)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_CCMR2          (STM32L4_TIM4_BASE+STM32L4_GTIM_CCMR2_OFFSET)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_CCER           (STM32L4_TIM4_BASE+STM32L4_GTIM_CCER_OFFSET)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_CNT            (STM32L4_TIM4_BASE+STM32L4_GTIM_CNT_OFFSET)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_PSC            (STM32L4_TIM4_BASE+STM32L4_GTIM_PSC_OFFSET)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_ARR            (STM32L4_TIM4_BASE+STM32L4_GTIM_ARR_OFFSET)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_CCR1           (STM32L4_TIM4_BASE+STM32L4_GTIM_CCR1_OFFSET)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_CCR2           (STM32L4_TIM4_BASE+STM32L4_GTIM_CCR2_OFFSET)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_CCR3           (STM32L4_TIM4_BASE+STM32L4_GTIM_CCR3_OFFSET)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_CCR4           (STM32L4_TIM4_BASE+STM32L4_GTIM_CCR4_OFFSET)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_DCR            (STM32L4_TIM4_BASE+STM32L4_GTIM_DCR_OFFSET)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM4_DMAR           (STM32L4_TIM4_BASE+STM32L4_GTIM_DMAR_OFFSET)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define STM32L4_TIM5_CR1            (STM32L4_TIM5_BASE+STM32L4_GTIM_CR1_OFFSET)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_CR2            (STM32L4_TIM5_BASE+STM32L4_GTIM_CR2_OFFSET)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_SMCR           (STM32L4_TIM5_BASE+STM32L4_GTIM_SMCR_OFFSET)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_DIER           (STM32L4_TIM5_BASE+STM32L4_GTIM_DIER_OFFSET)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_SR             (STM32L4_TIM5_BASE+STM32L4_GTIM_SR_OFFSET)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_EGR            (STM32L4_TIM5_BASE+STM32L4_GTIM_EGR_OFFSET)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_CCMR1          (STM32L4_TIM5_BASE+STM32L4_GTIM_CCMR1_OFFSET)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_CCMR2          (STM32L4_TIM5_BASE+STM32L4_GTIM_CCMR2_OFFSET)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_CCER           (STM32L4_TIM5_BASE+STM32L4_GTIM_CCER_OFFSET)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_CNT            (STM32L4_TIM5_BASE+STM32L4_GTIM_CNT_OFFSET)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_PSC            (STM32L4_TIM5_BASE+STM32L4_GTIM_PSC_OFFSET)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_ARR            (STM32L4_TIM5_BASE+STM32L4_GTIM_ARR_OFFSET)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_CCR1           (STM32L4_TIM5_BASE+STM32L4_GTIM_CCR1_OFFSET)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_CCR2           (STM32L4_TIM5_BASE+STM32L4_GTIM_CCR2_OFFSET)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_CCR3           (STM32L4_TIM5_BASE+STM32L4_GTIM_CCR3_OFFSET)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_CCR4           (STM32L4_TIM5_BASE+STM32L4_GTIM_CCR4_OFFSET)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_DCR            (STM32L4_TIM5_BASE+STM32L4_GTIM_DCR_OFFSET)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_DMAR           (STM32L4_TIM5_BASE+STM32L4_GTIM_DMAR_OFFSET)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM5_OR             (STM32L4_TIM5_BASE+STM32L4_GTIM_OR_OFFSET)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define STM32L4_TIM15_CR1           (STM32L4_TIM15_BASE+STM32L4_GTIM_CR1_OFFSET)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_CR2           (STM32L4_TIM15_BASE+STM32L4_GTIM_CR2_OFFSET)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_SMCR          (STM32L4_TIM15_BASE+STM32L4_GTIM_SMCR_OFFSET)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_DIER          (STM32L4_TIM15_BASE+STM32L4_GTIM_DIER_OFFSET)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_SR            (STM32L4_TIM15_BASE+STM32L4_GTIM_SR_OFFSET)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_EGR           (STM32L4_TIM15_BASE+STM32L4_GTIM_EGR_OFFSET)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_CCMR1         (STM32L4_TIM15_BASE+STM32L4_GTIM_CCMR1_OFFSET)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_CCER          (STM32L4_TIM15_BASE+STM32L4_GTIM_CCER_OFFSET)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_CNT           (STM32L4_TIM15_BASE+STM32L4_GTIM_CNT_OFFSET)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_PSC           (STM32L4_TIM15_BASE+STM32L4_GTIM_PSC_OFFSET)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_ARR           (STM32L4_TIM15_BASE+STM32L4_GTIM_ARR_OFFSET)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_RCR           (STM32L4_TIM15_BASE+STM32L4_GTIM_RCR_OFFSET)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_CCR1          (STM32L4_TIM15_BASE+STM32L4_GTIM_CCR1_OFFSET)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_CCR2          (STM32L4_TIM15_BASE+STM32L4_GTIM_CCR2_OFFSET)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_BDTR          (STM32L4_TIM15_BASE+STM32L4_GTIM_BDTR_OFFSET)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_DCR           (STM32L4_TIM15_BASE+STM32L4_GTIM_DCR_OFFSET)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM15_DMAR          (STM32L4_TIM15_BASE+STM32L4_GTIM_DMAR_OFFSET)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define STM32L4_TIM16_CR1           (STM32L4_TIM16_BASE+STM32L4_GTIM_CR1_OFFSET)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_CR2           (STM32L4_TIM16_BASE+STM32L4_GTIM_CR2_OFFSET)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_DIER          (STM32L4_TIM16_BASE+STM32L4_GTIM_DIER_OFFSET)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_SR            (STM32L4_TIM16_BASE+STM32L4_GTIM_SR_OFFSET)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_EGR           (STM32L4_TIM16_BASE+STM32L4_GTIM_EGR_OFFSET)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_CCMR1         (STM32L4_TIM16_BASE+STM32L4_GTIM_CCMR1_OFFSET)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_CCMR2         (STM32L4_TIM16_BASE+STM32L4_GTIM_CCMR2_OFFSET)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_CCER          (STM32L4_TIM16_BASE+STM32L4_GTIM_CCER_OFFSET)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_CNT           (STM32L4_TIM16_BASE+STM32L4_GTIM_CNT_OFFSET)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_PSC           (STM32L4_TIM16_BASE+STM32L4_GTIM_PSC_OFFSET)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_ARR           (STM32L4_TIM16_BASE+STM32L4_GTIM_ARR_OFFSET)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_RCR           (STM32L4_TIM16_BASE+STM32L4_GTIM_RCR_OFFSET)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_CCR1          (STM32L4_TIM16_BASE+STM32L4_GTIM_CCR1_OFFSET)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_BDTR          (STM32L4_TIM16_BASE+STM32L4_GTIM_BDTR_OFFSET)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_DCR           (STM32L4_TIM16_BASE+STM32L4_GTIM_DCR_OFFSET)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_DMAR          (STM32L4_TIM16_BASE+STM32L4_GTIM_DMAR_OFFSET)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM16_OR            (STM32L4_TIM16_BASE+STM32L4_GTIM_OR_OFFSET)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define STM32L4_TIM17_CR1           (STM32L4_TIM17_BASE+STM32L4_GTIM_CR1_OFFSET)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_CR2           (STM32L4_TIM17_BASE+STM32L4_GTIM_CR2_OFFSET)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_DIER          (STM32L4_TIM17_BASE+STM32L4_GTIM_DIER_OFFSET)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_SR            (STM32L4_TIM17_BASE+STM32L4_GTIM_SR_OFFSET)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_EGR           (STM32L4_TIM17_BASE+STM32L4_GTIM_EGR_OFFSET)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_CCMR1         (STM32L4_TIM17_BASE+STM32L4_GTIM_CCMR1_OFFSET)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_CCMR2         (STM32L4_TIM17_BASE+STM32L4_GTIM_CCMR2_OFFSET)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_CCER          (STM32L4_TIM17_BASE+STM32L4_GTIM_CCER_OFFSET)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_CNT           (STM32L4_TIM17_BASE+STM32L4_GTIM_CNT_OFFSET)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_PSC           (STM32L4_TIM17_BASE+STM32L4_GTIM_PSC_OFFSET)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_ARR           (STM32L4_TIM17_BASE+STM32L4_GTIM_ARR_OFFSET)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_RCR           (STM32L4_TIM17_BASE+STM32L4_GTIM_RCR_OFFSET)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_CCR1          (STM32L4_TIM17_BASE+STM32L4_GTIM_CCR1_OFFSET)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_BDTR          (STM32L4_TIM17_BASE+STM32L4_GTIM_BDTR_OFFSET)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_DCR           (STM32L4_TIM17_BASE+STM32L4_GTIM_DCR_OFFSET)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM17_DMAR          (STM32L4_TIM17_BASE+STM32L4_GTIM_DMAR_OFFSET)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/* Basic Timers - TIM6 and TIM7 */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define STM32L4_TIM6_CR1            (STM32L4_TIM6_BASE+STM32L4_BTIM_CR1_OFFSET)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM6_CR2            (STM32L4_TIM6_BASE+STM32L4_BTIM_CR2_OFFSET)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM6_DIER           (STM32L4_TIM6_BASE+STM32L4_BTIM_DIER_OFFSET)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM6_SR             (STM32L4_TIM6_BASE+STM32L4_BTIM_SR_OFFSET)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM6_EGR            (STM32L4_TIM6_BASE+STM32L4_BTIM_EGR_OFFSET)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM6_CNT            (STM32L4_TIM6_BASE+STM32L4_BTIM_CNT_OFFSET)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM6_PSC            (STM32L4_TIM6_BASE+STM32L4_BTIM_PSC_OFFSET)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM6_ARR            (STM32L4_TIM6_BASE+STM32L4_BTIM_ARR_OFFSET)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define STM32L4_TIM7_CR1            (STM32L4_TIM7_BASE+STM32L4_BTIM_CR1_OFFSET)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM7_CR2            (STM32L4_TIM7_BASE+STM32L4_BTIM_CR2_OFFSET)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM7_DIER           (STM32L4_TIM7_BASE+STM32L4_BTIM_DIER_OFFSET)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM7_SR             (STM32L4_TIM7_BASE+STM32L4_BTIM_SR_OFFSET)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM7_EGR            (STM32L4_TIM7_BASE+STM32L4_BTIM_EGR_OFFSET)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM7_CNT            (STM32L4_TIM7_BASE+STM32L4_BTIM_CNT_OFFSET)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM7_PSC            (STM32L4_TIM7_BASE+STM32L4_BTIM_PSC_OFFSET)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_TIM7_ARR            (STM32L4_TIM7_BASE+STM32L4_BTIM_ARR_OFFSET)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/* Register Bitfield Definitions ****************************************************/</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* Control register 1 */</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define ATIM_CR1_CEN                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Counter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR1_UDIS               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Update disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR1_URS                (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Update request source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR1_OPM                (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: One pulse mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR1_DIR                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR1_CMS_SHIFT          (5)       </span><span class="comment">/* Bits 6-5: Center-aligned mode selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR1_CMS_MASK           (3 &lt;&lt; ATIM_CR1_CMS_SHIFT)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR1_EDGE             (0 &lt;&lt; ATIM_CR1_CMS_SHIFT) </span><span class="comment">/* 00: Edge-aligned mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR1_CENTER1          (1 &lt;&lt; ATIM_CR1_CMS_SHIFT) </span><span class="comment">/* 01: Center-aligned mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR1_CENTER2          (2 &lt;&lt; ATIM_CR1_CMS_SHIFT) </span><span class="comment">/* 10: Center-aligned mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR1_CENTER3          (3 &lt;&lt; ATIM_CR1_CMS_SHIFT) </span><span class="comment">/* 11: Center-aligned mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR1_ARPE               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Auto-reload preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR1_CKD_SHIFT          (8)       </span><span class="comment">/* Bits 9-8: Clock division */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR1_CKD_MASK           (3 &lt;&lt; ATIM_CR1_CKD_SHIFT)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR1_TCKINT           (0 &lt;&lt; ATIM_CR1_CKD_SHIFT) </span><span class="comment">/* 00: tDTS=tCK_INT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR1_2TCKINT          (1 &lt;&lt; ATIM_CR1_CKD_SHIFT) </span><span class="comment">/* 01: tDTS=2*tCK_INT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR1_4TCKINT          (2 &lt;&lt; ATIM_CR1_CKD_SHIFT) </span><span class="comment">/* 10: tDTS=4*tCK_INT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR1_UIFREMAP           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: UIF status bit remapping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/* Control register 2 */</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define ATIM_CR2_CCPC               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Capture/Compare Preloaded Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_CCUS               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Capture/Compare Control Update Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_CCDS               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Capture/Compare DMA Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_MMS_SHIFT          (4)       </span><span class="comment">/* Bits 6-4: Master Mode Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_MMS_MASK           (7 &lt;&lt; ATIM_CR2_MMS_SHIFT)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS_RESET        (0 &lt;&lt; ATIM_CR2_MMS_SHIFT) </span><span class="comment">/* 000: Reset - TIMx_EGR UG bit is TRGO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS_ENABLE       (1 &lt;&lt; ATIM_CR2_MMS_SHIFT) </span><span class="comment">/* 001: Enable - CNT_EN is TRGO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS_UPDATE       (2 &lt;&lt; ATIM_CR2_MMS_SHIFT) </span><span class="comment">/* 010: Update event is TRGO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS_COMPP        (3 &lt;&lt; ATIM_CR2_MMS_SHIFT) </span><span class="comment">/* 010: Compare Pulse - CC1IF flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS_OC1REF       (4 &lt;&lt; ATIM_CR2_MMS_SHIFT) </span><span class="comment">/* 100: Compare OC1REF is TRGO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS_OC2REF       (5 &lt;&lt; ATIM_CR2_MMS_SHIFT) </span><span class="comment">/* 101: Compare OC2REF is TRGO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS_OC3REF       (6 &lt;&lt; ATIM_CR2_MMS_SHIFT) </span><span class="comment">/* 110: Compare OC3REF is TRGO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS_OC4REF       (7 &lt;&lt; ATIM_CR2_MMS_SHIFT) </span><span class="comment">/* 111: Compare OC4REF is TRGO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_TI1S               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: TI1 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_OIS1               (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Output Idle state 1 (OC1 output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_OIS1N              (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Output Idle state 1 (OC1N output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_OIS2               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Output Idle state 2 (OC2 output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_OIS2N              (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Output Idle state 2 (OC2N output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_OIS3               (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Output Idle state 3 (OC3 output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_OIS3N              (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Output Idle state 3 (OC3N output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_OIS4               (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Output Idle state 4 (OC4 output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_OIS5               (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: OOutput Idle state 5 (OC5 output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_OIS6               (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Output Idle state 6 (OC6 output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_MMS2_SHIFT         (20)      </span><span class="comment">/* Bits 20-23: Master Mode Selection 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CR2_MMS2_MASK          (15 &lt;&lt; ATIM_CR2_MMS2_SHIFT)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_RESET       (0 &lt;&lt; ATIM_CR2_MMS2_SHIFT)  </span><span class="comment">/* 0000: Reset - TIMx_EGR UG bit is TRG9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_ENABLE      (1 &lt;&lt; ATIM_CR2_MMS2_SHIFT)  </span><span class="comment">/* 0001: Enable - CNT_EN is TRGO2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_UPDATE      (2 &lt;&lt; ATIM_CR2_MMS2_SHIFT)  </span><span class="comment">/* 0010: Update event is TRGH0*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_COMPP       (3 &lt;&lt; ATIM_CR2_MMS2_SHIFT)  </span><span class="comment">/* 0010: Compare Pulse - CC1IF flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_OC1REF      (4 &lt;&lt; ATIM_CR2_MMS2_SHIFT)  </span><span class="comment">/* 0100: Compare OC1REF is TRGO2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_OC2REF      (5 &lt;&lt; ATIM_CR2_MMS2_SHIFT)  </span><span class="comment">/* 0101: Compare OC2REF is TRGO2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_OC3REF      (6 &lt;&lt; ATIM_CR2_MMS2_SHIFT)  </span><span class="comment">/* 0110: Compare OC3REF is TRGO2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_OC4REF      (7 &lt;&lt; ATIM_CR2_MMS2_SHIFT)  </span><span class="comment">/* 0111: Compare OC4REF is TRGO2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_OC5REF      (8 &lt;&lt; ATIM_CR2_MMS2_SHIFT)  </span><span class="comment">/* 1000: Compare OC5REF is TRGO2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_OC6REF      (9 &lt;&lt; ATIM_CR2_MMS2_SHIFT)  </span><span class="comment">/* 1001: Compare OC6REF is TRGO2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_CMPOC4      (10 &lt;&lt; ATIM_CR2_MMS2_SHIFT) </span><span class="comment">/* 1010: Compare pulse - OC4REF edge is TRGO2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_CMPOC6      (11 &lt;&lt; ATIM_CR2_MMS2_SHIFT) </span><span class="comment">/* 1011: Compare pulse - OC6REF edge is TRGO2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_CMPOC4R6R   (12 &lt;&lt; ATIM_CR2_MMS2_SHIFT) </span><span class="comment">/* 1100: Compare pulse - OC4REF/OC6REF rising */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_CMPOC4R6F   (13 &lt;&lt; ATIM_CR2_MMS2_SHIFT) </span><span class="comment">/* 1101: Compare pulse - OC4REF rising/OC6REF falling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_CMPOC5R6R   (14 &lt;&lt; ATIM_CR2_MMS2_SHIFT) </span><span class="comment">/* 1110: Compare pulse - OC5REF/OC6REF rising */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_CR2_MMS2_CMPOC5R6F   (15 &lt;&lt; ATIM_CR2_MMS2_SHIFT) </span><span class="comment">/* 1111: Compare pulse - OC5REF rising/OC6REF falling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/* Slave mode control register */</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define ATIM_SMCR_SMS_SHIFT       (0)       </span><span class="comment">/* Bits 0-2: Slave mode selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SMCR_SMS_MASK        (7 &lt;&lt; ATIM_SMCR_SMS_SHIFT)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_DISAB         (0 &lt;&lt; ATIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 000: Slave mode disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_ENCMD1        (1 &lt;&lt; ATIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 001: Encoder mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_ENCMD2        (2 &lt;&lt; ATIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 010: Encoder mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_ENCMD3        (3 &lt;&lt; ATIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 011: Encoder mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_RESET         (4 &lt;&lt; ATIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 100: Reset Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_GATED         (5 &lt;&lt; ATIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 101: Gated Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_TRIGGER       (6 &lt;&lt; ATIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 110: Trigger Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_EXTCLK1       (7 &lt;&lt; ATIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 111: External Clock Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SMCR_OCCS            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: OCREF clear selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SMCR_TS_SHIFT        (4)       </span><span class="comment">/* Bits 4-6: Trigger selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SMCR_TS_MASK         (7 &lt;&lt; ATIM_SMCR_TS_SHIFT)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_ITR0          (0 &lt;&lt; ATIM_SMCR_TS_SHIFT) </span><span class="comment">/* 000: Internal trigger 0 (ITR0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_ITR1          (1 &lt;&lt; ATIM_SMCR_TS_SHIFT) </span><span class="comment">/* 001: Internal trigger 1 (ITR1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_ITR2          (2 &lt;&lt; ATIM_SMCR_TS_SHIFT) </span><span class="comment">/* 010: Internal trigger 2 (ITR2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_ITR3          (3 &lt;&lt; ATIM_SMCR_TS_SHIFT) </span><span class="comment">/* 011: Internal trigger 3 (ITR3) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_T1FED         (4 &lt;&lt; ATIM_SMCR_TS_SHIFT) </span><span class="comment">/* 100: TI1 Edge Detector (TI1F_ED) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_TI1FP1        (5 &lt;&lt; ATIM_SMCR_TS_SHIFT) </span><span class="comment">/* 101: Filtered Timer Input 1 (TI1FP1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_T12FP2        (6 &lt;&lt; ATIM_SMCR_TS_SHIFT) </span><span class="comment">/* 110: Filtered Timer Input 2 (TI2FP2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_ETRF          (7 &lt;&lt; ATIM_SMCR_TS_SHIFT) </span><span class="comment">/* 111: External Trigger input (ETRF) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SMCR_MSM             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Master/slave mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SMCR_ETF_SHIFT       (8)       </span><span class="comment">/* Bits 8-11: External trigger filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SMCR_ETF_MASK        (0x0f &lt;&lt; ATIM_SMCR_ETF_SHIFT)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_NOFILT        (0 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 0000: No filter, sampling is done at fDTS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FCKINT2       (1 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 0001: fSAMPLING=fCK_INT, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FCKINT4       (2 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 0010: fSAMPLING=fCK_INT, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FCKINT8       (3 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 0011: fSAMPLING=fCK_INT, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FDTSd26       (4 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 0100: fSAMPLING=fDTS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FDTSd28       (5 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 0101: fSAMPLING=fDTS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FDTSd46       (6 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 0110: fSAMPLING=fDTS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FDTSd48       (7 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 0111: fSAMPLING=fDTS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FDTSd86       (8 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 1000: fSAMPLING=fDTS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FDTSd88       (9 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 1001: fSAMPLING=fDTS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FDTSd165      (10 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 1010: fSAMPLING=fDTS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FDTSd166      (11 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 1011: fSAMPLING=fDTS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FDTSd168      (12 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 1100: fSAMPLING=fDTS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FDTSd325      (13 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 1101: fSAMPLING=fDTS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FDTSd326      (14 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 1110: fSAMPLING=fDTS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_FDTSd328      (15 &lt;&lt; ATIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 1111: fSAMPLING=fDTS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SMCR_ETPS_SHIFT      (12)      </span><span class="comment">/* Bits 12-13: External trigger prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SMCR_ETPS_MASK       (3 &lt;&lt; ATIM_SMCR_ETPS_SHIFT)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_PSCOFF        (0 &lt;&lt; ATIM_SMCR_ETPS_SHIFT) </span><span class="comment">/* 00: Prescaler OFF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_ETRPd2        (1 &lt;&lt; ATIM_SMCR_ETPS_SHIFT) </span><span class="comment">/* 01: ETRP frequency divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_ETRPd4        (2 &lt;&lt; ATIM_SMCR_ETPS_SHIFT) </span><span class="comment">/* 10: ETRP frequency divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_SMCR_ETRPd8        (3 &lt;&lt; ATIM_SMCR_ETPS_SHIFT) </span><span class="comment">/* 11: ETRP frequency divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SMCR_ECE             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: External clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SMCR_ETP             (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: External trigger polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SMCR_SMS             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Slave mode selection - bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/* DMA/Interrupt enable register */</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define ATIM_DIER_UIE             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Update interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DIER_CC1IE           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Capture/Compare 1 interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DIER_CC2IE           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Capture/Compare 2 interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DIER_CC3IE           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Capture/Compare 3 interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DIER_CC4IE           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Capture/Compare 4 interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DIER_COMIE           (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: COM interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DIER_TIE             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Trigger interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DIER_BIE             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Break interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DIER_UDE             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Update DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DIER_CC1DE           (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: Capture/Compare 1 DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DIER_CC2DE           (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Capture/Compare 2 DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DIER_CC3DE           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Capture/Compare 3 DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DIER_CC4DE           (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Capture/Compare 4 DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DIER_COMDE           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: COM DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DIER_TDE             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Trigger DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/* Status register */</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define ATIM_SR_UIF               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Update interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_CC1IF             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Capture/Compare 1 interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_CC2IF             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Capture/Compare 2 interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_CC3IF             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Capture/Compare 3 interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_CC4IF             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Capture/Compare 4 interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_COMIF             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  COM interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_TIF               (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Trigger interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_BIF               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Break interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_B2IF              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Break 2 interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_CC1OF             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Capture/Compare 1 Overcapture Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_CC2OF             (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Capture/Compare 2 Overcapture Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_CC3OF             (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Capture/Compare 3 Overcapture Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_CC4OF             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Capture/Compare 4 Overcapture Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_SBIF              (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: System break interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_CC5IF             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Compare 5 interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_SR_CC6IF             (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Compare 6 interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/* Event generation register */</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define ATIM_EGR_UG               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Update Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_EGR_CC1G             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Capture/Compare 1 Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_EGR_CC2G             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Capture/Compare 2 Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_EGR_CC3G             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Capture/Compare 3 Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_EGR_CC4G             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Capture/Compare 4 Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_EGR_COMG             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Capture/Compare Control Update Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_EGR_TG               (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Trigger Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_EGR_BG               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Break Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_EGR_B2G              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Break 2 Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/* Capture/compare mode register 1 -- Output compare mode */</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define ATIM_CCMR1_CC1S_SHIFT     (0)       </span><span class="comment">/* Bits 1-0: Capture/Compare 1 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_CC1S_MASK      (3 &lt;&lt; ATIM_CCMR1_CC1S_SHIFT)</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions below) */</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define ATIM_CCMR1_OC1FE          (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Output Compare 1 Fast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_OC1PE          (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Output Compare 1 Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_OC1M_SHIFT     (4)       </span><span class="comment">/* Bits 6-4: Output Compare 1 Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_OC1M_MASK      (7 &lt;&lt; ATIM_CCMR1_OC1M_SHIFT)</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions below) */</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define ATIM_CCMR1_OC1CE          (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Output Compare 1Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_CC2S_SHIFT     (8)       </span><span class="comment">/* Bits 8-9: Capture/Compare 2 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_CC2S_MASK      (3 &lt;&lt; ATIM_CCMR1_CC2S_SHIFT)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions below) */</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define ATIM_CCMR1_OC2FE          (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Output Compare 2 Fast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_OC2PE          (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Output Compare 2 Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_OC2M_SHIFT     (12)      </span><span class="comment">/* Bits 14-12: Output Compare 2 Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_OC2M_MASK      (7 &lt;&lt; ATIM_CCMR1_OC2M_SHIFT)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions below) */</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define ATIM_CCMR1_OC2CE          (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Output Compare 2 Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_OC1M           (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Output Compare 1 mode - bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_OC2M           (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Output Compare 2 mode - bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/* Common CCMR (unshifted) Capture/Compare Selection bit-field definitions */</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define ATIM_CCMR_CCS_CCOUT       (0)       </span><span class="comment">/* 00: CCx channel  output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_CCS_CCIN1       (1)       </span><span class="comment">/* 01: CCx channel input, ICx is TIx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_CCS_CCIN2       (2)       </span><span class="comment">/* 10: CCx channel input, ICx is TIy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_CCS_CCINTRC     (3)       </span><span class="comment">/* 11: CCx channel input, ICx is TRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/* Common CCMR (unshifted) Compare Mode bit field definitions */</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define ATIM_CCMR_MODE_FRZN       (0)       </span><span class="comment">/* 000: Frozen */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_MODE_CHACT      (1)       </span><span class="comment">/* 001: Channel x active on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_MODE_CHINACT    (2)       </span><span class="comment">/* 010: Channel x inactive on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_MODE_OCREFTOG   (3)       </span><span class="comment">/* 011: OCxREF toggle ATIM_CNT=ATIM_CCRx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_MODE_OCREFLO    (4)       </span><span class="comment">/* 100: OCxREF forced low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_MODE_OCREFHI    (5)       </span><span class="comment">/* 101: OCxREF forced high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_MODE_PWM1       (6)       </span><span class="comment">/* 110: PWM mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_MODE_PWM2       (7)       </span><span class="comment">/* 111: PWM mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_MODE_COMBINED1  (12)      </span><span class="comment">/* 1100: Combined PWM mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_MODE_COMBINED2  (13)      </span><span class="comment">/* 1101: Combined PWM mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_MODE_ASYMMETRIC1 (14)     </span><span class="comment">/* 1110: Asymmetric PWM mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_MODE_ASYMMETRIC2 (15)     </span><span class="comment">/* 1111: Asymmetric PWM mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* Capture/compare mode register 1 -- Input capture mode */</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                                            <span class="comment">/* Bits 1-0:(same as output compare mode) */</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define ATIM_CCMR1_IC1PSC_SHIFT   (2)       </span><span class="comment">/* Bits 3-2: Input Capture 1 Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_IC1PSC_MASK    (3 &lt;&lt; ATIM_CCMR1_IC1PSC_SHIFT)</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions below) */</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define ATIM_CCMR1_IC1F_SHIFT     (4)       </span><span class="comment">/* Bits 7-4: Input Capture 1 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_IC1F_MASK      (0x0f &lt;&lt; ATIM_CCMR1_IC1F_SHIFT)</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions below) */</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                            <span class="comment">/* Bits 9:8 (same as output compare mode) */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define ATIM_CCMR1_IC2PSC_SHIFT   (10)      </span><span class="comment">/* Bits 11:10: Input Capture 2 Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_IC2PSC_MASK    (3 &lt;&lt; ATIM_CCMR1_IC2PSC_SHIFT)</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions below) */</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define ATIM_CCMR1_IC2F_SHIFT     (12)      </span><span class="comment">/* Bits 15-12: Input Capture 2 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_IC2F_MASK      (0x0f &lt;&lt; ATIM_CCMR1_IC2F_SHIFT)</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions below) */</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/* Common CCMR (unshifted) Input Capture Prescaler bit-field definitions */</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define ATIM_CCMR_ICPSC_NOPSC     (0)       </span><span class="comment">/* 00: no prescaler, capture each edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICPSC_EVENTS2   (1)       </span><span class="comment">/* 01: capture once every 2 events */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICPSC_EVENTS4   (2)       </span><span class="comment">/* 10: capture once every 4 events */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICPSC_EVENTS8   (3)       </span><span class="comment">/* 11: capture once every 8 events */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">/* Common CCMR (unshifted) Input Capture Filter bit-field definitions */</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define ATIM_CCMR_ICF_NOFILT      (0)       </span><span class="comment">/* 0000: No filter, sampling at fDTS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FCKINT2     (1)       </span><span class="comment">/* 0001: fSAMPLING=fCK_INT, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FCKINT4     (2)       </span><span class="comment">/* 0010: fSAMPLING=fCK_INT, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FCKINT8     (3)       </span><span class="comment">/* 0011: fSAMPLING=fCK_INT, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FDTSd26     (4)       </span><span class="comment">/* 0100: fSAMPLING=fDTS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FDTSd28     (5)       </span><span class="comment">/* 0101: fSAMPLING=fDTS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FDTSd46     (6)       </span><span class="comment">/* 0110: fSAMPLING=fDTS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FDTSd48     (7)       </span><span class="comment">/* 0111: fSAMPLING=fDTS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FDTSd86     (8)       </span><span class="comment">/* 1000: fSAMPLING=fDTS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FDTSd88     (9)       </span><span class="comment">/* 1001: fSAMPLING=fDTS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FDTSd165    (10)      </span><span class="comment">/* 1010: fSAMPLING=fDTS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FDTSd166    (11)      </span><span class="comment">/* 1011: fSAMPLING=fDTS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FDTSd168    (12)      </span><span class="comment">/* 1100: fSAMPLING=fDTS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FDTSd325    (13)      </span><span class="comment">/* 1101: fSAMPLING=fDTS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FDTSd326    (14)      </span><span class="comment">/* 1110: fSAMPLING=fDTS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR_ICF_FDTSd328    (15)      </span><span class="comment">/* 1111: fSAMPLING=fDTS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/* Capture/compare mode register 2 - Output Compare mode */</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define ATIM_CCMR2_CC3S_SHIFT     (0)       </span><span class="comment">/* Bits 1-0: Capture/Compare 3 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR2_CC3S_MASK      (3 &lt;&lt; ATIM_CCMR2_CC3S_SHIFT)</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions above) */</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define ATIM_CCMR2_OC3FE          (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Output Compare 3 Fast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR2_OC3PE          (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Output Compare 3 Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR2_OC3M_SHIFT     (4)       </span><span class="comment">/* Bits 6-4: Output Compare 3 Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR2_OC3M_MASK      (7 &lt;&lt; ATIM_CCMR2_OC3M_SHIFT)</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions above) */</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define ATIM_CCMR2_OC3CE          (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Output Compare 3 Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR2_CC4S_SHIFT     (8)       </span><span class="comment">/* Bits 9-8: Capture/Compare 4 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR2_CC4S_MASK      (3 &lt;&lt; ATIM_CCMR2_CC4S_SHIFT)</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions above) */</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define ATIM_CCMR2_OC4FE          (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Output Compare 4 Fast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR2_OC4PE          (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Output Compare 4 Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR2_OC4M_SHIFT     (12)      </span><span class="comment">/* Bits 14-12: Output Compare 4 Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR2_OC4M_MASK      (7 &lt;&lt; ATIM_CCMR2_OC4M_SHIFT)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions above) */</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define ATIM_CCMR2_OC4CE          (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Output Compare 4 Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR2_OC3M           (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Output Compare 3 mode - bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR2_OC4M           (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Output Compare 4 mode - bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/* Capture/compare mode register 2 - Input Capture Mode */</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                                            <span class="comment">/* Bits 1-0:(same as output compare mode) */</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define ATIM_CCMR2_IC3PSC_SHIFT   (2)       </span><span class="comment">/* Bits 3-2: Input Capture 3 Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR1_IC3PSC_MASK    (3 &lt;&lt; ATIM_CCMR2_IC3PSC_SHIFT)</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions above) */</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define ATIM_CCMR2_IC3F_SHIFT     (4)       </span><span class="comment">/* Bits 7-4: Input Capture 3 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR2_IC3F_MASK      (0x0f &lt;&lt; ATIM_CCMR2_IC3F_SHIFT)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions above) */</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                                            <span class="comment">/* Bits 9:8 (same as output compare mode) */</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define ATIM_CCMR2_IC4PSC_SHIFT   (10)      </span><span class="comment">/* Bits 11:10: Input Capture 4 Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR2_IC4PSC_MASK    (3 &lt;&lt; ATIM_CCMR2_IC4PSC_SHIFT)</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions above) */</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define ATIM_CCMR2_IC4F_SHIFT     (12)      </span><span class="comment">/* Bits 15-12: Input Capture 4 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR2_IC4F_MASK      (0x0f &lt;&lt; ATIM_CCMR2_IC4F_SHIFT)</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions above) */</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/* Capture/compare mode register 3 -- Output compare mode */</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define ATIM_CCMR3_OC5FE          (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Output Compare 5 Fast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR3_OC5PE          (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Output Compare 5 Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR3_OC5M_SHIFT     (4)       </span><span class="comment">/* Bits 6-4: Output Compare 5 Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR3_OC5M_MASK      (7 &lt;&lt; ATIM_CCMR3_OC5M_SHIFT)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span>                                              <span class="comment">/* (See common (unshifted) bit field definitions below) */</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define ATIM_CCMR3_OC5CE          (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Output Compare 5 Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR3_OC6FE          (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Output Compare 6 Fast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR3_OC6PE          (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Output Compare 6 Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR3_OC6M_SHIFT     (12)      </span><span class="comment">/* Bits 14-12: Output Compare 7 Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR3_OC6M_MASK      (7 &lt;&lt; ATIM_CCMR3_OC6M_SHIFT)</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common (unshifted) bit field definitions below) */</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define ATIM_CCMR3_OC6CE          (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Output Compare 7 Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define ATIM_CCMR3_OC5M           (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Output Compare 5 mode - bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCMR3_OC6M           (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Output Compare 6 mode - bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">/* Capture/compare enable register */</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define ATIM_CCER_CC1E            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Capture/Compare 1 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC1P            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Capture/Compare 1 output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC1NE           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Capture/Compare 1 Complementary output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC1NP           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Capture/Compare 1 Complementary output polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC2E            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Capture/Compare 2 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC2P            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Capture/Compare 2 output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC2NE           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Capture/Compare 2 Complementary output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC2NP           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Capture/Compare 2 Complementary output polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC3E            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Capture/Compare 3 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC3P            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: Capture/Compare 3 output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC3NE           (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Capture/Compare 3 Complementary output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC3NP           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Capture/Compare 3 Complementary output polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC4E            (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Capture/Compare 4 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC4P            (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Capture/Compare 4 output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC4NP           (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Capture/Compare 4 Complementary output polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC5E            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Capture/Compare 5 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC5P            (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Capture/Compare 5 output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC6E            (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Capture/Compare 6 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_CC6P            (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Capture/Compare 6 output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">/* 16-bit counter register */</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define ATIM_CNT_SHIFT            (0)       </span><span class="comment">/* Bits 0-15: Timer counter value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CNT_MASK             (0xffff &lt;&lt; ATIM_CNT_SHIFT)</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCER_UIFCPY          (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: UIF copy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">/* Repetition counter register */</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define ATIM_RCR_REP_SHIFT        (0)       </span><span class="comment">/* Bits 0-15: Repetition Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_RCR_REP_MASK         (0xffff &lt;&lt; ATIM_RCR_REP_SHIFT)</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_RCR_REP_MAX          32768     </span><span class="comment">/* REVISIT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">/* Capture/compare registers (CCR) */</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define ATIM_CCR5_GC5C1           (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Group Channel 5 and Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCR5_GC5C2           (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Group Channel 5 and Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_CCR5_GC5C3           (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Group Channel 5 and Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define ATIM_CCR_MASK             (0xffff)</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">/* Break and dead-time register */</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define ATIM_BDTR_DTG_SHIFT       (0)       </span><span class="comment">/* Bits 7:0 [7:0]: Dead-Time Generator set-up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_DTG_MASK        (0xff &lt;&lt; ATIM_BDTR_DTG_SHIFT)</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_LOCK_SHIFT      (8)       </span><span class="comment">/* Bits 9:8 [1:0]: Lock Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_LOCK_MASK       (3 &lt;&lt; ATIM_BDTR_LOCK_SHIFT)</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_LOCKOFF       (0 &lt;&lt; ATIM_BDTR_LOCK_SHIFT) </span><span class="comment">/* 00: LOCK OFF - No bit is write protected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_LOCK1         (1 &lt;&lt; ATIM_BDTR_LOCK_SHIFT) </span><span class="comment">/* 01: LOCK Level 1 protection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_LOCK2         (2 &lt;&lt; ATIM_BDTR_LOCK_SHIFT) </span><span class="comment">/* 10: LOCK Level 2 protection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_LOCK3         (3 &lt;&lt; ATIM_BDTR_LOCK_SHIFT) </span><span class="comment">/* 11: LOCK Level 3 protection */</span><span class="preprocessor"> */</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_OSSI            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Off-State Selection for Idle mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_OSSR            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Off-State Selection for Run mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_BKE             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Break enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_BKP             (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Break Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_AOE             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Automatic Output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_MOE             (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Main Output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_BKF_SHIFT       (16)      </span><span class="comment">/* Bits 16-19: Break filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_BKF_MASK        (15 &lt;&lt; ATIM_BDTR_BKF_SHIFT)</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_NOFILT      (0 &lt;&lt; ATIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0000: No filter, BRK acts asynchronously */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FCKINT2     (1 &lt;&lt; ATIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0001: fSAMPLING=fCK_INT, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FCKINT4     (2 &lt;&lt; ATIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0010: fSAMPLING=fCK_INT, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FCKINT8     (3 &lt;&lt; ATIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0011: fSAMPLING=fCK_INT, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FDTSd26     (4 &lt;&lt; ATIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0100: fSAMPLING=fDTS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FDTSd28     (5 &lt;&lt; ATIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0101: fSAMPLING=fDTS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FDTSd36     (6 &lt;&lt; ATIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0110: fSAMPLING=fDTS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FDTSd38     (7 &lt;&lt; ATIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0111: fSAMPLING=fDTS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FDTSd86     (8 &lt;&lt; ATIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 1000: fSAMPLING=fDTS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FDTSd88     (9 &lt;&lt; ATIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 1001: fSAMPLING=fDTS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FDTSd165    (10 &lt;&lt; ATIM_BDTR_BKF_SHIFT)  </span><span class="comment">/* 1010: fSAMPLING=fDTS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FDTSd166    (11 &lt;&lt; ATIM_BDTR_BKF_SHIFT)  </span><span class="comment">/* 1011: fSAMPLING=fDTS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FDTSd168    (12 &lt;&lt; ATIM_BDTR_BKF_SHIFT)  </span><span class="comment">/* 1100: fSAMPLING=fDTS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FDTSd325    (13 &lt;&lt; ATIM_BDTR_BKF_SHIFT)  </span><span class="comment">/* 1101: fSAMPLING=fDTS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FDTSd326    (14 &lt;&lt; ATIM_BDTR_BKF_SHIFT)  </span><span class="comment">/* 1110: fSAMPLING=fDTS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BKF_FDTSd328    (15 &lt;&lt; ATIM_BDTR_BKF_SHIFT)  </span><span class="comment">/* 1111: fSAMPLING=fDTS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_BK2F_SHIFT      (20)      </span><span class="comment">/* Bits 20-23: Break 2 filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_BK2F_MASK       (15 &lt;&lt; ATIM_BDTR_BK2F_SHIFT)</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_NOFILT     (0 &lt;&lt; ATIM_BDTR_BK2F_SHIFT)  </span><span class="comment">/* 0000: No filter, BRK 2 acts asynchronously */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FCKINT2    (1 &lt;&lt; ATIM_BDTR_BK2F_SHIFT)  </span><span class="comment">/* 0001: fSAMPLING=fCK_INT, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FCKINT4    (2 &lt;&lt; ATIM_BDTR_BK2F_SHIFT)  </span><span class="comment">/* 0010: fSAMPLING=fCK_INT, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FCKINT8    (3 &lt;&lt; ATIM_BDTR_BK2F_SHIFT)  </span><span class="comment">/* 0011: fSAMPLING=fCK_INT, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FDTSd26    (4 &lt;&lt; ATIM_BDTR_BK2F_SHIFT)  </span><span class="comment">/* 0100: fSAMPLING=fDTS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FDTSd28    (5 &lt;&lt; ATIM_BDTR_BK2F_SHIFT)  </span><span class="comment">/* 0101: fSAMPLING=fDTS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FDTSd36    (6 &lt;&lt; ATIM_BDTR_BK2F_SHIFT)  </span><span class="comment">/* 0110: fSAMPLING=fDTS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FDTSd38    (7 &lt;&lt; ATIM_BDTR_BK2F_SHIFT)  </span><span class="comment">/* 0111: fSAMPLING=fDTS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FDTSd86    (8 &lt;&lt; ATIM_BDTR_BK2F_SHIFT)  </span><span class="comment">/* 1000: fSAMPLING=fDTS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FDTSd88    (9 &lt;&lt; ATIM_BDTR_BK2F_SHIFT)  </span><span class="comment">/* 1001: fSAMPLING=fDTS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FDTSd165   (10 &lt;&lt; ATIM_BDTR_BK2F_SHIFT) </span><span class="comment">/* 1010: fSAMPLING=fDTS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FDTSd166   (11 &lt;&lt; ATIM_BDTR_BK2F_SHIFT) </span><span class="comment">/* 1011: fSAMPLING=fDTS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FDTSd168   (12 &lt;&lt; ATIM_BDTR_BK2F_SHIFT) </span><span class="comment">/* 1100: fSAMPLING=fDTS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FDTSd325   (13 &lt;&lt; ATIM_BDTR_BK2F_SHIFT) </span><span class="comment">/* 1101: fSAMPLING=fDTS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FDTSd326   (14 &lt;&lt; ATIM_BDTR_BK2F_SHIFT) </span><span class="comment">/* 1110: fSAMPLING=fDTS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_BDTR_BK2F_FDTSd328   (15 &lt;&lt; ATIM_BDTR_BK2F_SHIFT) </span><span class="comment">/* 1111: fSAMPLING=fDTS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_BK2E            (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Break 2 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_BDTR_BK2P            (1 &lt;&lt; 1525 </span><span class="comment">/* Bit 25:Break 2 polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">/* DMA control register */</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define ATIM_DCR_DBA_SHIFT        (0)       </span><span class="comment">/* Bits 4-0: DMA Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DCR_DBA_MASK         (0x1f &lt;&lt; ATIM_DCR_DBA_SHIFT)</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DCR_DBL_SHIFT        (8)       </span><span class="comment">/* Bits 12-8: DMA Burst Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ATIM_DCR_DBL_MASK         (0x1f &lt;&lt; ATIM_DCR_DBL_SHIFT)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ATIM_DCR_DBL(n)         (((n)-1) &lt;&lt; ATIM_DCR_DBL_SHIFT) </span><span class="comment">/* n transfers, n = 1..18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">/* Control register 1 (TIM2-5) */</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define GTIM_CR1_CEN              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Counter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR1_UDIS             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Update Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR1_URS              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Update Request Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR1_OPM              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: One Pulse Mode (TIM2-5, 9, and 12 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR1_DIR              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Direction (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR1_CMS_SHIFT        (5)       </span><span class="comment">/* Bits 6-5: Center-aligned Mode Selection (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR1_CMS_MASK         (3 &lt;&lt; GTIM_CR1_CMS_SHIFT)</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR1_EDGE           (0 &lt;&lt; GTIM_CR1_CMS_SHIFT) </span><span class="comment">/* 00: Edge-aligned mode.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR1_CENTER1        (1 &lt;&lt; GTIM_CR1_CMS_SHIFT) </span><span class="comment">/* 01: Center-aligned mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR1_CENTER2        (2 &lt;&lt; GTIM_CR1_CMS_SHIFT) </span><span class="comment">/* 10: Center-aligned mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR1_CENTER3        (3 &lt;&lt; GTIM_CR1_CMS_SHIFT) </span><span class="comment">/* 11: Center-aligned mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR1_ARPE             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Auto-Reload Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR1_CKD_SHIFT        (8)       </span><span class="comment">/* Bits 9-8: Clock Division */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR1_CKD_MASK         (3 &lt;&lt; GTIM_CR1_CKD_SHIFT)</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR1_TCKINT         (0 &lt;&lt; GTIM_CR1_CKD_SHIFT) </span><span class="comment">/* 00: tDTS = tCK_INT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR1_2TCKINT        (1 &lt;&lt; GTIM_CR1_CKD_SHIFT) </span><span class="comment">/* 01: tDTS = 2 x tCK_INT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR1_4TCKINT        (2 &lt;&lt; GTIM_CR1_CKD_SHIFT) </span><span class="comment">/* 10: tDTS = 4 x tCK_INT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR1_UIFREMAP         (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: UIF status bit remapping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">/* Control register 2 (TIM2-5, and TIM15-17 only) */</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define GTIM_CR2_CCPC             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Capture/compare preloaded control (TIM15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR2_CCUS             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Capture/compare control update selection (TIM15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR2_CCDS             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Capture/Compare DMA Selection (TIM2-5,1,&amp;16 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR2_MMS_SHIFT        (4)       </span><span class="comment">/* Bits 6-4: Master Mode Selection (not TIM16) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR2_MMS_MASK         (7 &lt;&lt; GTIM_CR2_MMS_SHIFT)</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR2_MMS_RESET      (0 &lt;&lt; GTIM_CR2_MMS_SHIFT) </span><span class="comment">/* 000: Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR2_MMS_ENABLE     (1 &lt;&lt; GTIM_CR2_MMS_SHIFT) </span><span class="comment">/* 001: Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR2_MMS_UPDATE     (2 &lt;&lt; GTIM_CR2_MMS_SHIFT) </span><span class="comment">/* 010: Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR2_MMS_COMPP      (3 &lt;&lt; GTIM_CR2_MMS_SHIFT) </span><span class="comment">/* 011: Compare Pulse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR2_MMS_OC1REF     (4 &lt;&lt; GTIM_CR2_MMS_SHIFT) </span><span class="comment">/* 100: Compare - OC1REF signal is used as trigger output (TRGO) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR2_MMS_OC2REF     (5 &lt;&lt; GTIM_CR2_MMS_SHIFT) </span><span class="comment">/* 101: Compare - OC2REF signal is used as trigger output (TRGO) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR2_MMS_OC3REF     (6 &lt;&lt; GTIM_CR2_MMS_SHIFT) </span><span class="comment">/* 110: Compare - OC3REF signal is used as trigger output (TRGO, TIM2-5 and TIM15 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_CR2_MMS_OC4REF     (7 &lt;&lt; GTIM_CR2_MMS_SHIFT) </span><span class="comment">/* 111: Compare - OC4REF signal is used as trigger output (TRGO, TIM2-5 and TIM15 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR2_TI1S             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: TI1 Selection (not TIM16) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR2_OIS1             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: COutput Idle state 1 (OC1 output) (TIM15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR2_OIS1N            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: Output Idle state 1 (OC1N output) (TIM15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CR2_OIS2             (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Output idle state 2 (OC2 output) (TIM15 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">/* Slave mode control register (TIM2-5 and TIM15 only) */</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define GTIM_SMCR_SMS_SHIFT       (0)       </span><span class="comment">/* Bits 2-0: Slave Mode Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SMCR_SMS_MASK        (7 &lt;&lt; GTIM_SMCR_SMS_SHIFT)</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_DISAB         (0 &lt;&lt; GTIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 000: Slave mode disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_ENCMD1        (1 &lt;&lt; GTIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 001: Encoder mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_ENCMD2        (2 &lt;&lt; GTIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 010: Encoder mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_ENCMD3        (3 &lt;&lt; GTIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 011: Encoder mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_RESET         (4 &lt;&lt; GTIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 100: Reset Mode  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_GATED         (5 &lt;&lt; GTIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 101: Gated Mode  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_TRIGGER       (6 &lt;&lt; GTIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 110: Trigger Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_EXTCLK1       (7 &lt;&lt; GTIM_SMCR_SMS_SHIFT) </span><span class="comment">/* 111: External Clock Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SMCR_TS_SHIFT        (4)       </span><span class="comment">/* Bits 6-4: Trigger Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SMCR_TS_MASK         (7 &lt;&lt; GTIM_SMCR_TS_SHIFT)</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_ITR0          (0 &lt;&lt; GTIM_SMCR_TS_SHIFT) </span><span class="comment">/* 000: Internal Trigger 0 (ITR0). TIM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_ITR1          (1 &lt;&lt; GTIM_SMCR_TS_SHIFT) </span><span class="comment">/* 001: Internal Trigger 1 (ITR1). TIM2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_ITR2          (2 &lt;&lt; GTIM_SMCR_TS_SHIFT) </span><span class="comment">/* 010: Internal Trigger 2 (ITR2). TIM3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_ITR3          (3 &lt;&lt; GTIM_SMCR_TS_SHIFT) </span><span class="comment">/* 011: Internal Trigger 3 (ITR3). TIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_TI1FED        (4 &lt;&lt; GTIM_SMCR_TS_SHIFT) </span><span class="comment">/* 100: TI1 Edge Detector (TI1F_ED) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_TI1FP1        (5 &lt;&lt; GTIM_SMCR_TS_SHIFT) </span><span class="comment">/* 101: Filtered Timer Input 1 (TI1FP1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_TI2FP2        (6 &lt;&lt; GTIM_SMCR_TS_SHIFT) </span><span class="comment">/* 110: Filtered Timer Input 2 (TI2FP2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_ETRF          (7 &lt;&lt; GTIM_SMCR_TS_SHIFT) </span><span class="comment">/* 111: External Trigger input (ETRF) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SMCR_MSM             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Master/Slave mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SMCR_ETF_SHIFT       (8)       </span><span class="comment">/* Bits 11-8: External Trigger Filter (not TIM15) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SMCR_ETF_MASK        (0x0f &lt;&lt; GTIM_SMCR_ETF_SHIFT)</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_NOFILT        (0 &lt;&lt; GTIM_SMCR_ETF_SHIFT)  </span><span class="comment">/* 0000: No filter, sampling is done at fDTS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FCKINT2       (1 &lt;&lt; GTIM_SMCR_ETF_SHIFT)  </span><span class="comment">/* 0001: fSAMPLING=fCK_INT, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FCKINT4       (2 &lt;&lt; GTIM_SMCR_ETF_SHIFT)  </span><span class="comment">/* 0010: fSAMPLING=fCK_INT, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FCKINT8       (3 &lt;&lt; GTIM_SMCR_ETF_SHIFT)  </span><span class="comment">/* 0011: fSAMPLING=fCK_INT, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FDTSd26       (4 &lt;&lt; GTIM_SMCR_ETF_SHIFT)  </span><span class="comment">/* 0100: fSAMPLING=fDTS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FDTSd28       (5 &lt;&lt; GTIM_SMCR_ETF_SHIFT)  </span><span class="comment">/* 0101: fSAMPLING=fDTS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FDTSd36       (6 &lt;&lt; GTIM_SMCR_ETF_SHIFT)  </span><span class="comment">/* 0110: fSAMPLING=fDTS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FDTSd38       (7 &lt;&lt; GTIM_SMCR_ETF_SHIFT)  </span><span class="comment">/* 0111: fSAMPLING=fDTS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FDTSd86       (8 &lt;&lt; GTIM_SMCR_ETF_SHIFT)  </span><span class="comment">/* 1000: fSAMPLING=fDTS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FDTSd88       (9 &lt;&lt; GTIM_SMCR_ETF_SHIFT)  </span><span class="comment">/* 1001: fSAMPLING=fDTS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FDTSd165      (10 &lt;&lt; GTIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 1010: fSAMPLING=fDTS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FDTSd166      (11 &lt;&lt; GTIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 1011: fSAMPLING=fDTS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FDTSd168      (12 &lt;&lt; GTIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 1100: fSAMPLING=fDTS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FDTSd325      (13 &lt;&lt; GTIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 1101: fSAMPLING=fDTS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FDTSd326      (14 &lt;&lt; GTIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 1110: fSAMPLING=fDTS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_FDTSd328      (15 &lt;&lt; GTIM_SMCR_ETF_SHIFT) </span><span class="comment">/* 1111: fSAMPLING=fDTS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SMCR_ETPS_SHIFT      (12)      </span><span class="comment">/* Bits 13-12: External Trigger Prescaler (not TIM15) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SMCR_ETPS_MASK       (3 &lt;&lt; GTIM_SMCR_ETPS_SHIFT)</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_PSCOFF        (0 &lt;&lt; GTIM_SMCR_ETPS_SHIFT) </span><span class="comment">/* 00: Prescaler OFF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_ETRPd2        (1 &lt;&lt; GTIM_SMCR_ETPS_SHIFT) </span><span class="comment">/* 01: ETRP frequency divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_ETRPd4        (2 &lt;&lt; GTIM_SMCR_ETPS_SHIFT) </span><span class="comment">/* 10: ETRP frequency divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_SMCR_ETRPd8        (3 &lt;&lt; GTIM_SMCR_ETPS_SHIFT) </span><span class="comment">/* 11: ETRP frequency divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SMCR_ECE             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: External Clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SMCR_ETP             (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: External Trigger Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SMCR_SMS             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Slave mode selection - bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">/* DMA/Interrupt enable register (TIM2-5) */</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define GTIM_DIER_UIE             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Update interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DIER_CC1IE           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Capture/Compare 1 interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DIER_CC2IE           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Capture/Compare 2 interrupt enable (TIM2-5,9,12,&amp;15 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DIER_CC3IE           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Capture/Compare 3 interrupt enable (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DIER_CC4IE           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Capture/Compare 4 interrupt enable (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DIER_COMIE           (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: COM interrupt enable (TIM15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DIER_TIE             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Trigger interrupt enable (TIM2-5,9,&amp;12 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DIER_BIE             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Break interrupt enable (TIM15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DIER_UDE             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Update DMA request enable (TIM2-5&amp;15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DIER_CC1DE           (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: Capture/Compare 1 DMA request enable (TIM2-5&amp;15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DIER_CC2DE           (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Capture/Compare 2 DMA request enable (TIM2-5&amp;15 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DIER_CC3DE           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Capture/Compare 3 DMA request enable (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DIER_CC4DE           (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Capture/Compare 4 DMA request enable (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DIER_COMDE           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: COM DMA request enable (TIM15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DIER_TDE             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Trigger DMA request enable (TIM2-5&amp;15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">/* Status register */</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define GTIM_SR_UIF               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Update interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SR_CC1IF             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Capture/compare 1 interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SR_CC2IF             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Capture/Compare 2 interrupt flag (TIM2-5,9,12,&amp;15 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SR_CC3IF             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Capture/Compare 3 interrupt flag (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SR_CC4IF             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Capture/Compare 4 interrupt flag (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SR_COMIF             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: COM interrupt flag (TIM15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SR_TIF               (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Trigger interrupt Flag (TIM2-5,9,12&amp;15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SR_BIF               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Break interrupt flag (TIM15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SR_CC1OF             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: Capture/Compare 1 Overcapture flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SR_CC2OF             (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Capture/Compare 2 Overcapture flag (TIM2-5,9,12&amp;15 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SR_CC3OF             (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Capture/Compare 3 Overcapture flag (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_SR_CC4OF             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Capture/Compare 4 Overcapture flag (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/* Event generation register (TIM2-5 and TIM9-14) */</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define GTIM_EGR_UG               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Update generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_EGR_CC1G             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Capture/compare 1 generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_EGR_CC2G             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Capture/compare 2 generation (TIM2-5,9,12,&amp;15 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_EGR_CC3G             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Capture/compare 3 generation (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_EGR_CC4G             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Capture/compare 4 generation (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_EGR_COMIG            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Capture/Compare control update generation (TIM15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_EGR_TG               (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Trigger generation (TIM2-5,9,12&amp;16-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_EGR_BG               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Break generation (TIM15-17 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">/* Capture/compare mode register 1 - Output compare mode (TIM2-5) */</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define GTIM_CCMR1_CC1S_SHIFT     (0)       </span><span class="comment">/* Bits 1-0: Capture/Compare 1 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_CC1S_MASK      (3 &lt;&lt; GTIM_CCMR1_CC1S_SHIFT)</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Capture/Compare Selection definitions below) */</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define GTIM_CCMR1_OC1FE          (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Output Compare 1 Fast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_OC1PE          (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Output Compare 1 Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_OC1M_SHIFT     (4)       </span><span class="comment">/* Bits 6-4: Output Compare 1 Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_OC1M_MASK      (7 &lt;&lt; GTIM_CCMR1_OC1M_SHIFT)</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Output Compare Mode definitions below) */</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define GTIM_CCMR1_OC1CE          (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Output Compare 1Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_CC2S_SHIFT     (8)       </span><span class="comment">/* Bits 9-8: Capture/Compare 2 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_CC2S_MASK      (3 &lt;&lt; GTIM_CCMR1_CC2S_SHIFT)</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Capture/Compare Selection definitions below) */</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define GTIM_CCMR1_OC2FE          (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Output Compare 2 Fast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_OC2PE          (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Output Compare 2 Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_OC2M_SHIFT     (12)      </span><span class="comment">/* Bits 14-12: Output Compare 2 Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_OC2M_MASK      (7 &lt;&lt; GTIM_CCMR1_OC2M_SHIFT)</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Output Compare Mode definitions below) */</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define GTIM_CCMR1_OC2CE          (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Output Compare 2 Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_OC1M           (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Output Compare 1 mode - bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_OC2M           (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Output Compare 2 mode - bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">/* Common CCMR (unshifted) Capture/Compare Selection bit-field definitions */</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define GTIM_CCMR_CCS_CCOUT       (0)       </span><span class="comment">/* 00: CCx channel output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_CCS_CCIN1       (1)       </span><span class="comment">/* 01: CCx channel input, ICx is TIx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_CCS_CCIN2       (2)       </span><span class="comment">/* 10: CCx channel input, ICx is TIy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_CCS_CCINTRC     (3)       </span><span class="comment">/* 11: CCx channel input, ICx is TRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">/* Common CCMR (unshifted) Compare Mode bit field definitions */</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define GTIM_CCMR_MODE_FRZN       (0)       </span><span class="comment">/* 000: Frozen */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_MODE_CHACT      (1)       </span><span class="comment">/* 001: Channel x active on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_MODE_CHINACT    (2)       </span><span class="comment">/* 010: Channel x inactive on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_MODE_OCREFTOG   (3)       </span><span class="comment">/* 011: OCxREF toggle ATIM_CNT=ATIM_CCRx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_MODE_OCREFLO    (4)       </span><span class="comment">/* 100: OCxREF forced low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_MODE_OCREFHI    (5)       </span><span class="comment">/* 101: OCxREF forced high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_MODE_PWM1       (6)       </span><span class="comment">/* 110: PWM mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_MODE_PWM2       (7)       </span><span class="comment">/* 111: PWM mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">/* Capture/compare mode register 1 - Input capture mode (TIM2-5 and TIM9-14) */</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;                                            <span class="comment">/* Bits 1-0 (Same as Output Compare Mode) */</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define GTIM_CCMR1_IC1PSC_SHIFT   (2)       </span><span class="comment">/* Bits 3-2: Input Capture 1 Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_IC1PSC_MASK    (3 &lt;&lt; GTIM_CCMR1_IC1PSC_SHIFT)</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Input Capture Prescaler definitions below) */</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define GTIM_CCMR1_IC1F_SHIFT     (4)       </span><span class="comment">/* Bits 7-4: Input Capture 1 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_IC1F_MASK      (0x0f &lt;&lt; GTIM_CCMR1_IC1F_SHIFT)</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Input Capture Filter definitions below) */</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                                            <span class="comment">/* Bits 9-8: (Same as Output Compare Mode) */</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define GTIM_CCMR1_IC2PSC_SHIFT   (10)      </span><span class="comment">/* Bits 11-10: Input Capture 2 Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_IC2PSC_MASK    (3 &lt;&lt; GTIM_CCMR1_IC2PSC_SHIFT)</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Input Capture Prescaler definitions below) */</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define GTIM_CCMR1_IC2F_SHIFT     (12)      </span><span class="comment">/* Bits 15-12: Input Capture 2 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR1_IC2F_MASK      (0x0f &lt;&lt; GTIM_CCMR1_IC2F_SHIFT)</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Input Capture Filter definitions below) */</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">/* Common CCMR (unshifted) Input Capture Prescaler bit-field definitions */</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define GTIM_CCMR_ICPSC_NOPSC     (0)       </span><span class="comment">/* 00: no prescaler, capture each edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICPSC_EVENTS2   (1)       </span><span class="comment">/* 01: capture once every 2 events */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICPSC_EVENTS4   (2)       </span><span class="comment">/* 10: capture once every 4 events */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICPSC_EVENTS8   (3)       </span><span class="comment">/* 11: capture once every 8 events */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">/* Common CCMR (unshifted) Input Capture Filter bit-field definitions */</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define GTIM_CCMR_ICF_NOFILT      (0)       </span><span class="comment">/* 0000: No filter, sampling at fDTS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FCKINT2     (1)       </span><span class="comment">/* 0001: fSAMPLING=fCK_INT, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FCKINT4     (2)       </span><span class="comment">/* 0010: fSAMPLING=fCK_INT, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FCKINT8     (3)       </span><span class="comment">/* 0011: fSAMPLING=fCK_INT, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FDTSd26     (4)       </span><span class="comment">/* 0100: fSAMPLING=fDTS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FDTSd28     (5)       </span><span class="comment">/* 0101: fSAMPLING=fDTS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FDTSd46     (6)       </span><span class="comment">/* 0110: fSAMPLING=fDTS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FDTSd48     (7)       </span><span class="comment">/* 0111: fSAMPLING=fDTS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FDTSd86     (8)       </span><span class="comment">/* 1000: fSAMPLING=fDTS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FDTSd88     (9)       </span><span class="comment">/* 1001: fSAMPLING=fDTS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FDTSd165    (10)      </span><span class="comment">/* 1010: fSAMPLING=fDTS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FDTSd166    (11)      </span><span class="comment">/* 1011: fSAMPLING=fDTS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FDTSd168    (12)      </span><span class="comment">/* 1100: fSAMPLING=fDTS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FDTSd325    (13)      </span><span class="comment">/* 1101: fSAMPLING=fDTS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FDTSd326    (14)      </span><span class="comment">/* 1110: fSAMPLING=fDTS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR_ICF_FDTSd328    (15)      </span><span class="comment">/* 1111: fSAMPLING=fDTS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">/* Capture/compare mode register 2 - Output Compare mode (TIM2-5 only) */</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define GTIM_CCMR2_CC3S_SHIFT     (0)       </span><span class="comment">/* Bits 1-0: Capture/Compare 3 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR2_CC3S_MASK      (3 &lt;&lt; GTIM_CCMR2_CC3S_SHIFT)</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Capture/Compare Selection definitions above) */</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define GTIM_CCMR2_OC3FE          (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Output Compare 3 Fast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR2_OC3PE          (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Output Compare 3 Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR2_OC3M_SHIFT     (4)       </span><span class="comment">/* Bits 6-4: Output Compare 3 Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR2_OC3M_MASK      (7 &lt;&lt; GTIM_CCMR2_OC3M_SHIFT)</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Output Compare Mode definitions above) */</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define GTIM_CCMR2_OC3CE          (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Output Compare 3 Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR2_CC4S_SHIFT     (8)       </span><span class="comment">/* Bits 9-8: Capture/Compare 4 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR2_CC4S_MASK      (3 &lt;&lt; GTIM_CCMR2_CC4S_SHIFT)</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Capture/Compare Selection definitions above) */</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define GTIM_CCMR2_OC4FE          (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Output Compare 4 Fast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR2_OC4PE          (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Output Compare 4 Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR2_OC4M_SHIFT     (12)      </span><span class="comment">/* Bits 14-12: Output Compare 4 Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR2_OC4M_MASK      (7 &lt;&lt; GTIM_CCMR2_OC4M_SHIFT)</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Output Compare Mode definitions above) */</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define GTIM_CCMR2_OC4CE          (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Output Compare 4 Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">/* Capture/compare mode register 2 - Input capture mode (TIM2-5 only) */</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;                                            <span class="comment">/* Bits 1-0 (Same as Output Compare Mode) */</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define GTIM_CCMR2_IC3PSC_SHIFT   (2)       </span><span class="comment">/* Bits 3-2: Input Capture 3 Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR2_IC3PSC_MASK    (3 &lt;&lt; GTIM_CCMR2_IC3PSC_SHIFT)</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Input Capture Prescaler definitions below) */</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define GTIM_CCMR2_IC3F_SHIFT     (4)       </span><span class="comment">/* Bits 7-4: Input Capture 3 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR2_IC3F_MASK      (0x0f &lt;&lt; GTIM_CCMR2_IC3F_SHIFT)</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Input Capture Filter definitions below) */</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;                                            <span class="comment">/* Bits 9-8: (Same as Output Compare Mode) */</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define GTIM_CCMR2_IC4PSC_SHIFT   (10)      </span><span class="comment">/* Bits 11-10: Input Capture 4 Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR2_IC4PSC_MASK    (3 &lt;&lt; GTIM_CCMR2_IC4PSC_SHIFT)</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Input Capture Prescaler definitions below) */</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define GTIM_CCMR2_IC4F_SHIFT     (12)      </span><span class="comment">/* Bits 15-12: Input Capture 4 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCMR2_IC4F_MASK      (0x0f &lt;&lt; GTIM_CCMR2_IC4F_SHIFT)</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* (See common CCMR Input Capture Filter definitions below) */</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">/* Capture/compare enable register (TIM1 and TIM8, TIM2-5) */</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define GTIM_CCER_CC1E            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Capture/Compare 1 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCER_CC1P            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Capture/Compare 1 output polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCER_CC1NE           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Capture/Compare 1 complementary output enable (TIM1 and TIM8 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCER_CC1NP           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Capture/Compare 1 output Polarity (F2,F3,F4 and TIM15-17) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCER_CC2E            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Capture/Compare 2 output enable (TIM2-5,9&amp;12 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCER_CC2P            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Capture/Compare 2 output polarity (TIM2-5,9&amp;12 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCER_CC2NE           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Capture/Compare 2 complementary output enable (TIM1 and TIM8 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCER_CC2NP           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Capture/Compare 2 output Polarity (F2,F3,F4 and TIM2-5,9,12&amp;15 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCER_CC3E            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Capture/Compare 3 output enable (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCER_CC3P            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: Capture/Compare 3 output Polarity (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCER_CC3NE           (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Capture/Compare 3 complementary output enable (TIM1 and TIM8 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCER_CC3NP           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Capture/Compare 3 output Polarity (F2,F4 and TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCER_CC4E            (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Capture/Compare 4 output enable (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCER_CC4P            (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Capture/Compare 4 output Polarity (TIM2-5 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CCER_CC4NP           (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Capture/Compare 4 output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">/* 16-bit counter register */</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define GTIM_CNT_SHIFT            (0)       </span><span class="comment">/* Bits 0-15: Timer counter value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_CNT_MASK             (0xffff &lt;&lt; ATIM_CNT_SHIFT)</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">/* Repetition counter (TIM15-17 only) */</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define GTIM_RCR_REP_SHIFT        (0)       </span><span class="comment">/* Bits 0-7: Repetition Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_RCR_REP_MASK         (0xff &lt;&lt; GTIM_RCR_REP_SHIFT)</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define GTIM_RCR_REP_MAX          128</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">/* Break and dead-time register (TIM15-17 only */</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define GTIM_BDTR_DTG_SHIFT       (0)       </span><span class="comment">/* Bits 7:0 [7:0]: Dead-Time Generator set-up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_BDTR_DTG_MASK        (0xff &lt;&lt; GTIM_BDTR_DTG_SHIFT)</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_BDTR_LOCK_SHIFT      (8)       </span><span class="comment">/* Bits 9:8 [1:0]: Lock Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_BDTR_LOCK_MASK       (3 &lt;&lt; GTIM_BDTR_LOCK_SHIFT)</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_LOCKOFF       (0 &lt;&lt; GTIM_BDTR_LOCK_SHIFT) </span><span class="comment">/* 00: LOCK OFF - No bit is write protected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_LOCK1         (1 &lt;&lt; GTIM_BDTR_LOCK_SHIFT) </span><span class="comment">/* 01: LOCK Level 1 protection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_LOCK2         (2 &lt;&lt; GTIM_BDTR_LOCK_SHIFT) </span><span class="comment">/* 10: LOCK Level 2 protection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_LOCK3         (3 &lt;&lt; GTIM_BDTR_LOCK_SHIFT) </span><span class="comment">/* 11: LOCK Level 3 protection */</span><span class="preprocessor"> */</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_BDTR_OSSI            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Off-State Selection for Idle mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_BDTR_OSSR            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Off-State Selection for Run mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_BDTR_BKE             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Break enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_BDTR_BKP             (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Break Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_BDTR_AOE             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Automatic Output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_BDTR_MOE             (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Main Output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_BDTR_BKF_SHIFT       (16)      </span><span class="comment">/* Bits 16-19: Break filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_BDTR_BKF_MASK        (15 &lt;&lt; GTIM_BDTR_BKF_SHIFT)</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_NOFILT    (0 &lt;&lt; GTIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0000: No filter, BRK acts asynchronously */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FCKINT2   (1 &lt;&lt; GTIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0001: fSAMPLING=fCK_INT, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FCKINT4   (2 &lt;&lt; GTIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0010: fSAMPLING=fCK_INT, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FCKINT8   (3 &lt;&lt; GTIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0011: fSAMPLING=fCK_INT, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FDTSd26   (4 &lt;&lt; GTIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0100: fSAMPLING=fDTS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FDTSd28   (5 &lt;&lt; GTIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0101: fSAMPLING=fDTS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FDTSd36   (6 &lt;&lt; GTIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0110: fSAMPLING=fDTS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FDTSd38   (7 &lt;&lt; GTIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 0111: fSAMPLING=fDTS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FDTSd86   (8 &lt;&lt; GTIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 1000: fSAMPLING=fDTS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FDTSd88   (9 &lt;&lt; GTIM_BDTR_BKF_SHIFT)   </span><span class="comment">/* 1001: fSAMPLING=fDTS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FDTSd165  (10 &lt;&lt; GTIM_BDTR_BKF_SHIFT)  </span><span class="comment">/* 1010: fSAMPLING=fDTS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FDTSd166  (11 &lt;&lt; GTIM_BDTR_BKF_SHIFT)  </span><span class="comment">/* 1011: fSAMPLING=fDTS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FDTSd168  (12 &lt;&lt; GTIM_BDTR_BKF_SHIFT)  </span><span class="comment">/* 1100: fSAMPLING=fDTS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FDTSd325  (13 &lt;&lt; GTIM_BDTR_BKF_SHIFT)  </span><span class="comment">/* 1101: fSAMPLING=fDTS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FDTSd326  (14 &lt;&lt; GTIM_BDTR_BKF_SHIFT)  </span><span class="comment">/* 1110: fSAMPLING=fDTS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GTIM_BDTR_BKF_FDTSd328  (15 &lt;&lt; GTIM_BDTR_BKF_SHIFT)  </span><span class="comment">/* 1111: fSAMPLING=fDTS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">/* DMA control register */</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define GTIM_DCR_DBA_SHIFT        (0)       </span><span class="comment">/* Bits 4-0: DMA Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DCR_DBA_MASK         (0x1f &lt;&lt; GTIM_DCR_DBA_SHIFT)</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DCR_DBL_SHIFT        (8)       </span><span class="comment">/* Bits 12-8: DMA Burst Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GTIM_DCR_DBL_MASK         (0x1f &lt;&lt; GTIM_DCR_DBL_SHIFT)</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">/* Control register 1 */</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define BTIM_CR1_CEN              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Counter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BTIM_CR1_UDIS             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Update Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BTIM_CR1_URS              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Update Request Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BTIM_CR1_OPM              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: One Pulse Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BTIM_CR1_ARPE             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Auto-Reload Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">/* Control register 2 */</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define BTIM_CR2_MMS_SHIFT        (4)       </span><span class="comment">/* Bits 6-4: Master Mode Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BTIM_CR2_MMS_MASK         (7 &lt;&lt; BTIM_CR2_MMS_SHIFT)</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define BTIM_CR2_RESET          (0 &lt;&lt; BTIM_CR2_MMS_SHIFT) </span><span class="comment">/* 000: Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define BTIM_CR2_ENAB           (1 &lt;&lt; BTIM_CR2_MMS_SHIFT) </span><span class="comment">/* 001: Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define BTIM_CR2_UPDT           (2 &lt;&lt; BTIM_CR2_MMS_SHIFT) </span><span class="comment">/* 010: Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">/* DMA/Interrupt enable register */</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define BTIM_DIER_UIE             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Update interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BTIM_DIER_UDE             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Update DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">/* Status register */</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define BTIM_SR_UIF               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Update interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">/* Event generation register */</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define BTIM_EGR_UG               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Update generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_STM32L4_CHIP_STM32L4_TIM_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
