<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1936" height="1056" x="1912" y="-8" />
 <systemtable filter="All Interfaces" />
 <library expandedCategories="Existing IP Variants,Project,Library" />
 <generation path="" block_symbol_file="0" simulation="VERILOG" modelsim="1" />
</preferences>
