library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity clock is
	port(
	round: out integer range 0 to 11
	);
end clock;

architecture behavioral of clock is

	constant clock_frequency : integer := 100e6; --100MHz
	constant clock_period : time := 1000 ms / clock_frequency;
	signal clk : std_logic := '1';
	signal rst : std_logic := '0';
	signal temp_round : integer range 1 to 10;

begin

	clk <= not clk after clock_period/2;
	process (clk, rst)
	begin
		if rst = '1' then
			temp_round <= 1;
		elsif clk'event and clk = '1' then
			temp_round <= temp_round +1;
		end if;
	end process;
	round <= temp_round;
end architecture behavioral;
