// Seed: 307934887
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri0 id_6
    , id_11,
    input supply1 id_7,
    output tri0 id_8,
    input supply0 id_9
);
  generate
    supply1 id_12 = 1'd0, id_13;
  endgenerate
  initial begin
    id_1 = 1;
  end
  always_comb @(posedge 1'd0 or negedge 1) begin
    id_13 = 1'b0;
  end
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3
    , id_31,
    input wor id_4,
    input tri id_5,
    input uwire id_6,
    output tri0 id_7,
    input wor id_8,
    output wire id_9,
    output supply0 id_10,
    input wor id_11,
    output tri0 id_12,
    output tri1 id_13,
    input tri0 id_14,
    output wire id_15,
    input supply0 id_16,
    input tri1 id_17,
    input wand id_18,
    output tri0 id_19,
    input wand id_20,
    input wire id_21,
    input wor id_22,
    output tri0 id_23,
    input supply1 id_24,
    input tri1 id_25,
    input uwire id_26,
    input tri id_27,
    input tri0 id_28,
    input tri id_29
);
  wire id_32;
  module_0(
      id_4, id_23, id_27, id_10, id_29, id_5, id_20, id_4, id_7, id_11
  );
endmodule
