
AVR32 Template.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00002be8  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80004c00  80004c00  00005000  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000158  80004e00  80004e00  00005200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         000005dc  00000008  80004f58  00005408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000004  000005e4  80005534  000059e4  2**0
                  ALLOC
  8 .bss          000006f0  000005e8  000005e8  00000000  2**2
                  ALLOC
  9 .heap         0000e328  00000cd8  00000cd8  00000000  2**0
                  ALLOC
 10 .comment      00000060  00000000  00000000  000059e4  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00000b08  00000000  00000000  00005a44  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 00001922  00000000  00000000  0000654c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00022df7  00000000  00000000  00007e6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000410a  00000000  00000000  0002ac65  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000eb64  00000000  00000000  0002ed6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001b94  00000000  00000000  0003d8d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00007aaa  00000000  00000000  0003f468  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    00004705  00000000  00000000  00046f12  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 0104ac8d  00000000  00000000  0004b617  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 21 .debug_ranges 00001050  00000000  00000000  010962a4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf f0 e4 	sub	pc,pc,-3868

Disassembly of section .text:

80002004 <board_init>:
#endif



void board_init (void)
{
80002004:	d4 01       	pushm	lr
    gpio_configure_pin (LED0_GPIO, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002006:	30 3b       	mov	r11,3
80002008:	32 3c       	mov	r12,35
8000200a:	c2 3c       	rcall	80002050 <gpio_configure_pin>
8000200c:	30 3b       	mov	r11,3
    gpio_configure_pin (LED1_GPIO, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000200e:	34 9c       	mov	r12,73
80002010:	c2 0c       	rcall	80002050 <gpio_configure_pin>
80002012:	30 3b       	mov	r11,3
80002014:	32 2c       	mov	r12,34
    gpio_configure_pin (LED2_GPIO, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002016:	c1 dc       	rcall	80002050 <gpio_configure_pin>
80002018:	30 3b       	mov	r11,3
8000201a:	32 6c       	mov	r12,38
8000201c:	c1 ac       	rcall	80002050 <gpio_configure_pin>
    gpio_configure_pin (LED3_GPIO, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000201e:	30 4b       	mov	r11,4
80002020:	32 1c       	mov	r12,33
80002022:	c1 7c       	rcall	80002050 <gpio_configure_pin>
80002024:	d8 02       	popm	pc
	
    gpio_configure_pin (GPIO_PUSH_BUTTON_0, (GPIO_DIR_INPUT | GPIO_PULL_UP));
80002026:	d7 03       	nop

80002028 <flashc_set_bus_freq>:
}


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
  if(cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ)
80002028:	e0 68 50 ff 	mov	r8,20735
8000202c:	ea 18 02 25 	orh	r8,0x225
80002030:	10 3c       	cp.w	r12,r8
80002032:	e0 88 00 07 	brls	80002040 <flashc_set_bus_freq+0x18>
}


void flashc_set_wait_state(unsigned int wait_state)
{
  u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002036:	fe 68 14 00 	mov	r8,-125952
  u_avr32_flashc_fcr.FCR.fws = wait_state;
8000203a:	30 1a       	mov	r10,1
}


void flashc_set_wait_state(unsigned int wait_state)
{
  u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
8000203c:	70 09       	ld.w	r9,r8[0x0]
8000203e:	c0 58       	rjmp	80002048 <flashc_set_bus_freq+0x20>
80002040:	fe 68 14 00 	mov	r8,-125952
  u_avr32_flashc_fcr.FCR.fws = wait_state;
80002044:	30 0a       	mov	r10,0
}


void flashc_set_wait_state(unsigned int wait_state)
{
  u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002046:	70 09       	ld.w	r9,r8[0x0]
  u_avr32_flashc_fcr.FCR.fws = wait_state;
80002048:	f3 da d0 c1 	bfins	r9,r10,0x6,0x1
  AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000204c:	91 09       	st.w	r8[0x0],r9
8000204e:	5e fc       	retal	r12

80002050 <gpio_configure_pin>:

#endif

void gpio_configure_pin(uint32_t pin, uint32_t flags)
{  
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];  
80002050:	f8 08 16 05 	lsr	r8,r12,0x5
    if (flags & GPIO_PULL_DOWN)
            gpio_port->pders = 1 << (pin & 0x1F);
    else
            gpio_port->pderc = 1 << (pin & 0x1F);
#endif    
    if (flags & GPIO_PULL_UP)
80002054:	16 9a       	mov	r10,r11

#endif

void gpio_configure_pin(uint32_t pin, uint32_t flags)
{  
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];  
80002056:	a9 68       	lsl	r8,0x8
    if (flags & GPIO_PULL_DOWN)
            gpio_port->pders = 1 << (pin & 0x1F);
    else
            gpio_port->pderc = 1 << (pin & 0x1F);
#endif    
    if (flags & GPIO_PULL_UP)
80002058:	e2 1a 00 04 	andl	r10,0x4,COH

#endif

void gpio_configure_pin(uint32_t pin, uint32_t flags)
{  
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];  
8000205c:	e0 28 f0 00 	sub	r8,61440
80002060:	f3 dc c0 05 	bfextu	r9,r12,0x0,0x5
    if (flags & GPIO_PULL_DOWN)
            gpio_port->pders = 1 << (pin & 0x1F);
    else
            gpio_port->pderc = 1 << (pin & 0x1F);
#endif    
    if (flags & GPIO_PULL_UP)
80002064:	58 0a       	cp.w	r10,0
80002066:	c0 70       	breq	80002074 <gpio_configure_pin+0x24>
            gpio_port->puers = 1 << (pin & 0x1F);
80002068:	30 1a       	mov	r10,1
8000206a:	f4 09 09 49 	lsl	r9,r10,r9
8000206e:	f1 49 00 74 	st.w	r8[116],r9
80002072:	c0 68       	rjmp	8000207e <gpio_configure_pin+0x2e>
    else
            gpio_port->puerc = 1 << (pin & 0x1F);
80002074:	30 1a       	mov	r10,1
80002076:	f4 09 09 49 	lsl	r9,r10,r9
8000207a:	f1 49 00 78 	st.w	r8[120],r9
            else
                    gpio_port->odcr1c = 1 << (pin & 0x1F);
#endif

    /* Select interrupt level for group */
    if (flags & GPIO_INTERRUPT) {
8000207e:	ed bb 00 07 	bld	r11,0x7
80002082:	c2 21       	brne	800020c6 <gpio_configure_pin+0x76>
            if (flags & GPIO_BOTHEDGES)
80002084:	16 99       	mov	r9,r11
80002086:	e2 19 01 80 	andl	r9,0x180,COH
8000208a:	c0 70       	breq	80002098 <gpio_configure_pin+0x48>
            {
                   gpio_port->imr0c = 1 << (pin & 0x1F);
8000208c:	30 19       	mov	r9,1
8000208e:	f2 0c 09 49 	lsl	r9,r9,r12
80002092:	f1 49 00 a8 	st.w	r8[168],r9
80002096:	c0 a8       	rjmp	800020aa <gpio_configure_pin+0x5a>
                   gpio_port->imr1c = 1 << (pin & 0x1F);
            }
            else if (flags & GPIO_RISING)
80002098:	16 99       	mov	r9,r11
8000209a:	e2 19 02 80 	andl	r9,0x280,COH
8000209e:	c0 90       	breq	800020b0 <gpio_configure_pin+0x60>
            {
                   gpio_port->imr0s = 1 << (pin & 0x1F);
800020a0:	30 19       	mov	r9,1
800020a2:	f2 0c 09 49 	lsl	r9,r9,r12
800020a6:	f1 49 00 a4 	st.w	r8[164],r9
                   gpio_port->imr1c = 1 << (pin & 0x1F);
800020aa:	f1 49 00 b8 	st.w	r8[184],r9
800020ae:	c0 c8       	rjmp	800020c6 <gpio_configure_pin+0x76>
            }
            else if (flags & GPIO_FALLING)
800020b0:	16 99       	mov	r9,r11
800020b2:	e2 19 03 80 	andl	r9,0x380,COH
800020b6:	c0 80       	breq	800020c6 <gpio_configure_pin+0x76>
            {
                   gpio_port->imr0c = 1 << (pin & 0x1F);
800020b8:	30 19       	mov	r9,1
800020ba:	f2 0c 09 49 	lsl	r9,r9,r12
800020be:	f1 49 00 a8 	st.w	r8[168],r9
                   gpio_port->imr1s = 1 << (pin & 0x1F);
800020c2:	f1 49 00 b4 	st.w	r8[180],r9
            }
    }

    /* Select direction and initial pin state */
    if (flags & GPIO_DIR_OUTPUT) {
800020c6:	ed bb 00 00 	bld	r11,0x0
800020ca:	c1 81       	brne	800020fa <gpio_configure_pin+0xaa>
            if (flags & GPIO_INIT_HIGH)
800020cc:	e2 1b 00 02 	andl	r11,0x2,COH
800020d0:	f3 dc c0 05 	bfextu	r9,r12,0x0,0x5
800020d4:	58 0b       	cp.w	r11,0
800020d6:	c0 70       	breq	800020e4 <gpio_configure_pin+0x94>
                    gpio_port->ovrs = 1 << (pin & 0x1F);
800020d8:	30 1a       	mov	r10,1
800020da:	f4 09 09 49 	lsl	r9,r10,r9
800020de:	f1 49 00 54 	st.w	r8[84],r9
800020e2:	c0 68       	rjmp	800020ee <gpio_configure_pin+0x9e>
            else
                    gpio_port->ovrc = 1 << (pin & 0x1F);
800020e4:	30 1a       	mov	r10,1
800020e6:	f4 09 09 49 	lsl	r9,r10,r9
800020ea:	f1 49 00 58 	st.w	r8[88],r9
            gpio_port->oders = 1 << (pin & 0x1F);
800020ee:	30 19       	mov	r9,1
800020f0:	f2 0c 09 49 	lsl	r9,r9,r12
800020f4:	f1 49 00 44 	st.w	r8[68],r9
800020f8:	c0 68       	rjmp	80002104 <gpio_configure_pin+0xb4>
    } else {
            gpio_port->oderc = 1 << (pin & 0x1F);
800020fa:	30 19       	mov	r9,1
800020fc:	f2 0c 09 49 	lsl	r9,r9,r12
80002100:	f1 49 00 48 	st.w	r8[72],r9
    }

    /* Enable GPIO */
    gpio_port->gpers = 1 << (pin & 0x1F);
80002104:	30 19       	mov	r9,1
80002106:	f2 0c 09 4c 	lsl	r12,r9,r12
8000210a:	91 1c       	st.w	r8[0x4],r12
}
8000210c:	5e fc       	retal	r12

8000210e <gpio_set_pin_high>:
}

void gpio_set_pin_high(uint32_t pin)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
  gpio_port->ovrs  = 1 << (pin & 0x1F); // Value to be driven on the I/O line: 1.
8000210e:	30 18       	mov	r8,1
80002110:	f0 0c 09 48 	lsl	r8,r8,r12
  gpio_port->gpers = 1 << (pin & 0x1F); // The GPIO module controls that pin.
}

void gpio_set_pin_high(uint32_t pin)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
80002114:	a5 9c       	lsr	r12,0x5
80002116:	a9 6c       	lsl	r12,0x8
80002118:	e0 2c f0 00 	sub	r12,61440
  gpio_port->ovrs  = 1 << (pin & 0x1F); // Value to be driven on the I/O line: 1.
8000211c:	f9 48 00 54 	st.w	r12[84],r8
}
80002120:	5e fc       	retal	r12

80002122 <gpio_set_pin_low>:


void gpio_set_pin_low(uint32_t pin)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
  gpio_port->ovrc  = 1 << (pin & 0x1F); // Value to be driven on the I/O line: 0.
80002122:	30 18       	mov	r8,1
80002124:	f0 0c 09 48 	lsl	r8,r8,r12
}


void gpio_set_pin_low(uint32_t pin)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
80002128:	a5 9c       	lsr	r12,0x5
8000212a:	a9 6c       	lsl	r12,0x8
8000212c:	e0 2c f0 00 	sub	r12,61440
  gpio_port->ovrc  = 1 << (pin & 0x1F); // Value to be driven on the I/O line: 0.
80002130:	f9 48 00 58 	st.w	r12[88],r8
}
80002134:	5e fc       	retal	r12

80002136 <gpio_enable_pin_interrupt>:
int gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
  volatile avr32_gpio_port_t  *gpio_port = &GPIO.port[pin >> 5];

  // Enable the glitch filter.
  gpio_port->gfers = 1 << (pin & 0x1F);
80002136:	30 1a       	mov	r10,1
}


int gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
  volatile avr32_gpio_port_t  *gpio_port = &GPIO.port[pin >> 5];
80002138:	f8 08 16 05 	lsr	r8,r12,0x5

  // Enable the glitch filter.
  gpio_port->gfers = 1 << (pin & 0x1F);
8000213c:	f4 0c 09 49 	lsl	r9,r10,r12
}


int gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
  volatile avr32_gpio_port_t  *gpio_port = &GPIO.port[pin >> 5];
80002140:	a9 68       	lsl	r8,0x8
80002142:	e0 28 f0 00 	sub	r8,61440

  // Enable the glitch filter.
  gpio_port->gfers = 1 << (pin & 0x1F);
80002146:	f1 49 00 c4 	st.w	r8[196],r9
static int gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
  
  // Configure the edge detector.
  switch (mode)
8000214a:	14 3b       	cp.w	r11,r10
8000214c:	c0 80       	breq	8000215c <gpio_enable_pin_interrupt+0x26>
8000214e:	c0 43       	brcs	80002156 <gpio_enable_pin_interrupt+0x20>
80002150:	58 2b       	cp.w	r11,2
80002152:	c0 f1       	brne	80002170 <gpio_enable_pin_interrupt+0x3a>
80002154:	c0 98       	rjmp	80002166 <gpio_enable_pin_interrupt+0x30>
  {
  case GPIO_PIN_CHANGE:
    gpio_port->imr0c = 1 << (pin & 0x1F);
80002156:	f1 49 00 a8 	st.w	r8[168],r9
8000215a:	c0 38       	rjmp	80002160 <gpio_enable_pin_interrupt+0x2a>
    gpio_port->imr1c = 1 << (pin & 0x1F);
    break;

  case GPIO_RISING_EDGE:
    gpio_port->imr0s = 1 << (pin & 0x1F);
8000215c:	f1 49 00 a4 	st.w	r8[164],r9
    gpio_port->imr1c = 1 << (pin & 0x1F);
80002160:	f1 49 00 b8 	st.w	r8[184],r9
80002164:	c0 78       	rjmp	80002172 <gpio_enable_pin_interrupt+0x3c>
    break;

  case GPIO_FALLING_EDGE:
    gpio_port->imr0c = 1 << (pin & 0x1F);
80002166:	f1 49 00 a8 	st.w	r8[168],r9
    gpio_port->imr1s = 1 << (pin & 0x1F);
8000216a:	f1 49 00 b4 	st.w	r8[180],r9
8000216e:	c0 28       	rjmp	80002172 <gpio_enable_pin_interrupt+0x3c>
80002170:	5e fa       	retal	r10
  // Configure the edge detector.
  if(GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode))
    return(GPIO_INVALID_ARGUMENT);

  // Enable interrupt.
  gpio_port->iers = 1 << (pin & 0x1F);
80002172:	f1 49 00 94 	st.w	r8[148],r9
80002176:	5e fd       	retal	0

80002178 <gpio_get_pin_interrupt_flag>:
}


int gpio_get_pin_interrupt_flag(uint32_t pin)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
80002178:	f8 08 16 05 	lsr	r8,r12,0x5
8000217c:	a9 68       	lsl	r8,0x8
8000217e:	e0 28 f0 00 	sub	r8,61440
  return (gpio_port->ifr >> (pin & 0x1F)) & 1;
80002182:	f0 f8 00 d0 	ld.w	r8,r8[208]
80002186:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
8000218a:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000218e:	5e fc       	retal	r12

80002190 <gpio_clear_pin_interrupt_flag>:
  gpio_port->ifrc = 1 << (pin & 0x1F);

  // Restore interrupt enable register.
  gpio_port->ier = gpio_ier;
#else
  gpio_port->ifrc = 1 << (pin & 0x1F);
80002190:	30 18       	mov	r8,1
80002192:	f0 0c 09 48 	lsl	r8,r8,r12
}


void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
80002196:	a5 9c       	lsr	r12,0x5
80002198:	a9 6c       	lsl	r12,0x8
8000219a:	e0 2c f0 00 	sub	r12,61440
  gpio_port->ifrc = 1 << (pin & 0x1F);

  // Restore interrupt enable register.
  gpio_port->ier = gpio_ier;
#else
  gpio_port->ifrc = 1 << (pin & 0x1F);
8000219e:	f9 48 00 d8 	st.w	r12[216],r8
#endif
}
800021a2:	5e fc       	retal	r12

800021a4 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
800021a4:	c0 08       	rjmp	800021a4 <_unhandled_interrupt>
800021a6:	d7 03       	nop

800021a8 <INTC_register_interrupt>:
  // Determine the group of the IRQ.
  unsigned int int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

  // Store in _int_line_handler_table_x the pointer to the interrupt handler, so
  // that _get_interrupt_handler can retrieve it when the interrupt is vectored.
  _int_handler_table[int_grp]._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP] = handler;
800021a8:	f3 db c0 05 	bfextu	r9,r11,0x0,0x5
800021ac:	48 98       	lddpc	r8,800021d0 <INTC_register_interrupt+0x28>


void INTC_register_interrupt(__int_handler handler, unsigned int irq, unsigned int int_level)
{
  // Determine the group of the IRQ.
  unsigned int int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
800021ae:	a5 9b       	lsr	r11,0x5

  // Store in _int_line_handler_table_x the pointer to the interrupt handler, so
  // that _get_interrupt_handler can retrieve it when the interrupt is vectored.
  _int_handler_table[int_grp]._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP] = handler;
800021b0:	f0 0b 00 38 	add	r8,r8,r11<<0x3
800021b4:	70 18       	ld.w	r8,r8[0x4]
800021b6:	f0 09 09 2c 	st.w	r8[r9<<0x2],r12
  // Program the corresponding IPRX register to set the interrupt priority level
  // and the interrupt vector offset that will be fetched by the core interrupt
  // system.
  // NOTE: The _intx functions are intermediate assembly functions between the
  // core interrupt system and the user interrupt handler.
  AVR32_INTC.ipr[int_grp] = ipr_val[int_level & (AVR32_INTC_IPR_INTLEVEL_MASK >> AVR32_INTC_IPR_INTLEVEL_OFFSET)];
800021ba:	fe c8 d4 7e 	sub	r8,pc,-11138
800021be:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
800021c2:	f0 0a 03 29 	ld.w	r9,r8[r10<<0x2]
800021c6:	fe 78 08 00 	mov	r8,-63488
800021ca:	f0 0b 09 29 	st.w	r8[r11<<0x2],r9
}
800021ce:	5e fc       	retal	r12
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	4e 00       	lddpc	r0,80002350 <udd_ep_clear_halt+0x18>

800021d4 <INTC_init_interrupts>:
800021d4:	d4 21       	pushm	r4-r7,lr
800021d6:	fe c8 d5 d6 	sub	r8,pc,-10794
}

//! Init EVBA address. This sequence might also be done in the utils/startup/startup_uc3.S file.
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int)&_evba );
800021da:	e3 b8 00 01 	mtsr	0x4,r8
    }

    // Set the interrupt group priority register to its default value.
    // By default, all interrupt groups are linked to the interrupt priority
    // level 0 and to the interrupt vector _int0.
    AVR32_INTC.ipr[int_grp] = ipr_val[AVR32_INTC_INT0];
800021de:	fe c8 d4 a2 	sub	r8,pc,-11102
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
    {
      // Assign _unhandled_interrupt as default interrupt handler.
      _int_handler_table[int_grp]._int_line_handler_table[int_req] = &_unhandled_interrupt;
800021e2:	48 d9       	lddpc	r9,80002214 <INTC_init_interrupts+0x40>
    }

    // Set the interrupt group priority register to its default value.
    // By default, all interrupt groups are linked to the interrupt priority
    // level 0 and to the interrupt vector _int0.
    AVR32_INTC.ipr[int_grp] = ipr_val[AVR32_INTC_INT0];
800021e4:	70 0e       	ld.w	lr,r8[0x0]
800021e6:	fe cc 00 42 	sub	r12,pc,66
800021ea:	30 08       	mov	r8,0
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
    {
      // Assign _unhandled_interrupt as default interrupt handler.
      _int_handler_table[int_grp]._int_line_handler_table[int_req] = &_unhandled_interrupt;
800021ec:	fe 7b 08 00 	mov	r11,-63488
800021f0:	c0 e8       	rjmp	8000220c <INTC_init_interrupts+0x38>

  // For all interrupt groups,
  for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
800021f2:	72 16       	ld.w	r6,r9[0x4]
    {
      // Assign _unhandled_interrupt as default interrupt handler.
      _int_handler_table[int_grp]._int_line_handler_table[int_req] = &_unhandled_interrupt;
800021f4:	ec 0a 00 26 	add	r6,r6,r10<<0x2

  // For all interrupt groups,
  for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
800021f8:	2f fa       	sub	r10,-1
    }

    // Set the interrupt group priority register to its default value.
    // By default, all interrupt groups are linked to the interrupt priority
    // level 0 and to the interrupt vector _int0.
    AVR32_INTC.ipr[int_grp] = ipr_val[AVR32_INTC_INT0];
800021fa:	8d 0c       	st.w	r6[0x0],r12
800021fc:	0e 3a       	cp.w	r10,r7
  unsigned int int_grp, int_req;

  INTC_init_evba();

  // For all interrupt groups,
  for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
800021fe:	cf a3       	brcs	800021f2 <INTC_init_interrupts+0x1e>
80002200:	f6 08 09 2e 	st.w	r11[r8<<0x2],lr
80002204:	2f 89       	sub	r9,-8
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
80002206:	2f f8       	sub	r8,-1
80002208:	59 e8       	cp.w	r8,30
8000220a:	c0 40       	breq	80002212 <INTC_init_interrupts+0x3e>
8000220c:	72 07       	ld.w	r7,r9[0x0]
8000220e:	30 0a       	mov	r10,0
80002210:	cf 6b       	rjmp	800021fc <INTC_init_interrupts+0x28>
80002212:	d8 22       	popm	r4-r7,pc
80002214:	80 00       	ld.sh	r0,r0[0x0]
80002216:	4e 00       	lddpc	r0,80002394 <udd_ep_clear_halt+0x5c>

80002218 <_get_interrupt_handler>:
80002218:	e0 68 00 83 	mov	r8,131
8000221c:	fe 79 08 00 	mov	r9,-63488
__int_handler _get_interrupt_handler(unsigned int int_level)
{
  // ICR3 is mapped first, ICR0 last.
  // Code in exception.S puts int_level in R12 which is used by AVR32-GCC to
  // pass a single argument to a function.
  unsigned int int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002220:	f0 0c 01 0c 	sub	r12,r8,r12
80002224:	f2 0c 03 28 	ld.w	r8,r9[r12<<0x2]
  unsigned int int_req = AVR32_INTC.irr[int_grp];
80002228:	f0 ca ff c0 	sub	r10,r8,-64
8000222c:	f2 0a 03 2c 	ld.w	r12,r9[r10<<0x2]
  // exception.S will provide the interrupt handler with a clean interrupt stack
  // frame, with nothing more pushed onto the stack. The interrupt handler must
  // manage the `rete' instruction, what can be done thanks to pure assembly,
  // inline assembly or the `__attribute__((__interrupt__))' C function
  // attribute.
  return (int_req) ? _int_handler_table[int_grp]._int_line_handler_table[32 - clz(int_req) - 1] : NULL;
80002230:	58 0c       	cp.w	r12,0
80002232:	5e 0c       	reteq	r12
80002234:	48 69       	lddpc	r9,8000224c <_get_interrupt_handler+0x34>
80002236:	f8 0c 12 00 	clz	r12,r12
8000223a:	f2 08 00 38 	add	r8,r9,r8<<0x3
8000223e:	f8 0c 11 1f 	rsub	r12,r12,31
80002242:	70 18       	ld.w	r8,r8[0x4]
80002244:	f0 0c 03 2c 	ld.w	r12,r8[r12<<0x2]
}
80002248:	5e fc       	retal	r12
8000224a:	d7 03       	nop
8000224c:	80 00       	ld.sh	r0,r0[0x0]
8000224e:	4e 00       	lddpc	r0,800023cc <udd_ep_finish_job+0x1c>

80002250 <udd_include_vbus_monitoring>:


bool udd_include_vbus_monitoring(void)
{
	return true;
}
80002250:	5e ff       	retal	1

80002252 <udd_is_high_speed>:
#ifdef USB_DEVICE_HS_SUPPORT
	return !Is_udd_full_speed_mode();
#else
	return false;
#endif
}
80002252:	5e fd       	retal	0

80002254 <udd_set_address>:


void udd_set_address(uint8_t address)
{
	udd_disable_address();
80002254:	fe 68 00 00 	mov	r8,-131072
80002258:	70 09       	ld.w	r9,r8[0x0]
8000225a:	a7 d9       	cbr	r9,0x7
8000225c:	91 09       	st.w	r8[0x0],r9
	udd_configure_address(address);
8000225e:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80002262:	70 09       	ld.w	r9,r8[0x0]
80002264:	e0 19 ff 80 	andl	r9,0xff80
80002268:	f9 e9 10 09 	or	r9,r12,r9
8000226c:	91 09       	st.w	r8[0x0],r9
	udd_enable_address();
8000226e:	70 09       	ld.w	r9,r8[0x0]
80002270:	a7 b9       	sbr	r9,0x7
80002272:	91 09       	st.w	r8[0x0],r9
}
80002274:	5e fc       	retal	r12

80002276 <udd_getaddress>:


uint8_t udd_getaddress(void)
{
	return udd_get_configured_address();
80002276:	fe 68 00 00 	mov	r8,-131072
8000227a:	70 0c       	ld.w	r12,r8[0x0]
}
8000227c:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80002280:	5e fc       	retal	r12

80002282 <udd_get_frame_number>:


uint16_t udd_get_frame_number(void)
{
	return udd_frame_number();
80002282:	fe 68 00 00 	mov	r8,-131072
80002286:	70 8c       	ld.w	r12,r8[0x20]
}
80002288:	f9 dc c0 6b 	bfextu	r12,r12,0x3,0xb
8000228c:	5e fc       	retal	r12

8000228e <udd_get_micro_frame_number>:

uint16_t udd_get_micro_frame_number(void)
{
	return udd_micro_frame_number();
8000228e:	fe 68 00 00 	mov	r8,-131072
80002292:	70 8c       	ld.w	r12,r8[0x20]
}
80002294:	f9 dc c0 0e 	bfextu	r12,r12,0x0,0xe
80002298:	5e fc       	retal	r12
8000229a:	d7 03       	nop

8000229c <udd_set_setup_payload>:
}


void udd_set_setup_payload( uint8_t *payload,	uint16_t payload_size )
{
	udd_g_ctrlreq.payload = payload;
8000229c:	48 28       	lddpc	r8,800022a4 <udd_set_setup_payload+0x8>
	udd_g_ctrlreq.payload_size = payload_size;
8000229e:	b0 6b       	st.h	r8[0xc],r11
}


void udd_set_setup_payload( uint8_t *payload,	uint16_t payload_size )
{
	udd_g_ctrlreq.payload = payload;
800022a0:	91 2c       	st.w	r8[0x8],r12
	udd_g_ctrlreq.payload_size = payload_size;
}
800022a2:	5e fc       	retal	r12
800022a4:	00 00       	add	r0,r0
800022a6:	0c a8       	st.w	r6++,r8

800022a8 <udd_ep_is_halted>:
}


bool udd_ep_is_halted(udd_ep_id_t ep)
{
	return Is_udd_endpoint_stall_requested(ep & USB_EP_ADDR_MASK);
800022a8:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
800022ac:	a3 6c       	lsl	r12,0x2
800022ae:	e0 3c fe 40 	sub	r12,130624
800022b2:	78 0c       	ld.w	r12,r12[0x0]
}
800022b4:	f9 dc c2 61 	bfextu	r12,r12,0x13,0x1
800022b8:	5e fc       	retal	r12
800022ba:	d7 03       	nop

800022bc <udd_ep_set_halt>:


bool udd_ep_set_halt(udd_ep_id_t ep)
{
800022bc:	d4 21       	pushm	r4-r7,lr
	udd_ep_job_t *ptr_job;
	uint8_t index = ep & USB_EP_ADDR_MASK;

	if (USB_DEVICE_MAX_EP < index)
800022be:	30 39       	mov	r9,3


bool udd_ep_set_halt(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job;
	uint8_t index = ep & USB_EP_ADDR_MASK;
800022c0:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4

	if (USB_DEVICE_MAX_EP < index)
800022c4:	f2 08 18 00 	cp.b	r8,r9
800022c8:	e0 8b 00 35 	brhi	80002332 <udd_ep_set_halt+0x76>
		return false;

	ptr_job = &udd_ep_job[index - 1];
800022cc:	f0 cb 00 01 	sub	r11,r8,1
800022d0:	49 99       	lddpc	r9,80002334 <udd_ep_set_halt+0x78>
800022d2:	a5 6b       	lsl	r11,0x4
800022d4:	f2 0b 00 0b 	add	r11,r9,r11
	if (ptr_job->busy == true) {
800022d8:	76 0c       	ld.w	r12,r11[0x0]
800022da:	58 0c       	cp.w	r12,0
800022dc:	c2 b5       	brlt	80002332 <udd_ep_set_halt+0x76>
		return false;	// Job on going, stall impossible
	}
	
	if (0 != udd_nb_busy_bank(index)) {
800022de:	fe 6e 01 30 	mov	lr,-130768
800022e2:	f0 0a 15 02 	lsl	r10,r8,0x2
800022e6:	f4 0e 00 09 	add	r9,r10,lr
800022ea:	72 0e       	ld.w	lr,r9[0x0]
800022ec:	fe 67 01 f0 	mov	r7,-130576
800022f0:	fd de c1 82 	bfextu	lr,lr,0xc,0x2
800022f4:	f4 07 00 09 	add	r9,r10,r7
800022f8:	58 0e       	cp.w	lr,0
800022fa:	c0 f0       	breq	80002318 <udd_ep_set_halt+0x5c>
		// Wait end of transfer on USB line before stall endpoint
		// Flag a stall requested
		ptr_job->stall_requested = true;
800022fc:	18 9a       	mov	r10,r12
800022fe:	30 1c       	mov	r12,1
80002300:	f5 dc d3 81 	bfins	r10,r12,0x1c,0x1
80002304:	97 0a       	st.w	r11[0x0],r10
		udd_enable_bank_interrupt(index);
80002306:	e0 6a 10 00 	mov	r10,4096
8000230a:	93 0a       	st.w	r9[0x0],r10
		udd_enable_endpoint_interrupt(index);
8000230c:	f4 08 09 48 	lsl	r8,r10,r8
80002310:	fe 69 00 00 	mov	r9,-131072
80002314:	93 68       	st.w	r9[0x18],r8
80002316:	d8 22       	popm	r4-r7,pc
	} else {
		// Stall endpoint
		udd_disable_endpoint_bank_autoswitch(index);
80002318:	e0 3a ff 00 	sub	r10,130816
8000231c:	74 08       	ld.w	r8,r10[0x0]
8000231e:	a9 d8       	cbr	r8,0x9
80002320:	95 08       	st.w	r10[0x0],r8
		udd_enable_stall_handshake(index);
80002322:	e8 68 00 00 	mov	r8,524288
80002326:	93 08       	st.w	r9[0x0],r8
		udd_reset_data_toggle(index);
80002328:	30 1c       	mov	r12,1
8000232a:	e4 68 00 00 	mov	r8,262144
8000232e:	93 08       	st.w	r9[0x0],r8
80002330:	d8 22       	popm	r4-r7,pc
80002332:	d8 2a       	popm	r4-r7,pc,r12=0
80002334:	00 00       	add	r0,r0
80002336:	06 f8       	st.b	--r3,r8

80002338 <udd_ep_clear_halt>:
	return true;
}


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
80002338:	d4 01       	pushm	lr
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep)
8000233a:	30 38       	mov	r8,3

bool udd_ep_clear_halt(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
8000233c:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
	if (USB_DEVICE_MAX_EP < ep)
80002340:	f0 0c 18 00 	cp.b	r12,r8
80002344:	e0 88 00 03 	brls	8000234a <udd_ep_clear_halt+0x12>
80002348:	d8 0a       	popm	pc,r12=0
		return false;
	ptr_job = &udd_ep_job[ep - 1];

	if (Is_udd_endpoint_stall_requested(ep)	// Endpoint stalled
8000234a:	fe 6a 01 c0 	mov	r10,-130624
8000234e:	f8 09 15 02 	lsl	r9,r12,0x2
80002352:	f2 0a 00 08 	add	r8,r9,r10
80002356:	70 0a       	ld.w	r10,r8[0x0]
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep)
		return false;
	ptr_job = &udd_ep_job[ep - 1];
80002358:	20 1c       	sub	r12,1
8000235a:	49 58       	lddpc	r8,800023ac <udd_ep_clear_halt+0x74>
8000235c:	a5 6c       	lsl	r12,0x4

	if (Is_udd_endpoint_stall_requested(ep)	// Endpoint stalled
8000235e:	e6 1a 00 08 	andh	r10,0x8,COH
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep)
		return false;
	ptr_job = &udd_ep_job[ep - 1];
80002362:	18 08       	add	r8,r12

	if (Is_udd_endpoint_stall_requested(ep)	// Endpoint stalled
80002364:	58 0a       	cp.w	r10,0
80002366:	c0 51       	brne	80002370 <udd_ep_clear_halt+0x38>
			|| ptr_job->stall_requested) {	// Endpoint stall is requested
80002368:	70 0a       	ld.w	r10,r8[0x0]
8000236a:	ed ba 00 1c 	bld	r10,0x1c
8000236e:	c1 d1       	brne	800023a8 <udd_ep_clear_halt+0x70>
		// Remove request to stall
		ptr_job->stall_requested = false;
80002370:	70 0b       	ld.w	r11,r8[0x0]
		// Remove stall
		udd_disable_stall_handshake(ep);
80002372:	fe 6c 02 20 	mov	r12,-130528
	ptr_job = &udd_ep_job[ep - 1];

	if (Is_udd_endpoint_stall_requested(ep)	// Endpoint stalled
			|| ptr_job->stall_requested) {	// Endpoint stall is requested
		// Remove request to stall
		ptr_job->stall_requested = false;
80002376:	30 0a       	mov	r10,0
80002378:	f7 da d3 81 	bfins	r11,r10,0x1c,0x1
8000237c:	91 0b       	st.w	r8[0x0],r11
		// Remove stall
		udd_disable_stall_handshake(ep);
8000237e:	f2 0c 00 0b 	add	r11,r9,r12
80002382:	e8 6c 00 00 	mov	r12,524288
80002386:	97 0c       	st.w	r11[0x0],r12
		udd_enable_endpoint_bank_autoswitch(ep);	
80002388:	fe 6c 01 00 	mov	r12,-130816
8000238c:	f2 0c 00 0b 	add	r11,r9,r12
80002390:	76 09       	ld.w	r9,r11[0x0]
80002392:	a9 b9       	sbr	r9,0x9
80002394:	97 09       	st.w	r11[0x0],r9
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
80002396:	70 09       	ld.w	r9,r8[0x0]
80002398:	58 09       	cp.w	r9,0
8000239a:	c0 74       	brge	800023a8 <udd_ep_clear_halt+0x70>
			ptr_job->busy = false;
8000239c:	f3 da d3 e1 	bfins	r9,r10,0x1f,0x1
800023a0:	91 09       	st.w	r8[0x0],r9
			ptr_job->call_nohalt();
800023a2:	70 38       	ld.w	r8,r8[0xc]
800023a4:	5d 18       	icall	r8
800023a6:	da 0a       	popm	pc,r12=1
800023a8:	da 0a       	popm	pc,r12=1
800023aa:	d7 03       	nop
800023ac:	00 00       	add	r0,r0
800023ae:	06 f8       	st.b	--r3,r8

800023b0 <udd_ep_finish_job>:
	udd_ep_finish_job(&udd_ep_job[ep - 1], true);
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort)
{
800023b0:	d4 01       	pushm	lr
800023b2:	18 99       	mov	r9,r12
800023b4:	16 9c       	mov	r12,r11
	if (ptr_job->busy == false)
800023b6:	72 08       	ld.w	r8,r9[0x0]
800023b8:	58 08       	cp.w	r8,0
800023ba:	c0 a4       	brge	800023ce <udd_ep_finish_job+0x1e>
		return;	// No on-going job
	ptr_job->busy = false;
800023bc:	30 0a       	mov	r10,0
800023be:	f1 da d3 e1 	bfins	r8,r10,0x1f,0x1
800023c2:	93 08       	st.w	r9[0x0],r8
	if (NULL == ptr_job->call_trans)
800023c4:	72 38       	ld.w	r8,r9[0xc]
800023c6:	58 08       	cp.w	r8,0
800023c8:	c0 30       	breq	800023ce <udd_ep_finish_job+0x1e>
		return;	// No callback linked to job
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
800023ca:	72 2b       	ld.w	r11,r9[0x8]
800023cc:	5d 18       	icall	r8
800023ce:	d8 02       	popm	pc

800023d0 <udd_ep_free>:
	return true;
}


void udd_ep_free(udd_ep_id_t ep)
{
800023d0:	d4 01       	pushm	lr
	udd_disable_endpoint(ep & USB_EP_ADDR_MASK);
800023d2:	fe 69 00 00 	mov	r9,-131072
800023d6:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
800023da:	30 1b       	mov	r11,1
800023dc:	72 7c       	ld.w	r12,r9[0x1c]
800023de:	f6 08 09 4a 	lsl	r10,r11,r8
800023e2:	5c da       	com	r10
800023e4:	18 6a       	and	r10,r12
800023e6:	93 7a       	st.w	r9[0x1c],r10

static void udd_ep_abort_job(udd_ep_id_t ep)
{
	ep &= USB_EP_ADDR_MASK;
	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true);
800023e8:	f0 c9 00 01 	sub	r9,r8,1
800023ec:	a5 69       	lsl	r9,0x4


void udd_ep_free(udd_ep_id_t ep)
{
	udd_disable_endpoint(ep & USB_EP_ADDR_MASK);
	udd_unallocate_memory(ep & USB_EP_ADDR_MASK);
800023ee:	a3 68       	lsl	r8,0x2

static void udd_ep_abort_job(udd_ep_id_t ep)
{
	ep &= USB_EP_ADDR_MASK;
	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true);
800023f0:	48 5c       	lddpc	r12,80002404 <udd_ep_free+0x34>


void udd_ep_free(udd_ep_id_t ep)
{
	udd_disable_endpoint(ep & USB_EP_ADDR_MASK);
	udd_unallocate_memory(ep & USB_EP_ADDR_MASK);
800023f2:	e0 38 ff 00 	sub	r8,130816

static void udd_ep_abort_job(udd_ep_id_t ep)
{
	ep &= USB_EP_ADDR_MASK;
	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true);
800023f6:	12 0c       	add	r12,r9


void udd_ep_free(udd_ep_id_t ep)
{
	udd_disable_endpoint(ep & USB_EP_ADDR_MASK);
	udd_unallocate_memory(ep & USB_EP_ADDR_MASK);
800023f8:	70 09       	ld.w	r9,r8[0x0]
800023fa:	a1 d9       	cbr	r9,0x1
800023fc:	91 09       	st.w	r8[0x0],r9

static void udd_ep_abort_job(udd_ep_id_t ep)
{
	ep &= USB_EP_ADDR_MASK;
	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true);
800023fe:	cd 9f       	rcall	800023b0 <udd_ep_finish_job>
80002400:	d8 02       	popm	pc
void udd_ep_free(udd_ep_id_t ep)
{
	udd_disable_endpoint(ep & USB_EP_ADDR_MASK);
	udd_unallocate_memory(ep & USB_EP_ADDR_MASK);
	udd_ep_abort_job(ep);
}
80002402:	d7 03       	nop
80002404:	00 00       	add	r0,r0
80002406:	06 f8       	st.b	--r3,r8

80002408 <udd_ep_run>:
80002408:	d4 31       	pushm	r0-r7,lr
8000240a:	20 1d       	sub	sp,4
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	b_dir_in = (USB_EP_DIR_IN == (ep & USB_EP_DIR_IN));
	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep)
8000240c:	30 3e       	mov	lr,3
	uint32_t udd_dma_ctrl = 0;
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	b_dir_in = (USB_EP_DIR_IN == (ep & USB_EP_DIR_IN));
	ep &= USB_EP_ADDR_MASK;
8000240e:	ef dc c0 04 	bfextu	r7,r12,0x0,0x4
	if (USB_DEVICE_MAX_EP < ep)
80002412:	0e 96       	mov	r6,r7
80002414:	fc 07 18 00 	cp.b	r7,lr
80002418:	e0 8b 00 8c 	brhi	80002530 <udd_ep_run+0x128>
		return false;

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
8000241c:	fe 63 00 00 	mov	r3,-131072
80002420:	66 7e       	ld.w	lr,r3[0x1c]
80002422:	30 16       	mov	r6,1
80002424:	ec 07 09 45 	lsl	r5,r6,r7
80002428:	eb ee 00 0e 	and	lr,r5,lr
8000242c:	e0 80 00 82 	breq	80002530 <udd_ep_run+0x128>
			|| Is_udd_endpoint_stall_requested(ep)
80002430:	ee 0e 15 02 	lsl	lr,r7,0x2
80002434:	50 0e       	stdsp	sp[0x0],lr
80002436:	e0 3e fe 40 	sub	lr,130624
8000243a:	7c 0e       	ld.w	lr,lr[0x0]
		return false;

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
8000243c:	e6 1e 00 08 	andh	lr,0x8,COH
80002440:	c7 81       	brne	80002530 <udd_ep_run+0x128>
	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep)
		return false;

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
80002442:	ee c2 00 01 	sub	r2,r7,1
80002446:	4b d5       	lddpc	r5,80002538 <udd_ep_run+0x130>
80002448:	e4 0e 15 04 	lsl	lr,r2,0x4
8000244c:	ea 0e 00 0e 	add	lr,r5,lr

	if ((!Is_udd_endpoint_enabled(ep))
			|| Is_udd_endpoint_stall_requested(ep)
			|| ptr_job->stall_requested)
80002450:	7c 04       	ld.w	r4,lr[0x0]
80002452:	e6 14 10 00 	andh	r4,0x1000,COH
80002456:	c6 d1       	brne	80002530 <udd_ep_run+0x128>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002458:	e1 b1 00 00 	mfsr	r1,0x0
	cpu_irq_disable();
8000245c:	d3 03       	ssrf	0x10
		return false;	// Endpoint is halted

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
8000245e:	7c 00       	ld.w	r0,lr[0x0]
80002460:	00 95       	mov	r5,r0
80002462:	e6 15 80 00 	andh	r5,0x8000,COH
80002466:	c0 50       	breq	80002470 <udd_ep_run+0x68>
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002468:	e3 b1 00 00 	mtsr	0x0,r1
#endif
	barrier();
8000246c:	08 9c       	mov	r12,r4
		cpu_irq_restore(flags);
		return false;	// Job already on going
8000246e:	c6 28       	rjmp	80002532 <udd_ep_run+0x12a>
	}
	ptr_job->busy = true;
80002470:	e1 d6 d3 e1 	bfins	r0,r6,0x1f,0x1
	bool b_dir_in;
	uint32_t udd_dma_ctrl = 0;
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	b_dir_in = (USB_EP_DIR_IN == (ep & USB_EP_DIR_IN));
80002474:	f9 dc c0 e8 	bfextu	r12,r12,0x7,0x8
	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
		cpu_irq_restore(flags);
		return false;	// Job already on going
	}
	ptr_job->busy = true;
80002478:	9d 00       	st.w	lr[0x0],r0
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
8000247a:	e3 b1 00 00 	mtsr	0x0,r1
	cpu_irq_restore(flags);
	ptr_job->buf = buf;
	ptr_job->call_trans = callback;
8000247e:	9d 38       	st.w	lr[0xc],r8
		cpu_irq_restore(flags);
		return false;	// Job already on going
	}
	ptr_job->busy = true;
	cpu_irq_restore(flags);
	ptr_job->buf = buf;
80002480:	9d 1a       	st.w	lr[0x4],r10
	ptr_job->call_trans = callback;
	ptr_job->b_raise_dma = false;
80002482:	7c 08       	ld.w	r8,lr[0x0]
80002484:	f1 d5 d3 a1 	bfins	r8,r5,0x1d,0x1
80002488:	9d 08       	st.w	lr[0x0],r8

	// The USBB supports a maximum transfer size of 64KB
	if (0x10000 <= buf_size) {
8000248a:	e0 49 ff ff 	cp.w	r9,65535
8000248e:	e0 88 00 07 	brls	8000249c <udd_ep_run+0x94>
		// Transfer size = 64KB
		ptr_job->buf_size = 0x10000;
80002492:	e0 78 00 00 	mov	r8,65536
80002496:	0a 99       	mov	r9,r5
80002498:	9d 28       	st.w	lr[0x8],r8
8000249a:	c2 b8       	rjmp	800024f0 <udd_ep_run+0xe8>
		buf_size = 0;
	} else {
		ptr_job->buf_size = buf_size;
8000249c:	9d 29       	st.w	lr[0x8],r9
		if (b_dir_in) {
8000249e:	58 0c       	cp.w	r12,0
800024a0:	c2 80       	breq	800024f0 <udd_ep_run+0xe8>
			if (buf_size==0) {
800024a2:	58 09       	cp.w	r9,0
800024a4:	c1 21       	brne	800024c8 <udd_ep_run+0xc0>
				// The USB DMA can't send a empty buffer
				// thus we raise the DMA interrupt end of transfert 
				// to execute ZLP process
				ptr_job->b_raise_dma = true;
				ptr_job->b_send_zlp = true;
800024a6:	bd b8       	sbr	r8,0x1d
800024a8:	f1 d6 d3 c1 	bfins	r8,r6,0x1e,0x1
800024ac:	9d 08       	st.w	lr[0x0],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800024ae:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800024b2:	d3 03       	ssrf	0x10
				flags = cpu_irq_save();
				udd_enable_endpoint_dma_interrupt(ep);
800024b4:	fc 19 02 00 	movh	r9,0x200
800024b8:	f2 02 09 42 	lsl	r2,r9,r2
800024bc:	87 62       	st.w	r3[0x18],r2
				udd_raise_endpoint_dma_interrupt(ep);
800024be:	87 32       	st.w	r3[0xc],r2
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800024c0:	e3 b8 00 00 	mtsr	0x0,r8
#endif
	barrier();
800024c4:	0c 9c       	mov	r12,r6
				cpu_irq_restore(flags);
				return true;
800024c6:	c3 68       	rjmp	80002532 <udd_ep_run+0x12a>
			}
			if (0 != buf_size % udd_get_endpoint_size(ep)) {
800024c8:	40 04       	lddsp	r4,sp[0x0]
800024ca:	e0 34 ff 00 	sub	r4,130816
800024ce:	68 04       	ld.w	r4,r4[0x0]
800024d0:	30 83       	mov	r3,8
800024d2:	e9 d4 c0 83 	bfextu	r4,r4,0x4,0x3
800024d6:	e6 04 09 44 	lsl	r4,r3,r4
800024da:	20 14       	sub	r4,1
800024dc:	12 64       	and	r4,r9
800024de:	c0 60       	breq	800024ea <udd_ep_run+0xe2>
				// Force short packet option to send a shortpacket on IN,
				// else the DMA transfer is accepted and interrupt DMA valid but nothing is sent.
				b_shortpacket = true;
				ptr_job->b_send_zlp = false;
800024e0:	f1 d5 d3 c1 	bfins	r8,r5,0x1e,0x1
800024e4:	0c 9b       	mov	r11,r6
800024e6:	9d 08       	st.w	lr[0x0],r8
800024e8:	c0 48       	rjmp	800024f0 <udd_ep_run+0xe8>
			}else{
				ptr_job->b_send_zlp = b_shortpacket;
800024ea:	f1 db d3 c1 	bfins	r8,r11,0x1e,0x1
800024ee:	9d 08       	st.w	lr[0x0],r8
			}
		}
	}

	// Start USB DMA to fill or read fifo of the selected endpoint
	udd_endpoint_dma_set_addr(ep, (U32) buf);
800024f0:	ee 08 15 04 	lsl	r8,r7,0x4
800024f4:	e0 38 fd 00 	sub	r8,130304
800024f8:	91 1a       	st.w	r8[0x4],r10
	if (b_shortpacket) {
800024fa:	58 0b       	cp.w	r11,0
800024fc:	c0 60       	breq	80002508 <udd_ep_run+0x100>
		if (b_dir_in) {
800024fe:	58 0c       	cp.w	r12,0
80002500:	f9 bb 01 08 	movne	r11,8
80002504:	f9 bb 00 14 	moveq	r11,20
		} else {
			udd_dma_ctrl = AVR32_USBB_UDDMA1_CONTROL_EOT_IRQ_EN_MASK
					| AVR32_USBB_UDDMA1_CONTROL_BUFF_CLOSE_IN_EN_MASK;
		}
	}
	udd_dma_ctrl |= (buf_size <<
80002508:	b1 69       	lsl	r9,0x10
8000250a:	e8 19 00 21 	orl	r9,0x21
			AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
			& AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
	udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_EOBUFF_IRQ_EN_MASK |
8000250e:	16 49       	or	r9,r11
			AVR32_USBB_UDDMA1_CONTROL_CH_EN_MASK;
	udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
80002510:	91 29       	st.w	r8[0x8],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002512:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80002516:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	udd_enable_endpoint_dma_interrupt(ep);
80002518:	fc 19 02 00 	movh	r9,0x200
8000251c:	20 17       	sub	r7,1
8000251e:	f2 07 09 47 	lsl	r7,r9,r7
80002522:	fe 69 00 00 	mov	r9,-131072
80002526:	93 67       	st.w	r9[0x18],r7
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002528:	e3 b8 00 00 	mtsr	0x0,r8
#endif
	barrier();
8000252c:	30 1c       	mov	r12,1
	cpu_irq_restore(flags);

	return true;
8000252e:	c0 28       	rjmp	80002532 <udd_ep_run+0x12a>
80002530:	30 0c       	mov	r12,0
}
80002532:	2f fd       	sub	sp,-4
80002534:	d8 32       	popm	r0-r7,pc
80002536:	d7 03       	nop
80002538:	00 00       	add	r0,r0
8000253a:	06 f8       	st.b	--r3,r8

8000253c <udd_sleep_mode>:
/*! \brief Authorize or not the CPU powerdown mode
 * 
 * \param b_enable   true to authorize powerdown mode
 */
static void udd_sleep_mode(bool b_idle)
{
8000253c:	49 08       	lddpc	r8,8000257c <udd_sleep_mode+0x40>
	if (!b_idle && udd_b_idle) {
8000253e:	58 0c       	cp.w	r12,0
80002540:	c0 c1       	brne	80002558 <udd_sleep_mode+0x1c>
80002542:	11 89       	ld.ub	r9,r8[0x0]
80002544:	f8 09 18 00 	cp.b	r9,r12
80002548:	c1 60       	breq	80002574 <udd_sleep_mode+0x38>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000254a:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
8000254e:	d3 03       	ssrf	0x10
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
80002550:	48 c8       	lddpc	r8,80002580 <udd_sleep_mode+0x44>
80002552:	11 9a       	ld.ub	r10,r8[0x1]
80002554:	2f fa       	sub	r10,-1
80002556:	c0 c8       	rjmp	8000256e <udd_sleep_mode+0x32>
		sleepmgr_lock_mode(USBB_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
80002558:	11 89       	ld.ub	r9,r8[0x0]
8000255a:	30 08       	mov	r8,0
8000255c:	f0 09 18 00 	cp.b	r9,r8
80002560:	c0 a1       	brne	80002574 <udd_sleep_mode+0x38>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002562:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002566:	d3 03       	ssrf	0x10
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
80002568:	48 68       	lddpc	r8,80002580 <udd_sleep_mode+0x44>
8000256a:	11 9a       	ld.ub	r10,r8[0x1]
8000256c:	20 1a       	sub	r10,1
8000256e:	b0 9a       	st.b	r8[0x1],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002570:	e3 b9 00 00 	mtsr	0x0,r9
		sleepmgr_unlock_mode(USBB_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
80002574:	48 28       	lddpc	r8,8000257c <udd_sleep_mode+0x40>
80002576:	b0 8c       	st.b	r8[0x0],r12
}
80002578:	5e fc       	retal	r12
8000257a:	d7 03       	nop
8000257c:	00 00       	add	r0,r0
8000257e:	07 28       	ld.uh	r8,r3++
80002580:	00 00       	add	r0,r0
80002582:	0c c0       	st.b	r6++,r0

80002584 <udd_detach>:
	cpu_irq_restore(flags);
}


void udd_detach(void)
{
80002584:	d4 01       	pushm	lr
	otg_unfreeze_clock();
80002586:	fe 68 00 00 	mov	r8,-131072
8000258a:	f0 f9 08 00 	ld.w	r9,r8[2048]
8000258e:	af c9       	cbr	r9,0xe
80002590:	f1 49 08 00 	st.w	r8[2048],r9
	// Detach device from the bus
	udd_detach_device();
80002594:	70 09       	ld.w	r9,r8[0x0]
80002596:	a9 a9       	sbr	r9,0x8
	udd_sleep_mode(false);
80002598:	30 0c       	mov	r12,0

void udd_detach(void)
{
	otg_unfreeze_clock();
	// Detach device from the bus
	udd_detach_device();
8000259a:	91 09       	st.w	r8[0x0],r9
	udd_sleep_mode(false);
8000259c:	cd 0f       	rcall	8000253c <udd_sleep_mode>
8000259e:	d8 02       	popm	pc

800025a0 <udd_ctrl_init>:
}
800025a0:	e1 b8 00 00 	mfsr	r8,0x0
800025a4:	d3 03       	ssrf	0x10
800025a6:	30 1a       	mov	r10,1
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI), 
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI 
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
800025a8:	fe 69 02 20 	mov	r9,-130528
800025ac:	93 0a       	st.w	r9[0x0],r10
800025ae:	e3 b8 00 00 	mtsr	0x0,r8
	cpu_irq_restore(flags);
	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);

	udd_g_ctrlreq.callback = NULL;
800025b2:	48 79       	lddpc	r9,800025cc <udd_ctrl_init+0x2c>
800025b4:	30 08       	mov	r8,0
	udd_g_ctrlreq.over_under_run = NULL;
	udd_g_ctrlreq.payload_size = 0;
800025b6:	b2 68       	st.h	r9[0xc],r8
	udd_disable_in_send_interrupt(0);
	cpu_irq_restore(flags);
	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);

	udd_g_ctrlreq.callback = NULL;
800025b8:	93 48       	st.w	r9[0x10],r8
	udd_g_ctrlreq.over_under_run = NULL;
800025ba:	93 58       	st.w	r9[0x14],r8
	// But the interrupt must be disabled to don't generate interrupt TXINI 
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
	cpu_irq_restore(flags);
	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
800025bc:	fe 69 01 60 	mov	r9,-130720
800025c0:	30 2a       	mov	r10,2
800025c2:	93 0a       	st.w	r9[0x0],r10

	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;
	udd_g_ctrlreq.payload_size = 0;
	udd_ep_control_state = UDD_EPCTRL_SETUP;
800025c4:	48 39       	lddpc	r9,800025d0 <udd_ctrl_init+0x30>
800025c6:	93 08       	st.w	r9[0x0],r8
}
800025c8:	5e fc       	retal	r12
800025ca:	d7 03       	nop
800025cc:	00 00       	add	r0,r0
800025ce:	0c a8       	st.w	r6++,r8
800025d0:	00 00       	add	r0,r0
800025d2:	07 2c       	ld.uh	r12,r3++

800025d4 <udd_ctrl_in_sent>:
	}
}


static void udd_ctrl_in_sent(void)
{
800025d4:	d4 31       	pushm	r0-r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800025d6:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800025da:	d3 03       	ssrf	0x10
	uint8_t i;
	uint8_t *ptr_dest, *ptr_src;
	irqflags_t flags;

	flags = cpu_irq_save();
	udd_disable_in_send_interrupt(0);
800025dc:	30 1a       	mov	r10,1
800025de:	fe 69 02 20 	mov	r9,-130528
800025e2:	93 0a       	st.w	r9[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800025e4:	e3 b8 00 00 	mtsr	0x0,r8
	cpu_irq_restore(flags);

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
800025e8:	4b a9       	lddpc	r9,800026d0 <udd_ctrl_in_sent+0xfc>
800025ea:	4b b6       	lddpc	r6,800026d4 <udd_ctrl_in_sent+0x100>
800025ec:	72 08       	ld.w	r8,r9[0x0]
800025ee:	58 38       	cp.w	r8,3
800025f0:	c0 71       	brne	800025fe <udd_ctrl_in_sent+0x2a>


static void udd_ctrl_endofrequest(void)
{
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
800025f2:	6c 48       	ld.w	r8,r6[0x10]
800025f4:	58 08       	cp.w	r8,0
800025f6:	c0 20       	breq	800025fa <udd_ctrl_in_sent+0x26>
		udd_g_ctrlreq.callback();
800025f8:	5d 18       	icall	r8

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
		// Reinitializes control endpoint management
		udd_ctrl_init();
800025fa:	cd 3f       	rcall	800025a0 <udd_ctrl_init>
800025fc:	d8 32       	popm	r0-r7,pc
		return;
800025fe:	8c 68       	ld.sh	r8,r6[0xc]
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
80002600:	4b 64       	lddpc	r4,800026d8 <udd_ctrl_in_sent+0x104>
80002602:	88 07       	ld.sh	r7,r4[0x0]
80002604:	f0 07 01 07 	sub	r7,r8,r7
80002608:	5c 87       	casts.h	r7
8000260a:	c2 f1       	brne	80002668 <udd_ctrl_in_sent+0x94>
	if (0 == nb_remain) {
8000260c:	4b 43       	lddpc	r3,800026dc <udd_ctrl_in_sent+0x108>
		// All content of current buffer payload are sent
		if (!udd_ctrl_payload_need_in_zlp) {
8000260e:	07 8b       	ld.ub	r11,r3[0x0]
80002610:	ee 0b 18 00 	cp.b	r11,r7
80002614:	c0 e1       	brne	80002630 <udd_ctrl_in_sent+0x5c>
80002616:	30 48       	mov	r8,4

static void udd_ctrl_send_zlp_out(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
80002618:	93 08       	st.w	r9[0x0],r8
8000261a:	e1 b9 00 00 	mfsr	r9,0x0

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000261e:	d3 03       	ssrf	0x10
	cpu_irq_disable();
80002620:	31 08       	mov	r8,16
	// No action is necessary to accept OUT ZLP
	// because the buffer of control endpoint is already free

	// To detect a protocol error, enable nak interrupt on data IN phase
	flags = cpu_irq_save();
	udd_ack_nak_in(0);
80002622:	fe 6a 01 60 	mov	r10,-130720
80002626:	95 08       	st.w	r10[0x0],r8
80002628:	fe 6a 01 f0 	mov	r10,-130576
	udd_enable_nak_in_interrupt(0);
8000262c:	95 08       	st.w	r10[0x0],r8
8000262e:	c4 e8       	rjmp	800026ca <udd_ctrl_in_sent+0xf6>
80002630:	5c 78       	castu.h	r8
			// It is the end of data phase, because the last data packet is a short packet
			// then generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
		}
		if ((udd_g_ctrlreq.req.wLength > (udd_ctrl_prev_payload_nb_trans
80002632:	4a c5       	lddpc	r5,800026e0 <udd_ctrl_in_sent+0x10c>
80002634:	8c b9       	ld.uh	r9,r6[0x6]
80002636:	8a 8a       	ld.uh	r10,r5[0x0]
80002638:	14 08       	add	r8,r10
8000263a:	10 39       	cp.w	r9,r8
8000263c:	e0 89 00 07 	brgt	8000264a <udd_ctrl_in_sent+0x76>
80002640:	6c 5c       	ld.w	r12,r6[0x14]
								+
								udd_g_ctrlreq.
								payload_size))
				|| (!udd_g_ctrlreq.over_under_run)
80002642:	58 0c       	cp.w	r12,0
			// It is the end of data phase, because the last data packet is a short packet
			// then generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
		}
		if ((udd_g_ctrlreq.req.wLength > (udd_ctrl_prev_payload_nb_trans
80002644:	c0 30       	breq	8000264a <udd_ctrl_in_sent+0x76>
80002646:	5d 1c       	icall	r12
80002648:	c0 51       	brne	80002652 <udd_ctrl_in_sent+0x7e>
8000264a:	30 09       	mov	r9,0
								udd_g_ctrlreq.
								payload_size))
				|| (!udd_g_ctrlreq.over_under_run)
				|| (!udd_g_ctrlreq.over_under_run())) {
			// Underrun or data packet complette than send zlp on IN (note don't change DataToggle)
			udd_ctrl_payload_need_in_zlp = false;
8000264c:	4a 48       	lddpc	r8,800026dc <udd_ctrl_in_sent+0x108>
8000264e:	b0 89       	st.b	r8[0x0],r9
80002650:	c1 18       	rjmp	80002672 <udd_ctrl_in_sent+0x9e>
80002652:	88 09       	ld.sh	r9,r4[0x0]
			// nb_remain==0 allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			// Update number of total data sending by previous playlaod buffer
			udd_ctrl_prev_payload_nb_trans +=
80002654:	8a 08       	ld.sh	r8,r5[0x0]
80002656:	f2 08 00 08 	add	r8,r9,r8
8000265a:	a8 07       	st.h	r4[0x0],r7
					udd_ctrl_payload_nb_trans;
			// Update maangement of current playoad transfer
			udd_ctrl_payload_nb_trans = 0;
8000265c:	aa 08       	st.h	r5[0x0],r8
			udd_ctrl_payload_need_in_zlp = false;
			// nb_remain==0 allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			// Update number of total data sending by previous playlaod buffer
			udd_ctrl_prev_payload_nb_trans +=
8000265e:	8c 67       	ld.sh	r7,r6[0xc]
					udd_ctrl_payload_nb_trans;
			// Update maangement of current playoad transfer
			udd_ctrl_payload_nb_trans = 0;
			nb_remain = udd_g_ctrlreq.payload_size;
80002660:	f1 d7 c0 06 	bfextu	r8,r7,0x0,0x6
			// Compute if an IN ZLP must be send after IN data
			udd_ctrl_payload_need_in_zlp =
80002664:	5f 08       	sreq	r8
80002666:	a6 88       	st.b	r3[0x0],r8
80002668:	34 08       	mov	r8,64
							USB_DEVICE_EP_CTRL_SIZE)
					== 0);
		}
	}
	// Continue transfer and send next data
	if (nb_remain > USB_DEVICE_EP_CTRL_SIZE) {
8000266a:	ee 08 19 00 	cp.h	r8,r7
8000266e:	f9 b7 03 40 	movlo	r7,64
80002672:	49 98       	lddpc	r8,800026d4 <udd_ctrl_in_sent+0x100>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
80002674:	70 2b       	ld.w	r11,r8[0x8]
80002676:	49 98       	lddpc	r8,800026d8 <udd_ctrl_in_sent+0x104>
80002678:	90 0a       	ld.sh	r10,r8[0x0]
8000267a:	e1 b9 00 00 	mfsr	r9,0x0

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000267e:	d3 03       	ssrf	0x10
	cpu_irq_disable();
80002680:	fe 68 01 30 	mov	r8,-130768
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write 
	// and if no OUT ZLP is recevied the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
80002684:	70 08       	ld.w	r8,r8[0x0]
80002686:	ed b8 00 01 	bld	r8,0x1
8000268a:	c0 70       	breq	80002698 <udd_ctrl_in_sent+0xc4>
8000268c:	5c 7a       	castu.h	r10
	if (nb_remain > USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
8000268e:	fc 18 e0 00 	movh	r8,0xe000
80002692:	f6 0a 00 0a 	add	r10,r11,r10
80002696:	c0 98       	rjmp	800026a8 <udd_ctrl_in_sent+0xd4>
80002698:	e3 b9 00 00 	mtsr	0x0,r9
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
8000269c:	30 49       	mov	r9,4
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
8000269e:	48 d8       	lddpc	r8,800026d0 <udd_ctrl_in_sent+0xfc>
800026a0:	91 09       	st.w	r8[0x0],r9
800026a2:	d8 32       	popm	r0-r7,pc
		return;	// Exit of IN DATA phase
800026a4:	15 3b       	ld.ub	r11,r10++
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		*ptr_dest++ = *ptr_src++;
800026a6:	10 cb       	st.b	r8++,r11
800026a8:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return;	// Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
800026ac:	ee 0b 19 00 	cp.h	r11,r7
800026b0:	cf a3       	brcs	800026a4 <udd_ctrl_in_sent+0xd0>
800026b2:	30 1a       	mov	r10,1
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_remain;

	// Validate and send the data available in the control endpoint buffer
	udd_ack_in_send(0);
800026b4:	fe 68 01 60 	mov	r8,-130720
800026b8:	91 0a       	st.w	r8[0x0],r10
800026ba:	fe 6b 01 f0 	mov	r11,-130576
	udd_enable_in_send_interrupt(0);
800026be:	48 78       	lddpc	r8,800026d8 <udd_ctrl_in_sent+0x104>
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_remain;
800026c0:	97 0a       	st.w	r11[0x0],r10

	// Validate and send the data available in the control endpoint buffer
	udd_ack_in_send(0);
	udd_enable_in_send_interrupt(0);
800026c2:	90 0a       	ld.sh	r10,r8[0x0]
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_remain;
800026c4:	f4 07 00 07 	add	r7,r10,r7
800026c8:	b0 07       	st.h	r8[0x0],r7
800026ca:	e3 b9 00 00 	mtsr	0x0,r9
800026ce:	d8 32       	popm	r0-r7,pc
#endif
	barrier();
800026d0:	00 00       	add	r0,r0
800026d2:	07 2c       	ld.uh	r12,r3++
800026d4:	00 00       	add	r0,r0
800026d6:	0c a8       	st.w	r6++,r8
800026d8:	00 00       	add	r0,r0
800026da:	07 2a       	ld.uh	r10,r3++
800026dc:	00 00       	add	r0,r0
800026de:	07 30       	ld.ub	r0,r3++
800026e0:	00 00       	add	r0,r0
800026e2:	06 f4       	st.b	--r3,r4

800026e4 <udd_ep_alloc>:
800026e4:	d4 21       	pushm	r4-r7,lr
800026e6:	30 39       	mov	r9,3
800026e8:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
	uint8_t bank, i;

	b_dir_in = ep & USB_EP_DIR_IN;
	ep = ep & USB_EP_ADDR_MASK;

	if (ep > USB_DEVICE_MAX_EP)
800026ec:	f2 08 18 00 	cp.b	r8,r9
800026f0:	e0 8b 00 88 	brhi	80002800 <udd_ep_alloc+0x11c>
		return false;
	if (Is_udd_endpoint_enabled(ep))
800026f4:	fe 69 00 00 	mov	r9,-131072
800026f8:	72 76       	ld.w	r6,r9[0x1c]
800026fa:	30 17       	mov	r7,1
800026fc:	ee 08 09 4e 	lsl	lr,r7,r8
80002700:	fd e6 00 06 	and	r6,lr,r6
80002704:	c7 e1       	brne	80002800 <udd_ep_alloc+0x11c>
		return false;

	// Bank choise
	switch(bmAttributes&USB_EP_TYPE_MASK) {
80002706:	f3 db c0 02 	bfextu	r9,r11,0x0,0x2
8000270a:	0e 39       	cp.w	r9,r7
8000270c:	c7 a5       	brlt	80002800 <udd_ep_alloc+0x11c>
8000270e:	58 29       	cp.w	r9,2
80002710:	e0 8a 00 05 	brle	8000271a <udd_ep_alloc+0x36>
80002714:	58 39       	cp.w	r9,3
80002716:	c7 51       	brne	80002800 <udd_ep_alloc+0x11c>
80002718:	c0 28       	rjmp	8000271c <udd_ep_alloc+0x38>
8000271a:	0e 96       	mov	r6,r7
	Assert(MaxEndpointSize < 1024);
	Assert((MaxEndpointSize == 1023) || !(MaxEndpointSize & (MaxEndpointSize - 1)));
	Assert(MaxEndpointSize >= 8);
		   
	// Set configuration of new endpoint
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
8000271c:	5c 7a       	castu.h	r10
8000271e:	f9 dc c0 e1 	bfextu	r12,r12,0x7,0x1
80002722:	ab 7b       	lsl	r11,0xb
80002724:	a3 66       	lsl	r6,0x2
80002726:	e2 1b 18 00 	andl	r11,0x1800,COH
8000272a:	e2 16 00 0c 	andl	r6,0xc,COH
8000272e:	f7 ec 10 8b 	or	r11,r11,r12<<0x8
80002732:	f0 09 15 02 	lsl	r9,r8,0x2
80002736:	30 8c       	mov	r12,8
80002738:	e0 39 ff 00 	sub	r9,130816
8000273c:	f4 0c 0c 4c 	max	r12,r10,r12
80002740:	72 07       	ld.w	r7,r9[0x0]
80002742:	e0 6a 04 00 	mov	r10,1024
80002746:	e0 17 e6 83 	andl	r7,0xe683
8000274a:	f8 0a 0d 4c 	min	r12,r12,r10
8000274e:	a1 7c       	lsl	r12,0x1
80002750:	20 1c       	sub	r12,1
80002752:	f8 0c 12 00 	clz	r12,r12
80002756:	f8 0c 11 1c 	rsub	r12,r12,28
8000275a:	f7 ec 10 4b 	or	r11,r11,r12<<0x4
8000275e:	0c 4b       	or	r11,r6
80002760:	e2 1b 19 7c 	andl	r11,0x197c,COH
80002764:	f7 e7 10 07 	or	r7,r11,r7
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;
80002768:	5c 8e       	casts.h	lr
	Assert(MaxEndpointSize < 1024);
	Assert((MaxEndpointSize == 1023) || !(MaxEndpointSize & (MaxEndpointSize - 1)));
	Assert(MaxEndpointSize >= 8);
		   
	// Set configuration of new endpoint
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
8000276a:	93 07       	st.w	r9[0x0],r7
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;
8000276c:	fe 6a 01 0c 	mov	r10,-130804
80002770:	30 39       	mov	r9,3

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
		if (Is_udd_endpoint_enabled(i)) {
80002772:	fe 6b 00 00 	mov	r11,-131072
80002776:	30 17       	mov	r7,1
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
80002778:	c1 58       	rjmp	800027a2 <udd_ep_alloc+0xbe>
		if (Is_udd_endpoint_enabled(i)) {
8000277a:	76 76       	ld.w	r6,r11[0x1c]
8000277c:	ee 09 09 4c 	lsl	r12,r7,r9
			ep_allocated |= 1 << i;
			udd_disable_endpoint(i);
80002780:	f8 05 11 ff 	rsub	r5,r12,-1
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
		if (Is_udd_endpoint_enabled(i)) {
80002784:	f9 e6 00 06 	and	r6,r12,r6
80002788:	c0 b0       	breq	8000279e <udd_ep_alloc+0xba>
			ep_allocated |= 1 << i;
			udd_disable_endpoint(i);
8000278a:	76 76       	ld.w	r6,r11[0x1c]
8000278c:	eb e6 00 06 	and	r6,r5,r6
80002790:	97 76       	st.w	r11[0x1c],r6
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
		if (Is_udd_endpoint_enabled(i)) {
			ep_allocated |= 1 << i;
80002792:	f9 ee 10 0e 	or	lr,r12,lr
			udd_disable_endpoint(i);
			udd_unallocate_memory(i);
80002796:	74 0c       	ld.w	r12,r10[0x0]
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
		if (Is_udd_endpoint_enabled(i)) {
			ep_allocated |= 1 << i;
80002798:	5c 8e       	casts.h	lr
			udd_disable_endpoint(i);
			udd_unallocate_memory(i);
8000279a:	a1 dc       	cbr	r12,0x1
8000279c:	95 0c       	st.w	r10[0x0],r12
8000279e:	20 19       	sub	r9,1
800027a0:	20 4a       	sub	r10,4
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
800027a2:	f0 09 18 00 	cp.b	r9,r8
800027a6:	fe 9b ff ea 	brhi	8000277a <udd_ep_alloc+0x96>
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
800027aa:	5c 7e       	castu.h	lr
			udd_allocate_memory(i);
			udd_enable_endpoint(i);
800027ac:	fe 6a 00 00 	mov	r10,-131072
800027b0:	30 17       	mov	r7,1
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
800027b2:	30 3c       	mov	r12,3
		if (ep_allocated & (1 << i)) {
			udd_allocate_memory(i);
800027b4:	fe 66 01 00 	mov	r6,-130816
800027b8:	f0 0b 15 02 	lsl	r11,r8,0x2
			udd_enable_endpoint(i);
800027bc:	ee 08 09 45 	lsl	r5,r7,r8
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
			udd_allocate_memory(i);
800027c0:	f6 06 00 09 	add	r9,r11,r6
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
800027c4:	f0 c6 ff ff 	sub	r6,r8,-1
		if (ep_allocated & (1 << i)) {
			udd_allocate_memory(i);
			udd_enable_endpoint(i);
			if (!Is_udd_endpoint_configured(i))
800027c8:	e0 3b fe d0 	sub	r11,130768
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
800027cc:	fc 08 08 48 	asr	r8,lr,r8
800027d0:	ed b8 00 00 	bld	r8,0x0
800027d4:	c0 f1       	brne	800027f2 <udd_ep_alloc+0x10e>
			udd_allocate_memory(i);
800027d6:	72 08       	ld.w	r8,r9[0x0]
800027d8:	a1 b8       	sbr	r8,0x1
800027da:	93 08       	st.w	r9[0x0],r8
			udd_enable_endpoint(i);
800027dc:	74 78       	ld.w	r8,r10[0x1c]
800027de:	eb e8 10 08 	or	r8,r5,r8
800027e2:	95 78       	st.w	r10[0x1c],r8
			if (!Is_udd_endpoint_configured(i))
800027e4:	76 08       	ld.w	r8,r11[0x0]
800027e6:	ed b8 00 12 	bld	r8,0x12
800027ea:	c0 b1       	brne	80002800 <udd_ep_alloc+0x11c>
				return false;
			udd_enable_endpoint_bank_autoswitch(i);	
800027ec:	72 08       	ld.w	r8,r9[0x0]
800027ee:	a9 b8       	sbr	r8,0x9
800027f0:	93 08       	st.w	r9[0x0],r8
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
800027f2:	f1 d6 c0 08 	bfextu	r8,r6,0x0,0x8
800027f6:	f8 08 18 00 	cp.b	r8,r12
800027fa:	fe 98 ff dd 	brls	800027b4 <udd_ep_alloc+0xd0>
800027fe:	da 2a       	popm	r4-r7,pc,r12=1
80002800:	d8 2a       	popm	r4-r7,pc,r12=0

80002802 <udd_reset_ep_ctrl>:

static void udd_reset_ep_ctrl(void)
{
	irqflags_t flags;
	// Reset USB address to 0
	udd_configure_address(0);
80002802:	fe 68 00 00 	mov	r8,-131072
80002806:	70 09       	ld.w	r9,r8[0x0]
80002808:	e0 19 ff 80 	andl	r9,0xff80
8000280c:	91 09       	st.w	r8[0x0],r9
	udd_enable_address();
	// Alloc and configure control endpoint
	udd_configure_endpoint(0,
8000280e:	30 8c       	mov	r12,8
static void udd_reset_ep_ctrl(void)
{
	irqflags_t flags;
	// Reset USB address to 0
	udd_configure_address(0);
	udd_enable_address();
80002810:	70 09       	ld.w	r9,r8[0x0]
80002812:	a7 b9       	sbr	r9,0x7
80002814:	91 09       	st.w	r8[0x0],r9
	// Alloc and configure control endpoint
	udd_configure_endpoint(0,
80002816:	34 0b       	mov	r11,64
80002818:	fe 69 01 00 	mov	r9,-130816
8000281c:	f6 0c 0c 4b 	max	r11,r11,r12
80002820:	72 0a       	ld.w	r10,r9[0x0]
80002822:	e0 6c 04 00 	mov	r12,1024
80002826:	e0 1a e6 83 	andl	r10,0xe683
8000282a:	f6 0c 0d 4b 	min	r11,r11,r12
8000282e:	a1 7b       	lsl	r11,0x1
80002830:	20 1b       	sub	r11,1
80002832:	f6 0b 12 00 	clz	r11,r11
80002836:	f6 0b 11 1c 	rsub	r11,r11,28
8000283a:	a5 6b       	lsl	r11,0x4
8000283c:	e2 1b 19 7c 	andl	r11,0x197c,COH
80002840:	f7 ea 10 0a 	or	r10,r11,r10
80002844:	93 0a       	st.w	r9[0x0],r10
			USB_EP_TYPE_CONTROL,
			0,
			USB_DEVICE_EP_CTRL_SIZE, AVR32_USBB_UECFG0_EPBK_SINGLE);

	udd_allocate_memory(0);
80002846:	72 0a       	ld.w	r10,r9[0x0]
80002848:	a1 ba       	sbr	r10,0x1
8000284a:	93 0a       	st.w	r9[0x0],r10
	udd_enable_endpoint(0);
8000284c:	70 79       	ld.w	r9,r8[0x1c]
8000284e:	a1 a9       	sbr	r9,0x0
80002850:	91 79       	st.w	r8[0x1c],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002852:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80002856:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	udd_enable_setup_received_interrupt(0);
80002858:	fe 69 01 f0 	mov	r9,-130576
8000285c:	30 4b       	mov	r11,4
8000285e:	93 0b       	st.w	r9[0x0],r11
	udd_enable_out_received_interrupt(0);
80002860:	30 2b       	mov	r11,2
80002862:	93 0b       	st.w	r9[0x0],r11
	udd_enable_endpoint_interrupt(0);
80002864:	e0 69 10 00 	mov	r9,4096
80002868:	91 69       	st.w	r8[0x18],r9
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
8000286a:	e3 ba 00 00 	mtsr	0x0,r10
	cpu_irq_restore(flags);
}
8000286e:	5e fc       	retal	r12

80002870 <udd_attach>:
	cpu_irq_restore(flags);
}


void udd_attach(void)
{
80002870:	d4 21       	pushm	r4-r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002872:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002876:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();

	// At startup the USB bus state is unknown, 
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
	otg_unfreeze_clock();
80002878:	fe 67 00 00 	mov	r7,-131072
	irqflags_t flags;
	flags = cpu_irq_save();

	// At startup the USB bus state is unknown, 
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
8000287c:	30 1c       	mov	r12,1
8000287e:	c5 fe       	rcall	8000253c <udd_sleep_mode>
80002880:	ee f8 08 00 	ld.w	r8,r7[2048]
	otg_unfreeze_clock();
80002884:	af c8       	cbr	r8,0xe
80002886:	ef 48 08 00 	st.w	r7[2048],r8
8000288a:	6e 08       	ld.w	r8,r7[0x0]
#else
	// Check USB clock because the source can be a PLL
	while( !Is_clock_usable() );
#endif
	// Authorize attach if VBus is present
	udd_attach_device();
8000288c:	a9 c8       	cbr	r8,0x8
8000288e:	8f 08       	st.w	r7[0x0],r8
80002890:	e0 a0 06 e6 	rcall	8000365c <udc_reset>

	// (RESET_AND_WAKEUP)
	// After the attach and the first USB suspend, the following USB Reset time can be inferior to CPU restart clock time.
	// Thus, the USB Reset state is not detected and endpoint control is not allocated
	// In this case, a Reset is do automatically after attach.
	udc_reset();	// Reset USB Device Stack Core
80002894:	cb 7f       	rcall	80002802 <udd_reset_ep_ctrl>
	udd_reset_ep_ctrl();	// Reset endpoint control
80002896:	c8 5e       	rcall	800025a0 <udd_ctrl_init>
80002898:	30 8b       	mov	r11,8
	udd_ctrl_init();	// Reset endpoint control management
8000289a:	8f 6b       	st.w	r7[0x18],r11
8000289c:	30 19       	mov	r9,1

	// Enable USB line events
	udd_enable_reset_interrupt();
8000289e:	8f 69       	st.w	r7[0x18],r9
800028a0:	31 08       	mov	r8,16
	udd_enable_suspend_interrupt();
800028a2:	8f 68       	st.w	r7[0x18],r8
800028a4:	30 4a       	mov	r10,4
	udd_enable_wake_up_interrupt();
800028a6:	8f 6a       	st.w	r7[0x18],r10
800028a8:	8f 2b       	st.w	r7[0x8],r11
	udd_enable_sof_interrupt();
800028aa:	8f 2a       	st.w	r7[0x8],r10
800028ac:	30 2a       	mov	r10,2
#ifdef USB_DEVICE_HS_SUPPORT
	udd_enable_msof_interrupt();
#endif
	// Reset following interupts flag
	udd_ack_reset();
800028ae:	8f 2a       	st.w	r7[0x8],r10
	udd_ack_sof();
800028b0:	8f 29       	st.w	r7[0x8],r9
	udd_ack_msof();
800028b2:	8f 28       	st.w	r7[0x8],r8
800028b4:	ee f8 08 00 	ld.w	r8,r7[2048]
	udd_ack_suspend();
#else
	// The first suspend interrupt is not detected else raise it
	udd_raise_suspend();
#endif
	udd_ack_wake_up();
800028b8:	af a8       	sbr	r8,0xe
	otg_freeze_clock();
800028ba:	ef 48 08 00 	st.w	r7[2048],r8
800028be:	e3 b6 00 00 	mtsr	0x0,r6
800028c2:	d8 22       	popm	r4-r7,pc

800028c4 <udd_enable>:
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800028c4:	d4 21       	pushm	r4-r7,lr
800028c6:	e0 a0 03 bd 	rcall	80003040 <sysclk_enable_usb>
	cpu_irq_restore(flags);
}
800028ca:	e1 b6 00 00 	mfsr	r6,0x0
800028ce:	d3 03       	ssrf	0x10
800028d0:	fe 67 00 00 	mov	r7,-131072
800028d4:	ee f8 08 00 	ld.w	r8,r7[2048]
800028d8:	af d8       	cbr	r8,0xf
800028da:	ef 48 08 00 	st.w	r7[2048],r8

	flags = cpu_irq_save();

	//** Enable USB hardware
	otg_disable();
	(void)Is_otg_enabled();
800028de:	ee f8 08 00 	ld.w	r8,r7[2048]
	// Check UID pin state before enter in USB device mode
	if (!Is_otg_id_device())
		return false;
#else
	// Here, only the Device mode is possible, then link USBB interrupt to UDD interrupt
	irq_register_handler(udd_interrupt, AVR32_USBB_IRQ, UDD_USB_INT_LEVEL);
800028e2:	30 0a       	mov	r10,0
800028e4:	e0 6b 02 20 	mov	r11,544
800028e8:	fe cc ff 34 	sub	r12,pc,-204
800028ec:	fe b0 fc 5e 	rcall	800021a8 <INTC_register_interrupt>
	otg_force_device_mode();
800028f0:	ee f8 08 00 	ld.w	r8,r7[2048]
800028f4:	b9 b8       	sbr	r8,0x19
800028f6:	ef 48 08 00 	st.w	r7[2048],r8
800028fa:	ee f8 08 00 	ld.w	r8,r7[2048]
800028fe:	b9 c8       	cbr	r8,0x18
80002900:	ef 48 08 00 	st.w	r7[2048],r8
#endif
	otg_disable_pad();
80002904:	ee f8 08 00 	ld.w	r8,r7[2048]
80002908:	ad c8       	cbr	r8,0xc
8000290a:	ef 48 08 00 	st.w	r7[2048],r8
	otg_enable_pad();
8000290e:	ee f8 08 00 	ld.w	r8,r7[2048]
80002912:	ad a8       	sbr	r8,0xc
80002914:	ef 48 08 00 	st.w	r7[2048],r8
	otg_enable();
80002918:	ee f8 08 00 	ld.w	r8,r7[2048]
8000291c:	af b8       	sbr	r8,0xf
8000291e:	ef 48 08 00 	st.w	r7[2048],r8
	otg_unfreeze_clock();
80002922:	ee f8 08 00 	ld.w	r8,r7[2048]
80002926:	af c8       	cbr	r8,0xe
80002928:	ef 48 08 00 	st.w	r7[2048],r8
	(void)Is_otg_clock_frozen();
8000292c:	ee f8 08 00 	ld.w	r8,r7[2048]

	// Set the USB speed requested by configuration file
#ifdef USB_DEVICE_LOW_SPEED
	udd_low_speed_enable();
#else
	udd_low_speed_disable();
80002930:	6e 08       	ld.w	r8,r7[0x0]
80002932:	ad c8       	cbr	r8,0xc
#  ifdef USB_DEVICE_HS_SUPPORT
	udd_high_speed_enable();
#  else
	udd_high_speed_disable();
80002934:	8f 08       	st.w	r7[0x0],r8
80002936:	6e 08       	ld.w	r8,r7[0x0]
80002938:	e8 18 0c 00 	orl	r8,0xc00
#  endif
#endif
	udd_enable_vbus_interrupt();
8000293c:	8f 08       	st.w	r7[0x0],r8
8000293e:	ee f8 08 00 	ld.w	r8,r7[2048]
80002942:	a1 b8       	sbr	r8,0x1
80002944:	ef 48 08 00 	st.w	r7[2048],r8
	otg_freeze_clock();
80002948:	ee f8 08 00 	ld.w	r8,r7[2048]

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
8000294c:	af a8       	sbr	r8,0xe
#  else
	udd_high_speed_disable();
#  endif
#endif
	udd_enable_vbus_interrupt();
	otg_freeze_clock();
8000294e:	30 09       	mov	r9,0
80002950:	ef 48 08 00 	st.w	r7[2048],r8

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
80002954:	49 58       	lddpc	r8,800029a8 <udd_enable+0xe4>
		udd_ep_job[i].stall_requested = false;
80002956:	70 0a       	ld.w	r10,r8[0x0]
80002958:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
8000295c:	f5 d9 d3 81 	bfins	r10,r9,0x1c,0x1

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
80002960:	91 0a       	st.w	r8[0x0],r10
		udd_ep_job[i].stall_requested = false;
80002962:	70 4a       	ld.w	r10,r8[0x10]
80002964:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
80002968:	f5 d9 d3 81 	bfins	r10,r9,0x1c,0x1

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
8000296c:	91 4a       	st.w	r8[0x10],r10
		udd_ep_job[i].stall_requested = false;
8000296e:	70 8a       	ld.w	r10,r8[0x20]
80002970:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
80002974:	f5 d9 d3 81 	bfins	r10,r9,0x1c,0x1
#  endif
#endif
	udd_enable_vbus_interrupt();
	otg_freeze_clock();
	// Always authorize asynchrone USB interrupts to exit of sleep mode
	AVR32_PM.AWEN.usb_waken = 1;
80002978:	91 8a       	st.w	r8[0x20],r10
8000297a:	fe 78 0c 00 	mov	r8,-62464
8000297e:	30 1b       	mov	r11,1
80002980:	f0 fa 01 44 	ld.w	r10,r8[324]
80002984:	f5 db d0 01 	bfins	r10,r11,0x0,0x1
80002988:	f1 4a 01 44 	st.w	r8[324],r10

#ifndef UDD_NO_SLEEP_MGR
	// Initialize the sleep mode authorized for the USB suspend mode
	udd_b_idle = false;
8000298c:	48 88       	lddpc	r8,800029ac <udd_enable+0xe8>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000298e:	b0 89       	st.b	r8[0x0],r9
80002990:	e1 b9 00 00 	mfsr	r9,0x0
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
80002994:	d3 03       	ssrf	0x10
80002996:	48 78       	lddpc	r8,800029b0 <udd_enable+0xec>
80002998:	11 ba       	ld.ub	r10,r8[0x3]
8000299a:	2f fa       	sub	r10,-1
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
8000299c:	b0 ba       	st.b	r8[0x3],r10
8000299e:	e3 b9 00 00 	mtsr	0x0,r9
800029a2:	e3 b6 00 00 	mtsr	0x0,r6
	sleepmgr_lock_mode(USBB_SLEEP_MODE_USB_SUSPEND);
#endif

	cpu_irq_restore(flags);
}
800029a6:	d8 22       	popm	r4-r7,pc
800029a8:	00 00       	add	r0,r0
800029aa:	06 f8       	st.b	--r3,r8
800029ac:	00 00       	add	r0,r0
800029ae:	07 28       	ld.uh	r8,r3++
800029b0:	00 00       	add	r0,r0
800029b2:	0c c0       	st.b	r6++,r0

800029b4 <udd_interrupt>:
800029b4:	eb cd 40 fe 	pushm	r1-r7,lr
800029b8:	fe 68 00 00 	mov	r8,-131072
800029bc:	70 19       	ld.w	r9,r8[0x4]
800029be:	ed b9 00 02 	bld	r9,0x2
#endif
#endif
ISR(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
#endif
{
	if (Is_udd_sof()) {
800029c2:	c0 a1       	brne	800029d6 <udd_interrupt+0x22>
		udd_ack_sof();
800029c4:	30 49       	mov	r9,4
800029c6:	91 29       	st.w	r8[0x8],r9
		if (Is_udd_full_speed_mode()) {
800029c8:	f0 f8 08 04 	ld.w	r8,r8[2052]
800029cc:	f1 d8 c1 82 	bfextu	r8,r8,0xc,0x2
800029d0:	e0 81 02 98 	brne	80002f00 <udd_interrupt+0x54c>
800029d4:	c0 78       	rjmp	800029e2 <udd_interrupt+0x2e>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_end;
	}
	if (Is_udd_msof()) {
800029d6:	70 19       	ld.w	r9,r8[0x4]
800029d8:	ed b9 00 01 	bld	r9,0x1
800029dc:	c0 71       	brne	800029ea <udd_interrupt+0x36>
		udd_ack_msof();
800029de:	30 29       	mov	r9,2
800029e0:	91 29       	st.w	r8[0x8],r9
		udc_sof_notify();
800029e2:	e0 a0 05 8f 	rcall	80003500 <udc_sof_notify>
		goto udd_interrupt_end;
800029e6:	e0 8f 02 8d 	bral	80002f00 <udd_interrupt+0x54c>


static bool udd_ctrl_interrupt(void)
{

	if (!Is_udd_endpoint_interrupt(0))
800029ea:	70 18       	ld.w	r8,r8[0x4]
800029ec:	ed b8 00 0c 	bld	r8,0xc
800029f0:	e0 81 01 79 	brne	80002ce2 <udd_interrupt+0x32e>
		return false;	// No interrupt events on control endpoint

	// By default disable overflow and underflow interrupt
	udd_disable_nak_in_interrupt(0);
800029f4:	fe 68 02 20 	mov	r8,-130528
800029f8:	31 09       	mov	r9,16
800029fa:	91 09       	st.w	r8[0x0],r9
	udd_disable_nak_out_interrupt(0);
800029fc:	30 89       	mov	r9,8
800029fe:	91 09       	st.w	r8[0x0],r9


	// Search event on control endpoint
	if (Is_udd_setup_received(0)) {
80002a00:	fe 69 01 30 	mov	r9,-130768
80002a04:	72 08       	ld.w	r8,r9[0x0]
80002a06:	ed b8 00 02 	bld	r8,0x2
80002a0a:	c7 51       	brne	80002af4 <udd_interrupt+0x140>
static void udd_ctrl_setup_received(void)
{
	irqflags_t flags;
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
80002a0c:	4c 18       	lddpc	r8,80002b10 <udd_interrupt+0x15c>
80002a0e:	70 08       	ld.w	r8,r8[0x0]
80002a10:	58 08       	cp.w	r8,0
80002a12:	c0 80       	breq	80002a22 <udd_interrupt+0x6e>


static void udd_ctrl_endofrequest(void)
{
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
80002a14:	4c 08       	lddpc	r8,80002b14 <udd_interrupt+0x160>
80002a16:	70 48       	ld.w	r8,r8[0x10]
80002a18:	58 08       	cp.w	r8,0
80002a1a:	c0 20       	breq	80002a1e <udd_interrupt+0x6a>
		udd_g_ctrlreq.callback();
80002a1c:	5d 18       	icall	r8
	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
		// May be a hidden DATA or ZLP phase
		// or protocol abort
		udd_ctrl_endofrequest();
		// Reinitializes control endpoint management
		udd_ctrl_init();
80002a1e:	fe b0 fd c1 	rcall	800025a0 <udd_ctrl_init>
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
80002a22:	fe 68 01 30 	mov	r8,-130768
80002a26:	70 08       	ld.w	r8,r8[0x0]
80002a28:	f1 d8 c2 8b 	bfextu	r8,r8,0x14,0xb
80002a2c:	58 88       	cp.w	r8,8
80002a2e:	c2 61       	brne	80002a7a <udd_interrupt+0xc6>
		udd_ctrl_stall_data();
		udd_ack_setup_received(0);
80002a30:	fc 18 e0 00 	movh	r8,0xe000
		return;	// Error data number doesn't correspond to SETUP packet
	}
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
80002a34:	4b 8a       	lddpc	r10,80002b14 <udd_interrupt+0x160>
80002a36:	fc 19 20 00 	movh	r9,0x2000
80002a3a:	f0 0a 00 0b 	add	r11,r8,r10
80002a3e:	11 3c       	ld.ub	r12,r8++
80002a40:	f6 09 0b 0c 	st.b	r11[r9],r12
80002a44:	4b 47       	lddpc	r7,80002b14 <udd_interrupt+0x160>
		udd_ctrl_stall_data();
		udd_ack_setup_received(0);
		return;	// Error data number doesn't correspond to SETUP packet
	}
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
80002a46:	30 8e       	mov	lr,8
80002a48:	ea 1e e0 00 	orh	lr,0xe000
80002a4c:	1c 38       	cp.w	r8,lr
80002a4e:	cf 61       	brne	80002a3a <udd_interrupt+0x86>
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
	}
	// Manage LSB/MSB to fit with CPU usage
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
80002a50:	8e 9a       	ld.uh	r10,r7[0x2]
80002a52:	f4 0b 16 08 	lsr	r11,r10,0x8
80002a56:	f7 ea 10 8a 	or	r10,r11,r10<<0x8
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
80002a5a:	8e a9       	ld.uh	r9,r7[0x4]
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
	}
	// Manage LSB/MSB to fit with CPU usage
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
80002a5c:	ae 1a       	st.h	r7[0x2],r10
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
80002a5e:	f2 0a 16 08 	lsr	r10,r9,0x8
80002a62:	f5 e9 10 89 	or	r9,r10,r9<<0x8
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);
80002a66:	8e b8       	ld.uh	r8,r7[0x6]
	for (i = 0; i < 8; i++) {
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
	}
	// Manage LSB/MSB to fit with CPU usage
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
80002a68:	ae 29       	st.h	r7[0x4],r9
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);
80002a6a:	f0 09 16 08 	lsr	r9,r8,0x8
80002a6e:	f3 e8 10 88 	or	r8,r9,r8<<0x8
80002a72:	ae 38       	st.h	r7[0x6],r8

	// Decode setup request
	if (udc_process_setup() == false) {
80002a74:	e0 a0 06 18 	rcall	800036a4 <udc_process_setup>
80002a78:	c0 b1       	brne	80002a8e <udd_interrupt+0xda>

static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
	udd_enable_stall_handshake(0);
80002a7a:	e8 69 00 00 	mov	r9,524288
80002a7e:	fe 68 01 f0 	mov	r8,-130576
80002a82:	91 09       	st.w	r8[0x0],r9


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
80002a84:	30 59       	mov	r9,5
80002a86:	4a 38       	lddpc	r8,80002b10 <udd_interrupt+0x15c>
80002a88:	91 09       	st.w	r8[0x0],r9

	// Decode setup request
	if (udc_process_setup() == false) {
		// Setup request unknow then stall it
		udd_ctrl_stall_data();
		udd_ack_setup_received(0);
80002a8a:	30 49       	mov	r9,4
80002a8c:	cc c8       	rjmp	80002c24 <udd_interrupt+0x270>
		return;
	}
	udd_ack_setup_received(0);
80002a8e:	30 49       	mov	r9,4
80002a90:	fe 68 01 60 	mov	r8,-130720
80002a94:	91 09       	st.w	r8[0x0],r9

	if (Udd_setup_is_in()) {
80002a96:	30 09       	mov	r9,0
80002a98:	0f 8a       	ld.ub	r10,r7[0x0]
80002a9a:	f2 0a 18 00 	cp.b	r10,r9
80002a9e:	c1 04       	brge	80002abe <udd_interrupt+0x10a>
		// Compute if an IN ZLP must be send after IN data
		udd_ctrl_payload_need_in_zlp =
80002aa0:	49 e9       	lddpc	r9,80002b18 <udd_interrupt+0x164>
80002aa2:	8e e8       	ld.uh	r8,r7[0xc]
80002aa4:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
80002aa8:	5f 0a       	sreq	r10
80002aaa:	b2 8a       	st.b	r9[0x0],r10
				((udd_g_ctrlreq.payload_size %
						USB_DEVICE_EP_CTRL_SIZE) == 0);
		// IN data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
80002aac:	49 c9       	lddpc	r9,80002b1c <udd_interrupt+0x168>
80002aae:	30 08       	mov	r8,0
80002ab0:	b2 08       	st.h	r9[0x0],r8
		udd_ctrl_payload_nb_trans = 0;
80002ab2:	49 c9       	lddpc	r9,80002b20 <udd_interrupt+0x16c>
80002ab4:	b2 08       	st.h	r9[0x0],r8
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
80002ab6:	30 29       	mov	r9,2
80002ab8:	49 68       	lddpc	r8,80002b10 <udd_interrupt+0x15c>
80002aba:	91 09       	st.w	r8[0x0],r9
80002abc:	c2 68       	rjmp	80002b08 <udd_interrupt+0x154>
		udd_ctrl_in_sent();	// Send first data transfer
	} else {
		if (0 == udd_g_ctrlreq.req.wLength) {
80002abe:	8e 3b       	ld.sh	r11,r7[0x6]
80002ac0:	30 09       	mov	r9,0
80002ac2:	49 4a       	lddpc	r10,80002b10 <udd_interrupt+0x15c>
80002ac4:	f2 0b 19 00 	cp.h	r11,r9
80002ac8:	c0 41       	brne	80002ad0 <udd_interrupt+0x11c>

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
80002aca:	30 39       	mov	r9,3
80002acc:	95 09       	st.w	r10[0x0],r9
80002ace:	c8 f8       	rjmp	80002bec <udd_interrupt+0x238>
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
			return;
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
80002ad0:	49 3b       	lddpc	r11,80002b1c <udd_interrupt+0x168>
80002ad2:	b6 09       	st.h	r11[0x0],r9
		udd_ctrl_payload_nb_trans = 0;
80002ad4:	49 3b       	lddpc	r11,80002b20 <udd_interrupt+0x16c>
80002ad6:	b6 09       	st.h	r11[0x0],r9
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
80002ad8:	30 19       	mov	r9,1
80002ada:	95 09       	st.w	r10[0x0],r9
		// To detect a protocol error, enable nak interrupt on data IN phase
		udd_ack_nak_in(0);
80002adc:	31 09       	mov	r9,16
80002ade:	91 09       	st.w	r8[0x0],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002ae0:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80002ae4:	d3 03       	ssrf	0x10
		flags = cpu_irq_save();
		udd_enable_nak_in_interrupt(0);
80002ae6:	fe 6a 01 f0 	mov	r10,-130576
80002aea:	95 09       	st.w	r10[0x0],r9
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002aec:	e3 b8 00 00 	mtsr	0x0,r8
#endif
	barrier();
80002af0:	e0 8f 02 08 	bral	80002f00 <udd_interrupt+0x54c>
	if (Is_udd_setup_received(0)) {
		// SETUP packet received
		udd_ctrl_setup_received();
		return true;
	}
	if (Is_udd_in_send(0) && Is_udd_in_send_interrupt_enabled(0)) {
80002af4:	72 08       	ld.w	r8,r9[0x0]
80002af6:	ed b8 00 00 	bld	r8,0x0
80002afa:	c1 51       	brne	80002b24 <udd_interrupt+0x170>
80002afc:	fe 68 01 c0 	mov	r8,-130624
80002b00:	70 08       	ld.w	r8,r8[0x0]
80002b02:	ed b8 00 00 	bld	r8,0x0
80002b06:	c0 f1       	brne	80002b24 <udd_interrupt+0x170>
		// IN packet sent
		udd_ctrl_in_sent();
80002b08:	fe b0 fd 66 	rcall	800025d4 <udd_ctrl_in_sent>
80002b0c:	e0 8f 01 fa 	bral	80002f00 <udd_interrupt+0x54c>
80002b10:	00 00       	add	r0,r0
80002b12:	07 2c       	ld.uh	r12,r3++
80002b14:	00 00       	add	r0,r0
80002b16:	0c a8       	st.w	r6++,r8
80002b18:	00 00       	add	r0,r0
80002b1a:	07 30       	ld.ub	r0,r3++
80002b1c:	00 00       	add	r0,r0
80002b1e:	06 f4       	st.b	--r3,r4
80002b20:	00 00       	add	r0,r0
80002b22:	07 2a       	ld.uh	r10,r3++
80002b24:	fe 68 01 30 	mov	r8,-130768
80002b28:	70 09       	ld.w	r9,r8[0x0]
80002b2a:	ed b9 00 01 	bld	r9,0x1
80002b2e:	e0 81 00 9f 	brne	80002c6c <udd_interrupt+0x2b8>
80002b32:	4c ba       	lddpc	r10,80002c5c <udd_interrupt+0x2a8>
		return true;
	}
	if (Is_udd_out_received(0)) {
80002b34:	74 09       	ld.w	r9,r10[0x0]
80002b36:	58 19       	cp.w	r9,1
80002b38:	c1 70       	breq	80002b66 <udd_interrupt+0x1b2>
80002b3a:	58 29       	cp.w	r9,2
80002b3c:	5f 08       	sreq	r8
80002b3e:	58 49       	cp.w	r9,4
80002b40:	5f 09       	sreq	r9
{
	irqflags_t flags;
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
80002b42:	f3 e8 10 08 	or	r8,r9,r8
80002b46:	c0 80       	breq	80002b56 <udd_interrupt+0x1a2>
80002b48:	4c 68       	lddpc	r8,80002c60 <udd_interrupt+0x2ac>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
80002b4a:	70 48       	ld.w	r8,r8[0x10]
80002b4c:	58 08       	cp.w	r8,0
80002b4e:	e0 80 01 82 	breq	80002e52 <udd_interrupt+0x49e>
80002b52:	5d 18       	icall	r8
80002b54:	c7 f9       	rjmp	80002e52 <udd_interrupt+0x49e>
80002b56:	30 58       	mov	r8,5


static void udd_ctrl_endofrequest(void)
{
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
80002b58:	e8 69 00 00 	mov	r9,524288
80002b5c:	95 08       	st.w	r10[0x0],r8
80002b5e:	fe 68 01 f0 	mov	r8,-130576
		udd_g_ctrlreq.callback();
80002b62:	91 09       	st.w	r8[0x0],r9
80002b64:	c7 79       	rjmp	80002e52 <udd_interrupt+0x49e>


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
80002b66:	4b f9       	lddpc	r9,80002c60 <udd_interrupt+0x2ac>
	udd_enable_stall_handshake(0);
80002b68:	70 08       	ld.w	r8,r8[0x0]
80002b6a:	92 6a       	ld.sh	r10,r9[0xc]


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
80002b6c:	f1 d8 c2 8b 	bfextu	r8,r8,0x14,0xb
	udd_enable_stall_handshake(0);
80002b70:	4b d9       	lddpc	r9,80002c64 <udd_interrupt+0x2b0>
80002b72:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
		udd_ctrl_init();
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
80002b76:	92 09       	ld.sh	r9,r9[0x0]
		// Reinitializes control endpoint management
		udd_ctrl_init();
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
80002b78:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
80002b7c:	f0 0b 00 0b 	add	r11,r8,r11
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
80002b80:	16 3c       	cp.w	r12,r11
80002b82:	c0 44       	brge	80002b8a <udd_interrupt+0x1d6>
80002b84:	f4 09 01 08 	sub	r8,r10,r9
80002b88:	5c 88       	casts.h	r8
80002b8a:	4b 6a       	lddpc	r10,80002c60 <udd_interrupt+0x2ac>
80002b8c:	74 2b       	ld.w	r11,r10[0x8]
80002b8e:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
80002b92:	14 0b       	add	r11,r10
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
80002b94:	fc 1a e0 00 	movh	r10,0xe000
80002b98:	c0 38       	rjmp	80002b9e <udd_interrupt+0x1ea>
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
80002b9a:	15 3c       	ld.ub	r12,r10++
80002b9c:	16 cc       	st.b	r11++,r12
80002b9e:	f9 da c0 08 	bfextu	r12,r10,0x0,0x8
80002ba2:	f0 0c 19 00 	cp.h	r12,r8
80002ba6:	cf a3       	brcs	80002b9a <udd_interrupt+0x1e6>
80002ba8:	f0 09 00 09 	add	r9,r8,r9
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
80002bac:	4a e7       	lddpc	r7,80002c64 <udd_interrupt+0x2b0>
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
80002bae:	5c 89       	casts.h	r9
80002bb0:	ae 09       	st.h	r7[0x0],r9
80002bb2:	34 0a       	mov	r10,64
80002bb4:	f4 08 19 00 	cp.h	r8,r10
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_data;
80002bb8:	c0 c1       	brne	80002bd0 <udd_interrupt+0x21c>
80002bba:	4a a8       	lddpc	r8,80002c60 <udd_interrupt+0x2ac>
80002bbc:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
80002bc0:	4a a6       	lddpc	r6,80002c68 <udd_interrupt+0x2b4>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
80002bc2:	90 bb       	ld.uh	r11,r8[0x6]
80002bc4:	8c 8a       	ld.uh	r10,r6[0x0]
80002bc6:	f8 0a 00 0a 	add	r10,r12,r10
80002bca:	14 3b       	cp.w	r11,r10
80002bcc:	e0 89 00 1c 	brgt	80002c04 <udd_interrupt+0x250>
80002bd0:	4a 48       	lddpc	r8,80002c60 <udd_interrupt+0x2ac>
80002bd2:	b0 69       	st.h	r8[0xc],r9
80002bd4:	70 5c       	ld.w	r12,r8[0x14]
80002bd6:	58 0c       	cp.w	r12,0
80002bd8:	c0 30       	breq	80002bde <udd_interrupt+0x22a>
80002bda:	5d 1c       	icall	r12
80002bdc:	c1 b0       	breq	80002c12 <udd_interrupt+0x25e>
80002bde:	30 29       	mov	r9,2
							udd_ctrl_payload_nb_trans)))
	{
		// End of reception because it is a short packet
		// Before send ZLP, call intermediat calback 
		// in case of data receiv generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
80002be0:	fe 68 01 60 	mov	r8,-130720
		if (NULL != udd_g_ctrlreq.over_under_run) {
80002be4:	30 3a       	mov	r10,3
80002be6:	91 09       	st.w	r8[0x0],r9
80002be8:	49 d9       	lddpc	r9,80002c5c <udd_interrupt+0x2a8>
			if (!udd_g_ctrlreq.over_under_run()) {
80002bea:	93 0a       	st.w	r9[0x0],r10
80002bec:	e1 bb 00 00 	mfsr	r11,0x0
				udd_ack_out_received(0);
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_out_received(0);
80002bf0:	d3 03       	ssrf	0x10
80002bf2:	30 1a       	mov	r10,1

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
80002bf4:	91 0a       	st.w	r8[0x0],r10
				udd_ack_out_received(0);
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_out_received(0);
80002bf6:	fe 69 01 f0 	mov	r9,-130576

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
80002bfa:	93 0a       	st.w	r9[0x0],r10

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002bfc:	30 8a       	mov	r10,8
80002bfe:	91 0a       	st.w	r8[0x0],r10
	cpu_irq_disable();
80002c00:	93 0a       	st.w	r9[0x0],r10
	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
80002c02:	c6 58       	rjmp	80002ccc <udd_interrupt+0x318>
80002c04:	90 6a       	ld.sh	r10,r8[0xc]
	udd_enable_in_send_interrupt(0);
80002c06:	f2 0a 19 00 	cp.h	r10,r9
80002c0a:	c1 a1       	brne	80002c3e <udd_interrupt+0x28a>
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
80002c0c:	70 5c       	ld.w	r12,r8[0x14]
80002c0e:	58 0c       	cp.w	r12,0
	udd_enable_nak_out_interrupt(0);
80002c10:	c0 e1       	brne	80002c2c <udd_interrupt+0x278>
80002c12:	e8 69 00 00 	mov	r9,524288
		udd_ack_out_received(0);
		udd_ctrl_send_zlp_in();
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
80002c16:	fe 68 01 f0 	mov	r8,-130576
80002c1a:	91 09       	st.w	r8[0x0],r9
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
80002c1c:	30 59       	mov	r9,5
80002c1e:	49 08       	lddpc	r8,80002c5c <udd_interrupt+0x2a8>
80002c20:	91 09       	st.w	r8[0x0],r9

static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
	udd_enable_stall_handshake(0);
80002c22:	30 29       	mov	r9,2
80002c24:	fe 68 01 60 	mov	r8,-130720
80002c28:	91 09       	st.w	r8[0x0],r9
80002c2a:	c6 b9       	rjmp	80002f00 <udd_interrupt+0x54c>


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
80002c2c:	5d 1c       	icall	r12
80002c2e:	cf 20       	breq	80002c12 <udd_interrupt+0x25e>
80002c30:	8e 09       	ld.sh	r9,r7[0x0]
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
			// No callback availabled to request a new payload buffer
			udd_ctrl_stall_data();
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
80002c32:	8c 08       	ld.sh	r8,r6[0x0]
80002c34:	f2 08 00 08 	add	r8,r9,r8
80002c38:	ac 08       	st.h	r6[0x0],r8
80002c3a:	30 08       	mov	r8,0
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
80002c3c:	ae 08       	st.h	r7[0x0],r8
80002c3e:	fe 69 01 60 	mov	r9,-130720
			udd_ack_out_received(0);
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
80002c42:	30 28       	mov	r8,2
80002c44:	93 08       	st.w	r9[0x0],r8
80002c46:	31 08       	mov	r8,16
80002c48:	93 08       	st.w	r9[0x0],r8
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
80002c4a:	e1 b9 00 00 	mfsr	r9,0x0
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_out_received(0);
80002c4e:	d3 03       	ssrf	0x10
80002c50:	fe 6a 01 f0 	mov	r10,-130576
80002c54:	95 08       	st.w	r10[0x0],r8
	// To detect a protocol error, enable nak interrupt on data IN phase
	udd_ack_nak_in(0);
80002c56:	e3 b9 00 00 	mtsr	0x0,r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002c5a:	c4 bb       	rjmp	80002af0 <udd_interrupt+0x13c>
80002c5c:	00 00       	add	r0,r0
	cpu_irq_disable();
80002c5e:	07 2c       	ld.uh	r12,r3++
	flags = cpu_irq_save();
	udd_enable_nak_in_interrupt(0);
80002c60:	00 00       	add	r0,r0
80002c62:	0c a8       	st.w	r6++,r8
80002c64:	00 00       	add	r0,r0
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002c66:	07 2a       	ld.uh	r10,r3++
80002c68:	00 00       	add	r0,r0
80002c6a:	06 f4       	st.b	--r3,r4
80002c6c:	70 09       	ld.w	r9,r8[0x0]
80002c6e:	ed b9 00 03 	bld	r9,0x3
80002c72:	c1 01       	brne	80002c92 <udd_interrupt+0x2de>
80002c74:	30 8a       	mov	r10,8
80002c76:	fe 69 01 60 	mov	r9,-130720
80002c7a:	93 0a       	st.w	r9[0x0],r10
	if (Is_udd_out_received(0)) {
		// OUT packet received
		udd_ctrl_out_received();
		return true;
	}
	if (Is_udd_nak_out(0)) {
80002c7c:	70 08       	ld.w	r8,r8[0x0]
80002c7e:	ed b8 00 00 	bld	r8,0x0
80002c82:	e0 80 01 3f 	breq	80002f00 <udd_interrupt+0x54c>
		// Overflow on OUT packet
		udd_ack_nak_out(0);
80002c86:	4d 48       	lddpc	r8,80002dd4 <udd_interrupt+0x420>
80002c88:	70 08       	ld.w	r8,r8[0x0]
80002c8a:	58 38       	cp.w	r8,3
}


static void udd_ctrl_overflow(void)
{
	if (Is_udd_in_send(0))
80002c8c:	e0 81 01 3a 	brne	80002f00 <udd_interrupt+0x54c>
80002c90:	c2 48       	rjmp	80002cd8 <udd_interrupt+0x324>
80002c92:	70 09       	ld.w	r9,r8[0x0]
80002c94:	ed b9 00 04 	bld	r9,0x4
		return;	// overflow ignored if IN data is received

	// The case of UDD_EPCTRL_DATA_IN is not managed
	// because the OUT endpoint is already free and OUT ZLP accepted

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
80002c98:	c2 51       	brne	80002ce2 <udd_interrupt+0x32e>
80002c9a:	fe 69 01 60 	mov	r9,-130720
80002c9e:	31 0a       	mov	r10,16
80002ca0:	93 0a       	st.w	r9[0x0],r10
		// Overflow on OUT packet
		udd_ack_nak_out(0);
		udd_ctrl_overflow();
		return true;
	}
	if (Is_udd_nak_in(0)) {
80002ca2:	70 08       	ld.w	r8,r8[0x0]
80002ca4:	ed b8 00 01 	bld	r8,0x1
80002ca8:	e0 80 01 2c 	breq	80002f00 <udd_interrupt+0x54c>
		// Underflow on IN packet
		udd_ack_nak_in(0);
80002cac:	4c aa       	lddpc	r10,80002dd4 <udd_interrupt+0x420>
80002cae:	74 08       	ld.w	r8,r10[0x0]
80002cb0:	58 18       	cp.w	r8,1
}


static void udd_ctrl_underflow(void)
{
	if (Is_udd_out_received(0))
80002cb2:	c1 01       	brne	80002cd2 <udd_interrupt+0x31e>
80002cb4:	30 3b       	mov	r11,3
80002cb6:	95 0b       	st.w	r10[0x0],r11
80002cb8:	e1 bb 00 00 	mfsr	r11,0x0
		return;	// underflow ignored if OUT data is received

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
80002cbc:	d3 03       	ssrf	0x10
80002cbe:	93 08       	st.w	r9[0x0],r8
80002cc0:	fe 6a 01 f0 	mov	r10,-130576

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
80002cc4:	95 08       	st.w	r10[0x0],r8
80002cc6:	30 88       	mov	r8,8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002cc8:	93 08       	st.w	r9[0x0],r8
80002cca:	95 08       	st.w	r10[0x0],r8
	cpu_irq_disable();
80002ccc:	e3 bb 00 00 	mtsr	0x0,r11
	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
	udd_enable_in_send_interrupt(0);
80002cd0:	c1 0b       	rjmp	80002af0 <udd_interrupt+0x13c>
80002cd2:	58 48       	cp.w	r8,4
80002cd4:	e0 81 01 16 	brne	80002f00 <udd_interrupt+0x54c>
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
80002cd8:	e8 69 00 00 	mov	r9,524288
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002cdc:	fe 68 01 f0 	mov	r8,-130576
80002ce0:	ca 4b       	rjmp	80002c28 <udd_interrupt+0x274>

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
80002ce2:	4b e7       	lddpc	r7,80002dd8 <udd_interrupt+0x424>
80002ce4:	fe 69 01 34 	mov	r9,-130764
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data
		udd_enable_stall_handshake(0);
80002ce8:	0e 9c       	mov	r12,r7
80002cea:	30 06       	mov	r6,0
80002cec:	fe 6b 00 00 	mov	r11,-131072
80002cf0:	fc 13 02 00 	movh	r3,0x200
80002cf4:	e0 64 10 00 	mov	r4,4096
80002cf8:	76 45       	ld.w	r5,r11[0x10]
80002cfa:	e6 06 09 4a 	lsl	r10,r3,r6
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
		
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
80002cfe:	ec c8 ff ff 	sub	r8,r6,-1
80002d02:	f2 c2 ff 70 	sub	r2,r9,-144
			// Call callback to signal end of transfer
			udd_ep_finish_job(ptr_job, false);
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
80002d06:	f5 e5 00 05 	and	r5,r10,r5
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
		
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
80002d0a:	10 96       	mov	r6,r8
80002d0c:	fe 6e 00 00 	mov	lr,-131072
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data
		udd_enable_stall_handshake(0);
80002d10:	c4 20       	breq	80002d94 <udd_interrupt+0x3e0>
			// Call callback to signal end of transfer
			udd_ep_finish_job(ptr_job, false);
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
80002d12:	76 15       	ld.w	r5,r11[0x4]
80002d14:	f5 e5 00 05 	and	r5,r10,r5
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
		
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
80002d18:	c3 e0       	breq	80002d94 <udd_interrupt+0x3e0>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
80002d1a:	9d 5a       	st.w	lr[0x14],r10
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
		
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
80002d1c:	78 09       	ld.w	r9,r12[0x0]
80002d1e:	ed b9 00 1d 	bld	r9,0x1d
				&& Is_udd_endpoint_dma_interrupt(ep)) {
80002d22:	c0 31       	brne	80002d28 <udd_interrupt+0x374>
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
		
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
80002d24:	9d 3a       	st.w	lr[0xc],r10
80002d26:	c0 a8       	rjmp	80002d3a <udd_interrupt+0x386>
80002d28:	78 2a       	ld.w	r10,r12[0x8]
				&& Is_udd_endpoint_dma_interrupt(ep)) {
			uint32_t nb_remaining;
			udd_disable_endpoint_dma_interrupt(ep);
80002d2a:	f0 09 15 04 	lsl	r9,r8,0x4
			if (ptr_job->b_raise_dma) {
80002d2e:	e0 39 fd 00 	sub	r9,130304
80002d32:	72 39       	ld.w	r9,r9[0xc]
				// In case of manual raise DMA interrupt
				// to process a ZLP packet
				udd_raise_endpoint_dma_interrupt(ep);
80002d34:	b1 89       	lsr	r9,0x10
80002d36:	12 1a       	sub	r10,r9
				// Save number of data no transfered
				nb_remaining = (udd_endpoint_dma_get_status(ep) &
						AVR32_USBB_UDDMA1_STATUS_CH_BYTE_CNT_MASK)
						>> AVR32_USBB_UDDMA1_STATUS_CH_BYTE_CNT_OFFSET;
				// Update number of data transfered
				ptr_job->buf_size -= nb_remaining;
80002d38:	99 2a       	st.w	r12[0x8],r10
				// In case of manual raise DMA interrupt
				// to process a ZLP packet
				udd_raise_endpoint_dma_interrupt(ep);
			}else{
				// Save number of data no transfered
				nb_remaining = (udd_endpoint_dma_get_status(ep) &
80002d3a:	f0 09 15 02 	lsl	r9,r8,0x2
80002d3e:	fe 6b 01 00 	mov	r11,-130816
80002d42:	f2 0b 00 0a 	add	r10,r9,r11
						AVR32_USBB_UDDMA1_STATUS_CH_BYTE_CNT_MASK)
						>> AVR32_USBB_UDDMA1_STATUS_CH_BYTE_CNT_OFFSET;
				// Update number of data transfered
				ptr_job->buf_size -= nb_remaining;
80002d46:	74 0a       	ld.w	r10,r10[0x0]
80002d48:	ed ba 00 08 	bld	r10,0x8
			}

			if (Is_udd_endpoint_in(ep)) {
80002d4c:	c4 01       	brne	80002dcc <udd_interrupt+0x418>
80002d4e:	78 0a       	ld.w	r10,r12[0x0]
80002d50:	ed ba 00 1e 	bld	r10,0x1e
80002d54:	c3 c1       	brne	80002dcc <udd_interrupt+0x418>
80002d56:	fe 61 01 60 	mov	r1,-130720
80002d5a:	30 1b       	mov	r11,1
80002d5c:	f2 01 00 0a 	add	r10,r9,r1
				// Transfer complet on IN
				if (ptr_job->b_send_zlp) {
80002d60:	95 0b       	st.w	r10[0x0],r11
80002d62:	fe 6e 01 30 	mov	lr,-130768
					// Need to send a ZLP after data transfer
					// enable interrupt to wait a free bank to sent ZLP
					udd_ack_in_send(ep);
80002d66:	fe 61 01 90 	mov	r1,-130672
80002d6a:	f2 0e 00 0a 	add	r10,r9,lr
80002d6e:	f2 01 00 0c 	add	r12,r9,r1
					if (Is_udd_write_enabled(ep)) {
80002d72:	74 0a       	ld.w	r10,r10[0x0]
80002d74:	e0 39 fe 10 	sub	r9,130576
						udd_raise_in_send(ep);
80002d78:	e6 1a 00 01 	andh	r10,0x1,COH
				// Transfer complet on IN
				if (ptr_job->b_send_zlp) {
					// Need to send a ZLP after data transfer
					// enable interrupt to wait a free bank to sent ZLP
					udd_ack_in_send(ep);
					if (Is_udd_write_enabled(ep)) {
80002d7c:	f9 fb 1a 00 	st.wne	r12[0x0],r11
						udd_raise_in_send(ep);
80002d80:	30 1a       	mov	r10,1
				// Transfer complet on IN
				if (ptr_job->b_send_zlp) {
					// Need to send a ZLP after data transfer
					// enable interrupt to wait a free bank to sent ZLP
					udd_ack_in_send(ep);
					if (Is_udd_write_enabled(ep)) {
80002d82:	93 0a       	st.w	r9[0x0],r10
						udd_raise_in_send(ep);
					}
					udd_enable_in_send_interrupt(ep);
80002d84:	e0 69 10 00 	mov	r9,4096
				// Transfer complet on IN
				if (ptr_job->b_send_zlp) {
					// Need to send a ZLP after data transfer
					// enable interrupt to wait a free bank to sent ZLP
					udd_ack_in_send(ep);
					if (Is_udd_write_enabled(ep)) {
80002d88:	f2 08 09 48 	lsl	r8,r9,r8
						udd_raise_in_send(ep);
80002d8c:	fe 69 00 00 	mov	r9,-131072
					}
					udd_enable_in_send_interrupt(ep);
80002d90:	93 68       	st.w	r9[0x18],r8
80002d92:	cb 78       	rjmp	80002f00 <udd_interrupt+0x54c>
					udd_enable_endpoint_interrupt(ep);
80002d94:	76 4a       	ld.w	r10,r11[0x10]
80002d96:	e8 08 09 45 	lsl	r5,r4,r8
80002d9a:	eb ea 00 0a 	and	r10,r5,r10
80002d9e:	c4 50       	breq	80002e28 <udd_interrupt+0x474>
80002da0:	64 0e       	ld.w	lr,r2[0x0]
80002da2:	e0 71 fe d0 	mov	r1,130768
			// Call callback to signal end of transfer
			udd_ep_finish_job(ptr_job, false);
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
80002da6:	fd de c0 01 	bfextu	lr,lr,0x0,0x1
80002daa:	f2 01 00 0a 	add	r10,r9,r1
80002dae:	58 0e       	cp.w	lr,0
			if (Is_udd_in_send_interrupt_enabled(ep) && Is_udd_in_send(ep)) {
80002db0:	c1 60       	breq	80002ddc <udd_interrupt+0x428>
			// Call callback to signal end of transfer
			udd_ep_finish_job(ptr_job, false);
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
80002db2:	72 0e       	ld.w	lr,r9[0x0]
80002db4:	ed be 00 00 	bld	lr,0x0
			if (Is_udd_in_send_interrupt_enabled(ep) && Is_udd_in_send(ep)) {
80002db8:	c1 21       	brne	80002ddc <udd_interrupt+0x428>
			// Call callback to signal end of transfer
			udd_ep_finish_job(ptr_job, false);
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
80002dba:	f2 c8 ff 10 	sub	r8,r9,-240
			if (Is_udd_in_send_interrupt_enabled(ep) && Is_udd_in_send(ep)) {
80002dbe:	30 1a       	mov	r10,1
80002dc0:	91 0a       	st.w	r8[0x0],r10
80002dc2:	2d 09       	sub	r9,-48
80002dc4:	93 0a       	st.w	r9[0x0],r10
80002dc6:	e0 69 40 00 	mov	r9,16384
				udd_disable_in_send_interrupt(ep);
80002dca:	91 09       	st.w	r8[0x0],r9
80002dcc:	30 0b       	mov	r11,0
80002dce:	fe b0 fa f1 	rcall	800023b0 <udd_ep_finish_job>
				// One bank is free then send a ZLP
				udd_ack_in_send(ep);
80002dd2:	c9 78       	rjmp	80002f00 <udd_interrupt+0x54c>
80002dd4:	00 00       	add	r0,r0
				udd_ack_fifocon(ep);
80002dd6:	07 2c       	ld.uh	r12,r3++
80002dd8:	00 00       	add	r0,r0
80002dda:	06 f8       	st.b	--r3,r8
				udd_ep_finish_job(ptr_job, false);
80002ddc:	64 0e       	ld.w	lr,r2[0x0]
80002dde:	e2 1e 10 00 	andl	lr,0x1000,COH
80002de2:	c2 30       	breq	80002e28 <udd_interrupt+0x474>
80002de4:	72 0e       	ld.w	lr,r9[0x0]
80002de6:	fd de c1 82 	bfextu	lr,lr,0xc,0x2
80002dea:	c1 f1       	brne	80002e28 <udd_interrupt+0x474>
80002dec:	fe 6b 02 20 	mov	r11,-130528
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep) && (0==udd_nb_busy_bank(ep))) {
80002df0:	f4 0b 00 08 	add	r8,r10,r11
80002df4:	e0 69 10 00 	mov	r9,4096
80002df8:	91 09       	st.w	r8[0x0],r9
80002dfa:	fe 68 00 00 	mov	r8,-131072
80002dfe:	91 55       	st.w	r8[0x14],r5
				// End of background transfer on IN endpoint
				udd_disable_bank_interrupt(ep);
80002e00:	78 08       	ld.w	r8,r12[0x0]
80002e02:	f1 de d3 81 	bfins	r8,lr,0x1c,0x1
80002e06:	99 08       	st.w	r12[0x0],r8
80002e08:	fe 68 01 00 	mov	r8,-130816
80002e0c:	f4 08 00 09 	add	r9,r10,r8
				udd_disable_endpoint_interrupt(ep);
80002e10:	72 08       	ld.w	r8,r9[0x0]
80002e12:	a9 d8       	cbr	r8,0x9

				Assert(ptr_job->stall_requested);
				// A stall has been requested during backgound transfer
				ptr_job->stall_requested = false;
80002e14:	93 08       	st.w	r9[0x0],r8
80002e16:	e0 3a fe 10 	sub	r10,130576
80002e1a:	e8 68 00 00 	mov	r8,524288
				udd_disable_endpoint_bank_autoswitch(ep);
80002e1e:	95 08       	st.w	r10[0x0],r8
80002e20:	e4 68 00 00 	mov	r8,262144
80002e24:	95 08       	st.w	r10[0x0],r8
80002e26:	c6 d8       	rjmp	80002f00 <udd_interrupt+0x54c>
80002e28:	2f 0c       	sub	r12,-16
				udd_enable_stall_handshake(ep);
80002e2a:	2f c9       	sub	r9,-4
80002e2c:	58 38       	cp.w	r8,3
80002e2e:	fe 91 ff 65 	brne	80002cf8 <udd_interrupt+0x344>
80002e32:	c6 e8       	rjmp	80002f0e <udd_interrupt+0x55a>
				udd_reset_data_toggle(ep);
80002e34:	30 89       	mov	r9,8
80002e36:	ee c6 ff d0 	sub	r6,r7,-48
80002e3a:	91 29       	st.w	r8[0x8],r9
80002e3c:	0e 9c       	mov	r12,r7
80002e3e:	30 1b       	mov	r11,1
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
80002e40:	2f 07       	sub	r7,-16
80002e42:	fe b0 fa b7 	rcall	800023b0 <udd_ep_finish_job>
80002e46:	0c 37       	cp.w	r7,r6
		goto udd_interrupt_end;	// Interrupt acked by bulk/interrupt/isochronous endpoint managed
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
		udd_ack_reset();
80002e48:	cf a1       	brne	80002e3c <udd_interrupt+0x488>
#if __ICCAVR32__
#if !defined(AVR32_USBB_IRQ_GROUP)
#define AVR32_USBB_IRQ_GROUP AVR32_USB_IRQ_GROUP
#endif
#endif
ISR(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
80002e4a:	e0 a0 04 09 	rcall	8000365c <udc_reset>
		goto udd_interrupt_end;	// Interrupt acked by bulk/interrupt/isochronous endpoint managed
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
		udd_ack_reset();
80002e4e:	fe b0 fc da 	rcall	80002802 <udd_reset_ep_ctrl>
static void udd_ep_job_table_kill(void)
{
	uint8_t i;
	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_finish_job(&udd_ep_job[i], true);
80002e52:	fe b0 fb a7 	rcall	800025a0 <udd_ctrl_init>
80002e56:	c5 58       	rjmp	80002f00 <udd_interrupt+0x54c>
80002e58:	70 49       	ld.w	r9,r8[0x10]

static void udd_ep_job_table_kill(void)
{
	uint8_t i;
	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
80002e5a:	ed b9 00 00 	bld	r9,0x0
		// Abort all jobs on-going
#if (0!=USB_DEVICE_MAX_EP)
		udd_ep_job_table_kill();
#endif
		// Reset USB Device Stack Core
		udc_reset();
80002e5e:	c1 41       	brne	80002e86 <udd_interrupt+0x4d2>
80002e60:	70 19       	ld.w	r9,r8[0x4]
		// Reset endpoint control
		udd_reset_ep_ctrl();
80002e62:	ed b9 00 00 	bld	r9,0x0
		// Reset endpoint control management
		udd_ctrl_init();
80002e66:	c1 01       	brne	80002e86 <udd_interrupt+0x4d2>
80002e68:	f0 f9 08 00 	ld.w	r9,r8[2048]
		goto udd_interrupt_end;
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
80002e6c:	af c9       	cbr	r9,0xe
80002e6e:	f1 49 08 00 	st.w	r8[2048],r9
80002e72:	30 19       	mov	r9,1
80002e74:	91 59       	st.w	r8[0x14],r9
80002e76:	31 09       	mov	r9,16
80002e78:	91 69       	st.w	r8[0x18],r9
80002e7a:	f0 f9 08 00 	ld.w	r9,r8[2048]
		otg_unfreeze_clock();
80002e7e:	af a9       	sbr	r9,0xe
80002e80:	f1 49 08 00 	st.w	r8[2048],r9
80002e84:	c2 18       	rjmp	80002ec6 <udd_interrupt+0x512>
		// The suspend interrupt is automatic acked when a wakeup occur
		udd_disable_suspend_interrupt();
80002e86:	fe 68 00 00 	mov	r8,-131072
		udd_enable_wake_up_interrupt();
80002e8a:	70 49       	ld.w	r9,r8[0x10]
80002e8c:	ed b9 00 04 	bld	r9,0x4
		otg_freeze_clock();	// Mandatory to exit of sleep mode after a wakeup event
80002e90:	c1 e1       	brne	80002ecc <udd_interrupt+0x518>
80002e92:	70 19       	ld.w	r9,r8[0x4]
80002e94:	ed b9 00 04 	bld	r9,0x4
80002e98:	c1 a1       	brne	80002ecc <udd_interrupt+0x518>
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_end;
	}

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
80002e9a:	f0 f9 08 00 	ld.w	r9,r8[2048]
80002e9e:	10 9a       	mov	r10,r8
80002ea0:	af c9       	cbr	r9,0xe
80002ea2:	f1 49 08 00 	st.w	r8[2048],r9
80002ea6:	c0 58       	rjmp	80002eb0 <udd_interrupt+0x4fc>
80002ea8:	74 18       	ld.w	r8,r10[0x4]
80002eaa:	ed b8 00 00 	bld	r8,0x0
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
80002eae:	c0 60       	breq	80002eba <udd_interrupt+0x506>
80002eb0:	f4 f8 08 04 	ld.w	r8,r10[2052]
80002eb4:	ed b8 00 0e 	bld	r8,0xe
80002eb8:	cf 81       	brne	80002ea8 <udd_interrupt+0x4f4>
		// Check USB clock ready after suspend and eventually sleep USB clock
		while( !Is_clock_usable() ) {
80002eba:	fe 68 00 00 	mov	r8,-131072
			if(Is_udd_suspend()) break;   // In case of USB state change in HS
80002ebe:	31 09       	mov	r9,16
80002ec0:	91 59       	st.w	r8[0x14],r9
80002ec2:	30 1c       	mov	r12,1

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
		// Check USB clock ready after suspend and eventually sleep USB clock
		while( !Is_clock_usable() ) {
80002ec4:	91 6c       	st.w	r8[0x18],r12
80002ec6:	fe b0 fb 3b 	rcall	8000253c <udd_sleep_mode>
80002eca:	c1 b8       	rjmp	80002f00 <udd_interrupt+0x54c>
80002ecc:	fe 68 00 00 	mov	r8,-131072
			if(Is_udd_suspend()) break;   // In case of USB state change in HS
		};
		// The wakeup interrupt is automatic acked when a suspend occur
		udd_disable_wake_up_interrupt();
80002ed0:	f0 f9 08 04 	ld.w	r9,r8[2052]
80002ed4:	ed b9 00 01 	bld	r9,0x1
		udd_enable_suspend_interrupt();
80002ed8:	c1 41       	brne	80002f00 <udd_interrupt+0x54c>
		udd_sleep_mode(true);	// Enter in IDLE mode
80002eda:	f0 f9 08 00 	ld.w	r9,r8[2048]
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
#endif
		goto udd_interrupt_end;
80002ede:	af c9       	cbr	r9,0xe
	}

	if (Is_udd_vbus_transition()) {
80002ee0:	f1 49 08 00 	st.w	r8[2048],r9
80002ee4:	30 29       	mov	r9,2
80002ee6:	f1 49 08 08 	st.w	r8[2056],r9
80002eea:	f0 f9 08 00 	ld.w	r9,r8[2048]
		// Ack VBus transition and send status to high level
		otg_unfreeze_clock();
80002eee:	af a9       	sbr	r9,0xe
80002ef0:	f1 49 08 00 	st.w	r8[2048],r9
80002ef4:	f0 fc 08 04 	ld.w	r12,r8[2052]
		udd_ack_vbus_transition();
80002ef8:	f9 dc c1 61 	bfextu	r12,r12,0xb,0x1
80002efc:	e0 a0 05 d0 	rcall	80003a9c <stdio_usb_vbus_event>
		otg_freeze_clock();
80002f00:	fe 68 00 00 	mov	r8,-131072
80002f04:	f0 f8 08 18 	ld.w	r8,r8[2072]
#ifdef UDC_VBUS_EVENT
		UDC_VBUS_EVENT(Is_udd_vbus_high());
80002f08:	e3 cd 40 fe 	ldm	sp++,r1-r7,lr
80002f0c:	d6 03       	rete
80002f0e:	fe 68 00 00 	mov	r8,-131072
80002f12:	70 1c       	ld.w	r12,r8[0x4]
#endif
		goto udd_interrupt_end;
	}
udd_interrupt_end:
	otg_data_memory_barrier();
80002f14:	e2 1c 00 08 	andl	r12,0x8,COH
80002f18:	c8 e1       	brne	80002e34 <udd_interrupt+0x480>
80002f1a:	c9 fb       	rjmp	80002e58 <udd_interrupt+0x4a4>

80002f1c <_stext>:
	return;
}
80002f1c:	48 dd       	lddpc	sp,80002f50 <udata_clear_loop_end+0x4>
80002f1e:	fe c0 e3 1e 	sub	r0,pc,-7394
	if (udd_ep_interrupt())
		goto udd_interrupt_end;	// Interrupt acked by bulk/interrupt/isochronous endpoint managed
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
80002f22:	e3 b0 00 01 	mtsr	0x4,r0
80002f26:	d5 53       	csrf	0x15
80002f28:	48 b0       	lddpc	r0,80002f54 <udata_clear_loop_end+0x8>
80002f2a:	48 c1       	lddpc	r1,80002f58 <udata_clear_loop_end+0xc>
80002f2c:	02 30       	cp.w	r0,r1
80002f2e:	c0 62       	brcc	80002f3a <idata_load_loop_end>
80002f30:	48 b2       	lddpc	r2,80002f5c <udata_clear_loop_end+0x10>

80002f32 <idata_load_loop>:
80002f32:	a5 05       	ld.d	r4,r2++
80002f34:	a1 24       	st.d	r0++,r4
80002f36:	02 30       	cp.w	r0,r1
80002f38:	cf d3       	brcs	80002f32 <idata_load_loop>

80002f3a <idata_load_loop_end>:
80002f3a:	48 a0       	lddpc	r0,80002f60 <udata_clear_loop_end+0x14>
80002f3c:	48 a1       	lddpc	r1,80002f64 <udata_clear_loop_end+0x18>
80002f3e:	02 30       	cp.w	r0,r1
80002f40:	c0 62       	brcc	80002f4c <udata_clear_loop_end>
80002f42:	30 02       	mov	r2,0
80002f44:	30 03       	mov	r3,0

80002f46 <udata_clear_loop>:
80002f46:	a1 22       	st.d	r0++,r2
80002f48:	02 30       	cp.w	r0,r1
80002f4a:	cf e3       	brcs	80002f46 <udata_clear_loop>

80002f4c <udata_clear_loop_end>:
80002f4c:	fe cf f3 08 	sub	pc,pc,-3320
80002f50:	00 01       	add	r1,r0
80002f52:	00 00       	add	r0,r0
80002f54:	00 00       	add	r0,r0
80002f56:	00 08       	add	r8,r0
80002f58:	00 00       	add	r0,r0
80002f5a:	05 e8       	ld.ub	r8,r2[0x6]
80002f5c:	80 00       	ld.sh	r0,r0[0x0]
80002f5e:	4f 58       	lddpc	r8,80003130 <udi_cdc_is_tx_ready+0x3c>
80002f60:	00 00       	add	r0,r0
80002f62:	05 e8       	ld.ub	r8,r2[0x6]
80002f64:	00 00       	add	r0,r0
80002f66:	0c d8       	st.w	--r6,r8

80002f68 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80002f68:	d4 21       	pushm	r4-r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002f6a:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80002f6e:	d3 03       	ssrf	0x10
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		oscctrl = OSC0_STARTUP_VALUE <<
				AVR32_PM_OSCCTRL0_STARTUP_OFFSET;
		oscctrl |= OSC0_MODE_VALUE << AVR32_PM_OSCCTRL0_MODE_OFFSET;
		AVR32_PM.oscctrl0 = oscctrl;
80002f70:	fe 78 0c 00 	mov	r8,-62464
80002f74:	e0 69 03 07 	mov	r9,775
80002f78:	91 a9       	st.w	r8[0x28],r9
		AVR32_PM.mcctrl |= 1U << AVR32_PM_MCCTRL_OSC0EN;
80002f7a:	70 09       	ld.w	r9,r8[0x0]
80002f7c:	a3 a9       	sbr	r9,0x2
80002f7e:	91 09       	st.w	r8[0x0],r9
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002f80:	e3 ba 00 00 	mtsr	0x0,r10
	cpu_irq_restore(flags);
}

static inline bool osc_is_ready(uint8_t id)
{
	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_OSC0RDY + id)));
80002f84:	71 59       	ld.w	r9,r8[0x54]
80002f86:	fe 77 0c 00 	mov	r7,-62464
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
80002f8a:	e2 19 00 80 	andl	r9,0x80,COH
80002f8e:	cf b0       	breq	80002f84 <sysclk_init+0x1c>
#ifdef BOARD_OSC0_HZ
	case SYSCLK_SRC_OSC0:
		osc_enable(0);
		osc_wait_ready(0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(BOARD_OSC0_HZ);
80002f90:	e0 6c 1b 00 	mov	r12,6912
80002f94:	ea 1c 00 b7 	orh	r12,0xb7
80002f98:	fe b0 f8 48 	rcall	80002028 <flashc_set_bus_freq>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002f9c:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002fa0:	d3 03       	ssrf	0x10
	uint32_t   mcctrl;

	Assert(src <= SYSCLK_SRC_PLL0);

	flags = cpu_irq_save();
	mcctrl = AVR32_PM.mcctrl & ~AVR32_PM_MCCTRL_MCSEL_MASK;
80002fa2:	6e 08       	ld.w	r8,r7[0x0]
80002fa4:	e0 18 ff fc 	andl	r8,0xfffc
	mcctrl |= src << AVR32_PM_MCCTRL_MCSEL;
80002fa8:	a1 a8       	sbr	r8,0x0
	AVR32_PM.mcctrl = mcctrl;
80002faa:	8f 08       	st.w	r7[0x0],r8
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002fac:	e3 b9 00 00 	mtsr	0x0,r9
		break;
	}

	/* If the user has specified clock masks, enable only requested clocks */
#if defined(CONFIG_SYSCLK_INIT_CPUMASK)
	AVR32_PM.cpumask = SYSCLK_INIT_MINIMAL_CPUMASK | CONFIG_SYSCLK_INIT_CPUMASK;
80002fb0:	e0 78 00 02 	mov	r8,65538
80002fb4:	8f 28       	st.w	r7[0x8],r8
#endif
#if defined(CONFIG_SYSCLK_INIT_PBAMASK)
	AVR32_PM.pbamask = SYSCLK_INIT_MINIMAL_PBAMASK | CONFIG_SYSCLK_INIT_PBAMASK;
80002fb6:	30 b8       	mov	r8,11
80002fb8:	ea 18 00 18 	orh	r8,0x18
80002fbc:	8f 48       	st.w	r7[0x10],r8
#endif
#if defined(CONFIG_SYSCLK_INIT_PBBMASK)
	AVR32_PM.pbbmask = SYSCLK_INIT_MINIMAL_PBBMASK | CONFIG_SYSCLK_INIT_PBBMASK;
80002fbe:	30 08       	mov	r8,0
80002fc0:	8f 58       	st.w	r7[0x14],r8
#endif
#if defined(CONFIG_SYSCLK_INIT_HSBMASK)
	AVR32_PM.hsbmask = SYSCLK_INIT_MINIMAL_HSBMASK | CONFIG_SYSCLK_INIT_HSBMASK;
80002fc2:	e0 68 0e 03 	mov	r8,3587
80002fc6:	8f 38       	st.w	r7[0xc],r8

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80002fc8:	d8 22       	popm	r4-r7,pc
80002fca:	d7 03       	nop

80002fcc <sysclk_priv_enable_module>:
80002fcc:	e1 b9 00 00 	mfsr	r9,0x0
static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
	cpu_irq_disable();
80002fd0:	d3 03       	ssrf	0x10

	/*
	 * Poll MSKRDY before changing mask rather than after, as it's
	 * highly unlikely to actually be cleared at this point.
	 */
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
80002fd2:	fe 7a 0c 00 	mov	r10,-62464
80002fd6:	75 58       	ld.w	r8,r10[0x54]
80002fd8:	ed b8 00 06 	bld	r8,0x6
80002fdc:	cf d1       	brne	80002fd6 <sysclk_priv_enable_module+0xa>
		/* Do nothing */
	}

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
	mask |= 1U << module_index;
80002fde:	30 18       	mov	r8,1
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
		/* Do nothing */
	}

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80002fe0:	a3 6c       	lsl	r12,0x2
	mask |= 1U << module_index;
80002fe2:	f0 0b 09 4b 	lsl	r11,r8,r11
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
		/* Do nothing */
	}

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80002fe6:	e0 2c f3 f8 	sub	r12,62456
80002fea:	78 08       	ld.w	r8,r12[0x0]
	mask |= 1U << module_index;
80002fec:	10 4b       	or	r11,r8
	*(&AVR32_PM.cpumask + bus_id) = mask;
80002fee:	99 0b       	st.w	r12[0x0],r11
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002ff0:	e3 b9 00 00 	mtsr	0x0,r9

	cpu_irq_restore(flags);
}
80002ff4:	5e fc       	retal	r12
80002ff6:	d7 03       	nop

80002ff8 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
void sysclk_enable_pbb_module(unsigned int index)
{
80002ff8:	d4 21       	pushm	r4-r7,lr
80002ffa:	58 9c       	cp.w	r12,9
80002ffc:	5f 07       	sreq	r7
80002ffe:	18 96       	mov	r6,r12

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003000:	e1 b5 00 00 	mfsr	r5,0x0
	cpu_irq_disable();
80003004:	d3 03       	ssrf	0x10
		pbus_id = 1;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (!sysclk_bus_refcount[pbus_id])
80003006:	48 e8       	lddpc	r8,8000303c <sysclk_enable_pbb_module+0x44>
80003008:	f0 07 07 09 	ld.ub	r9,r8[r7]
8000300c:	30 08       	mov	r8,0
8000300e:	f0 09 18 00 	cp.b	r9,r8
80003012:	c0 91       	brne	80003024 <sysclk_enable_pbb_module+0x2c>
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80003014:	ee 0b 15 01 	lsl	r11,r7,0x1
80003018:	30 1c       	mov	r12,1
8000301a:	f9 bb 01 06 	movne	r11,6
8000301e:	f9 bb 00 02 	moveq	r11,2
80003022:	cd 5f       	rcall	80002fcc <sysclk_priv_enable_module>
80003024:	48 68       	lddpc	r8,8000303c <sysclk_enable_pbb_module+0x44>
		sysclk_enable_hsb_module(2 + (4 * pbus_id));
	sysclk_bus_refcount[pbus_id]++;
80003026:	f0 07 07 09 	ld.ub	r9,r8[r7]
8000302a:	2f f9       	sub	r9,-1
8000302c:	f0 07 0b 09 	st.b	r8[r7],r9
80003030:	e3 b5 00 00 	mtsr	0x0,r5
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003034:	30 3c       	mov	r12,3

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003036:	0c 9b       	mov	r11,r6
80003038:	cc af       	rcall	80002fcc <sysclk_priv_enable_module>
8000303a:	d8 22       	popm	r4-r7,pc
8000303c:	00 00       	add	r0,r0
}
8000303e:	07 34       	ld.ub	r4,r3++

80003040 <sysclk_enable_usb>:
80003040:	d4 01       	pushm	lr
80003042:	30 1c       	mov	r12,1
80003044:	cd af       	rcall	80002ff8 <sysclk_enable_pbb_module>
80003046:	30 3b       	mov	r11,3
80003048:	30 1c       	mov	r12,1
8000304a:	cc 1f       	rcall	80002fcc <sysclk_priv_enable_module>
8000304c:	e1 ba 00 00 	mfsr	r10,0x0

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003050:	d3 03       	ssrf	0x10
80003052:	fe 78 0c 00 	mov	r8,-62464
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		oscctrl = OSC0_STARTUP_VALUE <<
				AVR32_PM_OSCCTRL0_STARTUP_OFFSET;
		oscctrl |= OSC0_MODE_VALUE << AVR32_PM_OSCCTRL0_MODE_OFFSET;
		AVR32_PM.oscctrl0 = oscctrl;
80003056:	e0 69 03 07 	mov	r9,775
8000305a:	91 a9       	st.w	r8[0x28],r9
8000305c:	70 09       	ld.w	r9,r8[0x0]
8000305e:	a3 a9       	sbr	r9,0x2
		AVR32_PM.mcctrl |= 1U << AVR32_PM_MCCTRL_OSC0EN;
80003060:	91 09       	st.w	r8[0x0],r9
80003062:	e3 ba 00 00 	mtsr	0x0,r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003066:	71 59       	ld.w	r9,r8[0x54]
80003068:	ed b9 00 07 	bld	r9,0x7
8000306c:	cf d1       	brne	80003066 <sysclk_enable_usb+0x26>
8000306e:	30 49       	mov	r9,4
80003070:	fe 78 0c 00 	mov	r8,-62464
}

static inline void genclk_enable(const struct genclk_config *cfg,
		unsigned int id)
{
	AVR32_PM.gcctrl[id] = cfg->ctrl | (1U << AVR32_PM_GCCTRL_CEN);
80003074:	f1 49 00 70 	st.w	r8[112],r9
80003078:	d8 02       	popm	pc
8000307a:	d7 03       	nop

8000307c <udi_cdc_data_disable>:
	UDI_CDC_DISABLE_EXT();
}

void udi_cdc_data_disable(void)
{
}
8000307c:	5e fc       	retal	r12
		break;
	}

	genclk_config_set_divider(&gcfg, CONFIG_USBCLK_DIV);
	genclk_enable(&gcfg, AVR32_PM_GCLK_USBB);
}
8000307e:	d7 03       	nop

80003080 <udi_cdc_comm_setup>:


bool udi_cdc_comm_setup(void)
{
	if (Udd_setup_is_in()) {
80003080:	49 98       	lddpc	r8,800030e4 <udi_cdc_comm_setup+0x64>
80003082:	30 0b       	mov	r11,0
80003084:	11 8a       	ld.ub	r10,r8[0x0]
80003086:	14 99       	mov	r9,r10
80003088:	e2 19 00 60 	andl	r9,0x60,COH
8000308c:	f6 0a 18 00 	cp.b	r10,r11
80003090:	c1 04       	brge	800030b0 <udi_cdc_comm_setup+0x30>
		// GET Interface Requests 
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
80003092:	e0 49 00 20 	cp.w	r9,32
80003096:	c2 51       	brne	800030e0 <udi_cdc_comm_setup+0x60>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
80003098:	11 9a       	ld.ub	r10,r8[0x1]
8000309a:	32 19       	mov	r9,33
8000309c:	f2 0a 18 00 	cp.b	r10,r9
800030a0:	c2 01       	brne	800030e0 <udi_cdc_comm_setup+0x60>
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
800030a2:	90 39       	ld.sh	r9,r8[0x6]
800030a4:	30 7a       	mov	r10,7
800030a6:	f4 09 19 00 	cp.h	r9,r10
800030aa:	c1 b1       	brne	800030e0 <udi_cdc_comm_setup+0x60>
						udd_g_ctrlreq.req.wLength)
					return false;	// Error for USB host
				udd_g_ctrlreq.payload =
						(uint8_t *) &
						udi_cdc_line_coding;
				udd_g_ctrlreq.payload_size =
800030ac:	b0 69       	st.h	r8[0xc],r9
800030ae:	c1 68       	rjmp	800030da <udi_cdc_comm_setup+0x5a>
			}
		}
	}
	if (Udd_setup_is_out()) {
		// SET Interface Requests  
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
800030b0:	e0 49 00 20 	cp.w	r9,32
800030b4:	c1 61       	brne	800030e0 <udi_cdc_comm_setup+0x60>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
800030b6:	11 9a       	ld.ub	r10,r8[0x1]
800030b8:	f2 0a 18 00 	cp.b	r10,r9
800030bc:	c0 60       	breq	800030c8 <udi_cdc_comm_setup+0x48>
800030be:	32 28       	mov	r8,34
800030c0:	f0 0a 18 00 	cp.b	r10,r8
800030c4:	c0 e1       	brne	800030e0 <udi_cdc_comm_setup+0x60>
800030c6:	c0 c8       	rjmp	800030de <udi_cdc_comm_setup+0x5e>
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
800030c8:	90 39       	ld.sh	r9,r8[0x6]
800030ca:	30 7a       	mov	r10,7
800030cc:	f4 09 19 00 	cp.h	r9,r10
800030d0:	c0 81       	brne	800030e0 <udi_cdc_comm_setup+0x60>
				udd_g_ctrlreq.callback =
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
						(uint8_t *) &
						udi_cdc_line_coding;
				udd_g_ctrlreq.payload_size =
800030d2:	b0 69       	st.h	r8[0xc],r9
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false;	// Error for USB host
				udd_g_ctrlreq.callback =
800030d4:	fe c9 ff e4 	sub	r9,pc,-28
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
800030d8:	91 49       	st.w	r8[0x10],r9
800030da:	48 49       	lddpc	r9,800030e8 <udi_cdc_comm_setup+0x68>
						(uint8_t *) &
						udi_cdc_line_coding;
				udd_g_ctrlreq.payload_size =
800030dc:	91 29       	st.w	r8[0x8],r9
						sizeof(udi_cdc_line_coding);
				return true;
800030de:	5e ff       	retal	1
800030e0:	5e fd       	retal	0
800030e2:	d7 03       	nop
800030e4:	00 00       	add	r0,r0
800030e6:	0c a8       	st.w	r6++,r8
800030e8:	00 00       	add	r0,r0
800030ea:	07 38       	ld.ub	r8,r3++

800030ec <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
800030ec:	5e fd       	retal	0

800030ee <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
800030ee:	5e fd       	retal	0

800030f0 <udi_cdc_line_coding_received>:

void udi_cdc_line_coding_received(void)
{
	// Send line coding to component associated to CDC
	UDI_CDC_SET_CODING_EXT((&udi_cdc_line_coding));
}
800030f0:	5e fc       	retal	r12
800030f2:	d7 03       	nop

800030f4 <udi_cdc_is_tx_ready>:


bool udi_cdc_is_tx_ready(void)
{
	irqflags_t flags;
	if (udi_cdc_tx_buf_nb[udi_cdc_tx_buf_sel]!=UDI_CDC_TX_BUFFERS) {
800030f4:	49 59       	lddpc	r9,80003148 <udi_cdc_is_tx_ready+0x54>
800030f6:	49 68       	lddpc	r8,8000314c <udi_cdc_is_tx_ready+0x58>
800030f8:	11 8a       	ld.ub	r10,r8[0x0]
800030fa:	f2 0a 04 1a 	ld.sh	r10,r9[r10<<0x1]
800030fe:	e0 69 01 40 	mov	r9,320
80003102:	f2 0a 19 00 	cp.h	r10,r9
80003106:	c0 20       	breq	8000310a <udi_cdc_is_tx_ready+0x16>
80003108:	5e ff       	retal	1
		return true;
	}
	if (!udi_cdc_tx_both_buf_to_send) {
8000310a:	49 29       	lddpc	r9,80003150 <udi_cdc_is_tx_ready+0x5c>
8000310c:	13 8a       	ld.ub	r10,r9[0x0]
8000310e:	58 0a       	cp.w	r10,0
80003110:	c1 01       	brne	80003130 <udi_cdc_is_tx_ready+0x3c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003112:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80003116:	d3 03       	ssrf	0x10
		flags = cpu_irq_save();	// to protect udi_cdc_tx_buf_sel
		if (!udi_cdc_tx_trans_ongoing) {
80003118:	48 fb       	lddpc	r11,80003154 <udi_cdc_is_tx_ready+0x60>
8000311a:	17 8b       	ld.ub	r11,r11[0x0]
8000311c:	58 0b       	cp.w	r11,0
8000311e:	c0 71       	brne	8000312c <udi_cdc_is_tx_ready+0x38>
			// No transfer on-going
			// then use the other buffer to store data
			udi_cdc_tx_both_buf_to_send = true;
80003120:	30 1b       	mov	r11,1
80003122:	b2 8b       	st.b	r9[0x0],r11
			udi_cdc_tx_buf_sel = (udi_cdc_tx_buf_sel==0)?1:0;
80003124:	11 89       	ld.ub	r9,r8[0x0]
80003126:	58 09       	cp.w	r9,0
80003128:	5f 09       	sreq	r9
8000312a:	b0 89       	st.b	r8[0x0],r9
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
8000312c:	e3 ba 00 00 	mtsr	0x0,r10
		}
	  	cpu_irq_restore(flags);
	}
	return (udi_cdc_tx_buf_nb[udi_cdc_tx_buf_sel]!=UDI_CDC_TX_BUFFERS);
80003130:	48 78       	lddpc	r8,8000314c <udi_cdc_is_tx_ready+0x58>
80003132:	11 89       	ld.ub	r9,r8[0x0]
80003134:	48 58       	lddpc	r8,80003148 <udi_cdc_is_tx_ready+0x54>
80003136:	f0 09 04 19 	ld.sh	r9,r8[r9<<0x1]
8000313a:	e0 68 01 40 	mov	r8,320
8000313e:	f0 09 19 00 	cp.h	r9,r8
80003142:	5f 1c       	srne	r12
}
80003144:	5e fc       	retal	r12
80003146:	d7 03       	nop
80003148:	00 00       	add	r0,r0
8000314a:	07 40       	ld.w	r0,--r3
8000314c:	00 00       	add	r0,r0
8000314e:	07 3f       	ld.ub	pc,r3++
80003150:	00 00       	add	r0,r0
80003152:	0c 51       	eor	r1,r6
80003154:	00 00       	add	r0,r0
80003156:	09 ce       	ld.ub	lr,r4[0x4]

80003158 <udi_cdc_putc>:


int udi_cdc_putc(int value)
{
80003158:	d4 31       	pushm	r0-r7,lr
	irqflags_t flags;
	bool b_databit_9;
	uint8_t buf_sel;

	b_databit_9 = (9 == udi_cdc_line_coding.bDataBits);
8000315a:	49 68       	lddpc	r8,800031b0 <udi_cdc_putc+0x58>
	return (udi_cdc_tx_buf_nb[udi_cdc_tx_buf_sel]!=UDI_CDC_TX_BUFFERS);
}


int udi_cdc_putc(int value)
{
8000315c:	18 97       	mov	r7,r12
	irqflags_t flags;
	bool b_databit_9;
	uint8_t buf_sel;

	b_databit_9 = (9 == udi_cdc_line_coding.bDataBits);
8000315e:	11 e9       	ld.ub	r9,r8[0x6]

udi_cdc_putc_process_one_byte:
	// Check avaliable space
	if (!udi_cdc_is_tx_ready()) {
		if (!udi_cdc_running) {
80003160:	49 52       	lddpc	r2,800031b4 <udi_cdc_putc+0x5c>
{
	irqflags_t flags;
	bool b_databit_9;
	uint8_t buf_sel;

	b_databit_9 = (9 == udi_cdc_line_coding.bDataBits);
80003162:	30 98       	mov	r8,9
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel;
80003164:	49 53       	lddpc	r3,800031b8 <udi_cdc_putc+0x60>
{
	irqflags_t flags;
	bool b_databit_9;
	uint8_t buf_sel;

	b_databit_9 = (9 == udi_cdc_line_coding.bDataBits);
80003166:	f0 09 18 00 	cp.b	r9,r8
8000316a:	5f 05       	sreq	r5
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel;
	udi_cdc_tx_buf[buf_sel][udi_cdc_tx_buf_nb[buf_sel]++] = value;
8000316c:	49 46       	lddpc	r6,800031bc <udi_cdc_putc+0x64>
8000316e:	49 54       	lddpc	r4,800031c0 <udi_cdc_putc+0x68>

	b_databit_9 = (9 == udi_cdc_line_coding.bDataBits);

udi_cdc_putc_process_one_byte:
	// Check avaliable space
	if (!udi_cdc_is_tx_ready()) {
80003170:	cc 2f       	rcall	800030f4 <udi_cdc_is_tx_ready>
80003172:	c0 51       	brne	8000317c <udi_cdc_putc+0x24>
80003174:	05 8c       	ld.ub	r12,r2[0x0]
		if (!udi_cdc_running) {
80003176:	58 0c       	cp.w	r12,0
80003178:	cf c1       	brne	80003170 <udi_cdc_putc+0x18>
8000317a:	d8 32       	popm	r0-r7,pc
8000317c:	e1 ba 00 00 	mfsr	r10,0x0

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003180:	d3 03       	ssrf	0x10
	cpu_irq_disable();
80003182:	07 88       	ld.ub	r8,r3[0x0]
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel;
80003184:	ec 08 04 19 	ld.sh	r9,r6[r8<<0x1]
	udi_cdc_tx_buf[buf_sel][udi_cdc_tx_buf_nb[buf_sel]++] = value;
80003188:	f2 cb ff ff 	sub	r11,r9,-1
8000318c:	5c 79       	castu.h	r9
8000318e:	ec 08 0a 1b 	st.h	r6[r8<<0x1],r11
80003192:	f0 08 00 28 	add	r8,r8,r8<<0x2
80003196:	a7 68       	lsl	r8,0x6
80003198:	f0 09 00 09 	add	r9,r8,r9
8000319c:	e8 09 0b 07 	st.b	r4[r9],r7
800031a0:	e3 ba 00 00 	mtsr	0x0,r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800031a4:	58 05       	cp.w	r5,0
	cpu_irq_restore(flags);

	if (b_databit_9) {
800031a6:	c0 21       	brne	800031aa <udi_cdc_putc+0x52>
800031a8:	da 3a       	popm	r0-r7,pc,r12=1
800031aa:	a9 47       	asr	r7,0x8
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
800031ac:	30 05       	mov	r5,0
800031ae:	ce 1b       	rjmp	80003170 <udi_cdc_putc+0x18>
800031b0:	00 00       	add	r0,r0
800031b2:	07 38       	ld.ub	r8,r3++
800031b4:	00 00       	add	r0,r0
800031b6:	09 cd       	ld.ub	sp,r4[0x4]
800031b8:	00 00       	add	r0,r0
800031ba:	07 3f       	ld.ub	pc,r3++
800031bc:	00 00       	add	r0,r0
800031be:	07 40       	ld.w	r0,--r3
800031c0:	00 00       	add	r0,r0
800031c2:	07 44       	ld.w	r4,--r3

800031c4 <udi_cdc_rx_start>:
800031c4:	d4 21       	pushm	r4-r7,lr
800031c6:	e1 bb 00 00 	mfsr	r11,0x0
800031ca:	d3 03       	ssrf	0x10
{
	irqflags_t flags;
	uint8_t buf_sel_trans;

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel;
800031cc:	49 59       	lddpc	r9,80003220 <udi_cdc_rx_start+0x5c>
800031ce:	13 88       	ld.ub	r8,r9[0x0]
	if (udi_cdc_rx_trans_ongoing ||
800031d0:	49 5c       	lddpc	r12,80003224 <udi_cdc_rx_start+0x60>
800031d2:	19 8e       	ld.ub	lr,r12[0x0]
800031d4:	58 0e       	cp.w	lr,0
800031d6:	c0 a1       	brne	800031ea <udi_cdc_rx_start+0x26>
		(udi_cdc_rx_pos < udi_cdc_rx_buf_nb[buf_sel_trans])) {
800031d8:	49 4a       	lddpc	r10,80003228 <udi_cdc_rx_start+0x64>
800031da:	49 56       	lddpc	r6,8000322c <udi_cdc_rx_start+0x68>
800031dc:	94 07       	ld.sh	r7,r10[0x0]
800031de:	ec 08 04 16 	ld.sh	r6,r6[r8<<0x1]
800031e2:	ee 06 19 00 	cp.h	r6,r7
800031e6:	e0 88 00 05 	brls	800031f0 <udi_cdc_rx_start+0x2c>
800031ea:	e3 bb 00 00 	mtsr	0x0,r11
#endif
	barrier();
800031ee:	d8 2a       	popm	r4-r7,pc,r12=0
		cpu_irq_restore(flags);
		return false;
	}

	// Change current buffer
	udi_cdc_rx_pos = 0;
800031f0:	b4 0e       	st.h	r10[0x0],lr
	udi_cdc_rx_buf_sel = (buf_sel_trans==0)?1:0;
800031f2:	58 08       	cp.w	r8,0
800031f4:	5f 0e       	sreq	lr
800031f6:	b2 8e       	st.b	r9[0x0],lr

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing = true;
800031f8:	30 1e       	mov	lr,1
800031fa:	b8 8e       	st.b	r12[0x0],lr
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800031fc:	e3 bb 00 00 	mtsr	0x0,r11
}


bool udi_cdc_is_rx_ready(void)
{
	return (udi_cdc_rx_pos < udi_cdc_rx_buf_nb[udi_cdc_rx_buf_sel]);
80003200:	94 0a       	ld.sh	r10,r10[0x0]
	
	if (udi_cdc_is_rx_ready()) {
		UDI_CDC_RX_NOTIFY();
	}

	return udd_ep_run( UDI_CDC_DATA_EP_OUT,
80003202:	f0 08 00 28 	add	r8,r8,r8<<0x2
}


bool udi_cdc_is_rx_ready(void)
{
	return (udi_cdc_rx_pos < udi_cdc_rx_buf_nb[udi_cdc_rx_buf_sel]);
80003206:	13 89       	ld.ub	r9,r9[0x0]
	
	if (udi_cdc_is_rx_ready()) {
		UDI_CDC_RX_NOTIFY();
	}

	return udd_ep_run( UDI_CDC_DATA_EP_OUT,
80003208:	a7 68       	lsl	r8,0x6
8000320a:	48 aa       	lddpc	r10,80003230 <udi_cdc_rx_start+0x6c>
8000320c:	e0 69 01 40 	mov	r9,320
80003210:	10 0a       	add	r10,r8
80003212:	30 1b       	mov	r11,1
80003214:	fe c8 ff 68 	sub	r8,pc,-152
80003218:	30 2c       	mov	r12,2
8000321a:	fe b0 f8 f7 	rcall	80002408 <udd_ep_run>
					true,
					udi_cdc_rx_buf[buf_sel_trans],
					UDI_CDC_RX_BUFFERS,
					udi_cdc_data_recevied);
}
8000321e:	d8 22       	popm	r4-r7,pc
80003220:	00 00       	add	r0,r0
80003222:	09 cc       	ld.ub	r12,r4[0x4]
80003224:	00 00       	add	r0,r0
80003226:	0c 50       	eor	r0,r6
80003228:	00 00       	add	r0,r0
8000322a:	09 c8       	ld.ub	r8,r4[0x4]
8000322c:	00 00       	add	r0,r0
8000322e:	09 c4       	ld.ub	r4,r4[0x4]
80003230:	00 00       	add	r0,r0
80003232:	09 d0       	ld.ub	r0,r4[0x5]

80003234 <udi_cdc_getc>:
80003234:	d4 31       	pushm	r0-r7,lr
80003236:	49 88       	lddpc	r8,80003294 <udi_cdc_getc+0x60>
80003238:	11 e9       	ld.ub	r9,r8[0x6]
8000323a:	30 98       	mov	r8,9

	b_databit_9 = (9 == udi_cdc_line_coding.bDataBits);

udi_cdc_getc_process_one_byte:
	// Check avaliable data
	while (udi_cdc_rx_pos >= udi_cdc_rx_buf_nb[udi_cdc_rx_buf_sel]) {
8000323c:	49 77       	lddpc	r7,80003298 <udi_cdc_getc+0x64>
int udi_cdc_getc(void)
{
	int rx_data = 0;
	bool b_databit_9;

	b_databit_9 = (9 == udi_cdc_line_coding.bDataBits);
8000323e:	f0 09 18 00 	cp.b	r9,r8
80003242:	5f 04       	sreq	r4
80003244:	30 08       	mov	r8,0

udi_cdc_getc_process_one_byte:
	// Check avaliable data
	while (udi_cdc_rx_pos >= udi_cdc_rx_buf_nb[udi_cdc_rx_buf_sel]) {
80003246:	49 65       	lddpc	r5,8000329c <udi_cdc_getc+0x68>
80003248:	49 61       	lddpc	r1,800032a0 <udi_cdc_getc+0x6c>
		if (!udi_cdc_running) {
8000324a:	49 72       	lddpc	r2,800032a4 <udi_cdc_getc+0x70>
		}
		goto udi_cdc_getc_process_one_byte;
	}

	// Read data
	rx_data |= udi_cdc_rx_buf[udi_cdc_rx_buf_sel][udi_cdc_rx_pos];
8000324c:	49 73       	lddpc	r3,800032a8 <udi_cdc_getc+0x74>
8000324e:	c0 48       	rjmp	80003256 <udi_cdc_getc+0x22>
	b_databit_9 = (9 == udi_cdc_line_coding.bDataBits);

udi_cdc_getc_process_one_byte:
	// Check avaliable data
	while (udi_cdc_rx_pos >= udi_cdc_rx_buf_nb[udi_cdc_rx_buf_sel]) {
		if (!udi_cdc_running) {
80003250:	05 86       	ld.ub	r6,r2[0x0]
80003252:	58 06       	cp.w	r6,0
80003254:	c1 e0       	breq	80003290 <udi_cdc_getc+0x5c>

	b_databit_9 = (9 == udi_cdc_line_coding.bDataBits);

udi_cdc_getc_process_one_byte:
	// Check avaliable data
	while (udi_cdc_rx_pos >= udi_cdc_rx_buf_nb[udi_cdc_rx_buf_sel]) {
80003256:	8e 09       	ld.sh	r9,r7[0x0]
80003258:	0b 8a       	ld.ub	r10,r5[0x0]
8000325a:	e2 0a 04 1a 	ld.sh	r10,r1[r10<<0x1]
8000325e:	f2 0a 19 00 	cp.h	r10,r9
80003262:	fe 98 ff f7 	brls	80003250 <udi_cdc_getc+0x1c>
		}
		goto udi_cdc_getc_process_one_byte;
	}

	// Read data
	rx_data |= udi_cdc_rx_buf[udi_cdc_rx_buf_sel][udi_cdc_rx_pos];
80003266:	0b 89       	ld.ub	r9,r5[0x0]
80003268:	8e 0a       	ld.sh	r10,r7[0x0]
8000326a:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000326e:	5c 7a       	castu.h	r10
80003270:	a7 69       	lsl	r9,0x6
80003272:	14 09       	add	r9,r10
80003274:	e6 09 07 06 	ld.ub	r6,r3[r9]
80003278:	f1 e6 10 06 	or	r6,r8,r6
	udi_cdc_rx_pos++;
8000327c:	8e 08       	ld.sh	r8,r7[0x0]
8000327e:	2f f8       	sub	r8,-1
80003280:	ae 08       	st.h	r7[0x0],r8

	udi_cdc_rx_start();
80003282:	ca 1f       	rcall	800031c4 <udi_cdc_rx_start>
80003284:	58 04       	cp.w	r4,0

	if (b_databit_9) {
80003286:	c0 50       	breq	80003290 <udi_cdc_getc+0x5c>
80003288:	ec 08 15 08 	lsl	r8,r6,0x8
		// Receive MSB
		b_databit_9 = false;
		rx_data = rx_data << 8;
8000328c:	30 04       	mov	r4,0
8000328e:	ce 4b       	rjmp	80003256 <udi_cdc_getc+0x22>
80003290:	0c 9c       	mov	r12,r6
		goto udi_cdc_getc_process_one_byte;
	}
	return rx_data;
}
80003292:	d8 32       	popm	r0-r7,pc
80003294:	00 00       	add	r0,r0
80003296:	07 38       	ld.ub	r8,r3++
80003298:	00 00       	add	r0,r0
8000329a:	09 c8       	ld.ub	r8,r4[0x4]
8000329c:	00 00       	add	r0,r0
8000329e:	09 cc       	ld.ub	r12,r4[0x4]
800032a0:	00 00       	add	r0,r0
800032a2:	09 c4       	ld.ub	r4,r4[0x4]
800032a4:	00 00       	add	r0,r0
800032a6:	09 cd       	ld.ub	sp,r4[0x4]
800032a8:	00 00       	add	r0,r0
800032aa:	09 d0       	ld.ub	r0,r4[0x5]

800032ac <udi_cdc_data_recevied>:
800032ac:	d4 01       	pushm	lr
800032ae:	58 0c       	cp.w	r12,0
800032b0:	c0 e1       	brne	800032cc <udi_cdc_data_recevied+0x20>
800032b2:	48 88       	lddpc	r8,800032d0 <udi_cdc_data_recevied+0x24>

	if (UDD_EP_TRANSFER_OK != status) {
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel==0)?1:0;
800032b4:	11 88       	ld.ub	r8,r8[0x0]
	udi_cdc_rx_buf_nb[buf_sel_trans] = n;
800032b6:	58 08       	cp.w	r8,0
800032b8:	f9 b8 00 02 	moveq	r8,2
800032bc:	f9 b8 01 00 	movne	r8,0
800032c0:	48 59       	lddpc	r9,800032d4 <udi_cdc_data_recevied+0x28>
800032c2:	f2 08 0a 0b 	st.h	r9[r8],r11
	udi_cdc_rx_trans_ongoing = false;
800032c6:	48 58       	lddpc	r8,800032d8 <udi_cdc_data_recevied+0x2c>
800032c8:	b0 8c       	st.b	r8[0x0],r12
	udi_cdc_rx_start();
800032ca:	c7 df       	rcall	800031c4 <udi_cdc_rx_start>
800032cc:	d8 02       	popm	pc
800032ce:	d7 03       	nop
800032d0:	00 00       	add	r0,r0
800032d2:	09 cc       	ld.ub	r12,r4[0x4]
800032d4:	00 00       	add	r0,r0
800032d6:	09 c4       	ld.ub	r4,r4[0x4]
800032d8:	00 00       	add	r0,r0
800032da:	0c 50       	eor	r0,r6

800032dc <udi_cdc_tx_send>:
800032dc:	d4 21       	pushm	r4-r7,lr
800032de:	4a 98       	lddpc	r8,80003380 <udi_cdc_tx_send+0xa4>
{
	irqflags_t flags;
	uint8_t buf_sel_trans;
	bool b_short_packet;

	if (udi_cdc_tx_trans_ongoing) {
800032e0:	11 88       	ld.ub	r8,r8[0x0]
800032e2:	58 08       	cp.w	r8,0
800032e4:	c4 c1       	brne	8000337c <udi_cdc_tx_send+0xa0>
800032e6:	4a 86       	lddpc	r6,80003384 <udi_cdc_tx_send+0xa8>
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
800032e8:	fe b0 f7 b5 	rcall	80002252 <udd_is_high_speed>
800032ec:	c0 80       	breq	800032fc <udi_cdc_tx_send+0x20>
		if (udi_cdc_tx_sof_num == udd_get_micro_frame_number()) {
800032ee:	8c 07       	ld.sh	r7,r6[0x0]
800032f0:	fe b0 f7 cf 	rcall	8000228e <udd_get_micro_frame_number>
800032f4:	f8 07 19 00 	cp.h	r7,r12
800032f8:	c0 81       	brne	80003308 <udi_cdc_tx_send+0x2c>
800032fa:	d8 22       	popm	r4-r7,pc
			return; // Wait next SOF to send next data
		}
	}else{
		if (udi_cdc_tx_sof_num == udd_get_frame_number()) {
800032fc:	8c 07       	ld.sh	r7,r6[0x0]
800032fe:	fe b0 f7 c2 	rcall	80002282 <udd_get_frame_number>
80003302:	f8 07 19 00 	cp.h	r7,r12
80003306:	c3 b0       	breq	8000337c <udi_cdc_tx_send+0xa0>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003308:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
8000330c:	d3 03       	ssrf	0x10
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save();	// to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel;
8000330e:	49 f8       	lddpc	r8,80003388 <udi_cdc_tx_send+0xac>
80003310:	11 87       	ld.ub	r7,r8[0x0]
	if (!udi_cdc_tx_both_buf_to_send) {
80003312:	49 fa       	lddpc	r10,8000338c <udi_cdc_tx_send+0xb0>
80003314:	15 8a       	ld.ub	r10,r10[0x0]
80003316:	58 0a       	cp.w	r10,0
80003318:	c0 51       	brne	80003322 <udi_cdc_tx_send+0x46>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel = (buf_sel_trans==0)?1:0;
8000331a:	58 07       	cp.w	r7,0
8000331c:	5f 0a       	sreq	r10
8000331e:	b0 8a       	st.b	r8[0x0],r10
80003320:	c0 38       	rjmp	80003326 <udi_cdc_tx_send+0x4a>
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
80003322:	58 07       	cp.w	r7,0
80003324:	5f 07       	sreq	r7
	}
	udi_cdc_tx_trans_ongoing = true;
80003326:	30 1a       	mov	r10,1
80003328:	49 68       	lddpc	r8,80003380 <udi_cdc_tx_send+0xa4>
8000332a:	b0 8a       	st.b	r8[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
8000332c:	e3 b9 00 00 	mtsr	0x0,r9
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[buf_sel_trans] != UDI_CDC_TX_BUFFERS);
80003330:	49 88       	lddpc	r8,80003390 <udi_cdc_tx_send+0xb4>
80003332:	f0 07 04 19 	ld.sh	r9,r8[r7<<0x1]
80003336:	e0 68 01 40 	mov	r8,320
8000333a:	f0 09 19 00 	cp.h	r9,r8
8000333e:	5f 15       	srne	r5
	if (b_short_packet) {
80003340:	58 05       	cp.w	r5,0
80003342:	c0 c0       	breq	8000335a <udi_cdc_tx_send+0x7e>
80003344:	49 06       	lddpc	r6,80003384 <udi_cdc_tx_send+0xa8>
		if (udd_is_high_speed()) {
80003346:	fe b0 f7 86 	rcall	80002252 <udd_is_high_speed>
8000334a:	c0 40       	breq	80003352 <udi_cdc_tx_send+0x76>
			udi_cdc_tx_sof_num = udd_get_micro_frame_number();
8000334c:	fe b0 f7 a1 	rcall	8000228e <udd_get_micro_frame_number>
80003350:	c0 38       	rjmp	80003356 <udi_cdc_tx_send+0x7a>
		}else{
			udi_cdc_tx_sof_num = udd_get_frame_number();
80003352:	fe b0 f7 98 	rcall	80002282 <udd_get_frame_number>
80003356:	ac 0c       	st.h	r6[0x0],r12
80003358:	c0 38       	rjmp	8000335e <udi_cdc_tx_send+0x82>
		}
	}else{
		udi_cdc_tx_sof_num = 0; // Force next transfer without wait SOF
8000335a:	48 b8       	lddpc	r8,80003384 <udi_cdc_tx_send+0xa8>
8000335c:	b0 05       	st.h	r8[0x0],r5
	}

	// Send the buffer with enable of short packet
	udd_ep_run( UDI_CDC_DATA_EP_IN,
8000335e:	48 d8       	lddpc	r8,80003390 <udi_cdc_tx_send+0xb4>
80003360:	48 da       	lddpc	r10,80003394 <udi_cdc_tx_send+0xb8>
80003362:	f0 07 05 19 	ld.uh	r9,r8[r7<<0x1]
80003366:	0a 9b       	mov	r11,r5
80003368:	ee 07 00 27 	add	r7,r7,r7<<0x2
8000336c:	fe c8 ff d4 	sub	r8,pc,-44
80003370:	a7 67       	lsl	r7,0x6
80003372:	e0 6c 00 81 	mov	r12,129
80003376:	0e 0a       	add	r10,r7
80003378:	fe b0 f8 48 	rcall	80002408 <udd_ep_run>
8000337c:	d8 22       	popm	r4-r7,pc
8000337e:	d7 03       	nop
80003380:	00 00       	add	r0,r0
80003382:	09 ce       	ld.ub	lr,r4[0x4]
80003384:	00 00       	add	r0,r0
80003386:	09 ca       	ld.ub	r10,r4[0x4]
80003388:	00 00       	add	r0,r0
8000338a:	07 3f       	ld.ub	pc,r3++
8000338c:	00 00       	add	r0,r0
8000338e:	0c 51       	eor	r1,r6
80003390:	00 00       	add	r0,r0
80003392:	07 40       	ld.w	r0,--r3
80003394:	00 00       	add	r0,r0
80003396:	07 44       	ld.w	r4,--r3

80003398 <udi_cdc_data_sent>:
80003398:	d4 01       	pushm	lr
8000339a:	58 0c       	cp.w	r12,0
8000339c:	c1 01       	brne	800033bc <udi_cdc_data_sent+0x24>
8000339e:	48 9a       	lddpc	r10,800033c0 <udi_cdc_data_sent+0x28>
800033a0:	48 99       	lddpc	r9,800033c4 <udi_cdc_data_sent+0x2c>
800033a2:	13 89       	ld.ub	r9,r9[0x0]
800033a4:	58 09       	cp.w	r9,0
800033a6:	f9 b9 00 02 	moveq	r9,2
{
	if (UDD_EP_TRANSFER_OK != status) {
		// Abort transfer
		return;
	}
	udi_cdc_tx_buf_nb[(udi_cdc_tx_buf_sel==0)?1:0] = 0;
800033aa:	f9 b9 01 00 	movne	r9,0
	udi_cdc_tx_both_buf_to_send = false;
800033ae:	b4 8c       	st.b	r10[0x0],r12
{
	if (UDD_EP_TRANSFER_OK != status) {
		// Abort transfer
		return;
	}
	udi_cdc_tx_buf_nb[(udi_cdc_tx_buf_sel==0)?1:0] = 0;
800033b0:	48 6a       	lddpc	r10,800033c8 <udi_cdc_data_sent+0x30>
800033b2:	f4 09 0a 0c 	st.h	r10[r9],r12
	udi_cdc_tx_both_buf_to_send = false;
	udi_cdc_tx_trans_ongoing = false;
800033b6:	48 69       	lddpc	r9,800033cc <udi_cdc_data_sent+0x34>
800033b8:	b2 8c       	st.b	r9[0x0],r12
	udi_cdc_tx_send();
800033ba:	c9 1f       	rcall	800032dc <udi_cdc_tx_send>
800033bc:	d8 02       	popm	pc
800033be:	d7 03       	nop
800033c0:	00 00       	add	r0,r0
800033c2:	0c 51       	eor	r1,r6
800033c4:	00 00       	add	r0,r0
800033c6:	07 3f       	ld.ub	pc,r3++
800033c8:	00 00       	add	r0,r0
800033ca:	07 40       	ld.w	r0,--r3
800033cc:	00 00       	add	r0,r0
800033ce:	09 ce       	ld.ub	lr,r4[0x4]

800033d0 <udi_cdc_data_sof_notify>:
800033d0:	d4 01       	pushm	lr
800033d2:	c8 5f       	rcall	800032dc <udi_cdc_tx_send>
	return 0;      // CDC don't have multiple alternate setting
}

void udi_cdc_data_sof_notify(void)
{
	udi_cdc_tx_send();
800033d4:	d8 02       	popm	pc
}
800033d6:	d7 03       	nop

800033d8 <udi_cdc_data_enable>:
800033d8:	d4 21       	pushm	r4-r7,lr
800033da:	48 e9       	lddpc	r9,80003410 <udi_cdc_data_enable+0x38>
}

bool udi_cdc_data_enable(void)
{
	// Initialize TX management
	udi_cdc_tx_trans_ongoing = false;
800033dc:	30 08       	mov	r8,0
800033de:	b2 88       	st.b	r9[0x0],r8
	udi_cdc_tx_both_buf_to_send = false;
800033e0:	48 d9       	lddpc	r9,80003414 <udi_cdc_data_enable+0x3c>
800033e2:	b2 88       	st.b	r9[0x0],r8
	udi_cdc_tx_buf_sel = 0;
	udi_cdc_tx_buf_nb[0] = 0;
800033e4:	48 d9       	lddpc	r9,80003418 <udi_cdc_data_enable+0x40>
800033e6:	30 07       	mov	r7,0
	udi_cdc_tx_buf_nb[1] = 0;
800033e8:	b2 17       	st.h	r9[0x2],r7
{
	// Initialize TX management
	udi_cdc_tx_trans_ongoing = false;
	udi_cdc_tx_both_buf_to_send = false;
	udi_cdc_tx_buf_sel = 0;
	udi_cdc_tx_buf_nb[0] = 0;
800033ea:	b2 07       	st.h	r9[0x0],r7
bool udi_cdc_data_enable(void)
{
	// Initialize TX management
	udi_cdc_tx_trans_ongoing = false;
	udi_cdc_tx_both_buf_to_send = false;
	udi_cdc_tx_buf_sel = 0;
800033ec:	48 c9       	lddpc	r9,8000341c <udi_cdc_data_enable+0x44>
800033ee:	b2 88       	st.b	r9[0x0],r8
	udi_cdc_tx_buf_nb[0] = 0;
	udi_cdc_tx_buf_nb[1] = 0;
	udi_cdc_tx_sof_num = 0;
800033f0:	48 c8       	lddpc	r8,80003420 <udi_cdc_data_enable+0x48>
800033f2:	b0 07       	st.h	r8[0x0],r7
	udi_cdc_tx_send();
800033f4:	c7 4f       	rcall	800032dc <udi_cdc_tx_send>
800033f6:	48 c8       	lddpc	r8,80003424 <udi_cdc_data_enable+0x4c>

	// Initialize RX management
	udi_cdc_rx_trans_ongoing = false;
800033f8:	b0 87       	st.b	r8[0x0],r7
800033fa:	48 c8       	lddpc	r8,80003428 <udi_cdc_data_enable+0x50>
	udi_cdc_rx_buf_sel = 0;
800033fc:	b0 87       	st.b	r8[0x0],r7
800033fe:	48 c8       	lddpc	r8,8000342c <udi_cdc_data_enable+0x54>
	udi_cdc_rx_buf_nb[0] = 0;
80003400:	b0 07       	st.h	r8[0x0],r7
80003402:	48 c8       	lddpc	r8,80003430 <udi_cdc_data_enable+0x58>
	udi_cdc_rx_pos = 0;
80003404:	b0 07       	st.h	r8[0x0],r7
80003406:	cd fe       	rcall	800031c4 <udi_cdc_rx_start>
	udi_cdc_running = udi_cdc_rx_start();
80003408:	48 b8       	lddpc	r8,80003434 <udi_cdc_data_enable+0x5c>
8000340a:	b0 8c       	st.b	r8[0x0],r12
8000340c:	11 8c       	ld.ub	r12,r8[0x0]
8000340e:	d8 22       	popm	r4-r7,pc
	return udi_cdc_running;
80003410:	00 00       	add	r0,r0
}
80003412:	09 ce       	ld.ub	lr,r4[0x4]
80003414:	00 00       	add	r0,r0
80003416:	0c 51       	eor	r1,r6
80003418:	00 00       	add	r0,r0
8000341a:	07 40       	ld.w	r0,--r3
8000341c:	00 00       	add	r0,r0
8000341e:	07 3f       	ld.ub	pc,r3++
80003420:	00 00       	add	r0,r0
80003422:	09 ca       	ld.ub	r10,r4[0x4]
80003424:	00 00       	add	r0,r0
80003426:	0c 50       	eor	r0,r6
80003428:	00 00       	add	r0,r0
8000342a:	09 cc       	ld.ub	r12,r4[0x4]
8000342c:	00 00       	add	r0,r0
8000342e:	09 c4       	ld.ub	r4,r4[0x4]
80003430:	00 00       	add	r0,r0
80003432:	09 c8       	ld.ub	r8,r4[0x4]
80003434:	00 00       	add	r0,r0
80003436:	09 cd       	ld.ub	sp,r4[0x4]

80003438 <udi_cdc_comm_disable>:
80003438:	d4 01       	pushm	lr
8000343a:	30 09       	mov	r9,0
8000343c:	48 38       	lddpc	r8,80003448 <udi_cdc_comm_disable+0x10>
8000343e:	b0 89       	st.b	r8[0x0],r9
80003440:	e0 a0 03 28 	rcall	80003a90 <stdio_usb_disable>

void udi_cdc_comm_disable(void)
{
	udi_cdc_running = false;
	UDI_CDC_DISABLE_EXT();
}
80003444:	d8 02       	popm	pc
80003446:	d7 03       	nop
80003448:	00 00       	add	r0,r0
8000344a:	09 cd       	ld.ub	sp,r4[0x4]

8000344c <udi_cdc_comm_enable>:
8000344c:	d4 01       	pushm	lr
8000344e:	48 b8       	lddpc	r8,80003478 <udi_cdc_comm_enable+0x2c>


bool udi_cdc_comm_enable(void)
{
	// Initialize control signal management
	udi_cdc_state = CPU_TO_LE16(0);
80003450:	30 09       	mov	r9,0
80003452:	48 ba       	lddpc	r10,8000347c <udi_cdc_comm_enable+0x30>
	uid_cdc_state_msg.value = CPU_TO_LE16(0);

	udi_cdc_line_coding.dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
80003454:	b0 89       	st.b	r8[0x0],r9


bool udi_cdc_comm_enable(void)
{
	// Initialize control signal management
	udi_cdc_state = CPU_TO_LE16(0);
80003456:	b4 09       	st.h	r10[0x0],r9
	uid_cdc_state_msg.value = CPU_TO_LE16(0);

	udi_cdc_line_coding.dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
	udi_cdc_line_coding.bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
	udi_cdc_line_coding.bParityType = UDI_CDC_DEFAULT_PARITY;
80003458:	b0 d9       	st.b	r8[0x5],r9
	// Initialize control signal management
	udi_cdc_state = CPU_TO_LE16(0);
	uid_cdc_state_msg.value = CPU_TO_LE16(0);

	udi_cdc_line_coding.dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
	udi_cdc_line_coding.bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
8000345a:	b0 c9       	st.b	r8[0x4],r9

bool udi_cdc_comm_enable(void)
{
	// Initialize control signal management
	udi_cdc_state = CPU_TO_LE16(0);
	uid_cdc_state_msg.value = CPU_TO_LE16(0);
8000345c:	48 9a       	lddpc	r10,80003480 <udi_cdc_comm_enable+0x34>
8000345e:	b4 49       	st.h	r10[0x8],r9

	udi_cdc_line_coding.dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
80003460:	30 09       	mov	r9,0
80003462:	b0 b9       	st.b	r8[0x3],r9
80003464:	3c 29       	mov	r9,-62
80003466:	b0 99       	st.b	r8[0x1],r9
80003468:	30 19       	mov	r9,1
8000346a:	b0 a9       	st.b	r8[0x2],r9
	udi_cdc_line_coding.bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
	udi_cdc_line_coding.bParityType = UDI_CDC_DEFAULT_PARITY;
	udi_cdc_line_coding.bDataBits = UDI_CDC_DEFAULT_DATABITS;
8000346c:	30 89       	mov	r9,8
8000346e:	b0 e9       	st.b	r8[0x6],r9
	UDI_CDC_SET_CODING_EXT((&udi_cdc_line_coding));

	// Call application callback
	// to initialize memories or indicate that interface is enabled
	return UDI_CDC_ENABLE_EXT();
80003470:	e0 a0 03 08 	rcall	80003a80 <stdio_usb_enable>
}
80003474:	d8 02       	popm	pc
80003476:	d7 03       	nop
80003478:	00 00       	add	r0,r0
8000347a:	07 38       	ld.ub	r8,r3++
8000347c:	00 00       	add	r0,r0
8000347e:	0c 52       	eor	r2,r6
80003480:	00 00       	add	r0,r0
80003482:	00 30       	cp.w	r0,r0

80003484 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
80003484:	d4 01       	pushm	lr
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration)
80003486:	49 c8       	lddpc	r8,800034f4 <udc_update_iface_desc+0x70>
80003488:	11 89       	ld.ub	r9,r8[0x0]
8000348a:	30 08       	mov	r8,0
8000348c:	f0 09 18 00 	cp.b	r9,r8
80003490:	c3 10       	breq	800034f2 <udc_update_iface_desc+0x6e>
		return false;

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces)
80003492:	49 a8       	lddpc	r8,800034f8 <udc_update_iface_desc+0x74>
80003494:	70 08       	ld.w	r8,r8[0x0]
80003496:	70 08       	ld.w	r8,r8[0x0]
80003498:	11 c9       	ld.ub	r9,r8[0x4]
8000349a:	f8 09 18 00 	cp.b	r9,r12
8000349e:	e0 88 00 2a 	brls	800034f2 <udc_update_iface_desc+0x6e>
		return false;

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
800034a2:	49 79       	lddpc	r9,800034fc <udc_update_iface_desc+0x78>
800034a4:	93 08       	st.w	r9[0x0],r8
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
800034a6:	11 aa       	ld.ub	r10,r8[0x2]
800034a8:	11 b9       	ld.ub	r9,r8[0x3]

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
800034aa:	30 4e       	mov	lr,4
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
800034ac:	f3 ea 10 89 	or	r9,r9,r10<<0x8
800034b0:	f2 0a 16 08 	lsr	r10,r9,0x8
800034b4:	f5 e9 10 89 	or	r9,r10,r9<<0x8
800034b8:	5c 79       	castu.h	r9
800034ba:	f0 09 00 09 	add	r9,r8,r9
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
800034be:	c1 38       	rjmp	800034e4 <udc_update_iface_desc+0x60>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
800034c0:	11 9a       	ld.ub	r10,r8[0x1]
800034c2:	fc 0a 18 00 	cp.b	r10,lr
800034c6:	c0 d1       	brne	800034e0 <udc_update_iface_desc+0x5c>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber)
800034c8:	11 aa       	ld.ub	r10,r8[0x2]
800034ca:	f8 0a 18 00 	cp.b	r10,r12
800034ce:	c0 91       	brne	800034e0 <udc_update_iface_desc+0x5c>
					&& (setting_num ==
							udc_ptr_iface->
800034d0:	11 ba       	ld.ub	r10,r8[0x3]
800034d2:	f6 0a 18 00 	cp.b	r10,r11
800034d6:	c0 51       	brne	800034e0 <udc_update_iface_desc+0x5c>
800034d8:	48 99       	lddpc	r9,800034fc <udc_update_iface_desc+0x78>
800034da:	30 1c       	mov	r12,1
800034dc:	93 08       	st.w	r9[0x0],r8
800034de:	d8 02       	popm	pc
							bAlternateSetting))
				return true;	// Interface found
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) ((uint8_t
800034e0:	11 8a       	ld.ub	r10,r8[0x0]
800034e2:	14 08       	add	r8,r10
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
800034e4:	10 39       	cp.w	r9,r8
800034e6:	fe 9b ff ed 	brhi	800034c0 <udc_update_iface_desc+0x3c>
800034ea:	48 59       	lddpc	r9,800034fc <udc_update_iface_desc+0x78>
800034ec:	30 0c       	mov	r12,0
800034ee:	93 08       	st.w	r9[0x0],r8
800034f0:	d8 02       	popm	pc
800034f2:	d8 0a       	popm	pc,r12=0
800034f4:	00 00       	add	r0,r0
800034f6:	0c 60       	and	r0,r6
800034f8:	00 00       	add	r0,r0
800034fa:	0c 58       	eor	r8,r6
800034fc:	00 00       	add	r0,r0
800034fe:	0c 64       	and	r4,r6

80003500 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
80003500:	d4 21       	pushm	r4-r7,lr
	uint8_t iface_num;

	if (udc_num_configuration) {
80003502:	48 e8       	lddpc	r8,80003538 <udc_sof_notify+0x38>
80003504:	11 89       	ld.ub	r9,r8[0x0]
80003506:	30 08       	mov	r8,0
80003508:	f0 09 18 00 	cp.b	r9,r8
8000350c:	c1 40       	breq	80003534 <udc_sof_notify+0x34>
8000350e:	30 07       	mov	r7,0
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
80003510:	48 b6       	lddpc	r6,8000353c <udc_sof_notify+0x3c>
80003512:	c0 a8       	rjmp	80003526 <udc_sof_notify+0x26>
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
80003514:	70 18       	ld.w	r8,r8[0x4]
80003516:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
8000351a:	70 48       	ld.w	r8,r8[0x10]
8000351c:	58 08       	cp.w	r8,0
8000351e:	c0 20       	breq	80003522 <udc_sof_notify+0x22>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
80003520:	5d 18       	icall	r8
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
80003522:	2f f7       	sub	r7,-1
80003524:	5c 57       	castu.b	r7
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
80003526:	6c 08       	ld.w	r8,r6[0x0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
80003528:	70 09       	ld.w	r9,r8[0x0]
8000352a:	13 c9       	ld.ub	r9,r9[0x4]
8000352c:	ee 09 18 00 	cp.b	r9,r7
80003530:	fe 9b ff f2 	brhi	80003514 <udc_sof_notify+0x14>
80003534:	d8 22       	popm	r4-r7,pc
80003536:	d7 03       	nop
80003538:	00 00       	add	r0,r0
8000353a:	0c 60       	and	r0,r6
8000353c:	00 00       	add	r0,r0
8000353e:	0c 58       	eor	r8,r6

80003540 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
80003540:	d4 01       	pushm	lr
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
80003542:	48 48       	lddpc	r8,80003550 <udc_valid_address+0x10>
80003544:	11 bc       	ld.ub	r12,r8[0x3]
80003546:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
8000354a:	fe b0 f6 85 	rcall	80002254 <udd_set_address>
}
8000354e:	d8 02       	popm	pc
80003550:	00 00       	add	r0,r0
80003552:	0c a8       	st.w	r6++,r8

80003554 <udc_iface_enable>:
80003554:	d4 31       	pushm	r0-r7,lr
80003556:	18 96       	mov	r6,r12
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num))
80003558:	c9 6f       	rcall	80003484 <udc_update_iface_desc>
8000355a:	c3 c0       	breq	800035d2 <udc_iface_enable+0x7e>
8000355c:	49 e8       	lddpc	r8,800035d4 <udc_iface_enable+0x80>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
8000355e:	49 f3       	lddpc	r3,800035d8 <udc_iface_enable+0x84>
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
80003560:	70 07       	ld.w	r7,r8[0x0]

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
80003562:	30 44       	mov	r4,4
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType)
80003564:	30 55       	mov	r5,5
			break;	// End of global interface descriptor
		if (desc_id == desc->bDescriptorType)
80003566:	66 0a       	ld.w	r10,r3[0x0]
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
80003568:	74 08       	ld.w	r8,r10[0x0]
8000356a:	11 ac       	ld.ub	r12,r8[0x2]
8000356c:	11 bb       	ld.ub	r11,r8[0x3]
8000356e:	0f 89       	ld.ub	r9,r7[0x0]
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
80003570:	f7 ec 10 8b 	or	r11,r11,r12<<0x8
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
80003574:	ee 09 00 09 	add	r9,r7,r9
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
80003578:	f6 0c 16 08 	lsr	r12,r11,0x8
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
8000357c:	f9 eb 10 8b 	or	r11,r12,r11<<0x8
80003580:	5c 7b       	castu.h	r11
80003582:	16 08       	add	r8,r11
80003584:	c0 a8       	rjmp	80003598 <udc_iface_enable+0x44>
80003586:	13 9c       	ld.ub	r12,r9[0x1]
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType)
80003588:	e8 0c 18 00 	cp.b	r12,r4
8000358c:	c0 90       	breq	8000359e <udc_iface_enable+0x4a>
8000358e:	ea 0c 18 00 	cp.b	r12,r5
			break;	// End of global interface descriptor
		if (desc_id == desc->bDescriptorType)
80003592:	c0 70       	breq	800035a0 <udc_iface_enable+0x4c>
80003594:	13 8b       	ld.ub	r11,r9[0x0]
			return desc;	// Specific descriptor found
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
80003596:	16 09       	add	r9,r11
80003598:	12 38       	cp.w	r8,r9
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
8000359a:	fe 9b ff f6 	brhi	80003586 <udc_iface_enable+0x32>
8000359e:	30 09       	mov	r9,0
800035a0:	12 97       	mov	r7,r9

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
800035a2:	58 09       	cp.w	r9,0
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
800035a4:	c1 10       	breq	800035c6 <udc_iface_enable+0x72>
800035a6:	13 ca       	ld.ub	r10,r9[0x4]
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
						ep_desc->bmAttributes,
						le16_to_cpu
800035a8:	13 d8       	ld.ub	r8,r9[0x5]
800035aa:	13 ac       	ld.ub	r12,r9[0x2]
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
800035ac:	f1 ea 10 88 	or	r8,r8,r10<<0x8
800035b0:	13 bb       	ld.ub	r11,r9[0x3]
800035b2:	f0 09 16 08 	lsr	r9,r8,0x8
800035b6:	f3 e8 10 88 	or	r8,r9,r8<<0x8
800035ba:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
800035be:	fe b0 f8 93 	rcall	800026e4 <udd_ep_alloc>
800035c2:	cd 21       	brne	80003566 <udc_iface_enable+0x12>
800035c4:	c0 78       	rjmp	800035d2 <udc_iface_enable+0x7e>
800035c6:	74 18       	ld.w	r8,r10[0x4]
						(ep_desc->wMaxPacketSize)))
			return false;
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
800035c8:	f0 06 03 28 	ld.w	r8,r8[r6<<0x2]
800035cc:	70 0c       	ld.w	r12,r8[0x0]
800035ce:	5d 1c       	icall	r12
800035d0:	d8 32       	popm	r0-r7,pc
800035d2:	d8 3a       	popm	r0-r7,pc,r12=0
800035d4:	00 00       	add	r0,r0
800035d6:	0c 64       	and	r4,r6
800035d8:	00 00       	add	r0,r0
800035da:	0c 58       	eor	r8,r6

800035dc <udc_iface_disable>:
800035dc:	d4 31       	pushm	r0-r7,lr
800035de:	30 0b       	mov	r11,0
800035e0:	18 95       	mov	r5,r12
800035e2:	c5 1f       	rcall	80003484 <udc_update_iface_desc>
800035e4:	c3 70       	breq	80003652 <udc_iface_disable+0x76>
800035e6:	49 c6       	lddpc	r6,80003654 <udc_iface_disable+0x78>
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0))
		return false;

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
800035e8:	6c 08       	ld.w	r8,r6[0x0]
800035ea:	70 18       	ld.w	r8,r8[0x4]
800035ec:	f0 05 03 27 	ld.w	r7,r8[r5<<0x2]
800035f0:	6e 3c       	ld.w	r12,r7[0xc]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting()))
800035f2:	5d 1c       	icall	r12
800035f4:	18 9b       	mov	r11,r12
800035f6:	0a 9c       	mov	r12,r5
800035f8:	c4 6f       	rcall	80003484 <udc_update_iface_desc>
800035fa:	c2 c0       	breq	80003652 <udc_iface_disable+0x76>
800035fc:	49 78       	lddpc	r8,80003658 <udc_iface_disable+0x7c>
800035fe:	30 43       	mov	r3,4
		return false;

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
80003600:	70 05       	ld.w	r5,r8[0x0]
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType)
80003602:	30 54       	mov	r4,5
		return false;

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
80003604:	6c 08       	ld.w	r8,r6[0x0]
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType)
			break;	// End of global interface descriptor
		if (desc_id == desc->bDescriptorType)
80003606:	70 09       	ld.w	r9,r8[0x0]
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
80003608:	13 ab       	ld.ub	r11,r9[0x2]
8000360a:	13 ba       	ld.ub	r10,r9[0x3]
8000360c:	0b 88       	ld.ub	r8,r5[0x0]
8000360e:	f5 eb 10 8a 	or	r10,r10,r11<<0x8
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
80003612:	ea 08 00 08 	add	r8,r5,r8
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
80003616:	f4 0b 16 08 	lsr	r11,r10,0x8
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
8000361a:	f7 ea 10 8a 	or	r10,r11,r10<<0x8
8000361e:	5c 7a       	castu.h	r10
80003620:	14 09       	add	r9,r10
80003622:	c0 a8       	rjmp	80003636 <udc_iface_disable+0x5a>
80003624:	11 9b       	ld.ub	r11,r8[0x1]
80003626:	e6 0b 18 00 	cp.b	r11,r3
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType)
8000362a:	c0 90       	breq	8000363c <udc_iface_disable+0x60>
8000362c:	e8 0b 18 00 	cp.b	r11,r4
			break;	// End of global interface descriptor
		if (desc_id == desc->bDescriptorType)
80003630:	c0 70       	breq	8000363e <udc_iface_disable+0x62>
80003632:	11 8a       	ld.ub	r10,r8[0x0]
80003634:	14 08       	add	r8,r10
			return desc;	// Specific descriptor found
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
80003636:	10 39       	cp.w	r9,r8
80003638:	fe 9b ff f6 	brhi	80003624 <udc_iface_disable+0x48>
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
8000363c:	30 08       	mov	r8,0
8000363e:	10 95       	mov	r5,r8
80003640:	58 08       	cp.w	r8,0
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
80003642:	c0 50       	breq	8000364c <udc_iface_disable+0x70>
					udc_next_desc_in_iface((UDC_DESC_STORAGE
							usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc)
80003644:	11 ac       	ld.ub	r12,r8[0x2]
80003646:	fe b0 f6 c5 	rcall	800023d0 <udd_ep_free>
				break;
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
8000364a:	cd db       	rjmp	80003604 <udc_iface_disable+0x28>
8000364c:	6e 18       	ld.w	r8,r7[0x4]
		}
8000364e:	5d 18       	icall	r8
	}
#endif

	// Disable interface
	udi_api->disable();
80003650:	da 3a       	popm	r0-r7,pc,r12=1
80003652:	d8 3a       	popm	r0-r7,pc,r12=0
80003654:	00 00       	add	r0,r0
	return true;
80003656:	0c 58       	eor	r8,r6
80003658:	00 00       	add	r0,r0
8000365a:	0c 64       	and	r4,r6

8000365c <udc_reset>:
8000365c:	d4 21       	pushm	r4-r7,lr
8000365e:	48 f8       	lddpc	r8,80003698 <udc_reset+0x3c>
80003660:	11 89       	ld.ub	r9,r8[0x0]
80003662:	30 08       	mov	r8,0
80003664:	f0 09 18 00 	cp.b	r9,r8
 */
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
80003668:	c0 f0       	breq	80003686 <udc_reset+0x2a>
8000366a:	30 07       	mov	r7,0
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
8000366c:	48 c6       	lddpc	r6,8000369c <udc_reset+0x40>
8000366e:	c0 58       	rjmp	80003678 <udc_reset+0x1c>
				iface_num++) {
			udc_iface_disable(iface_num);
80003670:	0e 9c       	mov	r12,r7
80003672:	cb 5f       	rcall	800035dc <udc_iface_disable>
80003674:	2f f7       	sub	r7,-1
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
80003676:	5c 57       	castu.b	r7
80003678:	6c 08       	ld.w	r8,r6[0x0]
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
8000367a:	70 08       	ld.w	r8,r8[0x0]
8000367c:	11 c8       	ld.ub	r8,r8[0x4]
8000367e:	ee 08 18 00 	cp.b	r8,r7
80003682:	fe 9b ff f7 	brhi	80003670 <udc_reset+0x14>
80003686:	30 09       	mov	r9,0
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
80003688:	48 48       	lddpc	r8,80003698 <udc_reset+0x3c>
8000368a:	b0 89       	st.b	r8[0x0],r9
8000368c:	e0 69 01 00 	mov	r9,256
	if (0 != (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status)) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
80003690:	48 48       	lddpc	r8,800036a0 <udc_reset+0x44>
80003692:	b0 09       	st.h	r8[0x0],r9
80003694:	d8 22       	popm	r4-r7,pc
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
80003696:	d7 03       	nop
80003698:	00 00       	add	r0,r0
8000369a:	0c 60       	and	r0,r6
8000369c:	00 00       	add	r0,r0
8000369e:	0c 58       	eor	r8,r6
800036a0:	00 00       	add	r0,r0
800036a2:	0c 5e       	eor	lr,r6

800036a4 <udc_process_setup>:
800036a4:	d4 21       	pushm	r4-r7,lr
800036a6:	4c c8       	lddpc	r8,800037d4 <udc_process_setup+0x130>
 */
bool udc_process_setup(void)
{
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
	udd_g_ctrlreq.callback = NULL;
800036a8:	30 0a       	mov	r10,0
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
800036aa:	30 09       	mov	r9,0
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;
800036ac:	91 5a       	st.w	r8[0x14],r10
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
800036ae:	b0 69       	st.h	r8[0xc],r9
	udd_g_ctrlreq.callback = NULL;
800036b0:	91 4a       	st.w	r8[0x10],r10
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
800036b2:	11 86       	ld.ub	r6,r8[0x0]
800036b4:	f2 06 18 00 	cp.b	r6,r9
800036b8:	c0 64       	brge	800036c4 <udc_process_setup+0x20>
		if (udd_g_ctrlreq.req.wLength == 0)
800036ba:	90 38       	ld.sh	r8,r8[0x6]
800036bc:	f2 08 19 00 	cp.h	r8,r9
800036c0:	e0 80 01 b3 	breq	80003a26 <udc_process_setup+0x382>
			return false;	// Error from USB host
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
800036c4:	0c 9b       	mov	r11,r6
800036c6:	e2 1b 00 60 	andl	r11,0x60,COH
800036ca:	e0 81 01 87 	brne	800039d8 <udc_process_setup+0x334>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
800036ce:	16 98       	mov	r8,r11
800036d0:	f6 06 18 00 	cp.b	r6,r11
800036d4:	e0 84 00 d9 	brge	80003886 <udc_process_setup+0x1e2>
		// GET Standard Requests 
		if (udd_g_ctrlreq.req.wLength == 0)
800036d8:	4b f7       	lddpc	r7,800037d4 <udc_process_setup+0x130>
800036da:	8e 39       	ld.sh	r9,r7[0x6]
800036dc:	58 09       	cp.w	r9,0
800036de:	e0 80 01 7d 	breq	800039d8 <udc_process_setup+0x334>
			return false;	// Error for USB host

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
800036e2:	ed d6 c0 05 	bfextu	r6,r6,0x0,0x5
800036e6:	e0 81 00 8d 	brne	80003800 <udc_process_setup+0x15c>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
800036ea:	0f 9a       	ld.ub	r10,r7[0x1]
800036ec:	30 6b       	mov	r11,6
800036ee:	f6 0a 18 00 	cp.b	r10,r11
800036f2:	c1 10       	breq	80003714 <udc_process_setup+0x70>
800036f4:	30 8b       	mov	r11,8
800036f6:	f6 0a 18 00 	cp.b	r10,r11
800036fa:	c7 b0       	breq	800037f0 <udc_process_setup+0x14c>
800036fc:	f0 0a 18 00 	cp.b	r10,r8
80003700:	e0 81 01 6c 	brne	800039d8 <udc_process_setup+0x334>
80003704:	30 28       	mov	r8,2
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status))
80003706:	f0 09 19 00 	cp.h	r9,r8
8000370a:	e0 81 01 67 	brne	800039d8 <udc_process_setup+0x334>
8000370e:	30 2b       	mov	r11,2
		return false;

	udd_set_setup_payload(
80003710:	4b 2c       	lddpc	r12,800037d8 <udc_process_setup+0x134>
80003712:	c9 f8       	rjmp	80003850 <udc_process_setup+0x1ac>
80003714:	8e 1a       	ld.sh	r10,r7[0x2]
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
80003716:	30 2b       	mov	r11,2

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
80003718:	f1 da c0 10 	bfextu	r8,r10,0x0,0x10
8000371c:	f0 06 16 08 	lsr	r6,r8,0x8
80003720:	f6 06 18 00 	cp.b	r6,r11
80003724:	c0 f0       	breq	80003742 <udc_process_setup+0x9e>
80003726:	30 3a       	mov	r10,3
80003728:	f4 06 18 00 	cp.b	r6,r10
8000372c:	c2 80       	breq	8000377c <udc_process_setup+0xd8>
8000372e:	30 18       	mov	r8,1
80003730:	f0 06 18 00 	cp.b	r6,r8
80003734:	e0 81 01 52 	brne	800039d8 <udc_process_setup+0x334>
80003738:	4a 98       	lddpc	r8,800037dc <udc_process_setup+0x138>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
8000373a:	70 08       	ld.w	r8,r8[0x0]
8000373c:	10 9c       	mov	r12,r8
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
8000373e:	11 8b       	ld.ub	r11,r8[0x0]
80003740:	c3 f8       	rjmp	800037be <udc_process_setup+0x11a>
80003742:	f1 da c0 08 	bfextu	r8,r10,0x0,0x8
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
80003746:	4a 69       	lddpc	r9,800037dc <udc_process_setup+0x138>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
80003748:	72 0a       	ld.w	r10,r9[0x0]
8000374a:	f5 3a 00 11 	ld.ub	r10,r10[17]
8000374e:	f0 0a 18 00 	cp.b	r10,r8
80003752:	e0 88 01 43 	brls	800039d8 <udc_process_setup+0x334>
80003756:	72 19       	ld.w	r9,r9[0x4]
					bNumConfigurations)
				return false;
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
80003758:	f2 08 03 38 	ld.w	r8,r9[r8<<0x3]
8000375c:	11 a9       	ld.ub	r9,r8[0x2]
8000375e:	10 9c       	mov	r12,r8
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations)
				return false;
			udd_set_setup_payload(
80003760:	11 b8       	ld.ub	r8,r8[0x3]
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
80003762:	f1 e9 10 88 	or	r8,r8,r9<<0x8
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations)
				return false;
			udd_set_setup_payload(
80003766:	f0 09 16 08 	lsr	r9,r8,0x8
8000376a:	f3 e8 10 88 	or	r8,r9,r8<<0x8
8000376e:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
80003772:	fe b0 f5 95 	rcall	8000229c <udd_set_setup_payload>
80003776:	6e 28       	ld.w	r8,r7[0x8]
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
80003778:	b0 96       	st.b	r8[0x1],r6
8000377a:	c2 48       	rjmp	800037c2 <udc_process_setup+0x11e>
8000377c:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
	uint8_t i;
	uint8_t *str;
	uint8_t str_lgt=0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
80003780:	58 18       	cp.w	r8,1
80003782:	c0 60       	breq	8000378e <udc_process_setup+0xea>
80003784:	58 28       	cp.w	r8,2
80003786:	c0 a0       	breq	8000379a <udc_process_setup+0xf6>
80003788:	58 08       	cp.w	r8,0
8000378a:	c0 50       	breq	80003794 <udc_process_setup+0xf0>
8000378c:	c2 69       	rjmp	800039d8 <udc_process_setup+0x334>
8000378e:	30 98       	mov	r8,9
80003790:	49 4a       	lddpc	r10,800037e0 <udc_process_setup+0x13c>
80003792:	c0 68       	rjmp	8000379e <udc_process_setup+0xfa>
80003794:	30 4b       	mov	r11,4
	case 0:
		udd_set_setup_payload(
80003796:	49 4c       	lddpc	r12,800037e4 <udc_process_setup+0x140>
80003798:	c1 38       	rjmp	800037be <udc_process_setup+0x11a>
8000379a:	30 38       	mov	r8,3
8000379c:	49 3a       	lddpc	r10,800037e8 <udc_process_setup+0x144>
8000379e:	49 4b       	lddpc	r11,800037ec <udc_process_setup+0x148>
800037a0:	14 99       	mov	r9,r10
800037a2:	2f eb       	sub	r11,-2
800037a4:	13 3c       	ld.ub	r12,r9++
		return false;
	}

	if (str_lgt != 0) {
		for(i = 0; i < str_lgt; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
800037a6:	a9 6c       	lsl	r12,0x8
800037a8:	16 bc       	st.h	r11++,r12
800037aa:	f2 0a 01 0c 	sub	r12,r9,r10
#endif
		return false;
	}

	if (str_lgt != 0) {
		for(i = 0; i < str_lgt; i++) {
800037ae:	f0 0c 18 00 	cp.b	r12,r8
800037b2:	cf 93       	brcs	800037a4 <udc_process_setup+0x100>
800037b4:	2f f8       	sub	r8,-1
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}
		
		udc_string_desc.header.bLength = 2 + (str_lgt) * 2;
800037b6:	48 ec       	lddpc	r12,800037ec <udc_process_setup+0x148>
800037b8:	a1 78       	lsl	r8,0x1
800037ba:	10 9b       	mov	r11,r8
		udd_set_setup_payload(
800037bc:	b8 88       	st.b	r12[0x0],r8
	if (str_lgt != 0) {
		for(i = 0; i < str_lgt; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}
		
		udc_string_desc.header.bLength = 2 + (str_lgt) * 2;
800037be:	fe b0 f5 6f 	rcall	8000229c <udd_set_setup_payload>
		udd_set_setup_payload(
800037c2:	48 58       	lddpc	r8,800037d4 <udc_process_setup+0x130>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size)
800037c4:	90 39       	ld.sh	r9,r8[0x6]
800037c6:	90 6a       	ld.sh	r10,r8[0xc]
800037c8:	f2 0a 19 00 	cp.h	r10,r9
800037cc:	e0 88 01 2e 	brls	80003a28 <udc_process_setup+0x384>
800037d0:	b0 69       	st.h	r8[0xc],r9
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
800037d2:	c2 b9       	rjmp	80003a28 <udc_process_setup+0x384>
800037d4:	00 00       	add	r0,r0
800037d6:	0c a8       	st.w	r6++,r8
800037d8:	00 00       	add	r0,r0
800037da:	0c 5e       	eor	lr,r6
800037dc:	00 00       	add	r0,r0
800037de:	00 90       	mov	r0,r0
800037e0:	00 00       	add	r0,r0
800037e2:	00 b0       	st.h	r0++,r0
800037e4:	00 00       	add	r0,r0
800037e6:	00 d0       	st.w	--r0,r0
800037e8:	00 00       	add	r0,r0
800037ea:	00 ac       	st.w	r0++,r12
800037ec:	00 00       	add	r0,r0
800037ee:	00 bc       	st.h	r0++,r12
800037f0:	30 18       	mov	r8,1
800037f2:	f0 09 19 00 	cp.h	r9,r8
800037f6:	e0 81 00 f1 	brne	800039d8 <udc_process_setup+0x334>
 *
 * \return true if success 
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1)
800037fa:	30 1b       	mov	r11,1
800037fc:	4c 8c       	lddpc	r12,8000391c <udc_process_setup+0x278>
800037fe:	c2 98       	rjmp	80003850 <udc_process_setup+0x1ac>
80003800:	58 16       	cp.w	r6,1
		return false;

	udd_set_setup_payload(&udc_num_configuration,1);
80003802:	c2 a1       	brne	80003856 <udc_process_setup+0x1b2>
80003804:	0f 9c       	ld.ub	r12,r7[0x1]
80003806:	30 aa       	mov	r10,10
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
80003808:	f4 0c 18 00 	cp.b	r12,r10
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
8000380c:	e0 81 00 e6 	brne	800039d8 <udc_process_setup+0x334>
80003810:	ec 09 19 00 	cp.h	r9,r6
80003814:	e0 81 00 e2 	brne	800039d8 <udc_process_setup+0x334>
{
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1)
80003818:	4c 19       	lddpc	r9,8000391c <udc_process_setup+0x278>
8000381a:	13 89       	ld.ub	r9,r9[0x0]
8000381c:	f6 09 18 00 	cp.b	r9,r11
		return false;	// Error in request
	if (!udc_num_configuration)
80003820:	e0 80 00 dc 	breq	800039d8 <udc_process_setup+0x334>
80003824:	4b f8       	lddpc	r8,80003920 <udc_process_setup+0x27c>
80003826:	0f d7       	ld.ub	r7,r7[0x5]
80003828:	70 06       	ld.w	r6,r8[0x0]
8000382a:	6c 08       	ld.w	r8,r6[0x0]
		return false;	// The device is not is configured state yet

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces)
8000382c:	11 c8       	ld.ub	r8,r8[0x4]
		return false;	// Error in request
	if (!udc_num_configuration)
		return false;	// The device is not is configured state yet

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
8000382e:	ee 08 18 00 	cp.b	r8,r7
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces)
80003832:	e0 88 00 d3 	brls	800039d8 <udc_process_setup+0x334>
80003836:	0e 9c       	mov	r12,r7
80003838:	c2 6e       	rcall	80003484 <udc_update_iface_desc>
8000383a:	e0 80 00 cf 	breq	800039d8 <udc_process_setup+0x334>
		return false;

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0))
8000383e:	6c 18       	ld.w	r8,r6[0x4]
80003840:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
80003844:	70 3c       	ld.w	r12,r8[0xc]
80003846:	5d 1c       	icall	r12
		return false;
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
	udc_iface_setting = udi_api->getsetting();
80003848:	4b 78       	lddpc	r8,80003924 <udc_process_setup+0x280>
8000384a:	30 1b       	mov	r11,1
8000384c:	b0 8c       	st.b	r8[0x0],r12
8000384e:	10 9c       	mov	r12,r8
80003850:	fe b0 f5 26 	rcall	8000229c <udd_set_setup_payload>
	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
80003854:	c3 48       	rjmp	800038bc <udc_process_setup+0x218>
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0))
		return false;
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
	udc_iface_setting = udi_api->getsetting();
80003856:	58 26       	cp.w	r6,2
	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
80003858:	e0 81 00 c0 	brne	800039d8 <udc_process_setup+0x334>
8000385c:	0f 9a       	ld.ub	r10,r7[0x1]
8000385e:	f6 0a 18 00 	cp.b	r10,r11
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
80003862:	e0 81 00 bb 	brne	800039d8 <udc_process_setup+0x334>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
80003866:	ec 09 19 00 	cp.h	r9,r6
8000386a:	e0 81 00 b7 	brne	800039d8 <udc_process_setup+0x334>
8000386e:	0f dc       	ld.ub	r12,r7[0x5]
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status))
80003870:	fe b0 f5 1c 	rcall	800022a8 <udd_ep_is_halted>
80003874:	4a d8       	lddpc	r8,80003928 <udc_process_setup+0x284>
80003876:	e0 69 01 00 	mov	r9,256
		return false;

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
8000387a:	0c 9b       	mov	r11,r6
8000387c:	58 0c       	cp.w	r12,0
8000387e:	f9 b9 00 00 	moveq	r9,0
80003882:	b0 09       	st.h	r8[0x0],r9
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload(
80003884:	ce 5b       	rjmp	8000384e <udc_process_setup+0x1aa>
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status))
		return false;

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
80003886:	ef d6 c0 05 	bfextu	r7,r6,0x0,0x5
8000388a:	c6 51       	brne	80003954 <udc_process_setup+0x2b0>
8000388c:	4a 86       	lddpc	r6,8000392c <udc_process_setup+0x288>
8000388e:	30 59       	mov	r9,5
			}
		}
#endif
	} else {
		// SET Standard Requests  
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
80003890:	0d 98       	ld.ub	r8,r6[0x1]
80003892:	f2 08 18 00 	cp.b	r8,r9
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
80003896:	c0 b0       	breq	800038ac <udc_process_setup+0x208>
80003898:	30 99       	mov	r9,9
8000389a:	f2 08 18 00 	cp.b	r8,r9
8000389e:	c2 10       	breq	800038e0 <udc_process_setup+0x23c>
800038a0:	30 19       	mov	r9,1
800038a2:	f2 08 18 00 	cp.b	r8,r9
800038a6:	e0 81 00 99 	brne	800039d8 <udc_process_setup+0x334>
800038aa:	c0 a8       	rjmp	800038be <udc_process_setup+0x21a>
800038ac:	8c 38       	ld.sh	r8,r6[0x6]
800038ae:	ee 08 19 00 	cp.h	r8,r7
800038b2:	e0 81 00 93 	brne	800039d8 <udc_process_setup+0x334>
 *
 * \return true if success 
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength != 0)
800038b6:	fe c8 03 76 	sub	r8,pc,886
800038ba:	8d 48       	st.w	r6[0x10],r8
800038bc:	da 2a       	popm	r4-r7,pc,r12=1
800038be:	8c 38       	ld.sh	r8,r6[0x6]
		return false;

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
800038c0:	ee 08 19 00 	cp.h	r8,r7
800038c4:	e0 81 00 8a 	brne	800039d8 <udc_process_setup+0x334>
 *
 * \return true if success 
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength != 0)
800038c8:	8c 19       	ld.sh	r9,r6[0x2]
800038ca:	30 18       	mov	r8,1
800038cc:	f0 09 19 00 	cp.h	r9,r8
		return false;

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
800038d0:	e0 81 00 84 	brne	800039d8 <udc_process_setup+0x334>
800038d4:	49 79       	lddpc	r9,80003930 <udc_process_setup+0x28c>
800038d6:	30 1c       	mov	r12,1
800038d8:	92 08       	ld.sh	r8,r9[0x0]
800038da:	a9 d8       	cbr	r8,0x9
		udc_device_status &= CPU_TO_LE16(~USB_DEV_STATUS_REMOTEWAKEUP);
800038dc:	b2 08       	st.h	r9[0x0],r8
800038de:	d8 22       	popm	r4-r7,pc
800038e0:	8c 39       	ld.sh	r9,r6[0x6]
800038e2:	ee 09 19 00 	cp.h	r9,r7
800038e6:	c7 91       	brne	800039d8 <udc_process_setup+0x334>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength != 0)
800038e8:	fe b0 f4 c7 	rcall	80002276 <udd_getaddress>
800038ec:	c7 60       	breq	800039d8 <udc_process_setup+0x334>
800038ee:	49 25       	lddpc	r5,80003934 <udc_process_setup+0x290>
800038f0:	0d b9       	ld.ub	r9,r6[0x3]
		return false;
	// Authorize configuration only if the address is valid
	if (!udd_getaddress())
800038f2:	6a 08       	ld.w	r8,r5[0x0]
800038f4:	f1 38 00 11 	ld.ub	r8,r8[17]
800038f8:	10 39       	cp.w	r9,r8
			return false;
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
800038fa:	e0 89 00 6f 	brgt	800039d8 <udc_process_setup+0x334>
800038fe:	ca fe       	rcall	8000365c <udc_reset>
80003900:	0d b8       	ld.ub	r8,r6[0x3]
80003902:	48 79       	lddpc	r9,8000391c <udc_process_setup+0x278>
80003904:	b2 88       	st.b	r9[0x0],r8
80003906:	58 08       	cp.w	r8,0
80003908:	e0 80 00 90 	breq	80003a28 <udc_process_setup+0x384>
				udc_config.confdev_lsfs->bNumConfigurations)
			return false;
	}

	// Reset current configuration
	udc_reset();
8000390c:	20 18       	sub	r8,1

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
8000390e:	6a 19       	ld.w	r9,r5[0x4]
80003910:	48 46       	lddpc	r6,80003920 <udc_process_setup+0x27c>
80003912:	f2 08 00 38 	add	r8,r9,r8<<0x3
	if (udc_num_configuration == 0) {
80003916:	8d 08       	st.w	r6[0x0],r8
80003918:	c1 68       	rjmp	80003944 <udc_process_setup+0x2a0>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
8000391a:	d7 03       	nop
8000391c:	00 00       	add	r0,r0
8000391e:	0c 60       	and	r0,r6
80003920:	00 00       	add	r0,r0
80003922:	0c 58       	eor	r8,r6
80003924:	00 00       	add	r0,r0
80003926:	0c 5c       	eor	r12,r6
80003928:	00 00       	add	r0,r0
8000392a:	0c 54       	eor	r4,r6
8000392c:	00 00       	add	r0,r0
8000392e:	0c a8       	st.w	r6++,r8
80003930:	00 00       	add	r0,r0
80003932:	0c 5e       	eor	lr,r6
80003934:	00 00       	add	r0,r0
80003936:	00 90       	mov	r0,r0
80003938:	0e 9c       	mov	r12,r7
8000393a:	30 0b       	mov	r11,0
8000393c:	c0 ce       	rcall	80003554 <udc_iface_enable>
8000393e:	c4 d0       	breq	800039d8 <udc_process_setup+0x334>
80003940:	2f f7       	sub	r7,-1
80003942:	5c 57       	castu.b	r7
80003944:	6c 08       	ld.w	r8,r6[0x0]
80003946:	70 08       	ld.w	r8,r8[0x0]
80003948:	11 c8       	ld.ub	r8,r8[0x4]
8000394a:	ee 08 18 00 	cp.b	r8,r7
8000394e:	fe 9b ff f5 	brhi	80003938 <udc_process_setup+0x294>
80003952:	c6 b8       	rjmp	80003a28 <udc_process_setup+0x384>
80003954:	58 17       	cp.w	r7,1
80003956:	c1 b1       	brne	8000398c <udc_process_setup+0x2e8>
80003958:	4b 59       	lddpc	r9,80003a2c <udc_process_setup+0x388>
8000395a:	30 ba       	mov	r10,11
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0))
8000395c:	13 9c       	ld.ub	r12,r9[0x1]
8000395e:	f4 0c 18 00 	cp.b	r12,r10
80003962:	c3 b1       	brne	800039d8 <udc_process_setup+0x334>
80003964:	92 3a       	ld.sh	r10,r9[0x6]
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
80003966:	f6 0a 19 00 	cp.h	r10,r11
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
8000396a:	c3 71       	brne	800039d8 <udc_process_setup+0x334>
8000396c:	4b 1a       	lddpc	r10,80003a30 <udc_process_setup+0x38c>
8000396e:	15 8a       	ld.ub	r10,r10[0x0]
80003970:	f6 0a 18 00 	cp.b	r10,r11
80003974:	c3 20       	breq	800039d8 <udc_process_setup+0x334>
80003976:	13 d7       	ld.ub	r7,r9[0x5]
80003978:	92 16       	ld.sh	r6,r9[0x2]
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
8000397a:	0e 9c       	mov	r12,r7
8000397c:	c3 0e       	rcall	800035dc <udc_iface_disable>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
8000397e:	c2 d0       	breq	800039d8 <udc_process_setup+0x334>
80003980:	f7 d6 c0 08 	bfextu	r11,r6,0x0,0x8
80003984:	0e 9c       	mov	r12,r7
80003986:	fe b0 fd e7 	rcall	80003554 <udc_iface_enable>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength != 0)
8000398a:	c2 58       	rjmp	800039d4 <udc_process_setup+0x330>
8000398c:	58 27       	cp.w	r7,2
8000398e:	c2 51       	brne	800039d8 <udc_process_setup+0x334>
80003990:	4a 78       	lddpc	r8,80003a2c <udc_process_setup+0x388>
		return false;	// Error in request
	if (!udc_num_configuration)
80003992:	30 1a       	mov	r10,1
80003994:	11 99       	ld.ub	r9,r8[0x1]
80003996:	f4 09 18 00 	cp.b	r9,r10
8000399a:	c0 60       	breq	800039a6 <udc_process_setup+0x302>

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;

	// Disable current setting
	if (!udc_iface_disable(iface_num))
8000399c:	30 3a       	mov	r10,3
	if (!udc_num_configuration)
		return false;	// The device is not is configured state yet


	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
8000399e:	f4 09 18 00 	cp.b	r9,r10

	// Disable current setting
	if (!udc_iface_disable(iface_num))
800039a2:	c1 b1       	brne	800039d8 <udc_process_setup+0x334>
800039a4:	c0 d8       	rjmp	800039be <udc_process_setup+0x31a>
800039a6:	90 39       	ld.sh	r9,r8[0x6]
		return false;

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
800039a8:	f6 09 19 00 	cp.h	r9,r11
800039ac:	c1 61       	brne	800039d8 <udc_process_setup+0x334>
800039ae:	90 1a       	ld.sh	r10,r8[0x2]
800039b0:	f2 0a 19 00 	cp.h	r10,r9
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
800039b4:	c1 21       	brne	800039d8 <udc_process_setup+0x334>
800039b6:	11 dc       	ld.ub	r12,r8[0x5]
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
800039b8:	fe b0 f4 c0 	rcall	80002338 <udd_ep_clear_halt>
800039bc:	c0 c8       	rjmp	800039d4 <udc_process_setup+0x330>
800039be:	90 39       	ld.sh	r9,r8[0x6]
800039c0:	f6 09 19 00 	cp.h	r9,r11
800039c4:	c0 a1       	brne	800039d8 <udc_process_setup+0x334>
800039c6:	90 1a       	ld.sh	r10,r8[0x2]
800039c8:	f2 0a 19 00 	cp.h	r10,r9
800039cc:	c0 61       	brne	800039d8 <udc_process_setup+0x334>
 *
 * \return true if success 
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength != 0)
800039ce:	11 dc       	ld.ub	r12,r8[0x5]
800039d0:	fe b0 f4 76 	rcall	800022bc <udd_ep_set_halt>
800039d4:	58 0c       	cp.w	r12,0
		return false;

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
800039d6:	c2 91       	brne	80003a28 <udc_process_setup+0x384>
800039d8:	49 58       	lddpc	r8,80003a2c <udc_process_setup+0x388>
800039da:	11 89       	ld.ub	r9,r8[0x0]
800039dc:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
800039e0:	58 19       	cp.w	r9,1
800039e2:	c2 21       	brne	80003a26 <udc_process_setup+0x382>
800039e4:	49 39       	lddpc	r9,80003a30 <udc_process_setup+0x38c>
 * \return true if success 
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_epset_feature(void)
{
	if (udd_g_ctrlreq.req.wLength != 0)
800039e6:	13 8a       	ld.ub	r10,r9[0x0]
800039e8:	30 09       	mov	r9,0
800039ea:	f2 0a 18 00 	cp.b	r10,r9
		return false;
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
800039ee:	c1 c0       	breq	80003a26 <udc_process_setup+0x382>
800039f0:	11 d7       	ld.ub	r7,r8[0x5]
800039f2:	49 18       	lddpc	r8,80003a34 <udc_process_setup+0x390>
800039f4:	70 06       	ld.w	r6,r8[0x0]
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
800039f6:	6c 08       	ld.w	r8,r6[0x0]
800039f8:	11 c8       	ld.ub	r8,r8[0x4]
800039fa:	ee 08 18 00 	cp.b	r8,r7
			return false;	// Error from USB host
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd())
800039fe:	e0 88 00 14 	brls	80003a26 <udc_process_setup+0x382>
			return true;
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
80003a02:	30 0b       	mov	r11,0
80003a04:	0e 9c       	mov	r12,r7
80003a06:	fe b0 fd 3f 	rcall	80003484 <udc_update_iface_desc>
80003a0a:	c0 e0       	breq	80003a26 <udc_process_setup+0x382>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration)
80003a0c:	6c 18       	ld.w	r8,r6[0x4]
80003a0e:	f0 07 03 26 	ld.w	r6,r8[r7<<0x2]
80003a12:	6c 3c       	ld.w	r12,r6[0xc]
80003a14:	5d 1c       	icall	r12
80003a16:	18 9b       	mov	r11,r12
		return false;	// The device is not is configured state yet
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
80003a18:	0e 9c       	mov	r12,r7
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces)
80003a1a:	fe b0 fd 35 	rcall	80003484 <udc_update_iface_desc>
80003a1e:	c0 40       	breq	80003a26 <udc_process_setup+0x382>
80003a20:	6c 2c       	ld.w	r12,r6[0x8]
80003a22:	5d 1c       	icall	r12
80003a24:	d8 22       	popm	r4-r7,pc
80003a26:	d8 2a       	popm	r4-r7,pc,r12=0
80003a28:	da 2a       	popm	r4-r7,pc,r12=1
		return false;

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0))
80003a2a:	d7 03       	nop
80003a2c:	00 00       	add	r0,r0
80003a2e:	0c a8       	st.w	r6++,r8
80003a30:	00 00       	add	r0,r0
80003a32:	0c 60       	and	r0,r6
		return false;
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
80003a34:	00 00       	add	r0,r0
80003a36:	0c 58       	eor	r8,r6

80003a38 <_read>:
#elif (defined(__GNUC__) && !defined(XMEGA))


int __attribute__((weak))
_read (int file, char * ptr, int len)
{
80003a38:	d4 31       	pushm	r0-r7,lr
80003a3a:	20 1d       	sub	sp,4
80003a3c:	16 97       	mov	r7,r11
80003a3e:	14 92       	mov	r2,r10
	int nChars = 0;

	if (file != 0)
80003a40:	58 0c       	cp.w	r12,0
80003a42:	c0 30       	breq	80003a48 <_read+0x10>
80003a44:	3f f6       	mov	r6,-1
80003a46:	c1 58       	rjmp	80003a70 <_read+0x38>
80003a48:	18 96       	mov	r6,r12
		return -1;

	for (; len > 0; --len) {
		int c;
		ptr_get(stdio_base,&c);
80003a4a:	48 c3       	lddpc	r3,80003a78 <_read+0x40>
80003a4c:	48 c4       	lddpc	r4,80003a7c <_read+0x44>
80003a4e:	1a 95       	mov	r5,sp
80003a50:	c0 b8       	rjmp	80003a66 <_read+0x2e>
80003a52:	68 08       	ld.w	r8,r4[0x0]
80003a54:	66 0c       	ld.w	r12,r3[0x0]
80003a56:	1a 9b       	mov	r11,sp
80003a58:	5d 18       	icall	r8
		if (c < 0)
80003a5a:	40 08       	lddsp	r8,sp[0x0]
80003a5c:	58 08       	cp.w	r8,0
80003a5e:	c0 95       	brlt	80003a70 <_read+0x38>
		break;
		*ptr++ = c;
80003a60:	ee 06 0b 08 	st.b	r7[r6],r8
		++nChars;
80003a64:	2f f6       	sub	r6,-1
// GCC AVR32 implementation
#elif (defined(__GNUC__) && !defined(XMEGA))


int __attribute__((weak))
_read (int file, char * ptr, int len)
80003a66:	e4 06 01 08 	sub	r8,r2,r6
	int nChars = 0;

	if (file != 0)
		return -1;

	for (; len > 0; --len) {
80003a6a:	58 08       	cp.w	r8,0
80003a6c:	fe 99 ff f3 	brgt	80003a52 <_read+0x1a>
		break;
		*ptr++ = c;
		++nChars;
	}
	return nChars;
}
80003a70:	0c 9c       	mov	r12,r6
80003a72:	2f fd       	sub	sp,-4
80003a74:	d8 32       	popm	r0-r7,pc
80003a76:	d7 03       	nop
80003a78:	00 00       	add	r0,r0
80003a7a:	0c d0       	st.w	--r6,r0
80003a7c:	00 00       	add	r0,r0
80003a7e:	0c c8       	st.b	r6++,r8

80003a80 <stdio_usb_enable>:
	}
}

bool stdio_usb_enable(void)
{
	stdio_usb_interface_enable = true;
80003a80:	30 19       	mov	r9,1
80003a82:	48 38       	lddpc	r8,80003a8c <stdio_usb_enable+0xc>
	return true;
}
80003a84:	30 1c       	mov	r12,1
	}
}

bool stdio_usb_enable(void)
{
	stdio_usb_interface_enable = true;
80003a86:	b0 89       	st.b	r8[0x0],r9
	return true;
}
80003a88:	5e fc       	retal	r12
80003a8a:	d7 03       	nop
80003a8c:	00 00       	add	r0,r0
80003a8e:	0c 68       	and	r8,r6

80003a90 <stdio_usb_disable>:

void stdio_usb_disable(void)
{
	stdio_usb_interface_enable = false;
80003a90:	30 09       	mov	r9,0
80003a92:	48 28       	lddpc	r8,80003a98 <stdio_usb_disable+0x8>
80003a94:	b0 89       	st.b	r8[0x0],r9
}
80003a96:	5e fc       	retal	r12
80003a98:	00 00       	add	r0,r0
80003a9a:	0c 68       	and	r8,r6

80003a9c <stdio_usb_vbus_event>:
	
	*data = udi_cdc_getc ();
}

void stdio_usb_vbus_event(bool b_high)
{
80003a9c:	d4 01       	pushm	lr
	if (b_high) {
80003a9e:	58 0c       	cp.w	r12,0
80003aa0:	c0 40       	breq	80003aa8 <stdio_usb_vbus_event+0xc>
 * then it will attach device when an acceptable Vbus
 * level from the host is detected.
 */
static inline void udc_attach(void)
{
	udd_attach();
80003aa2:	fe b0 f6 e7 	rcall	80002870 <udd_attach>
80003aa6:	d8 02       	popm	pc
 *
 * The driver must remove pull-up on USB line D- or D+.
 */
static inline void udc_detach(void)
{
	udd_detach();
80003aa8:	fe b0 f5 6e 	rcall	80002584 <udd_detach>
80003aac:	d8 02       	popm	pc
80003aae:	d7 03       	nop

80003ab0 <stdio_usb_init>:
80003ab0:	d4 01       	pushm	lr
80003ab2:	48 a8       	lddpc	r8,80003ad8 <stdio_usb_init+0x28>
80003ab4:	fe c9 ff ac 	sub	r9,pc,-84
}

void stdio_usb_init (volatile void * usart)
{
	stdio_base = usart;
	ptr_put = stdio_usb_putchar;
80003ab8:	91 0c       	st.w	r8[0x0],r12
80003aba:	48 98       	lddpc	r8,80003adc <stdio_usb_init+0x2c>
	ptr_get = stdio_usb_getchar;
80003abc:	91 09       	st.w	r8[0x0],r9
80003abe:	fe c9 ff da 	sub	r9,pc,-38

/*! \brief Start the USB Device stack
 */
static inline void udc_start(void)
{
	udd_enable();
80003ac2:	48 88       	lddpc	r8,80003ae0 <stdio_usb_init+0x30>
80003ac4:	91 09       	st.w	r8[0x0],r9
 *        udc_attach(); \n
 *     }  \n
 */
static inline bool udc_include_vbus_monitoring(void)
{
	return udd_include_vbus_monitoring();
80003ac6:	fe b0 f6 ff 	rcall	800028c4 <udd_enable>
	 * integrated USB interfaces.  Assume the VBUS is present if
	 * VBUS monitoring is not available.
	 */
	udc_start ();

	if (! udc_include_vbus_monitoring ()) {
80003aca:	fe b0 f3 c3 	rcall	80002250 <udd_include_vbus_monitoring>
		stdio_usb_vbus_event (true);
80003ace:	c0 31       	brne	80003ad4 <stdio_usb_init+0x24>
80003ad0:	30 1c       	mov	r12,1
80003ad2:	ce 5f       	rcall	80003a9c <stdio_usb_vbus_event>
80003ad4:	d8 02       	popm	pc
80003ad6:	d7 03       	nop
80003ad8:	00 00       	add	r0,r0
80003ada:	0c d0       	st.w	--r6,r0
80003adc:	00 00       	add	r0,r0
80003ade:	0c cc       	st.b	r6++,r12
80003ae0:	00 00       	add	r0,r0
80003ae2:	0c c8       	st.b	r6++,r8

80003ae4 <stdio_usb_getchar>:
80003ae4:	d4 21       	pushm	r4-r7,lr
80003ae6:	48 88       	lddpc	r8,80003b04 <stdio_usb_getchar+0x20>
80003ae8:	16 97       	mov	r7,r11
80003aea:	11 89       	ld.ub	r9,r8[0x0]
80003aec:	30 08       	mov	r8,0
80003aee:	f0 09 18 00 	cp.b	r9,r8
80003af2:	c0 41       	brne	80003afa <stdio_usb_getchar+0x16>
{
	/* A negative return value should be used to indicate that data
	 * was not read, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
		*data = 0;  // -1
80003af4:	30 08       	mov	r8,0
80003af6:	97 08       	st.w	r11[0x0],r8
		return;
80003af8:	d8 22       	popm	r4-r7,pc
	}
	
	*data = udi_cdc_getc ();
80003afa:	fe b0 fb 9d 	rcall	80003234 <udi_cdc_getc>
80003afe:	8f 0c       	st.w	r7[0x0],r12
80003b00:	d8 22       	popm	r4-r7,pc
80003b02:	d7 03       	nop
80003b04:	00 00       	add	r0,r0
80003b06:	0c 68       	and	r8,r6

80003b08 <stdio_usb_putchar>:
80003b08:	d4 01       	pushm	lr
80003b0a:	48 78       	lddpc	r8,80003b24 <stdio_usb_putchar+0x1c>
int stdio_usb_putchar (volatile void * usart, int data)
{
	/* A negative return value should be used to indicate that data
	 * was not written, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
80003b0c:	11 89       	ld.ub	r9,r8[0x0]
80003b0e:	30 08       	mov	r8,0
80003b10:	f0 09 18 00 	cp.b	r9,r8
80003b14:	c0 60       	breq	80003b20 <stdio_usb_putchar+0x18>
		return 0;  // -1
	}

	return udi_cdc_putc (data) ? 0 : -1;
80003b16:	16 9c       	mov	r12,r11
80003b18:	fe b0 fb 20 	rcall	80003158 <udi_cdc_putc>
80003b1c:	c0 21       	brne	80003b20 <stdio_usb_putchar+0x18>
80003b1e:	dc 0a       	popm	pc,r12=-1
80003b20:	d8 0a       	popm	pc,r12=0
80003b22:	d7 03       	nop
80003b24:	00 00       	add	r0,r0
80003b26:	0c 68       	and	r8,r6

80003b28 <_write>:

#elif (defined(__GNUC__) && !defined(XMEGA))

	int __attribute__((weak))
	_write (int file, char * ptr, int len)
	{
80003b28:	d4 31       	pushm	r0-r7,lr
80003b2a:	16 97       	mov	r7,r11
80003b2c:	14 93       	mov	r3,r10
		int nChars = 0;
	
		if ( (file != 1)
80003b2e:	20 1c       	sub	r12,1
80003b30:	58 2c       	cp.w	r12,2
80003b32:	e0 8b 00 10 	brhi	80003b52 <_write+0x2a>
80003b36:	30 06       	mov	r6,0
			&& (file != 2) && (file!=3))
		return -1;
	
		for (; len != 0; --len) {
			if (ptr_put(stdio_base, *ptr++) < 0) {
80003b38:	48 84       	lddpc	r4,80003b58 <_write+0x30>
80003b3a:	48 95       	lddpc	r5,80003b5c <_write+0x34>
80003b3c:	c0 88       	rjmp	80003b4c <_write+0x24>
80003b3e:	ee 06 07 0b 	ld.ub	r11,r7[r6]
80003b42:	68 0c       	ld.w	r12,r4[0x0]
				return -1;
			}
			++nChars;
80003b44:	2f f6       	sub	r6,-1
		if ( (file != 1)
			&& (file != 2) && (file!=3))
		return -1;
	
		for (; len != 0; --len) {
			if (ptr_put(stdio_base, *ptr++) < 0) {
80003b46:	6a 08       	ld.w	r8,r5[0x0]
80003b48:	5d 18       	icall	r8
80003b4a:	c0 45       	brlt	80003b52 <_write+0x2a>
	
		if ( (file != 1)
			&& (file != 2) && (file!=3))
		return -1;
	
		for (; len != 0; --len) {
80003b4c:	0c 33       	cp.w	r3,r6
80003b4e:	cf 81       	brne	80003b3e <_write+0x16>
80003b50:	c0 28       	rjmp	80003b54 <_write+0x2c>
80003b52:	3f f6       	mov	r6,-1
				return -1;
			}
			++nChars;
		}
		return nChars;
	}
80003b54:	0c 9c       	mov	r12,r6
80003b56:	d8 32       	popm	r0-r7,pc
80003b58:	00 00       	add	r0,r0
80003b5a:	0c d0       	st.w	--r6,r0
80003b5c:	00 00       	add	r0,r0
80003b5e:	0c cc       	st.b	r6++,r12

80003b60 <busy_delay_init>:

//_____ D E C L A R A T I O N S ____________________________________________

void busy_delay_init(unsigned long fcpu_hz)
{
    s_fcpu_hz = fcpu_hz;
80003b60:	48 28       	lddpc	r8,80003b68 <busy_delay_init+0x8>
80003b62:	91 0c       	st.w	r8[0x0],r12
}
80003b64:	5e fc       	retal	r12
80003b66:	d7 03       	nop
80003b68:	00 00       	add	r0,r0
80003b6a:	0c 6c       	and	r12,r6

80003b6c <busy_delay_us>:
{
    cpu_delay_ms(delay, s_fcpu_hz);
}

void busy_delay_us(unsigned long delay)
{
80003b6c:	d4 01       	pushm	lr
#if (defined __GNUC__)
__attribute__((__always_inline__))
#endif
static inline uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80003b6e:	49 18       	lddpc	r8,80003bb0 <busy_delay_us+0x44>
80003b70:	70 0b       	ld.w	r11,r8[0x0]
80003b72:	ee 78 42 3f 	mov	r8,999999
80003b76:	f8 0b 06 4a 	mulu.d	r10,r12,r11
80003b7a:	30 09       	mov	r9,0
80003b7c:	10 0a       	add	r10,r8
80003b7e:	f6 09 00 4b 	adc	r11,r11,r9
80003b82:	ee 78 42 40 	mov	r8,1000000
80003b86:	30 09       	mov	r9,0
80003b88:	cb 2c       	rcall	80003cec <__avr32_udiv64>
80003b8a:	e1 b8 00 42 	mfsr	r8,0x108
#if (defined __GNUC__)
__attribute__((__always_inline__))
#endif
static inline void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003b8e:	f0 0a 00 0a 	add	r10,r8,r10
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003b92:	e1 b9 00 42 	mfsr	r9,0x108
#if (defined __GNUC__)
__attribute__((__always_inline__))
#endif
static inline unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003b96:	14 38       	cp.w	r8,r10
  // Test if the timeout as already occured.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003b98:	e0 88 00 05 	brls	80003ba2 <busy_delay_us+0x36>
80003b9c:	10 39       	cp.w	r9,r8
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003b9e:	cf a2       	brcc	80003b92 <busy_delay_us+0x26>
80003ba0:	c0 38       	rjmp	80003ba6 <busy_delay_us+0x3a>
80003ba2:	10 39       	cp.w	r9,r8
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003ba4:	c0 43       	brcs	80003bac <busy_delay_us+0x40>
80003ba6:	14 39       	cp.w	r9,r10
80003ba8:	fe 98 ff f5 	brls	80003b92 <busy_delay_us+0x26>
80003bac:	d8 02       	popm	pc
80003bae:	d7 03       	nop
80003bb0:	00 00       	add	r0,r0
80003bb2:	0c 6c       	and	r12,r6

80003bb4 <init>:
volatile int TEST_C_FLAG = 1;


__attribute__((__interrupt__)) static void interrupt_J3(void);

void init(){
80003bb4:	d4 21       	pushm	r4-r7,lr
    sysclk_init();
80003bb6:	fe b0 f9 d9 	rcall	80002f68 <sysclk_init>
    board_init();
80003bba:	fe b0 f2 25 	rcall	80002004 <board_init>
	
	gpio_configure_pin (TEST_A, GPIO_DIR_INPUT);
80003bbe:	30 0b       	mov	r11,0
80003bc0:	31 fc       	mov	r12,31
80003bc2:	fe b0 f2 47 	rcall	80002050 <gpio_configure_pin>
	gpio_configure_pin (TEST_B, GPIO_DIR_INPUT);
80003bc6:	30 0b       	mov	r11,0
80003bc8:	31 dc       	mov	r12,29
80003bca:	fe b0 f2 43 	rcall	80002050 <gpio_configure_pin>
	gpio_configure_pin (TEST_C, GPIO_DIR_INPUT);
80003bce:	30 0b       	mov	r11,0
80003bd0:	31 bc       	mov	r12,27
80003bd2:	fe b0 f2 3f 	rcall	80002050 <gpio_configure_pin>
	gpio_configure_pin (RESPONSE_A, (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH));
80003bd6:	30 3b       	mov	r11,3
80003bd8:	31 ec       	mov	r12,30
80003bda:	fe b0 f2 3b 	rcall	80002050 <gpio_configure_pin>
	gpio_configure_pin (RESPONSE_B, (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH));
80003bde:	30 3b       	mov	r11,3
80003be0:	31 cc       	mov	r12,28
80003be2:	fe b0 f2 37 	rcall	80002050 <gpio_configure_pin>
	gpio_configure_pin (RESPONSE_C, (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH));
80003be6:	30 3b       	mov	r11,3
80003be8:	32 0c       	mov	r12,32
80003bea:	fe b0 f2 33 	rcall	80002050 <gpio_configure_pin>
	gpio_enable_pin_interrupt(TEST_A, GPIO_FALLING_EDGE);
80003bee:	30 2b       	mov	r11,2
80003bf0:	31 fc       	mov	r12,31
80003bf2:	fe b0 f2 a2 	rcall	80002136 <gpio_enable_pin_interrupt>
	gpio_enable_pin_interrupt(TEST_B, GPIO_FALLING_EDGE);
80003bf6:	30 2b       	mov	r11,2
80003bf8:	31 dc       	mov	r12,29
80003bfa:	fe b0 f2 9e 	rcall	80002136 <gpio_enable_pin_interrupt>
	gpio_enable_pin_interrupt(TEST_C, GPIO_FALLING_EDGE);
80003bfe:	30 2b       	mov	r11,2
80003c00:	31 bc       	mov	r12,27
80003c02:	fe b0 f2 9a 	rcall	80002136 <gpio_enable_pin_interrupt>
	
	
    busy_delay_init(BOARD_OSC0_HZ);
80003c06:	e0 6c 1b 00 	mov	r12,6912
80003c0a:	ea 1c 00 b7 	orh	r12,0xb7
80003c0e:	ca 9f       	rcall	80003b60 <busy_delay_init>
80003c10:	d3 03       	ssrf	0x10
    
    cpu_irq_disable();
80003c12:	fe b0 f2 e1 	rcall	800021d4 <INTC_init_interrupts>
    INTC_init_interrupts();
80003c16:	30 1a       	mov	r10,1
    INTC_register_interrupt(&interrupt_J3, AVR32_GPIO_IRQ_3, AVR32_INTC_INT1);
80003c18:	34 3b       	mov	r11,67
80003c1a:	fe cc ff 6e 	sub	r12,pc,-146
80003c1e:	fe b0 f2 c5 	rcall	800021a8 <INTC_register_interrupt>
    cpu_irq_enable();
80003c22:	d5 03       	csrf	0x10
    
    stdio_usb_init(&CONFIG_USART_IF);
80003c24:	fe 7c 1c 00 	mov	r12,-58368
80003c28:	c4 4f       	rcall	80003ab0 <stdio_usb_init>
80003c2a:	48 67       	lddpc	r7,80003c40 <init+0x8c>

    #if defined(__GNUC__) && defined(__AVR32__)
        setbuf(stdout, NULL);
80003c2c:	6e 08       	ld.w	r8,r7[0x0]
80003c2e:	30 0b       	mov	r11,0
80003c30:	70 1c       	ld.w	r12,r8[0x4]
80003c32:	c8 fd       	rcall	80003f50 <setbuf>
80003c34:	6e 08       	ld.w	r8,r7[0x0]
80003c36:	30 0b       	mov	r11,0
        setbuf(stdin,  NULL);
80003c38:	70 0c       	ld.w	r12,r8[0x0]
80003c3a:	c8 bd       	rcall	80003f50 <setbuf>
80003c3c:	d8 22       	popm	r4-r7,pc
80003c3e:	d7 03       	nop
80003c40:	00 00       	add	r0,r0
    #endif
}
80003c42:	01 d0       	ld.ub	r0,r0[0x5]

80003c44 <main>:
80003c44:	d4 21       	pushm	r4-r7,lr
80003c46:	20 1d       	sub	sp,4
80003c48:	49 64       	lddpc	r4,80003ca0 <main+0x5c>
80003c4a:	cb 5f       	rcall	80003bb4 <init>
80003c4c:	49 65       	lddpc	r5,80003ca4 <main+0x60>
80003c4e:	30 07       	mov	r7,0
80003c50:	49 66       	lddpc	r6,80003ca8 <main+0x64>
80003c52:	68 08       	ld.w	r8,r4[0x0]
80003c54:	58 08       	cp.w	r8,0
80003c56:	c0 a0       	breq	80003c6a <main+0x26>
80003c58:	31 ec       	mov	r12,30
80003c5a:	fe b0 f2 64 	rcall	80002122 <gpio_set_pin_low>
80003c5e:	30 5c       	mov	r12,5
80003c60:	c8 6f       	rcall	80003b6c <busy_delay_us>
80003c62:	31 ec       	mov	r12,30
80003c64:	fe b0 f2 55 	rcall	8000210e <gpio_set_pin_high>
80003c68:	50 07       	stdsp	sp[0x0],r7
80003c6a:	6a 08       	ld.w	r8,r5[0x0]
80003c6c:	58 08       	cp.w	r8,0
80003c6e:	c0 c0       	breq	80003c86 <main+0x42>
			gpio_set_pin_low(RESPONSE_A);
			busy_delay_us(5);
			gpio_set_pin_high(RESPONSE_A);
			volatile TEST_A_FLAG = 0;
		}
		if (TEST_B_FLAG){
80003c70:	36 4c       	mov	r12,100
80003c72:	c7 df       	rcall	80003b6c <busy_delay_us>
			busy_delay_us(100);
80003c74:	31 cc       	mov	r12,28
80003c76:	fe b0 f2 56 	rcall	80002122 <gpio_set_pin_low>
			gpio_set_pin_low(RESPONSE_B);
80003c7a:	30 5c       	mov	r12,5
80003c7c:	c7 8f       	rcall	80003b6c <busy_delay_us>
80003c7e:	31 cc       	mov	r12,28
			busy_delay_us(5);
80003c80:	fe b0 f2 47 	rcall	8000210e <gpio_set_pin_high>
80003c84:	50 07       	stdsp	sp[0x0],r7
			gpio_set_pin_high(RESPONSE_B);
80003c86:	6c 08       	ld.w	r8,r6[0x0]
80003c88:	58 08       	cp.w	r8,0
80003c8a:	ce 40       	breq	80003c52 <main+0xe>
			volatile TEST_B_FLAG = 0;
80003c8c:	32 0c       	mov	r12,32
		}
		if (TEST_C_FLAG){
80003c8e:	fe b0 f2 4a 	rcall	80002122 <gpio_set_pin_low>
80003c92:	30 5c       	mov	r12,5
			gpio_set_pin_low(RESPONSE_C);
80003c94:	c6 cf       	rcall	80003b6c <busy_delay_us>
80003c96:	32 0c       	mov	r12,32
80003c98:	fe b0 f2 3b 	rcall	8000210e <gpio_set_pin_high>
			busy_delay_us(5);
80003c9c:	50 07       	stdsp	sp[0x0],r7
80003c9e:	cd ab       	rjmp	80003c52 <main+0xe>
			gpio_set_pin_high(RESPONSE_C);
80003ca0:	00 00       	add	r0,r0
80003ca2:	00 dc       	st.w	--r0,r12
80003ca4:	00 00       	add	r0,r0
			volatile TEST_C_FLAG = 0;
80003ca6:	00 d8       	st.w	--r0,r8
80003ca8:	00 00       	add	r0,r0
80003caa:	00 d4       	st.w	--r0,r4

80003cac <interrupt_J3>:
80003cac:	d4 01       	pushm	lr
80003cae:	20 1d       	sub	sp,4
80003cb0:	31 fc       	mov	r12,31
80003cb2:	fe b0 f2 63 	rcall	80002178 <gpio_get_pin_interrupt_flag>
80003cb6:	c0 60       	breq	80003cc2 <interrupt_J3+0x16>
80003cb8:	30 18       	mov	r8,1
80003cba:	31 fc       	mov	r12,31
80003cbc:	50 08       	stdsp	sp[0x0],r8
80003cbe:	fe b0 f2 69 	rcall	80002190 <gpio_clear_pin_interrupt_flag>
80003cc2:	31 dc       	mov	r12,29
80003cc4:	fe b0 f2 5a 	rcall	80002178 <gpio_get_pin_interrupt_flag>
	
	if (gpio_get_pin_interrupt_flag(TEST_A)){
		volatile TEST_A_FLAG = 1;
		gpio_clear_pin_interrupt_flag(TEST_A);
	}
	if (gpio_get_pin_interrupt_flag(TEST_B)){
80003cc8:	c0 60       	breq	80003cd4 <interrupt_J3+0x28>
		volatile TEST_B_FLAG = 1;
80003cca:	30 18       	mov	r8,1
		gpio_clear_pin_interrupt_flag(TEST_B);
80003ccc:	31 dc       	mov	r12,29
	if (gpio_get_pin_interrupt_flag(TEST_A)){
		volatile TEST_A_FLAG = 1;
		gpio_clear_pin_interrupt_flag(TEST_A);
	}
	if (gpio_get_pin_interrupt_flag(TEST_B)){
		volatile TEST_B_FLAG = 1;
80003cce:	50 08       	stdsp	sp[0x0],r8
		gpio_clear_pin_interrupt_flag(TEST_B);
80003cd0:	fe b0 f2 60 	rcall	80002190 <gpio_clear_pin_interrupt_flag>
	}
	if (gpio_get_pin_interrupt_flag(TEST_C)){
80003cd4:	31 bc       	mov	r12,27
80003cd6:	fe b0 f2 51 	rcall	80002178 <gpio_get_pin_interrupt_flag>
80003cda:	c0 60       	breq	80003ce6 <interrupt_J3+0x3a>
		volatile TEST_C_FLAG = 1;
80003cdc:	30 18       	mov	r8,1
		gpio_clear_pin_interrupt_flag(TEST_C);
80003cde:	31 bc       	mov	r12,27
	if (gpio_get_pin_interrupt_flag(TEST_B)){
		volatile TEST_B_FLAG = 1;
		gpio_clear_pin_interrupt_flag(TEST_B);
	}
	if (gpio_get_pin_interrupt_flag(TEST_C)){
		volatile TEST_C_FLAG = 1;
80003ce0:	50 08       	stdsp	sp[0x0],r8
		gpio_clear_pin_interrupt_flag(TEST_C);
80003ce2:	fe b0 f2 57 	rcall	80002190 <gpio_clear_pin_interrupt_flag>
	}
}
80003ce6:	2f fd       	sub	sp,-4
80003ce8:	d4 02       	popm	lr
80003cea:	d6 03       	rete

80003cec <__avr32_udiv64>:
80003cec:	d4 31       	pushm	r0-r7,lr
80003cee:	1a 97       	mov	r7,sp
80003cf0:	20 3d       	sub	sp,12
80003cf2:	10 9c       	mov	r12,r8
80003cf4:	12 9e       	mov	lr,r9
80003cf6:	14 93       	mov	r3,r10
80003cf8:	58 09       	cp.w	r9,0
80003cfa:	e0 81 00 bd 	brne	80003e74 <__avr32_udiv64+0x188>
80003cfe:	16 38       	cp.w	r8,r11
80003d00:	e0 88 00 40 	brls	80003d80 <__avr32_udiv64+0x94>
80003d04:	f0 08 12 00 	clz	r8,r8
80003d08:	c0 d0       	breq	80003d22 <__avr32_udiv64+0x36>
80003d0a:	f6 08 09 4b 	lsl	r11,r11,r8
80003d0e:	f0 09 11 20 	rsub	r9,r8,32
80003d12:	f8 08 09 4c 	lsl	r12,r12,r8
80003d16:	f4 09 0a 49 	lsr	r9,r10,r9
80003d1a:	f4 08 09 43 	lsl	r3,r10,r8
80003d1e:	f3 eb 10 0b 	or	r11,r9,r11
80003d22:	f8 0e 16 10 	lsr	lr,r12,0x10
80003d26:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80003d2a:	f6 0e 0d 00 	divu	r0,r11,lr
80003d2e:	e6 0b 16 10 	lsr	r11,r3,0x10
80003d32:	00 99       	mov	r9,r0
80003d34:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003d38:	e0 0a 02 48 	mul	r8,r0,r10
80003d3c:	10 3b       	cp.w	r11,r8
80003d3e:	c0 a2       	brcc	80003d52 <__avr32_udiv64+0x66>
80003d40:	20 19       	sub	r9,1
80003d42:	18 0b       	add	r11,r12
80003d44:	18 3b       	cp.w	r11,r12
80003d46:	c0 63       	brcs	80003d52 <__avr32_udiv64+0x66>
80003d48:	10 3b       	cp.w	r11,r8
80003d4a:	f7 b9 03 01 	sublo	r9,1
80003d4e:	f7 dc e3 0b 	addcs	r11,r11,r12
80003d52:	f6 08 01 01 	sub	r1,r11,r8
80003d56:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80003d5a:	e2 0e 0d 00 	divu	r0,r1,lr
80003d5e:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80003d62:	00 98       	mov	r8,r0
80003d64:	e0 0a 02 4a 	mul	r10,r0,r10
80003d68:	14 33       	cp.w	r3,r10
80003d6a:	c0 82       	brcc	80003d7a <__avr32_udiv64+0x8e>
80003d6c:	20 18       	sub	r8,1
80003d6e:	18 03       	add	r3,r12
80003d70:	18 33       	cp.w	r3,r12
80003d72:	c0 43       	brcs	80003d7a <__avr32_udiv64+0x8e>
80003d74:	14 33       	cp.w	r3,r10
80003d76:	f7 b8 03 01 	sublo	r8,1
80003d7a:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80003d7e:	cd f8       	rjmp	80003f3c <__avr32_udiv64+0x250>
80003d80:	58 08       	cp.w	r8,0
80003d82:	c0 51       	brne	80003d8c <__avr32_udiv64+0xa0>
80003d84:	30 19       	mov	r9,1
80003d86:	f2 08 0d 08 	divu	r8,r9,r8
80003d8a:	10 9c       	mov	r12,r8
80003d8c:	f8 06 12 00 	clz	r6,r12
80003d90:	c0 41       	brne	80003d98 <__avr32_udiv64+0xac>
80003d92:	18 1b       	sub	r11,r12
80003d94:	30 19       	mov	r9,1
80003d96:	c4 08       	rjmp	80003e16 <__avr32_udiv64+0x12a>
80003d98:	ec 01 11 20 	rsub	r1,r6,32
80003d9c:	f4 01 0a 49 	lsr	r9,r10,r1
80003da0:	f8 06 09 4c 	lsl	r12,r12,r6
80003da4:	f6 06 09 48 	lsl	r8,r11,r6
80003da8:	f6 01 0a 41 	lsr	r1,r11,r1
80003dac:	f3 e8 10 08 	or	r8,r9,r8
80003db0:	f8 03 16 10 	lsr	r3,r12,0x10
80003db4:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80003db8:	e2 03 0d 00 	divu	r0,r1,r3
80003dbc:	f0 0b 16 10 	lsr	r11,r8,0x10
80003dc0:	00 9e       	mov	lr,r0
80003dc2:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003dc6:	e0 05 02 49 	mul	r9,r0,r5
80003dca:	12 3b       	cp.w	r11,r9
80003dcc:	c0 a2       	brcc	80003de0 <__avr32_udiv64+0xf4>
80003dce:	20 1e       	sub	lr,1
80003dd0:	18 0b       	add	r11,r12
80003dd2:	18 3b       	cp.w	r11,r12
80003dd4:	c0 63       	brcs	80003de0 <__avr32_udiv64+0xf4>
80003dd6:	12 3b       	cp.w	r11,r9
80003dd8:	f7 be 03 01 	sublo	lr,1
80003ddc:	f7 dc e3 0b 	addcs	r11,r11,r12
80003de0:	12 1b       	sub	r11,r9
80003de2:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80003de6:	f6 03 0d 02 	divu	r2,r11,r3
80003dea:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80003dee:	04 99       	mov	r9,r2
80003df0:	e4 05 02 4b 	mul	r11,r2,r5
80003df4:	16 38       	cp.w	r8,r11
80003df6:	c0 a2       	brcc	80003e0a <__avr32_udiv64+0x11e>
80003df8:	20 19       	sub	r9,1
80003dfa:	18 08       	add	r8,r12
80003dfc:	18 38       	cp.w	r8,r12
80003dfe:	c0 63       	brcs	80003e0a <__avr32_udiv64+0x11e>
80003e00:	16 38       	cp.w	r8,r11
80003e02:	f7 b9 03 01 	sublo	r9,1
80003e06:	f1 dc e3 08 	addcs	r8,r8,r12
80003e0a:	f4 06 09 43 	lsl	r3,r10,r6
80003e0e:	f0 0b 01 0b 	sub	r11,r8,r11
80003e12:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80003e16:	f8 06 16 10 	lsr	r6,r12,0x10
80003e1a:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80003e1e:	f6 06 0d 00 	divu	r0,r11,r6
80003e22:	e6 0b 16 10 	lsr	r11,r3,0x10
80003e26:	00 9a       	mov	r10,r0
80003e28:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003e2c:	e0 0e 02 48 	mul	r8,r0,lr
80003e30:	10 3b       	cp.w	r11,r8
80003e32:	c0 a2       	brcc	80003e46 <__avr32_udiv64+0x15a>
80003e34:	20 1a       	sub	r10,1
80003e36:	18 0b       	add	r11,r12
80003e38:	18 3b       	cp.w	r11,r12
80003e3a:	c0 63       	brcs	80003e46 <__avr32_udiv64+0x15a>
80003e3c:	10 3b       	cp.w	r11,r8
80003e3e:	f7 ba 03 01 	sublo	r10,1
80003e42:	f7 dc e3 0b 	addcs	r11,r11,r12
80003e46:	f6 08 01 01 	sub	r1,r11,r8
80003e4a:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80003e4e:	e2 06 0d 00 	divu	r0,r1,r6
80003e52:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80003e56:	00 98       	mov	r8,r0
80003e58:	e0 0e 02 4b 	mul	r11,r0,lr
80003e5c:	16 33       	cp.w	r3,r11
80003e5e:	c0 82       	brcc	80003e6e <__avr32_udiv64+0x182>
80003e60:	20 18       	sub	r8,1
80003e62:	18 03       	add	r3,r12
80003e64:	18 33       	cp.w	r3,r12
80003e66:	c0 43       	brcs	80003e6e <__avr32_udiv64+0x182>
80003e68:	16 33       	cp.w	r3,r11
80003e6a:	f7 b8 03 01 	sublo	r8,1
80003e6e:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80003e72:	c6 98       	rjmp	80003f44 <__avr32_udiv64+0x258>
80003e74:	16 39       	cp.w	r9,r11
80003e76:	e0 8b 00 65 	brhi	80003f40 <__avr32_udiv64+0x254>
80003e7a:	f2 09 12 00 	clz	r9,r9
80003e7e:	c0 b1       	brne	80003e94 <__avr32_udiv64+0x1a8>
80003e80:	10 3a       	cp.w	r10,r8
80003e82:	5f 2a       	srhs	r10
80003e84:	1c 3b       	cp.w	r11,lr
80003e86:	5f b8       	srhi	r8
80003e88:	10 4a       	or	r10,r8
80003e8a:	f2 0a 18 00 	cp.b	r10,r9
80003e8e:	c5 90       	breq	80003f40 <__avr32_udiv64+0x254>
80003e90:	30 18       	mov	r8,1
80003e92:	c5 98       	rjmp	80003f44 <__avr32_udiv64+0x258>
80003e94:	f0 09 09 46 	lsl	r6,r8,r9
80003e98:	f2 03 11 20 	rsub	r3,r9,32
80003e9c:	fc 09 09 4e 	lsl	lr,lr,r9
80003ea0:	f0 03 0a 48 	lsr	r8,r8,r3
80003ea4:	f6 09 09 4c 	lsl	r12,r11,r9
80003ea8:	f4 03 0a 42 	lsr	r2,r10,r3
80003eac:	ef 46 ff f4 	st.w	r7[-12],r6
80003eb0:	f6 03 0a 43 	lsr	r3,r11,r3
80003eb4:	18 42       	or	r2,r12
80003eb6:	f1 ee 10 0c 	or	r12,r8,lr
80003eba:	f8 01 16 10 	lsr	r1,r12,0x10
80003ebe:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80003ec2:	e6 01 0d 04 	divu	r4,r3,r1
80003ec6:	e4 03 16 10 	lsr	r3,r2,0x10
80003eca:	08 9e       	mov	lr,r4
80003ecc:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80003ed0:	e8 06 02 48 	mul	r8,r4,r6
80003ed4:	10 33       	cp.w	r3,r8
80003ed6:	c0 a2       	brcc	80003eea <__avr32_udiv64+0x1fe>
80003ed8:	20 1e       	sub	lr,1
80003eda:	18 03       	add	r3,r12
80003edc:	18 33       	cp.w	r3,r12
80003ede:	c0 63       	brcs	80003eea <__avr32_udiv64+0x1fe>
80003ee0:	10 33       	cp.w	r3,r8
80003ee2:	f7 be 03 01 	sublo	lr,1
80003ee6:	e7 dc e3 03 	addcs	r3,r3,r12
80003eea:	10 13       	sub	r3,r8
80003eec:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80003ef0:	e6 01 0d 00 	divu	r0,r3,r1
80003ef4:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80003ef8:	00 98       	mov	r8,r0
80003efa:	e0 06 02 46 	mul	r6,r0,r6
80003efe:	0c 3b       	cp.w	r11,r6
80003f00:	c0 a2       	brcc	80003f14 <__avr32_udiv64+0x228>
80003f02:	20 18       	sub	r8,1
80003f04:	18 0b       	add	r11,r12
80003f06:	18 3b       	cp.w	r11,r12
80003f08:	c0 63       	brcs	80003f14 <__avr32_udiv64+0x228>
80003f0a:	0c 3b       	cp.w	r11,r6
80003f0c:	f7 dc e3 0b 	addcs	r11,r11,r12
80003f10:	f7 b8 03 01 	sublo	r8,1
80003f14:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80003f18:	ee f4 ff f4 	ld.w	r4,r7[-12]
80003f1c:	0c 1b       	sub	r11,r6
80003f1e:	f0 04 06 42 	mulu.d	r2,r8,r4
80003f22:	06 95       	mov	r5,r3
80003f24:	16 35       	cp.w	r5,r11
80003f26:	e0 8b 00 0a 	brhi	80003f3a <__avr32_udiv64+0x24e>
80003f2a:	5f 0b       	sreq	r11
80003f2c:	f4 09 09 49 	lsl	r9,r10,r9
80003f30:	12 32       	cp.w	r2,r9
80003f32:	5f b9       	srhi	r9
80003f34:	f7 e9 00 09 	and	r9,r11,r9
80003f38:	c0 60       	breq	80003f44 <__avr32_udiv64+0x258>
80003f3a:	20 18       	sub	r8,1
80003f3c:	30 09       	mov	r9,0
80003f3e:	c0 38       	rjmp	80003f44 <__avr32_udiv64+0x258>
80003f40:	30 09       	mov	r9,0
80003f42:	12 98       	mov	r8,r9
80003f44:	10 9a       	mov	r10,r8
80003f46:	12 93       	mov	r3,r9
80003f48:	10 92       	mov	r2,r8
80003f4a:	12 9b       	mov	r11,r9
80003f4c:	2f dd       	sub	sp,-12
80003f4e:	d8 32       	popm	r0-r7,pc

80003f50 <setbuf>:
80003f50:	d4 01       	pushm	lr
80003f52:	e0 69 04 00 	mov	r9,1024
80003f56:	58 0b       	cp.w	r11,0
80003f58:	f9 ba 00 02 	moveq	r10,2
80003f5c:	f9 ba 01 00 	movne	r10,0
80003f60:	c0 2c       	rcall	80003f64 <setvbuf>
80003f62:	d8 02       	popm	pc

80003f64 <setvbuf>:
80003f64:	d4 31       	pushm	r0-r7,lr
80003f66:	4b e8       	lddpc	r8,8000405c <setvbuf+0xf8>
80003f68:	18 97       	mov	r7,r12
80003f6a:	16 96       	mov	r6,r11
80003f6c:	14 95       	mov	r5,r10
80003f6e:	12 94       	mov	r4,r9
80003f70:	70 0c       	ld.w	r12,r8[0x0]
80003f72:	58 0c       	cp.w	r12,0
80003f74:	c0 50       	breq	80003f7e <setvbuf+0x1a>
80003f76:	78 68       	ld.w	r8,r12[0x18]
80003f78:	58 08       	cp.w	r8,0
80003f7a:	c0 21       	brne	80003f7e <setvbuf+0x1a>
80003f7c:	c5 4d       	rcall	80004224 <__sinit>
80003f7e:	4b 98       	lddpc	r8,80004060 <setvbuf+0xfc>
80003f80:	10 37       	cp.w	r7,r8
80003f82:	c0 51       	brne	80003f8c <setvbuf+0x28>
80003f84:	4b 68       	lddpc	r8,8000405c <setvbuf+0xf8>
80003f86:	70 08       	ld.w	r8,r8[0x0]
80003f88:	70 07       	ld.w	r7,r8[0x0]
80003f8a:	c0 e8       	rjmp	80003fa6 <setvbuf+0x42>
80003f8c:	4b 68       	lddpc	r8,80004064 <setvbuf+0x100>
80003f8e:	10 37       	cp.w	r7,r8
80003f90:	c0 51       	brne	80003f9a <setvbuf+0x36>
80003f92:	4b 38       	lddpc	r8,8000405c <setvbuf+0xf8>
80003f94:	70 08       	ld.w	r8,r8[0x0]
80003f96:	70 17       	ld.w	r7,r8[0x4]
80003f98:	c0 78       	rjmp	80003fa6 <setvbuf+0x42>
80003f9a:	4b 48       	lddpc	r8,80004068 <setvbuf+0x104>
80003f9c:	10 37       	cp.w	r7,r8
80003f9e:	c0 41       	brne	80003fa6 <setvbuf+0x42>
80003fa0:	4a f8       	lddpc	r8,8000405c <setvbuf+0xf8>
80003fa2:	70 08       	ld.w	r8,r8[0x0]
80003fa4:	70 27       	ld.w	r7,r8[0x8]
80003fa6:	58 25       	cp.w	r5,2
80003fa8:	5f b8       	srhi	r8
80003faa:	f1 e4 13 f8 	or	r8,r8,r4>>0x1f
80003fae:	c0 20       	breq	80003fb2 <setvbuf+0x4e>
80003fb0:	dc 3a       	popm	r0-r7,pc,r12=-1
80003fb2:	4a b3       	lddpc	r3,8000405c <setvbuf+0xf8>
80003fb4:	0e 9b       	mov	r11,r7
80003fb6:	66 0c       	ld.w	r12,r3[0x0]
80003fb8:	c5 ac       	rcall	8000406c <_fflush_r>
80003fba:	30 08       	mov	r8,0
80003fbc:	8f 68       	st.w	r7[0x18],r8
80003fbe:	8f 18       	st.w	r7[0x4],r8
80003fc0:	8e 68       	ld.sh	r8,r7[0xc]
80003fc2:	ed b8 00 07 	bld	r8,0x7
80003fc6:	c0 41       	brne	80003fce <setvbuf+0x6a>
80003fc8:	66 0c       	ld.w	r12,r3[0x0]
80003fca:	6e 4b       	ld.w	r11,r7[0x10]
80003fcc:	cc 8d       	rcall	8000435c <_free_r>
80003fce:	8e 68       	ld.sh	r8,r7[0xc]
80003fd0:	e0 18 ff 7c 	andl	r8,0xff7c
80003fd4:	ae 68       	st.h	r7[0xc],r8
80003fd6:	58 25       	cp.w	r5,2
80003fd8:	c0 31       	brne	80003fde <setvbuf+0x7a>
80003fda:	30 0c       	mov	r12,0
80003fdc:	c1 38       	rjmp	80004002 <setvbuf+0x9e>
80003fde:	58 06       	cp.w	r6,0
80003fe0:	c2 11       	brne	80004022 <setvbuf+0xbe>
80003fe2:	e0 63 04 00 	mov	r3,1024
80003fe6:	58 04       	cp.w	r4,0
80003fe8:	e6 04 17 00 	moveq	r4,r3
80003fec:	08 9c       	mov	r12,r4
80003fee:	e0 a0 02 a3 	rcall	80004534 <malloc>
80003ff2:	18 96       	mov	r6,r12
80003ff4:	c1 41       	brne	8000401c <setvbuf+0xb8>
80003ff6:	06 9c       	mov	r12,r3
80003ff8:	e0 a0 02 9e 	rcall	80004534 <malloc>
80003ffc:	18 96       	mov	r6,r12
80003ffe:	c0 e1       	brne	8000401a <setvbuf+0xb6>
80004000:	3f fc       	mov	r12,-1
80004002:	8e 68       	ld.sh	r8,r7[0xc]
80004004:	a1 b8       	sbr	r8,0x1
80004006:	ae 68       	st.h	r7[0xc],r8
80004008:	ee c8 ff b9 	sub	r8,r7,-71
8000400c:	8f 48       	st.w	r7[0x10],r8
8000400e:	8f 08       	st.w	r7[0x0],r8
80004010:	30 08       	mov	r8,0
80004012:	8f 28       	st.w	r7[0x8],r8
80004014:	30 18       	mov	r8,1
80004016:	8f 58       	st.w	r7[0x14],r8
80004018:	d8 32       	popm	r0-r7,pc
8000401a:	06 94       	mov	r4,r3
8000401c:	8e 68       	ld.sh	r8,r7[0xc]
8000401e:	a7 b8       	sbr	r8,0x7
80004020:	ae 68       	st.h	r7[0xc],r8
80004022:	58 15       	cp.w	r5,1
80004024:	c0 71       	brne	80004032 <setvbuf+0xce>
80004026:	8e 68       	ld.sh	r8,r7[0xc]
80004028:	a1 a8       	sbr	r8,0x0
8000402a:	ae 68       	st.h	r7[0xc],r8
8000402c:	e8 08 11 00 	rsub	r8,r4,0
80004030:	8f 68       	st.w	r7[0x18],r8
80004032:	48 b8       	lddpc	r8,8000405c <setvbuf+0xf8>
80004034:	fe c9 fe b4 	sub	r9,pc,-332
80004038:	70 08       	ld.w	r8,r8[0x0]
8000403a:	8f 46       	st.w	r7[0x10],r6
8000403c:	91 a9       	st.w	r8[0x28],r9
8000403e:	8f 06       	st.w	r7[0x0],r6
80004040:	8f 54       	st.w	r7[0x14],r4
80004042:	8e 68       	ld.sh	r8,r7[0xc]
80004044:	10 9c       	mov	r12,r8
80004046:	e2 1c 00 08 	andl	r12,0x8,COH
8000404a:	c0 70       	breq	80004058 <setvbuf+0xf4>
8000404c:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80004050:	30 0c       	mov	r12,0
80004052:	f9 b4 01 00 	movne	r4,0
80004056:	8f 24       	st.w	r7[0x8],r4
80004058:	d8 32       	popm	r0-r7,pc
8000405a:	d7 03       	nop
8000405c:	00 00       	add	r0,r0
8000405e:	01 d0       	ld.ub	r0,r0[0x5]
80004060:	80 00       	ld.sh	r0,r0[0x0]
80004062:	4e f8       	lddpc	r8,8000421c <__sfp+0x68>
80004064:	80 00       	ld.sh	r0,r0[0x0]
80004066:	4f 18       	lddpc	r8,80004228 <__sinit+0x4>
80004068:	80 00       	ld.sh	r0,r0[0x0]
8000406a:	4f 38       	lddpc	r8,80004234 <__sinit+0x10>

8000406c <_fflush_r>:
8000406c:	d4 21       	pushm	r4-r7,lr
8000406e:	16 97       	mov	r7,r11
80004070:	18 96       	mov	r6,r12
80004072:	76 48       	ld.w	r8,r11[0x10]
80004074:	58 08       	cp.w	r8,0
80004076:	c7 c0       	breq	8000416e <_fflush_r+0x102>
80004078:	58 0c       	cp.w	r12,0
8000407a:	c0 50       	breq	80004084 <_fflush_r+0x18>
8000407c:	78 68       	ld.w	r8,r12[0x18]
8000407e:	58 08       	cp.w	r8,0
80004080:	c0 21       	brne	80004084 <_fflush_r+0x18>
80004082:	cd 1c       	rcall	80004224 <__sinit>
80004084:	4b b8       	lddpc	r8,80004170 <_fflush_r+0x104>
80004086:	10 37       	cp.w	r7,r8
80004088:	c0 31       	brne	8000408e <_fflush_r+0x22>
8000408a:	6c 07       	ld.w	r7,r6[0x0]
8000408c:	c0 a8       	rjmp	800040a0 <_fflush_r+0x34>
8000408e:	4b a8       	lddpc	r8,80004174 <_fflush_r+0x108>
80004090:	10 37       	cp.w	r7,r8
80004092:	c0 31       	brne	80004098 <_fflush_r+0x2c>
80004094:	6c 17       	ld.w	r7,r6[0x4]
80004096:	c0 58       	rjmp	800040a0 <_fflush_r+0x34>
80004098:	4b 88       	lddpc	r8,80004178 <_fflush_r+0x10c>
8000409a:	10 37       	cp.w	r7,r8
8000409c:	ed f7 00 02 	ld.weq	r7,r6[0x8]
800040a0:	8e 6a       	ld.sh	r10,r7[0xc]
800040a2:	14 98       	mov	r8,r10
800040a4:	ed ba 00 03 	bld	r10,0x3
800040a8:	c4 20       	breq	8000412c <_fflush_r+0xc0>
800040aa:	ab ba       	sbr	r10,0xb
800040ac:	ae 6a       	st.h	r7[0xc],r10
800040ae:	6e 18       	ld.w	r8,r7[0x4]
800040b0:	58 08       	cp.w	r8,0
800040b2:	e0 89 00 06 	brgt	800040be <_fflush_r+0x52>
800040b6:	6f 08       	ld.w	r8,r7[0x40]
800040b8:	58 08       	cp.w	r8,0
800040ba:	e0 8a 00 5a 	brle	8000416e <_fflush_r+0x102>
800040be:	6e b8       	ld.w	r8,r7[0x2c]
800040c0:	58 08       	cp.w	r8,0
800040c2:	c5 60       	breq	8000416e <_fflush_r+0x102>
800040c4:	e2 1a 10 00 	andl	r10,0x1000,COH
800040c8:	c0 30       	breq	800040ce <_fflush_r+0x62>
800040ca:	6f 55       	ld.w	r5,r7[0x54]
800040cc:	c0 f8       	rjmp	800040ea <_fflush_r+0x7e>
800040ce:	30 19       	mov	r9,1
800040d0:	6e 8b       	ld.w	r11,r7[0x20]
800040d2:	0c 9c       	mov	r12,r6
800040d4:	5d 18       	icall	r8
800040d6:	18 95       	mov	r5,r12
800040d8:	5b fc       	cp.w	r12,-1
800040da:	c0 81       	brne	800040ea <_fflush_r+0x7e>
800040dc:	6c 38       	ld.w	r8,r6[0xc]
800040de:	59 d8       	cp.w	r8,29
800040e0:	c4 70       	breq	8000416e <_fflush_r+0x102>
800040e2:	8e 68       	ld.sh	r8,r7[0xc]
800040e4:	a7 a8       	sbr	r8,0x6
800040e6:	ae 68       	st.h	r7[0xc],r8
800040e8:	d8 22       	popm	r4-r7,pc
800040ea:	8e 68       	ld.sh	r8,r7[0xc]
800040ec:	ed b8 00 02 	bld	r8,0x2
800040f0:	c0 91       	brne	80004102 <_fflush_r+0x96>
800040f2:	6e 18       	ld.w	r8,r7[0x4]
800040f4:	10 15       	sub	r5,r8
800040f6:	6e d8       	ld.w	r8,r7[0x34]
800040f8:	58 08       	cp.w	r8,0
800040fa:	ef f8 10 10 	ld.wne	r8,r7[0x40]
800040fe:	eb d8 e1 15 	subne	r5,r5,r8
80004102:	6e b8       	ld.w	r8,r7[0x2c]
80004104:	0c 9c       	mov	r12,r6
80004106:	30 09       	mov	r9,0
80004108:	0a 9a       	mov	r10,r5
8000410a:	6e 8b       	ld.w	r11,r7[0x20]
8000410c:	5d 18       	icall	r8
8000410e:	8e 68       	ld.sh	r8,r7[0xc]
80004110:	0a 3c       	cp.w	r12,r5
80004112:	c2 61       	brne	8000415e <_fflush_r+0xf2>
80004114:	ab d8       	cbr	r8,0xb
80004116:	30 0c       	mov	r12,0
80004118:	6e 49       	ld.w	r9,r7[0x10]
8000411a:	ae 68       	st.h	r7[0xc],r8
8000411c:	8f 1c       	st.w	r7[0x4],r12
8000411e:	8f 09       	st.w	r7[0x0],r9
80004120:	ed b8 00 0c 	bld	r8,0xc
80004124:	c2 51       	brne	8000416e <_fflush_r+0x102>
80004126:	ef 45 00 54 	st.w	r7[84],r5
8000412a:	d8 22       	popm	r4-r7,pc
8000412c:	6e 45       	ld.w	r5,r7[0x10]
8000412e:	58 05       	cp.w	r5,0
80004130:	c1 f0       	breq	8000416e <_fflush_r+0x102>
80004132:	6e 04       	ld.w	r4,r7[0x0]
80004134:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
80004138:	8f 05       	st.w	r7[0x0],r5
8000413a:	f9 b8 01 00 	movne	r8,0
8000413e:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80004142:	0a 14       	sub	r4,r5
80004144:	8f 28       	st.w	r7[0x8],r8
80004146:	c1 18       	rjmp	80004168 <_fflush_r+0xfc>
80004148:	08 99       	mov	r9,r4
8000414a:	0a 9a       	mov	r10,r5
8000414c:	6e a8       	ld.w	r8,r7[0x28]
8000414e:	6e 8b       	ld.w	r11,r7[0x20]
80004150:	0c 9c       	mov	r12,r6
80004152:	5d 18       	icall	r8
80004154:	18 14       	sub	r4,r12
80004156:	58 0c       	cp.w	r12,0
80004158:	e0 89 00 07 	brgt	80004166 <_fflush_r+0xfa>
8000415c:	8e 68       	ld.sh	r8,r7[0xc]
8000415e:	a7 a8       	sbr	r8,0x6
80004160:	3f fc       	mov	r12,-1
80004162:	ae 68       	st.h	r7[0xc],r8
80004164:	d8 22       	popm	r4-r7,pc
80004166:	18 05       	add	r5,r12
80004168:	58 04       	cp.w	r4,0
8000416a:	fe 99 ff ef 	brgt	80004148 <_fflush_r+0xdc>
8000416e:	d8 2a       	popm	r4-r7,pc,r12=0
80004170:	80 00       	ld.sh	r0,r0[0x0]
80004172:	4e f8       	lddpc	r8,8000432c <_malloc_trim_r+0x6c>
80004174:	80 00       	ld.sh	r0,r0[0x0]
80004176:	4f 18       	lddpc	r8,80004338 <_malloc_trim_r+0x78>
80004178:	80 00       	ld.sh	r0,r0[0x0]
8000417a:	4f 38       	lddpc	r8,80004344 <_malloc_trim_r+0x84>

8000417c <__sfp_lock_acquire>:
8000417c:	5e fc       	retal	r12

8000417e <__sfp_lock_release>:
8000417e:	5e fc       	retal	r12

80004180 <_cleanup_r>:
80004180:	d4 01       	pushm	lr
80004182:	fe cb f5 f6 	sub	r11,pc,-2570
80004186:	cb 3d       	rcall	800044ec <_fwalk>
80004188:	d8 02       	popm	pc
8000418a:	d7 03       	nop

8000418c <__sfmoreglue>:
8000418c:	d4 21       	pushm	r4-r7,lr
8000418e:	16 95       	mov	r5,r11
80004190:	f6 06 10 5c 	mul	r6,r11,92
80004194:	ec cb ff f4 	sub	r11,r6,-12
80004198:	cd 6d       	rcall	80004544 <_malloc_r>
8000419a:	18 97       	mov	r7,r12
8000419c:	c0 90       	breq	800041ae <__sfmoreglue+0x22>
8000419e:	99 15       	st.w	r12[0x4],r5
800041a0:	30 0b       	mov	r11,0
800041a2:	2f 4c       	sub	r12,-12
800041a4:	0c 9a       	mov	r10,r6
800041a6:	8f 2c       	st.w	r7[0x8],r12
800041a8:	8f 0b       	st.w	r7[0x0],r11
800041aa:	e0 a0 03 e1 	rcall	8000496c <memset>
800041ae:	0e 9c       	mov	r12,r7
800041b0:	d8 22       	popm	r4-r7,pc
800041b2:	d7 03       	nop

800041b4 <__sfp>:
800041b4:	d4 21       	pushm	r4-r7,lr
800041b6:	49 b8       	lddpc	r8,80004220 <__sfp+0x6c>
800041b8:	18 96       	mov	r6,r12
800041ba:	70 07       	ld.w	r7,r8[0x0]
800041bc:	6e 68       	ld.w	r8,r7[0x18]
800041be:	58 08       	cp.w	r8,0
800041c0:	c0 31       	brne	800041c6 <__sfp+0x12>
800041c2:	0e 9c       	mov	r12,r7
800041c4:	c3 0c       	rcall	80004224 <__sinit>
800041c6:	ee c7 ff 28 	sub	r7,r7,-216
800041ca:	30 05       	mov	r5,0
800041cc:	6e 2c       	ld.w	r12,r7[0x8]
800041ce:	6e 18       	ld.w	r8,r7[0x4]
800041d0:	c0 68       	rjmp	800041dc <__sfp+0x28>
800041d2:	98 69       	ld.sh	r9,r12[0xc]
800041d4:	ea 09 19 00 	cp.h	r9,r5
800041d8:	c1 10       	breq	800041fa <__sfp+0x46>
800041da:	2a 4c       	sub	r12,-92
800041dc:	20 18       	sub	r8,1
800041de:	cf a7       	brpl	800041d2 <__sfp+0x1e>
800041e0:	6e 08       	ld.w	r8,r7[0x0]
800041e2:	58 08       	cp.w	r8,0
800041e4:	c0 61       	brne	800041f0 <__sfp+0x3c>
800041e6:	30 4b       	mov	r11,4
800041e8:	0c 9c       	mov	r12,r6
800041ea:	cd 1f       	rcall	8000418c <__sfmoreglue>
800041ec:	8f 0c       	st.w	r7[0x0],r12
800041ee:	c0 30       	breq	800041f4 <__sfp+0x40>
800041f0:	6e 07       	ld.w	r7,r7[0x0]
800041f2:	ce db       	rjmp	800041cc <__sfp+0x18>
800041f4:	30 c8       	mov	r8,12
800041f6:	8d 38       	st.w	r6[0xc],r8
800041f8:	d8 22       	popm	r4-r7,pc
800041fa:	30 08       	mov	r8,0
800041fc:	f9 48 00 4c 	st.w	r12[76],r8
80004200:	99 08       	st.w	r12[0x0],r8
80004202:	99 28       	st.w	r12[0x8],r8
80004204:	99 18       	st.w	r12[0x4],r8
80004206:	99 48       	st.w	r12[0x10],r8
80004208:	99 58       	st.w	r12[0x14],r8
8000420a:	99 68       	st.w	r12[0x18],r8
8000420c:	99 d8       	st.w	r12[0x34],r8
8000420e:	99 e8       	st.w	r12[0x38],r8
80004210:	f9 48 00 48 	st.w	r12[72],r8
80004214:	3f f8       	mov	r8,-1
80004216:	b8 78       	st.h	r12[0xe],r8
80004218:	30 18       	mov	r8,1
8000421a:	b8 68       	st.h	r12[0xc],r8
8000421c:	d8 22       	popm	r4-r7,pc
8000421e:	d7 03       	nop
80004220:	80 00       	ld.sh	r0,r0[0x0]
80004222:	4e f4       	lddpc	r4,800043dc <_free_r+0x80>

80004224 <__sinit>:
80004224:	d4 21       	pushm	r4-r7,lr
80004226:	18 96       	mov	r6,r12
80004228:	78 67       	ld.w	r7,r12[0x18]
8000422a:	58 07       	cp.w	r7,0
8000422c:	c4 91       	brne	800042be <__sinit+0x9a>
8000422e:	fe c8 00 ae 	sub	r8,pc,174
80004232:	30 15       	mov	r5,1
80004234:	99 a8       	st.w	r12[0x28],r8
80004236:	f9 47 00 d8 	st.w	r12[216],r7
8000423a:	f9 47 00 dc 	st.w	r12[220],r7
8000423e:	f9 47 00 e0 	st.w	r12[224],r7
80004242:	99 65       	st.w	r12[0x18],r5
80004244:	cb 8f       	rcall	800041b4 <__sfp>
80004246:	8d 0c       	st.w	r6[0x0],r12
80004248:	0c 9c       	mov	r12,r6
8000424a:	cb 5f       	rcall	800041b4 <__sfp>
8000424c:	8d 1c       	st.w	r6[0x4],r12
8000424e:	0c 9c       	mov	r12,r6
80004250:	cb 2f       	rcall	800041b4 <__sfp>
80004252:	6c 09       	ld.w	r9,r6[0x0]
80004254:	30 48       	mov	r8,4
80004256:	93 07       	st.w	r9[0x0],r7
80004258:	b2 68       	st.h	r9[0xc],r8
8000425a:	93 17       	st.w	r9[0x4],r7
8000425c:	93 27       	st.w	r9[0x8],r7
8000425e:	6c 18       	ld.w	r8,r6[0x4]
80004260:	b2 77       	st.h	r9[0xe],r7
80004262:	93 47       	st.w	r9[0x10],r7
80004264:	93 57       	st.w	r9[0x14],r7
80004266:	93 67       	st.w	r9[0x18],r7
80004268:	93 89       	st.w	r9[0x20],r9
8000426a:	91 07       	st.w	r8[0x0],r7
8000426c:	91 17       	st.w	r8[0x4],r7
8000426e:	91 27       	st.w	r8[0x8],r7
80004270:	fe ce f8 7c 	sub	lr,pc,-1924
80004274:	fe cb f8 ac 	sub	r11,pc,-1876
80004278:	93 9e       	st.w	r9[0x24],lr
8000427a:	93 ab       	st.w	r9[0x28],r11
8000427c:	fe ca f8 d4 	sub	r10,pc,-1836
80004280:	fe c4 f8 e0 	sub	r4,pc,-1824
80004284:	93 ba       	st.w	r9[0x2c],r10
80004286:	93 c4       	st.w	r9[0x30],r4
80004288:	30 99       	mov	r9,9
8000428a:	b0 69       	st.h	r8[0xc],r9
8000428c:	b0 75       	st.h	r8[0xe],r5
8000428e:	91 c4       	st.w	r8[0x30],r4
80004290:	91 47       	st.w	r8[0x10],r7
80004292:	91 57       	st.w	r8[0x14],r7
80004294:	91 67       	st.w	r8[0x18],r7
80004296:	91 88       	st.w	r8[0x20],r8
80004298:	91 9e       	st.w	r8[0x24],lr
8000429a:	91 ab       	st.w	r8[0x28],r11
8000429c:	91 ba       	st.w	r8[0x2c],r10
8000429e:	8d 2c       	st.w	r6[0x8],r12
800042a0:	31 28       	mov	r8,18
800042a2:	99 07       	st.w	r12[0x0],r7
800042a4:	b8 68       	st.h	r12[0xc],r8
800042a6:	99 17       	st.w	r12[0x4],r7
800042a8:	99 27       	st.w	r12[0x8],r7
800042aa:	30 28       	mov	r8,2
800042ac:	b8 78       	st.h	r12[0xe],r8
800042ae:	99 c4       	st.w	r12[0x30],r4
800042b0:	99 67       	st.w	r12[0x18],r7
800042b2:	99 9e       	st.w	r12[0x24],lr
800042b4:	99 ab       	st.w	r12[0x28],r11
800042b6:	99 ba       	st.w	r12[0x2c],r10
800042b8:	99 47       	st.w	r12[0x10],r7
800042ba:	99 57       	st.w	r12[0x14],r7
800042bc:	99 8c       	st.w	r12[0x20],r12
800042be:	d8 22       	popm	r4-r7,pc

800042c0 <_malloc_trim_r>:
800042c0:	d4 21       	pushm	r4-r7,lr
800042c2:	16 95       	mov	r5,r11
800042c4:	18 97       	mov	r7,r12
800042c6:	e0 a0 03 5a 	rcall	8000497a <__malloc_lock>
800042ca:	4a 24       	lddpc	r4,80004350 <_malloc_trim_r+0x90>
800042cc:	68 28       	ld.w	r8,r4[0x8]
800042ce:	70 16       	ld.w	r6,r8[0x4]
800042d0:	e0 16 ff fc 	andl	r6,0xfffc
800042d4:	ec c8 ff 91 	sub	r8,r6,-111
800042d8:	f0 05 01 05 	sub	r5,r8,r5
800042dc:	e0 15 ff 80 	andl	r5,0xff80
800042e0:	ea c5 00 80 	sub	r5,r5,128
800042e4:	e0 45 00 7f 	cp.w	r5,127
800042e8:	e0 8a 00 23 	brle	8000432e <_malloc_trim_r+0x6e>
800042ec:	30 0b       	mov	r11,0
800042ee:	0e 9c       	mov	r12,r7
800042f0:	e0 a0 03 48 	rcall	80004980 <_sbrk_r>
800042f4:	68 28       	ld.w	r8,r4[0x8]
800042f6:	0c 08       	add	r8,r6
800042f8:	10 3c       	cp.w	r12,r8
800042fa:	c1 a1       	brne	8000432e <_malloc_trim_r+0x6e>
800042fc:	ea 0b 11 00 	rsub	r11,r5,0
80004300:	0e 9c       	mov	r12,r7
80004302:	e0 a0 03 3f 	rcall	80004980 <_sbrk_r>
80004306:	5b fc       	cp.w	r12,-1
80004308:	c1 71       	brne	80004336 <_malloc_trim_r+0x76>
8000430a:	30 0b       	mov	r11,0
8000430c:	0e 9c       	mov	r12,r7
8000430e:	e0 a0 03 39 	rcall	80004980 <_sbrk_r>
80004312:	68 28       	ld.w	r8,r4[0x8]
80004314:	f8 08 01 09 	sub	r9,r12,r8
80004318:	58 f9       	cp.w	r9,15
8000431a:	e0 8a 00 0a 	brle	8000432e <_malloc_trim_r+0x6e>
8000431e:	a1 a9       	sbr	r9,0x0
80004320:	91 19       	st.w	r8[0x4],r9
80004322:	48 d8       	lddpc	r8,80004354 <_malloc_trim_r+0x94>
80004324:	70 09       	ld.w	r9,r8[0x0]
80004326:	48 d8       	lddpc	r8,80004358 <_malloc_trim_r+0x98>
80004328:	f8 09 01 09 	sub	r9,r12,r9
8000432c:	91 09       	st.w	r8[0x0],r9
8000432e:	0e 9c       	mov	r12,r7
80004330:	e0 a0 03 26 	rcall	8000497c <__malloc_unlock>
80004334:	d8 2a       	popm	r4-r7,pc,r12=0
80004336:	68 28       	ld.w	r8,r4[0x8]
80004338:	0a 16       	sub	r6,r5
8000433a:	a1 a6       	sbr	r6,0x0
8000433c:	91 16       	st.w	r8[0x4],r6
8000433e:	48 78       	lddpc	r8,80004358 <_malloc_trim_r+0x98>
80004340:	70 09       	ld.w	r9,r8[0x0]
80004342:	0a 19       	sub	r9,r5
80004344:	0e 9c       	mov	r12,r7
80004346:	91 09       	st.w	r8[0x0],r9
80004348:	e0 a0 03 1a 	rcall	8000497c <__malloc_unlock>
8000434c:	da 2a       	popm	r4-r7,pc,r12=1
8000434e:	d7 03       	nop
80004350:	00 00       	add	r0,r0
80004352:	01 d4       	ld.ub	r4,r0[0x5]
80004354:	00 00       	add	r0,r0
80004356:	05 e0       	ld.ub	r0,r2[0x6]
80004358:	00 00       	add	r0,r0
8000435a:	0c 7c       	tst	r12,r6

8000435c <_free_r>:
8000435c:	d4 21       	pushm	r4-r7,lr
8000435e:	16 96       	mov	r6,r11
80004360:	18 97       	mov	r7,r12
80004362:	58 0b       	cp.w	r11,0
80004364:	e0 80 00 c2 	breq	800044e8 <_free_r+0x18c>
80004368:	e0 a0 03 09 	rcall	8000497a <__malloc_lock>
8000436c:	20 86       	sub	r6,8
8000436e:	4c ba       	lddpc	r10,80004498 <_free_r+0x13c>
80004370:	6c 18       	ld.w	r8,r6[0x4]
80004372:	74 2e       	ld.w	lr,r10[0x8]
80004374:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80004378:	a1 c8       	cbr	r8,0x0
8000437a:	ec 08 00 09 	add	r9,r6,r8
8000437e:	72 1b       	ld.w	r11,r9[0x4]
80004380:	e0 1b ff fc 	andl	r11,0xfffc
80004384:	1c 39       	cp.w	r9,lr
80004386:	c1 c1       	brne	800043be <_free_r+0x62>
80004388:	f6 08 00 08 	add	r8,r11,r8
8000438c:	58 0c       	cp.w	r12,0
8000438e:	c0 81       	brne	8000439e <_free_r+0x42>
80004390:	6c 09       	ld.w	r9,r6[0x0]
80004392:	12 16       	sub	r6,r9
80004394:	12 08       	add	r8,r9
80004396:	6c 3b       	ld.w	r11,r6[0xc]
80004398:	6c 29       	ld.w	r9,r6[0x8]
8000439a:	97 29       	st.w	r11[0x8],r9
8000439c:	93 3b       	st.w	r9[0xc],r11
8000439e:	10 99       	mov	r9,r8
800043a0:	95 26       	st.w	r10[0x8],r6
800043a2:	a1 a9       	sbr	r9,0x0
800043a4:	8d 19       	st.w	r6[0x4],r9
800043a6:	4b e9       	lddpc	r9,8000449c <_free_r+0x140>
800043a8:	72 09       	ld.w	r9,r9[0x0]
800043aa:	12 38       	cp.w	r8,r9
800043ac:	c0 53       	brcs	800043b6 <_free_r+0x5a>
800043ae:	4b d8       	lddpc	r8,800044a0 <_free_r+0x144>
800043b0:	0e 9c       	mov	r12,r7
800043b2:	70 0b       	ld.w	r11,r8[0x0]
800043b4:	c8 6f       	rcall	800042c0 <_malloc_trim_r>
800043b6:	0e 9c       	mov	r12,r7
800043b8:	e0 a0 02 e2 	rcall	8000497c <__malloc_unlock>
800043bc:	d8 22       	popm	r4-r7,pc
800043be:	93 1b       	st.w	r9[0x4],r11
800043c0:	58 0c       	cp.w	r12,0
800043c2:	c0 30       	breq	800043c8 <_free_r+0x6c>
800043c4:	30 0c       	mov	r12,0
800043c6:	c1 08       	rjmp	800043e6 <_free_r+0x8a>
800043c8:	6c 0e       	ld.w	lr,r6[0x0]
800043ca:	f4 c5 ff f8 	sub	r5,r10,-8
800043ce:	1c 16       	sub	r6,lr
800043d0:	1c 08       	add	r8,lr
800043d2:	6c 2e       	ld.w	lr,r6[0x8]
800043d4:	0a 3e       	cp.w	lr,r5
800043d6:	f9 bc 00 01 	moveq	r12,1
800043da:	ed f5 10 03 	ld.wne	r5,r6[0xc]
800043de:	eb fe 1a 02 	st.wne	r5[0x8],lr
800043e2:	fd f5 1a 03 	st.wne	lr[0xc],r5
800043e6:	f2 0b 00 0e 	add	lr,r9,r11
800043ea:	7c 1e       	ld.w	lr,lr[0x4]
800043ec:	ed be 00 00 	bld	lr,0x0
800043f0:	c1 30       	breq	80004416 <_free_r+0xba>
800043f2:	16 08       	add	r8,r11
800043f4:	58 0c       	cp.w	r12,0
800043f6:	c0 c1       	brne	8000440e <_free_r+0xb2>
800043f8:	4a 8e       	lddpc	lr,80004498 <_free_r+0x13c>
800043fa:	72 2b       	ld.w	r11,r9[0x8]
800043fc:	2f 8e       	sub	lr,-8
800043fe:	1c 3b       	cp.w	r11,lr
80004400:	c0 71       	brne	8000440e <_free_r+0xb2>
80004402:	97 36       	st.w	r11[0xc],r6
80004404:	97 26       	st.w	r11[0x8],r6
80004406:	8d 2b       	st.w	r6[0x8],r11
80004408:	8d 3b       	st.w	r6[0xc],r11
8000440a:	30 1c       	mov	r12,1
8000440c:	c0 58       	rjmp	80004416 <_free_r+0xba>
8000440e:	72 2b       	ld.w	r11,r9[0x8]
80004410:	72 39       	ld.w	r9,r9[0xc]
80004412:	93 2b       	st.w	r9[0x8],r11
80004414:	97 39       	st.w	r11[0xc],r9
80004416:	10 99       	mov	r9,r8
80004418:	ec 08 09 08 	st.w	r6[r8],r8
8000441c:	a1 a9       	sbr	r9,0x0
8000441e:	8d 19       	st.w	r6[0x4],r9
80004420:	58 0c       	cp.w	r12,0
80004422:	c6 01       	brne	800044e2 <_free_r+0x186>
80004424:	e0 48 01 ff 	cp.w	r8,511
80004428:	e0 8b 00 13 	brhi	8000444e <_free_r+0xf2>
8000442c:	a3 98       	lsr	r8,0x3
8000442e:	f4 08 00 39 	add	r9,r10,r8<<0x3
80004432:	72 2b       	ld.w	r11,r9[0x8]
80004434:	8d 39       	st.w	r6[0xc],r9
80004436:	8d 2b       	st.w	r6[0x8],r11
80004438:	97 36       	st.w	r11[0xc],r6
8000443a:	93 26       	st.w	r9[0x8],r6
8000443c:	a3 48       	asr	r8,0x2
8000443e:	74 19       	ld.w	r9,r10[0x4]
80004440:	30 1b       	mov	r11,1
80004442:	f6 08 09 48 	lsl	r8,r11,r8
80004446:	f3 e8 10 08 	or	r8,r9,r8
8000444a:	95 18       	st.w	r10[0x4],r8
8000444c:	c4 b8       	rjmp	800044e2 <_free_r+0x186>
8000444e:	f0 0b 16 09 	lsr	r11,r8,0x9
80004452:	58 4b       	cp.w	r11,4
80004454:	e0 8b 00 06 	brhi	80004460 <_free_r+0x104>
80004458:	f0 0b 16 06 	lsr	r11,r8,0x6
8000445c:	2c 8b       	sub	r11,-56
8000445e:	c2 68       	rjmp	800044aa <_free_r+0x14e>
80004460:	59 4b       	cp.w	r11,20
80004462:	e0 8b 00 04 	brhi	8000446a <_free_r+0x10e>
80004466:	2a 5b       	sub	r11,-91
80004468:	c2 18       	rjmp	800044aa <_free_r+0x14e>
8000446a:	e0 4b 00 54 	cp.w	r11,84
8000446e:	e0 8b 00 06 	brhi	8000447a <_free_r+0x11e>
80004472:	f0 0b 16 0c 	lsr	r11,r8,0xc
80004476:	29 2b       	sub	r11,-110
80004478:	c1 98       	rjmp	800044aa <_free_r+0x14e>
8000447a:	e0 4b 01 54 	cp.w	r11,340
8000447e:	e0 8b 00 06 	brhi	8000448a <_free_r+0x12e>
80004482:	f0 0b 16 0f 	lsr	r11,r8,0xf
80004486:	28 9b       	sub	r11,-119
80004488:	c1 18       	rjmp	800044aa <_free_r+0x14e>
8000448a:	e0 4b 05 54 	cp.w	r11,1364
8000448e:	e0 88 00 0b 	brls	800044a4 <_free_r+0x148>
80004492:	37 eb       	mov	r11,126
80004494:	c0 b8       	rjmp	800044aa <_free_r+0x14e>
80004496:	d7 03       	nop
80004498:	00 00       	add	r0,r0
8000449a:	01 d4       	ld.ub	r4,r0[0x5]
8000449c:	00 00       	add	r0,r0
8000449e:	05 dc       	ld.ub	r12,r2[0x5]
800044a0:	00 00       	add	r0,r0
800044a2:	0c 78       	tst	r8,r6
800044a4:	f0 0b 16 12 	lsr	r11,r8,0x12
800044a8:	28 4b       	sub	r11,-124
800044aa:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
800044ae:	78 29       	ld.w	r9,r12[0x8]
800044b0:	18 39       	cp.w	r9,r12
800044b2:	c0 e1       	brne	800044ce <_free_r+0x172>
800044b4:	74 18       	ld.w	r8,r10[0x4]
800044b6:	a3 4b       	asr	r11,0x2
800044b8:	30 1c       	mov	r12,1
800044ba:	f8 0b 09 4b 	lsl	r11,r12,r11
800044be:	f1 eb 10 0b 	or	r11,r8,r11
800044c2:	12 98       	mov	r8,r9
800044c4:	95 1b       	st.w	r10[0x4],r11
800044c6:	c0 a8       	rjmp	800044da <_free_r+0x17e>
800044c8:	72 29       	ld.w	r9,r9[0x8]
800044ca:	18 39       	cp.w	r9,r12
800044cc:	c0 60       	breq	800044d8 <_free_r+0x17c>
800044ce:	72 1a       	ld.w	r10,r9[0x4]
800044d0:	e0 1a ff fc 	andl	r10,0xfffc
800044d4:	14 38       	cp.w	r8,r10
800044d6:	cf 93       	brcs	800044c8 <_free_r+0x16c>
800044d8:	72 38       	ld.w	r8,r9[0xc]
800044da:	8d 38       	st.w	r6[0xc],r8
800044dc:	8d 29       	st.w	r6[0x8],r9
800044de:	93 36       	st.w	r9[0xc],r6
800044e0:	91 26       	st.w	r8[0x8],r6
800044e2:	0e 9c       	mov	r12,r7
800044e4:	e0 a0 02 4c 	rcall	8000497c <__malloc_unlock>
800044e8:	d8 22       	popm	r4-r7,pc
800044ea:	d7 03       	nop

800044ec <_fwalk>:
800044ec:	d4 31       	pushm	r0-r7,lr
800044ee:	30 05       	mov	r5,0
800044f0:	16 91       	mov	r1,r11
800044f2:	f8 c7 ff 28 	sub	r7,r12,-216
800044f6:	0a 92       	mov	r2,r5
800044f8:	c4 2e       	rcall	8000417c <__sfp_lock_acquire>
800044fa:	3f f3       	mov	r3,-1
800044fc:	c1 68       	rjmp	80004528 <_fwalk+0x3c>
800044fe:	6e 26       	ld.w	r6,r7[0x8]
80004500:	6e 14       	ld.w	r4,r7[0x4]
80004502:	2f 46       	sub	r6,-12
80004504:	c0 c8       	rjmp	8000451c <_fwalk+0x30>
80004506:	8c 08       	ld.sh	r8,r6[0x0]
80004508:	e4 08 19 00 	cp.h	r8,r2
8000450c:	c0 70       	breq	8000451a <_fwalk+0x2e>
8000450e:	8c 18       	ld.sh	r8,r6[0x2]
80004510:	e6 08 19 00 	cp.h	r8,r3
80004514:	c0 30       	breq	8000451a <_fwalk+0x2e>
80004516:	5d 11       	icall	r1
80004518:	18 45       	or	r5,r12
8000451a:	2a 46       	sub	r6,-92
8000451c:	20 14       	sub	r4,1
8000451e:	ec cc 00 0c 	sub	r12,r6,12
80004522:	58 04       	cp.w	r4,0
80004524:	cf 14       	brge	80004506 <_fwalk+0x1a>
80004526:	6e 07       	ld.w	r7,r7[0x0]
80004528:	58 07       	cp.w	r7,0
8000452a:	ce a1       	brne	800044fe <_fwalk+0x12>
8000452c:	c2 9e       	rcall	8000417e <__sfp_lock_release>
8000452e:	0a 9c       	mov	r12,r5
80004530:	d8 32       	popm	r0-r7,pc
80004532:	d7 03       	nop

80004534 <malloc>:
80004534:	d4 01       	pushm	lr
80004536:	48 38       	lddpc	r8,80004540 <malloc+0xc>
80004538:	18 9b       	mov	r11,r12
8000453a:	70 0c       	ld.w	r12,r8[0x0]
8000453c:	c0 4c       	rcall	80004544 <_malloc_r>
8000453e:	d8 02       	popm	pc
80004540:	00 00       	add	r0,r0
80004542:	01 d0       	ld.ub	r0,r0[0x5]

80004544 <_malloc_r>:
80004544:	d4 31       	pushm	r0-r7,lr
80004546:	f6 c8 ff f5 	sub	r8,r11,-11
8000454a:	18 95       	mov	r5,r12
8000454c:	10 97       	mov	r7,r8
8000454e:	e0 17 ff f8 	andl	r7,0xfff8
80004552:	59 68       	cp.w	r8,22
80004554:	f9 b7 08 10 	movls	r7,16
80004558:	16 37       	cp.w	r7,r11
8000455a:	5f 38       	srlo	r8
8000455c:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80004560:	c0 50       	breq	8000456a <_malloc_r+0x26>
80004562:	30 c8       	mov	r8,12
80004564:	99 38       	st.w	r12[0xc],r8
80004566:	e0 8f 01 ea 	bral	8000493a <_malloc_r+0x3f6>
8000456a:	e0 a0 02 08 	rcall	8000497a <__malloc_lock>
8000456e:	e0 47 01 f7 	cp.w	r7,503
80004572:	e0 8b 00 1c 	brhi	800045aa <_malloc_r+0x66>
80004576:	ee 03 16 03 	lsr	r3,r7,0x3
8000457a:	4c c8       	lddpc	r8,800046a8 <_malloc_r+0x164>
8000457c:	f0 03 00 38 	add	r8,r8,r3<<0x3
80004580:	70 36       	ld.w	r6,r8[0xc]
80004582:	10 36       	cp.w	r6,r8
80004584:	c0 61       	brne	80004590 <_malloc_r+0x4c>
80004586:	ec c8 ff f8 	sub	r8,r6,-8
8000458a:	70 36       	ld.w	r6,r8[0xc]
8000458c:	10 36       	cp.w	r6,r8
8000458e:	c0 c0       	breq	800045a6 <_malloc_r+0x62>
80004590:	6c 18       	ld.w	r8,r6[0x4]
80004592:	e0 18 ff fc 	andl	r8,0xfffc
80004596:	6c 3a       	ld.w	r10,r6[0xc]
80004598:	ec 08 00 09 	add	r9,r6,r8
8000459c:	0a 9c       	mov	r12,r5
8000459e:	6c 28       	ld.w	r8,r6[0x8]
800045a0:	95 28       	st.w	r10[0x8],r8
800045a2:	91 3a       	st.w	r8[0xc],r10
800045a4:	c4 68       	rjmp	80004630 <_malloc_r+0xec>
800045a6:	2f e3       	sub	r3,-2
800045a8:	c4 c8       	rjmp	80004640 <_malloc_r+0xfc>
800045aa:	ee 03 16 09 	lsr	r3,r7,0x9
800045ae:	c0 41       	brne	800045b6 <_malloc_r+0x72>
800045b0:	ee 03 16 03 	lsr	r3,r7,0x3
800045b4:	c2 68       	rjmp	80004600 <_malloc_r+0xbc>
800045b6:	58 43       	cp.w	r3,4
800045b8:	e0 8b 00 06 	brhi	800045c4 <_malloc_r+0x80>
800045bc:	ee 03 16 06 	lsr	r3,r7,0x6
800045c0:	2c 83       	sub	r3,-56
800045c2:	c1 f8       	rjmp	80004600 <_malloc_r+0xbc>
800045c4:	59 43       	cp.w	r3,20
800045c6:	e0 8b 00 04 	brhi	800045ce <_malloc_r+0x8a>
800045ca:	2a 53       	sub	r3,-91
800045cc:	c1 a8       	rjmp	80004600 <_malloc_r+0xbc>
800045ce:	e0 43 00 54 	cp.w	r3,84
800045d2:	e0 8b 00 06 	brhi	800045de <_malloc_r+0x9a>
800045d6:	ee 03 16 0c 	lsr	r3,r7,0xc
800045da:	29 23       	sub	r3,-110
800045dc:	c1 28       	rjmp	80004600 <_malloc_r+0xbc>
800045de:	e0 43 01 54 	cp.w	r3,340
800045e2:	e0 8b 00 06 	brhi	800045ee <_malloc_r+0xaa>
800045e6:	ee 03 16 0f 	lsr	r3,r7,0xf
800045ea:	28 93       	sub	r3,-119
800045ec:	c0 a8       	rjmp	80004600 <_malloc_r+0xbc>
800045ee:	e0 43 05 54 	cp.w	r3,1364
800045f2:	e0 88 00 04 	brls	800045fa <_malloc_r+0xb6>
800045f6:	37 e3       	mov	r3,126
800045f8:	c0 48       	rjmp	80004600 <_malloc_r+0xbc>
800045fa:	ee 03 16 12 	lsr	r3,r7,0x12
800045fe:	28 43       	sub	r3,-124
80004600:	4a aa       	lddpc	r10,800046a8 <_malloc_r+0x164>
80004602:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80004606:	74 36       	ld.w	r6,r10[0xc]
80004608:	c1 98       	rjmp	8000463a <_malloc_r+0xf6>
8000460a:	6c 19       	ld.w	r9,r6[0x4]
8000460c:	e0 19 ff fc 	andl	r9,0xfffc
80004610:	f2 07 01 0b 	sub	r11,r9,r7
80004614:	58 fb       	cp.w	r11,15
80004616:	e0 8a 00 04 	brle	8000461e <_malloc_r+0xda>
8000461a:	20 13       	sub	r3,1
8000461c:	c1 18       	rjmp	8000463e <_malloc_r+0xfa>
8000461e:	6c 38       	ld.w	r8,r6[0xc]
80004620:	58 0b       	cp.w	r11,0
80004622:	c0 b5       	brlt	80004638 <_malloc_r+0xf4>
80004624:	6c 2a       	ld.w	r10,r6[0x8]
80004626:	ec 09 00 09 	add	r9,r6,r9
8000462a:	0a 9c       	mov	r12,r5
8000462c:	91 2a       	st.w	r8[0x8],r10
8000462e:	95 38       	st.w	r10[0xc],r8
80004630:	72 18       	ld.w	r8,r9[0x4]
80004632:	a1 a8       	sbr	r8,0x0
80004634:	93 18       	st.w	r9[0x4],r8
80004636:	cb a8       	rjmp	800047aa <_malloc_r+0x266>
80004638:	10 96       	mov	r6,r8
8000463a:	14 36       	cp.w	r6,r10
8000463c:	ce 71       	brne	8000460a <_malloc_r+0xc6>
8000463e:	2f f3       	sub	r3,-1
80004640:	49 aa       	lddpc	r10,800046a8 <_malloc_r+0x164>
80004642:	f4 cc ff f8 	sub	r12,r10,-8
80004646:	78 26       	ld.w	r6,r12[0x8]
80004648:	18 36       	cp.w	r6,r12
8000464a:	c6 c0       	breq	80004722 <_malloc_r+0x1de>
8000464c:	6c 19       	ld.w	r9,r6[0x4]
8000464e:	e0 19 ff fc 	andl	r9,0xfffc
80004652:	f2 07 01 08 	sub	r8,r9,r7
80004656:	58 f8       	cp.w	r8,15
80004658:	e0 89 00 8e 	brgt	80004774 <_malloc_r+0x230>
8000465c:	99 3c       	st.w	r12[0xc],r12
8000465e:	99 2c       	st.w	r12[0x8],r12
80004660:	58 08       	cp.w	r8,0
80004662:	c0 55       	brlt	8000466c <_malloc_r+0x128>
80004664:	ec 09 00 09 	add	r9,r6,r9
80004668:	0a 9c       	mov	r12,r5
8000466a:	ce 3b       	rjmp	80004630 <_malloc_r+0xec>
8000466c:	e0 49 01 ff 	cp.w	r9,511
80004670:	e0 8b 00 13 	brhi	80004696 <_malloc_r+0x152>
80004674:	a3 99       	lsr	r9,0x3
80004676:	f4 09 00 38 	add	r8,r10,r9<<0x3
8000467a:	70 2b       	ld.w	r11,r8[0x8]
8000467c:	8d 38       	st.w	r6[0xc],r8
8000467e:	8d 2b       	st.w	r6[0x8],r11
80004680:	97 36       	st.w	r11[0xc],r6
80004682:	91 26       	st.w	r8[0x8],r6
80004684:	a3 49       	asr	r9,0x2
80004686:	74 18       	ld.w	r8,r10[0x4]
80004688:	30 1b       	mov	r11,1
8000468a:	f6 09 09 49 	lsl	r9,r11,r9
8000468e:	f1 e9 10 09 	or	r9,r8,r9
80004692:	95 19       	st.w	r10[0x4],r9
80004694:	c4 78       	rjmp	80004722 <_malloc_r+0x1de>
80004696:	f2 0a 16 09 	lsr	r10,r9,0x9
8000469a:	58 4a       	cp.w	r10,4
8000469c:	e0 8b 00 08 	brhi	800046ac <_malloc_r+0x168>
800046a0:	f2 0a 16 06 	lsr	r10,r9,0x6
800046a4:	2c 8a       	sub	r10,-56
800046a6:	c2 18       	rjmp	800046e8 <_malloc_r+0x1a4>
800046a8:	00 00       	add	r0,r0
800046aa:	01 d4       	ld.ub	r4,r0[0x5]
800046ac:	59 4a       	cp.w	r10,20
800046ae:	e0 8b 00 04 	brhi	800046b6 <_malloc_r+0x172>
800046b2:	2a 5a       	sub	r10,-91
800046b4:	c1 a8       	rjmp	800046e8 <_malloc_r+0x1a4>
800046b6:	e0 4a 00 54 	cp.w	r10,84
800046ba:	e0 8b 00 06 	brhi	800046c6 <_malloc_r+0x182>
800046be:	f2 0a 16 0c 	lsr	r10,r9,0xc
800046c2:	29 2a       	sub	r10,-110
800046c4:	c1 28       	rjmp	800046e8 <_malloc_r+0x1a4>
800046c6:	e0 4a 01 54 	cp.w	r10,340
800046ca:	e0 8b 00 06 	brhi	800046d6 <_malloc_r+0x192>
800046ce:	f2 0a 16 0f 	lsr	r10,r9,0xf
800046d2:	28 9a       	sub	r10,-119
800046d4:	c0 a8       	rjmp	800046e8 <_malloc_r+0x1a4>
800046d6:	e0 4a 05 54 	cp.w	r10,1364
800046da:	e0 88 00 04 	brls	800046e2 <_malloc_r+0x19e>
800046de:	37 ea       	mov	r10,126
800046e0:	c0 48       	rjmp	800046e8 <_malloc_r+0x1a4>
800046e2:	f2 0a 16 12 	lsr	r10,r9,0x12
800046e6:	28 4a       	sub	r10,-124
800046e8:	4c 7b       	lddpc	r11,80004804 <_malloc_r+0x2c0>
800046ea:	f6 0a 00 34 	add	r4,r11,r10<<0x3
800046ee:	68 28       	ld.w	r8,r4[0x8]
800046f0:	08 38       	cp.w	r8,r4
800046f2:	c0 e1       	brne	8000470e <_malloc_r+0x1ca>
800046f4:	76 19       	ld.w	r9,r11[0x4]
800046f6:	a3 4a       	asr	r10,0x2
800046f8:	30 1e       	mov	lr,1
800046fa:	fc 0a 09 4a 	lsl	r10,lr,r10
800046fe:	f3 ea 10 0a 	or	r10,r9,r10
80004702:	10 99       	mov	r9,r8
80004704:	97 1a       	st.w	r11[0x4],r10
80004706:	c0 a8       	rjmp	8000471a <_malloc_r+0x1d6>
80004708:	70 28       	ld.w	r8,r8[0x8]
8000470a:	08 38       	cp.w	r8,r4
8000470c:	c0 60       	breq	80004718 <_malloc_r+0x1d4>
8000470e:	70 1a       	ld.w	r10,r8[0x4]
80004710:	e0 1a ff fc 	andl	r10,0xfffc
80004714:	14 39       	cp.w	r9,r10
80004716:	cf 93       	brcs	80004708 <_malloc_r+0x1c4>
80004718:	70 39       	ld.w	r9,r8[0xc]
8000471a:	8d 39       	st.w	r6[0xc],r9
8000471c:	8d 28       	st.w	r6[0x8],r8
8000471e:	91 36       	st.w	r8[0xc],r6
80004720:	93 26       	st.w	r9[0x8],r6
80004722:	e6 08 14 02 	asr	r8,r3,0x2
80004726:	30 1b       	mov	r11,1
80004728:	4b 74       	lddpc	r4,80004804 <_malloc_r+0x2c0>
8000472a:	f6 08 09 4b 	lsl	r11,r11,r8
8000472e:	68 18       	ld.w	r8,r4[0x4]
80004730:	10 3b       	cp.w	r11,r8
80004732:	e0 8b 00 6b 	brhi	80004808 <_malloc_r+0x2c4>
80004736:	f7 e8 00 09 	and	r9,r11,r8
8000473a:	c0 b1       	brne	80004750 <_malloc_r+0x20c>
8000473c:	e0 13 ff fc 	andl	r3,0xfffc
80004740:	a1 7b       	lsl	r11,0x1
80004742:	2f c3       	sub	r3,-4
80004744:	c0 38       	rjmp	8000474a <_malloc_r+0x206>
80004746:	2f c3       	sub	r3,-4
80004748:	a1 7b       	lsl	r11,0x1
8000474a:	f7 e8 00 09 	and	r9,r11,r8
8000474e:	cf c0       	breq	80004746 <_malloc_r+0x202>
80004750:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80004754:	06 92       	mov	r2,r3
80004756:	1c 91       	mov	r1,lr
80004758:	62 36       	ld.w	r6,r1[0xc]
8000475a:	c2 d8       	rjmp	800047b4 <_malloc_r+0x270>
8000475c:	6c 1a       	ld.w	r10,r6[0x4]
8000475e:	e0 1a ff fc 	andl	r10,0xfffc
80004762:	f4 07 01 08 	sub	r8,r10,r7
80004766:	58 f8       	cp.w	r8,15
80004768:	e0 8a 00 15 	brle	80004792 <_malloc_r+0x24e>
8000476c:	6c 3a       	ld.w	r10,r6[0xc]
8000476e:	6c 29       	ld.w	r9,r6[0x8]
80004770:	95 29       	st.w	r10[0x8],r9
80004772:	93 3a       	st.w	r9[0xc],r10
80004774:	0e 99       	mov	r9,r7
80004776:	ec 07 00 07 	add	r7,r6,r7
8000477a:	a1 a9       	sbr	r9,0x0
8000477c:	99 37       	st.w	r12[0xc],r7
8000477e:	99 27       	st.w	r12[0x8],r7
80004780:	8d 19       	st.w	r6[0x4],r9
80004782:	ee 08 09 08 	st.w	r7[r8],r8
80004786:	8f 2c       	st.w	r7[0x8],r12
80004788:	8f 3c       	st.w	r7[0xc],r12
8000478a:	a1 a8       	sbr	r8,0x0
8000478c:	0a 9c       	mov	r12,r5
8000478e:	8f 18       	st.w	r7[0x4],r8
80004790:	c0 d8       	rjmp	800047aa <_malloc_r+0x266>
80004792:	6c 39       	ld.w	r9,r6[0xc]
80004794:	58 08       	cp.w	r8,0
80004796:	c0 e5       	brlt	800047b2 <_malloc_r+0x26e>
80004798:	ec 0a 00 0a 	add	r10,r6,r10
8000479c:	74 18       	ld.w	r8,r10[0x4]
8000479e:	a1 a8       	sbr	r8,0x0
800047a0:	0a 9c       	mov	r12,r5
800047a2:	95 18       	st.w	r10[0x4],r8
800047a4:	6c 28       	ld.w	r8,r6[0x8]
800047a6:	93 28       	st.w	r9[0x8],r8
800047a8:	91 39       	st.w	r8[0xc],r9
800047aa:	ce 9c       	rcall	8000497c <__malloc_unlock>
800047ac:	ec cc ff f8 	sub	r12,r6,-8
800047b0:	d8 32       	popm	r0-r7,pc
800047b2:	12 96       	mov	r6,r9
800047b4:	02 36       	cp.w	r6,r1
800047b6:	cd 31       	brne	8000475c <_malloc_r+0x218>
800047b8:	2f f2       	sub	r2,-1
800047ba:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
800047be:	c0 30       	breq	800047c4 <_malloc_r+0x280>
800047c0:	2f 81       	sub	r1,-8
800047c2:	cc bb       	rjmp	80004758 <_malloc_r+0x214>
800047c4:	1c 98       	mov	r8,lr
800047c6:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
800047ca:	c0 81       	brne	800047da <_malloc_r+0x296>
800047cc:	68 19       	ld.w	r9,r4[0x4]
800047ce:	f6 08 11 ff 	rsub	r8,r11,-1
800047d2:	f3 e8 00 08 	and	r8,r9,r8
800047d6:	89 18       	st.w	r4[0x4],r8
800047d8:	c0 78       	rjmp	800047e6 <_malloc_r+0x2a2>
800047da:	f0 c9 00 08 	sub	r9,r8,8
800047de:	20 13       	sub	r3,1
800047e0:	70 08       	ld.w	r8,r8[0x0]
800047e2:	12 38       	cp.w	r8,r9
800047e4:	cf 10       	breq	800047c6 <_malloc_r+0x282>
800047e6:	a1 7b       	lsl	r11,0x1
800047e8:	68 18       	ld.w	r8,r4[0x4]
800047ea:	10 3b       	cp.w	r11,r8
800047ec:	e0 8b 00 0e 	brhi	80004808 <_malloc_r+0x2c4>
800047f0:	58 0b       	cp.w	r11,0
800047f2:	c0 b0       	breq	80004808 <_malloc_r+0x2c4>
800047f4:	04 93       	mov	r3,r2
800047f6:	c0 38       	rjmp	800047fc <_malloc_r+0x2b8>
800047f8:	2f c3       	sub	r3,-4
800047fa:	a1 7b       	lsl	r11,0x1
800047fc:	f7 e8 00 09 	and	r9,r11,r8
80004800:	ca 81       	brne	80004750 <_malloc_r+0x20c>
80004802:	cf bb       	rjmp	800047f8 <_malloc_r+0x2b4>
80004804:	00 00       	add	r0,r0
80004806:	01 d4       	ld.ub	r4,r0[0x5]
80004808:	68 23       	ld.w	r3,r4[0x8]
8000480a:	66 12       	ld.w	r2,r3[0x4]
8000480c:	e0 12 ff fc 	andl	r2,0xfffc
80004810:	0e 32       	cp.w	r2,r7
80004812:	5f 39       	srlo	r9
80004814:	e4 07 01 08 	sub	r8,r2,r7
80004818:	58 f8       	cp.w	r8,15
8000481a:	5f aa       	srle	r10
8000481c:	f5 e9 10 09 	or	r9,r10,r9
80004820:	e0 80 00 98 	breq	80004950 <_malloc_r+0x40c>
80004824:	4c 68       	lddpc	r8,8000493c <_malloc_r+0x3f8>
80004826:	70 01       	ld.w	r1,r8[0x0]
80004828:	4c 68       	lddpc	r8,80004940 <_malloc_r+0x3fc>
8000482a:	2f 01       	sub	r1,-16
8000482c:	70 08       	ld.w	r8,r8[0x0]
8000482e:	0e 01       	add	r1,r7
80004830:	5b f8       	cp.w	r8,-1
80004832:	c0 40       	breq	8000483a <_malloc_r+0x2f6>
80004834:	28 11       	sub	r1,-127
80004836:	e0 11 ff 80 	andl	r1,0xff80
8000483a:	02 9b       	mov	r11,r1
8000483c:	0a 9c       	mov	r12,r5
8000483e:	ca 1c       	rcall	80004980 <_sbrk_r>
80004840:	18 96       	mov	r6,r12
80004842:	5b fc       	cp.w	r12,-1
80004844:	c6 d0       	breq	8000491e <_malloc_r+0x3da>
80004846:	e6 02 00 08 	add	r8,r3,r2
8000484a:	10 3c       	cp.w	r12,r8
8000484c:	c0 32       	brcc	80004852 <_malloc_r+0x30e>
8000484e:	08 33       	cp.w	r3,r4
80004850:	c6 71       	brne	8000491e <_malloc_r+0x3da>
80004852:	4b da       	lddpc	r10,80004944 <_malloc_r+0x400>
80004854:	74 09       	ld.w	r9,r10[0x0]
80004856:	e2 09 00 09 	add	r9,r1,r9
8000485a:	95 09       	st.w	r10[0x0],r9
8000485c:	10 36       	cp.w	r6,r8
8000485e:	c0 a1       	brne	80004872 <_malloc_r+0x32e>
80004860:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80004864:	c0 71       	brne	80004872 <_malloc_r+0x32e>
80004866:	e2 02 00 02 	add	r2,r1,r2
8000486a:	68 28       	ld.w	r8,r4[0x8]
8000486c:	a1 a2       	sbr	r2,0x0
8000486e:	91 12       	st.w	r8[0x4],r2
80004870:	c4 b8       	rjmp	80004906 <_malloc_r+0x3c2>
80004872:	4b 4a       	lddpc	r10,80004940 <_malloc_r+0x3fc>
80004874:	74 0b       	ld.w	r11,r10[0x0]
80004876:	5b fb       	cp.w	r11,-1
80004878:	c0 31       	brne	8000487e <_malloc_r+0x33a>
8000487a:	95 06       	st.w	r10[0x0],r6
8000487c:	c0 68       	rjmp	80004888 <_malloc_r+0x344>
8000487e:	ec 09 00 09 	add	r9,r6,r9
80004882:	4b 1a       	lddpc	r10,80004944 <_malloc_r+0x400>
80004884:	10 19       	sub	r9,r8
80004886:	95 09       	st.w	r10[0x0],r9
80004888:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
8000488c:	f0 09 11 08 	rsub	r9,r8,8
80004890:	58 08       	cp.w	r8,0
80004892:	f2 08 17 10 	movne	r8,r9
80004896:	ed d8 e1 06 	addne	r6,r6,r8
8000489a:	28 08       	sub	r8,-128
8000489c:	ec 01 00 01 	add	r1,r6,r1
800048a0:	0a 9c       	mov	r12,r5
800048a2:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
800048a6:	f0 01 01 01 	sub	r1,r8,r1
800048aa:	02 9b       	mov	r11,r1
800048ac:	c6 ac       	rcall	80004980 <_sbrk_r>
800048ae:	4a 68       	lddpc	r8,80004944 <_malloc_r+0x400>
800048b0:	5b fc       	cp.w	r12,-1
800048b2:	ec 0c 17 00 	moveq	r12,r6
800048b6:	f9 b1 00 00 	moveq	r1,0
800048ba:	70 09       	ld.w	r9,r8[0x0]
800048bc:	0c 1c       	sub	r12,r6
800048be:	89 26       	st.w	r4[0x8],r6
800048c0:	02 0c       	add	r12,r1
800048c2:	12 01       	add	r1,r9
800048c4:	a1 ac       	sbr	r12,0x0
800048c6:	91 01       	st.w	r8[0x0],r1
800048c8:	8d 1c       	st.w	r6[0x4],r12
800048ca:	08 33       	cp.w	r3,r4
800048cc:	c1 d0       	breq	80004906 <_malloc_r+0x3c2>
800048ce:	58 f2       	cp.w	r2,15
800048d0:	e0 8b 00 05 	brhi	800048da <_malloc_r+0x396>
800048d4:	30 18       	mov	r8,1
800048d6:	8d 18       	st.w	r6[0x4],r8
800048d8:	c2 38       	rjmp	8000491e <_malloc_r+0x3da>
800048da:	30 59       	mov	r9,5
800048dc:	20 c2       	sub	r2,12
800048de:	e0 12 ff f8 	andl	r2,0xfff8
800048e2:	e6 02 00 08 	add	r8,r3,r2
800048e6:	91 29       	st.w	r8[0x8],r9
800048e8:	91 19       	st.w	r8[0x4],r9
800048ea:	66 18       	ld.w	r8,r3[0x4]
800048ec:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800048f0:	e5 e8 10 08 	or	r8,r2,r8
800048f4:	87 18       	st.w	r3[0x4],r8
800048f6:	58 f2       	cp.w	r2,15
800048f8:	e0 88 00 07 	brls	80004906 <_malloc_r+0x3c2>
800048fc:	e6 cb ff f8 	sub	r11,r3,-8
80004900:	0a 9c       	mov	r12,r5
80004902:	fe b0 fd 2d 	rcall	8000435c <_free_r>
80004906:	49 19       	lddpc	r9,80004948 <_malloc_r+0x404>
80004908:	72 0a       	ld.w	r10,r9[0x0]
8000490a:	48 f8       	lddpc	r8,80004944 <_malloc_r+0x400>
8000490c:	70 08       	ld.w	r8,r8[0x0]
8000490e:	14 38       	cp.w	r8,r10
80004910:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80004914:	48 e9       	lddpc	r9,8000494c <_malloc_r+0x408>
80004916:	72 0a       	ld.w	r10,r9[0x0]
80004918:	14 38       	cp.w	r8,r10
8000491a:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000491e:	68 28       	ld.w	r8,r4[0x8]
80004920:	70 18       	ld.w	r8,r8[0x4]
80004922:	e0 18 ff fc 	andl	r8,0xfffc
80004926:	0e 38       	cp.w	r8,r7
80004928:	5f 39       	srlo	r9
8000492a:	0e 18       	sub	r8,r7
8000492c:	58 f8       	cp.w	r8,15
8000492e:	5f aa       	srle	r10
80004930:	f5 e9 10 09 	or	r9,r10,r9
80004934:	c0 e0       	breq	80004950 <_malloc_r+0x40c>
80004936:	0a 9c       	mov	r12,r5
80004938:	c2 2c       	rcall	8000497c <__malloc_unlock>
8000493a:	d8 3a       	popm	r0-r7,pc,r12=0
8000493c:	00 00       	add	r0,r0
8000493e:	0c 78       	tst	r8,r6
80004940:	00 00       	add	r0,r0
80004942:	05 e0       	ld.ub	r0,r2[0x6]
80004944:	00 00       	add	r0,r0
80004946:	0c 7c       	tst	r12,r6
80004948:	00 00       	add	r0,r0
8000494a:	0c 74       	tst	r4,r6
8000494c:	00 00       	add	r0,r0
8000494e:	0c 70       	tst	r0,r6
80004950:	68 26       	ld.w	r6,r4[0x8]
80004952:	a1 a8       	sbr	r8,0x0
80004954:	0e 99       	mov	r9,r7
80004956:	a1 a9       	sbr	r9,0x0
80004958:	8d 19       	st.w	r6[0x4],r9
8000495a:	ec 07 00 07 	add	r7,r6,r7
8000495e:	0a 9c       	mov	r12,r5
80004960:	89 27       	st.w	r4[0x8],r7
80004962:	8f 18       	st.w	r7[0x4],r8
80004964:	c0 cc       	rcall	8000497c <__malloc_unlock>
80004966:	ec cc ff f8 	sub	r12,r6,-8
8000496a:	d8 32       	popm	r0-r7,pc

8000496c <memset>:
8000496c:	18 98       	mov	r8,r12
8000496e:	c0 38       	rjmp	80004974 <memset+0x8>
80004970:	10 cb       	st.b	r8++,r11
80004972:	20 1a       	sub	r10,1
80004974:	58 0a       	cp.w	r10,0
80004976:	cf d1       	brne	80004970 <memset+0x4>
80004978:	5e fc       	retal	r12

8000497a <__malloc_lock>:
8000497a:	5e fc       	retal	r12

8000497c <__malloc_unlock>:
8000497c:	5e fc       	retal	r12
8000497e:	d7 03       	nop

80004980 <_sbrk_r>:
80004980:	d4 21       	pushm	r4-r7,lr
80004982:	30 08       	mov	r8,0
80004984:	18 97       	mov	r7,r12
80004986:	48 66       	lddpc	r6,8000499c <_sbrk_r+0x1c>
80004988:	16 9c       	mov	r12,r11
8000498a:	8d 08       	st.w	r6[0x0],r8
8000498c:	c5 ac       	rcall	80004a40 <_sbrk>
8000498e:	5b fc       	cp.w	r12,-1
80004990:	c0 51       	brne	8000499a <_sbrk_r+0x1a>
80004992:	6c 08       	ld.w	r8,r6[0x0]
80004994:	58 08       	cp.w	r8,0
80004996:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000499a:	d8 22       	popm	r4-r7,pc
8000499c:	00 00       	add	r0,r0
8000499e:	0c d4       	st.w	--r6,r4

800049a0 <__sclose>:
800049a0:	d4 01       	pushm	lr
800049a2:	96 7b       	ld.sh	r11,r11[0xe]
800049a4:	c8 0c       	rcall	80004aa4 <_close_r>
800049a6:	d8 02       	popm	pc

800049a8 <__sseek>:
800049a8:	d4 21       	pushm	r4-r7,lr
800049aa:	16 97       	mov	r7,r11
800049ac:	96 7b       	ld.sh	r11,r11[0xe]
800049ae:	cf 7c       	rcall	80004b9c <_lseek_r>
800049b0:	8e 68       	ld.sh	r8,r7[0xc]
800049b2:	10 99       	mov	r9,r8
800049b4:	ad c8       	cbr	r8,0xc
800049b6:	ad a9       	sbr	r9,0xc
800049b8:	5b fc       	cp.w	r12,-1
800049ba:	ef f8 0c 06 	st.heq	r7[0xc],r8
800049be:	ef f9 1c 06 	st.hne	r7[0xc],r9
800049c2:	ef fc 1a 15 	st.wne	r7[0x54],r12
800049c6:	d8 22       	popm	r4-r7,pc

800049c8 <__swrite>:
800049c8:	d4 21       	pushm	r4-r7,lr
800049ca:	96 68       	ld.sh	r8,r11[0xc]
800049cc:	16 97       	mov	r7,r11
800049ce:	14 95       	mov	r5,r10
800049d0:	12 94       	mov	r4,r9
800049d2:	e2 18 01 00 	andl	r8,0x100,COH
800049d6:	18 96       	mov	r6,r12
800049d8:	c0 50       	breq	800049e2 <__swrite+0x1a>
800049da:	30 29       	mov	r9,2
800049dc:	30 0a       	mov	r10,0
800049de:	96 7b       	ld.sh	r11,r11[0xe]
800049e0:	cd ec       	rcall	80004b9c <_lseek_r>
800049e2:	8e 68       	ld.sh	r8,r7[0xc]
800049e4:	ad c8       	cbr	r8,0xc
800049e6:	08 99       	mov	r9,r4
800049e8:	0a 9a       	mov	r10,r5
800049ea:	8e 7b       	ld.sh	r11,r7[0xe]
800049ec:	0c 9c       	mov	r12,r6
800049ee:	ae 68       	st.h	r7[0xc],r8
800049f0:	c4 6c       	rcall	80004a7c <_write_r>
800049f2:	d8 22       	popm	r4-r7,pc

800049f4 <__sread>:
800049f4:	d4 21       	pushm	r4-r7,lr
800049f6:	16 97       	mov	r7,r11
800049f8:	96 7b       	ld.sh	r11,r11[0xe]
800049fa:	ce 5c       	rcall	80004bc4 <_read_r>
800049fc:	c0 65       	brlt	80004a08 <__sread+0x14>
800049fe:	6f 58       	ld.w	r8,r7[0x54]
80004a00:	18 08       	add	r8,r12
80004a02:	ef 48 00 54 	st.w	r7[84],r8
80004a06:	d8 22       	popm	r4-r7,pc
80004a08:	8e 68       	ld.sh	r8,r7[0xc]
80004a0a:	ad c8       	cbr	r8,0xc
80004a0c:	ae 68       	st.h	r7[0xc],r8
80004a0e:	d8 22       	popm	r4-r7,pc

80004a10 <_close>:
80004a10:	30 28       	mov	r8,2
80004a12:	d6 73       	breakpoint
80004a14:	3f fc       	mov	r12,-1
80004a16:	35 8b       	mov	r11,88
80004a18:	58 0c       	cp.w	r12,0
80004a1a:	5e 4c       	retge	r12
80004a1c:	48 2a       	lddpc	r10,80004a24 <_close+0x14>
80004a1e:	95 0b       	st.w	r10[0x0],r11
80004a20:	5e fc       	retal	r12
80004a22:	d7 03       	nop
80004a24:	00 00       	add	r0,r0
80004a26:	0c d4       	st.w	--r6,r4

80004a28 <_lseek>:
80004a28:	30 58       	mov	r8,5
80004a2a:	d6 73       	breakpoint
80004a2c:	3f fc       	mov	r12,-1
80004a2e:	35 8b       	mov	r11,88
80004a30:	58 0c       	cp.w	r12,0
80004a32:	5e 4c       	retge	r12
80004a34:	48 2a       	lddpc	r10,80004a3c <_lseek+0x14>
80004a36:	95 0b       	st.w	r10[0x0],r11
80004a38:	5e fc       	retal	r12
80004a3a:	d7 03       	nop
80004a3c:	00 00       	add	r0,r0
80004a3e:	0c d4       	st.w	--r6,r4

80004a40 <_sbrk>:
80004a40:	d4 01       	pushm	lr
80004a42:	48 c8       	lddpc	r8,80004a70 <_sbrk+0x30>
80004a44:	70 09       	ld.w	r9,r8[0x0]
80004a46:	58 09       	cp.w	r9,0
80004a48:	c0 31       	brne	80004a4e <_sbrk+0xe>
80004a4a:	48 b9       	lddpc	r9,80004a74 <_sbrk+0x34>
80004a4c:	91 09       	st.w	r8[0x0],r9
80004a4e:	48 99       	lddpc	r9,80004a70 <_sbrk+0x30>
80004a50:	48 aa       	lddpc	r10,80004a78 <_sbrk+0x38>
80004a52:	72 08       	ld.w	r8,r9[0x0]
80004a54:	f0 0c 00 0c 	add	r12,r8,r12
80004a58:	14 3c       	cp.w	r12,r10
80004a5a:	e0 8b 00 04 	brhi	80004a62 <_sbrk+0x22>
80004a5e:	93 0c       	st.w	r9[0x0],r12
80004a60:	c0 58       	rjmp	80004a6a <_sbrk+0x2a>
80004a62:	c3 1c       	rcall	80004ac4 <__errno>
80004a64:	30 c8       	mov	r8,12
80004a66:	99 08       	st.w	r12[0x0],r8
80004a68:	3f f8       	mov	r8,-1
80004a6a:	10 9c       	mov	r12,r8
80004a6c:	d8 02       	popm	pc
80004a6e:	d7 03       	nop
80004a70:	00 00       	add	r0,r0
80004a72:	0c a4       	st.w	r6++,r4
80004a74:	00 00       	add	r0,r0
80004a76:	0c d8       	st.w	--r6,r8
80004a78:	00 00       	add	r0,r0
80004a7a:	f0 00       	*unknown*

80004a7c <_write_r>:
80004a7c:	d4 21       	pushm	r4-r7,lr
80004a7e:	16 98       	mov	r8,r11
80004a80:	18 97       	mov	r7,r12
80004a82:	10 9c       	mov	r12,r8
80004a84:	30 08       	mov	r8,0
80004a86:	14 9b       	mov	r11,r10
80004a88:	48 66       	lddpc	r6,80004aa0 <_write_r+0x24>
80004a8a:	12 9a       	mov	r10,r9
80004a8c:	8d 08       	st.w	r6[0x0],r8
80004a8e:	fe b0 f8 4d 	rcall	80003b28 <_write>
80004a92:	5b fc       	cp.w	r12,-1
80004a94:	c0 51       	brne	80004a9e <_write_r+0x22>
80004a96:	6c 08       	ld.w	r8,r6[0x0]
80004a98:	58 08       	cp.w	r8,0
80004a9a:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004a9e:	d8 22       	popm	r4-r7,pc
80004aa0:	00 00       	add	r0,r0
80004aa2:	0c d4       	st.w	--r6,r4

80004aa4 <_close_r>:
80004aa4:	d4 21       	pushm	r4-r7,lr
80004aa6:	30 08       	mov	r8,0
80004aa8:	18 97       	mov	r7,r12
80004aaa:	48 66       	lddpc	r6,80004ac0 <_close_r+0x1c>
80004aac:	16 9c       	mov	r12,r11
80004aae:	8d 08       	st.w	r6[0x0],r8
80004ab0:	cb 0f       	rcall	80004a10 <_close>
80004ab2:	5b fc       	cp.w	r12,-1
80004ab4:	c0 51       	brne	80004abe <_close_r+0x1a>
80004ab6:	6c 08       	ld.w	r8,r6[0x0]
80004ab8:	58 08       	cp.w	r8,0
80004aba:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004abe:	d8 22       	popm	r4-r7,pc
80004ac0:	00 00       	add	r0,r0
80004ac2:	0c d4       	st.w	--r6,r4

80004ac4 <__errno>:
80004ac4:	48 28       	lddpc	r8,80004acc <__errno+0x8>
80004ac6:	70 0c       	ld.w	r12,r8[0x0]
80004ac8:	2f 4c       	sub	r12,-12
80004aca:	5e fc       	retal	r12
80004acc:	00 00       	add	r0,r0
80004ace:	01 d0       	ld.ub	r0,r0[0x5]

80004ad0 <_fclose_r>:
80004ad0:	d4 21       	pushm	r4-r7,lr
80004ad2:	18 96       	mov	r6,r12
80004ad4:	16 97       	mov	r7,r11
80004ad6:	58 0b       	cp.w	r11,0
80004ad8:	c0 31       	brne	80004ade <_fclose_r+0xe>
80004ada:	16 95       	mov	r5,r11
80004adc:	c5 08       	rjmp	80004b7c <_fclose_r+0xac>
80004ade:	fe b0 fb 4f 	rcall	8000417c <__sfp_lock_acquire>
80004ae2:	58 06       	cp.w	r6,0
80004ae4:	c0 70       	breq	80004af2 <_fclose_r+0x22>
80004ae6:	6c 68       	ld.w	r8,r6[0x18]
80004ae8:	58 08       	cp.w	r8,0
80004aea:	c0 41       	brne	80004af2 <_fclose_r+0x22>
80004aec:	0c 9c       	mov	r12,r6
80004aee:	fe b0 fb 9b 	rcall	80004224 <__sinit>
80004af2:	4a 48       	lddpc	r8,80004b80 <_fclose_r+0xb0>
80004af4:	10 37       	cp.w	r7,r8
80004af6:	c0 31       	brne	80004afc <_fclose_r+0x2c>
80004af8:	6c 07       	ld.w	r7,r6[0x0]
80004afa:	c0 a8       	rjmp	80004b0e <_fclose_r+0x3e>
80004afc:	4a 28       	lddpc	r8,80004b84 <_fclose_r+0xb4>
80004afe:	10 37       	cp.w	r7,r8
80004b00:	c0 31       	brne	80004b06 <_fclose_r+0x36>
80004b02:	6c 17       	ld.w	r7,r6[0x4]
80004b04:	c0 58       	rjmp	80004b0e <_fclose_r+0x3e>
80004b06:	4a 18       	lddpc	r8,80004b88 <_fclose_r+0xb8>
80004b08:	10 37       	cp.w	r7,r8
80004b0a:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80004b0e:	8e 69       	ld.sh	r9,r7[0xc]
80004b10:	30 08       	mov	r8,0
80004b12:	f0 09 19 00 	cp.h	r9,r8
80004b16:	c0 51       	brne	80004b20 <_fclose_r+0x50>
80004b18:	fe b0 fb 33 	rcall	8000417e <__sfp_lock_release>
80004b1c:	30 05       	mov	r5,0
80004b1e:	c2 f8       	rjmp	80004b7c <_fclose_r+0xac>
80004b20:	0e 9b       	mov	r11,r7
80004b22:	0c 9c       	mov	r12,r6
80004b24:	fe b0 fa a4 	rcall	8000406c <_fflush_r>
80004b28:	6e c8       	ld.w	r8,r7[0x30]
80004b2a:	18 95       	mov	r5,r12
80004b2c:	58 08       	cp.w	r8,0
80004b2e:	c0 60       	breq	80004b3a <_fclose_r+0x6a>
80004b30:	6e 8b       	ld.w	r11,r7[0x20]
80004b32:	0c 9c       	mov	r12,r6
80004b34:	5d 18       	icall	r8
80004b36:	f9 b5 05 ff 	movlt	r5,-1
80004b3a:	8e 68       	ld.sh	r8,r7[0xc]
80004b3c:	ed b8 00 07 	bld	r8,0x7
80004b40:	c0 51       	brne	80004b4a <_fclose_r+0x7a>
80004b42:	6e 4b       	ld.w	r11,r7[0x10]
80004b44:	0c 9c       	mov	r12,r6
80004b46:	fe b0 fc 0b 	rcall	8000435c <_free_r>
80004b4a:	6e db       	ld.w	r11,r7[0x34]
80004b4c:	58 0b       	cp.w	r11,0
80004b4e:	c0 a0       	breq	80004b62 <_fclose_r+0x92>
80004b50:	ee c8 ff bc 	sub	r8,r7,-68
80004b54:	10 3b       	cp.w	r11,r8
80004b56:	c0 40       	breq	80004b5e <_fclose_r+0x8e>
80004b58:	0c 9c       	mov	r12,r6
80004b5a:	fe b0 fc 01 	rcall	8000435c <_free_r>
80004b5e:	30 08       	mov	r8,0
80004b60:	8f d8       	st.w	r7[0x34],r8
80004b62:	6f 2b       	ld.w	r11,r7[0x48]
80004b64:	58 0b       	cp.w	r11,0
80004b66:	c0 70       	breq	80004b74 <_fclose_r+0xa4>
80004b68:	0c 9c       	mov	r12,r6
80004b6a:	fe b0 fb f9 	rcall	8000435c <_free_r>
80004b6e:	30 08       	mov	r8,0
80004b70:	ef 48 00 48 	st.w	r7[72],r8
80004b74:	30 08       	mov	r8,0
80004b76:	ae 68       	st.h	r7[0xc],r8
80004b78:	fe b0 fb 03 	rcall	8000417e <__sfp_lock_release>
80004b7c:	0a 9c       	mov	r12,r5
80004b7e:	d8 22       	popm	r4-r7,pc
80004b80:	80 00       	ld.sh	r0,r0[0x0]
80004b82:	4e f8       	lddpc	r8,80004d3c <ipr_val>
80004b84:	80 00       	ld.sh	r0,r0[0x0]
80004b86:	4f 18       	lddpc	r8,80004d48 <ipr_val+0xc>
80004b88:	80 00       	ld.sh	r0,r0[0x0]
80004b8a:	4f 38       	lddpc	r8,80004d54 <ipr_val+0x18>

80004b8c <fclose>:
80004b8c:	d4 01       	pushm	lr
80004b8e:	48 38       	lddpc	r8,80004b98 <fclose+0xc>
80004b90:	18 9b       	mov	r11,r12
80004b92:	70 0c       	ld.w	r12,r8[0x0]
80004b94:	c9 ef       	rcall	80004ad0 <_fclose_r>
80004b96:	d8 02       	popm	pc
80004b98:	00 00       	add	r0,r0
80004b9a:	01 d0       	ld.ub	r0,r0[0x5]

80004b9c <_lseek_r>:
80004b9c:	d4 21       	pushm	r4-r7,lr
80004b9e:	16 98       	mov	r8,r11
80004ba0:	18 97       	mov	r7,r12
80004ba2:	10 9c       	mov	r12,r8
80004ba4:	30 08       	mov	r8,0
80004ba6:	14 9b       	mov	r11,r10
80004ba8:	48 66       	lddpc	r6,80004bc0 <_lseek_r+0x24>
80004baa:	12 9a       	mov	r10,r9
80004bac:	8d 08       	st.w	r6[0x0],r8
80004bae:	c3 df       	rcall	80004a28 <_lseek>
80004bb0:	5b fc       	cp.w	r12,-1
80004bb2:	c0 51       	brne	80004bbc <_lseek_r+0x20>
80004bb4:	6c 08       	ld.w	r8,r6[0x0]
80004bb6:	58 08       	cp.w	r8,0
80004bb8:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004bbc:	d8 22       	popm	r4-r7,pc
80004bbe:	d7 03       	nop
80004bc0:	00 00       	add	r0,r0
80004bc2:	0c d4       	st.w	--r6,r4

80004bc4 <_read_r>:
80004bc4:	d4 21       	pushm	r4-r7,lr
80004bc6:	16 98       	mov	r8,r11
80004bc8:	18 97       	mov	r7,r12
80004bca:	10 9c       	mov	r12,r8
80004bcc:	30 08       	mov	r8,0
80004bce:	14 9b       	mov	r11,r10
80004bd0:	48 66       	lddpc	r6,80004be8 <_read_r+0x24>
80004bd2:	12 9a       	mov	r10,r9
80004bd4:	8d 08       	st.w	r6[0x0],r8
80004bd6:	fe b0 f7 31 	rcall	80003a38 <_read>
80004bda:	5b fc       	cp.w	r12,-1
80004bdc:	c0 51       	brne	80004be6 <_read_r+0x22>
80004bde:	6c 08       	ld.w	r8,r6[0x0]
80004be0:	58 08       	cp.w	r8,0
80004be2:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004be6:	d8 22       	popm	r4-r7,pc
80004be8:	00 00       	add	r0,r0
80004bea:	0c d4       	st.w	--r6,r4

Disassembly of section .exception:

80004c00 <_evba>:
80004c00:	c0 08       	rjmp	80004c00 <_evba>
	...

80004c04 <_handle_TLB_Multiple_Hit>:
80004c04:	c0 08       	rjmp	80004c04 <_handle_TLB_Multiple_Hit>
	...

80004c08 <_handle_Bus_Error_Data_Fetch>:
80004c08:	c0 08       	rjmp	80004c08 <_handle_Bus_Error_Data_Fetch>
	...

80004c0c <_handle_Bus_Error_Instruction_Fetch>:
80004c0c:	c0 08       	rjmp	80004c0c <_handle_Bus_Error_Instruction_Fetch>
	...

80004c10 <_handle_NMI>:
80004c10:	c0 08       	rjmp	80004c10 <_handle_NMI>
	...

80004c14 <_handle_Instruction_Address>:
80004c14:	c0 08       	rjmp	80004c14 <_handle_Instruction_Address>
	...

80004c18 <_handle_ITLB_Protection>:
80004c18:	c0 08       	rjmp	80004c18 <_handle_ITLB_Protection>
	...

80004c1c <_handle_Breakpoint>:
80004c1c:	c0 08       	rjmp	80004c1c <_handle_Breakpoint>
	...

80004c20 <_handle_Illegal_Opcode>:
80004c20:	c0 08       	rjmp	80004c20 <_handle_Illegal_Opcode>
	...

80004c24 <_handle_Unimplemented_Instruction>:
80004c24:	c0 08       	rjmp	80004c24 <_handle_Unimplemented_Instruction>
	...

80004c28 <_handle_Privilege_Violation>:
80004c28:	c0 08       	rjmp	80004c28 <_handle_Privilege_Violation>
	...

80004c2c <_handle_Floating_Point>:
80004c2c:	c0 08       	rjmp	80004c2c <_handle_Floating_Point>
	...

80004c30 <_handle_Coprocessor_Absent>:
80004c30:	c0 08       	rjmp	80004c30 <_handle_Coprocessor_Absent>
	...

80004c34 <_handle_Data_Address_Read>:
80004c34:	c0 08       	rjmp	80004c34 <_handle_Data_Address_Read>
	...

80004c38 <_handle_Data_Address_Write>:
80004c38:	c0 08       	rjmp	80004c38 <_handle_Data_Address_Write>
	...

80004c3c <_handle_DTLB_Protection_Read>:
80004c3c:	c0 08       	rjmp	80004c3c <_handle_DTLB_Protection_Read>
	...

80004c40 <_handle_DTLB_Protection_Write>:
80004c40:	c0 08       	rjmp	80004c40 <_handle_DTLB_Protection_Write>
	...

80004c44 <_handle_DTLB_Modified>:
80004c44:	c0 08       	rjmp	80004c44 <_handle_DTLB_Modified>
	...

80004c50 <_handle_ITLB_Miss>:
80004c50:	c0 08       	rjmp	80004c50 <_handle_ITLB_Miss>
	...

80004c60 <_handle_DTLB_Miss_Read>:
80004c60:	c0 08       	rjmp	80004c60 <_handle_DTLB_Miss_Read>
	...

80004c70 <_handle_DTLB_Miss_Write>:
80004c70:	c0 08       	rjmp	80004c70 <_handle_DTLB_Miss_Write>
	...

80004d00 <_handle_Supervisor_Call>:
80004d00:	c0 08       	rjmp	80004d00 <_handle_Supervisor_Call>
80004d02:	d7 03       	nop

80004d04 <_int0>:
80004d04:	30 0c       	mov	r12,0
80004d06:	fe b0 ea 89 	rcall	80002218 <_get_interrupt_handler>
80004d0a:	58 0c       	cp.w	r12,0
80004d0c:	f8 0f 17 10 	movne	pc,r12
80004d10:	d6 03       	rete

80004d12 <_int1>:
80004d12:	30 1c       	mov	r12,1
80004d14:	fe b0 ea 82 	rcall	80002218 <_get_interrupt_handler>
80004d18:	58 0c       	cp.w	r12,0
80004d1a:	f8 0f 17 10 	movne	pc,r12
80004d1e:	d6 03       	rete

80004d20 <_int2>:
80004d20:	30 2c       	mov	r12,2
80004d22:	fe b0 ea 7b 	rcall	80002218 <_get_interrupt_handler>
80004d26:	58 0c       	cp.w	r12,0
80004d28:	f8 0f 17 10 	movne	pc,r12
80004d2c:	d6 03       	rete

80004d2e <_int3>:
80004d2e:	30 3c       	mov	r12,3
80004d30:	fe b0 ea 74 	rcall	80002218 <_get_interrupt_handler>
80004d34:	58 0c       	cp.w	r12,0
80004d36:	f8 0f 17 10 	movne	pc,r12
80004d3a:	d6 03       	rete

80004d3c <ipr_val>:
80004d3c:	00 00 01 04 40 00 01 12 80 00 01 20 c0 00 01 2e     ....@...... ....
80004d4c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80004d5c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80004d6c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80004d7c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80004d8c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80004d9c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80004dac:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80004dbc:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80004dcc:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80004ddc:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80004dec:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80004dfc:	d7 03 d7 03                                         ....
