 arch	  circuit	  noc_flow	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  NoC_agg_bandwidth	  NoC_latency	  NoC_n_met_latency_constraints	  NoC_latency_overrun	  NoC_congested_bw	  NoC_congestion_ratio	  NoC_n_congested_links	  SAT_agg_bandwidth	  SAT_latency	  SAT_n_met_latency_constraints	  SAT_latency_overrun	  SAT_congested_bw	  SAT_congestion_ratio	  SAT_n_congested_links	 
 stratixiv_arch.timing_small_with_a_embedded_mesh_noc_toplogy.xml	  complex_2_noc_1D_chain.blif	  complex_2_noc_1D_chain.flows	  common	  107.74	  vpr	  1.07 GiB	  	  -1	  2	  -1	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  1125660	  2	  32	  2204	  1661	  1	  1102	  107	  36	  20	  720	  -1	  EP4SGX110	  954.8 MiB	  4.66	  6467	  10986	  2272	  7781	  933	  1099.3 MiB	  1.19	  0.03	  7.42671	  -4783.94	  -7.42671	  7.42671	  14.86	  0.0205475	  0.0199364	  0.401214	  0.355683	  150	  8621	  16	  0	  0	  6.74655e+06	  9370.21	  27.08	  3.45444	  3.1008	  174956	  1462490	  -1	  8533	  14	  2496	  4652	  1021415	  290061	  7.44406	  7.44406	  -4842.99	  -7.44406	  0	  0	  8.72662e+06	  12120.3	  2.39	  1.03	  3.69	  -1	  -1	  2.39	  0.468978	  0.426687	  400000	  3e-09	  1	  4.1359e-25	  0	  0	  0	  -1	  -1	  -1	  -1	  -1	  -1	  -1	 
