0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sim_1/new/tb.vhd,1574948529,vhdl,,,,tb,,,,,,,,
C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/ip/ClockingWizard/ClockingWizard.v,1572963617,verilog,,,,ClockingWizard,,,../../../../project_4_5AF.srcs/sources_1/ip/ClockingWizard,,,,,
C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/ip/ClockingWizard/ClockingWizard_clk_wiz.v,1572963617,verilog,,C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/ip/ClockingWizard/ClockingWizard.v,,ClockingWizard_clk_wiz,,,../../../../project_4_5AF.srcs/sources_1/ip/ClockingWizard,,,,,
C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/ip/TriangleFifo/sim/TriangleFifo.v,1573301025,verilog,,C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/ip/VideoMemory/sim/VideoMemory.v,,TriangleFifo,,,../../../../project_4_5AF.srcs/sources_1/ip/ClockingWizard,,,,,
C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/ip/VideoMemory/sim/VideoMemory.v,1573479586,verilog,,C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/ip/ClockingWizard/ClockingWizard_clk_wiz.v,,VideoMemory,,,../../../../project_4_5AF.srcs/sources_1/ip/ClockingWizard,,,,,
C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/new/Hpulse.vhd,1573136453,vhdl,,,,hpulse,,,,,,,,
C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/new/Vpulse.vhd,1573568614,vhdl,,,,vpulse,,,,,,,,
C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/new/package.vhd,1573728753,vhdl,C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sim_1/new/tb.vhd;C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/new/Vpulse.vhd;C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/new/top.vhd,,,examplepackage,,,,,,,,
C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/new/top.vhd,1575385222,vhdl,,,,top,,,,,,,,
