`timescale 10ns/10ps
module top_tb;
reg [3:0] a,b;
wire [3:0] sum;
wire cout;
top ga(a,b,sum,cout);
initial
begin
a=4'b0000;b=4'b0000;
#10 a=4'b0100;b=4'b0001;
#10 a=4'b0010;b=4'b0011;
#10 a=4'b0001;b=4'b0111;
#10;
end
endmodule