// Seed: 1625646549
module module_0 (
    input id_1,
    input id_2,
    input reg id_3,
    output id_4,
    output id_5
);
  logic id_6;
  assign id_5[1] = 1;
  type_10(
      id_2, id_3, 1
  );
  reg id_7;
  assign id_6[1] = id_4 ? id_4 : 1;
  assign id_5 = 1;
  always @(1 or id_6 * id_4 or posedge id_5[1'd0] or negedge 1) begin
    id_2 <= 1;
  end
  always @* begin
    if (id_1 && "") begin
      if ("") begin
        id_3 = 1;
      end
    end else id_1 <= id_7;
  end
endmodule
