<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2> Course Name </h2>
</div>

# Course Report

## Name: Devarakonda Nikshith Bharadwaj

## Qualifications: 3rd Year ECE

Welcome to the course report for the [VLSI FRONT END]! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                               | Link                                    |
|-------------------------------------------|-----------------------------------------|
|Mini Project 1: HDL Bits                    |[https://github.com/Nick181818/G16_VLSI/tree/main/Mini%20Projects/Nikshith/minor_1]
 Mini Project 2: DESIGN OF AN ASYNCHRONOUS FIFO |[https://github.com/Nick181818/G16_VLSI/tree/main/Mini%20Projects/Nikshith/minor%202]                         
| Final Project: STRV32I RISCV PROCESSOR    | [https://github.com/Nick181818/G16_VLSI/tree/main/Final%20Capstone%20Project/Nikshith]                         |