Timing Analyzer report for cnt10
Thu May 23 20:17:20 2019
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk100khz'
  6. Clock Setup: 'clk1hz'
  7. Clock Setup: 'clk10hz'
  8. Clock Setup: 'en'
  9. Clock Hold: 'clk100khz'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------+----------+------------+-----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------+----------+------------+-----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.267 ns                                       ; flag     ; data1[0] ; --         ; en        ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.852 ns                                      ; dat[3]   ; dout[1]  ; clk100khz  ; --        ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.294 ns                                       ; flag     ; data2[3] ; --         ; clk10hz   ; 0            ;
; Clock Setup: 'en'            ; N/A                                      ; None          ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[1] ; en         ; en        ; 0            ;
; Clock Setup: 'clk10hz'       ; N/A                                      ; None          ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[1] ; clk10hz    ; clk10hz   ; 0            ;
; Clock Setup: 'clk1hz'        ; N/A                                      ; None          ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[1] ; clk1hz     ; clk1hz    ; 0            ;
; Clock Setup: 'clk100khz'     ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[2]   ; cnt[1]   ; clk100khz  ; clk100khz ; 0            ;
; Clock Hold: 'clk100khz'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; cnt[0]   ; dat[1]   ; clk100khz  ; clk100khz ; 4            ;
; Total number of failed paths ;                                          ;               ;                                                ;          ;          ;            ;           ; 4            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------+----------+------------+-----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                         ; Preliminary        ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk100khz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk1hz          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk10hz         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; en              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk100khz'                                                                                                                                                              ;
+-------+------------------------------------------------+--------+--------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[2] ; cnt[1] ; clk100khz  ; clk100khz ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[1] ; cnt[2] ; clk100khz  ; clk100khz ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[0] ; cnt[1] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.809 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[0] ; cnt[2] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.796 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[1] ; cnt[1] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[2] ; cnt[2] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[0] ; cnt[0] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------+--------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk1hz'                                                                                                                                                                    ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.986 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.986 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.986 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.986 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; data1[1] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.750 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; data1[1] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.750 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; data1[1] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.750 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; data1[1] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.750 ns                ;
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; data2[0] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; data2[0] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; data2[0] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; data2[0] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns )               ; data1[2] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns )               ; data1[2] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns )               ; data1[2] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns )               ; data1[2] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 261.85 MHz ( period = 3.819 ns )               ; data2[3] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.555 ns                ;
; N/A   ; 261.85 MHz ( period = 3.819 ns )               ; data2[3] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.555 ns                ;
; N/A   ; 261.85 MHz ( period = 3.819 ns )               ; data2[3] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.555 ns                ;
; N/A   ; 261.85 MHz ( period = 3.819 ns )               ; data2[3] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.555 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; data2[2] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; data2[2] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; data2[2] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; data2[2] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; data1[3] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 292.40 MHz ( period = 3.420 ns )               ; data1[0] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 292.40 MHz ( period = 3.420 ns )               ; data1[0] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 292.40 MHz ( period = 3.420 ns )               ; data1[0] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 292.40 MHz ( period = 3.420 ns )               ; data1[0] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 298.78 MHz ( period = 3.347 ns )               ; data1[1] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; data1[2] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.852 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; data2[1] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.813 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; data2[1] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.813 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; data2[1] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.813 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; data2[1] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.813 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.434 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; f2       ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk10hz'                                                                                                                                                                   ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.986 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.986 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.986 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.986 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; data1[1] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.750 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; data1[1] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.750 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; data1[1] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.750 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; data1[1] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.750 ns                ;
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; data2[0] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; data2[0] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; data2[0] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; data2[0] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns )               ; data1[2] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns )               ; data1[2] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns )               ; data1[2] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns )               ; data1[2] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 261.85 MHz ( period = 3.819 ns )               ; data2[3] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.555 ns                ;
; N/A   ; 261.85 MHz ( period = 3.819 ns )               ; data2[3] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.555 ns                ;
; N/A   ; 261.85 MHz ( period = 3.819 ns )               ; data2[3] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.555 ns                ;
; N/A   ; 261.85 MHz ( period = 3.819 ns )               ; data2[3] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.555 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; data2[2] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; data2[2] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; data2[2] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; data2[2] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; data1[3] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 292.40 MHz ( period = 3.420 ns )               ; data1[0] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 292.40 MHz ( period = 3.420 ns )               ; data1[0] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 292.40 MHz ( period = 3.420 ns )               ; data1[0] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 292.40 MHz ( period = 3.420 ns )               ; data1[0] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 298.78 MHz ( period = 3.347 ns )               ; data1[1] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; data1[2] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.852 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; data2[1] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.813 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; data2[1] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.813 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; data2[1] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.813 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; data2[1] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.813 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.434 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; f2       ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'en'                                                                                                                                                                        ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[0] ; en         ; en       ; None                        ; None                      ; 3.986 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[2] ; en         ; en       ; None                        ; None                      ; 3.986 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[3] ; en         ; en       ; None                        ; None                      ; 3.986 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; data1[3] ; data1[1] ; en         ; en       ; None                        ; None                      ; 3.986 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; data1[1] ; data1[0] ; en         ; en       ; None                        ; None                      ; 3.750 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; data1[1] ; data1[2] ; en         ; en       ; None                        ; None                      ; 3.750 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; data1[1] ; data1[3] ; en         ; en       ; None                        ; None                      ; 3.750 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; data1[1] ; data1[1] ; en         ; en       ; None                        ; None                      ; 3.750 ns                ;
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; data2[0] ; data2[0] ; en         ; en       ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; data2[0] ; data2[2] ; en         ; en       ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; data2[0] ; data2[3] ; en         ; en       ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; data2[0] ; data2[1] ; en         ; en       ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns )               ; data1[2] ; data1[0] ; en         ; en       ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns )               ; data1[2] ; data1[2] ; en         ; en       ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns )               ; data1[2] ; data1[3] ; en         ; en       ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns )               ; data1[2] ; data1[1] ; en         ; en       ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 261.85 MHz ( period = 3.819 ns )               ; data2[3] ; data2[0] ; en         ; en       ; None                        ; None                      ; 3.555 ns                ;
; N/A   ; 261.85 MHz ( period = 3.819 ns )               ; data2[3] ; data2[2] ; en         ; en       ; None                        ; None                      ; 3.555 ns                ;
; N/A   ; 261.85 MHz ( period = 3.819 ns )               ; data2[3] ; data2[3] ; en         ; en       ; None                        ; None                      ; 3.555 ns                ;
; N/A   ; 261.85 MHz ( period = 3.819 ns )               ; data2[3] ; data2[1] ; en         ; en       ; None                        ; None                      ; 3.555 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; data2[2] ; data2[0] ; en         ; en       ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; data2[2] ; data2[2] ; en         ; en       ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; data2[2] ; data2[3] ; en         ; en       ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; data2[2] ; data2[1] ; en         ; en       ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; data1[3] ; f2       ; en         ; en       ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 292.40 MHz ( period = 3.420 ns )               ; data1[0] ; data1[0] ; en         ; en       ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 292.40 MHz ( period = 3.420 ns )               ; data1[0] ; data1[2] ; en         ; en       ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 292.40 MHz ( period = 3.420 ns )               ; data1[0] ; data1[3] ; en         ; en       ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 292.40 MHz ( period = 3.420 ns )               ; data1[0] ; data1[1] ; en         ; en       ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 298.78 MHz ( period = 3.347 ns )               ; data1[1] ; f2       ; en         ; en       ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; data1[2] ; f2       ; en         ; en       ; None                        ; None                      ; 2.852 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; data2[1] ; data2[0] ; en         ; en       ; None                        ; None                      ; 2.813 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; data2[1] ; data2[2] ; en         ; en       ; None                        ; None                      ; 2.813 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; data2[1] ; data2[3] ; en         ; en       ; None                        ; None                      ; 2.813 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; data2[1] ; data2[1] ; en         ; en       ; None                        ; None                      ; 2.813 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; f2       ; en         ; en       ; None                        ; None                      ; 2.434 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; f2       ; f2       ; en         ; en       ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk100khz'                                                                                                                                                  ;
+------------------------------------------+--------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cnt[0] ; dat[1] ; clk100khz  ; clk100khz ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt[0] ; dat[3] ; clk100khz  ; clk100khz ; None                       ; None                       ; 2.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt[0] ; dat[2] ; clk100khz  ; clk100khz ; None                       ; None                       ; 2.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt[0] ; dat[0] ; clk100khz  ; clk100khz ; None                       ; None                       ; 2.155 ns                 ;
+------------------------------------------+--------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 5.267 ns   ; flag ; data1[1] ; en       ;
; N/A   ; None         ; 5.267 ns   ; flag ; data1[3] ; en       ;
; N/A   ; None         ; 5.267 ns   ; flag ; data1[2] ; en       ;
; N/A   ; None         ; 5.267 ns   ; flag ; data1[0] ; en       ;
; N/A   ; None         ; 4.845 ns   ; flag ; data1[1] ; clk1hz   ;
; N/A   ; None         ; 4.845 ns   ; flag ; data1[3] ; clk1hz   ;
; N/A   ; None         ; 4.845 ns   ; flag ; data1[2] ; clk1hz   ;
; N/A   ; None         ; 4.845 ns   ; flag ; data1[0] ; clk1hz   ;
; N/A   ; None         ; 4.601 ns   ; din  ; c        ; clk10hz  ;
; N/A   ; None         ; 4.354 ns   ; rst  ; data1[1] ; en       ;
; N/A   ; None         ; 4.354 ns   ; rst  ; data1[3] ; en       ;
; N/A   ; None         ; 4.354 ns   ; rst  ; data1[2] ; en       ;
; N/A   ; None         ; 4.354 ns   ; rst  ; data1[0] ; en       ;
; N/A   ; None         ; 4.316 ns   ; flag ; f2       ; en       ;
; N/A   ; None         ; 3.932 ns   ; rst  ; data1[1] ; clk1hz   ;
; N/A   ; None         ; 3.932 ns   ; rst  ; data1[3] ; clk1hz   ;
; N/A   ; None         ; 3.932 ns   ; rst  ; data1[2] ; clk1hz   ;
; N/A   ; None         ; 3.932 ns   ; rst  ; data1[0] ; clk1hz   ;
; N/A   ; None         ; 3.894 ns   ; flag ; f2       ; clk1hz   ;
; N/A   ; None         ; 3.711 ns   ; flag ; data1[1] ; clk10hz  ;
; N/A   ; None         ; 3.711 ns   ; flag ; data1[3] ; clk10hz  ;
; N/A   ; None         ; 3.711 ns   ; flag ; data1[2] ; clk10hz  ;
; N/A   ; None         ; 3.711 ns   ; flag ; data1[0] ; clk10hz  ;
; N/A   ; None         ; 2.978 ns   ; rst  ; f2       ; en       ;
; N/A   ; None         ; 2.798 ns   ; rst  ; data1[1] ; clk10hz  ;
; N/A   ; None         ; 2.798 ns   ; rst  ; data1[3] ; clk10hz  ;
; N/A   ; None         ; 2.798 ns   ; rst  ; data1[2] ; clk10hz  ;
; N/A   ; None         ; 2.798 ns   ; rst  ; data1[0] ; clk10hz  ;
; N/A   ; None         ; 2.760 ns   ; flag ; f2       ; clk10hz  ;
; N/A   ; None         ; 2.556 ns   ; rst  ; f2       ; clk1hz   ;
; N/A   ; None         ; 2.334 ns   ; flag ; data2[1] ; en       ;
; N/A   ; None         ; 2.334 ns   ; flag ; data2[3] ; en       ;
; N/A   ; None         ; 2.334 ns   ; flag ; data2[2] ; en       ;
; N/A   ; None         ; 2.334 ns   ; flag ; data2[0] ; en       ;
; N/A   ; None         ; 1.912 ns   ; flag ; data2[1] ; clk1hz   ;
; N/A   ; None         ; 1.912 ns   ; flag ; data2[3] ; clk1hz   ;
; N/A   ; None         ; 1.912 ns   ; flag ; data2[2] ; clk1hz   ;
; N/A   ; None         ; 1.912 ns   ; flag ; data2[0] ; clk1hz   ;
; N/A   ; None         ; 1.422 ns   ; rst  ; f2       ; clk10hz  ;
; N/A   ; None         ; 0.778 ns   ; flag ; data2[1] ; clk10hz  ;
; N/A   ; None         ; 0.778 ns   ; flag ; data2[3] ; clk10hz  ;
; N/A   ; None         ; 0.778 ns   ; flag ; data2[2] ; clk10hz  ;
; N/A   ; None         ; 0.778 ns   ; flag ; data2[0] ; clk10hz  ;
; N/A   ; None         ; 0.032 ns   ; rst  ; data2[1] ; en       ;
; N/A   ; None         ; 0.032 ns   ; rst  ; data2[0] ; en       ;
; N/A   ; None         ; 0.031 ns   ; rst  ; data2[3] ; en       ;
; N/A   ; None         ; 0.031 ns   ; rst  ; data2[2] ; en       ;
; N/A   ; None         ; -0.390 ns  ; rst  ; data2[1] ; clk1hz   ;
; N/A   ; None         ; -0.390 ns  ; rst  ; data2[0] ; clk1hz   ;
; N/A   ; None         ; -0.391 ns  ; rst  ; data2[3] ; clk1hz   ;
; N/A   ; None         ; -0.391 ns  ; rst  ; data2[2] ; clk1hz   ;
; N/A   ; None         ; -1.524 ns  ; rst  ; data2[1] ; clk10hz  ;
; N/A   ; None         ; -1.524 ns  ; rst  ; data2[0] ; clk10hz  ;
; N/A   ; None         ; -1.525 ns  ; rst  ; data2[3] ; clk10hz  ;
; N/A   ; None         ; -1.525 ns  ; rst  ; data2[2] ; clk10hz  ;
+-------+--------------+------------+------+----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+--------+---------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To      ; From Clock ;
+-------+--------------+------------+--------+---------+------------+
; N/A   ; None         ; 13.852 ns  ; dat[3] ; dout[6] ; clk100khz  ;
; N/A   ; None         ; 13.852 ns  ; dat[3] ; dout[1] ; clk100khz  ;
; N/A   ; None         ; 13.848 ns  ; dat[3] ; dout[2] ; clk100khz  ;
; N/A   ; None         ; 13.848 ns  ; dat[1] ; dout[1] ; clk100khz  ;
; N/A   ; None         ; 13.842 ns  ; dat[1] ; dout[6] ; clk100khz  ;
; N/A   ; None         ; 13.837 ns  ; dat[1] ; dout[2] ; clk100khz  ;
; N/A   ; None         ; 13.809 ns  ; dat[3] ; dout[0] ; clk100khz  ;
; N/A   ; None         ; 13.800 ns  ; dat[1] ; dout[0] ; clk100khz  ;
; N/A   ; None         ; 13.602 ns  ; dat[2] ; dout[1] ; clk100khz  ;
; N/A   ; None         ; 13.600 ns  ; dat[2] ; dout[0] ; clk100khz  ;
; N/A   ; None         ; 13.589 ns  ; dat[2] ; dout[6] ; clk100khz  ;
; N/A   ; None         ; 13.588 ns  ; dat[2] ; dout[2] ; clk100khz  ;
; N/A   ; None         ; 13.504 ns  ; dat[3] ; dout[3] ; clk100khz  ;
; N/A   ; None         ; 13.499 ns  ; dat[1] ; dout[5] ; clk100khz  ;
; N/A   ; None         ; 13.496 ns  ; dat[1] ; dout[3] ; clk100khz  ;
; N/A   ; None         ; 13.466 ns  ; dat[1] ; dout[4] ; clk100khz  ;
; N/A   ; None         ; 13.463 ns  ; dat[3] ; dout[5] ; clk100khz  ;
; N/A   ; None         ; 13.457 ns  ; dat[3] ; dout[4] ; clk100khz  ;
; N/A   ; None         ; 13.439 ns  ; dat[0] ; dout[1] ; clk100khz  ;
; N/A   ; None         ; 13.437 ns  ; dat[0] ; dout[0] ; clk100khz  ;
; N/A   ; None         ; 13.428 ns  ; dat[0] ; dout[6] ; clk100khz  ;
; N/A   ; None         ; 13.427 ns  ; dat[0] ; dout[2] ; clk100khz  ;
; N/A   ; None         ; 13.257 ns  ; dat[2] ; dout[5] ; clk100khz  ;
; N/A   ; None         ; 13.254 ns  ; dat[2] ; dout[3] ; clk100khz  ;
; N/A   ; None         ; 13.250 ns  ; dat[2] ; dout[4] ; clk100khz  ;
; N/A   ; None         ; 13.094 ns  ; dat[0] ; dout[5] ; clk100khz  ;
; N/A   ; None         ; 13.092 ns  ; dat[0] ; dout[3] ; clk100khz  ;
; N/A   ; None         ; 13.089 ns  ; dat[0] ; dout[4] ; clk100khz  ;
; N/A   ; None         ; 9.985 ns   ; cnt[2] ; scan[4] ; clk100khz  ;
; N/A   ; None         ; 9.562 ns   ; cnt[1] ; scan[4] ; clk100khz  ;
; N/A   ; None         ; 9.427 ns   ; cnt[0] ; scan[4] ; clk100khz  ;
; N/A   ; None         ; 9.331 ns   ; cnt[2] ; scan[3] ; clk100khz  ;
; N/A   ; None         ; 8.863 ns   ; cnt[1] ; scan[3] ; clk100khz  ;
; N/A   ; None         ; 8.727 ns   ; cnt[0] ; scan[3] ; clk100khz  ;
+-------+--------------+------------+--------+---------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; 2.294 ns  ; flag ; data2[3] ; clk10hz  ;
; N/A           ; None        ; 2.037 ns  ; rst  ; data2[1] ; clk10hz  ;
; N/A           ; None        ; 2.037 ns  ; rst  ; data2[3] ; clk10hz  ;
; N/A           ; None        ; 2.037 ns  ; rst  ; data2[2] ; clk10hz  ;
; N/A           ; None        ; 2.037 ns  ; rst  ; data2[0] ; clk10hz  ;
; N/A           ; None        ; 1.870 ns  ; flag ; data2[1] ; clk10hz  ;
; N/A           ; None        ; 1.870 ns  ; flag ; data2[2] ; clk10hz  ;
; N/A           ; None        ; 1.160 ns  ; flag ; data2[3] ; clk1hz   ;
; N/A           ; None        ; 1.011 ns  ; flag ; data2[0] ; clk10hz  ;
; N/A           ; None        ; 0.903 ns  ; rst  ; data2[1] ; clk1hz   ;
; N/A           ; None        ; 0.903 ns  ; rst  ; data2[3] ; clk1hz   ;
; N/A           ; None        ; 0.903 ns  ; rst  ; data2[2] ; clk1hz   ;
; N/A           ; None        ; 0.903 ns  ; rst  ; data2[0] ; clk1hz   ;
; N/A           ; None        ; 0.738 ns  ; flag ; data2[3] ; en       ;
; N/A           ; None        ; 0.736 ns  ; flag ; data2[1] ; clk1hz   ;
; N/A           ; None        ; 0.736 ns  ; flag ; data2[2] ; clk1hz   ;
; N/A           ; None        ; 0.481 ns  ; rst  ; data2[1] ; en       ;
; N/A           ; None        ; 0.481 ns  ; rst  ; data2[3] ; en       ;
; N/A           ; None        ; 0.481 ns  ; rst  ; data2[2] ; en       ;
; N/A           ; None        ; 0.481 ns  ; rst  ; data2[0] ; en       ;
; N/A           ; None        ; 0.314 ns  ; flag ; data2[1] ; en       ;
; N/A           ; None        ; 0.314 ns  ; flag ; data2[2] ; en       ;
; N/A           ; None        ; -0.123 ns ; flag ; data2[0] ; clk1hz   ;
; N/A           ; None        ; -0.545 ns ; flag ; data2[0] ; en       ;
; N/A           ; None        ; -1.156 ns ; rst  ; f2       ; clk10hz  ;
; N/A           ; None        ; -1.907 ns ; rst  ; data1[3] ; clk10hz  ;
; N/A           ; None        ; -1.908 ns ; rst  ; data1[1] ; clk10hz  ;
; N/A           ; None        ; -1.908 ns ; rst  ; data1[2] ; clk10hz  ;
; N/A           ; None        ; -1.908 ns ; rst  ; data1[0] ; clk10hz  ;
; N/A           ; None        ; -2.227 ns ; flag ; data1[2] ; clk10hz  ;
; N/A           ; None        ; -2.231 ns ; flag ; data1[1] ; clk10hz  ;
; N/A           ; None        ; -2.233 ns ; flag ; data1[3] ; clk10hz  ;
; N/A           ; None        ; -2.290 ns ; rst  ; f2       ; clk1hz   ;
; N/A           ; None        ; -2.494 ns ; flag ; f2       ; clk10hz  ;
; N/A           ; None        ; -2.687 ns ; flag ; data1[0] ; clk10hz  ;
; N/A           ; None        ; -2.712 ns ; rst  ; f2       ; en       ;
; N/A           ; None        ; -3.041 ns ; rst  ; data1[3] ; clk1hz   ;
; N/A           ; None        ; -3.042 ns ; rst  ; data1[1] ; clk1hz   ;
; N/A           ; None        ; -3.042 ns ; rst  ; data1[2] ; clk1hz   ;
; N/A           ; None        ; -3.042 ns ; rst  ; data1[0] ; clk1hz   ;
; N/A           ; None        ; -3.361 ns ; flag ; data1[2] ; clk1hz   ;
; N/A           ; None        ; -3.365 ns ; flag ; data1[1] ; clk1hz   ;
; N/A           ; None        ; -3.367 ns ; flag ; data1[3] ; clk1hz   ;
; N/A           ; None        ; -3.463 ns ; rst  ; data1[3] ; en       ;
; N/A           ; None        ; -3.464 ns ; rst  ; data1[1] ; en       ;
; N/A           ; None        ; -3.464 ns ; rst  ; data1[2] ; en       ;
; N/A           ; None        ; -3.464 ns ; rst  ; data1[0] ; en       ;
; N/A           ; None        ; -3.628 ns ; flag ; f2       ; clk1hz   ;
; N/A           ; None        ; -3.783 ns ; flag ; data1[2] ; en       ;
; N/A           ; None        ; -3.787 ns ; flag ; data1[1] ; en       ;
; N/A           ; None        ; -3.789 ns ; flag ; data1[3] ; en       ;
; N/A           ; None        ; -3.821 ns ; flag ; data1[0] ; clk1hz   ;
; N/A           ; None        ; -4.050 ns ; flag ; f2       ; en       ;
; N/A           ; None        ; -4.243 ns ; flag ; data1[0] ; en       ;
; N/A           ; None        ; -4.335 ns ; din  ; c        ; clk10hz  ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Thu May 23 20:17:20 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cnt10 -c cnt10 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "dat[1]" is a latch
    Warning: Node "dat[3]" is a latch
    Warning: Node "dat[2]" is a latch
    Warning: Node "dat[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk100khz" is an undefined clock
    Info: Assuming node "clk1hz" is an undefined clock
    Info: Assuming node "clk10hz" is an undefined clock
    Info: Assuming node "en" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "c" as buffer
    Info: Detected gated clock "f1~10" as buffer
    Info: Detected ripple clock "f2" as buffer
    Info: Detected gated clock "Decoder~125" as buffer
    Info: Detected ripple clock "cnt[1]" as buffer
    Info: Detected ripple clock "cnt[2]" as buffer
Info: Clock "clk100khz" Internal fmax is restricted to 360.1 MHz between source register "cnt[2]" and destination register "cnt[1]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.493 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y5_N7; Fanout = 5; REG Node = 'cnt[2]'
            Info: 2: + IC(0.761 ns) + CELL(0.624 ns) = 1.385 ns; Loc. = LCCOMB_X7_Y5_N20; Fanout = 1; COMB Node = 'cnt~59'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.493 ns; Loc. = LCFF_X7_Y5_N21; Fanout = 5; REG Node = 'cnt[1]'
            Info: Total cell delay = 0.732 ns ( 49.03 % )
            Info: Total interconnect delay = 0.761 ns ( 50.97 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk100khz" to destination register is 3.209 ns
                Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
                Info: 2: + IC(1.608 ns) + CELL(0.666 ns) = 3.209 ns; Loc. = LCFF_X7_Y5_N21; Fanout = 5; REG Node = 'cnt[1]'
                Info: Total cell delay = 1.601 ns ( 49.89 % )
                Info: Total interconnect delay = 1.608 ns ( 50.11 % )
            Info: - Longest clock path from clock "clk100khz" to source register is 3.209 ns
                Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
                Info: 2: + IC(1.608 ns) + CELL(0.666 ns) = 3.209 ns; Loc. = LCFF_X7_Y5_N7; Fanout = 5; REG Node = 'cnt[2]'
                Info: Total cell delay = 1.601 ns ( 49.89 % )
                Info: Total interconnect delay = 1.608 ns ( 50.11 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "clk1hz" has Internal fmax of 235.29 MHz between source register "data1[3]" and destination register "data1[0]" (period= 4.25 ns)
    Info: + Longest register to register delay is 3.986 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y5_N31; Fanout = 4; REG Node = 'data1[3]'
        Info: 2: + IC(1.138 ns) + CELL(0.651 ns) = 1.789 ns; Loc. = LCCOMB_X7_Y5_N14; Fanout = 2; COMB Node = 'data1[3]~377'
        Info: 3: + IC(0.382 ns) + CELL(0.370 ns) = 2.541 ns; Loc. = LCCOMB_X7_Y5_N12; Fanout = 4; COMB Node = 'data1[3]~379'
        Info: 4: + IC(0.623 ns) + CELL(0.822 ns) = 3.986 ns; Loc. = LCFF_X8_Y5_N25; Fanout = 5; REG Node = 'data1[0]'
        Info: Total cell delay = 1.843 ns ( 46.24 % )
        Info: Total interconnect delay = 2.143 ns ( 53.76 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk1hz" to destination register is 5.048 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clk1hz'
            Info: 2: + IC(0.964 ns) + CELL(0.624 ns) = 2.523 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.553 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 5.048 ns; Loc. = LCFF_X8_Y5_N25; Fanout = 5; REG Node = 'data1[0]'
            Info: Total cell delay = 2.225 ns ( 44.08 % )
            Info: Total interconnect delay = 2.823 ns ( 55.92 % )
        Info: - Longest clock path from clock "clk1hz" to source register is 5.048 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clk1hz'
            Info: 2: + IC(0.964 ns) + CELL(0.624 ns) = 2.523 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.553 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 5.048 ns; Loc. = LCFF_X8_Y5_N31; Fanout = 4; REG Node = 'data1[3]'
            Info: Total cell delay = 2.225 ns ( 44.08 % )
            Info: Total interconnect delay = 2.823 ns ( 55.92 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "clk10hz" has Internal fmax of 235.29 MHz between source register "data1[3]" and destination register "data1[0]" (period= 4.25 ns)
    Info: + Longest register to register delay is 3.986 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y5_N31; Fanout = 4; REG Node = 'data1[3]'
        Info: 2: + IC(1.138 ns) + CELL(0.651 ns) = 1.789 ns; Loc. = LCCOMB_X7_Y5_N14; Fanout = 2; COMB Node = 'data1[3]~377'
        Info: 3: + IC(0.382 ns) + CELL(0.370 ns) = 2.541 ns; Loc. = LCCOMB_X7_Y5_N12; Fanout = 4; COMB Node = 'data1[3]~379'
        Info: 4: + IC(0.623 ns) + CELL(0.822 ns) = 3.986 ns; Loc. = LCFF_X8_Y5_N25; Fanout = 5; REG Node = 'data1[0]'
        Info: Total cell delay = 1.843 ns ( 46.24 % )
        Info: Total interconnect delay = 2.143 ns ( 53.76 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk10hz" to destination register is 6.182 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_32; Fanout = 1; CLK Node = 'clk10hz'
            Info: 2: + IC(1.349 ns) + CELL(0.970 ns) = 3.264 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'
            Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 3.657 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 4: + IC(1.030 ns) + CELL(0.000 ns) = 4.687 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 5: + IC(0.829 ns) + CELL(0.666 ns) = 6.182 ns; Loc. = LCFF_X8_Y5_N25; Fanout = 5; REG Node = 'data1[0]'
            Info: Total cell delay = 2.974 ns ( 48.11 % )
            Info: Total interconnect delay = 3.208 ns ( 51.89 % )
        Info: - Longest clock path from clock "clk10hz" to source register is 6.182 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_32; Fanout = 1; CLK Node = 'clk10hz'
            Info: 2: + IC(1.349 ns) + CELL(0.970 ns) = 3.264 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'
            Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 3.657 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 4: + IC(1.030 ns) + CELL(0.000 ns) = 4.687 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 5: + IC(0.829 ns) + CELL(0.666 ns) = 6.182 ns; Loc. = LCFF_X8_Y5_N31; Fanout = 4; REG Node = 'data1[3]'
            Info: Total cell delay = 2.974 ns ( 48.11 % )
            Info: Total interconnect delay = 3.208 ns ( 51.89 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "en" has Internal fmax of 235.29 MHz between source register "data1[3]" and destination register "data1[0]" (period= 4.25 ns)
    Info: + Longest register to register delay is 3.986 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y5_N31; Fanout = 4; REG Node = 'data1[3]'
        Info: 2: + IC(1.138 ns) + CELL(0.651 ns) = 1.789 ns; Loc. = LCCOMB_X7_Y5_N14; Fanout = 2; COMB Node = 'data1[3]~377'
        Info: 3: + IC(0.382 ns) + CELL(0.370 ns) = 2.541 ns; Loc. = LCCOMB_X7_Y5_N12; Fanout = 4; COMB Node = 'data1[3]~379'
        Info: 4: + IC(0.623 ns) + CELL(0.822 ns) = 3.986 ns; Loc. = LCFF_X8_Y5_N25; Fanout = 5; REG Node = 'data1[0]'
        Info: Total cell delay = 1.843 ns ( 46.24 % )
        Info: Total interconnect delay = 2.143 ns ( 53.76 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "en" to destination register is 4.626 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'en'
            Info: 2: + IC(0.960 ns) + CELL(0.206 ns) = 2.101 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.131 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 4.626 ns; Loc. = LCFF_X8_Y5_N25; Fanout = 5; REG Node = 'data1[0]'
            Info: Total cell delay = 1.807 ns ( 39.06 % )
            Info: Total interconnect delay = 2.819 ns ( 60.94 % )
        Info: - Longest clock path from clock "en" to source register is 4.626 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'en'
            Info: 2: + IC(0.960 ns) + CELL(0.206 ns) = 2.101 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.131 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 4.626 ns; Loc. = LCFF_X8_Y5_N31; Fanout = 4; REG Node = 'data1[3]'
            Info: Total cell delay = 1.807 ns ( 39.06 % )
            Info: Total interconnect delay = 2.819 ns ( 60.94 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "clk100khz" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cnt[0]" and destination pin or register "dat[1]" for clock "clk100khz" (Hold time is 2.103 ns)
    Info: + Largest clock skew is 4.101 ns
        Info: + Longest clock path from clock "clk100khz" to destination register is 7.310 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
            Info: 2: + IC(1.608 ns) + CELL(0.970 ns) = 3.513 ns; Loc. = LCFF_X7_Y5_N21; Fanout = 5; REG Node = 'cnt[1]'
            Info: 3: + IC(0.470 ns) + CELL(0.370 ns) = 4.353 ns; Loc. = LCCOMB_X7_Y5_N0; Fanout = 1; COMB Node = 'Decoder~125'
            Info: 4: + IC(1.406 ns) + CELL(0.000 ns) = 5.759 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Decoder~125clkctrl'
            Info: 5: + IC(1.345 ns) + CELL(0.206 ns) = 7.310 ns; Loc. = LCCOMB_X7_Y5_N10; Fanout = 7; REG Node = 'dat[1]'
            Info: Total cell delay = 2.481 ns ( 33.94 % )
            Info: Total interconnect delay = 4.829 ns ( 66.06 % )
        Info: - Shortest clock path from clock "clk100khz" to source register is 3.209 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
            Info: 2: + IC(1.608 ns) + CELL(0.666 ns) = 3.209 ns; Loc. = LCFF_X7_Y5_N3; Fanout = 9; REG Node = 'cnt[0]'
            Info: Total cell delay = 1.601 ns ( 49.89 % )
            Info: Total interconnect delay = 1.608 ns ( 50.11 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y5_N3; Fanout = 9; REG Node = 'cnt[0]'
        Info: 2: + IC(0.492 ns) + CELL(0.206 ns) = 0.698 ns; Loc. = LCCOMB_X7_Y5_N26; Fanout = 1; COMB Node = 'Select~201'
        Info: 3: + IC(0.372 ns) + CELL(0.624 ns) = 1.694 ns; Loc. = LCCOMB_X7_Y5_N10; Fanout = 7; REG Node = 'dat[1]'
        Info: Total cell delay = 0.830 ns ( 49.00 % )
        Info: Total interconnect delay = 0.864 ns ( 51.00 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Info: tsu for register "data1[1]" (data pin = "flag", clock pin = "en") is 5.267 ns
    Info: + Longest pin to register delay is 9.933 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 14; PIN Node = 'flag'
        Info: 2: + IC(6.911 ns) + CELL(0.623 ns) = 8.488 ns; Loc. = LCCOMB_X7_Y5_N12; Fanout = 4; COMB Node = 'data1[3]~379'
        Info: 3: + IC(0.623 ns) + CELL(0.822 ns) = 9.933 ns; Loc. = LCFF_X8_Y5_N27; Fanout = 5; REG Node = 'data1[1]'
        Info: Total cell delay = 2.399 ns ( 24.15 % )
        Info: Total interconnect delay = 7.534 ns ( 75.85 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "en" to destination register is 4.626 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'en'
        Info: 2: + IC(0.960 ns) + CELL(0.206 ns) = 2.101 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
        Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.131 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
        Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 4.626 ns; Loc. = LCFF_X8_Y5_N27; Fanout = 5; REG Node = 'data1[1]'
        Info: Total cell delay = 1.807 ns ( 39.06 % )
        Info: Total interconnect delay = 2.819 ns ( 60.94 % )
Info: tco from clock "clk100khz" to destination pin "dout[6]" through register "dat[3]" is 13.852 ns
    Info: + Longest clock path from clock "clk100khz" to source register is 7.311 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
        Info: 2: + IC(1.608 ns) + CELL(0.970 ns) = 3.513 ns; Loc. = LCFF_X7_Y5_N21; Fanout = 5; REG Node = 'cnt[1]'
        Info: 3: + IC(0.470 ns) + CELL(0.370 ns) = 4.353 ns; Loc. = LCCOMB_X7_Y5_N0; Fanout = 1; COMB Node = 'Decoder~125'
        Info: 4: + IC(1.406 ns) + CELL(0.000 ns) = 5.759 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Decoder~125clkctrl'
        Info: 5: + IC(1.346 ns) + CELL(0.206 ns) = 7.311 ns; Loc. = LCCOMB_X7_Y5_N24; Fanout = 7; REG Node = 'dat[3]'
        Info: Total cell delay = 2.481 ns ( 33.94 % )
        Info: Total interconnect delay = 4.830 ns ( 66.06 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.541 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y5_N24; Fanout = 7; REG Node = 'dat[3]'
        Info: 2: + IC(1.507 ns) + CELL(0.624 ns) = 2.131 ns; Loc. = LCCOMB_X4_Y1_N8; Fanout = 1; COMB Node = 'reduce_or~133'
        Info: 3: + IC(1.184 ns) + CELL(3.226 ns) = 6.541 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'dout[6]'
        Info: Total cell delay = 3.850 ns ( 58.86 % )
        Info: Total interconnect delay = 2.691 ns ( 41.14 % )
Info: th for register "data2[3]" (data pin = "flag", clock pin = "clk10hz") is 2.294 ns
    Info: + Longest clock path from clock "clk10hz" to destination register is 10.191 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_32; Fanout = 1; CLK Node = 'clk10hz'
        Info: 2: + IC(1.349 ns) + CELL(0.970 ns) = 3.264 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'
        Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 3.657 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
        Info: 4: + IC(1.030 ns) + CELL(0.000 ns) = 4.687 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'f1~10clkctrl'
        Info: 5: + IC(0.829 ns) + CELL(0.970 ns) = 6.486 ns; Loc. = LCFF_X8_Y5_N1; Fanout = 2; REG Node = 'f2'
        Info: 6: + IC(2.205 ns) + CELL(0.000 ns) = 8.691 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'f2~clkctrl'
        Info: 7: + IC(0.834 ns) + CELL(0.666 ns) = 10.191 ns; Loc. = LCFF_X9_Y5_N27; Fanout = 3; REG Node = 'data2[3]'
        Info: Total cell delay = 3.944 ns ( 38.70 % )
        Info: Total interconnect delay = 6.247 ns ( 61.30 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.203 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 14; PIN Node = 'flag'
        Info: 2: + IC(6.935 ns) + CELL(0.206 ns) = 8.095 ns; Loc. = LCCOMB_X9_Y5_N26; Fanout = 1; COMB Node = 'data2[3]~468'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.203 ns; Loc. = LCFF_X9_Y5_N27; Fanout = 3; REG Node = 'data2[3]'
        Info: Total cell delay = 1.268 ns ( 15.46 % )
        Info: Total interconnect delay = 6.935 ns ( 84.54 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Processing ended: Thu May 23 20:17:20 2019
    Info: Elapsed time: 00:00:00


