#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 31 16:31:26 2025
# Process ID: 14080
# Current directory: C:/Users/idowe/myProjects/FPGA-image-interpolator/UART/UART.runs/synth_1
# Command line: vivado.exe -log UART_RX.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_RX.tcl
# Log file: C:/Users/idowe/myProjects/FPGA-image-interpolator/UART/UART.runs/synth_1/UART_RX.vds
# Journal file: C:/Users/idowe/myProjects/FPGA-image-interpolator/UART/UART.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART_RX.tcl -notrace
