Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: divisorDeRelojPWM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "divisorDeRelojPWM.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "divisorDeRelojPWM"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : divisorDeRelojPWM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/Aprendiendo/VHDL_Verilog/16.-PWMServomotorCodigoVHDL/PWMServomotor.vhd" in Library work.
Entity <divisorderelojpwm> compiled.
Entity <divisorderelojpwm> (Architecture <frecuencianueva>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <divisorDeRelojPWM> in library <work> (architecture <frecuencianueva>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <divisorDeRelojPWM> in library <work> (Architecture <frecuencianueva>).
WARNING:Xst:819 - "/home/ise/Aprendiendo/VHDL_Verilog/16.-PWMServomotorCodigoVHDL/PWMServomotor.vhd" line 78: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <selectorDutyCycle>
Entity <divisorDeRelojPWM> analyzed. Unit <divisorDeRelojPWM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divisorDeRelojPWM>.
    Related source file is "/home/ise/Aprendiendo/VHDL_Verilog/16.-PWMServomotorCodigoVHDL/PWMServomotor.vhd".
WARNING:Xst:643 - "/home/ise/Aprendiendo/VHDL_Verilog/16.-PWMServomotorCodigoVHDL/PWMServomotor.vhd" line 110: The result of a 2x16-bit multiplication is partially used. Only the 17 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 17-bit adder for signal <$add0000> created at line 132.
    Found 20-bit up counter for signal <conteoFrecuenciaPWM>.
    Found 26-bit up counter for signal <divisorDeReloj>.
    Found 2x16-bit multiplier for signal <DutyCycle_1a2ms$mult0000> created at line 110.
    Found 20-bit comparator lessequal for signal <PWM$cmp_le0000> created at line 132.
    Found 2-bit up counter for signal <selectorDutyCycle>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <divisorDeRelojPWM> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 2x16-bit multiplier                                   : 1
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Comparators                                          : 1
 20-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 2x16-bit multiplier                                   : 1
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Comparators                                          : 1
 20-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <divisorDeRelojPWM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block divisorDeRelojPWM, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : divisorDeRelojPWM.ngr
Top Level Output File Name         : divisorDeRelojPWM
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 216
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 46
#      LUT2                        : 27
#      LUT3                        : 3
#      MUXCY                       : 74
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 48
#      FDC                         : 26
#      FDE                         : 20
#      FDR                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       40  out of   4656     0%  
 Number of Slice Flip Flops:             48  out of   9312     0%  
 Number of 4 input LUTs:                 81  out of   9312     0%  
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    232     1%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
relojNexys2                        | BUFGP                    | 46    |
divisorDeReloj_25                  | NONE(selectorDutyCycle_0)| 2     |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 26    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.191ns (Maximum Frequency: 238.635MHz)
   Minimum input arrival time before clock: 4.209ns
   Maximum output required time after clock: 9.269ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'relojNexys2'
  Clock period: 4.191ns (frequency: 238.635MHz)
  Total number of paths / destination ports: 561 / 46
-------------------------------------------------------------------------
Delay:               4.191ns (Levels of Logic = 26)
  Source:            divisorDeReloj_1 (FF)
  Destination:       divisorDeReloj_25 (FF)
  Source Clock:      relojNexys2 rising
  Destination Clock: relojNexys2 rising

  Data Path: divisorDeReloj_1 to divisorDeReloj_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.509  divisorDeReloj_1 (divisorDeReloj_1)
     LUT1:I0->O            1   0.612   0.000  Mcount_divisorDeReloj_cy<1>_rt (Mcount_divisorDeReloj_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Mcount_divisorDeReloj_cy<1> (Mcount_divisorDeReloj_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_divisorDeReloj_cy<2> (Mcount_divisorDeReloj_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_divisorDeReloj_cy<3> (Mcount_divisorDeReloj_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_divisorDeReloj_cy<4> (Mcount_divisorDeReloj_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<5> (Mcount_divisorDeReloj_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<6> (Mcount_divisorDeReloj_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<7> (Mcount_divisorDeReloj_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<8> (Mcount_divisorDeReloj_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<9> (Mcount_divisorDeReloj_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<10> (Mcount_divisorDeReloj_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<11> (Mcount_divisorDeReloj_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<12> (Mcount_divisorDeReloj_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<13> (Mcount_divisorDeReloj_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<14> (Mcount_divisorDeReloj_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<15> (Mcount_divisorDeReloj_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<16> (Mcount_divisorDeReloj_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<17> (Mcount_divisorDeReloj_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<18> (Mcount_divisorDeReloj_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<19> (Mcount_divisorDeReloj_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<20> (Mcount_divisorDeReloj_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<21> (Mcount_divisorDeReloj_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<22> (Mcount_divisorDeReloj_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_divisorDeReloj_cy<23> (Mcount_divisorDeReloj_cy<23>)
     MUXCY:CI->O           0   0.051   0.000  Mcount_divisorDeReloj_cy<24> (Mcount_divisorDeReloj_cy<24>)
     XORCY:CI->O           1   0.699   0.000  Mcount_divisorDeReloj_xor<25> (Result<25>)
     FDC:D                     0.268          divisorDeReloj_25
    ----------------------------------------
    Total                      4.191ns (3.682ns logic, 0.509ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divisorDeReloj_25'
  Clock period: 3.317ns (frequency: 301.441MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               3.317ns (Levels of Logic = 1)
  Source:            selectorDutyCycle_1 (FF)
  Destination:       selectorDutyCycle_0 (FF)
  Source Clock:      divisorDeReloj_25 rising
  Destination Clock: divisorDeReloj_25 rising

  Data Path: selectorDutyCycle_1 to selectorDutyCycle_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.514   1.016  selectorDutyCycle_1 (selectorDutyCycle_1)
     LUT2:I0->O            2   0.612   0.380  DutyCycle_1a2ms<13>11 (DutyCycle_1a2ms<10>)
     FDR:R                     0.795          selectorDutyCycle_0
    ----------------------------------------
    Total                      3.317ns (1.921ns logic, 1.396ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'relojNexys2'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.209ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       conteoFrecuenciaPWM_0 (FF)
  Destination Clock: relojNexys2 rising

  Data Path: rst to conteoFrecuenciaPWM_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.106   1.072  rst_IBUF (rst_IBUF)
     INV:I->O             20   0.612   0.937  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.483          conteoFrecuenciaPWM_0
    ----------------------------------------
    Total                      4.209ns (2.201ns logic, 2.008ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'relojNexys2'
  Total number of paths / destination ports: 20 / 1
-------------------------------------------------------------------------
Offset:              6.677ns (Levels of Logic = 19)
  Source:            conteoFrecuenciaPWM_1 (FF)
  Destination:       PWM (PAD)
  Source Clock:      relojNexys2 rising

  Data Path: conteoFrecuenciaPWM_1 to PWM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.449  conteoFrecuenciaPWM_1 (conteoFrecuenciaPWM_1)
     LUT2:I1->O            1   0.612   0.000  Mcompar_PWM_cmp_le0000_lut<1> (Mcompar_PWM_cmp_le0000_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_PWM_cmp_le0000_cy<1> (Mcompar_PWM_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<2> (Mcompar_PWM_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<3> (Mcompar_PWM_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<4> (Mcompar_PWM_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<5> (Mcompar_PWM_cmp_le0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<6> (Mcompar_PWM_cmp_le0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<7> (Mcompar_PWM_cmp_le0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<8> (Mcompar_PWM_cmp_le0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<9> (Mcompar_PWM_cmp_le0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<10> (Mcompar_PWM_cmp_le0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<11> (Mcompar_PWM_cmp_le0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<12> (Mcompar_PWM_cmp_le0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<13> (Mcompar_PWM_cmp_le0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<14> (Mcompar_PWM_cmp_le0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_PWM_cmp_le0000_cy<15> (Mcompar_PWM_cmp_le0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_PWM_cmp_le0000_cy<16> (Mcompar_PWM_cmp_le0000_cy<16>)
     MUXCY:CI->O           1   0.399   0.357  Mcompar_PWM_cmp_le0000_cy<17> (PWM_OBUF)
     OBUF:I->O                 3.169          PWM_OBUF (PWM)
    ----------------------------------------
    Total                      6.677ns (5.871ns logic, 0.806ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divisorDeReloj_25'
  Total number of paths / destination ports: 340 / 1
-------------------------------------------------------------------------
Offset:              9.269ns (Levels of Logic = 17)
  Source:            selectorDutyCycle_0 (FF)
  Destination:       PWM (PAD)
  Source Clock:      divisorDeReloj_25 rising

  Data Path: selectorDutyCycle_0 to PWM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.514   1.074  selectorDutyCycle_0 (selectorDutyCycle_0)
     LUT1:I0->O            1   0.612   0.000  Madd__add0000_cy<5>_rt (Madd__add0000_cy<5>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd__add0000_cy<5> (Madd__add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd__add0000_cy<6> (Madd__add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd__add0000_cy<7> (Madd__add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd__add0000_cy<8> (Madd__add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd__add0000_cy<9> (Madd__add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd__add0000_cy<10> (Madd__add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd__add0000_cy<11> (Madd__add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd__add0000_cy<12> (Madd__add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd__add0000_cy<13> (Madd__add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd__add0000_cy<14> (Madd__add0000_cy<14>)
     MUXCY:CI->O           0   0.051   0.000  Madd__add0000_cy<15> (Madd__add0000_cy<15>)
     XORCY:CI->O           1   0.699   0.509  Madd__add0000_xor<16> (_add0000<16>)
     LUT2:I0->O            1   0.612   0.000  Mcompar_PWM_cmp_le0000_lut<16> (Mcompar_PWM_cmp_le0000_lut<16>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_PWM_cmp_le0000_cy<16> (Mcompar_PWM_cmp_le0000_cy<16>)
     MUXCY:CI->O           1   0.399   0.357  Mcompar_PWM_cmp_le0000_cy<17> (PWM_OBUF)
     OBUF:I->O                 3.169          PWM_OBUF (PWM)
    ----------------------------------------
    Total                      9.269ns (7.328ns logic, 1.940ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 0.92 secs
 
--> 


Total memory usage is 608700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

