INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/admin/lab4-2_10/lab4-2_10.srcs/sources_1/new/double_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'double_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/admin/lab4-2_10/lab4-2_10.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/admin/lab4-2_10/lab4-2_10.srcs/sources_1/new/level1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'level1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/admin/lab4-2_10/lab4-2_10.srcs/sources_1/new/level2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'level2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/admin/lab4-2_10/lab4-2_10.srcs/sources_1/new/tb_level2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_level2'
