`default_nettype none

module thinpad_top(
    input wire clk_50M,           //50MHz æ—¶é’Ÿè¾“å…¥
    input wire clk_11M0592,       //11.0592MHz æ—¶é’Ÿè¾“å…¥

    input wire clock_btn,         //BTN5æ‰‹åŠ¨æ—¶é’ŸæŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input wire reset_btn,         //BTN6æ‰‹åŠ¨å¤ä½æŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1

    input  wire[3:0]  touch_btn,  //BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input  wire[31:0] dip_sw,     //32ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ä¸?1
    output wire[15:0] leds,       //16ä½LEDï¼Œè¾“å‡ºæ—¶1ç‚¹äº®
    output wire[7:0]  dpy0,       //æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®
    output wire[7:0]  dpy1,       //æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®

    //CPLDä¸²å£æ§åˆ¶å™¨ä¿¡å?
    output wire uart_rdn,         //è¯»ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire uart_wrn,         //å†™ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    input wire uart_dataready,    //ä¸²å£æ•°æ®å‡†å¤‡å¥?
    input wire uart_tbre,         //å‘é?æ•°æ®æ ‡å¿?
    input wire uart_tsre,         //æ•°æ®å‘é?å®Œæ¯•æ ‡å¿?

    //BaseRAMä¿¡å·
    inout wire[31:0] base_ram_data,  //BaseRAMæ•°æ®ï¼Œä½8ä½ä¸CPLDä¸²å£æ§åˆ¶å™¨å…±äº?
    output wire[19:0] base_ram_addr, //BaseRAMåœ°å€
    output wire[3:0] base_ram_be_n,  //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire base_ram_ce_n,       //BaseRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire base_ram_oe_n,       //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire base_ram_we_n,       //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ExtRAMä¿¡å·
    inout wire[31:0] ext_ram_data,  //ExtRAMæ•°æ®
    output wire[19:0] ext_ram_addr, //ExtRAMåœ°å€
    output wire[3:0] ext_ram_be_n,  //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire ext_ram_ce_n,       //ExtRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire ext_ram_oe_n,       //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire ext_ram_we_n,       //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ç›´è¿ä¸²å£ä¿¡å·
    output wire txd,  //ç›´è¿ä¸²å£å‘é?ç«¯
    input  wire rxd,  //ç›´è¿ä¸²å£æ¥æ”¶ç«?

    //Flashå­˜å‚¨å™¨ä¿¡å·ï¼Œå‚è?? JS28F640 èŠ¯ç‰‡æ‰‹å†Œ
    output wire [22:0]flash_a,      //Flashåœ°å€ï¼Œa0ä»…åœ¨8bitæ¨¡å¼æœ‰æ•ˆï¼?16bitæ¨¡å¼æ— æ„ä¹?
    inout  wire [15:0]flash_d,      //Flashæ•°æ®
    output wire flash_rp_n,         //Flashå¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
    output wire flash_vpen,         //Flashå†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§å†?
    output wire flash_ce_n,         //Flashç‰‡é?‰ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_oe_n,         //Flashè¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_we_n,         //Flashå†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_byte_n,       //Flash 8bitæ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨flashçš?16ä½æ¨¡å¼æ—¶è¯·è®¾ä¸?1

    //USB æ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? SL811 èŠ¯ç‰‡æ‰‹å†Œ
    output wire sl811_a0,
    //inout  wire[7:0] sl811_d,     //USBæ•°æ®çº¿ä¸ç½‘ç»œæ§åˆ¶å™¨çš„dm9k_sd[7:0]å…±äº«
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    //ç½‘ç»œæ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? DM9000A èŠ¯ç‰‡æ‰‹å†Œ
    output wire dm9k_cmd,
    inout  wire[15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input  wire dm9k_int,

    //å›¾åƒè¾“å‡ºä¿¡å·
    output wire[2:0] video_red,    //çº¢è‰²åƒç´ ï¼?3ä½?
    output wire[2:0] video_green,  //ç»¿è‰²åƒç´ ï¼?3ä½?
    output wire[1:0] video_blue,   //è“è‰²åƒç´ ï¼?2ä½?
    output wire video_hsync,       //è¡ŒåŒæ­¥ï¼ˆæ°´å¹³åŒæ­¥ï¼‰ä¿¡å?
    output wire video_vsync,       //åœºåŒæ­¥ï¼ˆå‚ç›´åŒæ­¥ï¼‰ä¿¡å?
    output wire video_clk,         //åƒç´ æ—¶é’Ÿè¾“å‡º
    output wire video_de           //è¡Œæ•°æ®æœ‰æ•ˆä¿¡å·ï¼Œç”¨äºåŒºåˆ†æ¶ˆéšåŒ?
);


/* =========== Demo code begin =========== */

assign uart_rdn = 1'b1;
assign uart_wrn = 1'b1;

// PLLåˆ†é¢‘ç¤ºä¾‹
wire locked, clk_40M, clk_25M, clk_20M;
pll_example clock_gen 
 (
  // Clock out ports
  .clk_out1(clk_40M), // æ—¶é’Ÿè¾“å‡º1ï¼Œé¢‘ç‡åœ¨IPé…ç½®ç•Œé¢ä¸­è®¾ç½?
  .clk_out2(clk_20M), // æ—¶é’Ÿè¾“å‡º2ï¼Œé¢‘ç‡åœ¨IPé…ç½®ç•Œé¢ä¸­è®¾ç½?
  .clk_out3(clk_25M),
  // Status and control signals
  .reset(reset_btn), // PLLå¤ä½è¾“å…¥
  .locked(locked), // é”å®šè¾“å‡ºï¼?"1"è¡¨ç¤ºæ—¶é’Ÿç¨³å®šï¼Œå¯ä½œä¸ºåçº§ç”µè·¯å¤ä½
 // Clock in ports
  .clk_in1(clk_50M) // å¤–éƒ¨æ—¶é’Ÿè¾“å…¥
 );

reg reset_of_clk10M;
// å¼‚æ­¥å¤ä½ï¼ŒåŒæ­¥é‡Šæ”?
always@(posedge clk_20M or negedge locked) begin
    if(~locked) reset_of_clk10M <= 1'b1;
    else        reset_of_clk10M <= 1'b0;
end

wire[31:0] rom_data;
wire[31:0] rom_addr;
(*MARK_DEBUG="TRUE"*) wire[31:0] inst_addr;
(*MARK_DEBUG="TRUE"*) wire[31:0] inst;
wire rom_ce;

wire ram_we;
wire[31:0] ram_addr;
wire[31:0] ram_data_o; // from the view of openmips
wire[31:0] ram_data_i; // from the view of openmips
wire[3:0] ram_sel;
wire ram_ce;
wire[31:0] right_count;
wire[5:0] int;
wire timer_int;
wire enable_mmu;
wire pause_signal;

assign enable_mmu = ~reset_of_clk10M;

wire uart_write_finished;
wire ext_uart_ready;
wire ext_uart_busy;

assign int = {3'b000, ext_uart_ready, 1'b0, timer_int};

openmips openmips0(
         .clk(clk_20M),
//        .clk(clock_btn),
        .rst(reset_of_clk10M),
        .inst_pause(pause_signal),
        .rom_addr_o(inst_addr),
        .rom_data_i(inst),
        .rom_ce_o(rom_ce),
        .int_i(int),

        .ram_we_o(ram_we),
        .ram_addr_o(ram_addr),
        .ram_sel_o(ram_sel),
        .ram_data_o(ram_data_o),
        .ram_data_i(ram_data_i),
        .ram_ce_o(ram_ce),      
        .right_count(right_count),
        .timer_int_o(timer_int)
    );


mmu_memory mmu_memory_version1 (
    .control_enable(enable_mmu),   //å­˜ç–‘
    .data_write_or_read(ram_we),  // å†™ä½¿èƒ?/è¯»ä½¿èƒ?

    .instruction_input_addr(inst_addr), // ç»™IMçš„åœ°å?
    .instruction_output_data(inst),     // ä»IMä¸­è¯»å…¥çš„æŒ‡ä»¤32ä½?

    .data_be_n(ram_sel),     // å­—èŠ‚ä½¿èƒ½
    .data_input_addr(ram_addr), // éœ?è¦è¯»/å†™çš„åœ°å€
    .data_input_data(ram_data_o), // éœ?è¦å†™å…¥çš„æ•°æ®
    .data_output_data(ram_data_i), // è¿”å›ç»™cpuçš„æ•°æ?

    .pause_signal(pause_signal),    // å·²ç»æ”¯æŒäº?

    .clk_50M(clk_40M),
    .uart_clk(clk_40M),

    // baseRaméƒ¨åˆ†
    .base_ram_data(base_ram_data),
    .base_ram_addr(base_ram_addr),
    .base_ram_be_n(base_ram_be_n),
    .base_ram_ce_n(base_ram_ce_n),
    .base_ram_oe_n(base_ram_oe_n),
    .base_ram_we_n(base_ram_we_n),

    //ExtRaméƒ¨åˆ†
    .ext_ram_data(ext_ram_data),
    .ext_ram_addr(ext_ram_addr),
    .ext_ram_be_n(ext_ram_be_n),
    .ext_ram_ce_n(ext_ram_ce_n),
    .ext_ram_oe_n(ext_ram_oe_n),
    .ext_ram_we_n(ext_ram_we_n),

    // ç›´è¿ä¸²å£éƒ¨åˆ†
    .txd(txd),
    .rxd(rxd),

    .uart_write_finished(uart_write_finished),
    .ext_uart_ready(ext_uart_ready),
    .ext_uart_busy(ext_uart_busy)
);

/*
mmu mmu0(
    .clk(clk_20M),
    .rst(reset_btn),
    .rom_data_o(rom_data),      
    .rom_addr_i(rom_addr),
    .rom_ce_i(rom_ce),

    .ram_data_o(ram_data_i),
    .ram_addr_i(ram_addr),
    .ram_data_i(ram_data_o),
    .ram_we_i(ram_we),
    .ram_sel_i(ram_sel),
    .ram_ce_i(ram_ce),

    .base_ram_data(base_ram_data),  //BaseRAMæ•°æ®ï¼Œä½8ä½ä¸CPLDä¸²å£æ§åˆ¶å™¨å…±äº?
    .base_ram_addr(base_ram_addr), //BaseRAMåœ°å€
    .base_ram_be_n(base_ram_be_n),  //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    .base_ram_ce_n(base_ram_ce_n),  //BaseRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    .base_ram_oe_n(base_ram_oe_n),       //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    .base_ram_we_n(base_ram_we_n),       //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

//ExtRAMä¿¡å·
    .ext_ram_data(ext_ram_data),  //ExtRAMæ•°æ®
    .ext_ram_addr(ext_ram_addr), //ExtRAMåœ°å€
    .ext_ram_be_n(ext_ram_be_n),  //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    .ext_ram_ce_n(ext_ram_ce_n),       //ExtRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    .ext_ram_oe_n(ext_ram_oe_n),       //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    .ext_ram_we_n(ext_ram_we_n)       //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?
);

inst_real_rom inst_real_rom0(
       .ce(rom_ce),
	   .addr(inst_addr),
	   
	   .rom_data_i(rom_data),       
       .rom_addr_o(rom_addr),
	   
	   .inst(inst)
	
    );

*/

// æ•°ç ç®¡è¿æ¥å…³ç³»ç¤ºæ„å›¾ï¼Œdpy1åŒç†
// p=dpy0[0] // ---a---
// c=dpy0[1] // |     |
// d=dpy0[2] // f     b
// e=dpy0[3] // |     |
// b=dpy0[4] // ---g---
// a=dpy0[5] // |     |
// f=dpy0[6] // e     c
// g=dpy0[7] // |     |
//           // ---d---  p

// 7æ®µæ•°ç ç®¡è¯‘ç å™¨æ¼”ç¤ºï¼Œå°†numberç”?16è¿›åˆ¶æ˜¾ç¤ºåœ¨æ•°ç ç®¡ä¸Šé¢
reg[7:0] number;

// show right_count

SEG7_LUT segL(.oSEG1(dpy0), .iDIG(right_count[3:0])); //dpy0æ˜¯ä½ä½æ•°ç ç®¡
SEG7_LUT segH(.oSEG1(dpy1), .iDIG(right_count[7:4])); //dpy1æ˜¯é«˜ä½æ•°ç ç®¡

reg[15:0] led_bits;
assign leds = led_bits;

always @(*) begin
    led_bits <= inst_addr[15:0];
    // led_bits <= {inst_addr[31], 5'b00000, ext_uart_ready, ext_uart_busy, inst_addr[7:0]};
end

//ç›´è¿ä¸²å£æ¥æ”¶å‘é?æ¼”ç¤ºï¼Œä»ç›´è¿ä¸²å£æ”¶åˆ°çš„æ•°æ®å†å‘é€å‡ºå?
// wire [7:0] ext_uart_rx;
// reg  [7:0] ext_uart_buffer, ext_uart_tx;
// wire ext_uart_ready, ext_uart_busy;
// reg ext_uart_start, ext_uart_avai;

// async_receiver #(.ClkFrequency(50000000),.Baud(9600)) //æ¥æ”¶æ¨¡å—ï¼?9600æ— æ£€éªŒä½
//     ext_uart_r(
//         .clk(clk_50M),                       //å¤–éƒ¨æ—¶é’Ÿä¿¡å·
//         .RxD(rxd),                           //å¤–éƒ¨ä¸²è¡Œä¿¡å·è¾“å…¥
//         .RxD_data_ready(ext_uart_ready),  //æ•°æ®æ¥æ”¶åˆ°æ ‡å¿?
//         .RxD_clear(ext_uart_ready),       //æ¸…é™¤æ¥æ”¶æ ‡å¿—
//         .RxD_data(ext_uart_rx)             //æ¥æ”¶åˆ°çš„ä¸?å­—èŠ‚æ•°æ®
//     );
    
// always @(posedge clk_50M) begin //æ¥æ”¶åˆ°ç¼“å†²åŒºext_uart_buffer
//     if(ext_uart_ready)begin
//         ext_uart_buffer <= ext_uart_rx;
//         ext_uart_avai <= 1;
//     end else if(!ext_uart_busy && ext_uart_avai)begin 
//         ext_uart_avai <= 0;
//     end
// end
// always @(posedge clk_50M) begin //å°†ç¼“å†²åŒºext_uart_bufferå‘é?å‡ºå?
//     if(!ext_uart_busy && ext_uart_avai)begin 
//         ext_uart_tx <= ext_uart_buffer;
//         ext_uart_start <= 1;
//     end else begin 
//         ext_uart_start <= 0;
//     end
// end

// async_transmitter #(.ClkFrequency(50000000),.Baud(9600)) //å‘é?æ¨¡å—ï¼Œ9600æ— æ£€éªŒä½
//     ext_uart_t(
//         .clk(clk_50M),                  //å¤–éƒ¨æ—¶é’Ÿä¿¡å·
//         .TxD(txd),                      //ä¸²è¡Œä¿¡å·è¾“å‡º
//         .TxD_busy(ext_uart_busy),       //å‘é?å™¨å¿™çŠ¶æ€æŒ‡ç¤?
//         .TxD_start(ext_uart_start),    //å¼?å§‹å‘é€ä¿¡å?
//         .TxD_data(ext_uart_tx)        //å¾…å‘é€çš„æ•°æ®
//     );

//å›¾åƒè¾“å‡ºæ¼”ç¤ºï¼Œåˆ†è¾¨ç‡800x600@75Hzï¼Œåƒç´ æ—¶é’Ÿä¸º50MHz
wire [11:0] hdata;
assign video_red = hdata < 266 ? 3'b111 : 0; //çº¢è‰²ç«–æ¡
assign video_green = hdata < 532 && hdata >= 266 ? 3'b111 : 0; //ç»¿è‰²ç«–æ¡
assign video_blue = hdata >= 532 ? 2'b11 : 0; //è“è‰²ç«–æ¡
assign video_clk = clk_50M;
vga #(12, 800, 856, 976, 1040, 600, 637, 643, 666, 1, 1) vga800x600at75 (
    .clk(clk_50M), 
    .hdata(hdata), //æ¨ªåæ ?
    .vdata(),      //çºµåæ ?
    .hsync(video_hsync),
    .vsync(video_vsync),
    .data_enable(video_de)
);
/* =========== Demo code end =========== */

endmodule
