// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/06/2023 21:34:07"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sram (
	re,
	we,
	clk,
	a,
	wd,
	rd);
input 	re;
input 	we;
input 	clk;
input 	[31:0] a;
input 	[31:0] wd;
output 	[31:0] rd;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ;
wire \sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ;
wire \we~combout ;
wire \clk~combout ;
wire \sram_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ;
wire \re~combout ;
wire \rd[3]~32_combout ;
wire \rd[0]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[1]~1_combout ;
wire \rd[1]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[2]~2_combout ;
wire \rd[2]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[3]~3_combout ;
wire \rd[3]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[4]~4_combout ;
wire \rd[4]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[5]~5_combout ;
wire \rd[5]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[6]~6_combout ;
wire \rd[6]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[7]~7_combout ;
wire \rd[7]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[8]~8_combout ;
wire \rd[8]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[9]~9_combout ;
wire \rd[9]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[10]~10_combout ;
wire \rd[10]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[11]~11_combout ;
wire \rd[11]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[12]~12_combout ;
wire \rd[12]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[13]~13_combout ;
wire \rd[13]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[14]~14_combout ;
wire \rd[14]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[15]~15_combout ;
wire \rd[15]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[16]~16_combout ;
wire \rd[16]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[17]~17_combout ;
wire \rd[17]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[18]~18_combout ;
wire \rd[18]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[19]~19_combout ;
wire \rd[19]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[20]~20_combout ;
wire \rd[20]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[21]~21_combout ;
wire \rd[21]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[22]~22_combout ;
wire \rd[22]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[23]~23_combout ;
wire \rd[23]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[24]~24_combout ;
wire \rd[24]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[25]~25_combout ;
wire \rd[25]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[26]~26_combout ;
wire \rd[26]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[27]~27_combout ;
wire \rd[27]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[28]~28_combout ;
wire \rd[28]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[29]~29_combout ;
wire \rd[29]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[30]~30_combout ;
wire \rd[30]~en_regout ;
wire \sram_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \sram_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \sram_rtl_0|auto_generated|mux3|result_node[31]~31_combout ;
wire \rd[31]~en_regout ;
wire [31:0] \wd~combout ;
wire [31:0] \a~combout ;
wire [0:0] \sram_rtl_0|auto_generated|address_reg_b ;

wire [0:0] \sram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \sram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \sram_rtl_0|auto_generated|ram_block1a32~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a33~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a34~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a35~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a36~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a37~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a38~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a39~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a40~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a41~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a42~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a43~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a44~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a45~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a46~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a47~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a48~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a49~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a17~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a50~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a51~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a52~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a53~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a21~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a54~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a22~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a55~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a23~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a56~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a24~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a57~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a25~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a58~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a26~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a59~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a60~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a61~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a29~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a62~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a30~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a63~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \sram_rtl_0|auto_generated|ram_block1a31~portbdataout  = \sram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

cycloneii_lcell_comb \sram_rtl_0|auto_generated|decode2|eq_node[1]~0 (
// Equation(s):
// \sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout  = (\a~combout [12] & (\we~combout  & !\re~combout ))

	.dataa(\a~combout [12]),
	.datab(\we~combout ),
	.datac(vcc),
	.datad(\re~combout ),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|decode2|eq_node[1]~0 .lut_mask = 16'h0088;
defparam \sram_rtl_0|auto_generated|decode2|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|decode2|eq_node[0]~1 (
// Equation(s):
// \sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout  = (\we~combout  & (!\a~combout [12] & !\re~combout ))

	.dataa(\we~combout ),
	.datab(vcc),
	.datac(\a~combout [12]),
	.datad(\re~combout ),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|decode2|eq_node[0]~1 .lut_mask = 16'h000A;
defparam \sram_rtl_0|auto_generated|decode2|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \we~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\we~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(we));
// synopsys translate_off
defparam \we~I .input_async_reset = "none";
defparam \we~I .input_power_up = "low";
defparam \we~I .input_register_mode = "none";
defparam \we~I .input_sync_reset = "none";
defparam \we~I .oe_async_reset = "none";
defparam \we~I .oe_power_up = "low";
defparam \we~I .oe_register_mode = "none";
defparam \we~I .oe_sync_reset = "none";
defparam \we~I .operation_mode = "input";
defparam \we~I .output_async_reset = "none";
defparam \we~I .output_power_up = "low";
defparam \we~I .output_register_mode = "none";
defparam \we~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \wd[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[0]));
// synopsys translate_off
defparam \wd[0]~I .input_async_reset = "none";
defparam \wd[0]~I .input_power_up = "low";
defparam \wd[0]~I .input_register_mode = "none";
defparam \wd[0]~I .input_sync_reset = "none";
defparam \wd[0]~I .oe_async_reset = "none";
defparam \wd[0]~I .oe_power_up = "low";
defparam \wd[0]~I .oe_register_mode = "none";
defparam \wd[0]~I .oe_sync_reset = "none";
defparam \wd[0]~I .operation_mode = "input";
defparam \wd[0]~I .output_async_reset = "none";
defparam \wd[0]~I .output_power_up = "low";
defparam \wd[0]~I .output_register_mode = "none";
defparam \wd[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[0]));
// synopsys translate_off
defparam \a[0]~I .input_async_reset = "none";
defparam \a[0]~I .input_power_up = "low";
defparam \a[0]~I .input_register_mode = "none";
defparam \a[0]~I .input_sync_reset = "none";
defparam \a[0]~I .oe_async_reset = "none";
defparam \a[0]~I .oe_power_up = "low";
defparam \a[0]~I .oe_register_mode = "none";
defparam \a[0]~I .oe_sync_reset = "none";
defparam \a[0]~I .operation_mode = "input";
defparam \a[0]~I .output_async_reset = "none";
defparam \a[0]~I .output_power_up = "low";
defparam \a[0]~I .output_register_mode = "none";
defparam \a[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[1]));
// synopsys translate_off
defparam \a[1]~I .input_async_reset = "none";
defparam \a[1]~I .input_power_up = "low";
defparam \a[1]~I .input_register_mode = "none";
defparam \a[1]~I .input_sync_reset = "none";
defparam \a[1]~I .oe_async_reset = "none";
defparam \a[1]~I .oe_power_up = "low";
defparam \a[1]~I .oe_register_mode = "none";
defparam \a[1]~I .oe_sync_reset = "none";
defparam \a[1]~I .operation_mode = "input";
defparam \a[1]~I .output_async_reset = "none";
defparam \a[1]~I .output_power_up = "low";
defparam \a[1]~I .output_register_mode = "none";
defparam \a[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[2]));
// synopsys translate_off
defparam \a[2]~I .input_async_reset = "none";
defparam \a[2]~I .input_power_up = "low";
defparam \a[2]~I .input_register_mode = "none";
defparam \a[2]~I .input_sync_reset = "none";
defparam \a[2]~I .oe_async_reset = "none";
defparam \a[2]~I .oe_power_up = "low";
defparam \a[2]~I .oe_register_mode = "none";
defparam \a[2]~I .oe_sync_reset = "none";
defparam \a[2]~I .operation_mode = "input";
defparam \a[2]~I .output_async_reset = "none";
defparam \a[2]~I .output_power_up = "low";
defparam \a[2]~I .output_register_mode = "none";
defparam \a[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[3]));
// synopsys translate_off
defparam \a[3]~I .input_async_reset = "none";
defparam \a[3]~I .input_power_up = "low";
defparam \a[3]~I .input_register_mode = "none";
defparam \a[3]~I .input_sync_reset = "none";
defparam \a[3]~I .oe_async_reset = "none";
defparam \a[3]~I .oe_power_up = "low";
defparam \a[3]~I .oe_register_mode = "none";
defparam \a[3]~I .oe_sync_reset = "none";
defparam \a[3]~I .operation_mode = "input";
defparam \a[3]~I .output_async_reset = "none";
defparam \a[3]~I .output_power_up = "low";
defparam \a[3]~I .output_register_mode = "none";
defparam \a[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[4]));
// synopsys translate_off
defparam \a[4]~I .input_async_reset = "none";
defparam \a[4]~I .input_power_up = "low";
defparam \a[4]~I .input_register_mode = "none";
defparam \a[4]~I .input_sync_reset = "none";
defparam \a[4]~I .oe_async_reset = "none";
defparam \a[4]~I .oe_power_up = "low";
defparam \a[4]~I .oe_register_mode = "none";
defparam \a[4]~I .oe_sync_reset = "none";
defparam \a[4]~I .operation_mode = "input";
defparam \a[4]~I .output_async_reset = "none";
defparam \a[4]~I .output_power_up = "low";
defparam \a[4]~I .output_register_mode = "none";
defparam \a[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[5]));
// synopsys translate_off
defparam \a[5]~I .input_async_reset = "none";
defparam \a[5]~I .input_power_up = "low";
defparam \a[5]~I .input_register_mode = "none";
defparam \a[5]~I .input_sync_reset = "none";
defparam \a[5]~I .oe_async_reset = "none";
defparam \a[5]~I .oe_power_up = "low";
defparam \a[5]~I .oe_register_mode = "none";
defparam \a[5]~I .oe_sync_reset = "none";
defparam \a[5]~I .operation_mode = "input";
defparam \a[5]~I .output_async_reset = "none";
defparam \a[5]~I .output_power_up = "low";
defparam \a[5]~I .output_register_mode = "none";
defparam \a[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[6]));
// synopsys translate_off
defparam \a[6]~I .input_async_reset = "none";
defparam \a[6]~I .input_power_up = "low";
defparam \a[6]~I .input_register_mode = "none";
defparam \a[6]~I .input_sync_reset = "none";
defparam \a[6]~I .oe_async_reset = "none";
defparam \a[6]~I .oe_power_up = "low";
defparam \a[6]~I .oe_register_mode = "none";
defparam \a[6]~I .oe_sync_reset = "none";
defparam \a[6]~I .operation_mode = "input";
defparam \a[6]~I .output_async_reset = "none";
defparam \a[6]~I .output_power_up = "low";
defparam \a[6]~I .output_register_mode = "none";
defparam \a[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[7]));
// synopsys translate_off
defparam \a[7]~I .input_async_reset = "none";
defparam \a[7]~I .input_power_up = "low";
defparam \a[7]~I .input_register_mode = "none";
defparam \a[7]~I .input_sync_reset = "none";
defparam \a[7]~I .oe_async_reset = "none";
defparam \a[7]~I .oe_power_up = "low";
defparam \a[7]~I .oe_register_mode = "none";
defparam \a[7]~I .oe_sync_reset = "none";
defparam \a[7]~I .operation_mode = "input";
defparam \a[7]~I .output_async_reset = "none";
defparam \a[7]~I .output_power_up = "low";
defparam \a[7]~I .output_register_mode = "none";
defparam \a[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[8]));
// synopsys translate_off
defparam \a[8]~I .input_async_reset = "none";
defparam \a[8]~I .input_power_up = "low";
defparam \a[8]~I .input_register_mode = "none";
defparam \a[8]~I .input_sync_reset = "none";
defparam \a[8]~I .oe_async_reset = "none";
defparam \a[8]~I .oe_power_up = "low";
defparam \a[8]~I .oe_register_mode = "none";
defparam \a[8]~I .oe_sync_reset = "none";
defparam \a[8]~I .operation_mode = "input";
defparam \a[8]~I .output_async_reset = "none";
defparam \a[8]~I .output_power_up = "low";
defparam \a[8]~I .output_register_mode = "none";
defparam \a[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[9]));
// synopsys translate_off
defparam \a[9]~I .input_async_reset = "none";
defparam \a[9]~I .input_power_up = "low";
defparam \a[9]~I .input_register_mode = "none";
defparam \a[9]~I .input_sync_reset = "none";
defparam \a[9]~I .oe_async_reset = "none";
defparam \a[9]~I .oe_power_up = "low";
defparam \a[9]~I .oe_register_mode = "none";
defparam \a[9]~I .oe_sync_reset = "none";
defparam \a[9]~I .operation_mode = "input";
defparam \a[9]~I .output_async_reset = "none";
defparam \a[9]~I .output_power_up = "low";
defparam \a[9]~I .output_register_mode = "none";
defparam \a[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[10]));
// synopsys translate_off
defparam \a[10]~I .input_async_reset = "none";
defparam \a[10]~I .input_power_up = "low";
defparam \a[10]~I .input_register_mode = "none";
defparam \a[10]~I .input_sync_reset = "none";
defparam \a[10]~I .oe_async_reset = "none";
defparam \a[10]~I .oe_power_up = "low";
defparam \a[10]~I .oe_register_mode = "none";
defparam \a[10]~I .oe_sync_reset = "none";
defparam \a[10]~I .operation_mode = "input";
defparam \a[10]~I .output_async_reset = "none";
defparam \a[10]~I .output_power_up = "low";
defparam \a[10]~I .output_register_mode = "none";
defparam \a[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[11]));
// synopsys translate_off
defparam \a[11]~I .input_async_reset = "none";
defparam \a[11]~I .input_power_up = "low";
defparam \a[11]~I .input_register_mode = "none";
defparam \a[11]~I .input_sync_reset = "none";
defparam \a[11]~I .oe_async_reset = "none";
defparam \a[11]~I .oe_power_up = "low";
defparam \a[11]~I .oe_register_mode = "none";
defparam \a[11]~I .oe_sync_reset = "none";
defparam \a[11]~I .operation_mode = "input";
defparam \a[11]~I .output_async_reset = "none";
defparam \a[11]~I .output_power_up = "low";
defparam \a[11]~I .output_register_mode = "none";
defparam \a[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [0]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a32 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [0]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \a[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[12]));
// synopsys translate_off
defparam \a[12]~I .input_async_reset = "none";
defparam \a[12]~I .input_power_up = "low";
defparam \a[12]~I .input_register_mode = "none";
defparam \a[12]~I .input_sync_reset = "none";
defparam \a[12]~I .oe_async_reset = "none";
defparam \a[12]~I .oe_power_up = "low";
defparam \a[12]~I .oe_register_mode = "none";
defparam \a[12]~I .oe_sync_reset = "none";
defparam \a[12]~I .operation_mode = "input";
defparam \a[12]~I .output_async_reset = "none";
defparam \a[12]~I .output_power_up = "low";
defparam \a[12]~I .output_register_mode = "none";
defparam \a[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \sram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~combout ),
	.datain(\a~combout [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_rtl_0|auto_generated|address_reg_b [0]));

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[0]~0 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[0]~0_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a32~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[0]~0 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \re~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\re~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(re));
// synopsys translate_off
defparam \re~I .input_async_reset = "none";
defparam \re~I .input_power_up = "low";
defparam \re~I .input_register_mode = "none";
defparam \re~I .input_sync_reset = "none";
defparam \re~I .oe_async_reset = "none";
defparam \re~I .oe_power_up = "low";
defparam \re~I .oe_register_mode = "none";
defparam \re~I .oe_sync_reset = "none";
defparam \re~I .operation_mode = "input";
defparam \re~I .output_async_reset = "none";
defparam \re~I .output_power_up = "low";
defparam \re~I .output_register_mode = "none";
defparam \re~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \rd[3]~32 (
// Equation(s):
// \rd[3]~32_combout  = (!\we~combout  & \re~combout )

	.dataa(\we~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\re~combout ),
	.cin(gnd),
	.combout(\rd[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \rd[3]~32 .lut_mask = 16'h5500;
defparam \rd[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[0]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[0]~en_regout ));

cycloneii_io \wd[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[1]));
// synopsys translate_off
defparam \wd[1]~I .input_async_reset = "none";
defparam \wd[1]~I .input_power_up = "low";
defparam \wd[1]~I .input_register_mode = "none";
defparam \wd[1]~I .input_sync_reset = "none";
defparam \wd[1]~I .oe_async_reset = "none";
defparam \wd[1]~I .oe_power_up = "low";
defparam \wd[1]~I .oe_register_mode = "none";
defparam \wd[1]~I .oe_sync_reset = "none";
defparam \wd[1]~I .operation_mode = "input";
defparam \wd[1]~I .output_async_reset = "none";
defparam \wd[1]~I .output_power_up = "low";
defparam \wd[1]~I .output_register_mode = "none";
defparam \wd[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [1]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a33 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [1]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[1]~1_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a33~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a1~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[1]~1 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[1]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[1]~en_regout ));

cycloneii_io \wd[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[2]));
// synopsys translate_off
defparam \wd[2]~I .input_async_reset = "none";
defparam \wd[2]~I .input_power_up = "low";
defparam \wd[2]~I .input_register_mode = "none";
defparam \wd[2]~I .input_sync_reset = "none";
defparam \wd[2]~I .oe_async_reset = "none";
defparam \wd[2]~I .oe_power_up = "low";
defparam \wd[2]~I .oe_register_mode = "none";
defparam \wd[2]~I .oe_sync_reset = "none";
defparam \wd[2]~I .operation_mode = "input";
defparam \wd[2]~I .output_async_reset = "none";
defparam \wd[2]~I .output_power_up = "low";
defparam \wd[2]~I .output_register_mode = "none";
defparam \wd[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [2]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a34 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [2]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[2]~2 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[2]~2_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a34~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a2~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[2]~2 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[2]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[2]~en_regout ));

cycloneii_io \wd[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[3]));
// synopsys translate_off
defparam \wd[3]~I .input_async_reset = "none";
defparam \wd[3]~I .input_power_up = "low";
defparam \wd[3]~I .input_register_mode = "none";
defparam \wd[3]~I .input_sync_reset = "none";
defparam \wd[3]~I .oe_async_reset = "none";
defparam \wd[3]~I .oe_power_up = "low";
defparam \wd[3]~I .oe_register_mode = "none";
defparam \wd[3]~I .oe_sync_reset = "none";
defparam \wd[3]~I .operation_mode = "input";
defparam \wd[3]~I .output_async_reset = "none";
defparam \wd[3]~I .output_power_up = "low";
defparam \wd[3]~I .output_register_mode = "none";
defparam \wd[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [3]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a35 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [3]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[3]~3 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[3]~3_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a35~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a3~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[3]~3 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[3]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[3]~en_regout ));

cycloneii_io \wd[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[4]));
// synopsys translate_off
defparam \wd[4]~I .input_async_reset = "none";
defparam \wd[4]~I .input_power_up = "low";
defparam \wd[4]~I .input_register_mode = "none";
defparam \wd[4]~I .input_sync_reset = "none";
defparam \wd[4]~I .oe_async_reset = "none";
defparam \wd[4]~I .oe_power_up = "low";
defparam \wd[4]~I .oe_register_mode = "none";
defparam \wd[4]~I .oe_sync_reset = "none";
defparam \wd[4]~I .operation_mode = "input";
defparam \wd[4]~I .output_async_reset = "none";
defparam \wd[4]~I .output_power_up = "low";
defparam \wd[4]~I .output_register_mode = "none";
defparam \wd[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [4]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a36 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [4]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[4]~4 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[4]~4_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a36~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a4~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[4]~4 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[4]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[4]~en_regout ));

cycloneii_io \wd[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[5]));
// synopsys translate_off
defparam \wd[5]~I .input_async_reset = "none";
defparam \wd[5]~I .input_power_up = "low";
defparam \wd[5]~I .input_register_mode = "none";
defparam \wd[5]~I .input_sync_reset = "none";
defparam \wd[5]~I .oe_async_reset = "none";
defparam \wd[5]~I .oe_power_up = "low";
defparam \wd[5]~I .oe_register_mode = "none";
defparam \wd[5]~I .oe_sync_reset = "none";
defparam \wd[5]~I .operation_mode = "input";
defparam \wd[5]~I .output_async_reset = "none";
defparam \wd[5]~I .output_power_up = "low";
defparam \wd[5]~I .output_register_mode = "none";
defparam \wd[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [5]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a37 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [5]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[5]~5 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[5]~5_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a37~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a5~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[5]~5 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[5]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[5]~en_regout ));

cycloneii_io \wd[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[6]));
// synopsys translate_off
defparam \wd[6]~I .input_async_reset = "none";
defparam \wd[6]~I .input_power_up = "low";
defparam \wd[6]~I .input_register_mode = "none";
defparam \wd[6]~I .input_sync_reset = "none";
defparam \wd[6]~I .oe_async_reset = "none";
defparam \wd[6]~I .oe_power_up = "low";
defparam \wd[6]~I .oe_register_mode = "none";
defparam \wd[6]~I .oe_sync_reset = "none";
defparam \wd[6]~I .operation_mode = "input";
defparam \wd[6]~I .output_async_reset = "none";
defparam \wd[6]~I .output_power_up = "low";
defparam \wd[6]~I .output_register_mode = "none";
defparam \wd[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [6]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a38 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [6]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[6]~6 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[6]~6_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a38~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a6~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[6]~6 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[6]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[6]~en_regout ));

cycloneii_io \wd[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[7]));
// synopsys translate_off
defparam \wd[7]~I .input_async_reset = "none";
defparam \wd[7]~I .input_power_up = "low";
defparam \wd[7]~I .input_register_mode = "none";
defparam \wd[7]~I .input_sync_reset = "none";
defparam \wd[7]~I .oe_async_reset = "none";
defparam \wd[7]~I .oe_power_up = "low";
defparam \wd[7]~I .oe_register_mode = "none";
defparam \wd[7]~I .oe_sync_reset = "none";
defparam \wd[7]~I .operation_mode = "input";
defparam \wd[7]~I .output_async_reset = "none";
defparam \wd[7]~I .output_power_up = "low";
defparam \wd[7]~I .output_register_mode = "none";
defparam \wd[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [7]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a39 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [7]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[7]~7 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[7]~7_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a39~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a7~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[7]~7 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[7]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[7]~en_regout ));

cycloneii_io \wd[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[8]));
// synopsys translate_off
defparam \wd[8]~I .input_async_reset = "none";
defparam \wd[8]~I .input_power_up = "low";
defparam \wd[8]~I .input_register_mode = "none";
defparam \wd[8]~I .input_sync_reset = "none";
defparam \wd[8]~I .oe_async_reset = "none";
defparam \wd[8]~I .oe_power_up = "low";
defparam \wd[8]~I .oe_register_mode = "none";
defparam \wd[8]~I .oe_sync_reset = "none";
defparam \wd[8]~I .operation_mode = "input";
defparam \wd[8]~I .output_async_reset = "none";
defparam \wd[8]~I .output_power_up = "low";
defparam \wd[8]~I .output_register_mode = "none";
defparam \wd[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [8]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a40 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [8]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[8]~8 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[8]~8_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a40~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a8~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[8]~8 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[8]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[8]~en_regout ));

cycloneii_io \wd[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[9]));
// synopsys translate_off
defparam \wd[9]~I .input_async_reset = "none";
defparam \wd[9]~I .input_power_up = "low";
defparam \wd[9]~I .input_register_mode = "none";
defparam \wd[9]~I .input_sync_reset = "none";
defparam \wd[9]~I .oe_async_reset = "none";
defparam \wd[9]~I .oe_power_up = "low";
defparam \wd[9]~I .oe_register_mode = "none";
defparam \wd[9]~I .oe_sync_reset = "none";
defparam \wd[9]~I .operation_mode = "input";
defparam \wd[9]~I .output_async_reset = "none";
defparam \wd[9]~I .output_power_up = "low";
defparam \wd[9]~I .output_register_mode = "none";
defparam \wd[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [9]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a41 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [9]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[9]~9 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[9]~9_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a41~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a9~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[9]~9 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[9]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[9]~en_regout ));

cycloneii_io \wd[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[10]));
// synopsys translate_off
defparam \wd[10]~I .input_async_reset = "none";
defparam \wd[10]~I .input_power_up = "low";
defparam \wd[10]~I .input_register_mode = "none";
defparam \wd[10]~I .input_sync_reset = "none";
defparam \wd[10]~I .oe_async_reset = "none";
defparam \wd[10]~I .oe_power_up = "low";
defparam \wd[10]~I .oe_register_mode = "none";
defparam \wd[10]~I .oe_sync_reset = "none";
defparam \wd[10]~I .operation_mode = "input";
defparam \wd[10]~I .output_async_reset = "none";
defparam \wd[10]~I .output_power_up = "low";
defparam \wd[10]~I .output_register_mode = "none";
defparam \wd[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [10]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a42 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [10]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[10]~10 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[10]~10_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a42~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a10~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[10]~10 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[10]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[10]~en_regout ));

cycloneii_io \wd[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[11]));
// synopsys translate_off
defparam \wd[11]~I .input_async_reset = "none";
defparam \wd[11]~I .input_power_up = "low";
defparam \wd[11]~I .input_register_mode = "none";
defparam \wd[11]~I .input_sync_reset = "none";
defparam \wd[11]~I .oe_async_reset = "none";
defparam \wd[11]~I .oe_power_up = "low";
defparam \wd[11]~I .oe_register_mode = "none";
defparam \wd[11]~I .oe_sync_reset = "none";
defparam \wd[11]~I .operation_mode = "input";
defparam \wd[11]~I .output_async_reset = "none";
defparam \wd[11]~I .output_power_up = "low";
defparam \wd[11]~I .output_register_mode = "none";
defparam \wd[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [11]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a43 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [11]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[11]~11 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[11]~11_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a43~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a11~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[11]~11 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[11]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[11]~en_regout ));

cycloneii_io \wd[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[12]));
// synopsys translate_off
defparam \wd[12]~I .input_async_reset = "none";
defparam \wd[12]~I .input_power_up = "low";
defparam \wd[12]~I .input_register_mode = "none";
defparam \wd[12]~I .input_sync_reset = "none";
defparam \wd[12]~I .oe_async_reset = "none";
defparam \wd[12]~I .oe_power_up = "low";
defparam \wd[12]~I .oe_register_mode = "none";
defparam \wd[12]~I .oe_sync_reset = "none";
defparam \wd[12]~I .operation_mode = "input";
defparam \wd[12]~I .output_async_reset = "none";
defparam \wd[12]~I .output_power_up = "low";
defparam \wd[12]~I .output_register_mode = "none";
defparam \wd[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [12]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a44 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [12]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[12]~12 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[12]~12_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a44~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a12~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[12]~12 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[12]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[12]~en_regout ));

cycloneii_io \wd[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[13]));
// synopsys translate_off
defparam \wd[13]~I .input_async_reset = "none";
defparam \wd[13]~I .input_power_up = "low";
defparam \wd[13]~I .input_register_mode = "none";
defparam \wd[13]~I .input_sync_reset = "none";
defparam \wd[13]~I .oe_async_reset = "none";
defparam \wd[13]~I .oe_power_up = "low";
defparam \wd[13]~I .oe_register_mode = "none";
defparam \wd[13]~I .oe_sync_reset = "none";
defparam \wd[13]~I .operation_mode = "input";
defparam \wd[13]~I .output_async_reset = "none";
defparam \wd[13]~I .output_power_up = "low";
defparam \wd[13]~I .output_register_mode = "none";
defparam \wd[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [13]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a45 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [13]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[13]~13 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[13]~13_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a45~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a13~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[13]~13 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[13]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[13]~en_regout ));

cycloneii_io \wd[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[14]));
// synopsys translate_off
defparam \wd[14]~I .input_async_reset = "none";
defparam \wd[14]~I .input_power_up = "low";
defparam \wd[14]~I .input_register_mode = "none";
defparam \wd[14]~I .input_sync_reset = "none";
defparam \wd[14]~I .oe_async_reset = "none";
defparam \wd[14]~I .oe_power_up = "low";
defparam \wd[14]~I .oe_register_mode = "none";
defparam \wd[14]~I .oe_sync_reset = "none";
defparam \wd[14]~I .operation_mode = "input";
defparam \wd[14]~I .output_async_reset = "none";
defparam \wd[14]~I .output_power_up = "low";
defparam \wd[14]~I .output_register_mode = "none";
defparam \wd[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [14]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a46 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [14]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[14]~14 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[14]~14_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a46~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a14~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[14]~14 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[14]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[14]~en_regout ));

cycloneii_io \wd[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[15]));
// synopsys translate_off
defparam \wd[15]~I .input_async_reset = "none";
defparam \wd[15]~I .input_power_up = "low";
defparam \wd[15]~I .input_register_mode = "none";
defparam \wd[15]~I .input_sync_reset = "none";
defparam \wd[15]~I .oe_async_reset = "none";
defparam \wd[15]~I .oe_power_up = "low";
defparam \wd[15]~I .oe_register_mode = "none";
defparam \wd[15]~I .oe_sync_reset = "none";
defparam \wd[15]~I .operation_mode = "input";
defparam \wd[15]~I .output_async_reset = "none";
defparam \wd[15]~I .output_power_up = "low";
defparam \wd[15]~I .output_register_mode = "none";
defparam \wd[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [15]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a47 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [15]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[15]~15 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[15]~15_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a47~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a15~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[15]~15 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[15]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[15]~en_regout ));

cycloneii_io \wd[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[16]));
// synopsys translate_off
defparam \wd[16]~I .input_async_reset = "none";
defparam \wd[16]~I .input_power_up = "low";
defparam \wd[16]~I .input_register_mode = "none";
defparam \wd[16]~I .input_sync_reset = "none";
defparam \wd[16]~I .oe_async_reset = "none";
defparam \wd[16]~I .oe_power_up = "low";
defparam \wd[16]~I .oe_register_mode = "none";
defparam \wd[16]~I .oe_sync_reset = "none";
defparam \wd[16]~I .operation_mode = "input";
defparam \wd[16]~I .output_async_reset = "none";
defparam \wd[16]~I .output_power_up = "low";
defparam \wd[16]~I .output_register_mode = "none";
defparam \wd[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [16]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a48 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [16]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[16]~16 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[16]~16_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a48~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a16~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[16]~16 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[16]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[16]~en_regout ));

cycloneii_io \wd[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[17]));
// synopsys translate_off
defparam \wd[17]~I .input_async_reset = "none";
defparam \wd[17]~I .input_power_up = "low";
defparam \wd[17]~I .input_register_mode = "none";
defparam \wd[17]~I .input_sync_reset = "none";
defparam \wd[17]~I .oe_async_reset = "none";
defparam \wd[17]~I .oe_power_up = "low";
defparam \wd[17]~I .oe_register_mode = "none";
defparam \wd[17]~I .oe_sync_reset = "none";
defparam \wd[17]~I .operation_mode = "input";
defparam \wd[17]~I .output_async_reset = "none";
defparam \wd[17]~I .output_power_up = "low";
defparam \wd[17]~I .output_register_mode = "none";
defparam \wd[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [17]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a49 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [17]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[17]~17 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[17]~17_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a49~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a17~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[17]~17 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[17]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[17]~en_regout ));

cycloneii_io \wd[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[18]));
// synopsys translate_off
defparam \wd[18]~I .input_async_reset = "none";
defparam \wd[18]~I .input_power_up = "low";
defparam \wd[18]~I .input_register_mode = "none";
defparam \wd[18]~I .input_sync_reset = "none";
defparam \wd[18]~I .oe_async_reset = "none";
defparam \wd[18]~I .oe_power_up = "low";
defparam \wd[18]~I .oe_register_mode = "none";
defparam \wd[18]~I .oe_sync_reset = "none";
defparam \wd[18]~I .operation_mode = "input";
defparam \wd[18]~I .output_async_reset = "none";
defparam \wd[18]~I .output_power_up = "low";
defparam \wd[18]~I .output_register_mode = "none";
defparam \wd[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [18]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a50 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [18]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[18]~18 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[18]~18_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a50~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a18~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[18]~18 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[18]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[18]~en_regout ));

cycloneii_io \wd[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[19]));
// synopsys translate_off
defparam \wd[19]~I .input_async_reset = "none";
defparam \wd[19]~I .input_power_up = "low";
defparam \wd[19]~I .input_register_mode = "none";
defparam \wd[19]~I .input_sync_reset = "none";
defparam \wd[19]~I .oe_async_reset = "none";
defparam \wd[19]~I .oe_power_up = "low";
defparam \wd[19]~I .oe_register_mode = "none";
defparam \wd[19]~I .oe_sync_reset = "none";
defparam \wd[19]~I .operation_mode = "input";
defparam \wd[19]~I .output_async_reset = "none";
defparam \wd[19]~I .output_power_up = "low";
defparam \wd[19]~I .output_register_mode = "none";
defparam \wd[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [19]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a51 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [19]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[19]~19 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[19]~19_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a51~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a19~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[19]~19 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[19]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[19]~en_regout ));

cycloneii_io \wd[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[20]));
// synopsys translate_off
defparam \wd[20]~I .input_async_reset = "none";
defparam \wd[20]~I .input_power_up = "low";
defparam \wd[20]~I .input_register_mode = "none";
defparam \wd[20]~I .input_sync_reset = "none";
defparam \wd[20]~I .oe_async_reset = "none";
defparam \wd[20]~I .oe_power_up = "low";
defparam \wd[20]~I .oe_register_mode = "none";
defparam \wd[20]~I .oe_sync_reset = "none";
defparam \wd[20]~I .operation_mode = "input";
defparam \wd[20]~I .output_async_reset = "none";
defparam \wd[20]~I .output_power_up = "low";
defparam \wd[20]~I .output_register_mode = "none";
defparam \wd[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [20]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a52 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [20]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[20]~20 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[20]~20_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a52~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a20~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[20]~20 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[20]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[20]~en_regout ));

cycloneii_io \wd[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[21]));
// synopsys translate_off
defparam \wd[21]~I .input_async_reset = "none";
defparam \wd[21]~I .input_power_up = "low";
defparam \wd[21]~I .input_register_mode = "none";
defparam \wd[21]~I .input_sync_reset = "none";
defparam \wd[21]~I .oe_async_reset = "none";
defparam \wd[21]~I .oe_power_up = "low";
defparam \wd[21]~I .oe_register_mode = "none";
defparam \wd[21]~I .oe_sync_reset = "none";
defparam \wd[21]~I .operation_mode = "input";
defparam \wd[21]~I .output_async_reset = "none";
defparam \wd[21]~I .output_power_up = "low";
defparam \wd[21]~I .output_register_mode = "none";
defparam \wd[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [21]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a53 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [21]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[21]~21 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[21]~21_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a53~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a21~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[21]~21 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[21]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[21]~en_regout ));

cycloneii_io \wd[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[22]));
// synopsys translate_off
defparam \wd[22]~I .input_async_reset = "none";
defparam \wd[22]~I .input_power_up = "low";
defparam \wd[22]~I .input_register_mode = "none";
defparam \wd[22]~I .input_sync_reset = "none";
defparam \wd[22]~I .oe_async_reset = "none";
defparam \wd[22]~I .oe_power_up = "low";
defparam \wd[22]~I .oe_register_mode = "none";
defparam \wd[22]~I .oe_sync_reset = "none";
defparam \wd[22]~I .operation_mode = "input";
defparam \wd[22]~I .output_async_reset = "none";
defparam \wd[22]~I .output_power_up = "low";
defparam \wd[22]~I .output_register_mode = "none";
defparam \wd[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [22]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a54 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [22]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[22]~22 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[22]~22_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a54~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a22~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[22]~22 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[22]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[22]~en_regout ));

cycloneii_io \wd[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[23]));
// synopsys translate_off
defparam \wd[23]~I .input_async_reset = "none";
defparam \wd[23]~I .input_power_up = "low";
defparam \wd[23]~I .input_register_mode = "none";
defparam \wd[23]~I .input_sync_reset = "none";
defparam \wd[23]~I .oe_async_reset = "none";
defparam \wd[23]~I .oe_power_up = "low";
defparam \wd[23]~I .oe_register_mode = "none";
defparam \wd[23]~I .oe_sync_reset = "none";
defparam \wd[23]~I .operation_mode = "input";
defparam \wd[23]~I .output_async_reset = "none";
defparam \wd[23]~I .output_power_up = "low";
defparam \wd[23]~I .output_register_mode = "none";
defparam \wd[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [23]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a55 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [23]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[23]~23 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[23]~23_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a55~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a23~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[23]~23 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[23]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[23]~en_regout ));

cycloneii_io \wd[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[24]));
// synopsys translate_off
defparam \wd[24]~I .input_async_reset = "none";
defparam \wd[24]~I .input_power_up = "low";
defparam \wd[24]~I .input_register_mode = "none";
defparam \wd[24]~I .input_sync_reset = "none";
defparam \wd[24]~I .oe_async_reset = "none";
defparam \wd[24]~I .oe_power_up = "low";
defparam \wd[24]~I .oe_register_mode = "none";
defparam \wd[24]~I .oe_sync_reset = "none";
defparam \wd[24]~I .operation_mode = "input";
defparam \wd[24]~I .output_async_reset = "none";
defparam \wd[24]~I .output_power_up = "low";
defparam \wd[24]~I .output_register_mode = "none";
defparam \wd[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [24]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a56 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [24]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[24]~24 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[24]~24_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a56~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a24~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[24]~24 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[24]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[24]~en_regout ));

cycloneii_io \wd[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[25]));
// synopsys translate_off
defparam \wd[25]~I .input_async_reset = "none";
defparam \wd[25]~I .input_power_up = "low";
defparam \wd[25]~I .input_register_mode = "none";
defparam \wd[25]~I .input_sync_reset = "none";
defparam \wd[25]~I .oe_async_reset = "none";
defparam \wd[25]~I .oe_power_up = "low";
defparam \wd[25]~I .oe_register_mode = "none";
defparam \wd[25]~I .oe_sync_reset = "none";
defparam \wd[25]~I .operation_mode = "input";
defparam \wd[25]~I .output_async_reset = "none";
defparam \wd[25]~I .output_power_up = "low";
defparam \wd[25]~I .output_register_mode = "none";
defparam \wd[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [25]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a57 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [25]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[25]~25 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[25]~25_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a57~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a25~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[25]~25 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[25]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[25]~en_regout ));

cycloneii_io \wd[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[26]));
// synopsys translate_off
defparam \wd[26]~I .input_async_reset = "none";
defparam \wd[26]~I .input_power_up = "low";
defparam \wd[26]~I .input_register_mode = "none";
defparam \wd[26]~I .input_sync_reset = "none";
defparam \wd[26]~I .oe_async_reset = "none";
defparam \wd[26]~I .oe_power_up = "low";
defparam \wd[26]~I .oe_register_mode = "none";
defparam \wd[26]~I .oe_sync_reset = "none";
defparam \wd[26]~I .operation_mode = "input";
defparam \wd[26]~I .output_async_reset = "none";
defparam \wd[26]~I .output_power_up = "low";
defparam \wd[26]~I .output_register_mode = "none";
defparam \wd[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [26]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a58 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [26]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[26]~26 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[26]~26_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a58~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a26~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[26]~26 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[26]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[26]~en_regout ));

cycloneii_io \wd[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[27]));
// synopsys translate_off
defparam \wd[27]~I .input_async_reset = "none";
defparam \wd[27]~I .input_power_up = "low";
defparam \wd[27]~I .input_register_mode = "none";
defparam \wd[27]~I .input_sync_reset = "none";
defparam \wd[27]~I .oe_async_reset = "none";
defparam \wd[27]~I .oe_power_up = "low";
defparam \wd[27]~I .oe_register_mode = "none";
defparam \wd[27]~I .oe_sync_reset = "none";
defparam \wd[27]~I .operation_mode = "input";
defparam \wd[27]~I .output_async_reset = "none";
defparam \wd[27]~I .output_power_up = "low";
defparam \wd[27]~I .output_register_mode = "none";
defparam \wd[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [27]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a59 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [27]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[27]~27 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[27]~27_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a59~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a27~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[27]~27 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[27]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[27]~en_regout ));

cycloneii_io \wd[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[28]));
// synopsys translate_off
defparam \wd[28]~I .input_async_reset = "none";
defparam \wd[28]~I .input_power_up = "low";
defparam \wd[28]~I .input_register_mode = "none";
defparam \wd[28]~I .input_sync_reset = "none";
defparam \wd[28]~I .oe_async_reset = "none";
defparam \wd[28]~I .oe_power_up = "low";
defparam \wd[28]~I .oe_register_mode = "none";
defparam \wd[28]~I .oe_sync_reset = "none";
defparam \wd[28]~I .operation_mode = "input";
defparam \wd[28]~I .output_async_reset = "none";
defparam \wd[28]~I .output_power_up = "low";
defparam \wd[28]~I .output_register_mode = "none";
defparam \wd[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [28]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a60 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [28]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[28]~28 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[28]~28_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a60~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a28~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[28]~28 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[28]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[28]~en_regout ));

cycloneii_io \wd[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[29]));
// synopsys translate_off
defparam \wd[29]~I .input_async_reset = "none";
defparam \wd[29]~I .input_power_up = "low";
defparam \wd[29]~I .input_register_mode = "none";
defparam \wd[29]~I .input_sync_reset = "none";
defparam \wd[29]~I .oe_async_reset = "none";
defparam \wd[29]~I .oe_power_up = "low";
defparam \wd[29]~I .oe_register_mode = "none";
defparam \wd[29]~I .oe_sync_reset = "none";
defparam \wd[29]~I .operation_mode = "input";
defparam \wd[29]~I .output_async_reset = "none";
defparam \wd[29]~I .output_power_up = "low";
defparam \wd[29]~I .output_register_mode = "none";
defparam \wd[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [29]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a61 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [29]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[29]~29 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[29]~29_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a61~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a29~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[29]~29 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[29]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[29]~en_regout ));

cycloneii_io \wd[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[30]));
// synopsys translate_off
defparam \wd[30]~I .input_async_reset = "none";
defparam \wd[30]~I .input_power_up = "low";
defparam \wd[30]~I .input_register_mode = "none";
defparam \wd[30]~I .input_sync_reset = "none";
defparam \wd[30]~I .oe_async_reset = "none";
defparam \wd[30]~I .oe_power_up = "low";
defparam \wd[30]~I .oe_register_mode = "none";
defparam \wd[30]~I .oe_sync_reset = "none";
defparam \wd[30]~I .operation_mode = "input";
defparam \wd[30]~I .output_async_reset = "none";
defparam \wd[30]~I .output_power_up = "low";
defparam \wd[30]~I .output_register_mode = "none";
defparam \wd[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [30]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a62 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [30]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[30]~30 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[30]~30_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a62~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a30~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[30]~30 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[30]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[30]~en_regout ));

cycloneii_io \wd[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wd~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wd[31]));
// synopsys translate_off
defparam \wd[31]~I .input_async_reset = "none";
defparam \wd[31]~I .input_power_up = "low";
defparam \wd[31]~I .input_register_mode = "none";
defparam \wd[31]~I .input_sync_reset = "none";
defparam \wd[31]~I .oe_async_reset = "none";
defparam \wd[31]~I .oe_power_up = "low";
defparam \wd[31]~I .oe_register_mode = "none";
defparam \wd[31]~I .oe_sync_reset = "none";
defparam \wd[31]~I .operation_mode = "input";
defparam \wd[31]~I .output_async_reset = "none";
defparam \wd[31]~I .output_power_up = "low";
defparam \wd[31]~I .output_register_mode = "none";
defparam \wd[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [31]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 4096;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 7295;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a63 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \sram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wd~combout [31]}),
	.portaaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\a~combout [11],\a~combout [10],\a~combout [9],\a~combout [8],\a~combout [7],\a~combout [6],\a~combout [5],\a~combout [4],\a~combout [3],\a~combout [2],\a~combout [1],\a~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:sram_rtl_0|altsyncram_02h1:auto_generated|ALTSYNCRAM";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_byte_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 4095;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 7296;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clear = "none";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \sram_rtl_0|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \sram_rtl_0|auto_generated|mux3|result_node[31]~31 (
// Equation(s):
// \sram_rtl_0|auto_generated|mux3|result_node[31]~31_combout  = (\sram_rtl_0|auto_generated|address_reg_b [0] & (\sram_rtl_0|auto_generated|ram_block1a63~portbdataout )) # (!\sram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\sram_rtl_0|auto_generated|ram_block1a31~portbdataout )))

	.dataa(\sram_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datab(\sram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datac(vcc),
	.datad(\sram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\sram_rtl_0|auto_generated|mux3|result_node[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \sram_rtl_0|auto_generated|mux3|result_node[31]~31 .lut_mask = 16'hAACC;
defparam \sram_rtl_0|auto_generated|mux3|result_node[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \rd[31]~en (
	.clk(\clk~combout ),
	.datain(\rd[3]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rd[31]~en_regout ));

cycloneii_io \rd[0]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ),
	.oe(\rd[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[0]));
// synopsys translate_off
defparam \rd[0]~I .input_async_reset = "none";
defparam \rd[0]~I .input_power_up = "low";
defparam \rd[0]~I .input_register_mode = "none";
defparam \rd[0]~I .input_sync_reset = "none";
defparam \rd[0]~I .oe_async_reset = "none";
defparam \rd[0]~I .oe_power_up = "low";
defparam \rd[0]~I .oe_register_mode = "none";
defparam \rd[0]~I .oe_sync_reset = "none";
defparam \rd[0]~I .operation_mode = "output";
defparam \rd[0]~I .output_async_reset = "none";
defparam \rd[0]~I .output_power_up = "low";
defparam \rd[0]~I .output_register_mode = "none";
defparam \rd[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[1]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(\rd[1]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[1]));
// synopsys translate_off
defparam \rd[1]~I .input_async_reset = "none";
defparam \rd[1]~I .input_power_up = "low";
defparam \rd[1]~I .input_register_mode = "none";
defparam \rd[1]~I .input_sync_reset = "none";
defparam \rd[1]~I .oe_async_reset = "none";
defparam \rd[1]~I .oe_power_up = "low";
defparam \rd[1]~I .oe_register_mode = "none";
defparam \rd[1]~I .oe_sync_reset = "none";
defparam \rd[1]~I .operation_mode = "output";
defparam \rd[1]~I .output_async_reset = "none";
defparam \rd[1]~I .output_power_up = "low";
defparam \rd[1]~I .output_register_mode = "none";
defparam \rd[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[2]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[2]~2_combout ),
	.oe(\rd[2]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[2]));
// synopsys translate_off
defparam \rd[2]~I .input_async_reset = "none";
defparam \rd[2]~I .input_power_up = "low";
defparam \rd[2]~I .input_register_mode = "none";
defparam \rd[2]~I .input_sync_reset = "none";
defparam \rd[2]~I .oe_async_reset = "none";
defparam \rd[2]~I .oe_power_up = "low";
defparam \rd[2]~I .oe_register_mode = "none";
defparam \rd[2]~I .oe_sync_reset = "none";
defparam \rd[2]~I .operation_mode = "output";
defparam \rd[2]~I .output_async_reset = "none";
defparam \rd[2]~I .output_power_up = "low";
defparam \rd[2]~I .output_register_mode = "none";
defparam \rd[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[3]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[3]~3_combout ),
	.oe(\rd[3]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[3]));
// synopsys translate_off
defparam \rd[3]~I .input_async_reset = "none";
defparam \rd[3]~I .input_power_up = "low";
defparam \rd[3]~I .input_register_mode = "none";
defparam \rd[3]~I .input_sync_reset = "none";
defparam \rd[3]~I .oe_async_reset = "none";
defparam \rd[3]~I .oe_power_up = "low";
defparam \rd[3]~I .oe_register_mode = "none";
defparam \rd[3]~I .oe_sync_reset = "none";
defparam \rd[3]~I .operation_mode = "output";
defparam \rd[3]~I .output_async_reset = "none";
defparam \rd[3]~I .output_power_up = "low";
defparam \rd[3]~I .output_register_mode = "none";
defparam \rd[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[4]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[4]~4_combout ),
	.oe(\rd[4]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[4]));
// synopsys translate_off
defparam \rd[4]~I .input_async_reset = "none";
defparam \rd[4]~I .input_power_up = "low";
defparam \rd[4]~I .input_register_mode = "none";
defparam \rd[4]~I .input_sync_reset = "none";
defparam \rd[4]~I .oe_async_reset = "none";
defparam \rd[4]~I .oe_power_up = "low";
defparam \rd[4]~I .oe_register_mode = "none";
defparam \rd[4]~I .oe_sync_reset = "none";
defparam \rd[4]~I .operation_mode = "output";
defparam \rd[4]~I .output_async_reset = "none";
defparam \rd[4]~I .output_power_up = "low";
defparam \rd[4]~I .output_register_mode = "none";
defparam \rd[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[5]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[5]~5_combout ),
	.oe(\rd[5]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[5]));
// synopsys translate_off
defparam \rd[5]~I .input_async_reset = "none";
defparam \rd[5]~I .input_power_up = "low";
defparam \rd[5]~I .input_register_mode = "none";
defparam \rd[5]~I .input_sync_reset = "none";
defparam \rd[5]~I .oe_async_reset = "none";
defparam \rd[5]~I .oe_power_up = "low";
defparam \rd[5]~I .oe_register_mode = "none";
defparam \rd[5]~I .oe_sync_reset = "none";
defparam \rd[5]~I .operation_mode = "output";
defparam \rd[5]~I .output_async_reset = "none";
defparam \rd[5]~I .output_power_up = "low";
defparam \rd[5]~I .output_register_mode = "none";
defparam \rd[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[6]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[6]~6_combout ),
	.oe(\rd[6]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[6]));
// synopsys translate_off
defparam \rd[6]~I .input_async_reset = "none";
defparam \rd[6]~I .input_power_up = "low";
defparam \rd[6]~I .input_register_mode = "none";
defparam \rd[6]~I .input_sync_reset = "none";
defparam \rd[6]~I .oe_async_reset = "none";
defparam \rd[6]~I .oe_power_up = "low";
defparam \rd[6]~I .oe_register_mode = "none";
defparam \rd[6]~I .oe_sync_reset = "none";
defparam \rd[6]~I .operation_mode = "output";
defparam \rd[6]~I .output_async_reset = "none";
defparam \rd[6]~I .output_power_up = "low";
defparam \rd[6]~I .output_register_mode = "none";
defparam \rd[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[7]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[7]~7_combout ),
	.oe(\rd[7]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[7]));
// synopsys translate_off
defparam \rd[7]~I .input_async_reset = "none";
defparam \rd[7]~I .input_power_up = "low";
defparam \rd[7]~I .input_register_mode = "none";
defparam \rd[7]~I .input_sync_reset = "none";
defparam \rd[7]~I .oe_async_reset = "none";
defparam \rd[7]~I .oe_power_up = "low";
defparam \rd[7]~I .oe_register_mode = "none";
defparam \rd[7]~I .oe_sync_reset = "none";
defparam \rd[7]~I .operation_mode = "output";
defparam \rd[7]~I .output_async_reset = "none";
defparam \rd[7]~I .output_power_up = "low";
defparam \rd[7]~I .output_register_mode = "none";
defparam \rd[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[8]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[8]~8_combout ),
	.oe(\rd[8]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[8]));
// synopsys translate_off
defparam \rd[8]~I .input_async_reset = "none";
defparam \rd[8]~I .input_power_up = "low";
defparam \rd[8]~I .input_register_mode = "none";
defparam \rd[8]~I .input_sync_reset = "none";
defparam \rd[8]~I .oe_async_reset = "none";
defparam \rd[8]~I .oe_power_up = "low";
defparam \rd[8]~I .oe_register_mode = "none";
defparam \rd[8]~I .oe_sync_reset = "none";
defparam \rd[8]~I .operation_mode = "output";
defparam \rd[8]~I .output_async_reset = "none";
defparam \rd[8]~I .output_power_up = "low";
defparam \rd[8]~I .output_register_mode = "none";
defparam \rd[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[9]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[9]~9_combout ),
	.oe(\rd[9]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[9]));
// synopsys translate_off
defparam \rd[9]~I .input_async_reset = "none";
defparam \rd[9]~I .input_power_up = "low";
defparam \rd[9]~I .input_register_mode = "none";
defparam \rd[9]~I .input_sync_reset = "none";
defparam \rd[9]~I .oe_async_reset = "none";
defparam \rd[9]~I .oe_power_up = "low";
defparam \rd[9]~I .oe_register_mode = "none";
defparam \rd[9]~I .oe_sync_reset = "none";
defparam \rd[9]~I .operation_mode = "output";
defparam \rd[9]~I .output_async_reset = "none";
defparam \rd[9]~I .output_power_up = "low";
defparam \rd[9]~I .output_register_mode = "none";
defparam \rd[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[10]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[10]~10_combout ),
	.oe(\rd[10]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[10]));
// synopsys translate_off
defparam \rd[10]~I .input_async_reset = "none";
defparam \rd[10]~I .input_power_up = "low";
defparam \rd[10]~I .input_register_mode = "none";
defparam \rd[10]~I .input_sync_reset = "none";
defparam \rd[10]~I .oe_async_reset = "none";
defparam \rd[10]~I .oe_power_up = "low";
defparam \rd[10]~I .oe_register_mode = "none";
defparam \rd[10]~I .oe_sync_reset = "none";
defparam \rd[10]~I .operation_mode = "output";
defparam \rd[10]~I .output_async_reset = "none";
defparam \rd[10]~I .output_power_up = "low";
defparam \rd[10]~I .output_register_mode = "none";
defparam \rd[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[11]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[11]~11_combout ),
	.oe(\rd[11]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[11]));
// synopsys translate_off
defparam \rd[11]~I .input_async_reset = "none";
defparam \rd[11]~I .input_power_up = "low";
defparam \rd[11]~I .input_register_mode = "none";
defparam \rd[11]~I .input_sync_reset = "none";
defparam \rd[11]~I .oe_async_reset = "none";
defparam \rd[11]~I .oe_power_up = "low";
defparam \rd[11]~I .oe_register_mode = "none";
defparam \rd[11]~I .oe_sync_reset = "none";
defparam \rd[11]~I .operation_mode = "output";
defparam \rd[11]~I .output_async_reset = "none";
defparam \rd[11]~I .output_power_up = "low";
defparam \rd[11]~I .output_register_mode = "none";
defparam \rd[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[12]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[12]~12_combout ),
	.oe(\rd[12]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[12]));
// synopsys translate_off
defparam \rd[12]~I .input_async_reset = "none";
defparam \rd[12]~I .input_power_up = "low";
defparam \rd[12]~I .input_register_mode = "none";
defparam \rd[12]~I .input_sync_reset = "none";
defparam \rd[12]~I .oe_async_reset = "none";
defparam \rd[12]~I .oe_power_up = "low";
defparam \rd[12]~I .oe_register_mode = "none";
defparam \rd[12]~I .oe_sync_reset = "none";
defparam \rd[12]~I .operation_mode = "output";
defparam \rd[12]~I .output_async_reset = "none";
defparam \rd[12]~I .output_power_up = "low";
defparam \rd[12]~I .output_register_mode = "none";
defparam \rd[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[13]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[13]~13_combout ),
	.oe(\rd[13]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[13]));
// synopsys translate_off
defparam \rd[13]~I .input_async_reset = "none";
defparam \rd[13]~I .input_power_up = "low";
defparam \rd[13]~I .input_register_mode = "none";
defparam \rd[13]~I .input_sync_reset = "none";
defparam \rd[13]~I .oe_async_reset = "none";
defparam \rd[13]~I .oe_power_up = "low";
defparam \rd[13]~I .oe_register_mode = "none";
defparam \rd[13]~I .oe_sync_reset = "none";
defparam \rd[13]~I .operation_mode = "output";
defparam \rd[13]~I .output_async_reset = "none";
defparam \rd[13]~I .output_power_up = "low";
defparam \rd[13]~I .output_register_mode = "none";
defparam \rd[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[14]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[14]~14_combout ),
	.oe(\rd[14]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[14]));
// synopsys translate_off
defparam \rd[14]~I .input_async_reset = "none";
defparam \rd[14]~I .input_power_up = "low";
defparam \rd[14]~I .input_register_mode = "none";
defparam \rd[14]~I .input_sync_reset = "none";
defparam \rd[14]~I .oe_async_reset = "none";
defparam \rd[14]~I .oe_power_up = "low";
defparam \rd[14]~I .oe_register_mode = "none";
defparam \rd[14]~I .oe_sync_reset = "none";
defparam \rd[14]~I .operation_mode = "output";
defparam \rd[14]~I .output_async_reset = "none";
defparam \rd[14]~I .output_power_up = "low";
defparam \rd[14]~I .output_register_mode = "none";
defparam \rd[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[15]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[15]~15_combout ),
	.oe(\rd[15]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[15]));
// synopsys translate_off
defparam \rd[15]~I .input_async_reset = "none";
defparam \rd[15]~I .input_power_up = "low";
defparam \rd[15]~I .input_register_mode = "none";
defparam \rd[15]~I .input_sync_reset = "none";
defparam \rd[15]~I .oe_async_reset = "none";
defparam \rd[15]~I .oe_power_up = "low";
defparam \rd[15]~I .oe_register_mode = "none";
defparam \rd[15]~I .oe_sync_reset = "none";
defparam \rd[15]~I .operation_mode = "output";
defparam \rd[15]~I .output_async_reset = "none";
defparam \rd[15]~I .output_power_up = "low";
defparam \rd[15]~I .output_register_mode = "none";
defparam \rd[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[16]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[16]~16_combout ),
	.oe(\rd[16]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[16]));
// synopsys translate_off
defparam \rd[16]~I .input_async_reset = "none";
defparam \rd[16]~I .input_power_up = "low";
defparam \rd[16]~I .input_register_mode = "none";
defparam \rd[16]~I .input_sync_reset = "none";
defparam \rd[16]~I .oe_async_reset = "none";
defparam \rd[16]~I .oe_power_up = "low";
defparam \rd[16]~I .oe_register_mode = "none";
defparam \rd[16]~I .oe_sync_reset = "none";
defparam \rd[16]~I .operation_mode = "output";
defparam \rd[16]~I .output_async_reset = "none";
defparam \rd[16]~I .output_power_up = "low";
defparam \rd[16]~I .output_register_mode = "none";
defparam \rd[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[17]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[17]~17_combout ),
	.oe(\rd[17]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[17]));
// synopsys translate_off
defparam \rd[17]~I .input_async_reset = "none";
defparam \rd[17]~I .input_power_up = "low";
defparam \rd[17]~I .input_register_mode = "none";
defparam \rd[17]~I .input_sync_reset = "none";
defparam \rd[17]~I .oe_async_reset = "none";
defparam \rd[17]~I .oe_power_up = "low";
defparam \rd[17]~I .oe_register_mode = "none";
defparam \rd[17]~I .oe_sync_reset = "none";
defparam \rd[17]~I .operation_mode = "output";
defparam \rd[17]~I .output_async_reset = "none";
defparam \rd[17]~I .output_power_up = "low";
defparam \rd[17]~I .output_register_mode = "none";
defparam \rd[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[18]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[18]~18_combout ),
	.oe(\rd[18]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[18]));
// synopsys translate_off
defparam \rd[18]~I .input_async_reset = "none";
defparam \rd[18]~I .input_power_up = "low";
defparam \rd[18]~I .input_register_mode = "none";
defparam \rd[18]~I .input_sync_reset = "none";
defparam \rd[18]~I .oe_async_reset = "none";
defparam \rd[18]~I .oe_power_up = "low";
defparam \rd[18]~I .oe_register_mode = "none";
defparam \rd[18]~I .oe_sync_reset = "none";
defparam \rd[18]~I .operation_mode = "output";
defparam \rd[18]~I .output_async_reset = "none";
defparam \rd[18]~I .output_power_up = "low";
defparam \rd[18]~I .output_register_mode = "none";
defparam \rd[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[19]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[19]~19_combout ),
	.oe(\rd[19]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[19]));
// synopsys translate_off
defparam \rd[19]~I .input_async_reset = "none";
defparam \rd[19]~I .input_power_up = "low";
defparam \rd[19]~I .input_register_mode = "none";
defparam \rd[19]~I .input_sync_reset = "none";
defparam \rd[19]~I .oe_async_reset = "none";
defparam \rd[19]~I .oe_power_up = "low";
defparam \rd[19]~I .oe_register_mode = "none";
defparam \rd[19]~I .oe_sync_reset = "none";
defparam \rd[19]~I .operation_mode = "output";
defparam \rd[19]~I .output_async_reset = "none";
defparam \rd[19]~I .output_power_up = "low";
defparam \rd[19]~I .output_register_mode = "none";
defparam \rd[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[20]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[20]~20_combout ),
	.oe(\rd[20]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[20]));
// synopsys translate_off
defparam \rd[20]~I .input_async_reset = "none";
defparam \rd[20]~I .input_power_up = "low";
defparam \rd[20]~I .input_register_mode = "none";
defparam \rd[20]~I .input_sync_reset = "none";
defparam \rd[20]~I .oe_async_reset = "none";
defparam \rd[20]~I .oe_power_up = "low";
defparam \rd[20]~I .oe_register_mode = "none";
defparam \rd[20]~I .oe_sync_reset = "none";
defparam \rd[20]~I .operation_mode = "output";
defparam \rd[20]~I .output_async_reset = "none";
defparam \rd[20]~I .output_power_up = "low";
defparam \rd[20]~I .output_register_mode = "none";
defparam \rd[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[21]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[21]~21_combout ),
	.oe(\rd[21]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[21]));
// synopsys translate_off
defparam \rd[21]~I .input_async_reset = "none";
defparam \rd[21]~I .input_power_up = "low";
defparam \rd[21]~I .input_register_mode = "none";
defparam \rd[21]~I .input_sync_reset = "none";
defparam \rd[21]~I .oe_async_reset = "none";
defparam \rd[21]~I .oe_power_up = "low";
defparam \rd[21]~I .oe_register_mode = "none";
defparam \rd[21]~I .oe_sync_reset = "none";
defparam \rd[21]~I .operation_mode = "output";
defparam \rd[21]~I .output_async_reset = "none";
defparam \rd[21]~I .output_power_up = "low";
defparam \rd[21]~I .output_register_mode = "none";
defparam \rd[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[22]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[22]~22_combout ),
	.oe(\rd[22]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[22]));
// synopsys translate_off
defparam \rd[22]~I .input_async_reset = "none";
defparam \rd[22]~I .input_power_up = "low";
defparam \rd[22]~I .input_register_mode = "none";
defparam \rd[22]~I .input_sync_reset = "none";
defparam \rd[22]~I .oe_async_reset = "none";
defparam \rd[22]~I .oe_power_up = "low";
defparam \rd[22]~I .oe_register_mode = "none";
defparam \rd[22]~I .oe_sync_reset = "none";
defparam \rd[22]~I .operation_mode = "output";
defparam \rd[22]~I .output_async_reset = "none";
defparam \rd[22]~I .output_power_up = "low";
defparam \rd[22]~I .output_register_mode = "none";
defparam \rd[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[23]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[23]~23_combout ),
	.oe(\rd[23]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[23]));
// synopsys translate_off
defparam \rd[23]~I .input_async_reset = "none";
defparam \rd[23]~I .input_power_up = "low";
defparam \rd[23]~I .input_register_mode = "none";
defparam \rd[23]~I .input_sync_reset = "none";
defparam \rd[23]~I .oe_async_reset = "none";
defparam \rd[23]~I .oe_power_up = "low";
defparam \rd[23]~I .oe_register_mode = "none";
defparam \rd[23]~I .oe_sync_reset = "none";
defparam \rd[23]~I .operation_mode = "output";
defparam \rd[23]~I .output_async_reset = "none";
defparam \rd[23]~I .output_power_up = "low";
defparam \rd[23]~I .output_register_mode = "none";
defparam \rd[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[24]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[24]~24_combout ),
	.oe(\rd[24]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[24]));
// synopsys translate_off
defparam \rd[24]~I .input_async_reset = "none";
defparam \rd[24]~I .input_power_up = "low";
defparam \rd[24]~I .input_register_mode = "none";
defparam \rd[24]~I .input_sync_reset = "none";
defparam \rd[24]~I .oe_async_reset = "none";
defparam \rd[24]~I .oe_power_up = "low";
defparam \rd[24]~I .oe_register_mode = "none";
defparam \rd[24]~I .oe_sync_reset = "none";
defparam \rd[24]~I .operation_mode = "output";
defparam \rd[24]~I .output_async_reset = "none";
defparam \rd[24]~I .output_power_up = "low";
defparam \rd[24]~I .output_register_mode = "none";
defparam \rd[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[25]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[25]~25_combout ),
	.oe(\rd[25]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[25]));
// synopsys translate_off
defparam \rd[25]~I .input_async_reset = "none";
defparam \rd[25]~I .input_power_up = "low";
defparam \rd[25]~I .input_register_mode = "none";
defparam \rd[25]~I .input_sync_reset = "none";
defparam \rd[25]~I .oe_async_reset = "none";
defparam \rd[25]~I .oe_power_up = "low";
defparam \rd[25]~I .oe_register_mode = "none";
defparam \rd[25]~I .oe_sync_reset = "none";
defparam \rd[25]~I .operation_mode = "output";
defparam \rd[25]~I .output_async_reset = "none";
defparam \rd[25]~I .output_power_up = "low";
defparam \rd[25]~I .output_register_mode = "none";
defparam \rd[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[26]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[26]~26_combout ),
	.oe(\rd[26]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[26]));
// synopsys translate_off
defparam \rd[26]~I .input_async_reset = "none";
defparam \rd[26]~I .input_power_up = "low";
defparam \rd[26]~I .input_register_mode = "none";
defparam \rd[26]~I .input_sync_reset = "none";
defparam \rd[26]~I .oe_async_reset = "none";
defparam \rd[26]~I .oe_power_up = "low";
defparam \rd[26]~I .oe_register_mode = "none";
defparam \rd[26]~I .oe_sync_reset = "none";
defparam \rd[26]~I .operation_mode = "output";
defparam \rd[26]~I .output_async_reset = "none";
defparam \rd[26]~I .output_power_up = "low";
defparam \rd[26]~I .output_register_mode = "none";
defparam \rd[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[27]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[27]~27_combout ),
	.oe(\rd[27]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[27]));
// synopsys translate_off
defparam \rd[27]~I .input_async_reset = "none";
defparam \rd[27]~I .input_power_up = "low";
defparam \rd[27]~I .input_register_mode = "none";
defparam \rd[27]~I .input_sync_reset = "none";
defparam \rd[27]~I .oe_async_reset = "none";
defparam \rd[27]~I .oe_power_up = "low";
defparam \rd[27]~I .oe_register_mode = "none";
defparam \rd[27]~I .oe_sync_reset = "none";
defparam \rd[27]~I .operation_mode = "output";
defparam \rd[27]~I .output_async_reset = "none";
defparam \rd[27]~I .output_power_up = "low";
defparam \rd[27]~I .output_register_mode = "none";
defparam \rd[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[28]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[28]~28_combout ),
	.oe(\rd[28]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[28]));
// synopsys translate_off
defparam \rd[28]~I .input_async_reset = "none";
defparam \rd[28]~I .input_power_up = "low";
defparam \rd[28]~I .input_register_mode = "none";
defparam \rd[28]~I .input_sync_reset = "none";
defparam \rd[28]~I .oe_async_reset = "none";
defparam \rd[28]~I .oe_power_up = "low";
defparam \rd[28]~I .oe_register_mode = "none";
defparam \rd[28]~I .oe_sync_reset = "none";
defparam \rd[28]~I .operation_mode = "output";
defparam \rd[28]~I .output_async_reset = "none";
defparam \rd[28]~I .output_power_up = "low";
defparam \rd[28]~I .output_register_mode = "none";
defparam \rd[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[29]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[29]~29_combout ),
	.oe(\rd[29]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[29]));
// synopsys translate_off
defparam \rd[29]~I .input_async_reset = "none";
defparam \rd[29]~I .input_power_up = "low";
defparam \rd[29]~I .input_register_mode = "none";
defparam \rd[29]~I .input_sync_reset = "none";
defparam \rd[29]~I .oe_async_reset = "none";
defparam \rd[29]~I .oe_power_up = "low";
defparam \rd[29]~I .oe_register_mode = "none";
defparam \rd[29]~I .oe_sync_reset = "none";
defparam \rd[29]~I .operation_mode = "output";
defparam \rd[29]~I .output_async_reset = "none";
defparam \rd[29]~I .output_power_up = "low";
defparam \rd[29]~I .output_register_mode = "none";
defparam \rd[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[30]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[30]~30_combout ),
	.oe(\rd[30]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[30]));
// synopsys translate_off
defparam \rd[30]~I .input_async_reset = "none";
defparam \rd[30]~I .input_power_up = "low";
defparam \rd[30]~I .input_register_mode = "none";
defparam \rd[30]~I .input_sync_reset = "none";
defparam \rd[30]~I .oe_async_reset = "none";
defparam \rd[30]~I .oe_power_up = "low";
defparam \rd[30]~I .oe_register_mode = "none";
defparam \rd[30]~I .oe_sync_reset = "none";
defparam \rd[30]~I .operation_mode = "output";
defparam \rd[30]~I .output_async_reset = "none";
defparam \rd[30]~I .output_power_up = "low";
defparam \rd[30]~I .output_register_mode = "none";
defparam \rd[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rd[31]~I (
	.datain(\sram_rtl_0|auto_generated|mux3|result_node[31]~31_combout ),
	.oe(\rd[31]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd[31]));
// synopsys translate_off
defparam \rd[31]~I .input_async_reset = "none";
defparam \rd[31]~I .input_power_up = "low";
defparam \rd[31]~I .input_register_mode = "none";
defparam \rd[31]~I .input_sync_reset = "none";
defparam \rd[31]~I .oe_async_reset = "none";
defparam \rd[31]~I .oe_power_up = "low";
defparam \rd[31]~I .oe_register_mode = "none";
defparam \rd[31]~I .oe_sync_reset = "none";
defparam \rd[31]~I .operation_mode = "output";
defparam \rd[31]~I .output_async_reset = "none";
defparam \rd[31]~I .output_power_up = "low";
defparam \rd[31]~I .output_register_mode = "none";
defparam \rd[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[13]));
// synopsys translate_off
defparam \a[13]~I .input_async_reset = "none";
defparam \a[13]~I .input_power_up = "low";
defparam \a[13]~I .input_register_mode = "none";
defparam \a[13]~I .input_sync_reset = "none";
defparam \a[13]~I .oe_async_reset = "none";
defparam \a[13]~I .oe_power_up = "low";
defparam \a[13]~I .oe_register_mode = "none";
defparam \a[13]~I .oe_sync_reset = "none";
defparam \a[13]~I .operation_mode = "input";
defparam \a[13]~I .output_async_reset = "none";
defparam \a[13]~I .output_power_up = "low";
defparam \a[13]~I .output_register_mode = "none";
defparam \a[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[14]));
// synopsys translate_off
defparam \a[14]~I .input_async_reset = "none";
defparam \a[14]~I .input_power_up = "low";
defparam \a[14]~I .input_register_mode = "none";
defparam \a[14]~I .input_sync_reset = "none";
defparam \a[14]~I .oe_async_reset = "none";
defparam \a[14]~I .oe_power_up = "low";
defparam \a[14]~I .oe_register_mode = "none";
defparam \a[14]~I .oe_sync_reset = "none";
defparam \a[14]~I .operation_mode = "input";
defparam \a[14]~I .output_async_reset = "none";
defparam \a[14]~I .output_power_up = "low";
defparam \a[14]~I .output_register_mode = "none";
defparam \a[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[15]));
// synopsys translate_off
defparam \a[15]~I .input_async_reset = "none";
defparam \a[15]~I .input_power_up = "low";
defparam \a[15]~I .input_register_mode = "none";
defparam \a[15]~I .input_sync_reset = "none";
defparam \a[15]~I .oe_async_reset = "none";
defparam \a[15]~I .oe_power_up = "low";
defparam \a[15]~I .oe_register_mode = "none";
defparam \a[15]~I .oe_sync_reset = "none";
defparam \a[15]~I .operation_mode = "input";
defparam \a[15]~I .output_async_reset = "none";
defparam \a[15]~I .output_power_up = "low";
defparam \a[15]~I .output_register_mode = "none";
defparam \a[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[16]));
// synopsys translate_off
defparam \a[16]~I .input_async_reset = "none";
defparam \a[16]~I .input_power_up = "low";
defparam \a[16]~I .input_register_mode = "none";
defparam \a[16]~I .input_sync_reset = "none";
defparam \a[16]~I .oe_async_reset = "none";
defparam \a[16]~I .oe_power_up = "low";
defparam \a[16]~I .oe_register_mode = "none";
defparam \a[16]~I .oe_sync_reset = "none";
defparam \a[16]~I .operation_mode = "input";
defparam \a[16]~I .output_async_reset = "none";
defparam \a[16]~I .output_power_up = "low";
defparam \a[16]~I .output_register_mode = "none";
defparam \a[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[17]));
// synopsys translate_off
defparam \a[17]~I .input_async_reset = "none";
defparam \a[17]~I .input_power_up = "low";
defparam \a[17]~I .input_register_mode = "none";
defparam \a[17]~I .input_sync_reset = "none";
defparam \a[17]~I .oe_async_reset = "none";
defparam \a[17]~I .oe_power_up = "low";
defparam \a[17]~I .oe_register_mode = "none";
defparam \a[17]~I .oe_sync_reset = "none";
defparam \a[17]~I .operation_mode = "input";
defparam \a[17]~I .output_async_reset = "none";
defparam \a[17]~I .output_power_up = "low";
defparam \a[17]~I .output_register_mode = "none";
defparam \a[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[18]));
// synopsys translate_off
defparam \a[18]~I .input_async_reset = "none";
defparam \a[18]~I .input_power_up = "low";
defparam \a[18]~I .input_register_mode = "none";
defparam \a[18]~I .input_sync_reset = "none";
defparam \a[18]~I .oe_async_reset = "none";
defparam \a[18]~I .oe_power_up = "low";
defparam \a[18]~I .oe_register_mode = "none";
defparam \a[18]~I .oe_sync_reset = "none";
defparam \a[18]~I .operation_mode = "input";
defparam \a[18]~I .output_async_reset = "none";
defparam \a[18]~I .output_power_up = "low";
defparam \a[18]~I .output_register_mode = "none";
defparam \a[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[19]));
// synopsys translate_off
defparam \a[19]~I .input_async_reset = "none";
defparam \a[19]~I .input_power_up = "low";
defparam \a[19]~I .input_register_mode = "none";
defparam \a[19]~I .input_sync_reset = "none";
defparam \a[19]~I .oe_async_reset = "none";
defparam \a[19]~I .oe_power_up = "low";
defparam \a[19]~I .oe_register_mode = "none";
defparam \a[19]~I .oe_sync_reset = "none";
defparam \a[19]~I .operation_mode = "input";
defparam \a[19]~I .output_async_reset = "none";
defparam \a[19]~I .output_power_up = "low";
defparam \a[19]~I .output_register_mode = "none";
defparam \a[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[20]));
// synopsys translate_off
defparam \a[20]~I .input_async_reset = "none";
defparam \a[20]~I .input_power_up = "low";
defparam \a[20]~I .input_register_mode = "none";
defparam \a[20]~I .input_sync_reset = "none";
defparam \a[20]~I .oe_async_reset = "none";
defparam \a[20]~I .oe_power_up = "low";
defparam \a[20]~I .oe_register_mode = "none";
defparam \a[20]~I .oe_sync_reset = "none";
defparam \a[20]~I .operation_mode = "input";
defparam \a[20]~I .output_async_reset = "none";
defparam \a[20]~I .output_power_up = "low";
defparam \a[20]~I .output_register_mode = "none";
defparam \a[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[21]));
// synopsys translate_off
defparam \a[21]~I .input_async_reset = "none";
defparam \a[21]~I .input_power_up = "low";
defparam \a[21]~I .input_register_mode = "none";
defparam \a[21]~I .input_sync_reset = "none";
defparam \a[21]~I .oe_async_reset = "none";
defparam \a[21]~I .oe_power_up = "low";
defparam \a[21]~I .oe_register_mode = "none";
defparam \a[21]~I .oe_sync_reset = "none";
defparam \a[21]~I .operation_mode = "input";
defparam \a[21]~I .output_async_reset = "none";
defparam \a[21]~I .output_power_up = "low";
defparam \a[21]~I .output_register_mode = "none";
defparam \a[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[22]));
// synopsys translate_off
defparam \a[22]~I .input_async_reset = "none";
defparam \a[22]~I .input_power_up = "low";
defparam \a[22]~I .input_register_mode = "none";
defparam \a[22]~I .input_sync_reset = "none";
defparam \a[22]~I .oe_async_reset = "none";
defparam \a[22]~I .oe_power_up = "low";
defparam \a[22]~I .oe_register_mode = "none";
defparam \a[22]~I .oe_sync_reset = "none";
defparam \a[22]~I .operation_mode = "input";
defparam \a[22]~I .output_async_reset = "none";
defparam \a[22]~I .output_power_up = "low";
defparam \a[22]~I .output_register_mode = "none";
defparam \a[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[23]));
// synopsys translate_off
defparam \a[23]~I .input_async_reset = "none";
defparam \a[23]~I .input_power_up = "low";
defparam \a[23]~I .input_register_mode = "none";
defparam \a[23]~I .input_sync_reset = "none";
defparam \a[23]~I .oe_async_reset = "none";
defparam \a[23]~I .oe_power_up = "low";
defparam \a[23]~I .oe_register_mode = "none";
defparam \a[23]~I .oe_sync_reset = "none";
defparam \a[23]~I .operation_mode = "input";
defparam \a[23]~I .output_async_reset = "none";
defparam \a[23]~I .output_power_up = "low";
defparam \a[23]~I .output_register_mode = "none";
defparam \a[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[24]));
// synopsys translate_off
defparam \a[24]~I .input_async_reset = "none";
defparam \a[24]~I .input_power_up = "low";
defparam \a[24]~I .input_register_mode = "none";
defparam \a[24]~I .input_sync_reset = "none";
defparam \a[24]~I .oe_async_reset = "none";
defparam \a[24]~I .oe_power_up = "low";
defparam \a[24]~I .oe_register_mode = "none";
defparam \a[24]~I .oe_sync_reset = "none";
defparam \a[24]~I .operation_mode = "input";
defparam \a[24]~I .output_async_reset = "none";
defparam \a[24]~I .output_power_up = "low";
defparam \a[24]~I .output_register_mode = "none";
defparam \a[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[25]));
// synopsys translate_off
defparam \a[25]~I .input_async_reset = "none";
defparam \a[25]~I .input_power_up = "low";
defparam \a[25]~I .input_register_mode = "none";
defparam \a[25]~I .input_sync_reset = "none";
defparam \a[25]~I .oe_async_reset = "none";
defparam \a[25]~I .oe_power_up = "low";
defparam \a[25]~I .oe_register_mode = "none";
defparam \a[25]~I .oe_sync_reset = "none";
defparam \a[25]~I .operation_mode = "input";
defparam \a[25]~I .output_async_reset = "none";
defparam \a[25]~I .output_power_up = "low";
defparam \a[25]~I .output_register_mode = "none";
defparam \a[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[26]));
// synopsys translate_off
defparam \a[26]~I .input_async_reset = "none";
defparam \a[26]~I .input_power_up = "low";
defparam \a[26]~I .input_register_mode = "none";
defparam \a[26]~I .input_sync_reset = "none";
defparam \a[26]~I .oe_async_reset = "none";
defparam \a[26]~I .oe_power_up = "low";
defparam \a[26]~I .oe_register_mode = "none";
defparam \a[26]~I .oe_sync_reset = "none";
defparam \a[26]~I .operation_mode = "input";
defparam \a[26]~I .output_async_reset = "none";
defparam \a[26]~I .output_power_up = "low";
defparam \a[26]~I .output_register_mode = "none";
defparam \a[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[27]));
// synopsys translate_off
defparam \a[27]~I .input_async_reset = "none";
defparam \a[27]~I .input_power_up = "low";
defparam \a[27]~I .input_register_mode = "none";
defparam \a[27]~I .input_sync_reset = "none";
defparam \a[27]~I .oe_async_reset = "none";
defparam \a[27]~I .oe_power_up = "low";
defparam \a[27]~I .oe_register_mode = "none";
defparam \a[27]~I .oe_sync_reset = "none";
defparam \a[27]~I .operation_mode = "input";
defparam \a[27]~I .output_async_reset = "none";
defparam \a[27]~I .output_power_up = "low";
defparam \a[27]~I .output_register_mode = "none";
defparam \a[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[28]));
// synopsys translate_off
defparam \a[28]~I .input_async_reset = "none";
defparam \a[28]~I .input_power_up = "low";
defparam \a[28]~I .input_register_mode = "none";
defparam \a[28]~I .input_sync_reset = "none";
defparam \a[28]~I .oe_async_reset = "none";
defparam \a[28]~I .oe_power_up = "low";
defparam \a[28]~I .oe_register_mode = "none";
defparam \a[28]~I .oe_sync_reset = "none";
defparam \a[28]~I .operation_mode = "input";
defparam \a[28]~I .output_async_reset = "none";
defparam \a[28]~I .output_power_up = "low";
defparam \a[28]~I .output_register_mode = "none";
defparam \a[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[29]));
// synopsys translate_off
defparam \a[29]~I .input_async_reset = "none";
defparam \a[29]~I .input_power_up = "low";
defparam \a[29]~I .input_register_mode = "none";
defparam \a[29]~I .input_sync_reset = "none";
defparam \a[29]~I .oe_async_reset = "none";
defparam \a[29]~I .oe_power_up = "low";
defparam \a[29]~I .oe_register_mode = "none";
defparam \a[29]~I .oe_sync_reset = "none";
defparam \a[29]~I .operation_mode = "input";
defparam \a[29]~I .output_async_reset = "none";
defparam \a[29]~I .output_power_up = "low";
defparam \a[29]~I .output_register_mode = "none";
defparam \a[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[30]));
// synopsys translate_off
defparam \a[30]~I .input_async_reset = "none";
defparam \a[30]~I .input_power_up = "low";
defparam \a[30]~I .input_register_mode = "none";
defparam \a[30]~I .input_sync_reset = "none";
defparam \a[30]~I .oe_async_reset = "none";
defparam \a[30]~I .oe_power_up = "low";
defparam \a[30]~I .oe_register_mode = "none";
defparam \a[30]~I .oe_sync_reset = "none";
defparam \a[30]~I .operation_mode = "input";
defparam \a[30]~I .output_async_reset = "none";
defparam \a[30]~I .output_power_up = "low";
defparam \a[30]~I .output_register_mode = "none";
defparam \a[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \a[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[31]));
// synopsys translate_off
defparam \a[31]~I .input_async_reset = "none";
defparam \a[31]~I .input_power_up = "low";
defparam \a[31]~I .input_register_mode = "none";
defparam \a[31]~I .input_sync_reset = "none";
defparam \a[31]~I .oe_async_reset = "none";
defparam \a[31]~I .oe_power_up = "low";
defparam \a[31]~I .oe_register_mode = "none";
defparam \a[31]~I .oe_sync_reset = "none";
defparam \a[31]~I .operation_mode = "input";
defparam \a[31]~I .output_async_reset = "none";
defparam \a[31]~I .output_power_up = "low";
defparam \a[31]~I .output_register_mode = "none";
defparam \a[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
