<stg><name>Rayleigh.1</name>


<trans_list>

<trans id="758" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="4" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="52" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %lhs_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %p_Val2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %p_Val2_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
entry:3 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
entry:4 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %p_Val2_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %rngMT19937ICN_uniformRNG_mt_odd_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %rngMT19937ICN_1_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_1_i"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %rngMT19937ICN_uniformRNG_mt_even_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %rngMT19937ICN_3_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_3_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="6">
<![CDATA[
entry:18 %call_ret_i = call i128 @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_1_i, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_3_i, i6 37

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:24 %store_ln21 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:25 %store_ln21 = store i6 0, i6 %empty

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="6">
<![CDATA[
entry:18 %call_ret_i = call i128 @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_1_i, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_3_i, i6 37

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="128">
<![CDATA[
entry:19 %rngMT19937ICN_uniformRNG_x_k_p_0_V = extractvalue i128 %call_ret_i

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_0_V"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="128">
<![CDATA[
entry:20 %rngMT19937ICN_uniformRNG_x_k_p_1_V = extractvalue i128 %call_ret_i

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_1_V"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="128">
<![CDATA[
entry:21 %rngMT19937ICN_uniformRNG_x_k_p_2_V = extractvalue i128 %call_ret_i

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_2_V"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="128">
<![CDATA[
entry:22 %rngMT19937ICN_uniformRNG_x_k_p_m_V = extractvalue i128 %call_ret_i

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_m_V"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %store_ln21 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %p_Val2_3

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %store_ln21 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %store_ln21 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %p_Val2_2

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28 %store_ln21 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i32 %lhs_V

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
entry:29 %br_ln21 = br void

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %i_12 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln21 = icmp_eq  i5 %i_12, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5 %i_13 = add i5 %i_12, i5 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln21 = br i1 %icmp_ln21, void %fpga_resource_hint..40, void %Rayleigh.1.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:0 %lhs_V_load = load i32 %lhs_V

]]></Node>
<StgValue><ssdm name="lhs_V_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:1 %p_Val2_2_load = load i32 %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:2 %p_Val2_load = load i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:3 %p_load = load i6 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint..40:5 %p_cast14_i = zext i6 %p_load

]]></Node>
<StgValue><ssdm name="p_cast14_i"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint..40:7 %addr_head_p_3_V = add i6 %p_load, i6 3

]]></Node>
<StgValue><ssdm name="addr_head_p_3_V"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint..40:8 %addr_head_p_m_p_1_V = add i8 %p_cast14_i, i8 142

]]></Node>
<StgValue><ssdm name="addr_head_p_m_p_1_V"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:10 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:11 %p_Result_12 = trunc i32 %p_Val2_2_load

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:12 %tmp_116 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_Val2_2_load, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="30">
<![CDATA[
fpga_resource_hint..40:13 %tmp_V = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %tmp_6, i30 %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="31">
<![CDATA[
fpga_resource_hint..40:14 %zext_ln1043 = zext i31 %tmp_V

]]></Node>
<StgValue><ssdm name="zext_ln1043"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:15 %select_ln724 = select i1 %p_Result_12, i32 2567483615, i32 0

]]></Node>
<StgValue><ssdm name="select_ln724"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:16 %xor_ln1544 = xor i32 %lhs_V_load, i32 %select_ln724

]]></Node>
<StgValue><ssdm name="xor_ln1544"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:17 %ret_10 = xor i32 %xor_ln1544, i32 %zext_ln1043

]]></Node>
<StgValue><ssdm name="ret_10"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:18 %r_s = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %addr_head_p_3_V, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="r_s"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:19 %trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %addr_head_p_m_p_1_V, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint..40:21 %zext_ln587 = zext i5 %r_s

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint..40:22 %sext_ln587 = sext i7 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln587"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint..40:23 %zext_ln587_1 = zext i8 %sext_ln587

]]></Node>
<StgValue><ssdm name="zext_ln587_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:25 %this_uniformRNG_mt_odd_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_odd_0_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint..40:26 %this_uniformRNG_mt_odd_0_V_load = load i9 %this_uniformRNG_mt_odd_0_V_addr

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_odd_0_V_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:27 %this_uniformRNG_mt_even_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_1

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_even_0_V_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint..40:28 %lhs_V_1 = load i9 %this_uniformRNG_mt_even_0_V_addr

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:31 %r = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %ret_10, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="21">
<![CDATA[
fpga_resource_hint..40:32 %zext_ln1691 = zext i21 %r

]]></Node>
<StgValue><ssdm name="zext_ln1691"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:33 %pre_result_V_2 = xor i32 %zext_ln1691, i32 %ret_10

]]></Node>
<StgValue><ssdm name="pre_result_V_2"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:34 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 24

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:35 %tmp_117 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_2, i32 19, i32 21

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:36 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 17

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:37 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:38 %tmp_118 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_2, i32 11, i32 12

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:39 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:40 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:41 %tmp_119 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_2, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:42 %trunc_ln1542 = trunc i32 %pre_result_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln1542"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="2" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="2" op_7_bw="1" op_8_bw="1" op_9_bw="2" op_10_bw="3" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="2" op_16_bw="1" op_17_bw="1" op_18_bw="7">
<![CDATA[
fpga_resource_hint..40:43 %ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7, i1 %tmp_9, i2 0, i3 %tmp_117, i1 0, i1 %tmp_10, i2 0, i1 %tmp_11, i1 0, i2 %tmp_118, i3 0, i1 %tmp_12, i1 0, i1 %tmp_13, i1 0, i2 %tmp_119, i1 0, i1 %trunc_ln1542, i7 0

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:44 %pre_result_V_3 = xor i32 %ret, i32 %pre_result_V_2

]]></Node>
<StgValue><ssdm name="pre_result_V_3"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:45 %tmp_120 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_3, i32 14, i32 16

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:46 %tmp_121 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %pre_result_V_3, i32 7, i32 12

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:47 %tmp_122 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_3, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="1" op_3_bw="6" op_4_bw="3" op_5_bw="2" op_6_bw="17">
<![CDATA[
fpga_resource_hint..40:48 %ret_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17, i3 %tmp_120, i1 0, i6 %tmp_121, i3 0, i2 %tmp_122, i17 0

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:49 %pre_result_V_4 = xor i32 %ret_4, i32 %pre_result_V_3

]]></Node>
<StgValue><ssdm name="pre_result_V_4"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:50 %r_4 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %pre_result_V_4, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="r_4"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="14">
<![CDATA[
fpga_resource_hint..40:51 %zext_ln1691_1 = zext i14 %r_4

]]></Node>
<StgValue><ssdm name="zext_ln1691_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:52 %pre_result_V_9 = xor i32 %zext_ln1691_1, i32 %pre_result_V_4

]]></Node>
<StgValue><ssdm name="pre_result_V_9"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:53 %icmp_ln938 = icmp_eq  i32 %zext_ln1691_1, i32 %pre_result_V_4

]]></Node>
<StgValue><ssdm name="icmp_ln938"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:54 %p_Result_13 = partselect i32 @llvm.part.select.i32, i32 %pre_result_V_9, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
fpga_resource_hint..40:55 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_13, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:56 %trunc_ln946 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln946"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:57 %sub_ln947 = sub i32 32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:58 %lsb_index = add i32 %sub_ln947, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:59 %tmp_14 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint..40:60 %icmp_ln949 = icmp_sgt  i31 %tmp_14, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:61 %zext_ln960 = zext i32 %pre_result_V_9

]]></Node>
<StgValue><ssdm name="zext_ln960"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:62 %trunc_ln950 = trunc i32 %sub_ln947

]]></Node>
<StgValue><ssdm name="trunc_ln950"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint..40:63 %sub_ln950 = sub i6 22, i6 %trunc_ln950

]]></Node>
<StgValue><ssdm name="sub_ln950"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint..40:64 %zext_ln950 = zext i6 %sub_ln950

]]></Node>
<StgValue><ssdm name="zext_ln950"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:65 %lshr_ln950 = lshr i32 4294967295, i32 %zext_ln950

]]></Node>
<StgValue><ssdm name="lshr_ln950"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:66 %shl_ln952 = shl i32 1, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="shl_ln952"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:67 %or_ln952_2 = or i32 %lshr_ln950, i32 %shl_ln952

]]></Node>
<StgValue><ssdm name="or_ln952_2"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:68 %and_ln952 = and i32 %pre_result_V_9, i32 %or_ln952_2

]]></Node>
<StgValue><ssdm name="and_ln952"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:69 %icmp_ln952 = icmp_ne  i32 %and_ln952, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln952"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:70 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:71 %xor_ln952 = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln952"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:72 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_9, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:73 %icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln961"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:74 %and_ln952_1 = and i1 %p_Result_14, i1 %xor_ln952

]]></Node>
<StgValue><ssdm name="and_ln952_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:75 %sub_ln962 = sub i32 54, i32 %sub_ln947

]]></Node>
<StgValue><ssdm name="sub_ln962"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:76 %zext_ln962 = zext i32 %sub_ln962

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:77 %shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962

]]></Node>
<StgValue><ssdm name="shl_ln962"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint..40:78 %select_ln949 = select i1 %icmp_ln949, i1 %icmp_ln952, i1 %p_Result_14

]]></Node>
<StgValue><ssdm name="select_ln949"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:79 %add_ln961 = add i32 %sub_ln947, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln961"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:80 %zext_ln961 = zext i32 %add_ln961

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:81 %lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961

]]></Node>
<StgValue><ssdm name="lshr_ln961"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint..40:82 %select_ln961 = select i1 %icmp_ln961, i1 %select_ln949, i1 %and_ln952_1

]]></Node>
<StgValue><ssdm name="select_ln961"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:83 %m_2 = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="1">
<![CDATA[
fpga_resource_hint..40:84 %zext_ln964 = zext i1 %select_ln961

]]></Node>
<StgValue><ssdm name="zext_ln964"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:85 %m_3 = add i64 %m_2, i64 %zext_ln964

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:86 %m_10 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_10"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="63">
<![CDATA[
fpga_resource_hint..40:87 %zext_ln965 = zext i63 %m_10

]]></Node>
<StgValue><ssdm name="zext_ln965"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:88 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint..40:89 %sub_ln969 = sub i11 1022, i11 %trunc_ln946

]]></Node>
<StgValue><ssdm name="sub_ln969"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint..40:90 %add_ln968 = add i11 %sub_ln969, i11 1

]]></Node>
<StgValue><ssdm name="add_ln968"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
fpga_resource_hint..40:91 %select_ln968 = select i1 %p_Result_s, i11 %add_ln968, i11 %sub_ln969

]]></Node>
<StgValue><ssdm name="select_ln968"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
fpga_resource_hint..40:92 %tmp_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %select_ln968

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
fpga_resource_hint..40:93 %p_Result_15 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp_i, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:94 %bitcast_ln746 = bitcast i64 %p_Result_15

]]></Node>
<StgValue><ssdm name="bitcast_ln746"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:95 %tmp_uniform = select i1 %icmp_ln938, i64 0, i64 %bitcast_ln746

]]></Node>
<StgValue><ssdm name="tmp_uniform"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:102 %tmp_2 = fcmp_olt  i64 %tmp_uniform, i64 0.02425

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:104 %tmp_4 = fcmp_ogt  i64 %tmp_uniform, i64 0.97575

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:108 %z = dadd i64 %tmp_uniform, i64 -0.5

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:116 %tmp_5 = dsub i64 1, i64 %tmp_uniform

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint..40:282 %addr_head_p_3_V_1 = add i6 %p_load, i6 4

]]></Node>
<StgValue><ssdm name="addr_head_p_3_V_1"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint..40:283 %addr_head_p_m_p_1_V_1 = add i8 %p_cast14_i, i8 143

]]></Node>
<StgValue><ssdm name="addr_head_p_m_p_1_V_1"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint..40:285 %add_ln885 = add i6 %p_load, i6 2

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:294 %r_2 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %addr_head_p_3_V_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:295 %trunc_ln1691_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %addr_head_p_m_p_1_V_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln1691_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint..40:297 %zext_ln587_3 = zext i5 %r_2

]]></Node>
<StgValue><ssdm name="zext_ln587_3"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint..40:298 %sext_ln587_1 = sext i7 %trunc_ln1691_1

]]></Node>
<StgValue><ssdm name="sext_ln587_1"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint..40:299 %zext_ln587_4 = zext i8 %sext_ln587_1

]]></Node>
<StgValue><ssdm name="zext_ln587_4"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:301 %this_uniformRNG_mt_even_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_3

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_even_0_V_addr_2"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint..40:302 %this_uniformRNG_mt_even_0_V_load = load i9 %this_uniformRNG_mt_even_0_V_addr_2

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_even_0_V_load"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:303 %this_uniformRNG_mt_odd_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_4

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_odd_0_V_addr_1"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint..40:304 %this_uniformRNG_mt_odd_0_V_load_1 = load i9 %this_uniformRNG_mt_odd_0_V_addr_1

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_odd_0_V_load_1"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:567 %store_ln21 = store i5 %i_13, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:568 %store_ln885 = store i6 %add_ln885, i6 %empty

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1 %p_Val2_10 = load i32 %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_397 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint..40:4 %p_cast13_i = zext i6 %p_load

]]></Node>
<StgValue><ssdm name="p_cast13_i"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint..40:9 %addr_head_p_n_V = add i10 %p_cast13_i, i10 624

]]></Node>
<StgValue><ssdm name="addr_head_p_n_V"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:20 %r_1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_n_V, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint..40:24 %zext_ln587_2 = zext i9 %r_1

]]></Node>
<StgValue><ssdm name="zext_ln587_2"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint..40:26 %this_uniformRNG_mt_odd_0_V_load = load i9 %this_uniformRNG_mt_odd_0_V_addr

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_odd_0_V_load"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint..40:28 %lhs_V_1 = load i9 %this_uniformRNG_mt_even_0_V_addr

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:29 %this_uniformRNG_mt_even_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_2

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_even_0_V_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
fpga_resource_hint..40:30 %store_ln743 = store i32 %ret_10, i9 %this_uniformRNG_mt_even_0_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln743"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:96 %bitcast_ln443 = bitcast i64 %tmp_uniform

]]></Node>
<StgValue><ssdm name="bitcast_ln443"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:97 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln443, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:98 %trunc_ln443 = trunc i64 %bitcast_ln443

]]></Node>
<StgValue><ssdm name="trunc_ln443"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint..40:99 %icmp_ln443 = icmp_ne  i11 %tmp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln443"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint..40:100 %icmp_ln443_1 = icmp_eq  i52 %trunc_ln443, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln443_1"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:101 %or_ln443 = or i1 %icmp_ln443_1, i1 %icmp_ln443

]]></Node>
<StgValue><ssdm name="or_ln443"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:103 %and_ln443 = and i1 %or_ln443, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln443"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:105 %and_ln443_1 = and i1 %or_ln443, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln443_1"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:106 %or_ln443_1 = or i1 %and_ln443, i1 %and_ln443_1

]]></Node>
<StgValue><ssdm name="or_ln443_1"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:108 %z = dadd i64 %tmp_uniform, i64 -0.5

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:109 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %z, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:116 %tmp_5 = dsub i64 1, i64 %tmp_uniform

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:117 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmp_5, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:119 %tmp_17 = select i1 %and_ln443, i64 %tmp_uniform, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint..40:284 %addr_head_p_n_V_1 = add i10 %p_cast13_i, i10 625

]]></Node>
<StgValue><ssdm name="addr_head_p_n_V_1"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:286 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_2_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:287 %p_Result_18 = trunc i32 %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:288 %tmp_123 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_Val2_10, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="30">
<![CDATA[
fpga_resource_hint..40:289 %tmp_V_3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %tmp_21, i30 %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="31">
<![CDATA[
fpga_resource_hint..40:290 %zext_ln1043_1 = zext i31 %tmp_V_3

]]></Node>
<StgValue><ssdm name="zext_ln1043_1"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:291 %select_ln724_1 = select i1 %p_Result_18, i32 2567483615, i32 0

]]></Node>
<StgValue><ssdm name="select_ln724_1"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:292 %xor_ln1544_2 = xor i32 %zext_ln1043_1, i32 %select_ln724_1

]]></Node>
<StgValue><ssdm name="xor_ln1544_2"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:293 %ret_11 = xor i32 %xor_ln1544_2, i32 %lhs_V_1

]]></Node>
<StgValue><ssdm name="ret_11"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:296 %r_3 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_n_V_1, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint..40:300 %zext_ln587_5 = zext i9 %r_3

]]></Node>
<StgValue><ssdm name="zext_ln587_5"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint..40:302 %this_uniformRNG_mt_even_0_V_load = load i9 %this_uniformRNG_mt_even_0_V_addr_2

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_even_0_V_load"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint..40:304 %this_uniformRNG_mt_odd_0_V_load_1 = load i9 %this_uniformRNG_mt_odd_0_V_addr_1

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_odd_0_V_load_1"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:305 %this_uniformRNG_mt_odd_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_5

]]></Node>
<StgValue><ssdm name="this_uniformRNG_mt_odd_0_V_addr_2"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
fpga_resource_hint..40:306 %store_ln739 = store i32 %ret_11, i9 %this_uniformRNG_mt_odd_0_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln739"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:307 %r_8 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %ret_11, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="r_8"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="21">
<![CDATA[
fpga_resource_hint..40:308 %zext_ln1691_2 = zext i21 %r_8

]]></Node>
<StgValue><ssdm name="zext_ln1691_2"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:309 %pre_result_V_5 = xor i32 %zext_ln1691_2, i32 %ret_11

]]></Node>
<StgValue><ssdm name="pre_result_V_5"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:310 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_5, i32 24

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:311 %tmp_124 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_5, i32 19, i32 21

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:312 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_5, i32 17

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:313 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_5, i32 14

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:314 %tmp_125 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_5, i32 11, i32 12

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:315 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:316 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_5, i32 5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:317 %tmp_126 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_5, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:318 %trunc_ln1542_1 = trunc i32 %pre_result_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln1542_1"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="2" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="2" op_7_bw="1" op_8_bw="1" op_9_bw="2" op_10_bw="3" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="2" op_16_bw="1" op_17_bw="1" op_18_bw="7">
<![CDATA[
fpga_resource_hint..40:319 %ret_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7, i1 %tmp_22, i2 0, i3 %tmp_124, i1 0, i1 %tmp_23, i2 0, i1 %tmp_24, i1 0, i2 %tmp_125, i3 0, i1 %tmp_25, i1 0, i1 %tmp_26, i1 0, i2 %tmp_126, i1 0, i1 %trunc_ln1542_1, i7 0

]]></Node>
<StgValue><ssdm name="ret_7"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:320 %pre_result_V_6 = xor i32 %ret_7, i32 %pre_result_V_5

]]></Node>
<StgValue><ssdm name="pre_result_V_6"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:321 %tmp_127 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_6, i32 14, i32 16

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:322 %tmp_128 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %pre_result_V_6, i32 7, i32 12

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:323 %tmp_129 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_6, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="1" op_3_bw="6" op_4_bw="3" op_5_bw="2" op_6_bw="17">
<![CDATA[
fpga_resource_hint..40:324 %ret_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17, i3 %tmp_127, i1 0, i6 %tmp_128, i3 0, i2 %tmp_129, i17 0

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:325 %pre_result_V_7 = xor i32 %ret_8, i32 %pre_result_V_6

]]></Node>
<StgValue><ssdm name="pre_result_V_7"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:326 %r_9 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %pre_result_V_7, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="r_9"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="14">
<![CDATA[
fpga_resource_hint..40:327 %zext_ln1691_3 = zext i14 %r_9

]]></Node>
<StgValue><ssdm name="zext_ln1691_3"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:328 %pre_result_V = xor i32 %zext_ln1691_3, i32 %pre_result_V_7

]]></Node>
<StgValue><ssdm name="pre_result_V"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:329 %icmp_ln938_1 = icmp_eq  i32 %zext_ln1691_3, i32 %pre_result_V_7

]]></Node>
<StgValue><ssdm name="icmp_ln938_1"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:330 %p_Result_19 = partselect i32 @llvm.part.select.i32, i32 %pre_result_V, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
fpga_resource_hint..40:331 %l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_19, i1 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:332 %trunc_ln946_1 = trunc i32 %l_1

]]></Node>
<StgValue><ssdm name="trunc_ln946_1"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:333 %sub_ln947_1 = sub i32 32, i32 %l_1

]]></Node>
<StgValue><ssdm name="sub_ln947_1"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:334 %lsb_index_1 = add i32 %sub_ln947_1, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index_1"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:335 %tmp_27 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint..40:336 %icmp_ln949_1 = icmp_sgt  i31 %tmp_27, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_1"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:337 %zext_ln960_1 = zext i32 %pre_result_V

]]></Node>
<StgValue><ssdm name="zext_ln960_1"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:338 %trunc_ln950_1 = trunc i32 %sub_ln947_1

]]></Node>
<StgValue><ssdm name="trunc_ln950_1"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint..40:339 %sub_ln950_1 = sub i6 22, i6 %trunc_ln950_1

]]></Node>
<StgValue><ssdm name="sub_ln950_1"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint..40:340 %zext_ln950_1 = zext i6 %sub_ln950_1

]]></Node>
<StgValue><ssdm name="zext_ln950_1"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:341 %lshr_ln950_1 = lshr i32 4294967295, i32 %zext_ln950_1

]]></Node>
<StgValue><ssdm name="lshr_ln950_1"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:342 %shl_ln952_1 = shl i32 1, i32 %lsb_index_1

]]></Node>
<StgValue><ssdm name="shl_ln952_1"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:343 %or_ln952 = or i32 %lshr_ln950_1, i32 %shl_ln952_1

]]></Node>
<StgValue><ssdm name="or_ln952"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:344 %and_ln952_2 = and i32 %pre_result_V, i32 %or_ln952

]]></Node>
<StgValue><ssdm name="and_ln952_2"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:345 %icmp_ln952_1 = icmp_ne  i32 %and_ln952_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln952_1"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:346 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:347 %xor_ln952_1 = xor i1 %tmp_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln952_1"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:348 %p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V, i32 %lsb_index_1

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:349 %icmp_ln961_1 = icmp_sgt  i32 %lsb_index_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln961_1"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:350 %and_ln952_3 = and i1 %p_Result_20, i1 %xor_ln952_1

]]></Node>
<StgValue><ssdm name="and_ln952_3"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:351 %sub_ln962_1 = sub i32 54, i32 %sub_ln947_1

]]></Node>
<StgValue><ssdm name="sub_ln962_1"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:352 %zext_ln962_1 = zext i32 %sub_ln962_1

]]></Node>
<StgValue><ssdm name="zext_ln962_1"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:353 %shl_ln962_1 = shl i64 %zext_ln960_1, i64 %zext_ln962_1

]]></Node>
<StgValue><ssdm name="shl_ln962_1"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint..40:354 %select_ln949_1 = select i1 %icmp_ln949_1, i1 %icmp_ln952_1, i1 %p_Result_20

]]></Node>
<StgValue><ssdm name="select_ln949_1"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..40:355 %add_ln961_1 = add i32 %sub_ln947_1, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln961_1"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint..40:356 %zext_ln961_1 = zext i32 %add_ln961_1

]]></Node>
<StgValue><ssdm name="zext_ln961_1"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:357 %lshr_ln961_1 = lshr i64 %zext_ln960_1, i64 %zext_ln961_1

]]></Node>
<StgValue><ssdm name="lshr_ln961_1"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint..40:358 %select_ln961_2 = select i1 %icmp_ln961_1, i1 %select_ln949_1, i1 %and_ln952_3

]]></Node>
<StgValue><ssdm name="select_ln961_2"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:359 %m = select i1 %icmp_ln961_1, i64 %lshr_ln961_1, i64 %shl_ln962_1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="1">
<![CDATA[
fpga_resource_hint..40:360 %zext_ln964_1 = zext i1 %select_ln961_2

]]></Node>
<StgValue><ssdm name="zext_ln964_1"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:361 %m_7 = add i64 %m, i64 %zext_ln964_1

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:362 %m_11 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_7, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="63">
<![CDATA[
fpga_resource_hint..40:363 %zext_ln965_1 = zext i63 %m_11

]]></Node>
<StgValue><ssdm name="zext_ln965_1"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:364 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_7, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint..40:365 %sub_ln969_1 = sub i11 1022, i11 %trunc_ln946_1

]]></Node>
<StgValue><ssdm name="sub_ln969_1"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint..40:366 %add_ln968_1 = add i11 %sub_ln969_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln968_1"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
fpga_resource_hint..40:367 %select_ln968_1 = select i1 %p_Result_8, i11 %add_ln968_1, i11 %sub_ln969_1

]]></Node>
<StgValue><ssdm name="select_ln968_1"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
fpga_resource_hint..40:368 %tmp_4_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %select_ln968_1

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
fpga_resource_hint..40:369 %p_Result_21 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965_1, i12 %tmp_4_i, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:370 %bitcast_ln746_1 = bitcast i64 %p_Result_21

]]></Node>
<StgValue><ssdm name="bitcast_ln746_1"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:371 %tmp_uniform_1 = select i1 %icmp_ln938_1, i64 0, i64 %bitcast_ln746_1

]]></Node>
<StgValue><ssdm name="tmp_uniform_1"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:378 %tmp_8 = fcmp_olt  i64 %tmp_uniform_1, i64 0.02425

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:380 %tmp_s = fcmp_ogt  i64 %tmp_uniform_1, i64 0.97575

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:384 %z_3 = dadd i64 %tmp_uniform_1, i64 -0.5

]]></Node>
<StgValue><ssdm name="z_3"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:392 %tmp_1 = dsub i64 1, i64 %tmp_uniform_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:566 %store_ln737 = store i32 %this_uniformRNG_mt_even_0_V_load, i32 %p_Val2_3

]]></Node>
<StgValue><ssdm name="store_ln737"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:569 %store_ln414 = store i32 %p_Val2_10, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:570 %store_ln741 = store i32 %this_uniformRNG_mt_odd_0_V_load, i32 %p_Val2_2

]]></Node>
<StgValue><ssdm name="store_ln741"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..40:571 %store_ln738 = store i32 %this_uniformRNG_mt_odd_0_V_load_1, i32 %lhs_V

]]></Node>
<StgValue><ssdm name="store_ln738"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="309" st_id="5" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:112 %r_5 = dmul i64 %z, i64 %z

]]></Node>
<StgValue><ssdm name="r_5"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="5" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:121 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:372 %bitcast_ln443_1 = bitcast i64 %tmp_uniform_1

]]></Node>
<StgValue><ssdm name="bitcast_ln443_1"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:373 %tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln443_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:374 %trunc_ln443_1 = trunc i64 %bitcast_ln443_1

]]></Node>
<StgValue><ssdm name="trunc_ln443_1"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint..40:375 %icmp_ln443_2 = icmp_ne  i11 %tmp_7, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln443_2"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint..40:376 %icmp_ln443_3 = icmp_eq  i52 %trunc_ln443_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln443_3"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:377 %or_ln443_2 = or i1 %icmp_ln443_3, i1 %icmp_ln443_2

]]></Node>
<StgValue><ssdm name="or_ln443_2"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:379 %and_ln443_2 = and i1 %or_ln443_2, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln443_2"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:381 %and_ln443_3 = and i1 %or_ln443_2, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln443_3"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:382 %or_ln443_3 = or i1 %and_ln443_2, i1 %and_ln443_3

]]></Node>
<StgValue><ssdm name="or_ln443_3"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:384 %z_3 = dadd i64 %tmp_uniform_1, i64 -0.5

]]></Node>
<StgValue><ssdm name="z_3"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:385 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %z_3, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:392 %tmp_1 = dsub i64 1, i64 %tmp_uniform_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:393 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmp_1, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:395 %tmp_30 = select i1 %and_ln443_2, i64 %tmp_uniform_1, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="325" st_id="6" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:112 %r_5 = dmul i64 %z, i64 %z

]]></Node>
<StgValue><ssdm name="r_5"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:113 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %r_5, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="4" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:121 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:388 %r_10 = dmul i64 %z_3, i64 %z_3

]]></Node>
<StgValue><ssdm name="r_10"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="5" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:397 %t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="t1_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="330" st_id="7" stage="3" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:121 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:388 %r_10 = dmul i64 %z_3, i64 %z_3

]]></Node>
<StgValue><ssdm name="r_10"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:389 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %r_10, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="4" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:397 %t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="t1_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="334" st_id="8" stage="2" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:121 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="3" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:397 %t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="t1_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="336" st_id="9" stage="1" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:121 %t1 = dlog i64 @llvm.log.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:122 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t1, i64 521, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="2" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:397 %t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="t1_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="339" st_id="10" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:125 %t2 = dmul i64 %t1, i64 2

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="5">
<core>DLog_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:397 %t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="t1_1"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:398 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t1_1, i64 521, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="342" st_id="11" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:125 %t2 = dmul i64 %t1, i64 2

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:126 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t2, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:401 %t2_1 = dmul i64 %t1_1, i64 2

]]></Node>
<StgValue><ssdm name="t2_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:128 %bitcast_ln456 = bitcast i64 %t2

]]></Node>
<StgValue><ssdm name="bitcast_ln456"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:129 %xor_ln456 = xor i64 %bitcast_ln456, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln456"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:130 %t3 = bitcast i64 %xor_ln456

]]></Node>
<StgValue><ssdm name="t3"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="7" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:131 %z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_6"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:401 %t2_1 = dmul i64 %t1_1, i64 2

]]></Node>
<StgValue><ssdm name="t2_1"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:402 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t2_1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="351" st_id="13" stage="6" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:131 %z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_6"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:404 %bitcast_ln456_2 = bitcast i64 %t2_1

]]></Node>
<StgValue><ssdm name="bitcast_ln456_2"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:405 %xor_ln456_1 = xor i64 %bitcast_ln456_2, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln456_1"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:406 %t3_1 = bitcast i64 %xor_ln456_1

]]></Node>
<StgValue><ssdm name="t3_1"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="7" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:407 %z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="356" st_id="14" stage="5" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:131 %z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_6"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="6" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:407 %z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="358" st_id="15" stage="4" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:131 %z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_6"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="5" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:407 %z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="360" st_id="16" stage="3" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:131 %z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_6"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="4" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:407 %z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="362" st_id="17" stage="2" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:131 %z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_6"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="3" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:407 %z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="364" st_id="18" stage="1" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:131 %z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3

]]></Node>
<StgValue><ssdm name="z_6"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:132 %z_2 = select i1 %or_ln443_1, i64 %z_6, i64 %z

]]></Node>
<StgValue><ssdm name="z_2"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:133 %r_7 = select i1 %or_ln443_1, i64 %z_6, i64 %r_5

]]></Node>
<StgValue><ssdm name="r_7"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="2" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:407 %z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="368" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:134 %p1 = select i1 %or_ln443_1, i64 -0.00778489, i64 -39.6968

]]></Node>
<StgValue><ssdm name="p1"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:140 %q1 = select i1 %or_ln443_1, i64 0.0077847, i64 -54.4761

]]></Node>
<StgValue><ssdm name="q1"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:145 %t4 = dmul i64 %p1, i64 %r_7

]]></Node>
<StgValue><ssdm name="t4"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:190 %t13 = dmul i64 %q1, i64 %r_7

]]></Node>
<StgValue><ssdm name="t13"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="7">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:407 %z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:408 %z_5 = select i1 %or_ln443_3, i64 %z_7, i64 %z_3

]]></Node>
<StgValue><ssdm name="z_5"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:409 %r_12 = select i1 %or_ln443_3, i64 %z_7, i64 %r_10

]]></Node>
<StgValue><ssdm name="r_12"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="375" st_id="20" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:145 %t4 = dmul i64 %p1, i64 %r_7

]]></Node>
<StgValue><ssdm name="t4"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:146 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t4, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:190 %t13 = dmul i64 %q1, i64 %r_7

]]></Node>
<StgValue><ssdm name="t13"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:191 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t13, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:410 %p1_1 = select i1 %or_ln443_3, i64 -0.00778489, i64 -39.6968

]]></Node>
<StgValue><ssdm name="p1_1"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:416 %q1_1 = select i1 %or_ln443_3, i64 0.0077847, i64 -54.4761

]]></Node>
<StgValue><ssdm name="q1_1"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:421 %t4_1 = dmul i64 %p1_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t4_1"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:466 %t13_1 = dmul i64 %q1_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t13_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="383" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:135 %p2 = select i1 %or_ln443_1, i64 -0.322396, i64 220.946

]]></Node>
<StgValue><ssdm name="p2"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:141 %q2 = select i1 %or_ln443_1, i64 0.322467, i64 161.586

]]></Node>
<StgValue><ssdm name="q2"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:149 %t5 = dadd i64 %t4, i64 %p2

]]></Node>
<StgValue><ssdm name="t5"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:194 %t14 = dadd i64 %t13, i64 %q2

]]></Node>
<StgValue><ssdm name="t14"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:421 %t4_1 = dmul i64 %p1_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t4_1"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:422 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t4_1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:466 %t13_1 = dmul i64 %q1_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t13_1"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:467 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t13_1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="391" st_id="22" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:149 %t5 = dadd i64 %t4, i64 %p2

]]></Node>
<StgValue><ssdm name="t5"/></StgValue>
</operation>

<operation id="392" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:150 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t5, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:194 %t14 = dadd i64 %t13, i64 %q2

]]></Node>
<StgValue><ssdm name="t14"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:195 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t14, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:411 %p2_1 = select i1 %or_ln443_3, i64 -0.322396, i64 220.946

]]></Node>
<StgValue><ssdm name="p2_1"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:417 %q2_1 = select i1 %or_ln443_3, i64 0.322467, i64 161.586

]]></Node>
<StgValue><ssdm name="q2_1"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:425 %t5_1 = dadd i64 %t4_1, i64 %p2_1

]]></Node>
<StgValue><ssdm name="t5_1"/></StgValue>
</operation>

<operation id="398" st_id="22" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:470 %t14_1 = dadd i64 %t13_1, i64 %q2_1

]]></Node>
<StgValue><ssdm name="t14_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="399" st_id="23" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:153 %t6 = dmul i64 %t5, i64 %r_7

]]></Node>
<StgValue><ssdm name="t6"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:198 %t15 = dmul i64 %t14, i64 %r_7

]]></Node>
<StgValue><ssdm name="t15"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:425 %t5_1 = dadd i64 %t4_1, i64 %p2_1

]]></Node>
<StgValue><ssdm name="t5_1"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:426 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t5_1, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:470 %t14_1 = dadd i64 %t13_1, i64 %q2_1

]]></Node>
<StgValue><ssdm name="t14_1"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:471 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t14_1, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="405" st_id="24" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:153 %t6 = dmul i64 %t5, i64 %r_7

]]></Node>
<StgValue><ssdm name="t6"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:154 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t6, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:198 %t15 = dmul i64 %t14, i64 %r_7

]]></Node>
<StgValue><ssdm name="t15"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:199 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t15, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:429 %t6_1 = dmul i64 %t5_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t6_1"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:474 %t15_1 = dmul i64 %t14_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t15_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="411" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:136 %p3 = select i1 %or_ln443_1, i64 -2.40076, i64 -275.929

]]></Node>
<StgValue><ssdm name="p3"/></StgValue>
</operation>

<operation id="412" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:142 %q3 = select i1 %or_ln443_1, i64 2.44513, i64 -155.699

]]></Node>
<StgValue><ssdm name="q3"/></StgValue>
</operation>

<operation id="413" st_id="25" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:157 %t7 = dadd i64 %t6, i64 %p3

]]></Node>
<StgValue><ssdm name="t7"/></StgValue>
</operation>

<operation id="414" st_id="25" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %t16 = dadd i64 %t15, i64 %q3

]]></Node>
<StgValue><ssdm name="t16"/></StgValue>
</operation>

<operation id="415" st_id="25" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:429 %t6_1 = dmul i64 %t5_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t6_1"/></StgValue>
</operation>

<operation id="416" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:430 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t6_1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="417" st_id="25" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:474 %t15_1 = dmul i64 %t14_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t15_1"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:475 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t15_1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="419" st_id="26" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:157 %t7 = dadd i64 %t6, i64 %p3

]]></Node>
<StgValue><ssdm name="t7"/></StgValue>
</operation>

<operation id="420" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:158 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t7, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="421" st_id="26" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:202 %t16 = dadd i64 %t15, i64 %q3

]]></Node>
<StgValue><ssdm name="t16"/></StgValue>
</operation>

<operation id="422" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:203 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t16, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="423" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:412 %p3_1 = select i1 %or_ln443_3, i64 -2.40076, i64 -275.929

]]></Node>
<StgValue><ssdm name="p3_1"/></StgValue>
</operation>

<operation id="424" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:418 %q3_1 = select i1 %or_ln443_3, i64 2.44513, i64 -155.699

]]></Node>
<StgValue><ssdm name="q3_1"/></StgValue>
</operation>

<operation id="425" st_id="26" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:433 %t7_1 = dadd i64 %t6_1, i64 %p3_1

]]></Node>
<StgValue><ssdm name="t7_1"/></StgValue>
</operation>

<operation id="426" st_id="26" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:478 %t16_1 = dadd i64 %t15_1, i64 %q3_1

]]></Node>
<StgValue><ssdm name="t16_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="427" st_id="27" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:161 %t8 = dmul i64 %t7, i64 %r_7

]]></Node>
<StgValue><ssdm name="t8"/></StgValue>
</operation>

<operation id="428" st_id="27" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:206 %t17 = dmul i64 %t16, i64 %r_7

]]></Node>
<StgValue><ssdm name="t17"/></StgValue>
</operation>

<operation id="429" st_id="27" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:433 %t7_1 = dadd i64 %t6_1, i64 %p3_1

]]></Node>
<StgValue><ssdm name="t7_1"/></StgValue>
</operation>

<operation id="430" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:434 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t7_1, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="431" st_id="27" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:478 %t16_1 = dadd i64 %t15_1, i64 %q3_1

]]></Node>
<StgValue><ssdm name="t16_1"/></StgValue>
</operation>

<operation id="432" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:479 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t16_1, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="433" st_id="28" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:161 %t8 = dmul i64 %t7, i64 %r_7

]]></Node>
<StgValue><ssdm name="t8"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:162 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t8, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:206 %t17 = dmul i64 %t16, i64 %r_7

]]></Node>
<StgValue><ssdm name="t17"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:207 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t17, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:437 %t8_1 = dmul i64 %t7_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t8_1"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:482 %t17_1 = dmul i64 %t16_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t17_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="439" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:137 %p4 = select i1 %or_ln443_1, i64 -2.54973, i64 138.358

]]></Node>
<StgValue><ssdm name="p4"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:143 %q4 = select i1 %or_ln443_1, i64 3.75441, i64 66.8013

]]></Node>
<StgValue><ssdm name="q4"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:165 %t9 = dadd i64 %t8, i64 %p4

]]></Node>
<StgValue><ssdm name="t9"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:210 %f2 = dadd i64 %t17, i64 %q4

]]></Node>
<StgValue><ssdm name="f2"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:437 %t8_1 = dmul i64 %t7_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t8_1"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:438 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t8_1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:482 %t17_1 = dmul i64 %t16_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t17_1"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:483 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t17_1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="447" st_id="30" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:165 %t9 = dadd i64 %t8, i64 %p4

]]></Node>
<StgValue><ssdm name="t9"/></StgValue>
</operation>

<operation id="448" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:166 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t9, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="449" st_id="30" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:210 %f2 = dadd i64 %t17, i64 %q4

]]></Node>
<StgValue><ssdm name="f2"/></StgValue>
</operation>

<operation id="450" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:211 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="451" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:413 %p4_1 = select i1 %or_ln443_3, i64 -2.54973, i64 138.358

]]></Node>
<StgValue><ssdm name="p4_1"/></StgValue>
</operation>

<operation id="452" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:419 %q4_1 = select i1 %or_ln443_3, i64 3.75441, i64 66.8013

]]></Node>
<StgValue><ssdm name="q4_1"/></StgValue>
</operation>

<operation id="453" st_id="30" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:441 %t9_1 = dadd i64 %t8_1, i64 %p4_1

]]></Node>
<StgValue><ssdm name="t9_1"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:486 %f2_4 = dadd i64 %t17_1, i64 %q4_1

]]></Node>
<StgValue><ssdm name="f2_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="455" st_id="31" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:169 %t10 = dmul i64 %t9, i64 %r_7

]]></Node>
<StgValue><ssdm name="t10"/></StgValue>
</operation>

<operation id="456" st_id="31" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:214 %t18 = dmul i64 %f2, i64 %r_7

]]></Node>
<StgValue><ssdm name="t18"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:441 %t9_1 = dadd i64 %t8_1, i64 %p4_1

]]></Node>
<StgValue><ssdm name="t9_1"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:442 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t9_1, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="459" st_id="31" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:486 %f2_4 = dadd i64 %t17_1, i64 %q4_1

]]></Node>
<StgValue><ssdm name="f2_4"/></StgValue>
</operation>

<operation id="460" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:487 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_4, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="461" st_id="32" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:169 %t10 = dmul i64 %t9, i64 %r_7

]]></Node>
<StgValue><ssdm name="t10"/></StgValue>
</operation>

<operation id="462" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:170 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t10, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="463" st_id="32" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:214 %t18 = dmul i64 %f2, i64 %r_7

]]></Node>
<StgValue><ssdm name="t18"/></StgValue>
</operation>

<operation id="464" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:215 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t18, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="465" st_id="32" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:445 %t10_1 = dmul i64 %t9_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t10_1"/></StgValue>
</operation>

<operation id="466" st_id="32" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:490 %t18_1 = dmul i64 %f2_4, i64 %r_12

]]></Node>
<StgValue><ssdm name="t18_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="467" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:138 %p5 = select i1 %or_ln443_1, i64 4.37466, i64 -30.6648

]]></Node>
<StgValue><ssdm name="p5"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:173 %t11 = dadd i64 %t10, i64 %p5

]]></Node>
<StgValue><ssdm name="t11"/></StgValue>
</operation>

<operation id="469" st_id="33" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:218 %f2_1 = dadd i64 %t18, i64 -13.2807

]]></Node>
<StgValue><ssdm name="f2_1"/></StgValue>
</operation>

<operation id="470" st_id="33" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:445 %t10_1 = dmul i64 %t9_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t10_1"/></StgValue>
</operation>

<operation id="471" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:446 %specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t10_1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln440"/></StgValue>
</operation>

<operation id="472" st_id="33" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:490 %t18_1 = dmul i64 %f2_4, i64 %r_12

]]></Node>
<StgValue><ssdm name="t18_1"/></StgValue>
</operation>

<operation id="473" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:491 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t18_1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="474" st_id="34" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:173 %t11 = dadd i64 %t10, i64 %p5

]]></Node>
<StgValue><ssdm name="t11"/></StgValue>
</operation>

<operation id="475" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:174 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t11, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="476" st_id="34" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:218 %f2_1 = dadd i64 %t18, i64 -13.2807

]]></Node>
<StgValue><ssdm name="f2_1"/></StgValue>
</operation>

<operation id="477" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:219 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_1, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="478" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:221 %f2_2 = select i1 %or_ln443_1, i64 %f2, i64 %f2_1

]]></Node>
<StgValue><ssdm name="f2_2"/></StgValue>
</operation>

<operation id="479" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:414 %p5_1 = select i1 %or_ln443_3, i64 4.37466, i64 -30.6648

]]></Node>
<StgValue><ssdm name="p5_1"/></StgValue>
</operation>

<operation id="480" st_id="34" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:449 %t11_1 = dadd i64 %t10_1, i64 %p5_1

]]></Node>
<StgValue><ssdm name="t11_1"/></StgValue>
</operation>

<operation id="481" st_id="34" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:494 %f2_5 = dadd i64 %t18_1, i64 -13.2807

]]></Node>
<StgValue><ssdm name="f2_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="482" st_id="35" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:177 %t12 = dmul i64 %t11, i64 %r_7

]]></Node>
<StgValue><ssdm name="t12"/></StgValue>
</operation>

<operation id="483" st_id="35" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:223 %t19 = dmul i64 %f2_2, i64 %r_7

]]></Node>
<StgValue><ssdm name="t19"/></StgValue>
</operation>

<operation id="484" st_id="35" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:449 %t11_1 = dadd i64 %t10_1, i64 %p5_1

]]></Node>
<StgValue><ssdm name="t11_1"/></StgValue>
</operation>

<operation id="485" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:450 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t11_1, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="486" st_id="35" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:494 %f2_5 = dadd i64 %t18_1, i64 -13.2807

]]></Node>
<StgValue><ssdm name="f2_5"/></StgValue>
</operation>

<operation id="487" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:495 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_5, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="488" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:497 %f2_6 = select i1 %or_ln443_3, i64 %f2_4, i64 %f2_5

]]></Node>
<StgValue><ssdm name="f2_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="489" st_id="36" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:177 %t12 = dmul i64 %t11, i64 %r_7

]]></Node>
<StgValue><ssdm name="t12"/></StgValue>
</operation>

<operation id="490" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:178 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t12, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="491" st_id="36" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:223 %t19 = dmul i64 %f2_2, i64 %r_7

]]></Node>
<StgValue><ssdm name="t19"/></StgValue>
</operation>

<operation id="492" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:224 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t19, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="493" st_id="36" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:453 %t12_1 = dmul i64 %t11_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t12_1"/></StgValue>
</operation>

<operation id="494" st_id="36" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:499 %t19_1 = dmul i64 %f2_6, i64 %r_12

]]></Node>
<StgValue><ssdm name="t19_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="495" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:139 %p6 = select i1 %or_ln443_1, i64 2.93816, i64 2.50663

]]></Node>
<StgValue><ssdm name="p6"/></StgValue>
</operation>

<operation id="496" st_id="37" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:181 %f1_1 = dadd i64 %t12, i64 %p6

]]></Node>
<StgValue><ssdm name="f1_1"/></StgValue>
</operation>

<operation id="497" st_id="37" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:227 %f2_3 = dadd i64 %t19, i64 1

]]></Node>
<StgValue><ssdm name="f2_3"/></StgValue>
</operation>

<operation id="498" st_id="37" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:453 %t12_1 = dmul i64 %t11_1, i64 %r_12

]]></Node>
<StgValue><ssdm name="t12_1"/></StgValue>
</operation>

<operation id="499" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:454 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t12_1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>

<operation id="500" st_id="37" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:499 %t19_1 = dmul i64 %f2_6, i64 %r_12

]]></Node>
<StgValue><ssdm name="t19_1"/></StgValue>
</operation>

<operation id="501" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:500 %specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t19_1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln441"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="502" st_id="38" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:181 %f1_1 = dadd i64 %t12, i64 %p6

]]></Node>
<StgValue><ssdm name="f1_1"/></StgValue>
</operation>

<operation id="503" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:182 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_1, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="504" st_id="38" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:227 %f2_3 = dadd i64 %t19, i64 1

]]></Node>
<StgValue><ssdm name="f2_3"/></StgValue>
</operation>

<operation id="505" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:228 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_3, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="506" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:415 %p6_1 = select i1 %or_ln443_3, i64 2.93816, i64 2.50663

]]></Node>
<StgValue><ssdm name="p6_1"/></StgValue>
</operation>

<operation id="507" st_id="38" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:457 %f1_1_1 = dadd i64 %t12_1, i64 %p6_1

]]></Node>
<StgValue><ssdm name="f1_1_1"/></StgValue>
</operation>

<operation id="508" st_id="38" stage="2" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:503 %f2_7 = dadd i64 %t19_1, i64 1

]]></Node>
<StgValue><ssdm name="f2_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="509" st_id="39" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:185 %f1 = dmul i64 %f1_1, i64 %z_2

]]></Node>
<StgValue><ssdm name="f1"/></StgValue>
</operation>

<operation id="510" st_id="39" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:457 %f1_1_1 = dadd i64 %t12_1, i64 %p6_1

]]></Node>
<StgValue><ssdm name="f1_1_1"/></StgValue>
</operation>

<operation id="511" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:458 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_1_1, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="512" st_id="39" stage="1" lat="2">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:503 %f2_7 = dadd i64 %t19_1, i64 1

]]></Node>
<StgValue><ssdm name="f2_7"/></StgValue>
</operation>

<operation id="513" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:504 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_7, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="514" st_id="40" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:185 %f1 = dmul i64 %f1_1, i64 %z_2

]]></Node>
<StgValue><ssdm name="f1"/></StgValue>
</operation>

<operation id="515" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:186 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="516" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:188 %f1_1_398 = select i1 %or_ln443_1, i64 %f1_1, i64 %f1

]]></Node>
<StgValue><ssdm name="f1_1_398"/></StgValue>
</operation>

<operation id="517" st_id="40" stage="2" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:461 %f1_2 = dmul i64 %f1_1_1, i64 %z_5

]]></Node>
<StgValue><ssdm name="f1_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="518" st_id="41" stage="7" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:230 %standard_value = ddiv i64 %f1_1_398, i64 %f2_3

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>

<operation id="519" st_id="41" stage="1" lat="2">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:461 %f1_2 = dmul i64 %f1_1_1, i64 %z_5

]]></Node>
<StgValue><ssdm name="f1_2"/></StgValue>
</operation>

<operation id="520" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..40:462 %specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_2, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln434"/></StgValue>
</operation>

<operation id="521" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:464 %f1_3 = select i1 %or_ln443_3, i64 %f1_1_1, i64 %f1_2

]]></Node>
<StgValue><ssdm name="f1_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="522" st_id="42" stage="6" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:230 %standard_value = ddiv i64 %f1_1_398, i64 %f2_3

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>

<operation id="523" st_id="42" stage="7" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:506 %standard_value_1 = ddiv i64 %f1_3, i64 %f2_7

]]></Node>
<StgValue><ssdm name="standard_value_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="524" st_id="43" stage="5" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:230 %standard_value = ddiv i64 %f1_1_398, i64 %f2_3

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>

<operation id="525" st_id="43" stage="6" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:506 %standard_value_1 = ddiv i64 %f1_3, i64 %f2_7

]]></Node>
<StgValue><ssdm name="standard_value_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="526" st_id="44" stage="4" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:230 %standard_value = ddiv i64 %f1_1_398, i64 %f2_3

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>

<operation id="527" st_id="44" stage="5" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:506 %standard_value_1 = ddiv i64 %f1_3, i64 %f2_7

]]></Node>
<StgValue><ssdm name="standard_value_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="528" st_id="45" stage="3" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:230 %standard_value = ddiv i64 %f1_1_398, i64 %f2_3

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>

<operation id="529" st_id="45" stage="4" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:506 %standard_value_1 = ddiv i64 %f1_3, i64 %f2_7

]]></Node>
<StgValue><ssdm name="standard_value_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="530" st_id="46" stage="2" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:230 %standard_value = ddiv i64 %f1_1_398, i64 %f2_3

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>

<operation id="531" st_id="46" stage="3" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:506 %standard_value_1 = ddiv i64 %f1_3, i64 %f2_7

]]></Node>
<StgValue><ssdm name="standard_value_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="532" st_id="47" stage="1" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:230 %standard_value = ddiv i64 %f1_1_398, i64 %f2_3

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>

<operation id="533" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln443" val="0"/>
<literal name="or_ln443_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:231 %bitcast_ln541 = bitcast i64 %standard_value

]]></Node>
<StgValue><ssdm name="bitcast_ln541"/></StgValue>
</operation>

<operation id="534" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln443" val="0"/>
<literal name="or_ln443_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:232 %xor_ln541 = xor i64 %bitcast_ln541, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln541"/></StgValue>
</operation>

<operation id="535" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln443" val="0"/>
<literal name="or_ln443_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:233 %bitcast_ln541_1 = bitcast i64 %xor_ln541

]]></Node>
<StgValue><ssdm name="bitcast_ln541_1"/></StgValue>
</operation>

<operation id="536" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:234 %select_ln540 = select i1 %and_ln443, i64 %standard_value, i64 %bitcast_ln541_1

]]></Node>
<StgValue><ssdm name="select_ln540"/></StgValue>
</operation>

<operation id="537" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:235 %result = select i1 %or_ln443_1, i64 %select_ln540, i64 %standard_value

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="538" st_id="47" stage="2" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:506 %standard_value_1 = ddiv i64 %f1_3, i64 %f2_7

]]></Node>
<StgValue><ssdm name="standard_value_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="539" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:236 %ireg = bitcast i64 %result

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="540" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="63" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:237 %trunc_ln564 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln564"/></StgValue>
</operation>

<operation id="541" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:238 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="542" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:239 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="543" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint..40:240 %zext_ln501 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln501"/></StgValue>
</operation>

<operation id="544" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:241 %trunc_ln574 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln574"/></StgValue>
</operation>

<operation id="545" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
fpga_resource_hint..40:242 %p_Result_17 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="546" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="54" op_0_bw="53">
<![CDATA[
fpga_resource_hint..40:243 %zext_ln578 = zext i53 %p_Result_17

]]></Node>
<StgValue><ssdm name="zext_ln578"/></StgValue>
</operation>

<operation id="547" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
fpga_resource_hint..40:244 %man_V_1 = sub i54 0, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="548" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
fpga_resource_hint..40:245 %man_V_2 = select i1 %p_Result_16, i54 %man_V_1, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="549" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
fpga_resource_hint..40:246 %icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580"/></StgValue>
</operation>

<operation id="550" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:247 %F2 = sub i12 1075, i12 %zext_ln501

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="551" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:248 %icmp_ln590 = icmp_sgt  i12 %F2, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln590"/></StgValue>
</operation>

<operation id="552" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:249 %add_ln590 = add i12 %F2, i12 4088

]]></Node>
<StgValue><ssdm name="add_ln590"/></StgValue>
</operation>

<operation id="553" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:250 %sub_ln590 = sub i12 8, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln590"/></StgValue>
</operation>

<operation id="554" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
fpga_resource_hint..40:251 %sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="555" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="31" op_0_bw="12">
<![CDATA[
fpga_resource_hint..40:252 %sext_ln590 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln590"/></StgValue>
</operation>

<operation id="556" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:253 %icmp_ln591 = icmp_eq  i12 %F2, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="557" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="54">
<![CDATA[
fpga_resource_hint..40:254 %trunc_ln592 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln592"/></StgValue>
</operation>

<operation id="558" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:255 %icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594"/></StgValue>
</operation>

<operation id="559" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:256 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="560" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint..40:257 %icmp_ln612 = icmp_eq  i8 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln612"/></StgValue>
</operation>

<operation id="561" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="12">
<![CDATA[
fpga_resource_hint..40:258 %trunc_ln595 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln595"/></StgValue>
</operation>

<operation id="562" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="54" op_0_bw="6">
<![CDATA[
fpga_resource_hint..40:259 %zext_ln595 = zext i6 %trunc_ln595

]]></Node>
<StgValue><ssdm name="zext_ln595"/></StgValue>
</operation>

<operation id="563" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
fpga_resource_hint..40:260 %ashr_ln595 = ashr i54 %man_V_2, i54 %zext_ln595

]]></Node>
<StgValue><ssdm name="ashr_ln595"/></StgValue>
</operation>

<operation id="564" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="54">
<![CDATA[
fpga_resource_hint..40:261 %trunc_ln595_1 = trunc i54 %ashr_ln595

]]></Node>
<StgValue><ssdm name="trunc_ln595_1"/></StgValue>
</operation>

<operation id="565" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:262 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="566" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:263 %select_ln597 = select i1 %tmp_20, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln597"/></StgValue>
</operation>

<operation id="567" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="31">
<![CDATA[
fpga_resource_hint..40:264 %sext_ln590cast = trunc i31 %sext_ln590

]]></Node>
<StgValue><ssdm name="sext_ln590cast"/></StgValue>
</operation>

<operation id="568" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint..40:265 %shl_ln613 = shl i16 %trunc_ln592, i16 %sext_ln590cast

]]></Node>
<StgValue><ssdm name="shl_ln613"/></StgValue>
</operation>

<operation id="569" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:266 %xor_ln580 = xor i1 %icmp_ln580, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580"/></StgValue>
</operation>

<operation id="570" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:267 %and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580

]]></Node>
<StgValue><ssdm name="and_ln591"/></StgValue>
</operation>

<operation id="571" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:268 %or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591

]]></Node>
<StgValue><ssdm name="or_ln591"/></StgValue>
</operation>

<operation id="572" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:269 %xor_ln591 = xor i1 %or_ln591, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591"/></StgValue>
</operation>

<operation id="573" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:270 %and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591

]]></Node>
<StgValue><ssdm name="and_ln590"/></StgValue>
</operation>

<operation id="574" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:271 %and_ln594 = and i1 %and_ln590, i1 %icmp_ln594

]]></Node>
<StgValue><ssdm name="and_ln594"/></StgValue>
</operation>

<operation id="575" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:272 %or_ln590 = or i1 %or_ln591, i1 %icmp_ln590

]]></Node>
<StgValue><ssdm name="or_ln590"/></StgValue>
</operation>

<operation id="576" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:273 %xor_ln590 = xor i1 %or_ln590, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln590"/></StgValue>
</operation>

<operation id="577" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:274 %and_ln612 = and i1 %icmp_ln612, i1 %xor_ln590

]]></Node>
<StgValue><ssdm name="and_ln612"/></StgValue>
</operation>

<operation id="578" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:275 %select_ln580 = select i1 %icmp_ln580, i16 0, i16 %shl_ln613

]]></Node>
<StgValue><ssdm name="select_ln580"/></StgValue>
</operation>

<operation id="579" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:276 %or_ln580 = or i1 %icmp_ln580, i1 %and_ln612

]]></Node>
<StgValue><ssdm name="or_ln580"/></StgValue>
</operation>

<operation id="580" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:277 %select_ln580_1 = select i1 %and_ln594, i16 %trunc_ln595_1, i16 %select_ln597

]]></Node>
<StgValue><ssdm name="select_ln580_1"/></StgValue>
</operation>

<operation id="581" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:278 %select_ln580_2 = select i1 %and_ln591, i16 %trunc_ln592, i16 0

]]></Node>
<StgValue><ssdm name="select_ln580_2"/></StgValue>
</operation>

<operation id="582" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:279 %select_ln580_3 = select i1 %or_ln580, i16 %select_ln580, i16 %select_ln580_1

]]></Node>
<StgValue><ssdm name="select_ln580_3"/></StgValue>
</operation>

<operation id="583" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:280 %or_ln580_1 = or i1 %or_ln580, i1 %and_ln590

]]></Node>
<StgValue><ssdm name="or_ln580_1"/></StgValue>
</operation>

<operation id="584" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:281 %TEMP0_V = select i1 %or_ln580_1, i16 %select_ln580_3, i16 %select_ln580_2

]]></Node>
<StgValue><ssdm name="TEMP0_V"/></StgValue>
</operation>

<operation id="585" st_id="48" stage="1" lat="7">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:506 %standard_value_1 = ddiv i64 %f1_3, i64 %f2_7

]]></Node>
<StgValue><ssdm name="standard_value_1"/></StgValue>
</operation>

<operation id="586" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln443_2" val="0"/>
<literal name="or_ln443_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:507 %bitcast_ln541_2 = bitcast i64 %standard_value_1

]]></Node>
<StgValue><ssdm name="bitcast_ln541_2"/></StgValue>
</operation>

<operation id="587" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln443_2" val="0"/>
<literal name="or_ln443_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..40:508 %xor_ln541_1 = xor i64 %bitcast_ln541_2, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln541_1"/></StgValue>
</operation>

<operation id="588" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln443_2" val="0"/>
<literal name="or_ln443_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:509 %bitcast_ln541_3 = bitcast i64 %xor_ln541_1

]]></Node>
<StgValue><ssdm name="bitcast_ln541_3"/></StgValue>
</operation>

<operation id="589" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln443_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:510 %select_ln540_1 = select i1 %and_ln443_2, i64 %standard_value_1, i64 %bitcast_ln541_3

]]></Node>
<StgValue><ssdm name="select_ln540_1"/></StgValue>
</operation>

<operation id="590" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..40:511 %result_4 = select i1 %or_ln443_3, i64 %select_ln540_1, i64 %standard_value_1

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="591" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="16">
<![CDATA[
fpga_resource_hint..40:558 %sext_ln1168 = sext i16 %TEMP0_V

]]></Node>
<StgValue><ssdm name="sext_ln1168"/></StgValue>
</operation>

<operation id="592" st_id="48" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint..40:559 %mul_ln1168 = mul i24 %sext_ln1168, i24 180

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="593" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:512 %ireg_1 = bitcast i64 %result_4

]]></Node>
<StgValue><ssdm name="ireg_1"/></StgValue>
</operation>

<operation id="594" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="63" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:513 %trunc_ln564_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln564_1"/></StgValue>
</operation>

<operation id="595" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:514 %p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="596" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:515 %exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_1"/></StgValue>
</operation>

<operation id="597" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint..40:516 %zext_ln501_1 = zext i11 %exp_tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln501_1"/></StgValue>
</operation>

<operation id="598" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint..40:517 %trunc_ln574_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln574_1"/></StgValue>
</operation>

<operation id="599" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
fpga_resource_hint..40:518 %p_Result_23 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_1

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="600" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="54" op_0_bw="53">
<![CDATA[
fpga_resource_hint..40:519 %zext_ln578_1 = zext i53 %p_Result_23

]]></Node>
<StgValue><ssdm name="zext_ln578_1"/></StgValue>
</operation>

<operation id="601" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
fpga_resource_hint..40:520 %man_V_4 = sub i54 0, i54 %zext_ln578_1

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="602" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
fpga_resource_hint..40:521 %man_V_5 = select i1 %p_Result_22, i54 %man_V_4, i54 %zext_ln578_1

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="603" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
fpga_resource_hint..40:522 %icmp_ln580_1 = icmp_eq  i63 %trunc_ln564_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_1"/></StgValue>
</operation>

<operation id="604" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:523 %F2_1 = sub i12 1075, i12 %zext_ln501_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="605" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:524 %icmp_ln590_1 = icmp_sgt  i12 %F2_1, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln590_1"/></StgValue>
</operation>

<operation id="606" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:525 %add_ln590_1 = add i12 %F2_1, i12 4088

]]></Node>
<StgValue><ssdm name="add_ln590_1"/></StgValue>
</operation>

<operation id="607" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:526 %sub_ln590_1 = sub i12 8, i12 %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln590_1"/></StgValue>
</operation>

<operation id="608" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
fpga_resource_hint..40:527 %sh_amt_1 = select i1 %icmp_ln590_1, i12 %add_ln590_1, i12 %sub_ln590_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="609" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="31" op_0_bw="12">
<![CDATA[
fpga_resource_hint..40:528 %sext_ln590_1 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln590_1"/></StgValue>
</operation>

<operation id="610" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:529 %icmp_ln591_1 = icmp_eq  i12 %F2_1, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln591_1"/></StgValue>
</operation>

<operation id="611" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="54">
<![CDATA[
fpga_resource_hint..40:530 %trunc_ln592_1 = trunc i54 %man_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln592_1"/></StgValue>
</operation>

<operation id="612" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint..40:531 %icmp_ln594_1 = icmp_ult  i12 %sh_amt_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_1"/></StgValue>
</operation>

<operation id="613" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:532 %tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="614" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint..40:533 %icmp_ln612_1 = icmp_eq  i8 %tmp_32, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln612_1"/></StgValue>
</operation>

<operation id="615" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="12">
<![CDATA[
fpga_resource_hint..40:534 %trunc_ln595_2 = trunc i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="trunc_ln595_2"/></StgValue>
</operation>

<operation id="616" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="54" op_0_bw="6">
<![CDATA[
fpga_resource_hint..40:535 %zext_ln595_1 = zext i6 %trunc_ln595_2

]]></Node>
<StgValue><ssdm name="zext_ln595_1"/></StgValue>
</operation>

<operation id="617" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
fpga_resource_hint..40:536 %ashr_ln595_1 = ashr i54 %man_V_5, i54 %zext_ln595_1

]]></Node>
<StgValue><ssdm name="ashr_ln595_1"/></StgValue>
</operation>

<operation id="618" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="54">
<![CDATA[
fpga_resource_hint..40:537 %trunc_ln595_3 = trunc i54 %ashr_ln595_1

]]></Node>
<StgValue><ssdm name="trunc_ln595_3"/></StgValue>
</operation>

<operation id="619" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:538 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="620" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:539 %select_ln597_1 = select i1 %tmp_33, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln597_1"/></StgValue>
</operation>

<operation id="621" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="31">
<![CDATA[
fpga_resource_hint..40:540 %sext_ln590_1cast = trunc i31 %sext_ln590_1

]]></Node>
<StgValue><ssdm name="sext_ln590_1cast"/></StgValue>
</operation>

<operation id="622" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint..40:541 %shl_ln613_1 = shl i16 %trunc_ln592_1, i16 %sext_ln590_1cast

]]></Node>
<StgValue><ssdm name="shl_ln613_1"/></StgValue>
</operation>

<operation id="623" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:542 %xor_ln580_1 = xor i1 %icmp_ln580_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_1"/></StgValue>
</operation>

<operation id="624" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:543 %and_ln591_1 = and i1 %icmp_ln591_1, i1 %xor_ln580_1

]]></Node>
<StgValue><ssdm name="and_ln591_1"/></StgValue>
</operation>

<operation id="625" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:544 %or_ln591_1 = or i1 %icmp_ln580_1, i1 %icmp_ln591_1

]]></Node>
<StgValue><ssdm name="or_ln591_1"/></StgValue>
</operation>

<operation id="626" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:545 %xor_ln591_1 = xor i1 %or_ln591_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_1"/></StgValue>
</operation>

<operation id="627" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:546 %and_ln590_1 = and i1 %icmp_ln590_1, i1 %xor_ln591_1

]]></Node>
<StgValue><ssdm name="and_ln590_1"/></StgValue>
</operation>

<operation id="628" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:547 %and_ln594_1 = and i1 %and_ln590_1, i1 %icmp_ln594_1

]]></Node>
<StgValue><ssdm name="and_ln594_1"/></StgValue>
</operation>

<operation id="629" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:548 %or_ln590_1 = or i1 %or_ln591_1, i1 %icmp_ln590_1

]]></Node>
<StgValue><ssdm name="or_ln590_1"/></StgValue>
</operation>

<operation id="630" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:549 %xor_ln590_1 = xor i1 %or_ln590_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln590_1"/></StgValue>
</operation>

<operation id="631" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:550 %and_ln612_1 = and i1 %icmp_ln612_1, i1 %xor_ln590_1

]]></Node>
<StgValue><ssdm name="and_ln612_1"/></StgValue>
</operation>

<operation id="632" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:551 %select_ln580_5 = select i1 %icmp_ln580_1, i16 0, i16 %shl_ln613_1

]]></Node>
<StgValue><ssdm name="select_ln580_5"/></StgValue>
</operation>

<operation id="633" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:552 %or_ln580_2 = or i1 %icmp_ln580_1, i1 %and_ln612_1

]]></Node>
<StgValue><ssdm name="or_ln580_2"/></StgValue>
</operation>

<operation id="634" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:553 %select_ln580_6 = select i1 %and_ln594_1, i16 %trunc_ln595_3, i16 %select_ln597_1

]]></Node>
<StgValue><ssdm name="select_ln580_6"/></StgValue>
</operation>

<operation id="635" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:554 %select_ln580_7 = select i1 %and_ln591_1, i16 %trunc_ln592_1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln580_7"/></StgValue>
</operation>

<operation id="636" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:555 %select_ln580_8 = select i1 %or_ln580_2, i16 %select_ln580_5, i16 %select_ln580_6

]]></Node>
<StgValue><ssdm name="select_ln580_8"/></StgValue>
</operation>

<operation id="637" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint..40:556 %or_ln580_3 = or i1 %or_ln580_2, i1 %and_ln590_1

]]></Node>
<StgValue><ssdm name="or_ln580_3"/></StgValue>
</operation>

<operation id="638" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:557 %TEMP1_V = select i1 %or_ln580_3, i16 %select_ln580_8, i16 %select_ln580_7

]]></Node>
<StgValue><ssdm name="TEMP1_V"/></StgValue>
</operation>

<operation id="639" st_id="49" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint..40:559 %mul_ln1168 = mul i24 %sext_ln1168, i24 180

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>

<operation id="640" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="24" op_0_bw="16">
<![CDATA[
fpga_resource_hint..40:562 %sext_ln1168_1 = sext i16 %TEMP1_V

]]></Node>
<StgValue><ssdm name="sext_ln1168_1"/></StgValue>
</operation>

<operation id="641" st_id="49" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint..40:563 %mul_ln1168_1 = mul i24 %sext_ln1168_1, i24 180

]]></Node>
<StgValue><ssdm name="mul_ln1168_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="642" st_id="50" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint..40:559 %mul_ln1168 = mul i24 %sext_ln1168, i24 180

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>

<operation id="643" st_id="50" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint..40:563 %mul_ln1168_1 = mul i24 %sext_ln1168_1, i24 180

]]></Node>
<StgValue><ssdm name="mul_ln1168_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="644" st_id="51" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint..40:559 %mul_ln1168 = mul i24 %sext_ln1168, i24 180

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>

<operation id="645" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:560 %trunc_ln9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln1168, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="646" st_id="51" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint..40:563 %mul_ln1168_1 = mul i24 %sext_ln1168_1, i24 180

]]></Node>
<StgValue><ssdm name="mul_ln1168_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="647" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:6 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="648" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:107 %rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin2_i"/></StgValue>
</operation>

<operation id="649" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:110 %rend72_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin2_i

]]></Node>
<StgValue><ssdm name="rend72_i"/></StgValue>
</operation>

<operation id="650" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:111 %rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin4_i"/></StgValue>
</operation>

<operation id="651" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:114 %rend68_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin4_i

]]></Node>
<StgValue><ssdm name="rend68_i"/></StgValue>
</operation>

<operation id="652" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:115 %rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin8_i"/></StgValue>
</operation>

<operation id="653" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:118 %rend80_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin8_i

]]></Node>
<StgValue><ssdm name="rend80_i"/></StgValue>
</operation>

<operation id="654" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:120 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="655" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:123 %rend78_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend78_i"/></StgValue>
</operation>

<operation id="656" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:124 %rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin3_i"/></StgValue>
</operation>

<operation id="657" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:127 %rend76_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin3_i

]]></Node>
<StgValue><ssdm name="rend76_i"/></StgValue>
</operation>

<operation id="658" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:144 %rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin5_i"/></StgValue>
</operation>

<operation id="659" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:147 %rend66_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin5_i

]]></Node>
<StgValue><ssdm name="rend66_i"/></StgValue>
</operation>

<operation id="660" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:148 %rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin6_i"/></StgValue>
</operation>

<operation id="661" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:151 %rend62_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin6_i

]]></Node>
<StgValue><ssdm name="rend62_i"/></StgValue>
</operation>

<operation id="662" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:152 %rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin10_i"/></StgValue>
</operation>

<operation id="663" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:155 %rend60_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin10_i

]]></Node>
<StgValue><ssdm name="rend60_i"/></StgValue>
</operation>

<operation id="664" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:156 %rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin11_i"/></StgValue>
</operation>

<operation id="665" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:159 %rend56_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin11_i

]]></Node>
<StgValue><ssdm name="rend56_i"/></StgValue>
</operation>

<operation id="666" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:160 %rbegin12_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin12_i"/></StgValue>
</operation>

<operation id="667" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:163 %rend54_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin12_i

]]></Node>
<StgValue><ssdm name="rend54_i"/></StgValue>
</operation>

<operation id="668" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:164 %rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin13_i"/></StgValue>
</operation>

<operation id="669" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:167 %rend50_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin13_i

]]></Node>
<StgValue><ssdm name="rend50_i"/></StgValue>
</operation>

<operation id="670" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:168 %rbegin14_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin14_i"/></StgValue>
</operation>

<operation id="671" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:171 %rend46_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin14_i

]]></Node>
<StgValue><ssdm name="rend46_i"/></StgValue>
</operation>

<operation id="672" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:172 %rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin15_i"/></StgValue>
</operation>

<operation id="673" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:175 %rend42_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin15_i

]]></Node>
<StgValue><ssdm name="rend42_i"/></StgValue>
</operation>

<operation id="674" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:176 %rbegin16_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin16_i"/></StgValue>
</operation>

<operation id="675" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:179 %rend40_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin16_i

]]></Node>
<StgValue><ssdm name="rend40_i"/></StgValue>
</operation>

<operation id="676" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:180 %rbegin18_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin18_i"/></StgValue>
</operation>

<operation id="677" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:183 %rend36_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin18_i

]]></Node>
<StgValue><ssdm name="rend36_i"/></StgValue>
</operation>

<operation id="678" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:184 %rbegin20_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin20_i"/></StgValue>
</operation>

<operation id="679" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:187 %rend34_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin20_i

]]></Node>
<StgValue><ssdm name="rend34_i"/></StgValue>
</operation>

<operation id="680" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:189 %rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin21_i"/></StgValue>
</operation>

<operation id="681" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:192 %rend32_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin21_i

]]></Node>
<StgValue><ssdm name="rend32_i"/></StgValue>
</operation>

<operation id="682" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:193 %rbegin22_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin22_i"/></StgValue>
</operation>

<operation id="683" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:196 %rend28_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin22_i

]]></Node>
<StgValue><ssdm name="rend28_i"/></StgValue>
</operation>

<operation id="684" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:197 %rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin23_i"/></StgValue>
</operation>

<operation id="685" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:200 %rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin23_i

]]></Node>
<StgValue><ssdm name="rend24_i"/></StgValue>
</operation>

<operation id="686" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:201 %rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin19_i"/></StgValue>
</operation>

<operation id="687" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:204 %rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin19_i

]]></Node>
<StgValue><ssdm name="rend20_i"/></StgValue>
</operation>

<operation id="688" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:205 %rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin17_i"/></StgValue>
</operation>

<operation id="689" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:208 %rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin17_i

]]></Node>
<StgValue><ssdm name="rend18_i"/></StgValue>
</operation>

<operation id="690" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:209 %rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin9_i"/></StgValue>
</operation>

<operation id="691" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:212 %rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin9_i

]]></Node>
<StgValue><ssdm name="rend10_i"/></StgValue>
</operation>

<operation id="692" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:213 %rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin7_i"/></StgValue>
</operation>

<operation id="693" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:216 %rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin7_i

]]></Node>
<StgValue><ssdm name="rend8_i"/></StgValue>
</operation>

<operation id="694" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:217 %rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin24_i"/></StgValue>
</operation>

<operation id="695" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:220 %rend84_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin24_i

]]></Node>
<StgValue><ssdm name="rend84_i"/></StgValue>
</operation>

<operation id="696" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:222 %rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin25_i"/></StgValue>
</operation>

<operation id="697" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:225 %rend70_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin25_i

]]></Node>
<StgValue><ssdm name="rend70_i"/></StgValue>
</operation>

<operation id="698" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:226 %rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="699" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:229 %rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin_i

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="700" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:383 %rbegin2_i5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin2_i5"/></StgValue>
</operation>

<operation id="701" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:386 %rend72_i7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin2_i5

]]></Node>
<StgValue><ssdm name="rend72_i7"/></StgValue>
</operation>

<operation id="702" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:387 %rbegin4_i8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin4_i8"/></StgValue>
</operation>

<operation id="703" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:390 %rend68_i10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin4_i8

]]></Node>
<StgValue><ssdm name="rend68_i10"/></StgValue>
</operation>

<operation id="704" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:391 %rbegin8_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin8_i1"/></StgValue>
</operation>

<operation id="705" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:394 %rend80_i13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin8_i1

]]></Node>
<StgValue><ssdm name="rend80_i13"/></StgValue>
</operation>

<operation id="706" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:396 %rbegin1_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin1_i1"/></StgValue>
</operation>

<operation id="707" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:399 %rend78_i17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1_i1

]]></Node>
<StgValue><ssdm name="rend78_i17"/></StgValue>
</operation>

<operation id="708" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:400 %rbegin3_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin3_i1"/></StgValue>
</operation>

<operation id="709" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:403 %rend76_i20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin3_i1

]]></Node>
<StgValue><ssdm name="rend76_i20"/></StgValue>
</operation>

<operation id="710" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:420 %rbegin5_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin5_i1"/></StgValue>
</operation>

<operation id="711" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:423 %rend66_i39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin5_i1

]]></Node>
<StgValue><ssdm name="rend66_i39"/></StgValue>
</operation>

<operation id="712" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:424 %rbegin6_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin6_i1"/></StgValue>
</operation>

<operation id="713" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:427 %rend62_i42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin6_i1

]]></Node>
<StgValue><ssdm name="rend62_i42"/></StgValue>
</operation>

<operation id="714" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:428 %rbegin10_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin10_i1"/></StgValue>
</operation>

<operation id="715" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:431 %rend60_i45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin10_i1

]]></Node>
<StgValue><ssdm name="rend60_i45"/></StgValue>
</operation>

<operation id="716" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:432 %rbegin11_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin11_i1"/></StgValue>
</operation>

<operation id="717" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:435 %rend56_i48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin11_i1

]]></Node>
<StgValue><ssdm name="rend56_i48"/></StgValue>
</operation>

<operation id="718" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:436 %rbegin12_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin12_i1"/></StgValue>
</operation>

<operation id="719" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:439 %rend54_i51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin12_i1

]]></Node>
<StgValue><ssdm name="rend54_i51"/></StgValue>
</operation>

<operation id="720" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:440 %rbegin13_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin13_i1"/></StgValue>
</operation>

<operation id="721" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:443 %rend50_i54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin13_i1

]]></Node>
<StgValue><ssdm name="rend50_i54"/></StgValue>
</operation>

<operation id="722" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:444 %rbegin14_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin14_i1"/></StgValue>
</operation>

<operation id="723" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:447 %rend46_i57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin14_i1

]]></Node>
<StgValue><ssdm name="rend46_i57"/></StgValue>
</operation>

<operation id="724" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:448 %rbegin15_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin15_i1"/></StgValue>
</operation>

<operation id="725" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:451 %rend42_i60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin15_i1

]]></Node>
<StgValue><ssdm name="rend42_i60"/></StgValue>
</operation>

<operation id="726" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:452 %rbegin16_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin16_i1"/></StgValue>
</operation>

<operation id="727" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:455 %rend40_i63 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin16_i1

]]></Node>
<StgValue><ssdm name="rend40_i63"/></StgValue>
</operation>

<operation id="728" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:456 %rbegin18_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin18_i1"/></StgValue>
</operation>

<operation id="729" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:459 %rend36_i66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin18_i1

]]></Node>
<StgValue><ssdm name="rend36_i66"/></StgValue>
</operation>

<operation id="730" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:460 %rbegin20_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin20_i1"/></StgValue>
</operation>

<operation id="731" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:463 %rend34_i69 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin20_i1

]]></Node>
<StgValue><ssdm name="rend34_i69"/></StgValue>
</operation>

<operation id="732" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:465 %rbegin21_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin21_i1"/></StgValue>
</operation>

<operation id="733" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:468 %rend32_i73 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin21_i1

]]></Node>
<StgValue><ssdm name="rend32_i73"/></StgValue>
</operation>

<operation id="734" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:469 %rbegin22_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin22_i1"/></StgValue>
</operation>

<operation id="735" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:472 %rend28_i76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin22_i1

]]></Node>
<StgValue><ssdm name="rend28_i76"/></StgValue>
</operation>

<operation id="736" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:473 %rbegin23_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin23_i1"/></StgValue>
</operation>

<operation id="737" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:476 %rend24_i79 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin23_i1

]]></Node>
<StgValue><ssdm name="rend24_i79"/></StgValue>
</operation>

<operation id="738" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:477 %rbegin19_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin19_i1"/></StgValue>
</operation>

<operation id="739" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:480 %rend20_i82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin19_i1

]]></Node>
<StgValue><ssdm name="rend20_i82"/></StgValue>
</operation>

<operation id="740" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:481 %rbegin17_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin17_i1"/></StgValue>
</operation>

<operation id="741" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:484 %rend18_i85 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin17_i1

]]></Node>
<StgValue><ssdm name="rend18_i85"/></StgValue>
</operation>

<operation id="742" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:485 %rbegin9_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin9_i1"/></StgValue>
</operation>

<operation id="743" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:488 %rend10_i88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin9_i1

]]></Node>
<StgValue><ssdm name="rend10_i88"/></StgValue>
</operation>

<operation id="744" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:489 %rbegin7_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin7_i1"/></StgValue>
</operation>

<operation id="745" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:492 %rend8_i91 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin7_i1

]]></Node>
<StgValue><ssdm name="rend8_i91"/></StgValue>
</operation>

<operation id="746" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:493 %rbegin24_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin24_i1"/></StgValue>
</operation>

<operation id="747" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:496 %rend84_i94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin24_i1

]]></Node>
<StgValue><ssdm name="rend84_i94"/></StgValue>
</operation>

<operation id="748" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:498 %rbegin25_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin25_i1"/></StgValue>
</operation>

<operation id="749" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:501 %rend70_i98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin25_i1

]]></Node>
<StgValue><ssdm name="rend70_i98"/></StgValue>
</operation>

<operation id="750" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..40:502 %rbegin_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin_i1"/></StgValue>
</operation>

<operation id="751" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..40:505 %rend_i101 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin_i1

]]></Node>
<StgValue><ssdm name="rend_i101"/></StgValue>
</operation>

<operation id="752" st_id="52" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:561 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %H_real, i16 %trunc_ln9

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="753" st_id="52" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint..40:563 %mul_ln1168_1 = mul i24 %sext_ln1168_1, i24 180

]]></Node>
<StgValue><ssdm name="mul_ln1168_1"/></StgValue>
</operation>

<operation id="754" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint..40:564 %trunc_ln717_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln1168_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="755" st_id="52" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint..40:565 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %H_imag, i16 %trunc_ln717_s

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="756" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint..40:572 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="757" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0">
<![CDATA[
Rayleigh.1.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
