	component helen is
		port (
			adc_sclk                     : out   std_logic;                                        -- sclk
			adc_cs_n                     : out   std_logic;                                        -- cs_n
			adc_dout                     : in    std_logic                     := 'X';             -- dout
			adc_din                      : out   std_logic;                                        -- din
			altpll_areset_conduit_export : in    std_logic                     := 'X';             -- export
			altpll_locked_conduit_export : out   std_logic;                                        -- export
			altpll_sdram_clk             : out   std_logic;                                        -- clk
			clk_clk                      : in    std_logic                     := 'X';             -- clk
			flash_dclk                   : out   std_logic;                                        -- dclk
			flash_sce                    : out   std_logic;                                        -- sce
			flash_sdo                    : out   std_logic;                                        -- sdo
			flash_data0                  : in    std_logic                     := 'X';             -- data0
			ledg_export                  : out   std_logic_vector(7 downto 0);                     -- export
			reset_reset_n                : in    std_logic                     := 'X';             -- reset_n
			sdram_wire_addr              : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n             : out   std_logic;                                        -- cas_n
			sdram_wire_cke               : out   std_logic;                                        -- cke
			sdram_wire_cs_n              : out   std_logic;                                        -- cs_n
			sdram_wire_dq                : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm               : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n             : out   std_logic;                                        -- ras_n
			sdram_wire_we_n              : out   std_logic;                                        -- we_n
			uart_rxd                     : in    std_logic                     := 'X';             -- rxd
			uart_txd                     : out   std_logic                                         -- txd
		);
	end component helen;

