Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Sep  1 23:23:08 2021
| Host         : xilinx running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file uart_led_control_sets_placed.rpt
| Design       : uart_led
| Device       : xczu7ev
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                       Enable Signal                       |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_rx      | uart_rx_i0/uart_baud_gen_rx_i0/over_sample_cnt            | uart_rx_i0/uart_rx_ctl_i0/oversample_counter.over_sample_cnt[2]_i_1_n_0 |                2 |              3 |         1.50 |
|  clk_rx      | led_ctl_i0/led_o[3]_i_1_n_0                               | meta_harden_rst_i0/signal_dst                                           |                4 |              4 |         1.00 |
|  clk_rx      | uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0 | meta_harden_rst_i0/signal_dst                                           |                1 |              4 |         4.00 |
|  clk_rx      | uart_rx_i0/uart_rx_ctl_i0/bit_cnt[3]_i_2_n_0              | uart_rx_i0/uart_rx_ctl_i0/bit_cnt[3]_i_1_n_0                            |                2 |              4 |         2.00 |
|  clk_rx      |                                                           |                                                                         |                5 |              6 |         1.20 |
|  clk_rx      |                                                           | uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count[6]_i_1_n_0    |                1 |              7 |         7.00 |
|  clk_rx      |                                                           | meta_harden_rst_i0/signal_dst                                           |                5 |              8 |         1.60 |
+--------------+-----------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+


