<block name="/home/ubuntu/RASP_Workspace/test_20160816_vd_sr_vmm16x16_sr_sr_itg_sr_adc/vd_sr_vmm16x16_sr_sr_itg_sr_adc.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		net3_1 net2_1 net4_1 net6_1 net1_1 net30_1 net32_1 net24_1 net22_1 net21_1 net19_1 net33_1 net25_1 vcc gnd 
	</inputs>

	<outputs>
		out:net17_1 out:net3_1 out:net34_1 out:net39_1 out:out_ramp_adc 
	</outputs>

	<globals>
		
	</globals>

	<block name="net39_1" instance="cab_vmm[0]" mode="cab_vmm">
		<inputs>
			<port name="I">net10_9 net10_10 net10_11 net10_12 net10_13 net10_14 net10_1 net10_2 net10_3 net10_4 net10_5 net10_6 open net4_1 gnd_dig net6_1 </port>
			<port name="si">net10_15 net10_16 net10_7 net10_8 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open sftreg[0].out[0]->crossbar  open open open </port>
			<port name="so">open open open open open open open open open open open open </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="fg_io[0]"/>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="open" instance="ota_vmm[0]"/>
		<block name="open" instance="TIA_blk[0]"/>
		<block name="open" instance="Adaptive_receptor[0]"/>
		<block name="open" instance="wta[0]"/>
		<block name="open" instance="nmirror_vmm[0]"/>
		<block name="open" instance="nmirror_vmm[1]"/>
		<block name="open" instance="wta_primary[0]"/>
		<block name="open" instance="common_source[0]"/>
		<block name="open" instance="tgate_so[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="vmm8x4[0]"/>
		<block name="open" instance="vmm8inx8in[0]"/>
		<block name="open" instance="vmm8x4_in[0]"/>
		<block name="open" instance="vmm12x1[0]"/>
		<block name="open" instance="vmm12x1_wowta[0]"/>
		<block name="net39_1" instance="sftreg[0]">
			<inputs>
				<port name="in">cab_vmm.I[6]->crossbar  cab_vmm.I[7]->crossbar  cab_vmm.I[8]->crossbar  cab_vmm.I[9]->crossbar  cab_vmm.I[10]->crossbar  cab_vmm.I[11]->crossbar  cab_vmm.si[2]->crossbar  cab_vmm.si[3]->crossbar  cab_vmm.I[0]->crossbar  cab_vmm.I[1]->crossbar  cab_vmm.I[2]->crossbar  cab_vmm.I[3]->crossbar  cab_vmm.I[4]->crossbar  cab_vmm.I[5]->crossbar  cab_vmm.si[0]->crossbar  cab_vmm.si[1]->crossbar  cab_vmm.I[13]->crossbar  cab_vmm.I[14]->crossbar  cab_vmm.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net39_1 open open open </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="DAC_sftreg[0]"/>
		<block name="open" instance="sftreg2[0]"/>
		<block name="open" instance="sftreg3[0]"/>
		<block name="open" instance="sftreg4[0]"/>
		<block name="open" instance="mmap_local_swc[0]"/>
		<block name="open" instance="th_logic[0]"/>
	</block>
	<block name="net18_dummy22" instance="cab_vmm[1]" mode="cab_vmm">
		<inputs>
			<port name="I">net18_9 net18_10 net18_11 net18_12 net18_13 net18_14 net18_15 net18_16 net18_internal_9 net18_internal_10 net18_internal_11 net18_internal_12 net18_dummy22 open open open </port>
			<port name="si">net18_internal_13 net18_internal_14 net18_internal_15 net18_internal_16 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open vmm8inx8in[0].out[0]->crossbar  open open open </port>
			<port name="so">open open open open open open open open open open open open </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="fg_io[0]"/>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="open" instance="ota_vmm[0]"/>
		<block name="open" instance="TIA_blk[0]"/>
		<block name="open" instance="Adaptive_receptor[0]"/>
		<block name="open" instance="wta[0]"/>
		<block name="open" instance="nmirror_vmm[0]"/>
		<block name="open" instance="nmirror_vmm[1]"/>
		<block name="open" instance="wta_primary[0]"/>
		<block name="open" instance="common_source[0]"/>
		<block name="open" instance="tgate_so[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="vmm8x4[0]"/>
		<block name="net18_dummy22" instance="vmm8inx8in[0]">
			<inputs>
				<port name="in">cab_vmm.I[12]->crossbar  cab_vmm.I[0]->crossbar  cab_vmm.I[1]->crossbar  cab_vmm.I[2]->crossbar  cab_vmm.I[3]->crossbar  cab_vmm.I[4]->crossbar  cab_vmm.I[5]->crossbar  cab_vmm.I[6]->crossbar  cab_vmm.I[7]->crossbar  cab_vmm.I[8]->crossbar  cab_vmm.I[9]->crossbar  cab_vmm.I[10]->crossbar  cab_vmm.I[11]->crossbar  cab_vmm.si[0]->crossbar  cab_vmm.si[1]->crossbar  cab_vmm.si[2]->crossbar  cab_vmm.si[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net18_dummy22 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="vmm8x4_in[0]"/>
		<block name="open" instance="vmm12x1[0]"/>
		<block name="open" instance="vmm12x1_wowta[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="DAC_sftreg[0]"/>
		<block name="open" instance="sftreg2[0]"/>
		<block name="open" instance="sftreg3[0]"/>
		<block name="open" instance="sftreg4[0]"/>
		<block name="open" instance="mmap_local_swc[0]"/>
		<block name="open" instance="th_logic[0]"/>
	</block>
	<block name="net18_dummy21" instance="cab_vmm[2]" mode="cab_vmm">
		<inputs>
			<port name="I">net18_1 net18_2 net18_3 net18_4 net18_5 net18_6 net18_7 net18_8 net18_internal_9 net18_internal_10 net18_internal_11 net18_internal_12 net18_dummy21 open open open </port>
			<port name="si">net18_internal_13 net18_internal_14 net18_internal_15 net18_internal_16 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open vmm8inx8in[0].out[0]->crossbar  open open open </port>
			<port name="so">open open open open open open open open open open open open </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="fg_io[0]"/>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="open" instance="ota_vmm[0]"/>
		<block name="open" instance="TIA_blk[0]"/>
		<block name="open" instance="Adaptive_receptor[0]"/>
		<block name="open" instance="wta[0]"/>
		<block name="open" instance="nmirror_vmm[0]"/>
		<block name="open" instance="nmirror_vmm[1]"/>
		<block name="open" instance="wta_primary[0]"/>
		<block name="open" instance="common_source[0]"/>
		<block name="open" instance="tgate_so[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="vmm8x4[0]"/>
		<block name="net18_dummy21" instance="vmm8inx8in[0]">
			<inputs>
				<port name="in">cab_vmm.I[12]->crossbar  cab_vmm.I[0]->crossbar  cab_vmm.I[1]->crossbar  cab_vmm.I[2]->crossbar  cab_vmm.I[3]->crossbar  cab_vmm.I[4]->crossbar  cab_vmm.I[5]->crossbar  cab_vmm.I[6]->crossbar  cab_vmm.I[7]->crossbar  cab_vmm.I[8]->crossbar  cab_vmm.I[9]->crossbar  cab_vmm.I[10]->crossbar  cab_vmm.I[11]->crossbar  cab_vmm.si[0]->crossbar  cab_vmm.si[1]->crossbar  cab_vmm.si[2]->crossbar  cab_vmm.si[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net18_dummy21 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="vmm8x4_in[0]"/>
		<block name="open" instance="vmm12x1[0]"/>
		<block name="open" instance="vmm12x1_wowta[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="DAC_sftreg[0]"/>
		<block name="open" instance="sftreg2[0]"/>
		<block name="open" instance="sftreg3[0]"/>
		<block name="open" instance="sftreg4[0]"/>
		<block name="open" instance="mmap_local_swc[0]"/>
		<block name="open" instance="th_logic[0]"/>
	</block>
	<block name="net18_dummy12" instance="cab_vmm[3]" mode="cab_vmm">
		<inputs>
			<port name="I">net18_9 net18_10 net18_11 net18_12 net18_13 net18_14 net18_15 net18_16 net18_internal_1 net18_internal_2 net18_internal_3 net18_internal_4 net18_dummy12 open open open </port>
			<port name="si">net18_internal_5 net18_internal_6 net18_internal_7 net18_internal_8 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open vmm8inx8in[0].out[0]->crossbar  open open open </port>
			<port name="so">open open open open open open open open open open open open </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="fg_io[0]"/>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="open" instance="ota_vmm[0]"/>
		<block name="open" instance="TIA_blk[0]"/>
		<block name="open" instance="Adaptive_receptor[0]"/>
		<block name="open" instance="wta[0]"/>
		<block name="open" instance="nmirror_vmm[0]"/>
		<block name="open" instance="nmirror_vmm[1]"/>
		<block name="open" instance="wta_primary[0]"/>
		<block name="open" instance="common_source[0]"/>
		<block name="open" instance="tgate_so[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="vmm8x4[0]"/>
		<block name="net18_dummy12" instance="vmm8inx8in[0]">
			<inputs>
				<port name="in">cab_vmm.I[12]->crossbar  cab_vmm.I[0]->crossbar  cab_vmm.I[1]->crossbar  cab_vmm.I[2]->crossbar  cab_vmm.I[3]->crossbar  cab_vmm.I[4]->crossbar  cab_vmm.I[5]->crossbar  cab_vmm.I[6]->crossbar  cab_vmm.I[7]->crossbar  cab_vmm.I[8]->crossbar  cab_vmm.I[9]->crossbar  cab_vmm.I[10]->crossbar  cab_vmm.I[11]->crossbar  cab_vmm.si[0]->crossbar  cab_vmm.si[1]->crossbar  cab_vmm.si[2]->crossbar  cab_vmm.si[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net18_dummy12 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="vmm8x4_in[0]"/>
		<block name="open" instance="vmm12x1[0]"/>
		<block name="open" instance="vmm12x1_wowta[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="DAC_sftreg[0]"/>
		<block name="open" instance="sftreg2[0]"/>
		<block name="open" instance="sftreg3[0]"/>
		<block name="open" instance="sftreg4[0]"/>
		<block name="open" instance="mmap_local_swc[0]"/>
		<block name="open" instance="th_logic[0]"/>
	</block>
	<block name="net18_dummy11" instance="cab_vmm[4]" mode="cab_vmm">
		<inputs>
			<port name="I">net18_1 net18_2 net18_3 net18_4 net18_5 net18_6 net18_7 net18_8 net18_internal_1 net18_internal_2 net18_internal_3 net18_internal_4 net18_dummy11 open open open </port>
			<port name="si">net18_internal_5 net18_internal_6 net18_internal_7 net18_internal_8 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open vmm8inx8in[0].out[0]->crossbar  open open open </port>
			<port name="so">open open open open open open open open open open open open </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="fg_io[0]"/>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="open" instance="ota_vmm[0]"/>
		<block name="open" instance="TIA_blk[0]"/>
		<block name="open" instance="Adaptive_receptor[0]"/>
		<block name="open" instance="wta[0]"/>
		<block name="open" instance="nmirror_vmm[0]"/>
		<block name="open" instance="nmirror_vmm[1]"/>
		<block name="open" instance="wta_primary[0]"/>
		<block name="open" instance="common_source[0]"/>
		<block name="open" instance="tgate_so[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="vmm8x4[0]"/>
		<block name="net18_dummy11" instance="vmm8inx8in[0]">
			<inputs>
				<port name="in">cab_vmm.I[12]->crossbar  cab_vmm.I[0]->crossbar  cab_vmm.I[1]->crossbar  cab_vmm.I[2]->crossbar  cab_vmm.I[3]->crossbar  cab_vmm.I[4]->crossbar  cab_vmm.I[5]->crossbar  cab_vmm.I[6]->crossbar  cab_vmm.I[7]->crossbar  cab_vmm.I[8]->crossbar  cab_vmm.I[9]->crossbar  cab_vmm.I[10]->crossbar  cab_vmm.I[11]->crossbar  cab_vmm.si[0]->crossbar  cab_vmm.si[1]->crossbar  cab_vmm.si[2]->crossbar  cab_vmm.si[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net18_dummy11 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="vmm8x4_in[0]"/>
		<block name="open" instance="vmm12x1[0]"/>
		<block name="open" instance="vmm12x1_wowta[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="DAC_sftreg[0]"/>
		<block name="open" instance="sftreg2[0]"/>
		<block name="open" instance="sftreg3[0]"/>
		<block name="open" instance="sftreg4[0]"/>
		<block name="open" instance="mmap_local_swc[0]"/>
		<block name="open" instance="th_logic[0]"/>
	</block>
	<block name="net35_1" instance="cab_vmm[5]" mode="cab_vmm">
		<inputs>
			<port name="I">open open open open open open open open open open open open net33_1 net30_1 gnd_dig net32_1 </port>
			<port name="si">open open open open </port>
		</inputs>
		<outputs>
			<port name="O">sftreg4[0].out[18]->crossbar  sftreg4[0].out[19]->crossbar  sftreg4[0].out[10]->crossbar  sftreg4[0].out[11]->crossbar  sftreg4[0].out[0]->crossbar  open open open </port>
			<port name="so">sftreg4[0].out[12]->crossbar  sftreg4[0].out[13]->crossbar  sftreg4[0].out[14]->crossbar  sftreg4[0].out[15]->crossbar  sftreg4[0].out[16]->crossbar  sftreg4[0].out[17]->crossbar  sftreg4[0].out[4]->crossbar  sftreg4[0].out[5]->crossbar  sftreg4[0].out[6]->crossbar  sftreg4[0].out[7]->crossbar  sftreg4[0].out[8]->crossbar  sftreg4[0].out[9]->crossbar  </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="fg_io[0]"/>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="open" instance="ota_vmm[0]"/>
		<block name="open" instance="TIA_blk[0]"/>
		<block name="open" instance="Adaptive_receptor[0]"/>
		<block name="open" instance="wta[0]"/>
		<block name="open" instance="nmirror_vmm[0]"/>
		<block name="open" instance="nmirror_vmm[1]"/>
		<block name="open" instance="wta_primary[0]"/>
		<block name="open" instance="common_source[0]"/>
		<block name="open" instance="tgate_so[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="vmm8x4[0]"/>
		<block name="open" instance="vmm8inx8in[0]"/>
		<block name="open" instance="vmm8x4_in[0]"/>
		<block name="open" instance="vmm12x1[0]"/>
		<block name="open" instance="vmm12x1_wowta[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="DAC_sftreg[0]"/>
		<block name="open" instance="sftreg2[0]"/>
		<block name="open" instance="sftreg3[0]"/>
		<block name="net35_1" instance="sftreg4[0]">
			<inputs>
				<port name="in">cab_vmm.I[13]->crossbar  cab_vmm.I[14]->crossbar  cab_vmm.I[15]->crossbar  cab_vmm.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net35_1 open open open net29_1 net29_2 net29_3 net29_4 net29_5 net29_6 net29_7 net29_8 net29_9 net29_10 net29_11 net29_12 net29_13 net29_14 net29_15 net29_16 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="mmap_local_swc[0]"/>
		<block name="open" instance="th_logic[0]"/>
	</block>
	<block name="net_floated_3" instance="cab_vmm[6]" mode="cab_vmm">
		<inputs>
			<port name="I">open open open open open open open open open open open open net17_1 net24_1 gnd_dig net22_1 </port>
			<port name="si">open open open open </port>
		</inputs>
		<outputs>
			<port name="O">sftreg3[0].out[18]->crossbar  sftreg3[0].out[19]->crossbar  sftreg3[0].out[10]->crossbar  sftreg3[0].out[11]->crossbar  open open open open </port>
			<port name="so">sftreg3[0].out[12]->crossbar  sftreg3[0].out[13]->crossbar  sftreg3[0].out[14]->crossbar  sftreg3[0].out[15]->crossbar  sftreg3[0].out[16]->crossbar  sftreg3[0].out[17]->crossbar  sftreg3[0].out[4]->crossbar  sftreg3[0].out[5]->crossbar  sftreg3[0].out[6]->crossbar  sftreg3[0].out[7]->crossbar  sftreg3[0].out[8]->crossbar  sftreg3[0].out[9]->crossbar  </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="fg_io[0]"/>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="open" instance="ota_vmm[0]"/>
		<block name="open" instance="TIA_blk[0]"/>
		<block name="open" instance="Adaptive_receptor[0]"/>
		<block name="open" instance="wta[0]"/>
		<block name="open" instance="nmirror_vmm[0]"/>
		<block name="open" instance="nmirror_vmm[1]"/>
		<block name="open" instance="wta_primary[0]"/>
		<block name="open" instance="common_source[0]"/>
		<block name="open" instance="tgate_so[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="vmm8x4[0]"/>
		<block name="open" instance="vmm8inx8in[0]"/>
		<block name="open" instance="vmm8x4_in[0]"/>
		<block name="open" instance="vmm12x1[0]"/>
		<block name="open" instance="vmm12x1_wowta[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="DAC_sftreg[0]"/>
		<block name="open" instance="sftreg2[0]"/>
		<block name="net_floated_3" instance="sftreg3[0]">
			<inputs>
				<port name="in">cab_vmm.I[13]->crossbar  cab_vmm.I[14]->crossbar  cab_vmm.I[15]->crossbar  cab_vmm.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">open open open open net18_1 net18_2 net18_3 net18_4 net18_5 net18_6 net18_7 net18_8 net18_9 net18_10 net18_11 net18_12 net18_13 net18_14 net18_15 net18_16 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="sftreg4[0]"/>
		<block name="open" instance="mmap_local_swc[0]"/>
		<block name="open" instance="th_logic[0]"/>
	</block>
	<block name="net_floated_1" instance="cab_vmm[7]" mode="cab_vmm">
		<inputs>
			<port name="I">open open open open open open open open open open open open net35_1 net21_1 gnd_dig net19_1 </port>
			<port name="si">open open open open </port>
		</inputs>
		<outputs>
			<port name="O">sftreg3[0].out[18]->crossbar  sftreg3[0].out[19]->crossbar  sftreg3[0].out[10]->crossbar  sftreg3[0].out[11]->crossbar  open open open open </port>
			<port name="so">sftreg3[0].out[12]->crossbar  sftreg3[0].out[13]->crossbar  sftreg3[0].out[14]->crossbar  sftreg3[0].out[15]->crossbar  sftreg3[0].out[16]->crossbar  sftreg3[0].out[17]->crossbar  sftreg3[0].out[4]->crossbar  sftreg3[0].out[5]->crossbar  sftreg3[0].out[6]->crossbar  sftreg3[0].out[7]->crossbar  sftreg3[0].out[8]->crossbar  sftreg3[0].out[9]->crossbar  </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="fg_io[0]"/>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="open" instance="ota_vmm[0]"/>
		<block name="open" instance="TIA_blk[0]"/>
		<block name="open" instance="Adaptive_receptor[0]"/>
		<block name="open" instance="wta[0]"/>
		<block name="open" instance="nmirror_vmm[0]"/>
		<block name="open" instance="nmirror_vmm[1]"/>
		<block name="open" instance="wta_primary[0]"/>
		<block name="open" instance="common_source[0]"/>
		<block name="open" instance="tgate_so[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="vmm8x4[0]"/>
		<block name="open" instance="vmm8inx8in[0]"/>
		<block name="open" instance="vmm8x4_in[0]"/>
		<block name="open" instance="vmm12x1[0]"/>
		<block name="open" instance="vmm12x1_wowta[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="DAC_sftreg[0]"/>
		<block name="open" instance="sftreg2[0]"/>
		<block name="net_floated_1" instance="sftreg3[0]">
			<inputs>
				<port name="in">cab_vmm.I[13]->crossbar  cab_vmm.I[14]->crossbar  cab_vmm.I[15]->crossbar  cab_vmm.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">open open open open net18_internal_1 net18_internal_2 net18_internal_3 net18_internal_4 net18_internal_5 net18_internal_6 net18_internal_7 net18_internal_8 net18_internal_9 net18_internal_10 net18_internal_11 net18_internal_12 net18_internal_13 net18_internal_14 net18_internal_15 net18_internal_16 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="sftreg4[0]"/>
		<block name="open" instance="mmap_local_swc[0]"/>
		<block name="open" instance="th_logic[0]"/>
	</block>
	<block name="net10_16" instance="cab[8]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_16 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_16" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_16 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_15" instance="cab[9]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_15 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_15" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_15 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_14" instance="cab[10]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_14 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_14" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_14 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_13" instance="cab[11]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_13 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_13" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_13 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_12" instance="cab[12]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_12 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_12" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_12 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_11" instance="cab[13]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_11 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_11" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_11 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_10" instance="cab[14]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_10 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_10" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_10 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_9" instance="cab[15]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_9 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_9" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_9 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_8" instance="cab[16]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_8 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_8" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_8 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_7" instance="cab[17]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_7 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_7" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_7 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_6" instance="cab[18]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_6 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_6" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_6 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_5" instance="cab[19]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_5 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_5" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_5 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_4" instance="cab[20]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_4 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_4" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_4 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_3" instance="cab[21]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_3 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_3" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_3 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_2" instance="cab[22]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_2 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_2" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_2 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net10_1" instance="cab[23]" mode="cab">
		<inputs>
			<port name="I">open open open net1_1 open open net25_1 open open open open open net29_1 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open integrator_nmirror[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="net10_1" instance="integrator_nmirror[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  cab.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net10_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net17_1" instance="cab[24]" mode="cab">
		<inputs>
			<port name="I">open open open open open open net3_1 open open open open open net2_1 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open volt_div[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="net17_1" instance="volt_div[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net17_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="open" instance="integrator_nmirror[0]"/>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="gnd_dig" instance="cab[25]" mode="cab">
		<inputs>
			<port name="I">open open open open open open open open open open open gnd vcc open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open tgate[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="gnd_dig" instance="tgate[0]">
			<inputs>
				<port name="in">cab.I[12]->crossbar  cab.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">gnd_dig </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="open" instance="integrator_nmirror[0]"/>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="fbout_2_1" instance="cab[26]" mode="cab">
		<inputs>
			<port name="I">open net35_1 open open open open fbout_2_1 open open open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open nmirror_w_bias[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="fbout_2_1" instance="nmirror_w_bias[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">fbout_2_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="open" instance="integrator_nmirror[0]"/>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="net34_1" instance="cab[27]" mode="cab">
		<inputs>
			<port name="I">open open open open open open open open open open open net35_1 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open ota_buf[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="net34_1" instance="ota_buf[0]">
			<inputs>
				<port name="in">cab.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net34_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="open" instance="integrator_nmirror[0]"/>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="out_ramp_adc" instance="cab[28]" mode="cab">
		<inputs>
			<port name="I">open open open open open open open open open open open net39_1 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open ramp_fe[0].out[0]->crossbar  open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="fgota[1]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="cap[1]"/>
		<block name="open" instance="cap[2]"/>
		<block name="open" instance="cap[3]"/>
		<block name="open" instance="c4_blk[0]"/>
		<block name="open" instance="speech[0]"/>
		<block name="open" instance="ladder_filter[0]"/>
		<block name="open" instance="peak_detector[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="nfet[1]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="pfet[1]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="tgate[3]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="nmirror[1]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div_fgota[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="out_ramp_adc" instance="ramp_fe[0]">
			<inputs>
				<port name="in">cab.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">out_ramp_adc </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="sigma_delta_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="fgswc_nmirror_w_bias[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="open" instance="integrator_nmirror[0]"/>
		<block name="open" instance="fgswitch[0]"/>
	</block>
	<block name="out:out_ramp_adc" instance="io[29]" mode="outpad">
		<inputs>
			<port name="outpad">out_ramp_adc </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:out_ramp_adc" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:net39_1" instance="io[30]" mode="outpad">
		<inputs>
			<port name="outpad">net39_1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:net39_1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:net34_1" instance="io[31]" mode="outpad">
		<inputs>
			<port name="outpad">net34_1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:net34_1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:net3_1" instance="io[32]" mode="outpad">
		<inputs>
			<port name="outpad">net3_1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:net3_1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:net17_1" instance="io[33]" mode="outpad">
		<inputs>
			<port name="outpad">net17_1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:net17_1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="gnd" instance="io[34]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="gnd" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">gnd </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="vcc" instance="io[35]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="vcc" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">vcc </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net25_1" instance="io[36]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net25_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net25_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net33_1" instance="io[37]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net33_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net33_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net19_1" instance="io[38]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net19_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net19_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net21_1" instance="io[39]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net21_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net21_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net22_1" instance="io[40]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net22_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net22_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net24_1" instance="io[41]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net24_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net24_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net32_1" instance="io[42]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net32_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net32_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net30_1" instance="io[43]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net30_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net30_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net1_1" instance="io[44]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net1_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net1_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net6_1" instance="io[45]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net6_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net6_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net4_1" instance="io[46]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net4_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net4_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net2_1" instance="io[47]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net2_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net2_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net3_1" instance="io[48]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net3_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net3_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
</block>

