xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Oct 30, 2021 at 19:16:58 EDT
irun
	-timescale 1ns/1fs
	testbench_564.sv
	-debug
	-define RTL
	-define SEED=191657
	-access +rwc
	-loadpli1 debpli:novas_pli_boot
xrun: *W,NCEXDEP: Executable (irun) is deprecated. Use (xrun) instead.
file: testbench_564.sv
	module worklib.MyDesign:v
		errors: 0, warnings: 0
module sram     #(parameter  ADDR_WIDTH      = 32  ,
          |
xmvlog: *W,RECOME (sram.sv,4|10): recompiling design unit worklib.sram:sv.
	First compiled from line 4 of ./sram.sv.
(`include file: sram.sv line 4, file: testbench_564.sv line 5)
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tb_top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.MyDesign:v <0x039fce62>
			streams:  64, words: 19413
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                19       4
		Registers:              66      44
		Scalar wires:           32       -
		Vectored wires:         68       -
		Named events:            3       3
		Always blocks:          22      18
		Initial blocks:          6       6
		Cont. assignments:      48       9
		Pseudo assignments:     34      34
		Simulation timescale:  1fs
	Writing initial simulation snapshot: worklib.tb_top:sv
Loading snapshot worklib.tb_top:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* WARNING: Use VERDI_HOME to replace NOVAS_HOME because NOVAS_HOME will not be supported in future releases.
*Verdi* Loading libsscore_xcelium171.so
xcelium> source /afs/eos/dist/cadence_apps/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
-------------------------------start_simulation-------------------------------

FSDB Dumper for Xcelium, Release Verdi_R-2020.12-SP2-1, Linux x86_64/64bit, 07/19/2021
(C) 1996 - 2021 by Synopsys, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the supported FSDB Writer.     *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'MyDesign.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
INFO::readmem : input_0/input_sram.dat 
INFO::readmem : input_0/weight_sram.dat 
-------------------------------Round 0 start-------------------------------

-------------------------------Round 0 check start-------------------------------

-------------------------------store results to g_result.dat-------------------------------

-------------------------------load results to output_array-------------------------------

-------------------------------load results to golden_output_array-------------------------------

-------------------------------Round 0 start compare -------------------------------

-------------------------------Round 0 Your report-------------------------------

Check 1 : Correct g results = 32/32
computeCycle=45
---------------------------------------------------------------------------------

INFO::readmem : input_1/input_sram.dat 
INFO::readmem : input_1/weight_sram.dat 
-------------------------------Round 1 start-------------------------------

-------------------------------Round 1 check start-------------------------------

-------------------------------store results to g_result.dat-------------------------------

-------------------------------load results to output_array-------------------------------

-------------------------------load results to golden_output_array-------------------------------

-------------------------------Round 1 start compare -------------------------------

-------------------------------Round 1 Your report-------------------------------

Check 1 : Correct g results = 64/64
computeCycle=86
---------------------------------------------------------------------------------

Simulation complete via $finish(1) at time 2345 NS + 0
./testbench_564.sv:252      $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Oct 30, 2021 at 19:17:00 EDT  (total: 00:00:02)
