;  Generated by PSoC Designer 5.4.2946
;
; ONOFFPin address and mask equates
ONOFFPin_Data_ADDR:	equ	0h
ONOFFPin_DriveMode_0_ADDR:	equ	100h
ONOFFPin_DriveMode_1_ADDR:	equ	101h
ONOFFPin_DriveMode_2_ADDR:	equ	3h
ONOFFPin_GlobalSelect_ADDR:	equ	2h
ONOFFPin_IntCtrl_0_ADDR:	equ	102h
ONOFFPin_IntCtrl_1_ADDR:	equ	103h
ONOFFPin_IntEn_ADDR:	equ	1h
ONOFFPin_MASK:	equ	2h
; ONOFFPin_Data access macros
;   GetONOFFPin_Data macro, return in a
macro GetONOFFPin_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 2h
endm
;   SetONOFFPin_Data macro
macro SetONOFFPin_Data
	or		[Port_0_Data_SHADE], 2h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[ONOFFPin_Data_ADDR], a
endm
;   ClearONOFFPin_Data macro
macro ClearONOFFPin_Data
	and		[Port_0_Data_SHADE], ~2h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[ONOFFPin_Data_ADDR], a
endm

; BP6Pin address and mask equates
BP6Pin_Data_ADDR:	equ	0h
BP6Pin_DriveMode_0_ADDR:	equ	100h
BP6Pin_DriveMode_1_ADDR:	equ	101h
BP6Pin_DriveMode_2_ADDR:	equ	3h
BP6Pin_GlobalSelect_ADDR:	equ	2h
BP6Pin_IntCtrl_0_ADDR:	equ	102h
BP6Pin_IntCtrl_1_ADDR:	equ	103h
BP6Pin_IntEn_ADDR:	equ	1h
BP6Pin_MASK:	equ	4h
; BP6Pin_Data access macros
;   GetBP6Pin_Data macro, return in a
macro GetBP6Pin_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 4h
endm
;   SetBP6Pin_Data macro
macro SetBP6Pin_Data
	or		[Port_0_Data_SHADE], 4h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[BP6Pin_Data_ADDR], a
endm
;   ClearBP6Pin_Data macro
macro ClearBP6Pin_Data
	and		[Port_0_Data_SHADE], ~4h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[BP6Pin_Data_ADDR], a
endm

; BP7Pin address and mask equates
BP7Pin_Data_ADDR:	equ	0h
BP7Pin_DriveMode_0_ADDR:	equ	100h
BP7Pin_DriveMode_1_ADDR:	equ	101h
BP7Pin_DriveMode_2_ADDR:	equ	3h
BP7Pin_GlobalSelect_ADDR:	equ	2h
BP7Pin_IntCtrl_0_ADDR:	equ	102h
BP7Pin_IntCtrl_1_ADDR:	equ	103h
BP7Pin_IntEn_ADDR:	equ	1h
BP7Pin_MASK:	equ	10h
; BP7Pin_Data access macros
;   GetBP7Pin_Data macro, return in a
macro GetBP7Pin_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 10h
endm
;   SetBP7Pin_Data macro
macro SetBP7Pin_Data
	or		[Port_0_Data_SHADE], 10h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[BP7Pin_Data_ADDR], a
endm
;   ClearBP7Pin_Data macro
macro ClearBP7Pin_Data
	and		[Port_0_Data_SHADE], ~10h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[BP7Pin_Data_ADDR], a
endm

; BP4Pin address and mask equates
BP4Pin_Data_ADDR:	equ	0h
BP4Pin_DriveMode_0_ADDR:	equ	100h
BP4Pin_DriveMode_1_ADDR:	equ	101h
BP4Pin_DriveMode_2_ADDR:	equ	3h
BP4Pin_GlobalSelect_ADDR:	equ	2h
BP4Pin_IntCtrl_0_ADDR:	equ	102h
BP4Pin_IntCtrl_1_ADDR:	equ	103h
BP4Pin_IntEn_ADDR:	equ	1h
BP4Pin_MASK:	equ	40h
; BP4Pin_Data access macros
;   GetBP4Pin_Data macro, return in a
macro GetBP4Pin_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 40h
endm
;   SetBP4Pin_Data macro
macro SetBP4Pin_Data
	or		[Port_0_Data_SHADE], 40h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[BP4Pin_Data_ADDR], a
endm
;   ClearBP4Pin_Data macro
macro ClearBP4Pin_Data
	and		[Port_0_Data_SHADE], ~40h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[BP4Pin_Data_ADDR], a
endm

