--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml RX_V2.twx RX_V2.ncd -o RX_V2.twr RX_V2.pcf

Design file:              RX_V2.ncd
Physical constraint file: RX_V2.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Locked      |    2.555(R)|    0.078(R)|clk_BUFGP         |   0.000|
ps2clk      |    6.030(R)|   -0.370(R)|clk_BUFGP         |   0.000|
ps2data     |    1.225(R)|   -0.200(R)|clk_BUFGP         |   0.000|
rx_en       |    3.397(R)|   -1.884(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------------+------------+------------------+--------+
                   | clk (edge) |                  | Clock  |
Destination        |   to PAD   |Internal Clock(s) | Phase  |
-------------------+------------+------------------+--------+
ByteErrorCode<0>   |    7.452(R)|clk_BUFGP         |   0.000|
ByteErrorCode<1>   |    6.922(R)|clk_BUFGP         |   0.000|
debug_curr_state<0>|    9.137(R)|clk_BUFGP         |   0.000|
debug_curr_state<1>|    9.802(R)|clk_BUFGP         |   0.000|
debug_curr_state<2>|    7.424(R)|clk_BUFGP         |   0.000|
debug_negedge      |    8.718(R)|clk_BUFGP         |   0.000|
debug_next_state<0>|   12.052(R)|clk_BUFGP         |   0.000|
debug_next_state<1>|   11.236(R)|clk_BUFGP         |   0.000|
debug_next_state<2>|    9.237(R)|clk_BUFGP         |   0.000|
received_data<0>   |    7.519(R)|clk_BUFGP         |   0.000|
received_data<1>   |    7.413(R)|clk_BUFGP         |   0.000|
received_data<2>   |    7.634(R)|clk_BUFGP         |   0.000|
received_data<3>   |    7.591(R)|clk_BUFGP         |   0.000|
received_data<4>   |    7.441(R)|clk_BUFGP         |   0.000|
received_data<5>   |    7.389(R)|clk_BUFGP         |   0.000|
received_data<6>   |    8.033(R)|clk_BUFGP         |   0.000|
received_data<7>   |    7.960(R)|clk_BUFGP         |   0.000|
rx_complete        |    7.430(R)|clk_BUFGP         |   0.000|
-------------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.030|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ps2clk         |debug_negedge      |    7.055|
ps2clk         |debug_next_state<0>|   10.063|
ps2clk         |debug_next_state<1>|    7.738|
ps2clk         |debug_next_state<2>|    7.532|
rx_en          |debug_next_state<0>|    9.703|
---------------+-------------------+---------+


Analysis completed Sat Jun 22 17:55:49 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4523 MB



