# dff-verification-systemverilog
A SystemVerilog-based testbench to verify the behavior of a D Flip-Flop using mailbox-driven transactions and modular verification components (Generator, Driver, Monitor, Scoreboard, Environment). Includes stimulus generation, DUT monitoring, and result checking.
