Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 16:01:15 2020
| Host         : talonpc running 64-bit Pop!_OS 18.04 LTS
| Command      : report_control_sets -verbose -file rTwoSDF_control_sets_placed.rpt
| Design       : rTwoSDF
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   147 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1325 |          360 |
| No           | No                    | Yes                    |              28 |           22 |
| No           | Yes                   | No                     |             338 |          138 |
| Yes          | No                    | No                     |             374 |          149 |
| Yes          | No                    | Yes                    |             572 |          145 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                            Enable Signal                           |                                   Set/Reset Signal                                   | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                    | gen_fft[4].u_stage/u_TwiddleMult/u_im_lat/gen_truncate.gen_reg.round_im_reg[17]_0    |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[4].u_stage/u_TwiddleMult/u_re_lat/gen_truncate.gen_reg.round_re_reg[17][0]   |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[6].u_stage/u_TwiddleMult/u_im_lat/gen_truncate.gen_reg.round_im_reg[17]_0    |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[6].u_stage/u_TwiddleMult/u_re_lat/gen_truncate.gen_reg.round_re_reg[17][0]   |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[5].u_stage/u_TwiddleMult/u_im_lat/gen_truncate.gen_reg.round_im_reg[17]_0    |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[5].u_stage/u_TwiddleMult/u_re_lat/gen_truncate.gen_reg.round_re_reg[17][0]   |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[9].u_stage/u_TwiddleMult/u_im_lat/gen_truncate.gen_reg.round_im_reg[17]_0[0] |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[9].u_stage/u_TwiddleMult/u_re_lat/gen_truncate.gen_reg.round_re_reg[17][0]   |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[8].u_stage/u_TwiddleMult/u_im_lat/gen_truncate.gen_reg.round_im_reg[17]_0    |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[8].u_stage/u_TwiddleMult/u_re_lat/gen_truncate.gen_reg.round_re_reg[17][0]   |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[3].u_stage/u_TwiddleMult/u_im_lat/gen_truncate.gen_reg.round_im_reg[17]_0    |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[3].u_stage/u_TwiddleMult/u_re_lat/gen_truncate.gen_reg.round_re_reg[17][0]   |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[7].u_stage/u_TwiddleMult/u_im_lat/gen_truncate.gen_reg.round_im_reg[17]_0    |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[7].u_stage/u_TwiddleMult/u_re_lat/gen_truncate.gen_reg.round_re_reg[17][0]   |                1 |              1 |
|  clk_IBUF_BUFG | gen_fft[3].u_stage/u_val_lat/u_sl/E[0]                             | rst_IBUF                                                                             |                4 |              6 |
|  clk_IBUF_BUFG | gen_fft[4].u_stage/u_val_lat/u_sl/data_val_3                       | rst_IBUF                                                                             |                3 |              8 |
|  clk_IBUF_BUFG | gen_fft[1].u_stage/u_val_lat/u_sl/p_0_out                          | rst_IBUF                                                                             |                4 |              9 |
|  clk_IBUF_BUFG | gen_fft[5].u_stage/u_val_lat/u_sl/data_val_4                       | rst_IBUF                                                                             |                3 |             13 |
|  clk_IBUF_BUFG | in_val_IBUF                                                        | gen_fft[9].u_stage/u_control/reg_count_reg[8]_0                                      |                4 |             16 |
|  clk_IBUF_BUFG | gen_fft[6].u_stage/u_val_lat/u_sl/data_val_5                       | rst_IBUF                                                                             |                8 |             22 |
|  clk_IBUF_BUFG | gen_fft[2].u_stage/u_val_lat/u_sl/gen_pipe_n.out_dat_p_reg[1][0]_0 |                                                                                      |                8 |             36 |
|  clk_IBUF_BUFG | gen_fft[7].u_stage/u_val_lat/u_sl/data_val_6                       | rst_IBUF                                                                             |               11 |             39 |
|  clk_IBUF_BUFG | gen_fft[8].u_stage/u_val_lat/u_sl/data_val_7                       | rst_IBUF                                                                             |               14 |             72 |
|  clk_IBUF_BUFG | gen_fft[3].u_stage/u_val_lat/u_sl/E[0]                             |                                                                                      |               16 |             72 |
|  clk_IBUF_BUFG | gen_fft[5].u_stage/u_val_lat/u_sl/data_val_4                       |                                                                                      |                7 |             76 |
|  clk_IBUF_BUFG | gen_fft[6].u_stage/u_val_lat/u_sl/data_val_5                       |                                                                                      |                7 |             76 |
|  clk_IBUF_BUFG | gen_fft[4].u_stage/u_val_lat/u_sl/data_val_3                       |                                                                                      |                6 |             76 |
|  clk_IBUF_BUFG | gen_fft[7].u_stage/u_val_lat/u_sl/data_val_6                       |                                                                                      |               10 |             76 |
|  clk_IBUF_BUFG | gen_fft[8].u_stage/u_val_lat/u_sl/data_val_7                       |                                                                                      |               19 |            114 |
|  clk_IBUF_BUFG | gen_fft[9].u_stage/u_val_lat/u_sl/data_val_8                       | rst_IBUF                                                                             |               30 |            137 |
|  clk_IBUF_BUFG | gen_fft[9].u_stage/u_val_lat/u_sl/data_val_8                       |                                                                                      |               38 |            190 |
|  clk_IBUF_BUFG | in_val_IBUF                                                        | rst_IBUF                                                                             |               68 |            266 |
|  clk_IBUF_BUFG | in_val_IBUF                                                        |                                                                                      |               76 |            342 |
|  clk_IBUF_BUFG |                                                                    | rst_IBUF                                                                             |              146 |            352 |
|  clk_IBUF_BUFG |                                                                    |                                                                                      |              360 |           1667 |
+----------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+


