#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '+vcs+lic+wait' '-sverilog' '-R' '-override_timescale=1ps/1ps' '+ntb_random_seed_automatic' '-cm' 'line+cond+branch+fsm+tgl' '-cm' 'path' '-lca' '-cm_log' './coverage.log' '-cm_dir' './COVERAGE' '../rtl/verilog/fault_sm.v' '../rtl/verilog/generic_fifo_ctrl.v' '../rtl/verilog/generic_fifo.v' '../rtl/verilog/generic_mem_medium.v' '../rtl/verilog/generic_mem_small.v' '../rtl/verilog/meta_sync_single.v' '../rtl/verilog/meta_sync.v' '../rtl/verilog/rx_data_fifo.v' '../rtl/verilog/rx_dequeue.v' '../rtl/verilog/rx_enqueue.v' '../rtl/verilog/rx_hold_fifo.v' '../rtl/verilog/sync_clk_core.v' '../rtl/verilog/sync_clk_wb.v' '../rtl/verilog/sync_clk_xgmii_tx.v' '../rtl/verilog/tx_data_fifo.v' '../rtl/verilog/tx_dequeue.v' '../rtl/verilog/tx_enqueue.v' '../rtl/verilog/tx_hold_fifo.v' '../rtl/verilog/wishbone_if.v' '../rtl/verilog/xge_mac.v' '+incdir+../rtl/include' '../testbench/verilog/testbench.sv' '../testcases/loopback/testcase.sv' '-l' '../testcases/loopback/vcs.log' 2>&1
