
# start the verilog compiler
build:
	@iverilog -o hello hello.v

# run the compiled output in simulation envirolment
run: build
	@vvp hello