# Timeline

### October
- 02 Oct - Term 1 Starts
- 09 Oct - Laptop broke down
- 11 Oct - Specification submitted
- 12 Oct - Specification deadline
- 17 Oct - Meeting with Eduardo
- 20 Oct - Find how the Zybo Z20 is interacting with the Jack connections
- 21 Oct - Made a rough loopback connection by linking the record and playback I2S singals together.
- 27 Oct - Read and note information on I2S and converter IP
- 27 Oct - Apply for Mitigating Circumstances
- 28 Oct - Run the DMA audio demo from Digilent
- 31 Oct - Meeting with Eduardo

### November
- 02 Nov - Look into I2S signals and I2C controller
- 03 Nov - Laptop delivered, discussion with Eduardo about IIC
- 04 Nov - More reading on I2C configuration
- 07 Nov - Meeting with Eduardo
- 10 Nov - Walk through DMA VHDL code and analyse data pata and clocks
- 11 Nov - Start working on a rough implementation of I2S input to register??
