V 000046 55 1626          1653342942413 count
(_unit VHDL (counter 0 6 (count 0 11 ))
  (_version v33)
  (_time 1653342942412 2022.05.24 00:55:42)
  (_source (\./src/CNT20.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653342672821)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(4)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((ifo)(_string \"1"\)))(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . count 2 -1
  )
)
I 000046 55 1937          1653344155307 count
(_unit VHDL (cnt5 0 6 (count 0 15 ))
  (_version v33)
  (_time 1653344155307 2022.05.24 01:15:55)
  (_source (\./src/CNT5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653344155289)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal count ~std_logic_vector{0~to~2}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2))(_read(6)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((ph)(_string \"0"\)))(_target(3)))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_alias((ifo)(_string \"0"\)))(_target(4)))))
      (line__26(_architecture 3 0 26 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
  )
  (_model . count 4 -1
  )
)
I 000046 55 1562          1653344187130 count
(_unit VHDL (cnt30 0 6 (count 0 11 ))
  (_version v33)
  (_time 1653344187129 2022.05.24 01:16:27)
  (_source (\./src/CNT30.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653344187112)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal st ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (3 3 3 3 2 )
  )
  (_model . count 2 -1
  )
)
I 000046 55 1624          1653344202611 count
(_unit VHDL (cnt20 0 6 (count 0 11 ))
  (_version v33)
  (_time 1653344202611 2022.05.24 01:16:42)
  (_source (\./src/CNT20.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653344202592)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(4)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((ifo)(_string \"1"\)))(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . count 2 -1
  )
)
I 000051 55 3724          1653344622617 structural
(_unit VHDL (cuptor 0 6 (structural 0 17 ))
  (_version v33)
  (_time 1653344622616 2022.05.24 01:23:42)
  (_source (\./src/maincode.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653344403496)
    (_use )
  )
  (_component
    (CNT5
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (CNT30
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal st ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (CNT20
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation NR5 0 53 (_component CNT5 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((tmp)(tmp))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt5)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((tmp)(tmp))
        ((ph)(ph))
        ((ifo)(ifo))
        ((c)(c))
      )
    )
  )
  (_instantiation NR30 0 56 (_component CNT30 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((st)(START))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt30)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((st)(st))
        ((c)(c))
      )
    )
  )
  (_instantiation TEMP 0 59 (_component CNT20 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((tmp)(tmp))
      ((ifo)(LED(1)))
    )
    (_use (_entity . cnt20)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((tmp)(tmp))
        ((ifo)(ifo))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal TMP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LED ~std_logic_vector{2~downto~0}~12 0 13 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1813          1653345138126 count
(_unit VHDL (cnt20 0 6 (count 0 11 ))
  (_version v33)
  (_time 1653345138126 2022.05.24 01:32:18)
  (_source (\./src/CNT20.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653345138105)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(2)(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((ph)(_string \"0"\)))(_target(3)))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((ifo)(_string \"1"\)))(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . count 3 -1
  )
)
I 000051 55 3827          1653345186718 structural
(_unit VHDL (cuptor 0 6 (structural 0 17 ))
  (_version v33)
  (_time 1653345186717 2022.05.24 01:33:06)
  (_source (\./src/maincode.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653344403496)
    (_use )
  )
  (_component
    (CNT5
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (CNT30
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal st ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (CNT20
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation NR5 0 55 (_component CNT5 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((tmp)(tmp))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt5)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((tmp)(tmp))
        ((ph)(ph))
        ((ifo)(ifo))
        ((c)(c))
      )
    )
  )
  (_instantiation NR30 0 58 (_component CNT30 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((st)(START))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
  )
  (_instantiation TEMP 0 61 (_component CNT20 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((tmp)(tmp))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
    )
    (_use (_entity . cnt20)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((tmp)(tmp))
        ((ph)(ph))
        ((ifo)(ifo))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal TMP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LED ~std_logic_vector{2~downto~0}~12 0 13 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1562          1653345432852 count
(_unit VHDL (cnt30 0 6 (count 0 11 ))
  (_version v33)
  (_time 1653345432851 2022.05.24 01:37:12)
  (_source (\./src/CNT30.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653344187112)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal st ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (3 3 3 3 2 )
  )
  (_model . count 2 -1
  )
)
I 000051 55 3855          1653345451922 structural
(_unit VHDL (cuptor 0 6 (structural 0 17 ))
  (_version v33)
  (_time 1653345451922 2022.05.24 01:37:31)
  (_source (\./src/maincode.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653344403496)
    (_use )
  )
  (_component
    (CNT5
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (CNT30
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal st ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (CNT20
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation NR5 0 54 (_component CNT5 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((tmp)(tmp))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt5)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((tmp)(tmp))
        ((ph)(ph))
        ((ifo)(ifo))
        ((c)(c))
      )
    )
  )
  (_instantiation NR30 0 57 (_component CNT30 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((st)(START))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt30)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((st)(st))
        ((c)(c))
      )
    )
  )
  (_instantiation TEMP 0 60 (_component CNT20 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((tmp)(tmp))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
    )
    (_use (_entity . cnt20)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((tmp)(tmp))
        ((ph)(ph))
        ((ifo)(ifo))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal TMP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LED ~std_logic_vector{2~downto~0}~12 0 13 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1753          1653345736694 count
(_unit VHDL (cnt30 0 6 (count 0 11 ))
  (_version v33)
  (_time 1653345736694 2022.05.24 01:42:16)
  (_source (\./src/CNT30.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653345736675)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal st ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(5)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((ifo)(_string \"0"\)))(_target(3)))))
      (line__21(_architecture 2 0 21 (_assignment (_simple)(_alias((c)(_string \"1"\)))(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (3 3 3 3 2 )
  )
  (_model . count 3 -1
  )
)
I 000051 55 3990          1653345775135 structural
(_unit VHDL (cuptor 0 6 (structural 0 17 ))
  (_version v33)
  (_time 1653345775134 2022.05.24 01:42:55)
  (_source (\./src/maincode.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653344403496)
    (_use )
  )
  (_component
    (CNT5
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (CNT30
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal st ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (CNT20
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation NR5 0 55 (_component CNT5 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((tmp)(tmp))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt5)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((tmp)(tmp))
        ((ph)(ph))
        ((ifo)(ifo))
        ((c)(c))
      )
    )
  )
  (_instantiation NR30 0 58 (_component CNT30 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((st)(START))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt30)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((st)(st))
        ((ifo)(ifo))
        ((c)(c))
      )
    )
  )
  (_instantiation TEMP 0 61 (_component CNT20 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((tmp)(tmp))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
    )
    (_use (_entity . cnt20)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((tmp)(tmp))
        ((ph)(ph))
        ((ifo)(ifo))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal TMP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LED ~std_logic_vector{2~downto~0}~12 0 13 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 3990          1653346199007 structural
(_unit VHDL (cuptor 0 6 (structural 0 17 ))
  (_version v33)
  (_time 1653346199006 2022.05.24 01:49:59)
  (_source (\./src/maincode.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653344403496)
    (_use )
  )
  (_component
    (CNT5
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (CNT30
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal st ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (CNT20
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation NR5 0 55 (_component CNT5 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((tmp)(tmp))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt5)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((tmp)(tmp))
        ((ph)(ph))
        ((ifo)(ifo))
        ((c)(c))
      )
    )
  )
  (_instantiation NR30 0 58 (_component CNT30 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((st)(START))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt30)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((st)(st))
        ((ifo)(ifo))
        ((c)(c))
      )
    )
  )
  (_instantiation TEMP 0 61 (_component CNT20 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((tmp)(tmp))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
    )
    (_use (_entity . cnt20)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((tmp)(tmp))
        ((ph)(ph))
        ((ifo)(ifo))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal TMP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LED ~std_logic_vector{2~downto~0}~12 0 13 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1937          1653346357570 count
(_unit VHDL (cnt5 0 6 (count 0 15 ))
  (_version v33)
  (_time 1653346357569 2022.05.24 01:52:37)
  (_source (\./src/CNT5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653344155289)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal count ~std_logic_vector{0~to~2}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2))(_read(6)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((ph)(_string \"0"\)))(_target(3)))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_alias((ifo)(_string \"0"\)))(_target(4)))))
      (line__26(_architecture 3 0 26 (_assignment (_simple)(_alias((c)(_string \"0"\)))(_target(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
  )
  (_model . count 4 -1
  )
)
I 000046 55 1753          1653346357634 count
(_unit VHDL (cnt30 0 6 (count 0 11 ))
  (_version v33)
  (_time 1653346357634 2022.05.24 01:52:37)
  (_source (\./src/CNT30.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653345736675)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal st ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(5)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((ifo)(_string \"0"\)))(_target(3)))))
      (line__21(_architecture 2 0 21 (_assignment (_simple)(_alias((c)(_string \"1"\)))(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (3 3 3 3 2 )
  )
  (_model . count 3 -1
  )
)
V 000046 55 1813          1653346357700 count
(_unit VHDL (cnt20 0 6 (count 0 11 ))
  (_version v33)
  (_time 1653346357699 2022.05.24 01:52:37)
  (_source (\./src/CNT20.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653345138105)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(2)(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((ph)(_string \"0"\)))(_target(3)))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((ifo)(_string \"1"\)))(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . count 3 -1
  )
)
I 000051 55 3990          1653346357765 structural
(_unit VHDL (cuptor 0 6 (structural 0 17 ))
  (_version v33)
  (_time 1653346357764 2022.05.24 01:52:37)
  (_source (\./src/maincode.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653344403496)
    (_use )
  )
  (_component
    (CNT5
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (CNT30
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal st ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (CNT20
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation NR5 0 55 (_component CNT5 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((tmp)(tmp))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt5)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((tmp)(tmp))
        ((ph)(ph))
        ((ifo)(ifo))
        ((c)(c))
      )
    )
  )
  (_instantiation NR30 0 58 (_component CNT30 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((st)(START))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt30)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((st)(st))
        ((ifo)(ifo))
        ((c)(c))
      )
    )
  )
  (_instantiation TEMP 0 61 (_component CNT20 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((tmp)(tmp))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
    )
    (_use (_entity . cnt20)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((tmp)(tmp))
        ((ph)(ph))
        ((ifo)(ifo))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal TMP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LED ~std_logic_vector{2~downto~0}~12 0 13 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1912          1655554967039 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655554967039 2022.06.18 15:22:47)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655554967021)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(1)(2)(3))(_read(0)(6)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((ph)(_string \"0"\)))(_target(4)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((ifo)(_string \"1"\)))(_target(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . count 3 -1
  )
)
I 000046 55 1912          1655555404208 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655555404208 2022.06.18 15:30:04)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655554967021)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(1)(2)(3))(_read(0)(6)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((ph)(_string \"0"\)))(_target(4)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((ifo)(_string \"1"\)))(_target(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . count 3 -1
  )
)
I 000046 55 1707          1655555444654 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655555444653 2022.06.18 15:30:44)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655554967021)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(4)(6))(_sensitivity(1)(3)(2))(_read(0)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1704          1655555469717 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655555469717 2022.06.18 15:31:09)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655554967021)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(6))(_sensitivity(3)(2)(1))(_read(0)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (3 2 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1748          1655556299767 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655556299766 2022.06.18 15:44:59)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655556299750)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal stop ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4)(6)(7))(_sensitivity(0)(2)(3))(_read(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1959          1655556411127 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655556411126 2022.06.18 15:46:51)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655556299750)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal stop ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4)(6)(7))(_sensitivity(0)(2)(3))(_read(6)(7)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((ph)(_string \"0"\)))(_target(4)))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((ifo)(_string \"1"\)))(_target(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 3 -1
  )
)
I 000046 55 1875          1655556545869 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655556545868 2022.06.18 15:49:05)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655556545851)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal stop ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3)(5)(6))(_sensitivity(0)(1)(2))(_read(5)(6)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((ph)(_string \"0"\)))(_target(3)))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((ifo)(_string \"1"\)))(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 3 -1
  )
)
I 000046 55 1725          1655587832279 count
(_unit VHDL (cnt5 0 6 (count 0 15 ))
  (_version v33)
  (_time 1655587832279 2022.06.19 00:30:32)
  (_source (\./src/CNT5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655587337852)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal count ~std_logic_vector{0~to~2}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(2)(1))(_read(6)))))
      (line__27(_architecture 1 0 27 (_process (_simple)(_target(5)(4))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 )
    (3 2 3 )
    (3 2 3 )
  )
  (_model . count 2 -1
  )
)
I 000046 55 1725          1655665878808 count
(_unit VHDL (cnt5 0 6 (count 0 15 ))
  (_version v33)
  (_time 1655665878808 2022.06.19 22:11:18)
  (_source (\./src/CNT5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655587337852)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal count ~std_logic_vector{0~to~2}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0)(2)(1))(_read(6)))))
      (line__27(_architecture 1 0 27 (_process (_simple)(_target(4)(5))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 )
    (3 2 3 )
    (3 2 3 )
  )
  (_model . count 2 -1
  )
)
I 000046 55 1958          1655739719603 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655739719602 2022.06.20 18:41:59)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655739719585)
    (_use )
  )
  (_object
    (_port (_internal ts ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal stop ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4)(6)(7))(_sensitivity(1)(3)(2))(_read(6)(7)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((ph)(_string \"0"\)))(_target(4)))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((ifo)(_string \"1"\)))(_target(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 3 -1
  )
)
I 000046 55 1873          1655739788977 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655739788977 2022.06.20 18:43:08)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655739788959)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ts ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3)(5)(6))(_sensitivity(0)(1)(2))(_read(5)(6)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((ph)(_string \"0"\)))(_target(3)))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((ifo)(_string \"1"\)))(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 3 -1
  )
)
I 000046 55 1665          1655740110296 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655740110295 2022.06.20 18:48:30)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655739788959)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ts ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(2)(0)(1))(_read(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1760          1655740405687 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655740405687 2022.06.20 18:53:25)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655739788959)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ts ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal h ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(3)(5)(6)(7))(_sensitivity(0)(1)(2))(_read(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1760          1655742286748 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655742286748 2022.06.20 19:24:46)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655739788959)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ts ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal h ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(3)(5)(6)(7))(_sensitivity(0)(2)(1))(_read(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1849          1655742733351 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655742733350 2022.06.20 19:32:13)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655742733333)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal senz ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ts ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal h ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5)(6)(7)(8))(_sensitivity(2)(0)(1))(_read(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1760          1655742766894 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655742766894 2022.06.20 19:32:46)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655742766876)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ts ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal h ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(1)(0)(2))(_read(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1546          1655742876707 count
(_unit VHDL (cnt5 0 6 (count 0 14 ))
  (_version v33)
  (_time 1655742876706 2022.06.20 19:34:36)
  (_source (\./src/CNT5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655742876685)
    (_use )
  )
  (_object
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ifo1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal count ~std_logic_vector{0~to~2}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4)(5))(_sensitivity(1)(2))(_read(0)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 )
    (3 2 2 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1546          1655742908390 count
(_unit VHDL (cnt5 0 6 (count 0 14 ))
  (_version v33)
  (_time 1655742908389 2022.06.20 19:35:08)
  (_source (\./src/CNT5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655742876685)
    (_use )
  )
  (_object
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ifo1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal count ~std_logic_vector{0~to~2}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 )
    (3 2 2 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1753          1655742908454 count
(_unit VHDL (cnt30 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655742908453 2022.06.20 19:35:08)
  (_source (\./src/CNT30.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653345736675)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal st ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(5)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((ifo)(_string \"0"\)))(_target(3)))))
      (line__21(_architecture 2 0 21 (_assignment (_simple)(_alias((c)(_string \"1"\)))(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (3 3 3 3 2 )
  )
  (_model . count 3 -1
  )
)
I 000046 55 1760          1655742908517 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655742908517 2022.06.20 19:35:08)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655742766876)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ts ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal h ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(3)(5)(6)(7))(_sensitivity(0)(2)(1))(_read(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 1 -1
  )
)
I 000051 55 3649          1655742908581 structural
(_unit VHDL (cuptor 0 6 (structural 0 17 ))
  (_version v33)
  (_time 1655742908580 2022.06.20 19:35:08)
  (_source (\./src/maincode.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653344403496)
    (_use )
  )
  (_component
    (CNT5
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (CNT30
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal st ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (INCALZITOR
      (_object
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation NR5 0 55 (_component CNT5 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((tmp)(tmp))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
  )
  (_instantiation NR30 0 58 (_component CNT30 )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((st)(START))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt30)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((st)(st))
        ((ifo)(ifo))
        ((c)(c))
      )
    )
  )
  (_instantiation TEMP 0 61 (_component INCALZITOR )
    (_port
      ((rst)((i 2)))
      ((clk)(clk))
      ((tmp)(tmp))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal TMP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LED ~std_logic_vector{2~downto~0}~12 0 13 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1549          1655744916819 count
(_unit VHDL (cnt30 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655744916819 2022.06.20 20:08:36)
  (_source (\./src/CNT30.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655744903512)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal st ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(2)(5))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (3 3 3 2 3 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1552          1655745090256 count
(_unit VHDL (cnt30 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655745090255 2022.06.20 20:11:30)
  (_source (\./src/CNT30.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655745090234)
    (_use )
  )
  (_object
    (_port (_internal c1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (3 3 3 2 3 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1751          1655745274157 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655745274156 2022.06.20 20:14:34)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655745274139)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal h ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ts ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(2)(0)(1))(_read(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1638          1655745348893 count
(_unit VHDL (cnt30 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655745348892 2022.06.20 20:15:48)
  (_source (\./src/CNT30.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655745348872)
    (_use )
  )
  (_object
    (_port (_internal c1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal h ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(2)(5)(6))(_sensitivity(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (3 3 3 2 3 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1546          1655745459706 count
(_unit VHDL (cnt5 0 6 (count 0 14 ))
  (_version v33)
  (_time 1655745459705 2022.06.20 20:17:39)
  (_source (\./src/CNT5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655745459683)
    (_use )
  )
  (_object
    (_port (_internal ifo1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal count ~std_logic_vector{0~to~2}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 )
    (3 2 2 )
  )
  (_model . count 1 -1
  )
)
I 000051 55 3906          1655746458867 structural
(_unit VHDL (cuptor 0 6 (structural 0 17 ))
  (_version v33)
  (_time 1655746458866 2022.06.20 20:34:18)
  (_source (\./src/maincode.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655746376751)
    (_use )
  )
  (_component
    (INCALZITOR
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal h ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (CNT30
      (_object
        (_port (_internal c1 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal h ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (CNT5
      (_object
        (_port (_internal ifo1 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation TEMP 0 57 (_component INCALZITOR )
    (_port
      ((start)(start))
      ((clk)(clk))
      ((tmp)(tmp))
      ((h)(h))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
    )
    (_use (_entity . incalzitor)
    )
  )
  (_instantiation NR30 0 60 (_component CNT30 )
    (_port
      ((c1)(c1))
      ((clk)(clk))
      ((h)(h))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt30)
    )
  )
  (_instantiation NR5 0 63 (_component CNT5 )
    (_port
      ((ifo1)(ifo1))
      ((start)(start))
      ((clk)(clk))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt5)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TMP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LED ~std_logic_vector{2~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal ifo1 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 3906          1655747162099 structural
(_unit VHDL (cuptor 0 6 (structural 0 17 ))
  (_version v33)
  (_time 1655747162098 2022.06.20 20:46:02)
  (_source (\./src/maincode.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655746376751)
    (_use )
  )
  (_component
    (INCALZITOR
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal h ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (CNT30
      (_object
        (_port (_internal c1 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal h ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (CNT5
      (_object
        (_port (_internal ifo1 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation TEMP 0 57 (_component INCALZITOR )
    (_port
      ((start)(start))
      ((clk)(clk))
      ((tmp)(tmp))
      ((h)(h))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
    )
    (_use (_entity . incalzitor)
    )
  )
  (_instantiation NR30 0 60 (_component CNT30 )
    (_port
      ((c1)(c1))
      ((clk)(clk))
      ((h)(h))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt30)
    )
  )
  (_instantiation NR5 0 63 (_component CNT5 )
    (_port
      ((ifo1)(ifo1))
      ((start)(start))
      ((clk)(clk))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt5)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TMP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LED ~std_logic_vector{2~downto~0}~12 0 13 (_entity (_out ))))
    (_signal (_internal ifo1 ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 2))))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1463          1655749937312 count
(_unit VHDL (cnt5 0 6 (count 0 14 ))
  (_version v33)
  (_time 1655749937311 2022.06.20 21:32:17)
  (_source (\./src/CNT5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655749937290)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal count ~std_logic_vector{0~to~2}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2)(3)(4))(_sensitivity(2)(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 )
    (3 2 2 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1751          1655750001467 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655750001466 2022.06.20 21:33:21)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655745274139)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal h ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ts ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0)(1)(2))(_read(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1557          1655750046015 count
(_unit VHDL (cnt30 0 6 (count 0 12 ))
  (_version v33)
  (_time 1655750046014 2022.06.20 21:34:06)
  (_source (\./src/CNT30.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655750045993)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal h ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1)(2)(4)(3)(5))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (3 3 3 2 3 )
  )
  (_model . count 1 -1
  )
)
I 000051 55 3615          1655750197896 structural
(_unit VHDL (cuptor 0 6 (structural 0 17 ))
  (_version v33)
  (_time 1655750197896 2022.06.20 21:36:37)
  (_source (\./src/maincode.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655750197893)
    (_use )
  )
  (_component
    (INCALZITOR
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal h ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (CNT30
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal h ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 34 (_entity (_inout ))))
      )
    )
    (CNT5
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 23 (_entity (_inout ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation TEMP 0 53 (_component INCALZITOR )
    (_port
      ((start)(start))
      ((clk)(clk))
      ((tmp)(tmp))
      ((h)(h))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
    )
    (_use (_entity . incalzitor)
    )
  )
  (_instantiation NR30 0 56 (_component CNT30 )
    (_port
      ((clk)(clk))
      ((h)(h))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt30)
      (_port
        ((clk)(clk))
        ((c)(c))
        ((h)(h))
        ((ph)(ph))
        ((ifo)(ifo))
      )
    )
  )
  (_instantiation NR5 0 59 (_component CNT5 )
    (_port
      ((start)(start))
      ((clk)(clk))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt5)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TMP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LED ~std_logic_vector{2~downto~0}~12 0 13 (_entity (_inout ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1463          1655751215848 count
(_unit VHDL (cnt5 0 6 (count 0 14 ))
  (_version v33)
  (_time 1655751215847 2022.06.20 21:53:35)
  (_source (\./src/CNT5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655749937290)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal count ~std_logic_vector{0~to~2}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 )
    (3 2 2 )
  )
  (_model . count 1 -1
  )
)
I 000046 55 1758          1655751390740 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655751390740 2022.06.20 21:56:30)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655745274139)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal h ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ts ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0)(2)(1))(_read(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 1 -1
  )
)
I 000051 55 3615          1655751390806 structural
(_unit VHDL (cuptor 0 6 (structural 0 17 ))
  (_version v33)
  (_time 1655751390805 2022.06.20 21:56:30)
  (_source (\./src/maincode.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655750197893)
    (_use )
  )
  (_component
    (INCALZITOR
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal h ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (CNT30
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal h ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 34 (_entity (_inout ))))
      )
    )
    (CNT5
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 23 (_entity (_inout ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation TEMP 0 53 (_component INCALZITOR )
    (_port
      ((start)(start))
      ((clk)(clk))
      ((tmp)(tmp))
      ((h)(h))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
    )
    (_use (_entity . incalzitor)
    )
  )
  (_instantiation NR30 0 56 (_component CNT30 )
    (_port
      ((clk)(clk))
      ((h)(h))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt30)
      (_port
        ((clk)(clk))
        ((c)(c))
        ((h)(h))
        ((ph)(ph))
        ((ifo)(ifo))
      )
    )
  )
  (_instantiation NR5 0 59 (_component CNT5 )
    (_port
      ((start)(start))
      ((clk)(clk))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt5)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TMP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LED ~std_logic_vector{2~downto~0}~12 0 13 (_entity (_inout ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1751          1655751431754 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655751431753 2022.06.20 21:57:11)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655745274139)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal h ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ts ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0)(2)(1))(_read(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 1 -1
  )
)
I 000051 55 3615          1655751434821 structural
(_unit VHDL (cuptor 0 6 (structural 0 17 ))
  (_version v33)
  (_time 1655751434820 2022.06.20 21:57:14)
  (_source (\./src/maincode.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655750197893)
    (_use )
  )
  (_component
    (INCALZITOR
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal h ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (CNT30
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal h ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 34 (_entity (_inout ))))
      )
    )
    (CNT5
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 23 (_entity (_inout ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation TEMP 0 53 (_component INCALZITOR )
    (_port
      ((start)(start))
      ((clk)(clk))
      ((tmp)(tmp))
      ((h)(h))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
    )
    (_use (_entity . incalzitor)
    )
  )
  (_instantiation NR30 0 56 (_component CNT30 )
    (_port
      ((clk)(clk))
      ((h)(h))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt30)
      (_port
        ((clk)(clk))
        ((c)(c))
        ((h)(h))
        ((ph)(ph))
        ((ifo)(ifo))
      )
    )
  )
  (_instantiation NR5 0 59 (_component CNT5 )
    (_port
      ((start)(start))
      ((clk)(clk))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt5)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TMP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LED ~std_logic_vector{2~downto~0}~12 0 13 (_entity (_inout ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1557          1655754569543 count
(_unit VHDL (cnt30 0 6 (count 0 12 ))
  (_version v33)
  (_time 1655754569542 2022.06.20 22:49:29)
  (_source (\./src/CNT30.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655750045993)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal h ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1)(4)(3)(2)(5))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (3 3 3 2 3 )
  )
  (_model . count 1 -1
  )
)
V 000046 55 1463          1655754575909 count
(_unit VHDL (cnt5 0 6 (count 0 14 ))
  (_version v33)
  (_time 1655754575909 2022.06.20 22:49:35)
  (_source (\./src/CNT5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655749937290)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal count ~std_logic_vector{0~to~2}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(2)(4))(_sensitivity(0)(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 )
    (3 2 2 )
  )
  (_model . count 1 -1
  )
)
V 000046 55 1557          1655754575972 count
(_unit VHDL (cnt30 0 6 (count 0 12 ))
  (_version v33)
  (_time 1655754575971 2022.06.20 22:49:35)
  (_source (\./src/CNT30.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655750045993)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal h ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2)(3)(4)(1)(5))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (3 3 3 2 3 )
  )
  (_model . count 1 -1
  )
)
V 000046 55 1751          1655754576028 count
(_unit VHDL (incalzitor 0 6 (count 0 11 ))
  (_version v33)
  (_time 1655754576027 2022.06.20 22:49:36)
  (_source (\./src/INCALZITOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655745274139)
    (_use )
  )
  (_object
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal h ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal count ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal ts ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5)(3)(4)(6)(7))(_sensitivity(1)(2)(0))(_read(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 2 3 )
    (3 2 2 3 3 )
  )
  (_model . count 1 -1
  )
)
V 000051 55 3615          1655754576089 structural
(_unit VHDL (cuptor 0 6 (structural 0 17 ))
  (_version v33)
  (_time 1655754576088 2022.06.20 22:49:36)
  (_source (\./src/maincode.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655750197893)
    (_use )
  )
  (_component
    (INCALZITOR
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal tmp ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal h ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (CNT30
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal h ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal ph ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 34 (_entity (_inout ))))
      )
    )
    (CNT5
      (_object
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ifo ~extieee.std_logic_1164.std_logic 0 23 (_entity (_inout ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation TEMP 0 53 (_component INCALZITOR )
    (_port
      ((start)(start))
      ((clk)(clk))
      ((tmp)(tmp))
      ((h)(h))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
    )
    (_use (_entity . incalzitor)
    )
  )
  (_instantiation NR30 0 56 (_component CNT30 )
    (_port
      ((clk)(clk))
      ((h)(h))
      ((ph)(LED(0)))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt30)
      (_port
        ((clk)(clk))
        ((c)(c))
        ((h)(h))
        ((ph)(ph))
        ((ifo)(ifo))
      )
    )
  )
  (_instantiation NR5 0 59 (_component CNT5 )
    (_port
      ((start)(start))
      ((clk)(clk))
      ((ifo)(LED(1)))
      ((c)(LED(2)))
    )
    (_use (_entity . cnt5)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TMP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal H ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal LED ~std_logic_vector{2~downto~0}~12 0 13 (_entity (_inout ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
