Classic Timing Analyzer report for cpu
Tue May 15 17:29:58 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'push'
  8. Clock Setup: 'pop'
  9. Clock Hold: 'clk'
 10. Clock Hold: 'push'
 11. Clock Hold: 'pop'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.975 ns                         ; data[2]                                                                                ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2]                             ; --         ; push     ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.067 ns                        ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3]                             ; out[3]                                                                                 ; push       ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 9.723 ns                         ; pop                                                                                    ; out[6]                                                                                 ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 7.148 ns                         ; data[0]                                                                                ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0]                             ; --         ; push     ; 0            ;
; Clock Setup: 'pop'           ; N/A                                      ; None          ; 345.30 MHz ( period = 2.896 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; pop        ; pop      ; 0            ;
; Clock Setup: 'push'          ; N/A                                      ; None          ; 345.30 MHz ( period = 2.896 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; push       ; push     ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 345.30 MHz ( period = 2.896 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; clk        ; clk      ; 1            ;
; Clock Hold: 'push'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; push       ; push     ; 1            ;
; Clock Hold: 'pop'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; pop        ; pop      ; 1            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                        ;                                                                                        ;            ;          ; 3            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; push            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pop             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 345.30 MHz ( period = 2.896 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.838 ns                ;
; N/A   ; 365.23 MHz ( period = 2.738 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.303 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.873 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.803 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'push'                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 345.30 MHz ( period = 2.896 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; push       ; push     ; None                        ; None                      ; 0.838 ns                ;
; N/A   ; 365.23 MHz ( period = 2.738 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; push       ; push     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; push       ; push     ; None                        ; None                      ; 1.303 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; push       ; push     ; None                        ; None                      ; 0.873 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; push       ; push     ; None                        ; None                      ; 0.803 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; push       ; push     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; push       ; push     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; push       ; push     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; push       ; push     ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pop'                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 345.30 MHz ( period = 2.896 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; pop        ; pop      ; None                        ; None                      ; 0.838 ns                ;
; N/A   ; 365.23 MHz ( period = 2.738 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; pop        ; pop      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; pop        ; pop      ; None                        ; None                      ; 1.303 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; pop        ; pop      ; None                        ; None                      ; 0.873 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; pop        ; pop      ; None                        ; None                      ; 0.803 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; pop        ; pop      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; pop        ; pop      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; pop        ; pop      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; pop        ; pop      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'push'                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; push       ; push     ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pop'                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; pop        ; pop      ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From    ; To                                                         ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 2.975 ns   ; data[2] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 2.965 ns   ; data[2] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2] ; pop      ;
; N/A                                     ; None                                                ; 2.922 ns   ; data[2] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 2.783 ns   ; data[2] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2] ; pop      ;
; N/A                                     ; None                                                ; 2.740 ns   ; data[2] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 2.677 ns   ; data[2] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 2.519 ns   ; data[2] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2] ; pop      ;
; N/A                                     ; None                                                ; 2.489 ns   ; data[2] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 2.476 ns   ; data[2] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 2.419 ns   ; data[2] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 2.365 ns   ; data[2] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; pop      ;
; N/A                                     ; None                                                ; 2.348 ns   ; data[2] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 2.334 ns   ; data[6] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 2.330 ns   ; data[3] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 2.322 ns   ; data[2] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 2.320 ns   ; data[3] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 2.277 ns   ; data[3] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 2.210 ns   ; data[6] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; pop      ;
; N/A                                     ; None                                                ; 2.179 ns   ; data[2] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2] ; pop      ;
; N/A                                     ; None                                                ; 2.167 ns   ; data[6] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; clk      ;
; N/A                                     ; None                                                ; 2.136 ns   ; data[2] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 2.124 ns   ; data[2] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 2.092 ns   ; data[3] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 2.049 ns   ; data[3] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 2.006 ns   ; data[2] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; pop      ;
; N/A                                     ; None                                                ; 1.992 ns   ; data[3] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 1.980 ns   ; data[3] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 1.963 ns   ; data[2] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 1.944 ns   ; data[2] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 1.905 ns   ; data[3] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 1.862 ns   ; data[3] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 1.861 ns   ; data[2] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2] ; pop      ;
; N/A                                     ; None                                                ; 1.856 ns   ; data[3] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 1.850 ns   ; data[3] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 1.818 ns   ; data[2] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 1.813 ns   ; data[3] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 1.811 ns   ; data[0] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; pop      ;
; N/A                                     ; None                                                ; 1.776 ns   ; data[3] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 1.769 ns   ; data[3] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 1.768 ns   ; data[0] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; clk      ;
; N/A                                     ; None                                                ; 1.737 ns   ; data[2] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 1.711 ns   ; data[0] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 1.671 ns   ; data[6] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; pop      ;
; N/A                                     ; None                                                ; 1.663 ns   ; data[7] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 1.645 ns   ; data[3] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 1.628 ns   ; data[6] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; clk      ;
; N/A                                     ; None                                                ; 1.626 ns   ; data[5] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 1.616 ns   ; data[5] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 1.609 ns   ; data[6] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 1.602 ns   ; data[3] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 1.582 ns   ; data[5] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 1.573 ns   ; data[5] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 1.552 ns   ; data[1] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 1.542 ns   ; data[1] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 1.539 ns   ; data[5] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 1.499 ns   ; data[1] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 1.482 ns   ; data[5] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 1.427 ns   ; data[6] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 1.417 ns   ; data[6] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6] ; pop      ;
; N/A                                     ; None                                                ; 1.380 ns   ; data[7] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 1.374 ns   ; data[6] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6] ; clk      ;
; N/A                                     ; None                                                ; 1.370 ns   ; data[7] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; N/A                                     ; None                                                ; 1.335 ns   ; data[0] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 1.327 ns   ; data[7] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 1.325 ns   ; data[0] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; pop      ;
; N/A                                     ; None                                                ; 1.293 ns   ; data[3] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 1.282 ns   ; data[0] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk      ;
; N/A                                     ; None                                                ; 1.270 ns   ; data[2] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 1.270 ns   ; data[5] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 1.255 ns   ; data[6] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 1.254 ns   ; data[2] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; pop      ;
; N/A                                     ; None                                                ; 1.250 ns   ; data[3] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 1.227 ns   ; data[5] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 1.211 ns   ; data[2] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 1.186 ns   ; data[7] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; N/A                                     ; None                                                ; 1.180 ns   ; data[3] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 1.164 ns   ; data[5] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 1.162 ns   ; data[3] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 1.159 ns   ; data[1] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 1.143 ns   ; data[7] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 1.137 ns   ; data[3] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 1.132 ns   ; data[6] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6] ; pop      ;
; N/A                                     ; None                                                ; 1.118 ns   ; data[3] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 1.116 ns   ; data[1] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 1.104 ns   ; data[1] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 1.094 ns   ; data[6] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6] ; pop      ;
; N/A                                     ; None                                                ; 1.089 ns   ; data[6] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6] ; clk      ;
; N/A                                     ; None                                                ; 1.065 ns   ; data[2] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 1.052 ns   ; data[6] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 1.051 ns   ; data[6] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6] ; clk      ;
; N/A                                     ; None                                                ; 0.988 ns   ; data[6] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 0.980 ns   ; data[5] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 0.970 ns   ; data[1] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 0.950 ns   ; data[0] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0] ; pop      ;
; N/A                                     ; None                                                ; 0.949 ns   ; data[4] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 0.942 ns   ; data[2] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2] ; pop      ;
; N/A                                     ; None                                                ; 0.941 ns   ; data[3] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 0.938 ns   ; data[5] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 0.937 ns   ; data[5] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 0.927 ns   ; data[1] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 0.925 ns   ; data[5] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 0.916 ns   ; data[4] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 0.907 ns   ; data[0] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0] ; clk      ;
; N/A                                     ; None                                                ; 0.906 ns   ; data[4] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 0.906 ns   ; data[4] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 0.901 ns   ; data[7] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; N/A                                     ; None                                                ; 0.899 ns   ; data[2] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 0.868 ns   ; data[1] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 0.864 ns   ; data[1] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 0.863 ns   ; data[4] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 0.858 ns   ; data[7] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 0.844 ns   ; data[0] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 0.843 ns   ; data[4] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 0.838 ns   ; data[7] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; N/A                                     ; None                                                ; 0.826 ns   ; data[5] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 0.818 ns   ; data[6] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 0.801 ns   ; data[7] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 0.795 ns   ; data[7] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 0.793 ns   ; data[2] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; pop      ;
; N/A                                     ; None                                                ; 0.758 ns   ; data[4] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 0.751 ns   ; data[1] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 0.750 ns   ; data[2] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 0.743 ns   ; data[5] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 0.743 ns   ; data[7] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 0.732 ns   ; data[7] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 0.728 ns   ; data[3] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 0.715 ns   ; data[4] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 0.715 ns   ; data[7] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 0.712 ns   ; data[1] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 0.709 ns   ; data[1] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 0.708 ns   ; data[1] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 0.703 ns   ; data[3] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 0.702 ns   ; data[0] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; pop      ;
; N/A                                     ; None                                                ; 0.702 ns   ; data[5] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 0.701 ns   ; data[2] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 0.700 ns   ; data[5] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 0.690 ns   ; data[1] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 0.687 ns   ; data[4] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 0.685 ns   ; data[1] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 0.685 ns   ; data[3] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 0.681 ns   ; data[5] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 0.666 ns   ; data[1] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 0.662 ns   ; data[5] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 0.659 ns   ; data[0] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; clk      ;
; N/A                                     ; None                                                ; 0.659 ns   ; data[5] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 0.658 ns   ; data[4] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 0.651 ns   ; data[1] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 0.647 ns   ; data[1] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 0.646 ns   ; data[1] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 0.645 ns   ; data[5] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 0.644 ns   ; data[7] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 0.642 ns   ; data[3] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 0.640 ns   ; data[0] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 0.619 ns   ; data[4] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 0.617 ns   ; data[2] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 0.605 ns   ; data[3] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 0.592 ns   ; data[7] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; N/A                                     ; None                                                ; 0.589 ns   ; data[1] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 0.589 ns   ; data[5] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 0.580 ns   ; data[3] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 0.578 ns   ; data[2] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; pop      ;
; N/A                                     ; None                                                ; 0.575 ns   ; data[6] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; pop      ;
; N/A                                     ; None                                                ; 0.573 ns   ; data[6] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; pop      ;
; N/A                                     ; None                                                ; 0.567 ns   ; data[0] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 0.562 ns   ; data[3] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 0.549 ns   ; data[3] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 0.549 ns   ; data[7] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 0.546 ns   ; data[1] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 0.546 ns   ; data[7] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 0.539 ns   ; data[5] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 0.537 ns   ; data[3] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 0.537 ns   ; data[6] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 0.535 ns   ; data[2] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 0.532 ns   ; data[6] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; clk      ;
; N/A                                     ; None                                                ; 0.530 ns   ; data[6] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; clk      ;
; N/A                                     ; None                                                ; 0.523 ns   ; data[1] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 0.521 ns   ; data[5] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 0.520 ns   ; data[7] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; N/A                                     ; None                                                ; 0.506 ns   ; data[3] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 0.498 ns   ; data[4] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 0.496 ns   ; data[5] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 0.493 ns   ; data[2] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; pop      ;
; N/A                                     ; None                                                ; 0.484 ns   ; data[5] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 0.480 ns   ; data[1] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 0.478 ns   ; data[5] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 0.477 ns   ; data[7] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 0.475 ns   ; data[5] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 0.473 ns   ; data[6] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 0.466 ns   ; data[5] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 0.455 ns   ; data[4] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 0.454 ns   ; data[3] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 0.451 ns   ; data[5] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 0.450 ns   ; data[2] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 0.443 ns   ; data[0] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; pop      ;
; N/A                                     ; None                                                ; 0.443 ns   ; data[3] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 0.436 ns   ; data[4] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 0.423 ns   ; data[5] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 0.411 ns   ; data[3] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 0.408 ns   ; data[5] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 0.403 ns   ; data[1] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;         ;                                                            ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------+--------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                       ; To     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------+--------+------------+
; N/A                                     ; None                                                ; 16.067 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; push       ;
; N/A                                     ; None                                                ; 15.870 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; push       ;
; N/A                                     ; None                                                ; 15.821 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; push       ;
; N/A                                     ; None                                                ; 15.731 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; push       ;
; N/A                                     ; None                                                ; 15.723 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; push       ;
; N/A                                     ; None                                                ; 15.712 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; push       ;
; N/A                                     ; None                                                ; 15.709 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; push       ;
; N/A                                     ; None                                                ; 15.697 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; push       ;
; N/A                                     ; None                                                ; 15.650 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; push       ;
; N/A                                     ; None                                                ; 15.634 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; clk        ;
; N/A                                     ; None                                                ; 15.631 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; push       ;
; N/A                                     ; None                                                ; 15.591 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; pop        ;
; N/A                                     ; None                                                ; 15.515 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; push       ;
; N/A                                     ; None                                                ; 15.453 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; push       ;
; N/A                                     ; None                                                ; 15.437 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; clk        ;
; N/A                                     ; None                                                ; 15.436 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; push       ;
; N/A                                     ; None                                                ; 15.410 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; push       ;
; N/A                                     ; None                                                ; 15.394 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; pop        ;
; N/A                                     ; None                                                ; 15.388 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; clk        ;
; N/A                                     ; None                                                ; 15.345 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; pop        ;
; N/A                                     ; None                                                ; 15.337 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; push       ;
; N/A                                     ; None                                                ; 15.323 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; push       ;
; N/A                                     ; None                                                ; 15.305 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; push       ;
; N/A                                     ; None                                                ; 15.298 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; clk        ;
; N/A                                     ; None                                                ; 15.298 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; push       ;
; N/A                                     ; None                                                ; 15.290 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; clk        ;
; N/A                                     ; None                                                ; 15.279 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; clk        ;
; N/A                                     ; None                                                ; 15.276 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; clk        ;
; N/A                                     ; None                                                ; 15.268 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; push       ;
; N/A                                     ; None                                                ; 15.264 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; clk        ;
; N/A                                     ; None                                                ; 15.255 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; pop        ;
; N/A                                     ; None                                                ; 15.247 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; pop        ;
; N/A                                     ; None                                                ; 15.237 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; push       ;
; N/A                                     ; None                                                ; 15.236 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; pop        ;
; N/A                                     ; None                                                ; 15.233 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; pop        ;
; N/A                                     ; None                                                ; 15.221 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; pop        ;
; N/A                                     ; None                                                ; 15.217 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; clk        ;
; N/A                                     ; None                                                ; 15.209 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; push       ;
; N/A                                     ; None                                                ; 15.198 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; clk        ;
; N/A                                     ; None                                                ; 15.174 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; pop        ;
; N/A                                     ; None                                                ; 15.167 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; push       ;
; N/A                                     ; None                                                ; 15.155 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; pop        ;
; N/A                                     ; None                                                ; 15.138 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; push       ;
; N/A                                     ; None                                                ; 15.082 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; clk        ;
; N/A                                     ; None                                                ; 15.076 ns  ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; push       ;
; N/A                                     ; None                                                ; 15.076 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; push       ;
; N/A                                     ; None                                                ; 15.058 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; push       ;
; N/A                                     ; None                                                ; 15.039 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; pop        ;
; N/A                                     ; None                                                ; 15.024 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; push       ;
; N/A                                     ; None                                                ; 15.020 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; clk        ;
; N/A                                     ; None                                                ; 15.003 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; clk        ;
; N/A                                     ; None                                                ; 14.986 ns  ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; push       ;
; N/A                                     ; None                                                ; 14.977 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; pop        ;
; N/A                                     ; None                                                ; 14.977 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; clk        ;
; N/A                                     ; None                                                ; 14.975 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; push       ;
; N/A                                     ; None                                                ; 14.960 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; pop        ;
; N/A                                     ; None                                                ; 14.949 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; push       ;
; N/A                                     ; None                                                ; 14.939 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] ; out[5] ; push       ;
; N/A                                     ; None                                                ; 14.936 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; push       ;
; N/A                                     ; None                                                ; 14.934 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; pop        ;
; N/A                                     ; None                                                ; 14.904 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; clk        ;
; N/A                                     ; None                                                ; 14.902 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; push       ;
; N/A                                     ; None                                                ; 14.890 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; clk        ;
; N/A                                     ; None                                                ; 14.882 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; push       ;
; N/A                                     ; None                                                ; 14.872 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; clk        ;
; N/A                                     ; None                                                ; 14.865 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; out[5] ; push       ;
; N/A                                     ; None                                                ; 14.865 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; clk        ;
; N/A                                     ; None                                                ; 14.861 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; pop        ;
; N/A                                     ; None                                                ; 14.847 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; pop        ;
; N/A                                     ; None                                                ; 14.847 ns  ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; push       ;
; N/A                                     ; None                                                ; 14.838 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; push       ;
; N/A                                     ; None                                                ; 14.835 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; push       ;
; N/A                                     ; None                                                ; 14.835 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; clk        ;
; N/A                                     ; None                                                ; 14.829 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; pop        ;
; N/A                                     ; None                                                ; 14.822 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; pop        ;
; N/A                                     ; None                                                ; 14.804 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; clk        ;
; N/A                                     ; None                                                ; 14.792 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; pop        ;
; N/A                                     ; None                                                ; 14.776 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; clk        ;
; N/A                                     ; None                                                ; 14.761 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; pop        ;
; N/A                                     ; None                                                ; 14.734 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; clk        ;
; N/A                                     ; None                                                ; 14.733 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; pop        ;
; N/A                                     ; None                                                ; 14.705 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; clk        ;
; N/A                                     ; None                                                ; 14.691 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; pop        ;
; N/A                                     ; None                                                ; 14.691 ns  ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; push       ;
; N/A                                     ; None                                                ; 14.689 ns  ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; push       ;
; N/A                                     ; None                                                ; 14.662 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; pop        ;
; N/A                                     ; None                                                ; 14.651 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; push       ;
; N/A                                     ; None                                                ; 14.650 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; push       ;
; N/A                                     ; None                                                ; 14.643 ns  ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; clk        ;
; N/A                                     ; None                                                ; 14.643 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; clk        ;
; N/A                                     ; None                                                ; 14.626 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; push       ;
; N/A                                     ; None                                                ; 14.625 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; clk        ;
; N/A                                     ; None                                                ; 14.600 ns  ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; pop        ;
; N/A                                     ; None                                                ; 14.600 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; pop        ;
; N/A                                     ; None                                                ; 14.594 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; push       ;
; N/A                                     ; None                                                ; 14.591 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; clk        ;
; N/A                                     ; None                                                ; 14.582 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; pop        ;
; N/A                                     ; None                                                ; 14.554 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; push       ;
; N/A                                     ; None                                                ; 14.553 ns  ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; clk        ;
; N/A                                     ; None                                                ; 14.548 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; pop        ;
; N/A                                     ; None                                                ; 14.542 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; clk        ;
; N/A                                     ; None                                                ; 14.534 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; push       ;
; N/A                                     ; None                                                ; 14.524 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; push       ;
; N/A                                     ; None                                                ; 14.523 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; push       ;
; N/A                                     ; None                                                ; 14.520 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; push       ;
; N/A                                     ; None                                                ; 14.516 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; clk        ;
; N/A                                     ; None                                                ; 14.510 ns  ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; pop        ;
; N/A                                     ; None                                                ; 14.506 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] ; out[5] ; clk        ;
; N/A                                     ; None                                                ; 14.503 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; clk        ;
; N/A                                     ; None                                                ; 14.499 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; pop        ;
; N/A                                     ; None                                                ; 14.494 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; push       ;
; N/A                                     ; None                                                ; 14.488 ns  ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; push       ;
; N/A                                     ; None                                                ; 14.481 ns  ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; push       ;
; N/A                                     ; None                                                ; 14.473 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; pop        ;
; N/A                                     ; None                                                ; 14.469 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; clk        ;
; N/A                                     ; None                                                ; 14.463 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] ; out[5] ; pop        ;
; N/A                                     ; None                                                ; 14.461 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; push       ;
; N/A                                     ; None                                                ; 14.460 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; pop        ;
; N/A                                     ; None                                                ; 14.449 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; clk        ;
; N/A                                     ; None                                                ; 14.441 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; push       ;
; N/A                                     ; None                                                ; 14.440 ns  ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; push       ;
; N/A                                     ; None                                                ; 14.432 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; out[5] ; clk        ;
; N/A                                     ; None                                                ; 14.430 ns  ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; push       ;
; N/A                                     ; None                                                ; 14.426 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; pop        ;
; N/A                                     ; None                                                ; 14.417 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; push       ;
; N/A                                     ; None                                                ; 14.414 ns  ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; clk        ;
; N/A                                     ; None                                                ; 14.406 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; pop        ;
; N/A                                     ; None                                                ; 14.405 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; clk        ;
; N/A                                     ; None                                                ; 14.405 ns  ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; push       ;
; N/A                                     ; None                                                ; 14.402 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; clk        ;
; N/A                                     ; None                                                ; 14.389 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; out[5] ; pop        ;
; N/A                                     ; None                                                ; 14.388 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; push       ;
; N/A                                     ; None                                                ; 14.385 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; out[5] ; push       ;
; N/A                                     ; None                                                ; 14.375 ns  ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; push       ;
; N/A                                     ; None                                                ; 14.374 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; out[5] ; push       ;
; N/A                                     ; None                                                ; 14.373 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; push       ;
; N/A                                     ; None                                                ; 14.371 ns  ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; pop        ;
; N/A                                     ; None                                                ; 14.362 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; pop        ;
; N/A                                     ; None                                                ; 14.359 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; pop        ;
; N/A                                     ; None                                                ; 14.352 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5] ; out[5] ; push       ;
; N/A                                     ; None                                                ; 14.337 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5] ; out[5] ; push       ;
; N/A                                     ; None                                                ; 14.277 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; push       ;
; N/A                                     ; None                                                ; 14.276 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; push       ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; push       ;
; N/A                                     ; None                                                ; 14.259 ns  ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; push       ;
; N/A                                     ; None                                                ; 14.258 ns  ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; clk        ;
; N/A                                     ; None                                                ; 14.256 ns  ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; clk        ;
; N/A                                     ; None                                                ; 14.218 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; clk        ;
; N/A                                     ; None                                                ; 14.217 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; clk        ;
; N/A                                     ; None                                                ; 14.215 ns  ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; pop        ;
; N/A                                     ; None                                                ; 14.213 ns  ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; pop        ;
; N/A                                     ; None                                                ; 14.193 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; clk        ;
; N/A                                     ; None                                                ; 14.191 ns  ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; push       ;
; N/A                                     ; None                                                ; 14.191 ns  ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; push       ;
; N/A                                     ; None                                                ; 14.175 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; pop        ;
; N/A                                     ; None                                                ; 14.174 ns  ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; pop        ;
; N/A                                     ; None                                                ; 14.168 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; out[5] ; push       ;
; N/A                                     ; None                                                ; 14.161 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; clk        ;
; N/A                                     ; None                                                ; 14.150 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; pop        ;
; N/A                                     ; None                                                ; 14.147 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; push       ;
; N/A                                     ; None                                                ; 14.146 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; push       ;
; N/A                                     ; None                                                ; 14.138 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; push       ;
; N/A                                     ; None                                                ; 14.121 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; clk        ;
; N/A                                     ; None                                                ; 14.118 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; pop        ;
; N/A                                     ; None                                                ; 14.107 ns  ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; push       ;
; N/A                                     ; None                                                ; 14.103 ns  ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; push       ;
; N/A                                     ; None                                                ; 14.101 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; clk        ;
; N/A                                     ; None                                                ; 14.091 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; clk        ;
; N/A                                     ; None                                                ; 14.090 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; clk        ;
; N/A                                     ; None                                                ; 14.087 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; clk        ;
; N/A                                     ; None                                                ; 14.078 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; pop        ;
; N/A                                     ; None                                                ; 14.073 ns  ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; out[5] ; push       ;
; N/A                                     ; None                                                ; 14.061 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; clk        ;
; N/A                                     ; None                                                ; 14.058 ns  ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; pop        ;
; N/A                                     ; None                                                ; 14.055 ns  ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; clk        ;
; N/A                                     ; None                                                ; 14.049 ns  ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; push       ;
; N/A                                     ; None                                                ; 14.048 ns  ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; clk        ;
; N/A                                     ; None                                                ; 14.048 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; pop        ;
; N/A                                     ; None                                                ; 14.047 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; pop        ;
; N/A                                     ; None                                                ; 14.044 ns  ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; pop        ;
; N/A                                     ; None                                                ; 14.028 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; clk        ;
; N/A                                     ; None                                                ; 14.018 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; pop        ;
; N/A                                     ; None                                                ; 14.013 ns  ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; push       ;
; N/A                                     ; None                                                ; 14.012 ns  ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; pop        ;
; N/A                                     ; None                                                ; 14.010 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; push       ;
; N/A                                     ; None                                                ; 14.008 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; clk        ;
; N/A                                     ; None                                                ; 14.007 ns  ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; clk        ;
; N/A                                     ; None                                                ; 14.005 ns  ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; pop        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; clk        ;
; N/A                                     ; None                                                ; 13.985 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; pop        ;
; N/A                                     ; None                                                ; 13.984 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; clk        ;
; N/A                                     ; None                                                ; 13.972 ns  ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; push       ;
; N/A                                     ; None                                                ; 13.972 ns  ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3] ; out[3] ; clk        ;
; N/A                                     ; None                                                ; 13.965 ns  ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7] ; out[7] ; pop        ;
; N/A                                     ; None                                                ; 13.964 ns  ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6] ; out[6] ; pop        ;
; N/A                                     ; None                                                ; 13.960 ns  ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; out[4] ; push       ;
; N/A                                     ; None                                                ; 13.955 ns  ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2] ; out[2] ; clk        ;
; N/A                                     ; None                                                ; 13.954 ns  ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; out[1] ; pop        ;
; N/A                                     ; None                                                ; 13.952 ns  ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; out[5] ; clk        ;
; N/A                                     ; None                                                ; 13.942 ns  ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; out[0] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                            ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 9.723 ns        ; pop  ; out[6] ;
; N/A   ; None              ; 9.639 ns        ; pop  ; out[4] ;
; N/A   ; None              ; 9.569 ns        ; pop  ; out[7] ;
; N/A   ; None              ; 9.283 ns        ; pop  ; out[3] ;
; N/A   ; None              ; 9.213 ns        ; pop  ; out[0] ;
; N/A   ; None              ; 8.804 ns        ; pop  ; out[1] ;
; N/A   ; None              ; 8.634 ns        ; pop  ; out[5] ;
; N/A   ; None              ; 8.420 ns        ; pop  ; out[2] ;
+-------+-------------------+-----------------+------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From    ; To                                                         ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 7.148 ns  ; data[0] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 7.118 ns  ; data[4] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 6.771 ns  ; data[0] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 6.715 ns  ; data[0] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; clk      ;
; N/A                                     ; None                                                ; 6.706 ns  ; data[0] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 6.685 ns  ; data[4] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 6.672 ns  ; data[0] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; pop      ;
; N/A                                     ; None                                                ; 6.642 ns  ; data[4] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 6.641 ns  ; data[0] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 6.607 ns  ; data[0] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 6.338 ns  ; data[0] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk      ;
; N/A                                     ; None                                                ; 6.295 ns  ; data[0] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; pop      ;
; N/A                                     ; None                                                ; 6.273 ns  ; data[0] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk      ;
; N/A                                     ; None                                                ; 6.230 ns  ; data[0] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; pop      ;
; N/A                                     ; None                                                ; 6.208 ns  ; data[0] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; clk      ;
; N/A                                     ; None                                                ; 6.174 ns  ; data[0] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk      ;
; N/A                                     ; None                                                ; 6.165 ns  ; data[0] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; pop      ;
; N/A                                     ; None                                                ; 6.131 ns  ; data[0] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; pop      ;
; N/A                                     ; None                                                ; 5.987 ns  ; data[4] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 5.554 ns  ; data[4] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 5.511 ns  ; data[4] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 4.857 ns  ; data[0] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 4.424 ns  ; data[0] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; clk      ;
; N/A                                     ; None                                                ; 4.412 ns  ; data[5] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 4.405 ns  ; data[5] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 4.381 ns  ; data[0] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; pop      ;
; N/A                                     ; None                                                ; 4.346 ns  ; data[7] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 4.276 ns  ; data[4] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 4.275 ns  ; data[4] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 4.268 ns  ; data[1] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 4.263 ns  ; data[6] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 4.209 ns  ; data[1] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 4.207 ns  ; data[4] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 4.194 ns  ; data[7] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 4.190 ns  ; data[4] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 4.188 ns  ; data[7] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 4.151 ns  ; data[7] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 4.140 ns  ; data[6] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 4.133 ns  ; data[6] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 4.074 ns  ; data[6] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 4.061 ns  ; data[4] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 4.048 ns  ; data[7] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 4.020 ns  ; data[5] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 4.019 ns  ; data[1] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 4.017 ns  ; data[3] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 3.979 ns  ; data[5] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 3.972 ns  ; data[5] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 3.947 ns  ; data[0] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 3.936 ns  ; data[5] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 3.929 ns  ; data[5] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 3.913 ns  ; data[7] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 3.874 ns  ; data[3] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 3.870 ns  ; data[7] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; N/A                                     ; None                                                ; 3.843 ns  ; data[4] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 3.842 ns  ; data[4] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 3.842 ns  ; data[4] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 3.840 ns  ; data[6] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 3.835 ns  ; data[1] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 3.830 ns  ; data[6] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; clk      ;
; N/A                                     ; None                                                ; 3.800 ns  ; data[4] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 3.799 ns  ; data[4] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 3.792 ns  ; data[1] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 3.787 ns  ; data[6] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; pop      ;
; N/A                                     ; None                                                ; 3.776 ns  ; data[1] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 3.774 ns  ; data[4] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 3.761 ns  ; data[7] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 3.757 ns  ; data[4] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 3.755 ns  ; data[7] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 3.754 ns  ; data[6] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 3.734 ns  ; data[1] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 3.733 ns  ; data[1] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 3.731 ns  ; data[4] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 3.727 ns  ; data[3] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 3.718 ns  ; data[7] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; N/A                                     ; None                                                ; 3.718 ns  ; data[7] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 3.715 ns  ; data[5] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 3.714 ns  ; data[4] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 3.712 ns  ; data[7] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; N/A                                     ; None                                                ; 3.707 ns  ; data[6] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; clk      ;
; N/A                                     ; None                                                ; 3.702 ns  ; data[7] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 3.700 ns  ; data[6] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6] ; clk      ;
; N/A                                     ; None                                                ; 3.698 ns  ; data[1] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 3.682 ns  ; data[4] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 3.675 ns  ; data[7] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; N/A                                     ; None                                                ; 3.664 ns  ; data[5] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 3.664 ns  ; data[6] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; pop      ;
; N/A                                     ; None                                                ; 3.662 ns  ; data[0] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 3.657 ns  ; data[6] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6] ; pop      ;
; N/A                                     ; None                                                ; 3.642 ns  ; data[5] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 3.641 ns  ; data[6] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; clk      ;
; N/A                                     ; None                                                ; 3.631 ns  ; data[1] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 3.628 ns  ; data[4] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 3.622 ns  ; data[2] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 3.615 ns  ; data[7] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 3.601 ns  ; data[3] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 3.598 ns  ; data[6] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; pop      ;
; N/A                                     ; None                                                ; 3.594 ns  ; data[1] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 3.587 ns  ; data[5] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 3.586 ns  ; data[1] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 3.585 ns  ; data[4] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 3.585 ns  ; data[6] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 3.585 ns  ; data[7] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 3.584 ns  ; data[3] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 3.584 ns  ; data[7] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 3.576 ns  ; data[1] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 3.573 ns  ; data[4] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 3.572 ns  ; data[7] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; N/A                                     ; None                                                ; 3.545 ns  ; data[2] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 3.544 ns  ; data[5] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 3.543 ns  ; data[1] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 3.541 ns  ; data[3] ; lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 3.531 ns  ; data[1] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 3.521 ns  ; data[4] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 3.517 ns  ; data[1] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 3.514 ns  ; data[0] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; clk      ;
; N/A                                     ; None                                                ; 3.493 ns  ; data[0] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 3.472 ns  ; data[4] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4] ; push     ;
; N/A                                     ; None                                                ; 3.471 ns  ; data[0] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; pop      ;
; N/A                                     ; None                                                ; 3.441 ns  ; data[3] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 3.431 ns  ; data[7] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 3.418 ns  ; data[2] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 3.418 ns  ; data[3] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 3.409 ns  ; data[4] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 3.407 ns  ; data[6] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; clk      ;
; N/A                                     ; None                                                ; 3.404 ns  ; data[0] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 3.398 ns  ; data[3] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 3.391 ns  ; data[7] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 3.390 ns  ; data[5] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 3.366 ns  ; data[4] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 3.364 ns  ; data[6] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; pop      ;
; N/A                                     ; None                                                ; 3.361 ns  ; data[5] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 3.321 ns  ; data[6] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; clk      ;
; N/A                                     ; None                                                ; 3.301 ns  ; data[1] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 3.294 ns  ; data[3] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 3.282 ns  ; data[5] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 3.278 ns  ; data[6] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; pop      ;
; N/A                                     ; None                                                ; 3.269 ns  ; data[7] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 3.265 ns  ; data[1] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 3.258 ns  ; data[1] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 3.251 ns  ; data[3] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 3.249 ns  ; data[4] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 3.246 ns  ; data[1] ; lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1] ; push     ;
; N/A                                     ; None                                                ; 3.239 ns  ; data[5] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 3.235 ns  ; data[6] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 3.232 ns  ; data[7] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 3.231 ns  ; data[5] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 3.229 ns  ; data[0] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; clk      ;
; N/A                                     ; None                                                ; 3.226 ns  ; data[7] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; N/A                                     ; None                                                ; 3.222 ns  ; data[1] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 3.221 ns  ; data[2] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 3.217 ns  ; data[5] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 3.209 ns  ; data[5] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 3.206 ns  ; data[4] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 3.198 ns  ; data[1] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 3.189 ns  ; data[2] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 3.188 ns  ; data[5] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 3.186 ns  ; data[0] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; pop      ;
; N/A                                     ; None                                                ; 3.168 ns  ; data[3] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 3.166 ns  ; data[5] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5] ; pop      ;
; N/A                                     ; None                                                ; 3.163 ns  ; data[3] ; lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 3.161 ns  ; data[1] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 3.155 ns  ; data[1] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 3.152 ns  ; data[6] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; clk      ;
; N/A                                     ; None                                                ; 3.152 ns  ; data[7] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 3.151 ns  ; data[7] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 3.146 ns  ; data[2] ; lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; pop      ;
; N/A                                     ; None                                                ; 3.143 ns  ; data[1] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 3.140 ns  ; data[4] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 3.125 ns  ; data[3] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; pop      ;
; N/A                                     ; None                                                ; 3.121 ns  ; data[7] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; push     ;
; N/A                                     ; None                                                ; 3.118 ns  ; data[1] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 3.112 ns  ; data[2] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 3.109 ns  ; data[6] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; pop      ;
; N/A                                     ; None                                                ; 3.109 ns  ; data[7] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; N/A                                     ; None                                                ; 3.108 ns  ; data[7] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; N/A                                     ; None                                                ; 3.101 ns  ; data[5] ; lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; push     ;
; N/A                                     ; None                                                ; 3.100 ns  ; data[0] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; push     ;
; N/A                                     ; None                                                ; 3.100 ns  ; data[1] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 3.098 ns  ; data[1] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 3.097 ns  ; data[4] ; lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 3.088 ns  ; data[4] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 3.084 ns  ; data[1] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1] ; clk      ;
; N/A                                     ; None                                                ; 3.081 ns  ; data[2] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2] ; push     ;
; N/A                                     ; None                                                ; 3.069 ns  ; data[2] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; pop      ;
; N/A                                     ; None                                                ; 3.060 ns  ; data[0] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0] ; clk      ;
; N/A                                     ; None                                                ; 3.055 ns  ; data[1] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 3.045 ns  ; data[4] ; lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 3.041 ns  ; data[1] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1] ; pop      ;
; N/A                                     ; None                                                ; 3.039 ns  ; data[4] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4] ; clk      ;
; N/A                                     ; None                                                ; 3.024 ns  ; data[3] ; lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3] ; push     ;
; N/A                                     ; None                                                ; 3.017 ns  ; data[0] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0] ; pop      ;
; N/A                                     ; None                                                ; 2.998 ns  ; data[7] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 2.996 ns  ; data[4] ; lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4] ; pop      ;
; N/A                                     ; None                                                ; 2.988 ns  ; data[6] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6] ; push     ;
; N/A                                     ; None                                                ; 2.985 ns  ; data[2] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; clk      ;
; N/A                                     ; None                                                ; 2.985 ns  ; data[3] ; lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; clk      ;
; N/A                                     ; None                                                ; 2.971 ns  ; data[0] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk      ;
; N/A                                     ; None                                                ; 2.958 ns  ; data[7] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk      ;
; N/A                                     ; None                                                ; 2.957 ns  ; data[5] ; lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5] ; clk      ;
; N/A                                     ; None                                                ; 2.955 ns  ; data[7] ; lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; pop      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;         ;                                                            ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------+------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue May 15 17:29:57 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "push" is an undefined clock
    Info: Assuming node "pop" is an undefined clock
Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst36" as buffer
    Info: Detected gated clock "inst34" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected gated clock "inst23" as buffer
    Info: Detected gated clock "lpm_decode2:inst18|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]~0" as buffer
    Info: Detected gated clock "inst40" as buffer
    Info: Detected gated clock "inst38" as buffer
    Info: Detected gated clock "inst26" as buffer
    Info: Detected gated clock "inst24" as buffer
    Info: Detected gated clock "inst30" as buffer
    Info: Detected gated clock "inst27" as buffer
    Info: Detected gated clock "inst32" as buffer
    Info: Detected gated clock "inst28" as buffer
    Info: Detected ripple clock "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "lpm_compare2:inst8|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "inst12" as buffer
    Info: Detected ripple clock "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1]" as buffer
Info: Clock "clk" has Internal fmax of 345.3 MHz between source register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]" and destination register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]" (period= 2.896 ns)
    Info: + Longest register to register delay is 0.838 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N13; Fanout = 65; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
        Info: 2: + IC(0.231 ns) + CELL(0.350 ns) = 0.581 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 2; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.616 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 2; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.741 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita2'
        Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.838 ns; Loc. = LCFF_X19_Y11_N5; Fanout = 63; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.607 ns ( 72.43 % )
        Info: Total interconnect delay = 0.231 ns ( 27.57 % )
    Info: - Smallest clock skew is -1.874 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.111 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(1.389 ns) + CELL(0.053 ns) = 2.261 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 14; COMB Node = 'inst12'
            Info: 3: + IC(0.232 ns) + CELL(0.618 ns) = 3.111 ns; Loc. = LCFF_X19_Y11_N5; Fanout = 63; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.490 ns ( 47.89 % )
            Info: Total interconnect delay = 1.621 ns ( 52.11 % )
        Info: - Longest clock path from clock "clk" to source register is 4.985 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(1.389 ns) + CELL(0.053 ns) = 2.261 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 14; COMB Node = 'inst12'
            Info: 3: + IC(1.454 ns) + CELL(0.000 ns) = 3.715 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst12~clkctrl'
            Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 4.985 ns; Loc. = LCFF_X19_Y11_N13; Fanout = 65; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.490 ns ( 29.89 % )
            Info: Total interconnect delay = 3.495 ns ( 70.11 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "push" has Internal fmax of 345.3 MHz between source register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]" and destination register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]" (period= 2.896 ns)
    Info: + Longest register to register delay is 0.838 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N13; Fanout = 65; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
        Info: 2: + IC(0.231 ns) + CELL(0.350 ns) = 0.581 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 2; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.616 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 2; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.741 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita2'
        Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.838 ns; Loc. = LCFF_X19_Y11_N5; Fanout = 63; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.607 ns ( 72.43 % )
        Info: Total interconnect delay = 0.231 ns ( 27.57 % )
    Info: - Smallest clock skew is -1.874 ns
        Info: + Shortest clock path from clock "push" to destination register is 3.544 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 18; CLK Node = 'push'
            Info: 2: + IC(1.605 ns) + CELL(0.225 ns) = 2.694 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 14; COMB Node = 'inst12'
            Info: 3: + IC(0.232 ns) + CELL(0.618 ns) = 3.544 ns; Loc. = LCFF_X19_Y11_N5; Fanout = 63; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.707 ns ( 48.17 % )
            Info: Total interconnect delay = 1.837 ns ( 51.83 % )
        Info: - Longest clock path from clock "push" to source register is 5.418 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 18; CLK Node = 'push'
            Info: 2: + IC(1.605 ns) + CELL(0.225 ns) = 2.694 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 14; COMB Node = 'inst12'
            Info: 3: + IC(1.454 ns) + CELL(0.000 ns) = 4.148 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst12~clkctrl'
            Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 5.418 ns; Loc. = LCFF_X19_Y11_N13; Fanout = 65; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.707 ns ( 31.51 % )
            Info: Total interconnect delay = 3.711 ns ( 68.49 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "pop" has Internal fmax of 345.3 MHz between source register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]" and destination register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]" (period= 2.896 ns)
    Info: + Longest register to register delay is 0.838 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N13; Fanout = 65; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
        Info: 2: + IC(0.231 ns) + CELL(0.350 ns) = 0.581 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 2; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.616 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 2; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.741 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita2'
        Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.838 ns; Loc. = LCFF_X19_Y11_N5; Fanout = 63; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.607 ns ( 72.43 % )
        Info: Total interconnect delay = 0.231 ns ( 27.57 % )
    Info: - Smallest clock skew is -1.874 ns
        Info: + Shortest clock path from clock "pop" to destination register is 3.068 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 2; CLK Node = 'pop'
            Info: 2: + IC(1.181 ns) + CELL(0.228 ns) = 2.218 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 14; COMB Node = 'inst12'
            Info: 3: + IC(0.232 ns) + CELL(0.618 ns) = 3.068 ns; Loc. = LCFF_X19_Y11_N5; Fanout = 63; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.655 ns ( 53.94 % )
            Info: Total interconnect delay = 1.413 ns ( 46.06 % )
        Info: - Longest clock path from clock "pop" to source register is 4.942 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 2; CLK Node = 'pop'
            Info: 2: + IC(1.181 ns) + CELL(0.228 ns) = 2.218 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 14; COMB Node = 'inst12'
            Info: 3: + IC(1.454 ns) + CELL(0.000 ns) = 3.672 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst12~clkctrl'
            Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 4.942 ns; Loc. = LCFF_X19_Y11_N13; Fanout = 65; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.655 ns ( 33.49 % )
            Info: Total interconnect delay = 3.287 ns ( 66.51 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]" and destination pin or register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]" for clock "clk" (Hold time is 1.249 ns)
    Info: + Largest clock skew is 1.874 ns
        Info: + Longest clock path from clock "clk" to destination register is 4.985 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(1.389 ns) + CELL(0.053 ns) = 2.261 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 14; COMB Node = 'inst12'
            Info: 3: + IC(1.454 ns) + CELL(0.000 ns) = 3.715 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst12~clkctrl'
            Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 4.985 ns; Loc. = LCFF_X19_Y11_N7; Fanout = 62; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
            Info: Total cell delay = 1.490 ns ( 29.89 % )
            Info: Total interconnect delay = 3.495 ns ( 70.11 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.111 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(1.389 ns) + CELL(0.053 ns) = 2.261 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 14; COMB Node = 'inst12'
            Info: 3: + IC(0.232 ns) + CELL(0.618 ns) = 3.111 ns; Loc. = LCFF_X19_Y11_N5; Fanout = 63; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.490 ns ( 47.89 % )
            Info: Total interconnect delay = 1.621 ns ( 52.11 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N5; Fanout = 63; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita2~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X19_Y11_N6; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita3'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X19_Y11_N7; Fanout = 62; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.680 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "push" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]" and destination pin or register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]" for clock "push" (Hold time is 1.249 ns)
    Info: + Largest clock skew is 1.874 ns
        Info: + Longest clock path from clock "push" to destination register is 5.418 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 18; CLK Node = 'push'
            Info: 2: + IC(1.605 ns) + CELL(0.225 ns) = 2.694 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 14; COMB Node = 'inst12'
            Info: 3: + IC(1.454 ns) + CELL(0.000 ns) = 4.148 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst12~clkctrl'
            Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 5.418 ns; Loc. = LCFF_X19_Y11_N7; Fanout = 62; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
            Info: Total cell delay = 1.707 ns ( 31.51 % )
            Info: Total interconnect delay = 3.711 ns ( 68.49 % )
        Info: - Shortest clock path from clock "push" to source register is 3.544 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 18; CLK Node = 'push'
            Info: 2: + IC(1.605 ns) + CELL(0.225 ns) = 2.694 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 14; COMB Node = 'inst12'
            Info: 3: + IC(0.232 ns) + CELL(0.618 ns) = 3.544 ns; Loc. = LCFF_X19_Y11_N5; Fanout = 63; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.707 ns ( 48.17 % )
            Info: Total interconnect delay = 1.837 ns ( 51.83 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N5; Fanout = 63; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita2~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X19_Y11_N6; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita3'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X19_Y11_N7; Fanout = 62; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.680 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "pop" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]" and destination pin or register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]" for clock "pop" (Hold time is 1.249 ns)
    Info: + Largest clock skew is 1.874 ns
        Info: + Longest clock path from clock "pop" to destination register is 4.942 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 2; CLK Node = 'pop'
            Info: 2: + IC(1.181 ns) + CELL(0.228 ns) = 2.218 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 14; COMB Node = 'inst12'
            Info: 3: + IC(1.454 ns) + CELL(0.000 ns) = 3.672 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst12~clkctrl'
            Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 4.942 ns; Loc. = LCFF_X19_Y11_N7; Fanout = 62; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
            Info: Total cell delay = 1.655 ns ( 33.49 % )
            Info: Total interconnect delay = 3.287 ns ( 66.51 % )
        Info: - Shortest clock path from clock "pop" to source register is 3.068 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 2; CLK Node = 'pop'
            Info: 2: + IC(1.181 ns) + CELL(0.228 ns) = 2.218 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 14; COMB Node = 'inst12'
            Info: 3: + IC(0.232 ns) + CELL(0.618 ns) = 3.068 ns; Loc. = LCFF_X19_Y11_N5; Fanout = 63; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.655 ns ( 53.94 % )
            Info: Total interconnect delay = 1.413 ns ( 46.06 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N5; Fanout = 63; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita2~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X19_Y11_N6; Fanout = 1; COMB Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|counter_comb_bita3'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X19_Y11_N7; Fanout = 62; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.680 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2]" (data pin = "data[2]", clock pin = "push") is 2.975 ns
    Info: + Longest pin to register delay is 7.266 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y15; Fanout = 12; PIN Node = 'data[2]'
        Info: 2: + IC(6.073 ns) + CELL(0.346 ns) = 7.266 ns; Loc. = LCCOMB_X21_Y15_N30; Fanout = 1; REG Node = 'lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2]'
        Info: Total cell delay = 1.193 ns ( 16.42 % )
        Info: Total interconnect delay = 6.073 ns ( 83.58 % )
    Info: + Micro setup delay of destination is 0.621 ns
    Info: - Shortest clock path from clock "push" to destination register is 4.912 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 18; CLK Node = 'push'
        Info: 2: + IC(1.608 ns) + CELL(0.154 ns) = 2.626 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 1; COMB Node = 'inst32'
        Info: 3: + IC(1.342 ns) + CELL(0.000 ns) = 3.968 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst32~clkctrl'
        Info: 4: + IC(0.891 ns) + CELL(0.053 ns) = 4.912 ns; Loc. = LCCOMB_X21_Y15_N30; Fanout = 1; REG Node = 'lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2]'
        Info: Total cell delay = 1.071 ns ( 21.80 % )
        Info: Total interconnect delay = 3.841 ns ( 78.20 % )
Info: tco from clock "push" to destination pin "out[3]" through register "lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3]" is 16.067 ns
    Info: + Longest clock path from clock "push" to source register is 9.544 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 18; CLK Node = 'push'
        Info: 2: + IC(1.605 ns) + CELL(0.225 ns) = 2.694 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 14; COMB Node = 'inst12'
        Info: 3: + IC(1.454 ns) + CELL(0.000 ns) = 4.148 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst12~clkctrl'
        Info: 4: + IC(0.652 ns) + CELL(0.712 ns) = 5.512 ns; Loc. = LCFF_X19_Y11_N7; Fanout = 62; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
        Info: 5: + IC(1.037 ns) + CELL(0.378 ns) = 6.927 ns; Loc. = LCCOMB_X19_Y8_N24; Fanout = 1; COMB Node = 'inst23'
        Info: 6: + IC(1.639 ns) + CELL(0.000 ns) = 8.566 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'inst23~clkctrl'
        Info: 7: + IC(0.925 ns) + CELL(0.053 ns) = 9.544 ns; Loc. = LCCOMB_X35_Y2_N16; Fanout = 1; REG Node = 'lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 2.232 ns ( 23.39 % )
        Info: Total interconnect delay = 7.312 ns ( 76.61 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.523 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y2_N16; Fanout = 1; REG Node = 'lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3]'
        Info: 2: + IC(1.088 ns) + CELL(0.154 ns) = 1.242 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 1; COMB Node = 'inst41[3]~33'
        Info: 3: + IC(0.375 ns) + CELL(0.378 ns) = 1.995 ns; Loc. = LCCOMB_X33_Y7_N26; Fanout = 1; COMB Node = 'inst41[3]~35'
        Info: 4: + IC(2.566 ns) + CELL(1.962 ns) = 6.523 ns; Loc. = PIN_D12; Fanout = 0; PIN Node = 'out[3]'
        Info: Total cell delay = 2.494 ns ( 38.23 % )
        Info: Total interconnect delay = 4.029 ns ( 61.77 % )
Info: Longest tpd from source pin "pop" to destination pin "out[6]" is 9.723 ns
    Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 2; CLK Node = 'pop'
    Info: 2: + IC(4.184 ns) + CELL(0.154 ns) = 5.147 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 8; COMB Node = 'inst41[7]~7'
    Info: 3: + IC(2.436 ns) + CELL(2.140 ns) = 9.723 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'out[6]'
    Info: Total cell delay = 3.103 ns ( 31.91 % )
    Info: Total interconnect delay = 6.620 ns ( 68.09 % )
Info: th for register "lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0]" (data pin = "data[0]", clock pin = "push") is 7.148 ns
    Info: + Longest clock path from clock "push" to destination register is 9.518 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 18; CLK Node = 'push'
        Info: 2: + IC(1.605 ns) + CELL(0.225 ns) = 2.694 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 14; COMB Node = 'inst12'
        Info: 3: + IC(1.454 ns) + CELL(0.000 ns) = 4.148 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst12~clkctrl'
        Info: 4: + IC(0.652 ns) + CELL(0.712 ns) = 5.512 ns; Loc. = LCFF_X19_Y11_N7; Fanout = 62; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
        Info: 5: + IC(1.034 ns) + CELL(0.378 ns) = 6.924 ns; Loc. = LCCOMB_X19_Y8_N0; Fanout = 1; COMB Node = 'inst25'
        Info: 6: + IC(1.675 ns) + CELL(0.000 ns) = 8.599 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst25~clkctrl'
        Info: 7: + IC(0.866 ns) + CELL(0.053 ns) = 9.518 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 1; REG Node = 'lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 2.232 ns ( 23.45 % )
        Info: Total interconnect delay = 7.286 ns ( 76.55 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.370 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 12; PIN Node = 'data[0]'
        Info: 2: + IC(1.299 ns) + CELL(0.272 ns) = 2.370 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 1; REG Node = 'lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 1.071 ns ( 45.19 % )
        Info: Total interconnect delay = 1.299 ns ( 54.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 229 megabytes
    Info: Processing ended: Tue May 15 17:29:58 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


