$date
	Thu Oct 22 19:05:04 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 3 $ selector [2:0] $end
$scope module modALU $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 3 ' sel [2:0] $end
$var reg 4 ( Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 (
b0 '
b100 &
b100 %
b0 $
b100 #
b100 "
b100 !
$end
#1
b1 $
b1 '
#2
b1000 !
b1000 (
b10 $
b10 '
#3
b0 !
b0 (
b11 $
b11 '
#4
b100 $
b100 '
#5
b1111 !
b1111 (
b101 $
b101 '
#6
b0 !
b0 (
b110 $
b110 '
#7
b111 $
b111 '
#8
b100 !
b100 (
b0 $
b0 '
#9
b1 $
b1 '
#10
b1000 !
b1000 (
b10 $
b10 '
