

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Sep 17 14:25:53 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls_single_frame_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.024 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1             |        9|       15|   3 ~ 5  |          -|          -|      3|    no    |
        | + Loop 1.1          |        1|        3|         1|          -|          -| 1 ~ 3 |    no    |
        |- Loop 2             |        ?|        ?|         ?|          -|          -|      ?|    no    |
        | + Loop 2.1          |        ?|        ?|         1|          -|          -|      ?|    no    |
        |- Loop 3             |        ?|        ?|         ?|          -|          -|      ?|    no    |
        | + Loop 3.1          |        ?|        ?|       116|          -|          -|      ?|    no    |
        |  ++ Loop 3.1.1      |      114|      114|        38|          -|          -|      3|    no    |
        |   +++ Loop 3.1.1.1  |       36|       36|        12|          -|          -|      3|    no    |
        |- Loop 4             |        ?|        ?|         ?|          -|          -|      ?|    no    |
        | + Loop 4.1          |        ?|        ?|         3|          -|          -|      ?|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    796|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      5|     454|    879|    -|
|Memory           |       16|      -|      64|      5|    0|
|Multiplexer      |        -|      -|       -|    318|    -|
|Register         |        -|      -|     800|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       16|      5|    1318|   1998|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |conv2d_AXILiteS_s_axi_U  |conv2d_AXILiteS_s_axi  |        0|      0|  106|  168|    0|
    |conv2d_fadd_32ns_bkb_U1  |conv2d_fadd_32ns_bkb   |        0|      2|  205|  390|    0|
    |conv2d_fmul_32ns_cud_U2  |conv2d_fmul_32ns_cud   |        0|      3|  143|  321|    0|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                    |                       |        0|      5|  454|  879|    0|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |input_U   |conv2d_input   |        8|   0|   0|    0|  4096|   32|     1|       131072|
    |kernel_U  |conv2d_kernel  |        0|  64|   5|    0|     9|   32|     1|          288|
    |output_U  |conv2d_output  |        8|   0|   0|    0|  3844|   32|     1|       123008|
    +----------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |               |       16|  64|   5|    0|  7949|   96|     3|       254368|
    +----------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln31_fu_396_p2      |     +    |      0|  0|  15|           5|           5|
    |add_ln43_fu_471_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln60_fu_555_p2      |     +    |      0|  0|  17|          13|          13|
    |add_ln65_1_fu_641_p2    |     +    |      0|  0|  14|          14|          14|
    |add_ln65_2_fu_647_p2    |     +    |      0|  0|  14|          14|          14|
    |add_ln65_3_fu_661_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln65_fu_585_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln79_1_fu_531_p2    |     +    |      0|  0|  39|          32|           3|
    |add_ln79_fu_526_p2      |     +    |      0|  0|  39|          32|           3|
    |add_ln84_fu_749_p2      |     +    |      0|  0|  17|          13|          13|
    |col_4_fu_452_p2         |     +    |      0|  0|  38|          31|           1|
    |col_5_fu_545_p2         |     +    |      0|  0|  38|          31|           1|
    |col_6_fu_729_p2         |     +    |      0|  0|  38|          31|           1|
    |col_boundary_fu_438_p2  |     +    |      0|  0|  39|          32|           3|
    |col_fu_377_p2           |     +    |      0|  0|  10|           2|           1|
    |m_fu_571_p2             |     +    |      0|  0|  10|           2|           1|
    |n_fu_627_p2             |     +    |      0|  0|  10|           2|           1|
    |row_4_fu_343_p2         |     +    |      0|  0|  10|           2|           1|
    |row_5_fu_415_p2         |     +    |      0|  0|  38|          31|           1|
    |row_6_fu_679_p2         |     +    |      0|  0|  38|          31|           1|
    |row_boundary_fu_433_p2  |     +    |      0|  0|  39|          32|           3|
    |row_fu_490_p2           |     +    |      0|  0|  38|          31|           1|
    |sub_ln31_fu_365_p2      |     -    |      0|  0|  15|           5|           5|
    |sub_ln60_fu_520_p2      |     -    |      0|  0|  17|          13|          13|
    |sub_ln65_fu_615_p2      |     -    |      0|  0|  15|           5|           5|
    |sub_ln84_fu_714_p2      |     -    |      0|  0|  17|          13|          13|
    |ap_block_state3         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5         |    and   |      0|  0|   2|           1|           1|
    |tmp_last_fu_740_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln28_fu_337_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln29_fu_371_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln40_fu_410_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln41_fu_447_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln57_fu_485_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln58_fu_540_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln63_fu_565_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln64_fu_621_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln76_fu_674_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln77_fu_724_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln79_1_fu_735_p2   |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln79_fu_685_p2     |   icmp   |      0|  0|  18|          32|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 796|         711|         411|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  117|         25|    1|         25|
    |col_0_reg_202              |    9|          2|    2|          4|
    |col_1_reg_224              |    9|          2|   31|         62|
    |col_2_reg_247              |    9|          2|   31|         62|
    |col_3_reg_316              |    9|          2|   31|         62|
    |empty_6_reg_259            |    9|          2|   32|         64|
    |empty_8_reg_282            |    9|          2|   32|         64|
    |input_address0             |   15|          3|   12|         36|
    |kernel_address0            |   15|          3|    4|         12|
    |m_0_reg_271                |    9|          2|    2|          4|
    |n_0_reg_294                |    9|          2|    2|          4|
    |output_address0            |   21|          4|   12|         48|
    |output_d0                  |   15|          3|   32|         96|
    |row_0_reg_191              |    9|          2|    2|          4|
    |row_1_reg_213              |    9|          2|   31|         62|
    |row_2_reg_235              |    9|          2|   31|         62|
    |row_3_reg_305              |    9|          2|   31|         62|
    |stream_input_TDATA_blk_n   |    9|          2|    1|          2|
    |stream_kernel_TDATA_blk_n  |    9|          2|    1|          2|
    |stream_output_TDATA_blk_n  |    9|          2|    1|          2|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  318|         68|  322|        739|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln65_3_reg_900      |   5|   0|    5|          0|
    |add_ln79_1_reg_851      |  32|   0|   32|          0|
    |add_ln79_reg_846        |  32|   0|   32|          0|
    |ap_CS_fsm               |  24|   0|   24|          0|
    |col_0_reg_202           |   2|   0|    2|          0|
    |col_1_reg_224           |  31|   0|   31|          0|
    |col_2_reg_247           |  31|   0|   31|          0|
    |col_3_reg_316           |  31|   0|   31|          0|
    |col_5_reg_859           |  31|   0|   31|          0|
    |col_6_reg_952           |  31|   0|   31|          0|
    |col_boundary_reg_816    |  32|   0|   32|          0|
    |empty_6_reg_259         |  32|   0|   32|          0|
    |empty_8_reg_282         |  32|   0|   32|          0|
    |icmp_ln79_reg_939       |   1|   0|    1|          0|
    |input_col_read_reg_759  |  32|   0|   32|          0|
    |input_load_reg_905      |  32|   0|   32|          0|
    |input_row_read_reg_766  |  32|   0|   32|          0|
    |m_0_reg_271             |   2|   0|    2|          0|
    |m_reg_872               |   2|   0|    2|          0|
    |n_0_reg_294             |   2|   0|    2|          0|
    |n_reg_890               |   2|   0|    2|          0|
    |output_addr_reg_864     |  12|   0|   12|          0|
    |row_0_reg_191           |   2|   0|    2|          0|
    |row_1_reg_213           |  31|   0|   31|          0|
    |row_2_reg_235           |  31|   0|   31|          0|
    |row_3_reg_305           |  31|   0|   31|          0|
    |row_4_reg_776           |   2|   0|    2|          0|
    |row_5_reg_800           |  31|   0|   31|          0|
    |row_6_reg_934           |  31|   0|   31|          0|
    |row_boundary_reg_810    |  32|   0|   32|          0|
    |row_reg_836             |  31|   0|   31|          0|
    |sext_ln65_cast_reg_877  |   8|   0|   14|          6|
    |sub_ln31_reg_781        |   5|   0|    5|          0|
    |sub_ln60_reg_841        |  12|   0|   13|          1|
    |sub_ln65_reg_882        |   5|   0|    5|          0|
    |sub_ln84_reg_944        |  12|   0|   13|          1|
    |tmp_4_reg_925           |  32|   0|   32|          0|
    |tmp_last_reg_957        |   1|   0|    1|          0|
    |x_reg_920               |  32|   0|   32|          0|
    |zext_ln43_cast_reg_805  |   8|   0|   14|          6|
    +------------------------+----+----+-----+-----------+
    |Total                   | 800|   0|  814|         14|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+------------------------+-----+-----+--------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |        conv2d        | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |        conv2d        | return value |
|stream_kernel_TDATA     |  in |   32|     axis     | stream_kernel_V_data |    pointer   |
|stream_kernel_TVALID    |  in |    1|     axis     | stream_kernel_V_last |    pointer   |
|stream_kernel_TREADY    | out |    1|     axis     | stream_kernel_V_last |    pointer   |
|stream_kernel_TLAST     |  in |    1|     axis     | stream_kernel_V_last |    pointer   |
|stream_input_TDATA      |  in |   32|     axis     |  stream_input_V_data |    pointer   |
|stream_input_TVALID     |  in |    1|     axis     |  stream_input_V_last |    pointer   |
|stream_input_TREADY     | out |    1|     axis     |  stream_input_V_last |    pointer   |
|stream_input_TLAST      |  in |    1|     axis     |  stream_input_V_last |    pointer   |
|stream_output_TDATA     | out |   32|     axis     | stream_output_V_data |    pointer   |
|stream_output_TVALID    | out |    1|     axis     | stream_output_V_last |    pointer   |
|stream_output_TREADY    |  in |    1|     axis     | stream_output_V_last |    pointer   |
|stream_output_TLAST     | out |    1|     axis     | stream_output_V_last |    pointer   |
+------------------------+-----+-----+--------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 6 
5 --> 5 4 
6 --> 7 21 
7 --> 8 6 
8 --> 9 7 
9 --> 10 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 9 
21 --> 22 
22 --> 23 21 
23 --> 24 
24 --> 22 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %stream_kernel_V_data), !map !21"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_kernel_V_last), !map !27"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %stream_input_V_data), !map !31"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_input_V_last), !map !35"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %stream_output_V_data), !map !39"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_output_V_last), !map !43"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_row), !map !47"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_col), !map !53"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%input_col_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_col)"   --->   Operation 34 'read' 'input_col_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%input_row_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_row)"   --->   Operation 35 'read' 'input_row_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%input = alloca [4096 x float], align 4" [src_code_v3/conv2d.cpp:22]   --->   Operation 36 'alloca' 'input' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3844> <RAM>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%kernel = alloca [9 x float], align 4" [src_code_v3/conv2d.cpp:23]   --->   Operation 37 'alloca' 'kernel' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3844> <RAM>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%output = alloca [3844 x float], align 4" [src_code_v3/conv2d.cpp:24]   --->   Operation 38 'alloca' 'output' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3844> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %stream_kernel_V_data, i1* %stream_kernel_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v3/conv2d.cpp:8]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %stream_input_V_data, i1* %stream_input_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v3/conv2d.cpp:9]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %stream_output_V_data, i1* %stream_output_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v3/conv2d.cpp:10]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_row, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v3/conv2d.cpp:11]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_col, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v3/conv2d.cpp:12]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src_code_v3/conv2d.cpp:14]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "br label %1" [src_code_v3/conv2d.cpp:28]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%row_0 = phi i2 [ 0, %0 ], [ %row_4, %.loopexit5 ]"   --->   Operation 46 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.95ns)   --->   "%icmp_ln28 = icmp eq i2 %row_0, -1" [src_code_v3/conv2d.cpp:28]   --->   Operation 47 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.56ns)   --->   "%row_4 = add i2 %row_0, 1" [src_code_v3/conv2d.cpp:28]   --->   Operation 49 'add' 'row_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.preheader9.preheader, label %.preheader10.preheader" [src_code_v3/conv2d.cpp:28]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i2 %row_0 to i5" [src_code_v3/conv2d.cpp:31]   --->   Operation 51 'zext' 'zext_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row_0, i2 0)" [src_code_v3/conv2d.cpp:31]   --->   Operation 52 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i4 %tmp to i5" [src_code_v3/conv2d.cpp:31]   --->   Operation 53 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%sub_ln31 = sub i5 %zext_ln31_1, %zext_ln31" [src_code_v3/conv2d.cpp:31]   --->   Operation 54 'sub' 'sub_ln31' <Predicate = (!icmp_ln28)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader10" [src_code_v3/conv2d.cpp:29]   --->   Operation 55 'br' <Predicate = (!icmp_ln28)> <Delay = 1.76>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "br label %.preheader9" [src_code_v3/conv2d.cpp:40]   --->   Operation 56 'br' <Predicate = (icmp_ln28)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%col_0 = phi i2 [ 0, %.preheader10.preheader ], [ %col, %2 ]"   --->   Operation 57 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.95ns)   --->   "%icmp_ln29 = icmp eq i2 %col_0, -1" [src_code_v3/conv2d.cpp:29]   --->   Operation 58 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2)"   --->   Operation 59 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.56ns)   --->   "%col = add i2 %col_0, 1" [src_code_v3/conv2d.cpp:29]   --->   Operation 60 'add' 'col' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.loopexit5, label %2" [src_code_v3/conv2d.cpp:29]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_4 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %stream_kernel_V_data, i1* %stream_kernel_V_last)" [src_code_v3/conv2d.cpp:30]   --->   Operation 62 'read' 'empty_4' <Predicate = (!icmp_ln29)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { float, i1 } %empty_4, 0" [src_code_v3/conv2d.cpp:30]   --->   Operation 63 'extractvalue' 'tmp_data_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_last_1 = extractvalue { float, i1 } %empty_4, 1" [src_code_v3/conv2d.cpp:30]   --->   Operation 64 'extractvalue' 'tmp_last_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i2 %col_0 to i5" [src_code_v3/conv2d.cpp:31]   --->   Operation 65 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.78ns)   --->   "%add_ln31 = add i5 %sub_ln31, %zext_ln31_2" [src_code_v3/conv2d.cpp:31]   --->   Operation 66 'add' 'add_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i5 %add_ln31 to i64" [src_code_v3/conv2d.cpp:31]   --->   Operation 67 'sext' 'sext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x float]* %kernel, i64 0, i64 %sext_ln31" [src_code_v3/conv2d.cpp:31]   --->   Operation 68 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (2.32ns)   --->   "store float %tmp_data_1, float* %kernel_addr, align 4" [src_code_v3/conv2d.cpp:31]   --->   Operation 69 'store' <Predicate = (!icmp_ln29)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3844> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %tmp_last_1, label %.loopexit5, label %.preheader10" [src_code_v3/conv2d.cpp:32]   --->   Operation 70 'br' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %1" [src_code_v3/conv2d.cpp:28]   --->   Operation 71 'br' <Predicate = (tmp_last_1) | (icmp_ln29)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.55>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%row_1 = phi i31 [ %row_5, %.loopexit ], [ 0, %.preheader9.preheader ]"   --->   Operation 72 'phi' 'row_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i31 %row_1 to i32" [src_code_v3/conv2d.cpp:40]   --->   Operation 73 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp slt i32 %zext_ln40, %input_row_read" [src_code_v3/conv2d.cpp:40]   --->   Operation 74 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (2.52ns)   --->   "%row_5 = add i31 %row_1, 1" [src_code_v3/conv2d.cpp:40]   --->   Operation 75 'add' 'row_5' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %.preheader8.preheader, label %4" [src_code_v3/conv2d.cpp:40]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i31 %row_1 to i8" [src_code_v3/conv2d.cpp:41]   --->   Operation 77 'trunc' 'trunc_ln41' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln43_cast = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %trunc_ln41, i6 0)" [src_code_v3/conv2d.cpp:41]   --->   Operation 78 'bitconcatenate' 'zext_ln43_cast' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.76ns)   --->   "br label %.preheader8" [src_code_v3/conv2d.cpp:41]   --->   Operation 79 'br' <Predicate = (icmp_ln40)> <Delay = 1.76>
ST_4 : Operation 80 [1/1] (2.55ns)   --->   "%row_boundary = add nsw i32 %input_row_read, -2" [src_code_v3/conv2d.cpp:54]   --->   Operation 80 'add' 'row_boundary' <Predicate = (!icmp_ln40)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.55ns)   --->   "%col_boundary = add nsw i32 %input_col_read, -2" [src_code_v3/conv2d.cpp:55]   --->   Operation 81 'add' 'col_boundary' <Predicate = (!icmp_ln40)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.76ns)   --->   "br label %.loopexit10" [src_code_v3/conv2d.cpp:57]   --->   Operation 82 'br' <Predicate = (!icmp_ln40)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 5.06>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%col_1 = phi i31 [ 0, %.preheader8.preheader ], [ %col_4, %3 ]"   --->   Operation 83 'phi' 'col_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i31 %col_1 to i32" [src_code_v3/conv2d.cpp:41]   --->   Operation 84 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (2.47ns)   --->   "%icmp_ln41 = icmp slt i32 %zext_ln41, %input_col_read" [src_code_v3/conv2d.cpp:41]   --->   Operation 85 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (2.52ns)   --->   "%col_4 = add i31 %col_1, 1" [src_code_v3/conv2d.cpp:41]   --->   Operation 86 'add' 'col_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %3, label %.loopexit" [src_code_v3/conv2d.cpp:41]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%empty_5 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %stream_input_V_data, i1* %stream_input_V_last)" [src_code_v3/conv2d.cpp:42]   --->   Operation 88 'read' 'empty_5' <Predicate = (icmp_ln41)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_data_2 = extractvalue { float, i1 } %empty_5, 0" [src_code_v3/conv2d.cpp:42]   --->   Operation 89 'extractvalue' 'tmp_data_2' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_last_2 = extractvalue { float, i1 } %empty_5, 1" [src_code_v3/conv2d.cpp:42]   --->   Operation 90 'extractvalue' 'tmp_last_2' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i31 %col_1 to i14" [src_code_v3/conv2d.cpp:43]   --->   Operation 91 'trunc' 'trunc_ln43' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.81ns)   --->   "%add_ln43 = add i14 %zext_ln43_cast, %trunc_ln43" [src_code_v3/conv2d.cpp:43]   --->   Operation 92 'add' 'add_ln43' <Predicate = (icmp_ln41)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i14 %add_ln43 to i64" [src_code_v3/conv2d.cpp:43]   --->   Operation 93 'zext' 'zext_ln43' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [4096 x float]* %input, i64 0, i64 %zext_ln43" [src_code_v3/conv2d.cpp:43]   --->   Operation 94 'getelementptr' 'input_addr' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (3.25ns)   --->   "store float %tmp_data_2, float* %input_addr, align 4" [src_code_v3/conv2d.cpp:43]   --->   Operation 95 'store' <Predicate = (icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3844> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %tmp_last_2, label %.loopexit, label %.preheader8" [src_code_v3/conv2d.cpp:44]   --->   Operation 96 'br' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader9" [src_code_v3/conv2d.cpp:40]   --->   Operation 97 'br' <Predicate = (tmp_last_2) | (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.55>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%row_2 = phi i31 [ 0, %4 ], [ %row, %.loopexit10.loopexit ]"   --->   Operation 98 'phi' 'row_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i31 %row_2 to i32" [src_code_v3/conv2d.cpp:57]   --->   Operation 99 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (2.47ns)   --->   "%icmp_ln57 = icmp slt i32 %zext_ln57, %row_boundary" [src_code_v3/conv2d.cpp:57]   --->   Operation 100 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (2.52ns)   --->   "%row = add i31 %row_2, 1" [src_code_v3/conv2d.cpp:57]   --->   Operation 101 'add' 'row' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %.preheader7.preheader, label %7" [src_code_v3/conv2d.cpp:57]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i31 %row_2 to i7" [src_code_v3/conv2d.cpp:60]   --->   Operation 103 'trunc' 'trunc_ln60' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln60_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln60, i6 0)" [src_code_v3/conv2d.cpp:60]   --->   Operation 104 'bitconcatenate' 'zext_ln60_cast' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i31 %row_2 to i12" [src_code_v3/conv2d.cpp:60]   --->   Operation 105 'trunc' 'trunc_ln60_1' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln60_2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %trunc_ln60_1, i1 false)" [src_code_v3/conv2d.cpp:60]   --->   Operation 106 'bitconcatenate' 'zext_ln60_2_cast' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.67ns)   --->   "%sub_ln60 = sub i13 %zext_ln60_cast, %zext_ln60_2_cast" [src_code_v3/conv2d.cpp:60]   --->   Operation 107 'sub' 'sub_ln60' <Predicate = (icmp_ln57)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (1.76ns)   --->   "br label %.preheader7" [src_code_v3/conv2d.cpp:58]   --->   Operation 108 'br' <Predicate = (icmp_ln57)> <Delay = 1.76>
ST_6 : Operation 109 [1/1] (2.55ns)   --->   "%add_ln79 = add nsw i32 %input_row_read, -3" [src_code_v3/conv2d.cpp:79]   --->   Operation 109 'add' 'add_ln79' <Predicate = (!icmp_ln57)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (2.55ns)   --->   "%add_ln79_1 = add nsw i32 %input_col_read, -3" [src_code_v3/conv2d.cpp:79]   --->   Operation 110 'add' 'add_ln79_1' <Predicate = (!icmp_ln57)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (1.76ns)   --->   "br label %.loopexit8" [src_code_v3/conv2d.cpp:76]   --->   Operation 111 'br' <Predicate = (!icmp_ln57)> <Delay = 1.76>

State 7 <SV = 4> <Delay = 4.93>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%col_2 = phi i31 [ 0, %.preheader7.preheader ], [ %col_5, %.preheader7.loopexit ]"   --->   Operation 112 'phi' 'col_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i31 %col_2 to i32" [src_code_v3/conv2d.cpp:58]   --->   Operation 113 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (2.47ns)   --->   "%icmp_ln58 = icmp slt i32 %zext_ln58, %col_boundary" [src_code_v3/conv2d.cpp:58]   --->   Operation 114 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (2.52ns)   --->   "%col_5 = add i31 %col_2, 1" [src_code_v3/conv2d.cpp:58]   --->   Operation 115 'add' 'col_5' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %5, label %.loopexit10.loopexit" [src_code_v3/conv2d.cpp:58]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = trunc i31 %col_2 to i13" [src_code_v3/conv2d.cpp:60]   --->   Operation 117 'trunc' 'trunc_ln60_2' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.67ns)   --->   "%add_ln60 = add i13 %sub_ln60, %trunc_ln60_2" [src_code_v3/conv2d.cpp:60]   --->   Operation 118 'add' 'add_ln60' <Predicate = (icmp_ln58)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i13 %add_ln60 to i64" [src_code_v3/conv2d.cpp:60]   --->   Operation 119 'sext' 'sext_ln60' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [3844 x float]* %output, i64 0, i64 %sext_ln60" [src_code_v3/conv2d.cpp:60]   --->   Operation 120 'getelementptr' 'output_addr' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %output_addr, align 4" [src_code_v3/conv2d.cpp:60]   --->   Operation 121 'store' <Predicate = (icmp_ln58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3844> <RAM>
ST_7 : Operation 122 [1/1] (1.76ns)   --->   "br label %.loopexit9" [src_code_v3/conv2d.cpp:63]   --->   Operation 122 'br' <Predicate = (icmp_ln58)> <Delay = 1.76>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "br label %.loopexit10"   --->   Operation 123 'br' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.91>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%empty_6 = phi float [ 0.000000e+00, %5 ], [ %empty_8, %.loopexit9.loopexit ]" [src_code_v3/conv2d.cpp:66]   --->   Operation 124 'phi' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%m_0 = phi i2 [ 0, %5 ], [ %m, %.loopexit9.loopexit ]"   --->   Operation 125 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.95ns)   --->   "%icmp_ln63 = icmp eq i2 %m_0, -1" [src_code_v3/conv2d.cpp:63]   --->   Operation 126 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 127 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.56ns)   --->   "%m = add i2 %m_0, 1" [src_code_v3/conv2d.cpp:63]   --->   Operation 128 'add' 'm' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %.preheader7.loopexit, label %.preheader6.preheader" [src_code_v3/conv2d.cpp:63]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i2 %m_0 to i8" [src_code_v3/conv2d.cpp:65]   --->   Operation 130 'zext' 'zext_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i31 %row_2 to i8" [src_code_v3/conv2d.cpp:65]   --->   Operation 131 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (1.91ns)   --->   "%add_ln65 = add i8 %trunc_ln65, %zext_ln65" [src_code_v3/conv2d.cpp:65]   --->   Operation 132 'add' 'add_ln65' <Predicate = (!icmp_ln63)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln65_cast = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %add_ln65, i6 0)" [src_code_v3/conv2d.cpp:65]   --->   Operation 133 'bitconcatenate' 'sext_ln65_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i2 %m_0 to i5" [src_code_v3/conv2d.cpp:65]   --->   Operation 134 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m_0, i2 0)" [src_code_v3/conv2d.cpp:65]   --->   Operation 135 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i4 %tmp_8 to i5" [src_code_v3/conv2d.cpp:65]   --->   Operation 136 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (1.73ns)   --->   "%sub_ln65 = sub i5 %zext_ln65_2, %zext_ln65_1" [src_code_v3/conv2d.cpp:65]   --->   Operation 137 'sub' 'sub_ln65' <Predicate = (!icmp_ln63)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (1.76ns)   --->   "br label %.preheader6" [src_code_v3/conv2d.cpp:64]   --->   Operation 138 'br' <Predicate = (!icmp_ln63)> <Delay = 1.76>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 139 'br' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 7.09>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%empty_8 = phi float [ %tmp_4, %6 ], [ %empty_6, %.preheader6.preheader ]" [src_code_v3/conv2d.cpp:66]   --->   Operation 140 'phi' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%n_0 = phi i2 [ %n, %6 ], [ 0, %.preheader6.preheader ]"   --->   Operation 141 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.95ns)   --->   "%icmp_ln64 = icmp eq i2 %n_0, -1" [src_code_v3/conv2d.cpp:64]   --->   Operation 142 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 143 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (1.56ns)   --->   "%n = add i2 %n_0, 1" [src_code_v3/conv2d.cpp:64]   --->   Operation 144 'add' 'n' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %.loopexit9.loopexit, label %6" [src_code_v3/conv2d.cpp:64]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i2 %n_0 to i14" [src_code_v3/conv2d.cpp:65]   --->   Operation 146 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = trunc i31 %col_2 to i14" [src_code_v3/conv2d.cpp:65]   --->   Operation 147 'trunc' 'trunc_ln65_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_1 = add i14 %trunc_ln65_1, %zext_ln65_3" [src_code_v3/conv2d.cpp:65]   --->   Operation 148 'add' 'add_ln65_1' <Predicate = (!icmp_ln64)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 149 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln65_2 = add i14 %add_ln65_1, %sext_ln65_cast" [src_code_v3/conv2d.cpp:65]   --->   Operation 149 'add' 'add_ln65_2' <Predicate = (!icmp_ln64)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i14 %add_ln65_2 to i64" [src_code_v3/conv2d.cpp:65]   --->   Operation 150 'sext' 'sext_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [4096 x float]* %input, i64 0, i64 %sext_ln65" [src_code_v3/conv2d.cpp:65]   --->   Operation 151 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 152 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr_1, align 4" [src_code_v3/conv2d.cpp:65]   --->   Operation 152 'load' 'input_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3844> <RAM>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln65_4 = zext i2 %n_0 to i5" [src_code_v3/conv2d.cpp:65]   --->   Operation 153 'zext' 'zext_ln65_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (1.78ns)   --->   "%add_ln65_3 = add i5 %zext_ln65_4, %sub_ln65" [src_code_v3/conv2d.cpp:65]   --->   Operation 154 'add' 'add_ln65_3' <Predicate = (!icmp_ln64)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 155 'br' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 3.25>
ST_10 : Operation 156 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr_1, align 4" [src_code_v3/conv2d.cpp:65]   --->   Operation 156 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3844> <RAM>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln65_1 = sext i5 %add_ln65_3 to i64" [src_code_v3/conv2d.cpp:65]   --->   Operation 157 'sext' 'sext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x float]* %kernel, i64 0, i64 %sext_ln65_1" [src_code_v3/conv2d.cpp:65]   --->   Operation 158 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [2/2] (2.32ns)   --->   "%kernel_load = load float* %kernel_addr_1, align 4" [src_code_v3/conv2d.cpp:65]   --->   Operation 159 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3844> <RAM>

State 11 <SV = 8> <Delay = 8.02>
ST_11 : Operation 160 [1/2] (2.32ns)   --->   "%kernel_load = load float* %kernel_addr_1, align 4" [src_code_v3/conv2d.cpp:65]   --->   Operation 160 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3844> <RAM>
ST_11 : Operation 161 [4/4] (5.70ns)   --->   "%x = fmul float %input_load, %kernel_load" [src_code_v3/conv2d.cpp:65]   --->   Operation 161 'fmul' 'x' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 5.70>
ST_12 : Operation 162 [3/4] (5.70ns)   --->   "%x = fmul float %input_load, %kernel_load" [src_code_v3/conv2d.cpp:65]   --->   Operation 162 'fmul' 'x' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 5.70>
ST_13 : Operation 163 [2/4] (5.70ns)   --->   "%x = fmul float %input_load, %kernel_load" [src_code_v3/conv2d.cpp:65]   --->   Operation 163 'fmul' 'x' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 5.70>
ST_14 : Operation 164 [1/4] (5.70ns)   --->   "%x = fmul float %input_load, %kernel_load" [src_code_v3/conv2d.cpp:65]   --->   Operation 164 'fmul' 'x' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 7.25>
ST_15 : Operation 165 [5/5] (7.25ns)   --->   "%tmp_4 = fadd float %empty_8, %x" [src_code_v3/conv2d.cpp:66]   --->   Operation 165 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 7.25>
ST_16 : Operation 166 [4/5] (7.25ns)   --->   "%tmp_4 = fadd float %empty_8, %x" [src_code_v3/conv2d.cpp:66]   --->   Operation 166 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 7.25>
ST_17 : Operation 167 [3/5] (7.25ns)   --->   "%tmp_4 = fadd float %empty_8, %x" [src_code_v3/conv2d.cpp:66]   --->   Operation 167 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 7.25>
ST_18 : Operation 168 [2/5] (7.25ns)   --->   "%tmp_4 = fadd float %empty_8, %x" [src_code_v3/conv2d.cpp:66]   --->   Operation 168 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 7.25>
ST_19 : Operation 169 [1/5] (7.25ns)   --->   "%tmp_4 = fadd float %empty_8, %x" [src_code_v3/conv2d.cpp:66]   --->   Operation 169 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 3.25>
ST_20 : Operation 170 [1/1] (3.25ns)   --->   "store float %tmp_4, float* %output_addr, align 4" [src_code_v3/conv2d.cpp:66]   --->   Operation 170 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3844> <RAM>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "br label %.preheader6" [src_code_v3/conv2d.cpp:64]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 4> <Delay = 2.52>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%row_3 = phi i31 [ 0, %7 ], [ %row_6, %.loopexit8.loopexit ]"   --->   Operation 172 'phi' 'row_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i31 %row_3 to i32" [src_code_v3/conv2d.cpp:76]   --->   Operation 173 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp slt i32 %zext_ln76, %row_boundary" [src_code_v3/conv2d.cpp:76]   --->   Operation 174 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (2.52ns)   --->   "%row_6 = add i31 %row_3, 1" [src_code_v3/conv2d.cpp:76]   --->   Operation 175 'add' 'row_6' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln76, label %.preheader.preheader, label %9" [src_code_v3/conv2d.cpp:76]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 177 [1/1] (2.47ns)   --->   "%icmp_ln79 = icmp eq i32 %zext_ln76, %add_ln79" [src_code_v3/conv2d.cpp:79]   --->   Operation 177 'icmp' 'icmp_ln79' <Predicate = (icmp_ln76)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i31 %row_3 to i7" [src_code_v3/conv2d.cpp:84]   --->   Operation 178 'trunc' 'trunc_ln84' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln84_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln84, i6 0)" [src_code_v3/conv2d.cpp:84]   --->   Operation 179 'bitconcatenate' 'zext_ln84_cast' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = trunc i31 %row_3 to i12" [src_code_v3/conv2d.cpp:84]   --->   Operation 180 'trunc' 'trunc_ln84_1' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln84_2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %trunc_ln84_1, i1 false)" [src_code_v3/conv2d.cpp:84]   --->   Operation 181 'bitconcatenate' 'zext_ln84_2_cast' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (1.67ns)   --->   "%sub_ln84 = sub i13 %zext_ln84_cast, %zext_ln84_2_cast" [src_code_v3/conv2d.cpp:84]   --->   Operation 182 'sub' 'sub_ln84' <Predicate = (icmp_ln76)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 183 [1/1] (1.76ns)   --->   "br label %.preheader" [src_code_v3/conv2d.cpp:77]   --->   Operation 183 'br' <Predicate = (icmp_ln76)> <Delay = 1.76>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "ret void" [src_code_v3/conv2d.cpp:88]   --->   Operation 184 'ret' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 4.93>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%col_3 = phi i31 [ %col_6, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 185 'phi' 'col_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i31 %col_3 to i32" [src_code_v3/conv2d.cpp:77]   --->   Operation 186 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 187 [1/1] (2.47ns)   --->   "%icmp_ln77 = icmp slt i32 %zext_ln77, %col_boundary" [src_code_v3/conv2d.cpp:77]   --->   Operation 187 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 188 [1/1] (2.52ns)   --->   "%col_6 = add i31 %col_3, 1" [src_code_v3/conv2d.cpp:77]   --->   Operation 188 'add' 'col_6' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %8, label %.loopexit8.loopexit" [src_code_v3/conv2d.cpp:77]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 190 [1/1] (2.47ns)   --->   "%icmp_ln79_1 = icmp eq i32 %zext_ln77, %add_ln79_1" [src_code_v3/conv2d.cpp:79]   --->   Operation 190 'icmp' 'icmp_ln79_1' <Predicate = (icmp_ln77)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 191 [1/1] (0.97ns)   --->   "%tmp_last = and i1 %icmp_ln79, %icmp_ln79_1" [src_code_v3/conv2d.cpp:79]   --->   Operation 191 'and' 'tmp_last' <Predicate = (icmp_ln77)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln84_2 = trunc i31 %col_3 to i13" [src_code_v3/conv2d.cpp:84]   --->   Operation 192 'trunc' 'trunc_ln84_2' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_22 : Operation 193 [1/1] (1.67ns)   --->   "%add_ln84 = add i13 %sub_ln84, %trunc_ln84_2" [src_code_v3/conv2d.cpp:84]   --->   Operation 193 'add' 'add_ln84' <Predicate = (icmp_ln77)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i13 %add_ln84 to i64" [src_code_v3/conv2d.cpp:84]   --->   Operation 194 'sext' 'sext_ln84' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [3844 x float]* %output, i64 0, i64 %sext_ln84" [src_code_v3/conv2d.cpp:84]   --->   Operation 195 'getelementptr' 'output_addr_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_22 : Operation 196 [2/2] (3.25ns)   --->   "%axi_tmp_data = load float* %output_addr_1, align 4" [src_code_v3/conv2d.cpp:84]   --->   Operation 196 'load' 'axi_tmp_data' <Predicate = (icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3844> <RAM>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "br label %.loopexit8"   --->   Operation 197 'br' <Predicate = (!icmp_ln77)> <Delay = 0.00>

State 23 <SV = 6> <Delay = 3.25>
ST_23 : Operation 198 [1/2] (3.25ns)   --->   "%axi_tmp_data = load float* %output_addr_1, align 4" [src_code_v3/conv2d.cpp:84]   --->   Operation 198 'load' 'axi_tmp_data' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3844> <RAM>
ST_23 : Operation 199 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %stream_output_V_data, i1* %stream_output_V_last, float %axi_tmp_data, i1 %tmp_last)" [src_code_v3/conv2d.cpp:85]   --->   Operation 199 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 7> <Delay = 0.00>
ST_24 : Operation 200 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %stream_output_V_data, i1* %stream_output_V_last, float %axi_tmp_data, i1 %tmp_last)" [src_code_v3/conv2d.cpp:85]   --->   Operation 200 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "br label %.preheader" [src_code_v3/conv2d.cpp:77]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ stream_kernel_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_kernel_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_input_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_input_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_output_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_output_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 0000000000000000000000000]
input_col_read     (read             ) [ 0011111111111111111110000]
input_row_read     (read             ) [ 0011111111111111111110000]
input              (alloca           ) [ 0011111111111111111110000]
kernel             (alloca           ) [ 0011111111111111111110000]
output             (alloca           ) [ 0011111111111111111111111]
specinterface_ln8  (specinterface    ) [ 0000000000000000000000000]
specinterface_ln9  (specinterface    ) [ 0000000000000000000000000]
specinterface_ln10 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln11 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln12 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln14 (specinterface    ) [ 0000000000000000000000000]
br_ln28            (br               ) [ 0111000000000000000000000]
row_0              (phi              ) [ 0010000000000000000000000]
icmp_ln28          (icmp             ) [ 0011000000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000000000]
row_4              (add              ) [ 0111000000000000000000000]
br_ln28            (br               ) [ 0000000000000000000000000]
zext_ln31          (zext             ) [ 0000000000000000000000000]
tmp                (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln31_1        (zext             ) [ 0000000000000000000000000]
sub_ln31           (sub              ) [ 0001000000000000000000000]
br_ln29            (br               ) [ 0011000000000000000000000]
br_ln40            (br               ) [ 0011110000000000000000000]
col_0              (phi              ) [ 0001000000000000000000000]
icmp_ln29          (icmp             ) [ 0011000000000000000000000]
empty_3            (speclooptripcount) [ 0000000000000000000000000]
col                (add              ) [ 0011000000000000000000000]
br_ln29            (br               ) [ 0000000000000000000000000]
empty_4            (read             ) [ 0000000000000000000000000]
tmp_data_1         (extractvalue     ) [ 0000000000000000000000000]
tmp_last_1         (extractvalue     ) [ 0011000000000000000000000]
zext_ln31_2        (zext             ) [ 0000000000000000000000000]
add_ln31           (add              ) [ 0000000000000000000000000]
sext_ln31          (sext             ) [ 0000000000000000000000000]
kernel_addr        (getelementptr    ) [ 0000000000000000000000000]
store_ln31         (store            ) [ 0000000000000000000000000]
br_ln32            (br               ) [ 0011000000000000000000000]
br_ln28            (br               ) [ 0111000000000000000000000]
row_1              (phi              ) [ 0000100000000000000000000]
zext_ln40          (zext             ) [ 0000000000000000000000000]
icmp_ln40          (icmp             ) [ 0000110000000000000000000]
row_5              (add              ) [ 0010110000000000000000000]
br_ln40            (br               ) [ 0000000000000000000000000]
trunc_ln41         (trunc            ) [ 0000000000000000000000000]
zext_ln43_cast     (bitconcatenate   ) [ 0000010000000000000000000]
br_ln41            (br               ) [ 0000110000000000000000000]
row_boundary       (add              ) [ 0000001111111111111111111]
col_boundary       (add              ) [ 0000001111111111111111111]
br_ln57            (br               ) [ 0000111111111111111110000]
col_1              (phi              ) [ 0000010000000000000000000]
zext_ln41          (zext             ) [ 0000000000000000000000000]
icmp_ln41          (icmp             ) [ 0000110000000000000000000]
col_4              (add              ) [ 0000110000000000000000000]
br_ln41            (br               ) [ 0000000000000000000000000]
empty_5            (read             ) [ 0000000000000000000000000]
tmp_data_2         (extractvalue     ) [ 0000000000000000000000000]
tmp_last_2         (extractvalue     ) [ 0000110000000000000000000]
trunc_ln43         (trunc            ) [ 0000000000000000000000000]
add_ln43           (add              ) [ 0000000000000000000000000]
zext_ln43          (zext             ) [ 0000000000000000000000000]
input_addr         (getelementptr    ) [ 0000000000000000000000000]
store_ln43         (store            ) [ 0000000000000000000000000]
br_ln44            (br               ) [ 0000110000000000000000000]
br_ln40            (br               ) [ 0010110000000000000000000]
row_2              (phi              ) [ 0000001011111111111110000]
zext_ln57          (zext             ) [ 0000000000000000000000000]
icmp_ln57          (icmp             ) [ 0000001111111111111110000]
row                (add              ) [ 0000101111111111111110000]
br_ln57            (br               ) [ 0000000000000000000000000]
trunc_ln60         (trunc            ) [ 0000000000000000000000000]
zext_ln60_cast     (bitconcatenate   ) [ 0000000000000000000000000]
trunc_ln60_1       (trunc            ) [ 0000000000000000000000000]
zext_ln60_2_cast   (bitconcatenate   ) [ 0000000000000000000000000]
sub_ln60           (sub              ) [ 0000000111111111111110000]
br_ln58            (br               ) [ 0000001111111111111110000]
add_ln79           (add              ) [ 0000000000000000000001111]
add_ln79_1         (add              ) [ 0000000000000000000001111]
br_ln76            (br               ) [ 0000001111111111111111111]
col_2              (phi              ) [ 0000000101111111111110000]
zext_ln58          (zext             ) [ 0000000000000000000000000]
icmp_ln58          (icmp             ) [ 0000001111111111111110000]
col_5              (add              ) [ 0000001111111111111110000]
br_ln58            (br               ) [ 0000000000000000000000000]
trunc_ln60_2       (trunc            ) [ 0000000000000000000000000]
add_ln60           (add              ) [ 0000000000000000000000000]
sext_ln60          (sext             ) [ 0000000000000000000000000]
output_addr        (getelementptr    ) [ 0000000011111111111110000]
store_ln60         (store            ) [ 0000000000000000000000000]
br_ln63            (br               ) [ 0000001111111111111110000]
br_ln0             (br               ) [ 0000101111111111111110000]
empty_6            (phi              ) [ 0000000011111111111110000]
m_0                (phi              ) [ 0000000010000000000000000]
icmp_ln63          (icmp             ) [ 0000001111111111111110000]
empty_7            (speclooptripcount) [ 0000000000000000000000000]
m                  (add              ) [ 0000001111111111111110000]
br_ln63            (br               ) [ 0000000000000000000000000]
zext_ln65          (zext             ) [ 0000000000000000000000000]
trunc_ln65         (trunc            ) [ 0000000000000000000000000]
add_ln65           (add              ) [ 0000000000000000000000000]
sext_ln65_cast     (bitconcatenate   ) [ 0000000001111111111110000]
zext_ln65_1        (zext             ) [ 0000000000000000000000000]
tmp_8              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln65_2        (zext             ) [ 0000000000000000000000000]
sub_ln65           (sub              ) [ 0000000001111111111110000]
br_ln64            (br               ) [ 0000001111111111111110000]
br_ln0             (br               ) [ 0000001111111111111110000]
empty_8            (phi              ) [ 0000001111111111111100000]
n_0                (phi              ) [ 0000000001000000000000000]
icmp_ln64          (icmp             ) [ 0000001111111111111110000]
empty_9            (speclooptripcount) [ 0000000000000000000000000]
n                  (add              ) [ 0000001111111111111110000]
br_ln64            (br               ) [ 0000000000000000000000000]
zext_ln65_3        (zext             ) [ 0000000000000000000000000]
trunc_ln65_1       (trunc            ) [ 0000000000000000000000000]
add_ln65_1         (add              ) [ 0000000000000000000000000]
add_ln65_2         (add              ) [ 0000000000000000000000000]
sext_ln65          (sext             ) [ 0000000000000000000000000]
input_addr_1       (getelementptr    ) [ 0000000000100000000000000]
zext_ln65_4        (zext             ) [ 0000000000000000000000000]
add_ln65_3         (add              ) [ 0000000000100000000000000]
br_ln0             (br               ) [ 0000001111111111111110000]
input_load         (load             ) [ 0000000000011110000000000]
sext_ln65_1        (sext             ) [ 0000000000000000000000000]
kernel_addr_1      (getelementptr    ) [ 0000000000010000000000000]
kernel_load        (load             ) [ 0000000000001110000000000]
x                  (fmul             ) [ 0000000000000001111100000]
tmp_4              (fadd             ) [ 0000001111000000000010000]
store_ln66         (store            ) [ 0000000000000000000000000]
br_ln64            (br               ) [ 0000001111111111111110000]
row_3              (phi              ) [ 0000000000000000000001000]
zext_ln76          (zext             ) [ 0000000000000000000000000]
icmp_ln76          (icmp             ) [ 0000000000000000000001111]
row_6              (add              ) [ 0000001000000000000001111]
br_ln76            (br               ) [ 0000000000000000000000000]
icmp_ln79          (icmp             ) [ 0000000000000000000000111]
trunc_ln84         (trunc            ) [ 0000000000000000000000000]
zext_ln84_cast     (bitconcatenate   ) [ 0000000000000000000000000]
trunc_ln84_1       (trunc            ) [ 0000000000000000000000000]
zext_ln84_2_cast   (bitconcatenate   ) [ 0000000000000000000000000]
sub_ln84           (sub              ) [ 0000000000000000000000111]
br_ln77            (br               ) [ 0000000000000000000001111]
ret_ln88           (ret              ) [ 0000000000000000000000000]
col_3              (phi              ) [ 0000000000000000000000100]
zext_ln77          (zext             ) [ 0000000000000000000000000]
icmp_ln77          (icmp             ) [ 0000000000000000000001111]
col_6              (add              ) [ 0000000000000000000001111]
br_ln77            (br               ) [ 0000000000000000000000000]
icmp_ln79_1        (icmp             ) [ 0000000000000000000000000]
tmp_last           (and              ) [ 0000000000000000000000011]
trunc_ln84_2       (trunc            ) [ 0000000000000000000000000]
add_ln84           (add              ) [ 0000000000000000000000000]
sext_ln84          (sext             ) [ 0000000000000000000000000]
output_addr_1      (getelementptr    ) [ 0000000000000000000000010]
br_ln0             (br               ) [ 0000001000000000000001111]
axi_tmp_data       (load             ) [ 0000000000000000000000001]
write_ln85         (write            ) [ 0000000000000000000000000]
br_ln77            (br               ) [ 0000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_kernel_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_kernel_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_kernel_V_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_kernel_V_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_input_V_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_input_V_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_input_V_last">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_input_V_last"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_output_V_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_output_V_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_output_V_last">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_output_V_last"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_row">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_row"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_col">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_col"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.floatP.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.floatP.i1P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="input_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="kernel_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="input_col_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_col_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_row_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_row_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="empty_4_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="33" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_4/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="empty_5_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="33" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="0" index="3" bw="32" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="1"/>
<pin id="128" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln85/23 "/>
</bind>
</comp>

<comp id="132" class="1004" name="kernel_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln31/3 kernel_load/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="14" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln43/5 input_load/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="output_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="13" slack="0"/>
<pin id="160" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln60/7 store_ln66/20 axi_tmp_data/22 "/>
</bind>
</comp>

<comp id="169" class="1004" name="input_addr_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="14" slack="0"/>
<pin id="173" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/9 "/>
</bind>
</comp>

<comp id="176" class="1004" name="kernel_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/10 "/>
</bind>
</comp>

<comp id="183" class="1004" name="output_addr_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="13" slack="0"/>
<pin id="187" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/22 "/>
</bind>
</comp>

<comp id="191" class="1005" name="row_0_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="1"/>
<pin id="193" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="row_0_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="2" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="col_0_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="1"/>
<pin id="204" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="col_0_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="2" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="row_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="1"/>
<pin id="215" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row_1 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="row_1_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="31" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_1/4 "/>
</bind>
</comp>

<comp id="224" class="1005" name="col_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="31" slack="1"/>
<pin id="226" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col_1 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="col_1_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="31" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_1/5 "/>
</bind>
</comp>

<comp id="235" class="1005" name="row_2_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="31" slack="1"/>
<pin id="237" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row_2 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="row_2_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="31" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_2/6 "/>
</bind>
</comp>

<comp id="247" class="1005" name="col_2_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="31" slack="1"/>
<pin id="249" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col_2 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="col_2_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="31" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_2/7 "/>
</bind>
</comp>

<comp id="259" class="1005" name="empty_6_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_6 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="empty_6_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="32" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_6/8 "/>
</bind>
</comp>

<comp id="271" class="1005" name="m_0_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="1"/>
<pin id="273" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="m_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="2" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/8 "/>
</bind>
</comp>

<comp id="282" class="1005" name="empty_8_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_8 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="empty_8_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_8/9 "/>
</bind>
</comp>

<comp id="294" class="1005" name="n_0_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="1"/>
<pin id="296" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="n_0_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/9 "/>
</bind>
</comp>

<comp id="305" class="1005" name="row_3_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="31" slack="1"/>
<pin id="307" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row_3 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="row_3_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="31" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_3/21 "/>
</bind>
</comp>

<comp id="316" class="1005" name="col_3_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="31" slack="1"/>
<pin id="318" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col_3 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="col_3_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="31" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_3/22 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="6"/>
<pin id="329" dir="0" index="1" bw="32" slack="1"/>
<pin id="330" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_4/15 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x/11 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln28_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="row_4_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_4/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln31_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="2" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln31_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sub_ln31_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="2" slack="0"/>
<pin id="368" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln29_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="0"/>
<pin id="373" dir="0" index="1" bw="2" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="col_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_data_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="33" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_last_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="33" slack="0"/>
<pin id="390" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_1/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln31_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln31_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="1"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln31_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln40_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln40_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="2"/>
<pin id="413" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="row_5_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="31" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_5/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln41_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="31" slack="0"/>
<pin id="423" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln43_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="14" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln43_cast/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="row_boundary_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="2"/>
<pin id="435" dir="0" index="1" bw="2" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_boundary/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="col_boundary_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2"/>
<pin id="440" dir="0" index="1" bw="2" slack="0"/>
<pin id="441" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_boundary/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln41_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="31" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln41_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="3"/>
<pin id="450" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="col_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="31" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_4/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_data_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="33" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_last_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="33" slack="0"/>
<pin id="465" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_2/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="trunc_ln43_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="31" slack="0"/>
<pin id="469" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln43_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="1"/>
<pin id="473" dir="0" index="1" bw="14" slack="0"/>
<pin id="474" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln43_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="14" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln57_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="31" slack="0"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln57_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="1"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="row_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="31" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln60_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="31" slack="0"/>
<pin id="498" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln60_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="13" slack="0"/>
<pin id="502" dir="0" index="1" bw="7" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln60_cast/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln60_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="31" slack="0"/>
<pin id="510" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_1/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln60_2_cast_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="13" slack="0"/>
<pin id="514" dir="0" index="1" bw="12" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln60_2_cast/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sub_ln60_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="13" slack="0"/>
<pin id="522" dir="0" index="1" bw="13" slack="0"/>
<pin id="523" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln79_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="3"/>
<pin id="528" dir="0" index="1" bw="3" slack="0"/>
<pin id="529" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln79_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="3"/>
<pin id="533" dir="0" index="1" bw="3" slack="0"/>
<pin id="534" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln58_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="31" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln58_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="2"/>
<pin id="543" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="col_5_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="31" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_5/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln60_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="31" slack="0"/>
<pin id="553" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_2/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln60_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="13" slack="1"/>
<pin id="557" dir="0" index="1" bw="13" slack="0"/>
<pin id="558" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sext_ln60_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="13" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln63_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="2" slack="0"/>
<pin id="567" dir="0" index="1" bw="2" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="m_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln65_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="trunc_ln65_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="31" slack="2"/>
<pin id="583" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln65_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="2" slack="0"/>
<pin id="588" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/8 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sext_ln65_cast_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="14" slack="0"/>
<pin id="593" dir="0" index="1" bw="8" slack="0"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln65_cast/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln65_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2" slack="0"/>
<pin id="601" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_8_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="0" index="1" bw="2" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln65_2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="0"/>
<pin id="613" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_2/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sub_ln65_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="0"/>
<pin id="617" dir="0" index="1" bw="2" slack="0"/>
<pin id="618" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln65/8 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln64_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="0"/>
<pin id="623" dir="0" index="1" bw="2" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="n_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="2" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln65_3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="2" slack="0"/>
<pin id="635" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_3/9 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln65_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="31" slack="2"/>
<pin id="639" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_1/9 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln65_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="14" slack="0"/>
<pin id="643" dir="0" index="1" bw="2" slack="0"/>
<pin id="644" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln65_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="14" slack="0"/>
<pin id="649" dir="0" index="1" bw="14" slack="1"/>
<pin id="650" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_2/9 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sext_ln65_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="14" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65/9 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln65_4_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="0"/>
<pin id="659" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_4/9 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln65_3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="2" slack="0"/>
<pin id="663" dir="0" index="1" bw="5" slack="1"/>
<pin id="664" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_3/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sext_ln65_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="1"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65_1/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln76_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="31" slack="0"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/21 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp_ln76_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="2"/>
<pin id="677" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/21 "/>
</bind>
</comp>

<comp id="679" class="1004" name="row_6_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="31" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_6/21 "/>
</bind>
</comp>

<comp id="685" class="1004" name="icmp_ln79_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="1"/>
<pin id="688" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/21 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln84_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="31" slack="0"/>
<pin id="692" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/21 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln84_cast_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="13" slack="0"/>
<pin id="696" dir="0" index="1" bw="7" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln84_cast/21 "/>
</bind>
</comp>

<comp id="702" class="1004" name="trunc_ln84_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="31" slack="0"/>
<pin id="704" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_1/21 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln84_2_cast_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="13" slack="0"/>
<pin id="708" dir="0" index="1" bw="12" slack="0"/>
<pin id="709" dir="0" index="2" bw="1" slack="0"/>
<pin id="710" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln84_2_cast/21 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sub_ln84_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="13" slack="0"/>
<pin id="716" dir="0" index="1" bw="13" slack="0"/>
<pin id="717" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84/21 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln77_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="31" slack="0"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/22 "/>
</bind>
</comp>

<comp id="724" class="1004" name="icmp_ln77_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="3"/>
<pin id="727" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/22 "/>
</bind>
</comp>

<comp id="729" class="1004" name="col_6_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="31" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_6/22 "/>
</bind>
</comp>

<comp id="735" class="1004" name="icmp_ln79_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="2"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_1/22 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_last_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last/22 "/>
</bind>
</comp>

<comp id="745" class="1004" name="trunc_ln84_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="31" slack="0"/>
<pin id="747" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_2/22 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln84_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="13" slack="1"/>
<pin id="751" dir="0" index="1" bw="13" slack="0"/>
<pin id="752" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/22 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln84_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="13" slack="0"/>
<pin id="756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/22 "/>
</bind>
</comp>

<comp id="759" class="1005" name="input_col_read_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="2"/>
<pin id="761" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_col_read "/>
</bind>
</comp>

<comp id="766" class="1005" name="input_row_read_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="2"/>
<pin id="768" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_row_read "/>
</bind>
</comp>

<comp id="776" class="1005" name="row_4_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="2" slack="0"/>
<pin id="778" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row_4 "/>
</bind>
</comp>

<comp id="781" class="1005" name="sub_ln31_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="5" slack="1"/>
<pin id="783" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln31 "/>
</bind>
</comp>

<comp id="789" class="1005" name="col_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="2" slack="0"/>
<pin id="791" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="800" class="1005" name="row_5_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="31" slack="0"/>
<pin id="802" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row_5 "/>
</bind>
</comp>

<comp id="805" class="1005" name="zext_ln43_cast_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="14" slack="1"/>
<pin id="807" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_cast "/>
</bind>
</comp>

<comp id="810" class="1005" name="row_boundary_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="1"/>
<pin id="812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_boundary "/>
</bind>
</comp>

<comp id="816" class="1005" name="col_boundary_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="2"/>
<pin id="818" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="col_boundary "/>
</bind>
</comp>

<comp id="825" class="1005" name="col_4_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="31" slack="0"/>
<pin id="827" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col_4 "/>
</bind>
</comp>

<comp id="836" class="1005" name="row_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="31" slack="0"/>
<pin id="838" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="841" class="1005" name="sub_ln60_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="13" slack="1"/>
<pin id="843" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln60 "/>
</bind>
</comp>

<comp id="846" class="1005" name="add_ln79_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="851" class="1005" name="add_ln79_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="2"/>
<pin id="853" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln79_1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="col_5_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="31" slack="0"/>
<pin id="861" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col_5 "/>
</bind>
</comp>

<comp id="864" class="1005" name="output_addr_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="12" slack="13"/>
<pin id="866" dir="1" index="1" bw="12" slack="13"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="872" class="1005" name="m_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="2" slack="0"/>
<pin id="874" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="877" class="1005" name="sext_ln65_cast_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="14" slack="1"/>
<pin id="879" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln65_cast "/>
</bind>
</comp>

<comp id="882" class="1005" name="sub_ln65_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="5" slack="1"/>
<pin id="884" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln65 "/>
</bind>
</comp>

<comp id="890" class="1005" name="n_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="2" slack="0"/>
<pin id="892" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="895" class="1005" name="input_addr_1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="12" slack="1"/>
<pin id="897" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="900" class="1005" name="add_ln65_3_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="5" slack="1"/>
<pin id="902" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65_3 "/>
</bind>
</comp>

<comp id="905" class="1005" name="input_load_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="910" class="1005" name="kernel_addr_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="4" slack="1"/>
<pin id="912" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="kernel_load_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="1"/>
<pin id="917" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="920" class="1005" name="x_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="1"/>
<pin id="922" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="925" class="1005" name="tmp_4_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="1"/>
<pin id="927" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="934" class="1005" name="row_6_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="31" slack="0"/>
<pin id="936" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row_6 "/>
</bind>
</comp>

<comp id="939" class="1005" name="icmp_ln79_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="1"/>
<pin id="941" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="944" class="1005" name="sub_ln84_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="13" slack="1"/>
<pin id="946" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln84 "/>
</bind>
</comp>

<comp id="952" class="1005" name="col_6_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="31" slack="0"/>
<pin id="954" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col_6 "/>
</bind>
</comp>

<comp id="957" class="1005" name="tmp_last_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

<comp id="962" class="1005" name="output_addr_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="12" slack="1"/>
<pin id="964" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_1 "/>
</bind>
</comp>

<comp id="967" class="1005" name="axi_tmp_data_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_tmp_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="56" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="80" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="78" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="169" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="176" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="162" pin="3"/><net_sink comp="122" pin=3"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="60" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="78" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="292"><net_src comp="259" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="60" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="282" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="138" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="195" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="195" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="195" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="195" pin="4"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="42" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="349" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="206" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="44" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="206" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="106" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="391"><net_src comp="106" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="206" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="409"><net_src comp="217" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="217" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="62" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="217" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="66" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="68" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="68" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="228" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="228" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="62" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="114" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="466"><net_src comp="114" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="228" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="471" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="484"><net_src comp="239" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="239" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="62" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="239" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="70" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="66" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="239" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="72" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="74" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="500" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="512" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="76" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="76" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="251" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="251" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="62" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="251" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="555" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="569"><net_src comp="275" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="44" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="275" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="50" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="275" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="235" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="577" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="64" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="585" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="66" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="275" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="52" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="275" pin="4"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="42" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="614"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="599" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="298" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="44" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="298" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="50" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="298" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="247" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="633" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="660"><net_src comp="298" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="657" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="666" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="673"><net_src comp="309" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="309" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="62" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="670" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="309" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="70" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="690" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="66" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="705"><net_src comp="309" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="72" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="702" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="74" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="694" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="706" pin="3"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="320" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="320" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="62" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="720" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="735" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="320" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="757"><net_src comp="749" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="762"><net_src comp="94" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="765"><net_src comp="759" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="769"><net_src comp="100" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="772"><net_src comp="766" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="779"><net_src comp="343" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="784"><net_src comp="365" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="792"><net_src comp="377" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="803"><net_src comp="415" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="808"><net_src comp="425" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="813"><net_src comp="433" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="819"><net_src comp="438" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="828"><net_src comp="452" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="839"><net_src comp="490" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="844"><net_src comp="520" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="849"><net_src comp="526" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="854"><net_src comp="531" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="862"><net_src comp="545" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="867"><net_src comp="156" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="875"><net_src comp="571" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="880"><net_src comp="591" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="885"><net_src comp="615" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="893"><net_src comp="627" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="898"><net_src comp="169" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="903"><net_src comp="661" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="908"><net_src comp="150" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="913"><net_src comp="176" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="918"><net_src comp="138" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="923"><net_src comp="332" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="928"><net_src comp="327" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="937"><net_src comp="679" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="942"><net_src comp="685" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="947"><net_src comp="714" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="955"><net_src comp="729" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="960"><net_src comp="740" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="965"><net_src comp="183" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="970"><net_src comp="162" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="122" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_output_V_data | {24 }
	Port: stream_output_V_last | {24 }
 - Input state : 
	Port: conv2d : stream_kernel_V_data | {3 }
	Port: conv2d : stream_kernel_V_last | {3 }
	Port: conv2d : stream_input_V_data | {5 }
	Port: conv2d : stream_input_V_last | {5 }
	Port: conv2d : input_row | {1 }
	Port: conv2d : input_col | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln28 : 1
		row_4 : 1
		br_ln28 : 2
		zext_ln31 : 1
		tmp : 1
		zext_ln31_1 : 2
		sub_ln31 : 3
	State 3
		icmp_ln29 : 1
		col : 1
		br_ln29 : 2
		zext_ln31_2 : 1
		add_ln31 : 2
		sext_ln31 : 3
		kernel_addr : 4
		store_ln31 : 5
		br_ln32 : 1
	State 4
		zext_ln40 : 1
		icmp_ln40 : 2
		row_5 : 1
		br_ln40 : 3
		trunc_ln41 : 1
		zext_ln43_cast : 2
	State 5
		zext_ln41 : 1
		icmp_ln41 : 2
		col_4 : 1
		br_ln41 : 3
		trunc_ln43 : 1
		add_ln43 : 2
		zext_ln43 : 3
		input_addr : 4
		store_ln43 : 5
		br_ln44 : 1
	State 6
		zext_ln57 : 1
		icmp_ln57 : 2
		row : 1
		br_ln57 : 3
		trunc_ln60 : 1
		zext_ln60_cast : 2
		trunc_ln60_1 : 1
		zext_ln60_2_cast : 2
		sub_ln60 : 3
	State 7
		zext_ln58 : 1
		icmp_ln58 : 2
		col_5 : 1
		br_ln58 : 3
		trunc_ln60_2 : 1
		add_ln60 : 2
		sext_ln60 : 3
		output_addr : 4
		store_ln60 : 5
	State 8
		icmp_ln63 : 1
		m : 1
		br_ln63 : 2
		zext_ln65 : 1
		add_ln65 : 2
		sext_ln65_cast : 3
		zext_ln65_1 : 1
		tmp_8 : 1
		zext_ln65_2 : 2
		sub_ln65 : 3
	State 9
		icmp_ln64 : 1
		n : 1
		br_ln64 : 2
		zext_ln65_3 : 1
		add_ln65_1 : 2
		add_ln65_2 : 3
		sext_ln65 : 4
		input_addr_1 : 5
		input_load : 6
		zext_ln65_4 : 1
		add_ln65_3 : 2
	State 10
		kernel_addr_1 : 1
		kernel_load : 2
	State 11
		x : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		zext_ln76 : 1
		icmp_ln76 : 2
		row_6 : 1
		br_ln76 : 3
		icmp_ln79 : 2
		trunc_ln84 : 1
		zext_ln84_cast : 2
		trunc_ln84_1 : 1
		zext_ln84_2_cast : 2
		sub_ln84 : 3
	State 22
		zext_ln77 : 1
		icmp_ln77 : 2
		col_6 : 1
		br_ln77 : 3
		icmp_ln79_1 : 2
		tmp_last : 3
		trunc_ln84_2 : 1
		add_ln84 : 2
		sext_ln84 : 3
		output_addr_1 : 4
		axi_tmp_data : 5
	State 23
		write_ln85 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_327         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|          |        row_4_fu_343        |    0    |    0    |    10   |
|          |         col_fu_377         |    0    |    0    |    10   |
|          |       add_ln31_fu_396      |    0    |    0    |    15   |
|          |        row_5_fu_415        |    0    |    0    |    38   |
|          |     row_boundary_fu_433    |    0    |    0    |    39   |
|          |     col_boundary_fu_438    |    0    |    0    |    39   |
|          |        col_4_fu_452        |    0    |    0    |    38   |
|          |       add_ln43_fu_471      |    0    |    0    |    19   |
|          |         row_fu_490         |    0    |    0    |    38   |
|          |       add_ln79_fu_526      |    0    |    0    |    39   |
|    add   |      add_ln79_1_fu_531     |    0    |    0    |    39   |
|          |        col_5_fu_545        |    0    |    0    |    38   |
|          |       add_ln60_fu_555      |    0    |    0    |    17   |
|          |          m_fu_571          |    0    |    0    |    10   |
|          |       add_ln65_fu_585      |    0    |    0    |    15   |
|          |          n_fu_627          |    0    |    0    |    10   |
|          |      add_ln65_1_fu_641     |    0    |    0    |    14   |
|          |      add_ln65_2_fu_647     |    0    |    0    |    14   |
|          |      add_ln65_3_fu_661     |    0    |    0    |    15   |
|          |        row_6_fu_679        |    0    |    0    |    38   |
|          |        col_6_fu_729        |    0    |    0    |    38   |
|          |       add_ln84_fu_749      |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_332         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln28_fu_337      |    0    |    0    |    8    |
|          |      icmp_ln29_fu_371      |    0    |    0    |    8    |
|          |      icmp_ln40_fu_410      |    0    |    0    |    18   |
|          |      icmp_ln41_fu_447      |    0    |    0    |    18   |
|          |      icmp_ln57_fu_485      |    0    |    0    |    18   |
|   icmp   |      icmp_ln58_fu_540      |    0    |    0    |    18   |
|          |      icmp_ln63_fu_565      |    0    |    0    |    8    |
|          |      icmp_ln64_fu_621      |    0    |    0    |    8    |
|          |      icmp_ln76_fu_674      |    0    |    0    |    18   |
|          |      icmp_ln79_fu_685      |    0    |    0    |    18   |
|          |      icmp_ln77_fu_724      |    0    |    0    |    18   |
|          |     icmp_ln79_1_fu_735     |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |       sub_ln31_fu_365      |    0    |    0    |    13   |
|    sub   |       sub_ln60_fu_520      |    0    |    0    |    17   |
|          |       sub_ln65_fu_615      |    0    |    0    |    13   |
|          |       sub_ln84_fu_714      |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|    and   |       tmp_last_fu_740      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |  input_col_read_read_fu_94 |    0    |    0    |    0    |
|   read   | input_row_read_read_fu_100 |    0    |    0    |    0    |
|          |     empty_4_read_fu_106    |    0    |    0    |    0    |
|          |     empty_5_read_fu_114    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |      grp_write_fu_122      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln31_fu_349      |    0    |    0    |    0    |
|          |     zext_ln31_1_fu_361     |    0    |    0    |    0    |
|          |     zext_ln31_2_fu_392     |    0    |    0    |    0    |
|          |      zext_ln40_fu_406      |    0    |    0    |    0    |
|          |      zext_ln41_fu_443      |    0    |    0    |    0    |
|          |      zext_ln43_fu_476      |    0    |    0    |    0    |
|          |      zext_ln57_fu_481      |    0    |    0    |    0    |
|   zext   |      zext_ln58_fu_536      |    0    |    0    |    0    |
|          |      zext_ln65_fu_577      |    0    |    0    |    0    |
|          |     zext_ln65_1_fu_599     |    0    |    0    |    0    |
|          |     zext_ln65_2_fu_611     |    0    |    0    |    0    |
|          |     zext_ln65_3_fu_633     |    0    |    0    |    0    |
|          |     zext_ln65_4_fu_657     |    0    |    0    |    0    |
|          |      zext_ln76_fu_670      |    0    |    0    |    0    |
|          |      zext_ln77_fu_720      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_353         |    0    |    0    |    0    |
|          |    zext_ln43_cast_fu_425   |    0    |    0    |    0    |
|          |    zext_ln60_cast_fu_500   |    0    |    0    |    0    |
|bitconcatenate|   zext_ln60_2_cast_fu_512  |    0    |    0    |    0    |
|          |    sext_ln65_cast_fu_591   |    0    |    0    |    0    |
|          |        tmp_8_fu_603        |    0    |    0    |    0    |
|          |    zext_ln84_cast_fu_694   |    0    |    0    |    0    |
|          |   zext_ln84_2_cast_fu_706  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      tmp_data_1_fu_383     |    0    |    0    |    0    |
|extractvalue|      tmp_last_1_fu_388     |    0    |    0    |    0    |
|          |      tmp_data_2_fu_458     |    0    |    0    |    0    |
|          |      tmp_last_2_fu_463     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln31_fu_401      |    0    |    0    |    0    |
|          |      sext_ln60_fu_560      |    0    |    0    |    0    |
|   sext   |      sext_ln65_fu_652      |    0    |    0    |    0    |
|          |     sext_ln65_1_fu_666     |    0    |    0    |    0    |
|          |      sext_ln84_fu_754      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln41_fu_421     |    0    |    0    |    0    |
|          |      trunc_ln43_fu_467     |    0    |    0    |    0    |
|          |      trunc_ln60_fu_496     |    0    |    0    |    0    |
|          |     trunc_ln60_1_fu_508    |    0    |    0    |    0    |
|   trunc  |     trunc_ln60_2_fu_551    |    0    |    0    |    0    |
|          |      trunc_ln65_fu_581     |    0    |    0    |    0    |
|          |     trunc_ln65_1_fu_637    |    0    |    0    |    0    |
|          |      trunc_ln84_fu_690     |    0    |    0    |    0    |
|          |     trunc_ln84_1_fu_702    |    0    |    0    |    0    |
|          |     trunc_ln84_2_fu_745    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   348   |   1499  |
|----------|----------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
| input|    8   |    0   |    0   |    0   |
|kernel|    0   |   64   |    5   |    0   |
|output|    8   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|   16   |   64   |    5   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln65_3_reg_900  |    5   |
|  add_ln79_1_reg_851  |   32   |
|   add_ln79_reg_846   |   32   |
| axi_tmp_data_reg_967 |   32   |
|     col_0_reg_202    |    2   |
|     col_1_reg_224    |   31   |
|     col_2_reg_247    |   31   |
|     col_3_reg_316    |   31   |
|     col_4_reg_825    |   31   |
|     col_5_reg_859    |   31   |
|     col_6_reg_952    |   31   |
| col_boundary_reg_816 |   32   |
|      col_reg_789     |    2   |
|    empty_6_reg_259   |   32   |
|    empty_8_reg_282   |   32   |
|   icmp_ln79_reg_939  |    1   |
| input_addr_1_reg_895 |   12   |
|input_col_read_reg_759|   32   |
|  input_load_reg_905  |   32   |
|input_row_read_reg_766|   32   |
| kernel_addr_1_reg_910|    4   |
|  kernel_load_reg_915 |   32   |
|      m_0_reg_271     |    2   |
|       m_reg_872      |    2   |
|      n_0_reg_294     |    2   |
|       n_reg_890      |    2   |
| output_addr_1_reg_962|   12   |
|  output_addr_reg_864 |   12   |
|     row_0_reg_191    |    2   |
|     row_1_reg_213    |   31   |
|     row_2_reg_235    |   31   |
|     row_3_reg_305    |   31   |
|     row_4_reg_776    |    2   |
|     row_5_reg_800    |   31   |
|     row_6_reg_934    |   31   |
| row_boundary_reg_810 |   32   |
|      row_reg_836     |   31   |
|sext_ln65_cast_reg_877|   14   |
|   sub_ln31_reg_781   |    5   |
|   sub_ln60_reg_841   |   13   |
|   sub_ln65_reg_882   |    5   |
|   sub_ln84_reg_944   |   13   |
|     tmp_4_reg_925    |   32   |
|   tmp_last_reg_957   |    1   |
|       x_reg_920      |   32   |
|zext_ln43_cast_reg_805|   14   |
+----------------------+--------+
|         Total        |   915  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_122 |  p3  |   2  |  32  |   64   ||    9    |
| grp_access_fu_138 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_150 |  p0  |   3  |  12  |   36   ||    15   |
| grp_access_fu_162 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_162 |  p1  |   2  |  32  |   64   ||    9    |
|   row_2_reg_235   |  p0  |   2  |  31  |   62   ||    9    |
|   col_2_reg_247   |  p0  |   2  |  31  |   62   ||    9    |
|  empty_6_reg_259  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_332    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   476  ||  16.104 ||   105   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1499  |    -   |
|   Memory  |   16   |    -   |    -   |   64   |    5   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   105  |    -   |
|  Register |    -   |    -   |    -   |   915  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   16   |    5   |   16   |  1327  |  1609  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
