module andGate(res,A, B);
        
    input [31:0] A, B;

    output [31:0] res;

    and gate0(res[0], A[0], B[0]);
    and gate1(res[1], A[1], B[1]);
    and gate2(res[2], A[2], B[2]);
    and gate3(res[3], A[3], B[3]);
    and gate4(res[4], A[4], B[4]);
    and gate5(res[5], A[5], B[5]);
    and gate6(res[6], A[6], B[6]);
    and gate7(res[7], A[7], B[7]);
    and gate8(res[8], A[8], B[8]);
    and gate9(res[9], A[9], B[9]);
    and gate10(res[10], A[10], B[10]);
    and gate11(res[11], A[11], B[11]);
    and gate12(res[12], A[12], B[12]);
    and gate13(res[13], A[13], B[13]);
    and gate14(res[14], A[14], B[14]);
    and gate15(res[15], A[15], B[15]);
    and gate16(res[16], A[16], B[16]);
    and gate17(res[17], A[17], B[17]);
    and gate18(res[18], A[18], B[18]);
    and gate19(res[19], A[19], B[19]);
    and gate20(res[20], A[20], B[20]);
    and gate21(res[21], A[21], B[21]);
    and gate22(res[22], A[22], B[22]);
    and gate23(res[23], A[23], B[23]);
    and gate24(res[24], A[24], B[24]);
    and gate25(res[25], A[25], B[25]);
    and gate26(res[26], A[26], B[26]);
    and gate27(res[27], A[27], B[27]);
    and gate28(res[28], A[28], B[28]);
    and gate29(res[29], A[29], B[29]);
    and gate30(res[30], A[30], B[30]);
    and gate31(res[31], A[31], B[31]);



endmodule
