catch {::common::set_param -quiet hls.xocc.mode csynth};
catch {::common::set_param -quiet hls.enable_scout_hidden_option_error false};
# 
# HLS run script generated by v++ compiler
# 

open_project krnl_calculateCurVelModel
set_top krnl_calculateCurVelModel
# v++ -g, -D, -I, --advanced.prop kernel.krnl_calculateCurVelModel.kernel_flags
add_files "/home/petr/Documents/xilinx-workspace/vitis-workspace/dp/kria-1-2-app_kernels/src/krnl_main.cpp" -cflags " -g -I /home/petr/Documents/xilinx-workspace/vitis-workspace/dp/kria-1-2-app_kernels/src"
open_solution -flow_target vitis solution
set_part xck26-sfvc784-2LV-c
create_clock -period 199.998000MHz -name default
# v++ -g or --profile_kernel stall
config_rtl -kernel_profile
# v++ --advanced.param compiler.hlsDataflowStrictMode
config_dataflow -strict_mode warning
# v++ -g
config_debug -enable
# v++ --advanced.param compiler.deadlockDetection
config_export -deadlock_detection none
# v++ --advanced.param compiler.axiDeadLockFree
config_interface -m_axi_conservative_mode=1
config_interface -m_axi_addr64
# v++ --hls.max_memory_ports
config_interface -m_axi_auto_max_ports=1
config_export -format xo -ipname krnl_calculateCurVelModel
catch {::common::set_param -quiet hls.enable_synthesis_check_sw_only true};
csynth_design -synthesis_check
close_project
puts "HLS completed successfully"
exit
