# Reading pref.tcl
# do Pipelined_Processor_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:02:32 on May 10,2023
# vcom -reportprogress 300 -93 -work work D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Pipelined_Processor
# -- Compiling architecture Pipelined of Pipelined_Processor
# End time: 01:02:32 on May 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:02:32 on May 10,2023
# vcom -reportprogress 300 -93 -work work D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Testbench
# -- Compiling architecture bhv of Testbench
# End time: 01:02:32 on May 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 01:02:32 on May 10,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(bhv)
# Loading work.pipelined_processor(pipelined)
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/dut_instance/output6(15 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/output6(15 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/dut_instance/output6(5 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/output6(5 downto 0).
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ms
# End time: 01:05:39 on May 10,2023, Elapsed time: 0:03:07
# Errors: 0, Warnings: 2
