Analysis & Synthesis report for top_spiir
Fri Jan 31 11:24:51 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top_spiir|basic_iir:spi0|state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: basic_iir:spi0
 15. Parameter Settings for User Entity Instance: basic_iir:spi0|spi:spi
 16. Port Connectivity Checks: "basic_iir:spi0|spi:spi"
 17. Port Connectivity Checks: "basic_iir:spi0"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jan 31 11:24:51 2025       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; top_spiir                                   ;
; Top-level Entity Name           ; top_spiir                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 63                                          ;
; Total pins                      ; 26                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7S      ;                    ;
; Top-level entity name                                                           ; top_spiir          ; top_spiir          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------+---------+
; top_spiir.vhd                    ; yes             ; User VHDL File  ; C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd ;         ;
; spi.vhd                          ; yes             ; User VHDL File  ; C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/spi.vhd       ;         ;
; basic_iir.vhd                    ; yes             ; User VHDL File  ; C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 36                 ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 33                 ;
;     -- 7 input functions                    ; 2                  ;
;     -- 6 input functions                    ; 5                  ;
;     -- 5 input functions                    ; 5                  ;
;     -- 4 input functions                    ; 3                  ;
;     -- <=3 input functions                  ; 18                 ;
;                                             ;                    ;
; Dedicated logic registers                   ; 63                 ;
;                                             ;                    ;
; I/O pins                                    ; 26                 ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 63                 ;
; Total fan-out                               ; 337                ;
; Average fan-out                             ; 2.05               ;
+---------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                  ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name               ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------+-------------+--------------+
; |top_spiir                 ; 33 (0)              ; 63 (0)                    ; 0                 ; 0          ; 26   ; 0            ; |top_spiir                        ; top_spiir   ; work         ;
;    |basic_iir:spi0|        ; 33 (8)              ; 63 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |top_spiir|basic_iir:spi0         ; basic_iir   ; work         ;
;       |spi:spi|            ; 25 (25)             ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |top_spiir|basic_iir:spi0|spi:spi ; spi         ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |top_spiir|basic_iir:spi0|state                                         ;
+-------------------+------------------+-------------------+---------------+--------------+
; Name              ; state.set_strobe ; state.elaboration ; state.waiting ; state.verify ;
+-------------------+------------------+-------------------+---------------+--------------+
; state.verify      ; 0                ; 0                 ; 0             ; 0            ;
; state.waiting     ; 0                ; 0                 ; 1             ; 1            ;
; state.elaboration ; 0                ; 1                 ; 0             ; 1            ;
; state.set_strobe  ; 1                ; 0                 ; 0             ; 1            ;
+-------------------+------------------+-------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal      ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------+------------------------+
; basic_iir:spi0|LED[0]                              ; basic_iir:spi0|Selector3 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                          ;                        ;
+----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------+--------------------------------------------+
; Register name                          ; Reason for Removal                         ;
+----------------------------------------+--------------------------------------------+
; basic_iir:spi0|spi:spi|rd              ; Merged with basic_iir:spi0|spi:spi|feed_me ;
; basic_iir:spi0|spi:spi|wr              ; Merged with basic_iir:spi0|spi:spi|read_me ;
; basic_iir:spi0|spi:spi|spi_value[0..5] ; Stuck at GND due to stuck port data_in     ;
; basic_iir:spi0|state.elaboration       ; Lost fanout                                ;
; basic_iir:spi0|state.set_strobe        ; Lost fanout                                ;
; Total Number of Removed Registers = 10 ;                                            ;
+----------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+-------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+-------------------------------------+---------------------------+---------------------------------------------------------------------------+
; basic_iir:spi0|spi:spi|spi_value[0] ; Stuck at GND              ; basic_iir:spi0|spi:spi|spi_value[1], basic_iir:spi0|spi:spi|spi_value[2], ;
;                                     ; due to stuck port data_in ; basic_iir:spi0|spi:spi|spi_value[3], basic_iir:spi0|spi:spi|spi_value[4], ;
;                                     ;                           ; basic_iir:spi0|spi:spi|spi_value[5]                                       ;
+-------------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 63    ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 44    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_spiir|basic_iir:spi0|spi:spi|spi_value[15] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_spiir|basic_iir:spi0|spi:spi|spi_value[13] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_spiir|basic_iir:spi0|spi:spi|flag          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_spiir|basic_iir:spi0|Selector0             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: basic_iir:spi0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_w         ; 16    ; Signed Integer                     ;
; nbit           ; 4     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: basic_iir:spi0|spi:spi ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; data_w         ; 16    ; Signed Integer                             ;
; nbit           ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Port Connectivity Checks: "basic_iir:spi0|spi:spi" ;
+-----------------+-------+----------+---------------+
; Port            ; Type  ; Severity ; Details       ;
+-----------------+-------+----------+---------------+
; data_in[15..14] ; Input ; Info     ; Stuck at VCC  ;
; data_in[7..6]   ; Input ; Info     ; Stuck at VCC  ;
; data_in[13..8]  ; Input ; Info     ; Stuck at GND  ;
; data_in[5..0]   ; Input ; Info     ; Stuck at GND  ;
+-----------------+-------+----------+---------------+


+--------------------------------------------+
; Port Connectivity Checks: "basic_iir:spi0" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; reset ; Input ; Info     ; Stuck at GND    ;
+-------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 63                          ;
;     ENA               ; 44                          ;
;     SCLR              ; 1                           ;
;     plain             ; 18                          ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 34                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 32                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 5                           ;
;         6 data inputs ; 5                           ;
; boundary_port         ; 26                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.22                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Jan 31 11:24:46 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_spiir -c top_spiir
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file top_spiir.vhd
    Info (12022): Found design unit 1: top_spiir-top_arch File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 22
    Info (12023): Found entity 1: top_spiir File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file spi.vhd
    Info (12022): Found design unit 1: spi-Behavioral File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/spi.vhd Line: 23
    Info (12023): Found entity 1: spi File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/spi.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file basic_iir.vhd
    Info (12022): Found design unit 1: basic_iir-Behavioral File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 22
    Info (12023): Found entity 1: basic_iir File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 6
Info (12127): Elaborating entity "top_spiir" for the top level hierarchy
Warning (10665): Bidirectional port "ARDUINO_IO[13]" at top_spiir.vhd(19) has a one-way connection to bidirectional port "ARDUINO_IO[5]" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
Warning (10665): Bidirectional port "ARDUINO_IO[12]" at top_spiir.vhd(19) has a one-way connection to bidirectional port "ARDUINO_IO[6]" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
Warning (10665): Bidirectional port "ARDUINO_IO[11]" at top_spiir.vhd(19) has a one-way connection to bidirectional port "ARDUINO_IO[7]" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
Info (12128): Elaborating entity "basic_iir" for hierarchy "basic_iir:spi0" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 25
Warning (10492): VHDL Process Statement warning at basic_iir.vhd(133): signal "scrivi" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 133
Warning (10631): VHDL Process Statement warning at basic_iir.vhd(121): inferring latch(es) for signal or variable "LED", which holds its previous value in one or more paths through the process File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Warning (10631): VHDL Process Statement warning at basic_iir.vhd(121): inferring latch(es) for signal or variable "data_in", which holds its previous value in one or more paths through the process File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[0]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[1]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[2]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[3]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[4]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[5]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[6]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[7]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[8]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[9]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[10]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[11]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[12]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[13]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[14]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "data_in[15]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (10041): Inferred latch for "LED[0]" at basic_iir.vhd(121) File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
Info (12128): Elaborating entity "spi" for hierarchy "basic_iir:spi0|spi:spi" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 45
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[12]" and its non-tri-state driver. File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "ARDUINO_IO[12]" is moved to its source File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
Warning (13012): Latch basic_iir:spi0|LED[0] has unsafe behavior File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 121
    Warning (13013): Ports D and ENA on the latch are fed by the same signal basic_iir:spi0|state.waiting File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/basic_iir.vhd Line: 38
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[5]~synth" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
    Warning (13010): Node "ARDUINO_IO[6]~synth" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
    Warning (13010): Node "ARDUINO_IO[7]~synth" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
    Warning (13010): Node "ARDUINO_IO[12]~synth" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 19
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 15
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 16
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 16
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/stefa/Desktop/_QUARTUS PROJECTS/SPI_MAMO_SOUF - modifiche ste (p3)/top_spiir.vhd Line: 16
Info (21057): Implemented 98 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 72 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Fri Jan 31 11:24:51 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:11


