# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 18
attribute \src "dut.sv:1.1-24.10"
attribute \cells_not_processed 1
module \gate
  attribute \src "dut.sv:2.20-2.26"
  wire width 32 output 1 signed \result
  attribute \src "dut.sv:21.12-21.12"
  wire width 32 $0\result[31:0]
  attribute \src "dut.sv:21.12-21.12"
  process $proc$dut.sv:21$17
    assign { } { }
    assign $0\result[31:0] 5
    sync always
      update \result $0\result[31:0]
  end
end
