

================================================================
== Vivado HLS Report for 'GEMM_3D_float_1'
================================================================
* Date:           Sun Dec  8 18:16:58 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.690 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1065|     1065| 10.650 us | 10.650 us |  1065|  1065|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1     |     1064|     1064|       266|          -|          -|     4|    no    |
        | + GEMM_3D_FLOAT_LOOP_3    |      264|      264|        44|          -|          -|     6|    no    |
        |  ++ GEMM_3D_FLOAT_LOOP_4  |       42|       42|         7|          -|          -|     6|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     20|       0|    503|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    107|    -|
|Register         |        -|      -|     719|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|     719|    610|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_1_fu_407_p2  |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_2_fu_419_p2  |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_3_fu_431_p2  |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_fu_395_p2    |     *    |      5|  0|  27|          38|          38|
    |add_ln1116_fu_333_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln1117_fu_364_p2    |     +    |      0|  0|  11|           9|           9|
    |add_ln1192_2_fu_467_p2  |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_3_fu_489_p2  |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_4_fu_512_p2  |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_fu_444_p2    |     +    |      0|  0|  65|          58|          58|
    |add_ln203_fu_303_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln238_fu_289_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln240_fu_369_p2     |     +    |      0|  0|  15|           3|           5|
    |i_fu_239_p2             |     +    |      0|  0|  12|           3|           1|
    |sub_ln1116_fu_269_p2    |     -    |      0|  0|  15|           7|           7|
    |sub_ln1117_fu_358_p2    |     -    |      0|  0|  11|           9|           9|
    |icmp_ln236_fu_233_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln238_fu_283_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln240_fu_313_p2    |   icmp   |      0|  0|  11|           5|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     20|  0| 503|         443|         442|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  50|         11|    1|         11|
    |i_0_reg_200          |   9|          2|    3|          6|
    |k_0_0_reg_211        |   9|          2|    3|          6|
    |l_0_0_0_reg_222      |   9|          2|    5|         10|
    |output_0_V_address0  |  15|          3|    5|         15|
    |output_0_V_d0        |  15|          3|   38|        114|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 107|         23|   55|        162|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln1116_reg_566          |   8|   0|    8|          0|
    |add_ln1117_reg_571          |   9|   0|    9|          0|
    |add_ln238_reg_548           |   3|   0|    3|          0|
    |add_ln240_reg_576           |   5|   0|    5|          0|
    |ap_CS_fsm                   |  10|   0|   10|          0|
    |i_0_reg_200                 |   3|   0|    3|          0|
    |i_reg_530                   |   3|   0|    3|          0|
    |input_1_0_0_V_load_reg_621  |  38|   0|   38|          0|
    |input_1_1_0_V_load_reg_631  |  38|   0|   38|          0|
    |input_1_2_0_V_load_reg_641  |  38|   0|   38|          0|
    |input_1_3_0_V_load_reg_651  |  38|   0|   38|          0|
    |input_2_0_V_load_reg_626    |  38|   0|   38|          0|
    |input_2_1_V_load_reg_636    |  38|   0|   38|          0|
    |input_2_2_V_load_reg_646    |  38|   0|   38|          0|
    |input_2_3_V_load_reg_656    |  38|   0|   38|          0|
    |k_0_0_reg_211               |   3|   0|    3|          0|
    |l_0_0_0_reg_222             |   5|   0|    5|          0|
    |mul_ln1192_1_reg_671        |  58|   0|   58|          0|
    |mul_ln1192_2_reg_676        |  58|   0|   58|          0|
    |mul_ln1192_3_reg_681        |  58|   0|   58|          0|
    |mul_ln1192_reg_661          |  58|   0|   58|          0|
    |output_0_V_addr_reg_558     |   5|   0|    5|          0|
    |output_0_V_load_reg_666     |  38|   0|   38|          0|
    |sext_ln1116_reg_535         |   7|   0|    8|          1|
    |tmp_73_reg_686              |  38|   0|   38|          0|
    |trunc_ln1116_reg_540        |   5|   0|    6|          1|
    |trunc_ln708_s_reg_691       |  38|   0|   38|          0|
    |zext_ln203_reg_553          |   3|   0|    9|          6|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 719|   0|  727|          8|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|input_1_0_0_V_address0  | out |    5|  ap_memory |  input_1_0_0_V  |     array    |
|input_1_0_0_V_ce0       | out |    1|  ap_memory |  input_1_0_0_V  |     array    |
|input_1_0_0_V_q0        |  in |   38|  ap_memory |  input_1_0_0_V  |     array    |
|input_1_1_0_V_address0  | out |    5|  ap_memory |  input_1_1_0_V  |     array    |
|input_1_1_0_V_ce0       | out |    1|  ap_memory |  input_1_1_0_V  |     array    |
|input_1_1_0_V_q0        |  in |   38|  ap_memory |  input_1_1_0_V  |     array    |
|input_1_2_0_V_address0  | out |    5|  ap_memory |  input_1_2_0_V  |     array    |
|input_1_2_0_V_ce0       | out |    1|  ap_memory |  input_1_2_0_V  |     array    |
|input_1_2_0_V_q0        |  in |   38|  ap_memory |  input_1_2_0_V  |     array    |
|input_1_3_0_V_address0  | out |    5|  ap_memory |  input_1_3_0_V  |     array    |
|input_1_3_0_V_ce0       | out |    1|  ap_memory |  input_1_3_0_V  |     array    |
|input_1_3_0_V_q0        |  in |   38|  ap_memory |  input_1_3_0_V  |     array    |
|input_2_0_V_address0    | out |    8|  ap_memory |   input_2_0_V   |     array    |
|input_2_0_V_ce0         | out |    1|  ap_memory |   input_2_0_V   |     array    |
|input_2_0_V_q0          |  in |   38|  ap_memory |   input_2_0_V   |     array    |
|input_2_1_V_address0    | out |    8|  ap_memory |   input_2_1_V   |     array    |
|input_2_1_V_ce0         | out |    1|  ap_memory |   input_2_1_V   |     array    |
|input_2_1_V_q0          |  in |   38|  ap_memory |   input_2_1_V   |     array    |
|input_2_2_V_address0    | out |    8|  ap_memory |   input_2_2_V   |     array    |
|input_2_2_V_ce0         | out |    1|  ap_memory |   input_2_2_V   |     array    |
|input_2_2_V_q0          |  in |   38|  ap_memory |   input_2_2_V   |     array    |
|input_2_3_V_address0    | out |    8|  ap_memory |   input_2_3_V   |     array    |
|input_2_3_V_ce0         | out |    1|  ap_memory |   input_2_3_V   |     array    |
|input_2_3_V_q0          |  in |   38|  ap_memory |   input_2_3_V   |     array    |
|output_0_V_address0     | out |    5|  ap_memory |    output_0_V   |     array    |
|output_0_V_ce0          | out |    1|  ap_memory |    output_0_V   |     array    |
|output_0_V_we0          | out |    1|  ap_memory |    output_0_V   |     array    |
|output_0_V_d0           | out |   38|  ap_memory |    output_0_V   |     array    |
|output_0_V_q0           |  in |   38|  ap_memory |    output_0_V   |     array    |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %GEMM_3D_FLOAT_LOOP_2_end ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.13ns)   --->   "%icmp_ln236 = icmp eq i3 %i_0, -4" [./layer.h:236]   --->   Operation 13 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./layer.h:236]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %4, label %GEMM_3D_FLOAT_LOOP_2_begin" [./layer.h:236]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str28) nounwind" [./layer.h:236]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_70 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0, i3 0)" [./layer.h:241]   --->   Operation 18 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %tmp_70 to i7" [./layer.h:241]   --->   Operation 19 'zext' 'zext_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_71 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [./layer.h:241]   --->   Operation 20 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i4 %tmp_71 to i7" [./layer.h:241]   --->   Operation 21 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%sub_ln1116 = sub i7 %zext_ln1116, %zext_ln1116_2" [./layer.h:241]   --->   Operation 22 'sub' 'sub_ln1116' <Predicate = (!icmp_ln236)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i7 %sub_ln1116 to i8" [./layer.h:241]   --->   Operation 23 'sext' 'sext_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i7 %sub_ln1116 to i6" [./layer.h:241]   --->   Operation 24 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str29)" [./layer.h:237]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 26 'br' <Predicate = (!icmp_ln236)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [./layer.h:245]   --->   Operation 27 'ret' <Predicate = (icmp_ln236)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%k_0_0 = phi i3 [ 0, %GEMM_3D_FLOAT_LOOP_2_begin ], [ %add_ln238, %GEMM_3D_FLOAT_LOOP_3_end ]" [./layer.h:238]   --->   Operation 28 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.13ns)   --->   "%icmp_ln238 = icmp eq i3 %k_0_0, -2" [./layer.h:238]   --->   Operation 29 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_522 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 30 'speclooptripcount' 'empty_522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.65ns)   --->   "%add_ln238 = add i3 %k_0_0, 1" [./layer.h:238]   --->   Operation 31 'add' 'add_ln238' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln238, label %GEMM_3D_FLOAT_LOOP_2_end, label %GEMM_3D_FLOAT_LOOP_3_begin" [./layer.h:238]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str30) nounwind" [./layer.h:238]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str30)" [./layer.h:238]   --->   Operation 34 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %k_0_0 to i9" [./layer.h:239]   --->   Operation 35 'zext' 'zext_ln203' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i3 %k_0_0 to i6" [./layer.h:239]   --->   Operation 36 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln203 = add i6 %trunc_ln1116, %zext_ln203_16" [./layer.h:239]   --->   Operation 37 'add' 'add_ln203' <Predicate = (!icmp_ln238)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i6 %add_ln203 to i64" [./layer.h:239]   --->   Operation 38 'sext' 'sext_ln203' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [24 x i38]* %output_0_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 39 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.32ns)   --->   "store i38 0, i38* %output_0_V_addr, align 8" [./layer.h:239]   --->   Operation 40 'store' <Predicate = (!icmp_ln238)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 41 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:240]   --->   Operation 41 'br' <Predicate = (!icmp_ln238)> <Delay = 1.76>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_521 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str29, i32 %tmp)" [./layer.h:243]   --->   Operation 42 'specregionend' 'empty_521' <Predicate = (icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 43 'br' <Predicate = (icmp_ln238)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.56>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%l_0_0_0 = phi i5 [ 0, %GEMM_3D_FLOAT_LOOP_3_begin ], [ %add_ln240, %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0 ]" [./layer.h:240]   --->   Operation 44 'phi' 'l_0_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_523 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 45 'speclooptripcount' 'empty_523' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.36ns)   --->   "%icmp_ln240 = icmp eq i5 %l_0_0_0, -8" [./layer.h:240]   --->   Operation 46 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %GEMM_3D_FLOAT_LOOP_3_end, label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0" [./layer.h:240]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_93 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %l_0_0_0, i32 2, i32 4)" [./layer.h:241]   --->   Operation 48 'partselect' 'tmp_93' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i3 %tmp_93 to i8" [./layer.h:241]   --->   Operation 49 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.87ns)   --->   "%add_ln1116 = add i8 %zext_ln1116_3, %sext_ln1116" [./layer.h:241]   --->   Operation 50 'add' 'add_ln1116' <Predicate = (!icmp_ln240)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i8 %add_ln1116 to i6" [./layer.h:241]   --->   Operation 51 'trunc' 'trunc_ln1117' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln1117, i3 0)" [./layer.h:241]   --->   Operation 52 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1116, i1 false)" [./layer.h:241]   --->   Operation 53 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i9 %p_shl2_cast, %p_shl3_cast" [./layer.h:241]   --->   Operation 54 'sub' 'sub_ln1117' <Predicate = (!icmp_ln240)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i9 %zext_ln203, %sub_ln1117" [./layer.h:241]   --->   Operation 55 'add' 'add_ln1117' <Predicate = (!icmp_ln240)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (1.78ns)   --->   "%add_ln240 = add i5 4, %l_0_0_0" [./layer.h:240]   --->   Operation 56 'add' 'add_ln240' <Predicate = (!icmp_ln240)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_524 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str30, i32 %tmp_s)" [./layer.h:242]   --->   Operation 57 'specregionend' 'empty_524' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 58 'br' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i8 %add_ln1116 to i64" [./layer.h:241]   --->   Operation 59 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%input_1_0_0_V_addr = getelementptr [24 x i38]* %input_1_0_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 60 'getelementptr' 'input_1_0_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%input_1_1_0_V_addr = getelementptr [24 x i38]* %input_1_1_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 61 'getelementptr' 'input_1_1_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%input_1_2_0_V_addr = getelementptr [24 x i38]* %input_1_2_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 62 'getelementptr' 'input_1_2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%input_1_3_0_V_addr = getelementptr [24 x i38]* %input_1_3_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 63 'getelementptr' 'input_1_3_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i9 %add_ln1117 to i64" [./layer.h:241]   --->   Operation 64 'zext' 'zext_ln1117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%input_2_0_V_addr = getelementptr [144 x i38]* %input_2_0_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 65 'getelementptr' 'input_2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%input_2_1_V_addr = getelementptr [144 x i38]* %input_2_1_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 66 'getelementptr' 'input_2_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%input_2_2_V_addr = getelementptr [144 x i38]* %input_2_2_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 67 'getelementptr' 'input_2_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%input_2_3_V_addr = getelementptr [144 x i38]* %input_2_3_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 68 'getelementptr' 'input_2_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (2.32ns)   --->   "%input_1_0_0_V_load = load i38* %input_1_0_0_V_addr, align 8" [./layer.h:241]   --->   Operation 69 'load' 'input_1_0_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_5 : Operation 70 [2/2] (3.25ns)   --->   "%input_2_0_V_load = load i38* %input_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 70 'load' 'input_2_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_5 : Operation 71 [2/2] (2.32ns)   --->   "%input_1_1_0_V_load = load i38* %input_1_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 71 'load' 'input_1_1_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%input_2_1_V_load = load i38* %input_2_1_V_addr, align 8" [./layer.h:241]   --->   Operation 72 'load' 'input_2_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_5 : Operation 73 [2/2] (2.32ns)   --->   "%input_1_2_0_V_load = load i38* %input_1_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 73 'load' 'input_1_2_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_5 : Operation 74 [2/2] (3.25ns)   --->   "%input_2_2_V_load = load i38* %input_2_2_V_addr, align 8" [./layer.h:241]   --->   Operation 74 'load' 'input_2_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_5 : Operation 75 [2/2] (2.32ns)   --->   "%input_1_3_0_V_load = load i38* %input_1_3_0_V_addr, align 8" [./layer.h:241]   --->   Operation 75 'load' 'input_1_3_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%input_2_3_V_load = load i38* %input_2_3_V_addr, align 8" [./layer.h:241]   --->   Operation 76 'load' 'input_2_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 77 [1/2] (2.32ns)   --->   "%input_1_0_0_V_load = load i38* %input_1_0_0_V_addr, align 8" [./layer.h:241]   --->   Operation 77 'load' 'input_1_0_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_6 : Operation 78 [1/2] (3.25ns)   --->   "%input_2_0_V_load = load i38* %input_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 78 'load' 'input_2_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_6 : Operation 79 [2/2] (2.32ns)   --->   "%output_0_V_load = load i38* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 79 'load' 'output_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_6 : Operation 80 [1/2] (2.32ns)   --->   "%input_1_1_0_V_load = load i38* %input_1_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 80 'load' 'input_1_1_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%input_2_1_V_load = load i38* %input_2_1_V_addr, align 8" [./layer.h:241]   --->   Operation 81 'load' 'input_2_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_6 : Operation 82 [1/2] (2.32ns)   --->   "%input_1_2_0_V_load = load i38* %input_1_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 82 'load' 'input_1_2_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_6 : Operation 83 [1/2] (3.25ns)   --->   "%input_2_2_V_load = load i38* %input_2_2_V_addr, align 8" [./layer.h:241]   --->   Operation 83 'load' 'input_2_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_6 : Operation 84 [1/2] (2.32ns)   --->   "%input_1_3_0_V_load = load i38* %input_1_3_0_V_addr, align 8" [./layer.h:241]   --->   Operation 84 'load' 'input_1_3_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_6 : Operation 85 [1/2] (3.25ns)   --->   "%input_2_3_V_load = load i38* %input_2_3_V_addr, align 8" [./layer.h:241]   --->   Operation 85 'load' 'input_2_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>

State 7 <SV = 6> <Delay = 8.69>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i38 %input_1_0_0_V_load to i58" [./layer.h:241]   --->   Operation 86 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i38 %input_2_0_V_load to i58" [./layer.h:241]   --->   Operation 87 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (8.69ns)   --->   "%mul_ln1192 = mul i58 %sext_ln1192, %sext_ln1192_1" [./layer.h:241]   --->   Operation 88 'mul' 'mul_ln1192' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/2] (2.32ns)   --->   "%output_0_V_load = load i38* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 89 'load' 'output_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i38 %input_1_1_0_V_load to i58" [./layer.h:241]   --->   Operation 90 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i38 %input_2_1_V_load to i58" [./layer.h:241]   --->   Operation 91 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (8.69ns)   --->   "%mul_ln1192_1 = mul i58 %sext_ln1192_2, %sext_ln1192_3" [./layer.h:241]   --->   Operation 92 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i38 %input_1_2_0_V_load to i58" [./layer.h:241]   --->   Operation 93 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i38 %input_2_2_V_load to i58" [./layer.h:241]   --->   Operation 94 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (8.69ns)   --->   "%mul_ln1192_2 = mul i58 %sext_ln1192_4, %sext_ln1192_5" [./layer.h:241]   --->   Operation 95 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i38 %input_1_3_0_V_load to i58" [./layer.h:241]   --->   Operation 96 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i38 %input_2_3_V_load to i58" [./layer.h:241]   --->   Operation 97 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (8.69ns)   --->   "%mul_ln1192_3 = mul i58 %sext_ln1192_6, %sext_ln1192_7" [./layer.h:241]   --->   Operation 98 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.73>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %output_0_V_load, i20 0)" [./layer.h:241]   --->   Operation 99 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (3.36ns)   --->   "%add_ln1192 = add i58 %shl_ln, %mul_ln1192" [./layer.h:241]   --->   Operation 100 'add' 'add_ln1192' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_72 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192, i32 20, i32 57)" [./layer.h:241]   --->   Operation 101 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_72, i20 0)" [./layer.h:241]   --->   Operation 102 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (3.36ns)   --->   "%add_ln1192_2 = add i58 %shl_ln728_4, %mul_ln1192_1" [./layer.h:241]   --->   Operation 103 'add' 'add_ln1192_2' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_73 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_2, i32 20, i32 57)" [./layer.h:241]   --->   Operation 104 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.73>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_73, i20 0)" [./layer.h:241]   --->   Operation 105 'bitconcatenate' 'shl_ln728_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (3.36ns)   --->   "%add_ln1192_3 = add i58 %shl_ln728_5, %mul_ln1192_2" [./layer.h:241]   --->   Operation 106 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_74 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_3, i32 20, i32 57)" [./layer.h:241]   --->   Operation 107 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_74, i20 0)" [./layer.h:241]   --->   Operation 108 'bitconcatenate' 'shl_ln728_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (3.36ns)   --->   "%add_ln1192_4 = add i58 %shl_ln728_6, %mul_ln1192_3" [./layer.h:241]   --->   Operation 109 'add' 'add_ln1192_4' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_4, i32 20, i32 57)" [./layer.h:241]   --->   Operation 110 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str31) nounwind" [./layer.h:241]   --->   Operation 111 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (2.32ns)   --->   "store i38 %trunc_ln708_s, i38* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 112 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:240]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_1_0_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1_2_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1_3_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln236           (br               ) [ 01111111111]
i_0                (phi              ) [ 00100000000]
icmp_ln236         (icmp             ) [ 00111111111]
empty              (speclooptripcount) [ 00000000000]
i                  (add              ) [ 01111111111]
br_ln236           (br               ) [ 00000000000]
specloopname_ln236 (specloopname     ) [ 00000000000]
tmp_70             (bitconcatenate   ) [ 00000000000]
zext_ln1116        (zext             ) [ 00000000000]
tmp_71             (bitconcatenate   ) [ 00000000000]
zext_ln1116_2      (zext             ) [ 00000000000]
sub_ln1116         (sub              ) [ 00000000000]
sext_ln1116        (sext             ) [ 00011111111]
trunc_ln1116       (trunc            ) [ 00011111111]
tmp                (specregionbegin  ) [ 00011111111]
br_ln238           (br               ) [ 00111111111]
ret_ln245          (ret              ) [ 00000000000]
k_0_0              (phi              ) [ 00010000000]
icmp_ln238         (icmp             ) [ 00111111111]
empty_522          (speclooptripcount) [ 00000000000]
add_ln238          (add              ) [ 00111111111]
br_ln238           (br               ) [ 00000000000]
specloopname_ln238 (specloopname     ) [ 00000000000]
tmp_s              (specregionbegin  ) [ 00001111111]
zext_ln203         (zext             ) [ 00001111111]
zext_ln203_16      (zext             ) [ 00000000000]
add_ln203          (add              ) [ 00000000000]
sext_ln203         (sext             ) [ 00000000000]
output_0_V_addr    (getelementptr    ) [ 00001111111]
store_ln239        (store            ) [ 00000000000]
br_ln240           (br               ) [ 00111111111]
empty_521          (specregionend    ) [ 00000000000]
br_ln236           (br               ) [ 01111111111]
l_0_0_0            (phi              ) [ 00001000000]
empty_523          (speclooptripcount) [ 00000000000]
icmp_ln240         (icmp             ) [ 00111111111]
br_ln240           (br               ) [ 00000000000]
tmp_93             (partselect       ) [ 00000000000]
zext_ln1116_3      (zext             ) [ 00000000000]
add_ln1116         (add              ) [ 00000100000]
trunc_ln1117       (trunc            ) [ 00000000000]
p_shl2_cast        (bitconcatenate   ) [ 00000000000]
p_shl3_cast        (bitconcatenate   ) [ 00000000000]
sub_ln1117         (sub              ) [ 00000000000]
add_ln1117         (add              ) [ 00000100000]
add_ln240          (add              ) [ 00111111111]
empty_524          (specregionend    ) [ 00000000000]
br_ln238           (br               ) [ 00111111111]
sext_ln1116_2      (sext             ) [ 00000000000]
input_1_0_0_V_addr (getelementptr    ) [ 00000010000]
input_1_1_0_V_addr (getelementptr    ) [ 00000010000]
input_1_2_0_V_addr (getelementptr    ) [ 00000010000]
input_1_3_0_V_addr (getelementptr    ) [ 00000010000]
zext_ln1117        (zext             ) [ 00000000000]
input_2_0_V_addr   (getelementptr    ) [ 00000010000]
input_2_1_V_addr   (getelementptr    ) [ 00000010000]
input_2_2_V_addr   (getelementptr    ) [ 00000010000]
input_2_3_V_addr   (getelementptr    ) [ 00000010000]
input_1_0_0_V_load (load             ) [ 00000001000]
input_2_0_V_load   (load             ) [ 00000001000]
input_1_1_0_V_load (load             ) [ 00000001000]
input_2_1_V_load   (load             ) [ 00000001000]
input_1_2_0_V_load (load             ) [ 00000001000]
input_2_2_V_load   (load             ) [ 00000001000]
input_1_3_0_V_load (load             ) [ 00000001000]
input_2_3_V_load   (load             ) [ 00000001000]
sext_ln1192        (sext             ) [ 00000000000]
sext_ln1192_1      (sext             ) [ 00000000000]
mul_ln1192         (mul              ) [ 00000000100]
output_0_V_load    (load             ) [ 00000000100]
sext_ln1192_2      (sext             ) [ 00000000000]
sext_ln1192_3      (sext             ) [ 00000000000]
mul_ln1192_1       (mul              ) [ 00000000100]
sext_ln1192_4      (sext             ) [ 00000000000]
sext_ln1192_5      (sext             ) [ 00000000000]
mul_ln1192_2       (mul              ) [ 00000000110]
sext_ln1192_6      (sext             ) [ 00000000000]
sext_ln1192_7      (sext             ) [ 00000000000]
mul_ln1192_3       (mul              ) [ 00000000110]
shl_ln             (bitconcatenate   ) [ 00000000000]
add_ln1192         (add              ) [ 00000000000]
tmp_72             (partselect       ) [ 00000000000]
shl_ln728_4        (bitconcatenate   ) [ 00000000000]
add_ln1192_2       (add              ) [ 00000000000]
tmp_73             (partselect       ) [ 00000000010]
shl_ln728_5        (bitconcatenate   ) [ 00000000000]
add_ln1192_3       (add              ) [ 00000000000]
tmp_74             (partselect       ) [ 00000000000]
shl_ln728_6        (bitconcatenate   ) [ 00000000000]
add_ln1192_4       (add              ) [ 00000000000]
trunc_ln708_s      (partselect       ) [ 00000000001]
specloopname_ln241 (specloopname     ) [ 00000000000]
store_ln241        (store            ) [ 00000000000]
br_ln240           (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_1_0_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_0_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_1_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_1_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_1_2_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_2_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_1_3_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_3_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_2_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_2_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_2_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_2_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i58.i38.i20"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="output_0_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="38" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="38" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln239/3 output_0_V_load/6 store_ln241/10 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_1_0_0_V_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="38" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_0_V_addr/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="input_1_1_0_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="38" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_1_0_V_addr/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_1_2_0_V_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="38" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_2_0_V_addr/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="input_1_3_0_V_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="38" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_3_0_V_addr/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input_2_0_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="38" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="9" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_0_V_addr/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="input_2_1_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="38" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="9" slack="0"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_1_V_addr/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="input_2_2_V_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="38" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="9" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_2_V_addr/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="input_2_3_V_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="38" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="9" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_3_V_addr/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_0_0_V_load/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_0_V_load/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_1_0_V_load/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_1_V_load/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_2_0_V_load/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_2_V_load/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_3_0_V_load/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_3_V_load/5 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="1"/>
<pin id="202" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_0_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="k_0_0_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="1"/>
<pin id="213" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0_0 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="k_0_0_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="3" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_0/3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="l_0_0_0_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="1"/>
<pin id="224" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="l_0_0_0 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="l_0_0_0_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0_0_0/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln236_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="3" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln236/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_70_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln1116_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_71_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_71/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln1116_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sub_ln1116_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln1116_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln1116_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln238_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln238/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln238_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln203_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln203_16_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_16/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln203_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="1"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln203_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln240_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_93_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="0" index="2" bw="3" slack="0"/>
<pin id="323" dir="0" index="3" bw="4" slack="0"/>
<pin id="324" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_93/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln1116_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="0"/>
<pin id="331" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_3/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln1116_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="0" index="1" bw="7" slack="2"/>
<pin id="336" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln1117_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_shl2_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="0"/>
<pin id="344" dir="0" index="1" bw="6" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_shl3_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sub_ln1117_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="0" index="1" bw="9" slack="0"/>
<pin id="361" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln1117_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="1"/>
<pin id="366" dir="0" index="1" bw="9" slack="0"/>
<pin id="367" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln240_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln240/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln1116_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln1117_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln1192_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="38" slack="1"/>
<pin id="391" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sext_ln1192_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="38" slack="1"/>
<pin id="394" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="mul_ln1192_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="38" slack="0"/>
<pin id="397" dir="0" index="1" bw="38" slack="0"/>
<pin id="398" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln1192_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="38" slack="1"/>
<pin id="403" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln1192_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="38" slack="1"/>
<pin id="406" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="mul_ln1192_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="38" slack="0"/>
<pin id="409" dir="0" index="1" bw="38" slack="0"/>
<pin id="410" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln1192_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="38" slack="1"/>
<pin id="415" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln1192_5_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="38" slack="1"/>
<pin id="418" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="mul_ln1192_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="38" slack="0"/>
<pin id="421" dir="0" index="1" bw="38" slack="0"/>
<pin id="422" dir="1" index="2" bw="58" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sext_ln1192_6_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="38" slack="1"/>
<pin id="427" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln1192_7_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="38" slack="1"/>
<pin id="430" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="mul_ln1192_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="38" slack="0"/>
<pin id="433" dir="0" index="1" bw="38" slack="0"/>
<pin id="434" dir="1" index="2" bw="58" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="shl_ln_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="58" slack="0"/>
<pin id="439" dir="0" index="1" bw="38" slack="1"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln1192_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="58" slack="0"/>
<pin id="446" dir="0" index="1" bw="58" slack="1"/>
<pin id="447" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_72_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="38" slack="0"/>
<pin id="451" dir="0" index="1" bw="58" slack="0"/>
<pin id="452" dir="0" index="2" bw="6" slack="0"/>
<pin id="453" dir="0" index="3" bw="7" slack="0"/>
<pin id="454" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_72/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="shl_ln728_4_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="58" slack="0"/>
<pin id="461" dir="0" index="1" bw="38" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_4/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln1192_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="58" slack="0"/>
<pin id="469" dir="0" index="1" bw="58" slack="1"/>
<pin id="470" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_73_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="38" slack="0"/>
<pin id="474" dir="0" index="1" bw="58" slack="0"/>
<pin id="475" dir="0" index="2" bw="6" slack="0"/>
<pin id="476" dir="0" index="3" bw="7" slack="0"/>
<pin id="477" dir="1" index="4" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_73/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="shl_ln728_5_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="58" slack="0"/>
<pin id="484" dir="0" index="1" bw="38" slack="1"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_5/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln1192_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="58" slack="0"/>
<pin id="491" dir="0" index="1" bw="58" slack="2"/>
<pin id="492" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_74_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="38" slack="0"/>
<pin id="496" dir="0" index="1" bw="58" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="0" index="3" bw="7" slack="0"/>
<pin id="499" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_74/9 "/>
</bind>
</comp>

<comp id="504" class="1004" name="shl_ln728_6_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="58" slack="0"/>
<pin id="506" dir="0" index="1" bw="38" slack="0"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_6/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln1192_4_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="58" slack="0"/>
<pin id="514" dir="0" index="1" bw="58" slack="2"/>
<pin id="515" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_4/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="trunc_ln708_s_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="38" slack="0"/>
<pin id="519" dir="0" index="1" bw="58" slack="0"/>
<pin id="520" dir="0" index="2" bw="6" slack="0"/>
<pin id="521" dir="0" index="3" bw="7" slack="0"/>
<pin id="522" dir="1" index="4" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/9 "/>
</bind>
</comp>

<comp id="530" class="1005" name="i_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="0"/>
<pin id="532" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="535" class="1005" name="sext_ln1116_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="2"/>
<pin id="537" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="540" class="1005" name="trunc_ln1116_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="1"/>
<pin id="542" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1116 "/>
</bind>
</comp>

<comp id="548" class="1005" name="add_ln238_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="0"/>
<pin id="550" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln238 "/>
</bind>
</comp>

<comp id="553" class="1005" name="zext_ln203_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="9" slack="1"/>
<pin id="555" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203 "/>
</bind>
</comp>

<comp id="558" class="1005" name="output_0_V_addr_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="3"/>
<pin id="560" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="output_0_V_addr "/>
</bind>
</comp>

<comp id="566" class="1005" name="add_ln1116_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="1"/>
<pin id="568" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1116 "/>
</bind>
</comp>

<comp id="571" class="1005" name="add_ln1117_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="1"/>
<pin id="573" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1117 "/>
</bind>
</comp>

<comp id="576" class="1005" name="add_ln240_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln240 "/>
</bind>
</comp>

<comp id="581" class="1005" name="input_1_0_0_V_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="1"/>
<pin id="583" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_0_V_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="input_1_1_0_V_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="1"/>
<pin id="588" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_1_1_0_V_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="input_1_2_0_V_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="1"/>
<pin id="593" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_1_2_0_V_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="input_1_3_0_V_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="1"/>
<pin id="598" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_1_3_0_V_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="input_2_0_V_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="1"/>
<pin id="603" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_2_0_V_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="input_2_1_V_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="1"/>
<pin id="608" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_2_1_V_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="input_2_2_V_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="1"/>
<pin id="613" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_2_2_V_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="input_2_3_V_addr_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="1"/>
<pin id="618" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_2_3_V_addr "/>
</bind>
</comp>

<comp id="621" class="1005" name="input_1_0_0_V_load_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="38" slack="1"/>
<pin id="623" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_0_V_load "/>
</bind>
</comp>

<comp id="626" class="1005" name="input_2_0_V_load_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="38" slack="1"/>
<pin id="628" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="input_2_0_V_load "/>
</bind>
</comp>

<comp id="631" class="1005" name="input_1_1_0_V_load_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="38" slack="1"/>
<pin id="633" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="input_1_1_0_V_load "/>
</bind>
</comp>

<comp id="636" class="1005" name="input_2_1_V_load_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="38" slack="1"/>
<pin id="638" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="input_2_1_V_load "/>
</bind>
</comp>

<comp id="641" class="1005" name="input_1_2_0_V_load_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="38" slack="1"/>
<pin id="643" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="input_1_2_0_V_load "/>
</bind>
</comp>

<comp id="646" class="1005" name="input_2_2_V_load_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="38" slack="1"/>
<pin id="648" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="input_2_2_V_load "/>
</bind>
</comp>

<comp id="651" class="1005" name="input_1_3_0_V_load_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="38" slack="1"/>
<pin id="653" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="input_1_3_0_V_load "/>
</bind>
</comp>

<comp id="656" class="1005" name="input_2_3_V_load_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="38" slack="1"/>
<pin id="658" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="input_2_3_V_load "/>
</bind>
</comp>

<comp id="661" class="1005" name="mul_ln1192_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="58" slack="1"/>
<pin id="663" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="666" class="1005" name="output_0_V_load_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="38" slack="1"/>
<pin id="668" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="output_0_V_load "/>
</bind>
</comp>

<comp id="671" class="1005" name="mul_ln1192_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="58" slack="1"/>
<pin id="673" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="mul_ln1192_2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="58" slack="2"/>
<pin id="678" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="mul_ln1192_3_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="58" slack="2"/>
<pin id="683" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_73_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="38" slack="1"/>
<pin id="688" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="691" class="1005" name="trunc_ln708_s_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="38" slack="1"/>
<pin id="693" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="96" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="124" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="103" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="131" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="110" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="138" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="117" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="145" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="204" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="20" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="204" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="204" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="18" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="204" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="253" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="269" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="215" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="215" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="215" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="215" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="303" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="317"><net_src comp="226" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="226" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="60" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="62" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="332"><net_src comp="319" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="18" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="355"><net_src comp="66" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="333" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="36" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="362"><net_src comp="342" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="350" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="68" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="226" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="385"><net_src comp="382" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="72" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="437" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="444" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="76" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="78" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="464"><net_src comp="70" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="449" pin="4"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="72" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="471"><net_src comp="459" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="478"><net_src comp="74" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="467" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="76" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="78" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="487"><net_src comp="70" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="72" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="500"><net_src comp="74" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="489" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="76" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="78" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="509"><net_src comp="70" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="494" pin="4"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="72" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="523"><net_src comp="74" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="76" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="78" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="533"><net_src comp="239" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="538"><net_src comp="275" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="543"><net_src comp="279" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="551"><net_src comp="289" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="556"><net_src comp="295" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="561"><net_src comp="82" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="569"><net_src comp="333" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="574"><net_src comp="364" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="579"><net_src comp="369" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="584"><net_src comp="96" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="589"><net_src comp="103" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="594"><net_src comp="110" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="599"><net_src comp="117" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="604"><net_src comp="124" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="609"><net_src comp="131" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="614"><net_src comp="138" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="619"><net_src comp="145" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="624"><net_src comp="152" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="629"><net_src comp="158" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="634"><net_src comp="164" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="639"><net_src comp="170" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="644"><net_src comp="176" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="649"><net_src comp="182" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="654"><net_src comp="188" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="659"><net_src comp="194" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="664"><net_src comp="395" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="669"><net_src comp="89" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="674"><net_src comp="407" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="679"><net_src comp="419" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="684"><net_src comp="431" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="689"><net_src comp="472" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="694"><net_src comp="517" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="89" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_V | {3 10 }
 - Input state : 
	Port: GEMM_3D_float.1 : input_1_0_0_V | {5 6 }
	Port: GEMM_3D_float.1 : input_1_1_0_V | {5 6 }
	Port: GEMM_3D_float.1 : input_1_2_0_V | {5 6 }
	Port: GEMM_3D_float.1 : input_1_3_0_V | {5 6 }
	Port: GEMM_3D_float.1 : input_2_0_V | {5 6 }
	Port: GEMM_3D_float.1 : input_2_1_V | {5 6 }
	Port: GEMM_3D_float.1 : input_2_2_V | {5 6 }
	Port: GEMM_3D_float.1 : input_2_3_V | {5 6 }
	Port: GEMM_3D_float.1 : output_0_V | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln236 : 1
		i : 1
		br_ln236 : 2
		tmp_70 : 1
		zext_ln1116 : 2
		tmp_71 : 1
		zext_ln1116_2 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		trunc_ln1116 : 4
	State 3
		icmp_ln238 : 1
		add_ln238 : 1
		br_ln238 : 2
		zext_ln203 : 1
		zext_ln203_16 : 1
		add_ln203 : 2
		sext_ln203 : 3
		output_0_V_addr : 4
		store_ln239 : 5
	State 4
		icmp_ln240 : 1
		br_ln240 : 2
		tmp_93 : 1
		zext_ln1116_3 : 2
		add_ln1116 : 3
		trunc_ln1117 : 4
		p_shl2_cast : 5
		p_shl3_cast : 4
		sub_ln1117 : 6
		add_ln1117 : 7
		add_ln240 : 1
	State 5
		input_1_0_0_V_addr : 1
		input_1_1_0_V_addr : 1
		input_1_2_0_V_addr : 1
		input_1_3_0_V_addr : 1
		input_2_0_V_addr : 1
		input_2_1_V_addr : 1
		input_2_2_V_addr : 1
		input_2_3_V_addr : 1
		input_1_0_0_V_load : 2
		input_2_0_V_load : 2
		input_1_1_0_V_load : 2
		input_2_1_V_load : 2
		input_1_2_0_V_load : 2
		input_2_2_V_load : 2
		input_1_3_0_V_load : 2
		input_2_3_V_load : 2
	State 6
	State 7
		mul_ln1192 : 1
		mul_ln1192_1 : 1
		mul_ln1192_2 : 1
		mul_ln1192_3 : 1
	State 8
		add_ln1192 : 1
		tmp_72 : 2
		shl_ln728_4 : 3
		add_ln1192_2 : 4
		tmp_73 : 5
	State 9
		add_ln1192_3 : 1
		tmp_74 : 2
		shl_ln728_6 : 3
		add_ln1192_4 : 4
		trunc_ln708_s : 5
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_239       |    0    |    0    |    12   |
|          |   add_ln238_fu_289   |    0    |    0    |    12   |
|          |   add_ln203_fu_303   |    0    |    0    |    15   |
|          |   add_ln1116_fu_333  |    0    |    0    |    15   |
|    add   |   add_ln1117_fu_364  |    0    |    0    |    11   |
|          |   add_ln240_fu_369   |    0    |    0    |    15   |
|          |   add_ln1192_fu_444  |    0    |    0    |    65   |
|          |  add_ln1192_2_fu_467 |    0    |    0    |    65   |
|          |  add_ln1192_3_fu_489 |    0    |    0    |    65   |
|          |  add_ln1192_4_fu_512 |    0    |    0    |    65   |
|----------|----------------------|---------|---------|---------|
|          |   mul_ln1192_fu_395  |    5    |    0    |    27   |
|    mul   |  mul_ln1192_1_fu_407 |    5    |    0    |    27   |
|          |  mul_ln1192_2_fu_419 |    5    |    0    |    27   |
|          |  mul_ln1192_3_fu_431 |    5    |    0    |    27   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln236_fu_233  |    0    |    0    |    9    |
|   icmp   |   icmp_ln238_fu_283  |    0    |    0    |    9    |
|          |   icmp_ln240_fu_313  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln1116_fu_269  |    0    |    0    |    15   |
|          |   sub_ln1117_fu_358  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_70_fu_245    |    0    |    0    |    0    |
|          |     tmp_71_fu_257    |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_342  |    0    |    0    |    0    |
|bitconcatenate|  p_shl3_cast_fu_350  |    0    |    0    |    0    |
|          |     shl_ln_fu_437    |    0    |    0    |    0    |
|          |  shl_ln728_4_fu_459  |    0    |    0    |    0    |
|          |  shl_ln728_5_fu_482  |    0    |    0    |    0    |
|          |  shl_ln728_6_fu_504  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln1116_fu_253  |    0    |    0    |    0    |
|          | zext_ln1116_2_fu_265 |    0    |    0    |    0    |
|   zext   |   zext_ln203_fu_295  |    0    |    0    |    0    |
|          | zext_ln203_16_fu_299 |    0    |    0    |    0    |
|          | zext_ln1116_3_fu_329 |    0    |    0    |    0    |
|          |  zext_ln1117_fu_382  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1116_fu_275  |    0    |    0    |    0    |
|          |   sext_ln203_fu_308  |    0    |    0    |    0    |
|          | sext_ln1116_2_fu_375 |    0    |    0    |    0    |
|          |  sext_ln1192_fu_389  |    0    |    0    |    0    |
|          | sext_ln1192_1_fu_392 |    0    |    0    |    0    |
|   sext   | sext_ln1192_2_fu_401 |    0    |    0    |    0    |
|          | sext_ln1192_3_fu_404 |    0    |    0    |    0    |
|          | sext_ln1192_4_fu_413 |    0    |    0    |    0    |
|          | sext_ln1192_5_fu_416 |    0    |    0    |    0    |
|          | sext_ln1192_6_fu_425 |    0    |    0    |    0    |
|          | sext_ln1192_7_fu_428 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln1116_fu_279 |    0    |    0    |    0    |
|          |  trunc_ln1117_fu_338 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_93_fu_319    |    0    |    0    |    0    |
|          |     tmp_72_fu_449    |    0    |    0    |    0    |
|partselect|     tmp_73_fu_472    |    0    |    0    |    0    |
|          |     tmp_74_fu_494    |    0    |    0    |    0    |
|          | trunc_ln708_s_fu_517 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    20   |    0    |   503   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln1116_reg_566    |    8   |
|    add_ln1117_reg_571    |    9   |
|     add_ln238_reg_548    |    3   |
|     add_ln240_reg_576    |    5   |
|        i_0_reg_200       |    3   |
|         i_reg_530        |    3   |
|input_1_0_0_V_addr_reg_581|    5   |
|input_1_0_0_V_load_reg_621|   38   |
|input_1_1_0_V_addr_reg_586|    5   |
|input_1_1_0_V_load_reg_631|   38   |
|input_1_2_0_V_addr_reg_591|    5   |
|input_1_2_0_V_load_reg_641|   38   |
|input_1_3_0_V_addr_reg_596|    5   |
|input_1_3_0_V_load_reg_651|   38   |
| input_2_0_V_addr_reg_601 |    8   |
| input_2_0_V_load_reg_626 |   38   |
| input_2_1_V_addr_reg_606 |    8   |
| input_2_1_V_load_reg_636 |   38   |
| input_2_2_V_addr_reg_611 |    8   |
| input_2_2_V_load_reg_646 |   38   |
| input_2_3_V_addr_reg_616 |    8   |
| input_2_3_V_load_reg_656 |   38   |
|       k_0_0_reg_211      |    3   |
|      l_0_0_0_reg_222     |    5   |
|   mul_ln1192_1_reg_671   |   58   |
|   mul_ln1192_2_reg_676   |   58   |
|   mul_ln1192_3_reg_681   |   58   |
|    mul_ln1192_reg_661    |   58   |
|  output_0_V_addr_reg_558 |    5   |
|  output_0_V_load_reg_666 |   38   |
|    sext_ln1116_reg_535   |    8   |
|      tmp_73_reg_686      |   38   |
|   trunc_ln1116_reg_540   |    6   |
|   trunc_ln708_s_reg_691  |   38   |
|    zext_ln203_reg_553    |    9   |
+--------------------------+--------+
|           Total          |   769  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_89 |  p1  |   2  |  38  |   76   ||    9    |
| grp_access_fu_152 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_164 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_170 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_176 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_182 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_188 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_194 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   190  ||  17.69  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |    0   |   503  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   90   |
|  Register |    -   |    -   |   769  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   17   |   769  |   593  |
+-----------+--------+--------+--------+--------+
