Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 36AD430C516
	for <lists+amd-gfx@lfdr.de>; Tue,  2 Feb 2021 17:13:17 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id A400A6E94A;
	Tue,  2 Feb 2021 16:13:15 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-qk1-x734.google.com (mail-qk1-x734.google.com
 [IPv6:2607:f8b0:4864:20::734])
 by gabe.freedesktop.org (Postfix) with ESMTPS id B389A6E94A
 for <amd-gfx@lists.freedesktop.org>; Tue,  2 Feb 2021 16:13:14 +0000 (UTC)
Received: by mail-qk1-x734.google.com with SMTP id a7so20257204qkb.13
 for <amd-gfx@lists.freedesktop.org>; Tue, 02 Feb 2021 08:13:14 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=from:to:cc:subject:date:message-id:mime-version
 :content-transfer-encoding;
 bh=fw3F1nRAYYunXZdVeR2+zwnTKl3N4AsGGGfAhaqYtzw=;
 b=ktSSvhFK0RETRFwqTj6gszzDzynub19owJWhfku3IBSS1oWTXJzMfEVQ/+7elEV1HD
 XDxf9uQSVCARJOOrO/3dA619PvwDn0j0iW7iEw9d1DUaHlw7Q5i37+6AvMEmZSBYeK6v
 9A02ZZa4PgsdO2SMpbEwFhOosj/W1vI23UYDlTMt7m9bgBPA+cdoVMxNYg7gaAG4HQ5R
 Oyasze82Idrj4A0m5jyo0Vr0ln82mec1PdgTpoBreLPCzLI7gwzGjVX7jpR19gNlyUbW
 IG7hw7lNU/Tm2nlTwS8ZWX5ZJqSNpfoC+5h+B3104y0ENcjGODR++lx1Oyb2fyqQlOIc
 tDqw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version
 :content-transfer-encoding;
 bh=fw3F1nRAYYunXZdVeR2+zwnTKl3N4AsGGGfAhaqYtzw=;
 b=QrFzUx3HeRT6V7nXoB9lcxmHryq0i2PITdPVolcnNiHnL7l6cZJHRVkceTnXbq9Lf6
 nWSLpW6rGPrrDCkO92SecGNMw9dpANLpliXQphwcarf4srYM6Bp+Nt4+2Qb2tDhyDZWy
 RjnR7Mop1k3vycPw0zCFFVyGjMKmgGu5AoI2XQ5ucW4Py8u+x800CYXHjPaEDovk8pxJ
 Sqau4ul8Y1N7LsvoHy73asfmvXl9ODKulGl79DWM5UVdxSh2b6QS0QY3rGpudp70HowB
 xIAi8kTz18oh1YmzOmlD73BbvYZBPZpk1zpAYJZleKXA8hjSHQ7w2s5bdMXEvtRgaE3E
 AppQ==
X-Gm-Message-State: AOAM530AF9xupyXZjKEGWxzVrIlv5BqY/18nIh0RsJnl86NVwT/J7/c9
 4dK2bzU4bhE/+XoES3s87bV9eXrqfZI=
X-Google-Smtp-Source: ABdhPJxMERYTTZi19Ebr2MPWVwmgHWhVExNh1CsvG60+cepgLxCWLbyE2Ta4aIBrXes3cXZoKJdiOw==
X-Received: by 2002:a37:9bd3:: with SMTP id
 d202mr22337949qke.163.1612282393673; 
 Tue, 02 Feb 2021 08:13:13 -0800 (PST)
Received: from localhost.localdomain ([192.161.78.237])
 by smtp.gmail.com with ESMTPSA id z128sm14539078qke.70.2021.02.02.08.13.12
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 02 Feb 2021 08:13:13 -0800 (PST)
From: Alex Deucher <alexdeucher@gmail.com>
X-Google-Original-From: Alex Deucher <alexander.deucher@amd.com>
To: amd-gfx@lists.freedesktop.org
Subject: [PATCH 1/5] drm/amdgpu: add asic callback for querying video codec
 info (v3)
Date: Tue,  2 Feb 2021 11:12:59 -0500
Message-Id: <20210202161303.538281-1-alexander.deucher@amd.com>
X-Mailer: git-send-email 2.29.2
MIME-Version: 1.0
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: Alex Deucher <alexander.deucher@amd.com>, Leo Liu <leo.liu@amd.com>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

This will be used by a new INFO ioctl query to fetch the decode
and encode capabilities from the kernel driver rather than
hardcoding them in mesa.  This gives us more fine grained control
of capabilities using information that is only availabl in the
kernel (e.g., platform limitations or bandwidth restrictions).

v2: reorder the codecs to better align with mesa
v3: add max_pixels_per_frame to handle the portrait case

Reviewed-by: Leo Liu <leo.liu@amd.com> (v2)
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
---
 drivers/gpu/drm/amd/amdgpu/amdgpu.h | 26 ++++++++++++++++++++++++++
 1 file changed, 26 insertions(+)

diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu.h b/drivers/gpu/drm/amd/amdgpu/amdgpu.h
index f4ff8ddb52d4..4e4da872273f 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu.h
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu.h
@@ -582,6 +582,28 @@ enum amd_reset_method {
 	AMD_RESET_METHOD_BACO
 };
 
+#define AMDGPU_VIDEO_CODEC_TYPE_MPEG2			0
+#define AMDGPU_VIDEO_CODEC_TYPE_MPEG4			1
+#define AMDGPU_VIDEO_CODEC_TYPE_VC1			2
+#define AMDGPU_VIDEO_CODEC_TYPE_MPEG4_AVC		3
+#define AMDGPU_VIDEO_CODEC_TYPE_HEVC			4
+#define AMDGPU_VIDEO_CODEC_TYPE_JPEG			5
+#define AMDGPU_VIDEO_CODEC_TYPE_VP9			6
+#define AMDGPU_VIDEO_CODEC_TYPE_AV1			7
+
+struct amdgpu_video_codec_info {
+	u32 codec_type;
+	u32 max_width;
+	u32 max_height;
+	u32 max_pixels_per_frame;
+	u32 max_level;
+};
+
+struct amdgpu_video_codecs {
+	const u32 codec_count;
+	const struct amdgpu_video_codec_info *codec_array;
+};
+
 /*
  * ASIC specific functions.
  */
@@ -626,6 +648,9 @@ struct amdgpu_asic_funcs {
 	void (*pre_asic_init)(struct amdgpu_device *adev);
 	/* enter/exit umd stable pstate */
 	int (*update_umd_stable_pstate)(struct amdgpu_device *adev, bool enter);
+	/* query video codecs */
+	int (*query_video_codecs)(struct amdgpu_device *adev, bool encode,
+				  const struct amdgpu_video_codecs **codecs);
 };
 
 /*
@@ -1218,6 +1243,7 @@ int emu_soc_asic_init(struct amdgpu_device *adev);
 #define amdgpu_asic_pre_asic_init(adev) (adev)->asic_funcs->pre_asic_init((adev))
 #define amdgpu_asic_update_umd_stable_pstate(adev, enter) \
 	((adev)->asic_funcs->update_umd_stable_pstate ? (adev)->asic_funcs->update_umd_stable_pstate((adev), (enter)) : 0)
+#define amdgpu_asic_query_video_codecs(adev, e, c) (adev)->asic_funcs->query_video_codecs((adev), (e), (c))
 
 #define amdgpu_inc_vram_lost(adev) atomic_inc(&((adev)->vram_lost_counter));
 
-- 
2.29.2

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
