\t (00:44:40) allegro 17.2 P028 Windows SPB 64-bit Edition
\t (00:44:40)     Journal start - Thu Oct 12 11:17:20 2023
\t (00:44:40)         Host=W-E-01301 User=yingchun.shan Pid=10196 CPUs=8
\t (00:44:40) CmdLine= C:\Cadence\SPB_17.2\tools\bin\allegro.exe
\t (00:44:40) 
\d (00:44:40) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/Wire-to-Board Connectors/WR-MPC3/WR-MPC3_rev23a/Dual row/6620xx21024/WR-MPC3_66200221024.dra
\t (00:44:41) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\i (00:44:41) generaledit 
\i (00:44:42) 3d_viewer 
\i (00:44:42) setwindow pcb3D
\i (00:44:42) trapsize 1669
\i (00:44:42) setwindow pcb
\i (00:44:42) generaledit 
\i (00:44:43) pick grid -13.0359 3.9843
\t (00:44:43) last pick:  -13.0400 3.9800
\i (00:44:44) replay AddStepFile.scr 
\i (00:44:44) version 17.2 
\t (00:44:44) Script version: 17.2
\i (00:44:44) setwindow pcb 
\i (00:44:44) trapsize 414 
\i (00:44:44) generaledit 
\i (00:44:45) step pkg map 
\i (00:44:45) trapsize 1669
\i (00:44:49) setwindow form.pkgmap3d
\i (00:44:49) FORM pkgmap3d offset_y 0 
\i (00:44:50) FORM pkgmap3d save_current  
\i (00:44:52) FORM pkgmap3d offset_y 0.35 
\i (00:44:54) FORM pkgmap3d save_current  
\i (00:44:55) FORM pkgmap3d done  
\i (00:44:55) setwindow pcb
\i (00:44:55) generaledit 
\i (00:44:59) pick grid -0.2195 0.0459
\t (00:44:59) last pick:  -0.2200 0.0500
\i (00:44:59) prepopup -0.2195 0.0459
\i (00:45:00) pop dyn_option_select '@:@Show element' 
\i (00:45:00) show element 
\i (00:45:01) generaledit 
\i (00:45:07) setwindow text
\i (00:45:07) close 
\i (00:45:09) setwindow pcb
\i (00:45:09) pick grid -12.6020 6.0203
\t (00:45:09) last pick:  -12.6000 6.0200
\i (00:45:11) pick grid -0.1193 6.6211
\t (00:45:11) last pick:  -0.1200 6.6200
\i (00:45:11) prepopup -0.1193 6.6211
\i (00:45:12) pop dyn_option_select '@:@Show element' 
\i (00:45:12) show element 
\i (00:45:13) generaledit 
\i (00:45:17) setwindow text
\i (00:45:17) close 
\i (00:45:18) setwindow pcb
\i (00:45:18) pick grid 0.4147 3.7841
\t (00:45:18) last pick:  0.4100 3.7800
\i (00:45:18) prepopup 0.4147 3.7841
\i (00:45:19) pop dyn_option_select '@:@Show element' 
\i (00:45:19) show element 
\i (00:45:20) generaledit 
\i (00:45:21) setwindow text
\i (00:45:21) close 
\i (00:45:22) setwindow pcb
\i (00:45:22) open 
\e (00:45:23) Do you want to save the changes you made to WR-MPC3_66200221024.dra?
\i (00:45:23) fillin yes 
\t (00:45:24) Symbol 'wr-mpc3_66200221024.psm' created.
\i (00:45:26) fillin "WR-MPC3_66200421024.dra"
\t (00:45:26) Opening existing design...
\i (00:45:26) trapsize 3212
\i (00:45:26) trapsize 3285
\t (00:45:26) Grids are drawn 6.0000, 7.3000 apart for enhanced viewability.
\i (00:45:26) trapsize 3285
\d (00:45:26) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/Wire-to-Board Connectors/WR-MPC3/WR-MPC3_rev23a/Dual row/6620xx21024/WR-MPC3_66200421024.dra
\t (00:45:27) Grids are drawn 6.0000, 7.3000 apart for enhanced viewability.
\i (00:45:27) generaledit 
\i (00:45:28) pick grid 11.1038 -1.1990
\t (00:45:28) last pick:  10.5000 0.0000
\i (00:45:29) replay AddStepFile.scr 
\i (00:45:29) version 17.2 
\t (00:45:29) Script version: 17.2
\i (00:45:29) setwindow pcb 
\i (00:45:29) trapsize 414 
\i (00:45:29) generaledit 
\i (00:45:29) step pkg map 
\i (00:45:30) trapsize 3285
\i (00:45:32) setwindow form.pkgmap3d
\i (00:45:32) FORM pkgmap3d offset_y 0 
\i (00:45:34) FORM pkgmap3d save_current  
\i (00:45:36) FORM pkgmap3d offset_y 0.35 
\i (00:45:37) FORM pkgmap3d save_current  
\i (00:45:38) FORM pkgmap3d done  
\i (00:45:38) setwindow pcb
\i (00:45:38) generaledit 
\i (00:45:40) open 
\e (00:45:40) Do you want to save the changes you made to WR-MPC3_66200421024.dra?
\i (00:45:41) fillin yes 
\t (00:45:41) Symbol 'wr-mpc3_66200421024.psm' created.
\i (00:45:43) fillin "WR-MPC3_66200621024.dra"
\t (00:45:43) Opening existing design...
\i (00:45:43) trapsize 803
\i (00:45:43) trapsize 821
\i (00:45:44) trapsize 821
\d (00:45:44) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/Wire-to-Board Connectors/WR-MPC3/WR-MPC3_rev23a/Dual row/6620xx21024/WR-MPC3_662006210