============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 16 2025  11:28:22 am
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                         Type                 Fanout Load Slew Delay Arrival   
                                   (Domain)                     (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R 
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R 
write_if_req            in port                               2 18.4    0    +0     500 R 
g178_0/I                                                                     +0     500   
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F 
g269__6417/A2                                                                +0     504   
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R 
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518   
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F 
  g2/B1                                                                      +0     530   
  g2/ZN                 IINR3D2BWP16P90LVT(timing)            1  1.6   19   +14     544 R 
  RC_CG_HIER_INST15/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544   
    RC_CGIC_INST/CP     setup                                           0   +28     572 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R 
------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -12ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST15/RC_CGIC_INST/E

