
*** Running vivado
    with args -log s5_native_phy_16gbps.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source s5_native_phy_16gbps.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source s5_native_phy_16gbps.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.246 ; gain = 0.004 ; free physical = 361 ; free virtual = 35600
INFO: [Synth 8-638] synthesizing module 's5_native_phy_16gbps' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps.v:62]
INFO: [Synth 8-638] synthesizing module 's5_native_phy_16gbps_gtwizard_top' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gtwizard_top.v:170]
INFO: [Synth 8-638] synthesizing module 's5_native_phy_16gbps_gtwizard_gthe4' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gtwizard_gthe4.v:138]
INFO: [Synth 8-638] synthesizing module 's5_native_phy_16gbps_gthe4_common_wrapper' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gthe4_common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gthe4_common' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/gtwizard_ultrascale_v1_7_gthe4_common.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE4_COMMON' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:8345]
INFO: [Synth 8-256] done synthesizing module 'GTHE4_COMMON' (1#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:8345]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gthe4_common' (2#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/gtwizard_ultrascale_v1_7_gthe4_common.v:55]
INFO: [Synth 8-256] done synthesizing module 's5_native_phy_16gbps_gthe4_common_wrapper' (3#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gthe4_common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 's5_native_phy_16gbps_gthe4_channel_wrapper' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gthe4_channel' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE4_CHANNEL' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:7153]
INFO: [Synth 8-256] done synthesizing module 'GTHE4_CHANNEL' (4#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:7153]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gthe4_channel' (5#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
INFO: [Synth 8-256] done synthesizing module 's5_native_phy_16gbps_gthe4_channel_wrapper' (6#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 's5_native_phy_16gbps_gthe4_channel_wrapper__parameterized0' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gthe4_channel__parameterized0' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gthe4_channel__parameterized0' (6#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
INFO: [Synth 8-256] done synthesizing module 's5_native_phy_16gbps_gthe4_channel_wrapper__parameterized0' (6#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gthe4_delay_powergood' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gthe4_delay_powergood' (7#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_bit_synchronizer' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_bit_synchronizer' (8#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtwiz_reset' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_reset_synchronizer' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_reset_synchronizer' (9#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_reset_inv_synchronizer' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_reset_inv_synchronizer' (10#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtwiz_reset' (11#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtwiz_userdata_tx' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtwiz_userdata_tx' (12#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtwiz_userdata_rx' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtwiz_userdata_rx' (13#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-256] done synthesizing module 's5_native_phy_16gbps_gtwizard_gthe4' (14#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gtwizard_gthe4.v:138]
INFO: [Synth 8-256] done synthesizing module 's5_native_phy_16gbps_gtwizard_top' (15#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gtwizard_top.v:170]
INFO: [Synth 8-256] done synthesizing module 's5_native_phy_16gbps' (16#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps.v:62]
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2173.516 ; gain = 611.273 ; free physical = 705 ; free virtual = 35320
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2173.516 ; gain = 611.273 ; free physical = 751 ; free virtual = 35366
INFO: [Device 21-403] Loading part xcku15p-ffve1517-3-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2619.625 ; gain = 0.000 ; free physical = 241 ; free virtual = 34555
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 2619.625 ; gain = 1057.383 ; free physical = 341 ; free virtual = 34656
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 2619.625 ; gain = 1057.383 ; free physical = 341 ; free virtual = 34656
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 2619.625 ; gain = 1057.383 ; free physical = 344 ; free virtual = 34658
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 2619.625 ; gain = 1057.383 ; free physical = 335 ; free virtual = 34649
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:20 . Memory (MB): peak = 2619.625 ; gain = 1057.383 ; free physical = 317 ; free virtual = 34631
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:51 . Memory (MB): peak = 3062.188 ; gain = 1499.945 ; free physical = 227 ; free virtual = 34012
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:52 . Memory (MB): peak = 3093.219 ; gain = 1530.977 ; free physical = 239 ; free virtual = 33995
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:52 . Memory (MB): peak = 3134.797 ; gain = 1572.555 ; free physical = 275 ; free virtual = 33991
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:53 . Memory (MB): peak = 3134.801 ; gain = 1572.559 ; free physical = 274 ; free virtual = 33990
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:53 . Memory (MB): peak = 3134.801 ; gain = 1572.559 ; free physical = 274 ; free virtual = 33990
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:53 . Memory (MB): peak = 3134.801 ; gain = 1572.559 ; free physical = 263 ; free virtual = 33979
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:54 . Memory (MB): peak = 3134.801 ; gain = 1572.559 ; free physical = 263 ; free virtual = 33979
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:54 . Memory (MB): peak = 3134.801 ; gain = 1572.559 ; free physical = 263 ; free virtual = 33979
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:54 . Memory (MB): peak = 3134.801 ; gain = 1572.559 ; free physical = 263 ; free virtual = 33979

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |CARRY8        |     4|
|2     |GTHE4_CHANNEL |    26|
|3     |GTHE4_COMMON  |     7|
|4     |LUT1          |    60|
|5     |LUT2          |   300|
|6     |LUT3          |    71|
|7     |LUT4          |    47|
|8     |LUT5          |    22|
|9     |LUT6          |    46|
|10    |MUXF7         |     1|
|11    |FDCE          |   166|
|12    |FDPE          |    40|
|13    |FDRE          |   496|
|14    |FDSE          |     6|
+------+--------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:54 . Memory (MB): peak = 3134.801 ; gain = 1572.559 ; free physical = 263 ; free virtual = 33979
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:57 . Memory (MB): peak = 3214.812 ; gain = 1678.066 ; free physical = 289 ; free virtual = 33965
