
test_parking.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002212  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000070  00800060  00002212  000022a6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000014  008000d0  008000d0  00002316  2**0
                  ALLOC
  3 .stab         000017e8  00000000  00000000  00002318  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000b8b  00000000  00000000  00003b00  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000468b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000047cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000493b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006584  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000746f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000821c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000837c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00008609  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00008dd7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3c 0c 	jmp	0x1878	; 0x1878 <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e1       	ldi	r30, 0x12	; 18
      68:	f2 e2       	ldi	r31, 0x22	; 34
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 3d       	cpi	r26, 0xD0	; 208
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 ed       	ldi	r26, 0xD0	; 208
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a4 3e       	cpi	r26, 0xE4	; 228
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 56 0c 	call	0x18ac	; 0x18ac <main>
      8a:	0c 94 07 11 	jmp	0x220e	; 0x220e <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 8b 10 	jmp	0x2116	; 0x2116 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a5 ec       	ldi	r26, 0xC5	; 197
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 a7 10 	jmp	0x214e	; 0x214e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 97 10 	jmp	0x212e	; 0x212e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 b3 10 	jmp	0x2166	; 0x2166 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 97 10 	jmp	0x212e	; 0x212e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 b3 10 	jmp	0x2166	; 0x2166 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 8b 10 	jmp	0x2116	; 0x2116 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	85 ec       	ldi	r24, 0xC5	; 197
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 a7 10 	jmp	0x214e	; 0x214e <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 97 10 	jmp	0x212e	; 0x212e <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 b3 10 	jmp	0x2166	; 0x2166 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 97 10 	jmp	0x212e	; 0x212e <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 b3 10 	jmp	0x2166	; 0x2166 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 97 10 	jmp	0x212e	; 0x212e <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 b3 10 	jmp	0x2166	; 0x2166 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 9b 10 	jmp	0x2136	; 0x2136 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 b7 10 	jmp	0x216e	; 0x216e <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <lcd_command>:
 * Function Name: lcd_command
 * Function Returns: void
 * Function Arguments: char
 * Function Description: used to execute the required input command
 */
void lcd_command(char command){
     b46:	0f 93       	push	r16
     b48:	1f 93       	push	r17
     b4a:	df 93       	push	r29
     b4c:	cf 93       	push	r28
     b4e:	cd b7       	in	r28, 0x3d	; 61
     b50:	de b7       	in	r29, 0x3e	; 62
     b52:	c7 54       	subi	r28, 0x47	; 71
     b54:	d0 40       	sbci	r29, 0x00	; 0
     b56:	0f b6       	in	r0, 0x3f	; 63
     b58:	f8 94       	cli
     b5a:	de bf       	out	0x3e, r29	; 62
     b5c:	0f be       	out	0x3f, r0	; 63
     b5e:	cd bf       	out	0x3d, r28	; 61
     b60:	fe 01       	movw	r30, r28
     b62:	e9 5b       	subi	r30, 0xB9	; 185
     b64:	ff 4f       	sbci	r31, 0xFF	; 255
     b66:	80 83       	st	Z, r24
    CLR_BIT(PORTB,1); // LCD_RS: register select (command) --> "0"
     b68:	a8 e3       	ldi	r26, 0x38	; 56
     b6a:	b0 e0       	ldi	r27, 0x00	; 0
     b6c:	e8 e3       	ldi	r30, 0x38	; 56
     b6e:	f0 e0       	ldi	r31, 0x00	; 0
     b70:	80 81       	ld	r24, Z
     b72:	8d 7f       	andi	r24, 0xFD	; 253
     b74:	8c 93       	st	X, r24
    CLR_BIT(PORTB,2); // LCD_RW: R/W input allows the user to write information to the LCD or read information from it. R/W --> 1 when reading; R/W --> 0 when writing.
     b76:	a8 e3       	ldi	r26, 0x38	; 56
     b78:	b0 e0       	ldi	r27, 0x00	; 0
     b7a:	e8 e3       	ldi	r30, 0x38	; 56
     b7c:	f0 e0       	ldi	r31, 0x00	; 0
     b7e:	80 81       	ld	r24, Z
     b80:	8b 7f       	andi	r24, 0xFB	; 251
     b82:	8c 93       	st	X, r24
    /*
     * make "and" operation between data pins (PORTA) and 00001111 to preserve the value of (A0 --> A3) and clear the value of (A4 --> A7)
     * make "and" operation between data pins (PORTA) and 11110000 to preserve the value of the last 4 bits of command and clear the first 4 bits
     * make "or" operation between the result to pass the last 4 bits of command to PORTA while preserving the value of (A0 --> A3)
     */
    PORTA=(PORTA & 0X0F)|(command & 0XF0); // send the last 4 bits of command to data pins
     b84:	ab e3       	ldi	r26, 0x3B	; 59
     b86:	b0 e0       	ldi	r27, 0x00	; 0
     b88:	eb e3       	ldi	r30, 0x3B	; 59
     b8a:	f0 e0       	ldi	r31, 0x00	; 0
     b8c:	80 81       	ld	r24, Z
     b8e:	98 2f       	mov	r25, r24
     b90:	9f 70       	andi	r25, 0x0F	; 15
     b92:	fe 01       	movw	r30, r28
     b94:	e9 5b       	subi	r30, 0xB9	; 185
     b96:	ff 4f       	sbci	r31, 0xFF	; 255
     b98:	80 81       	ld	r24, Z
     b9a:	80 7f       	andi	r24, 0xF0	; 240
     b9c:	89 2b       	or	r24, r25
     b9e:	8c 93       	st	X, r24
     ba0:	fe 01       	movw	r30, r28
     ba2:	ed 5b       	subi	r30, 0xBD	; 189
     ba4:	ff 4f       	sbci	r31, 0xFF	; 255
     ba6:	80 e0       	ldi	r24, 0x00	; 0
     ba8:	90 e0       	ldi	r25, 0x00	; 0
     baa:	a0 e8       	ldi	r26, 0x80	; 128
     bac:	bf e3       	ldi	r27, 0x3F	; 63
     bae:	80 83       	st	Z, r24
     bb0:	91 83       	std	Z+1, r25	; 0x01
     bb2:	a2 83       	std	Z+2, r26	; 0x02
     bb4:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     bb6:	8e 01       	movw	r16, r28
     bb8:	01 5c       	subi	r16, 0xC1	; 193
     bba:	1f 4f       	sbci	r17, 0xFF	; 255
     bbc:	fe 01       	movw	r30, r28
     bbe:	ed 5b       	subi	r30, 0xBD	; 189
     bc0:	ff 4f       	sbci	r31, 0xFF	; 255
     bc2:	60 81       	ld	r22, Z
     bc4:	71 81       	ldd	r23, Z+1	; 0x01
     bc6:	82 81       	ldd	r24, Z+2	; 0x02
     bc8:	93 81       	ldd	r25, Z+3	; 0x03
     bca:	20 e0       	ldi	r18, 0x00	; 0
     bcc:	30 e0       	ldi	r19, 0x00	; 0
     bce:	4a e7       	ldi	r20, 0x7A	; 122
     bd0:	53 e4       	ldi	r21, 0x43	; 67
     bd2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     bd6:	dc 01       	movw	r26, r24
     bd8:	cb 01       	movw	r24, r22
     bda:	f8 01       	movw	r30, r16
     bdc:	80 83       	st	Z, r24
     bde:	91 83       	std	Z+1, r25	; 0x01
     be0:	a2 83       	std	Z+2, r26	; 0x02
     be2:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     be4:	fe 01       	movw	r30, r28
     be6:	ff 96       	adiw	r30, 0x3f	; 63
     be8:	60 81       	ld	r22, Z
     bea:	71 81       	ldd	r23, Z+1	; 0x01
     bec:	82 81       	ldd	r24, Z+2	; 0x02
     bee:	93 81       	ldd	r25, Z+3	; 0x03
     bf0:	20 e0       	ldi	r18, 0x00	; 0
     bf2:	30 e0       	ldi	r19, 0x00	; 0
     bf4:	40 e8       	ldi	r20, 0x80	; 128
     bf6:	5f e3       	ldi	r21, 0x3F	; 63
     bf8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     bfc:	88 23       	and	r24, r24
     bfe:	2c f4       	brge	.+10     	; 0xc0a <lcd_command+0xc4>
		__ticks = 1;
     c00:	81 e0       	ldi	r24, 0x01	; 1
     c02:	90 e0       	ldi	r25, 0x00	; 0
     c04:	9e af       	std	Y+62, r25	; 0x3e
     c06:	8d af       	std	Y+61, r24	; 0x3d
     c08:	46 c0       	rjmp	.+140    	; 0xc96 <lcd_command+0x150>
	else if (__tmp > 65535)
     c0a:	fe 01       	movw	r30, r28
     c0c:	ff 96       	adiw	r30, 0x3f	; 63
     c0e:	60 81       	ld	r22, Z
     c10:	71 81       	ldd	r23, Z+1	; 0x01
     c12:	82 81       	ldd	r24, Z+2	; 0x02
     c14:	93 81       	ldd	r25, Z+3	; 0x03
     c16:	20 e0       	ldi	r18, 0x00	; 0
     c18:	3f ef       	ldi	r19, 0xFF	; 255
     c1a:	4f e7       	ldi	r20, 0x7F	; 127
     c1c:	57 e4       	ldi	r21, 0x47	; 71
     c1e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     c22:	18 16       	cp	r1, r24
     c24:	64 f5       	brge	.+88     	; 0xc7e <lcd_command+0x138>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     c26:	fe 01       	movw	r30, r28
     c28:	ed 5b       	subi	r30, 0xBD	; 189
     c2a:	ff 4f       	sbci	r31, 0xFF	; 255
     c2c:	60 81       	ld	r22, Z
     c2e:	71 81       	ldd	r23, Z+1	; 0x01
     c30:	82 81       	ldd	r24, Z+2	; 0x02
     c32:	93 81       	ldd	r25, Z+3	; 0x03
     c34:	20 e0       	ldi	r18, 0x00	; 0
     c36:	30 e0       	ldi	r19, 0x00	; 0
     c38:	40 e2       	ldi	r20, 0x20	; 32
     c3a:	51 e4       	ldi	r21, 0x41	; 65
     c3c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c40:	dc 01       	movw	r26, r24
     c42:	cb 01       	movw	r24, r22
     c44:	bc 01       	movw	r22, r24
     c46:	cd 01       	movw	r24, r26
     c48:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c4c:	dc 01       	movw	r26, r24
     c4e:	cb 01       	movw	r24, r22
     c50:	9e af       	std	Y+62, r25	; 0x3e
     c52:	8d af       	std	Y+61, r24	; 0x3d
     c54:	0f c0       	rjmp	.+30     	; 0xc74 <lcd_command+0x12e>
     c56:	89 e1       	ldi	r24, 0x19	; 25
     c58:	90 e0       	ldi	r25, 0x00	; 0
     c5a:	9c af       	std	Y+60, r25	; 0x3c
     c5c:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c5e:	8b ad       	ldd	r24, Y+59	; 0x3b
     c60:	9c ad       	ldd	r25, Y+60	; 0x3c
     c62:	01 97       	sbiw	r24, 0x01	; 1
     c64:	f1 f7       	brne	.-4      	; 0xc62 <lcd_command+0x11c>
     c66:	9c af       	std	Y+60, r25	; 0x3c
     c68:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c6a:	8d ad       	ldd	r24, Y+61	; 0x3d
     c6c:	9e ad       	ldd	r25, Y+62	; 0x3e
     c6e:	01 97       	sbiw	r24, 0x01	; 1
     c70:	9e af       	std	Y+62, r25	; 0x3e
     c72:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c74:	8d ad       	ldd	r24, Y+61	; 0x3d
     c76:	9e ad       	ldd	r25, Y+62	; 0x3e
     c78:	00 97       	sbiw	r24, 0x00	; 0
     c7a:	69 f7       	brne	.-38     	; 0xc56 <lcd_command+0x110>
     c7c:	16 c0       	rjmp	.+44     	; 0xcaa <lcd_command+0x164>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     c7e:	fe 01       	movw	r30, r28
     c80:	ff 96       	adiw	r30, 0x3f	; 63
     c82:	60 81       	ld	r22, Z
     c84:	71 81       	ldd	r23, Z+1	; 0x01
     c86:	82 81       	ldd	r24, Z+2	; 0x02
     c88:	93 81       	ldd	r25, Z+3	; 0x03
     c8a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c8e:	dc 01       	movw	r26, r24
     c90:	cb 01       	movw	r24, r22
     c92:	9e af       	std	Y+62, r25	; 0x3e
     c94:	8d af       	std	Y+61, r24	; 0x3d
     c96:	8d ad       	ldd	r24, Y+61	; 0x3d
     c98:	9e ad       	ldd	r25, Y+62	; 0x3e
     c9a:	9a af       	std	Y+58, r25	; 0x3a
     c9c:	89 af       	std	Y+57, r24	; 0x39
     c9e:	89 ad       	ldd	r24, Y+57	; 0x39
     ca0:	9a ad       	ldd	r25, Y+58	; 0x3a
     ca2:	01 97       	sbiw	r24, 0x01	; 1
     ca4:	f1 f7       	brne	.-4      	; 0xca2 <lcd_command+0x15c>
     ca6:	9a af       	std	Y+58, r25	; 0x3a
     ca8:	89 af       	std	Y+57, r24	; 0x39
    _delay_ms(1);
    SET_BIT(PORTB,3); //LCD _ENABLE: When data is supplied to data pins, a high-to-low pulse must be applied to this pin in order for the LCD to latch in the data present at the data pins.
     caa:	a8 e3       	ldi	r26, 0x38	; 56
     cac:	b0 e0       	ldi	r27, 0x00	; 0
     cae:	e8 e3       	ldi	r30, 0x38	; 56
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	80 81       	ld	r24, Z
     cb4:	88 60       	ori	r24, 0x08	; 8
     cb6:	8c 93       	st	X, r24
     cb8:	80 e0       	ldi	r24, 0x00	; 0
     cba:	90 e0       	ldi	r25, 0x00	; 0
     cbc:	a0 e8       	ldi	r26, 0x80	; 128
     cbe:	bf e3       	ldi	r27, 0x3F	; 63
     cc0:	8d ab       	std	Y+53, r24	; 0x35
     cc2:	9e ab       	std	Y+54, r25	; 0x36
     cc4:	af ab       	std	Y+55, r26	; 0x37
     cc6:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     cc8:	6d a9       	ldd	r22, Y+53	; 0x35
     cca:	7e a9       	ldd	r23, Y+54	; 0x36
     ccc:	8f a9       	ldd	r24, Y+55	; 0x37
     cce:	98 ad       	ldd	r25, Y+56	; 0x38
     cd0:	20 e0       	ldi	r18, 0x00	; 0
     cd2:	30 e0       	ldi	r19, 0x00	; 0
     cd4:	4a e7       	ldi	r20, 0x7A	; 122
     cd6:	53 e4       	ldi	r21, 0x43	; 67
     cd8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     cdc:	dc 01       	movw	r26, r24
     cde:	cb 01       	movw	r24, r22
     ce0:	89 ab       	std	Y+49, r24	; 0x31
     ce2:	9a ab       	std	Y+50, r25	; 0x32
     ce4:	ab ab       	std	Y+51, r26	; 0x33
     ce6:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     ce8:	69 a9       	ldd	r22, Y+49	; 0x31
     cea:	7a a9       	ldd	r23, Y+50	; 0x32
     cec:	8b a9       	ldd	r24, Y+51	; 0x33
     cee:	9c a9       	ldd	r25, Y+52	; 0x34
     cf0:	20 e0       	ldi	r18, 0x00	; 0
     cf2:	30 e0       	ldi	r19, 0x00	; 0
     cf4:	40 e8       	ldi	r20, 0x80	; 128
     cf6:	5f e3       	ldi	r21, 0x3F	; 63
     cf8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     cfc:	88 23       	and	r24, r24
     cfe:	2c f4       	brge	.+10     	; 0xd0a <lcd_command+0x1c4>
		__ticks = 1;
     d00:	81 e0       	ldi	r24, 0x01	; 1
     d02:	90 e0       	ldi	r25, 0x00	; 0
     d04:	98 ab       	std	Y+48, r25	; 0x30
     d06:	8f a7       	std	Y+47, r24	; 0x2f
     d08:	3f c0       	rjmp	.+126    	; 0xd88 <lcd_command+0x242>
	else if (__tmp > 65535)
     d0a:	69 a9       	ldd	r22, Y+49	; 0x31
     d0c:	7a a9       	ldd	r23, Y+50	; 0x32
     d0e:	8b a9       	ldd	r24, Y+51	; 0x33
     d10:	9c a9       	ldd	r25, Y+52	; 0x34
     d12:	20 e0       	ldi	r18, 0x00	; 0
     d14:	3f ef       	ldi	r19, 0xFF	; 255
     d16:	4f e7       	ldi	r20, 0x7F	; 127
     d18:	57 e4       	ldi	r21, 0x47	; 71
     d1a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     d1e:	18 16       	cp	r1, r24
     d20:	4c f5       	brge	.+82     	; 0xd74 <lcd_command+0x22e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     d22:	6d a9       	ldd	r22, Y+53	; 0x35
     d24:	7e a9       	ldd	r23, Y+54	; 0x36
     d26:	8f a9       	ldd	r24, Y+55	; 0x37
     d28:	98 ad       	ldd	r25, Y+56	; 0x38
     d2a:	20 e0       	ldi	r18, 0x00	; 0
     d2c:	30 e0       	ldi	r19, 0x00	; 0
     d2e:	40 e2       	ldi	r20, 0x20	; 32
     d30:	51 e4       	ldi	r21, 0x41	; 65
     d32:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d36:	dc 01       	movw	r26, r24
     d38:	cb 01       	movw	r24, r22
     d3a:	bc 01       	movw	r22, r24
     d3c:	cd 01       	movw	r24, r26
     d3e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d42:	dc 01       	movw	r26, r24
     d44:	cb 01       	movw	r24, r22
     d46:	98 ab       	std	Y+48, r25	; 0x30
     d48:	8f a7       	std	Y+47, r24	; 0x2f
     d4a:	0f c0       	rjmp	.+30     	; 0xd6a <lcd_command+0x224>
     d4c:	89 e1       	ldi	r24, 0x19	; 25
     d4e:	90 e0       	ldi	r25, 0x00	; 0
     d50:	9e a7       	std	Y+46, r25	; 0x2e
     d52:	8d a7       	std	Y+45, r24	; 0x2d
     d54:	8d a5       	ldd	r24, Y+45	; 0x2d
     d56:	9e a5       	ldd	r25, Y+46	; 0x2e
     d58:	01 97       	sbiw	r24, 0x01	; 1
     d5a:	f1 f7       	brne	.-4      	; 0xd58 <lcd_command+0x212>
     d5c:	9e a7       	std	Y+46, r25	; 0x2e
     d5e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d60:	8f a5       	ldd	r24, Y+47	; 0x2f
     d62:	98 a9       	ldd	r25, Y+48	; 0x30
     d64:	01 97       	sbiw	r24, 0x01	; 1
     d66:	98 ab       	std	Y+48, r25	; 0x30
     d68:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d6a:	8f a5       	ldd	r24, Y+47	; 0x2f
     d6c:	98 a9       	ldd	r25, Y+48	; 0x30
     d6e:	00 97       	sbiw	r24, 0x00	; 0
     d70:	69 f7       	brne	.-38     	; 0xd4c <lcd_command+0x206>
     d72:	14 c0       	rjmp	.+40     	; 0xd9c <lcd_command+0x256>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d74:	69 a9       	ldd	r22, Y+49	; 0x31
     d76:	7a a9       	ldd	r23, Y+50	; 0x32
     d78:	8b a9       	ldd	r24, Y+51	; 0x33
     d7a:	9c a9       	ldd	r25, Y+52	; 0x34
     d7c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d80:	dc 01       	movw	r26, r24
     d82:	cb 01       	movw	r24, r22
     d84:	98 ab       	std	Y+48, r25	; 0x30
     d86:	8f a7       	std	Y+47, r24	; 0x2f
     d88:	8f a5       	ldd	r24, Y+47	; 0x2f
     d8a:	98 a9       	ldd	r25, Y+48	; 0x30
     d8c:	9c a7       	std	Y+44, r25	; 0x2c
     d8e:	8b a7       	std	Y+43, r24	; 0x2b
     d90:	8b a5       	ldd	r24, Y+43	; 0x2b
     d92:	9c a5       	ldd	r25, Y+44	; 0x2c
     d94:	01 97       	sbiw	r24, 0x01	; 1
     d96:	f1 f7       	brne	.-4      	; 0xd94 <lcd_command+0x24e>
     d98:	9c a7       	std	Y+44, r25	; 0x2c
     d9a:	8b a7       	std	Y+43, r24	; 0x2b
    _delay_ms(1);
    CLR_BIT(PORTB,3); //LCD _ENABLE
     d9c:	a8 e3       	ldi	r26, 0x38	; 56
     d9e:	b0 e0       	ldi	r27, 0x00	; 0
     da0:	e8 e3       	ldi	r30, 0x38	; 56
     da2:	f0 e0       	ldi	r31, 0x00	; 0
     da4:	80 81       	ld	r24, Z
     da6:	87 7f       	andi	r24, 0xF7	; 247
     da8:	8c 93       	st	X, r24

    PORTA =(PORTA & 0X0F)|(command << 4); // send the first 4 bits of command to data pins by left shift the command by 4 bits
     daa:	ab e3       	ldi	r26, 0x3B	; 59
     dac:	b0 e0       	ldi	r27, 0x00	; 0
     dae:	eb e3       	ldi	r30, 0x3B	; 59
     db0:	f0 e0       	ldi	r31, 0x00	; 0
     db2:	80 81       	ld	r24, Z
     db4:	28 2f       	mov	r18, r24
     db6:	2f 70       	andi	r18, 0x0F	; 15
     db8:	fe 01       	movw	r30, r28
     dba:	e9 5b       	subi	r30, 0xB9	; 185
     dbc:	ff 4f       	sbci	r31, 0xFF	; 255
     dbe:	80 81       	ld	r24, Z
     dc0:	88 2f       	mov	r24, r24
     dc2:	90 e0       	ldi	r25, 0x00	; 0
     dc4:	82 95       	swap	r24
     dc6:	92 95       	swap	r25
     dc8:	90 7f       	andi	r25, 0xF0	; 240
     dca:	98 27       	eor	r25, r24
     dcc:	80 7f       	andi	r24, 0xF0	; 240
     dce:	98 27       	eor	r25, r24
     dd0:	82 2b       	or	r24, r18
     dd2:	8c 93       	st	X, r24
     dd4:	80 e0       	ldi	r24, 0x00	; 0
     dd6:	90 e0       	ldi	r25, 0x00	; 0
     dd8:	a0 e8       	ldi	r26, 0x80	; 128
     dda:	bf e3       	ldi	r27, 0x3F	; 63
     ddc:	8f a3       	std	Y+39, r24	; 0x27
     dde:	98 a7       	std	Y+40, r25	; 0x28
     de0:	a9 a7       	std	Y+41, r26	; 0x29
     de2:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     de4:	6f a1       	ldd	r22, Y+39	; 0x27
     de6:	78 a5       	ldd	r23, Y+40	; 0x28
     de8:	89 a5       	ldd	r24, Y+41	; 0x29
     dea:	9a a5       	ldd	r25, Y+42	; 0x2a
     dec:	20 e0       	ldi	r18, 0x00	; 0
     dee:	30 e0       	ldi	r19, 0x00	; 0
     df0:	4a e7       	ldi	r20, 0x7A	; 122
     df2:	53 e4       	ldi	r21, 0x43	; 67
     df4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     df8:	dc 01       	movw	r26, r24
     dfa:	cb 01       	movw	r24, r22
     dfc:	8b a3       	std	Y+35, r24	; 0x23
     dfe:	9c a3       	std	Y+36, r25	; 0x24
     e00:	ad a3       	std	Y+37, r26	; 0x25
     e02:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     e04:	6b a1       	ldd	r22, Y+35	; 0x23
     e06:	7c a1       	ldd	r23, Y+36	; 0x24
     e08:	8d a1       	ldd	r24, Y+37	; 0x25
     e0a:	9e a1       	ldd	r25, Y+38	; 0x26
     e0c:	20 e0       	ldi	r18, 0x00	; 0
     e0e:	30 e0       	ldi	r19, 0x00	; 0
     e10:	40 e8       	ldi	r20, 0x80	; 128
     e12:	5f e3       	ldi	r21, 0x3F	; 63
     e14:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     e18:	88 23       	and	r24, r24
     e1a:	2c f4       	brge	.+10     	; 0xe26 <lcd_command+0x2e0>
		__ticks = 1;
     e1c:	81 e0       	ldi	r24, 0x01	; 1
     e1e:	90 e0       	ldi	r25, 0x00	; 0
     e20:	9a a3       	std	Y+34, r25	; 0x22
     e22:	89 a3       	std	Y+33, r24	; 0x21
     e24:	3f c0       	rjmp	.+126    	; 0xea4 <lcd_command+0x35e>
	else if (__tmp > 65535)
     e26:	6b a1       	ldd	r22, Y+35	; 0x23
     e28:	7c a1       	ldd	r23, Y+36	; 0x24
     e2a:	8d a1       	ldd	r24, Y+37	; 0x25
     e2c:	9e a1       	ldd	r25, Y+38	; 0x26
     e2e:	20 e0       	ldi	r18, 0x00	; 0
     e30:	3f ef       	ldi	r19, 0xFF	; 255
     e32:	4f e7       	ldi	r20, 0x7F	; 127
     e34:	57 e4       	ldi	r21, 0x47	; 71
     e36:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     e3a:	18 16       	cp	r1, r24
     e3c:	4c f5       	brge	.+82     	; 0xe90 <lcd_command+0x34a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e3e:	6f a1       	ldd	r22, Y+39	; 0x27
     e40:	78 a5       	ldd	r23, Y+40	; 0x28
     e42:	89 a5       	ldd	r24, Y+41	; 0x29
     e44:	9a a5       	ldd	r25, Y+42	; 0x2a
     e46:	20 e0       	ldi	r18, 0x00	; 0
     e48:	30 e0       	ldi	r19, 0x00	; 0
     e4a:	40 e2       	ldi	r20, 0x20	; 32
     e4c:	51 e4       	ldi	r21, 0x41	; 65
     e4e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e52:	dc 01       	movw	r26, r24
     e54:	cb 01       	movw	r24, r22
     e56:	bc 01       	movw	r22, r24
     e58:	cd 01       	movw	r24, r26
     e5a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e5e:	dc 01       	movw	r26, r24
     e60:	cb 01       	movw	r24, r22
     e62:	9a a3       	std	Y+34, r25	; 0x22
     e64:	89 a3       	std	Y+33, r24	; 0x21
     e66:	0f c0       	rjmp	.+30     	; 0xe86 <lcd_command+0x340>
     e68:	89 e1       	ldi	r24, 0x19	; 25
     e6a:	90 e0       	ldi	r25, 0x00	; 0
     e6c:	98 a3       	std	Y+32, r25	; 0x20
     e6e:	8f 8f       	std	Y+31, r24	; 0x1f
     e70:	8f 8d       	ldd	r24, Y+31	; 0x1f
     e72:	98 a1       	ldd	r25, Y+32	; 0x20
     e74:	01 97       	sbiw	r24, 0x01	; 1
     e76:	f1 f7       	brne	.-4      	; 0xe74 <lcd_command+0x32e>
     e78:	98 a3       	std	Y+32, r25	; 0x20
     e7a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e7c:	89 a1       	ldd	r24, Y+33	; 0x21
     e7e:	9a a1       	ldd	r25, Y+34	; 0x22
     e80:	01 97       	sbiw	r24, 0x01	; 1
     e82:	9a a3       	std	Y+34, r25	; 0x22
     e84:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e86:	89 a1       	ldd	r24, Y+33	; 0x21
     e88:	9a a1       	ldd	r25, Y+34	; 0x22
     e8a:	00 97       	sbiw	r24, 0x00	; 0
     e8c:	69 f7       	brne	.-38     	; 0xe68 <lcd_command+0x322>
     e8e:	14 c0       	rjmp	.+40     	; 0xeb8 <lcd_command+0x372>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e90:	6b a1       	ldd	r22, Y+35	; 0x23
     e92:	7c a1       	ldd	r23, Y+36	; 0x24
     e94:	8d a1       	ldd	r24, Y+37	; 0x25
     e96:	9e a1       	ldd	r25, Y+38	; 0x26
     e98:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e9c:	dc 01       	movw	r26, r24
     e9e:	cb 01       	movw	r24, r22
     ea0:	9a a3       	std	Y+34, r25	; 0x22
     ea2:	89 a3       	std	Y+33, r24	; 0x21
     ea4:	89 a1       	ldd	r24, Y+33	; 0x21
     ea6:	9a a1       	ldd	r25, Y+34	; 0x22
     ea8:	9e 8f       	std	Y+30, r25	; 0x1e
     eaa:	8d 8f       	std	Y+29, r24	; 0x1d
     eac:	8d 8d       	ldd	r24, Y+29	; 0x1d
     eae:	9e 8d       	ldd	r25, Y+30	; 0x1e
     eb0:	01 97       	sbiw	r24, 0x01	; 1
     eb2:	f1 f7       	brne	.-4      	; 0xeb0 <lcd_command+0x36a>
     eb4:	9e 8f       	std	Y+30, r25	; 0x1e
     eb6:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(1);
     SET_BIT(PORTB,3); //LCD _ENABLE: When data is supplied to data pins, a high-to-low pulse must be applied to this pin in order for the LCD to latch in the data present at the data pins.
     eb8:	a8 e3       	ldi	r26, 0x38	; 56
     eba:	b0 e0       	ldi	r27, 0x00	; 0
     ebc:	e8 e3       	ldi	r30, 0x38	; 56
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	88 60       	ori	r24, 0x08	; 8
     ec4:	8c 93       	st	X, r24
     ec6:	80 e0       	ldi	r24, 0x00	; 0
     ec8:	90 e0       	ldi	r25, 0x00	; 0
     eca:	a0 e8       	ldi	r26, 0x80	; 128
     ecc:	bf e3       	ldi	r27, 0x3F	; 63
     ece:	89 8f       	std	Y+25, r24	; 0x19
     ed0:	9a 8f       	std	Y+26, r25	; 0x1a
     ed2:	ab 8f       	std	Y+27, r26	; 0x1b
     ed4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     ed6:	69 8d       	ldd	r22, Y+25	; 0x19
     ed8:	7a 8d       	ldd	r23, Y+26	; 0x1a
     eda:	8b 8d       	ldd	r24, Y+27	; 0x1b
     edc:	9c 8d       	ldd	r25, Y+28	; 0x1c
     ede:	20 e0       	ldi	r18, 0x00	; 0
     ee0:	30 e0       	ldi	r19, 0x00	; 0
     ee2:	4a e7       	ldi	r20, 0x7A	; 122
     ee4:	53 e4       	ldi	r21, 0x43	; 67
     ee6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     eea:	dc 01       	movw	r26, r24
     eec:	cb 01       	movw	r24, r22
     eee:	8d 8b       	std	Y+21, r24	; 0x15
     ef0:	9e 8b       	std	Y+22, r25	; 0x16
     ef2:	af 8b       	std	Y+23, r26	; 0x17
     ef4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     ef6:	6d 89       	ldd	r22, Y+21	; 0x15
     ef8:	7e 89       	ldd	r23, Y+22	; 0x16
     efa:	8f 89       	ldd	r24, Y+23	; 0x17
     efc:	98 8d       	ldd	r25, Y+24	; 0x18
     efe:	20 e0       	ldi	r18, 0x00	; 0
     f00:	30 e0       	ldi	r19, 0x00	; 0
     f02:	40 e8       	ldi	r20, 0x80	; 128
     f04:	5f e3       	ldi	r21, 0x3F	; 63
     f06:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f0a:	88 23       	and	r24, r24
     f0c:	2c f4       	brge	.+10     	; 0xf18 <lcd_command+0x3d2>
		__ticks = 1;
     f0e:	81 e0       	ldi	r24, 0x01	; 1
     f10:	90 e0       	ldi	r25, 0x00	; 0
     f12:	9c 8b       	std	Y+20, r25	; 0x14
     f14:	8b 8b       	std	Y+19, r24	; 0x13
     f16:	3f c0       	rjmp	.+126    	; 0xf96 <lcd_command+0x450>
	else if (__tmp > 65535)
     f18:	6d 89       	ldd	r22, Y+21	; 0x15
     f1a:	7e 89       	ldd	r23, Y+22	; 0x16
     f1c:	8f 89       	ldd	r24, Y+23	; 0x17
     f1e:	98 8d       	ldd	r25, Y+24	; 0x18
     f20:	20 e0       	ldi	r18, 0x00	; 0
     f22:	3f ef       	ldi	r19, 0xFF	; 255
     f24:	4f e7       	ldi	r20, 0x7F	; 127
     f26:	57 e4       	ldi	r21, 0x47	; 71
     f28:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     f2c:	18 16       	cp	r1, r24
     f2e:	4c f5       	brge	.+82     	; 0xf82 <lcd_command+0x43c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f30:	69 8d       	ldd	r22, Y+25	; 0x19
     f32:	7a 8d       	ldd	r23, Y+26	; 0x1a
     f34:	8b 8d       	ldd	r24, Y+27	; 0x1b
     f36:	9c 8d       	ldd	r25, Y+28	; 0x1c
     f38:	20 e0       	ldi	r18, 0x00	; 0
     f3a:	30 e0       	ldi	r19, 0x00	; 0
     f3c:	40 e2       	ldi	r20, 0x20	; 32
     f3e:	51 e4       	ldi	r21, 0x41	; 65
     f40:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f44:	dc 01       	movw	r26, r24
     f46:	cb 01       	movw	r24, r22
     f48:	bc 01       	movw	r22, r24
     f4a:	cd 01       	movw	r24, r26
     f4c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f50:	dc 01       	movw	r26, r24
     f52:	cb 01       	movw	r24, r22
     f54:	9c 8b       	std	Y+20, r25	; 0x14
     f56:	8b 8b       	std	Y+19, r24	; 0x13
     f58:	0f c0       	rjmp	.+30     	; 0xf78 <lcd_command+0x432>
     f5a:	89 e1       	ldi	r24, 0x19	; 25
     f5c:	90 e0       	ldi	r25, 0x00	; 0
     f5e:	9a 8b       	std	Y+18, r25	; 0x12
     f60:	89 8b       	std	Y+17, r24	; 0x11
     f62:	89 89       	ldd	r24, Y+17	; 0x11
     f64:	9a 89       	ldd	r25, Y+18	; 0x12
     f66:	01 97       	sbiw	r24, 0x01	; 1
     f68:	f1 f7       	brne	.-4      	; 0xf66 <lcd_command+0x420>
     f6a:	9a 8b       	std	Y+18, r25	; 0x12
     f6c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f6e:	8b 89       	ldd	r24, Y+19	; 0x13
     f70:	9c 89       	ldd	r25, Y+20	; 0x14
     f72:	01 97       	sbiw	r24, 0x01	; 1
     f74:	9c 8b       	std	Y+20, r25	; 0x14
     f76:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f78:	8b 89       	ldd	r24, Y+19	; 0x13
     f7a:	9c 89       	ldd	r25, Y+20	; 0x14
     f7c:	00 97       	sbiw	r24, 0x00	; 0
     f7e:	69 f7       	brne	.-38     	; 0xf5a <lcd_command+0x414>
     f80:	14 c0       	rjmp	.+40     	; 0xfaa <lcd_command+0x464>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f82:	6d 89       	ldd	r22, Y+21	; 0x15
     f84:	7e 89       	ldd	r23, Y+22	; 0x16
     f86:	8f 89       	ldd	r24, Y+23	; 0x17
     f88:	98 8d       	ldd	r25, Y+24	; 0x18
     f8a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f8e:	dc 01       	movw	r26, r24
     f90:	cb 01       	movw	r24, r22
     f92:	9c 8b       	std	Y+20, r25	; 0x14
     f94:	8b 8b       	std	Y+19, r24	; 0x13
     f96:	8b 89       	ldd	r24, Y+19	; 0x13
     f98:	9c 89       	ldd	r25, Y+20	; 0x14
     f9a:	98 8b       	std	Y+16, r25	; 0x10
     f9c:	8f 87       	std	Y+15, r24	; 0x0f
     f9e:	8f 85       	ldd	r24, Y+15	; 0x0f
     fa0:	98 89       	ldd	r25, Y+16	; 0x10
     fa2:	01 97       	sbiw	r24, 0x01	; 1
     fa4:	f1 f7       	brne	.-4      	; 0xfa2 <lcd_command+0x45c>
     fa6:	98 8b       	std	Y+16, r25	; 0x10
     fa8:	8f 87       	std	Y+15, r24	; 0x0f
     _delay_ms(1);
     CLR_BIT(PORTB,3); //LCD _ENABLE
     faa:	a8 e3       	ldi	r26, 0x38	; 56
     fac:	b0 e0       	ldi	r27, 0x00	; 0
     fae:	e8 e3       	ldi	r30, 0x38	; 56
     fb0:	f0 e0       	ldi	r31, 0x00	; 0
     fb2:	80 81       	ld	r24, Z
     fb4:	87 7f       	andi	r24, 0xF7	; 247
     fb6:	8c 93       	st	X, r24
     fb8:	80 e0       	ldi	r24, 0x00	; 0
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	a8 ec       	ldi	r26, 0xC8	; 200
     fbe:	b2 e4       	ldi	r27, 0x42	; 66
     fc0:	8b 87       	std	Y+11, r24	; 0x0b
     fc2:	9c 87       	std	Y+12, r25	; 0x0c
     fc4:	ad 87       	std	Y+13, r26	; 0x0d
     fc6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     fc8:	6b 85       	ldd	r22, Y+11	; 0x0b
     fca:	7c 85       	ldd	r23, Y+12	; 0x0c
     fcc:	8d 85       	ldd	r24, Y+13	; 0x0d
     fce:	9e 85       	ldd	r25, Y+14	; 0x0e
     fd0:	20 e0       	ldi	r18, 0x00	; 0
     fd2:	30 e0       	ldi	r19, 0x00	; 0
     fd4:	4a e7       	ldi	r20, 0x7A	; 122
     fd6:	53 e4       	ldi	r21, 0x43	; 67
     fd8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fdc:	dc 01       	movw	r26, r24
     fde:	cb 01       	movw	r24, r22
     fe0:	8f 83       	std	Y+7, r24	; 0x07
     fe2:	98 87       	std	Y+8, r25	; 0x08
     fe4:	a9 87       	std	Y+9, r26	; 0x09
     fe6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     fe8:	6f 81       	ldd	r22, Y+7	; 0x07
     fea:	78 85       	ldd	r23, Y+8	; 0x08
     fec:	89 85       	ldd	r24, Y+9	; 0x09
     fee:	9a 85       	ldd	r25, Y+10	; 0x0a
     ff0:	20 e0       	ldi	r18, 0x00	; 0
     ff2:	30 e0       	ldi	r19, 0x00	; 0
     ff4:	40 e8       	ldi	r20, 0x80	; 128
     ff6:	5f e3       	ldi	r21, 0x3F	; 63
     ff8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     ffc:	88 23       	and	r24, r24
     ffe:	2c f4       	brge	.+10     	; 0x100a <lcd_command+0x4c4>
		__ticks = 1;
    1000:	81 e0       	ldi	r24, 0x01	; 1
    1002:	90 e0       	ldi	r25, 0x00	; 0
    1004:	9e 83       	std	Y+6, r25	; 0x06
    1006:	8d 83       	std	Y+5, r24	; 0x05
    1008:	3f c0       	rjmp	.+126    	; 0x1088 <lcd_command+0x542>
	else if (__tmp > 65535)
    100a:	6f 81       	ldd	r22, Y+7	; 0x07
    100c:	78 85       	ldd	r23, Y+8	; 0x08
    100e:	89 85       	ldd	r24, Y+9	; 0x09
    1010:	9a 85       	ldd	r25, Y+10	; 0x0a
    1012:	20 e0       	ldi	r18, 0x00	; 0
    1014:	3f ef       	ldi	r19, 0xFF	; 255
    1016:	4f e7       	ldi	r20, 0x7F	; 127
    1018:	57 e4       	ldi	r21, 0x47	; 71
    101a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    101e:	18 16       	cp	r1, r24
    1020:	4c f5       	brge	.+82     	; 0x1074 <lcd_command+0x52e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1022:	6b 85       	ldd	r22, Y+11	; 0x0b
    1024:	7c 85       	ldd	r23, Y+12	; 0x0c
    1026:	8d 85       	ldd	r24, Y+13	; 0x0d
    1028:	9e 85       	ldd	r25, Y+14	; 0x0e
    102a:	20 e0       	ldi	r18, 0x00	; 0
    102c:	30 e0       	ldi	r19, 0x00	; 0
    102e:	40 e2       	ldi	r20, 0x20	; 32
    1030:	51 e4       	ldi	r21, 0x41	; 65
    1032:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1036:	dc 01       	movw	r26, r24
    1038:	cb 01       	movw	r24, r22
    103a:	bc 01       	movw	r22, r24
    103c:	cd 01       	movw	r24, r26
    103e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1042:	dc 01       	movw	r26, r24
    1044:	cb 01       	movw	r24, r22
    1046:	9e 83       	std	Y+6, r25	; 0x06
    1048:	8d 83       	std	Y+5, r24	; 0x05
    104a:	0f c0       	rjmp	.+30     	; 0x106a <lcd_command+0x524>
    104c:	89 e1       	ldi	r24, 0x19	; 25
    104e:	90 e0       	ldi	r25, 0x00	; 0
    1050:	9c 83       	std	Y+4, r25	; 0x04
    1052:	8b 83       	std	Y+3, r24	; 0x03
    1054:	8b 81       	ldd	r24, Y+3	; 0x03
    1056:	9c 81       	ldd	r25, Y+4	; 0x04
    1058:	01 97       	sbiw	r24, 0x01	; 1
    105a:	f1 f7       	brne	.-4      	; 0x1058 <lcd_command+0x512>
    105c:	9c 83       	std	Y+4, r25	; 0x04
    105e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1060:	8d 81       	ldd	r24, Y+5	; 0x05
    1062:	9e 81       	ldd	r25, Y+6	; 0x06
    1064:	01 97       	sbiw	r24, 0x01	; 1
    1066:	9e 83       	std	Y+6, r25	; 0x06
    1068:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    106a:	8d 81       	ldd	r24, Y+5	; 0x05
    106c:	9e 81       	ldd	r25, Y+6	; 0x06
    106e:	00 97       	sbiw	r24, 0x00	; 0
    1070:	69 f7       	brne	.-38     	; 0x104c <lcd_command+0x506>
    1072:	14 c0       	rjmp	.+40     	; 0x109c <lcd_command+0x556>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1074:	6f 81       	ldd	r22, Y+7	; 0x07
    1076:	78 85       	ldd	r23, Y+8	; 0x08
    1078:	89 85       	ldd	r24, Y+9	; 0x09
    107a:	9a 85       	ldd	r25, Y+10	; 0x0a
    107c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1080:	dc 01       	movw	r26, r24
    1082:	cb 01       	movw	r24, r22
    1084:	9e 83       	std	Y+6, r25	; 0x06
    1086:	8d 83       	std	Y+5, r24	; 0x05
    1088:	8d 81       	ldd	r24, Y+5	; 0x05
    108a:	9e 81       	ldd	r25, Y+6	; 0x06
    108c:	9a 83       	std	Y+2, r25	; 0x02
    108e:	89 83       	std	Y+1, r24	; 0x01
    1090:	89 81       	ldd	r24, Y+1	; 0x01
    1092:	9a 81       	ldd	r25, Y+2	; 0x02
    1094:	01 97       	sbiw	r24, 0x01	; 1
    1096:	f1 f7       	brne	.-4      	; 0x1094 <lcd_command+0x54e>
    1098:	9a 83       	std	Y+2, r25	; 0x02
    109a:	89 83       	std	Y+1, r24	; 0x01
     _delay_ms(100);
}
    109c:	c9 5b       	subi	r28, 0xB9	; 185
    109e:	df 4f       	sbci	r29, 0xFF	; 255
    10a0:	0f b6       	in	r0, 0x3f	; 63
    10a2:	f8 94       	cli
    10a4:	de bf       	out	0x3e, r29	; 62
    10a6:	0f be       	out	0x3f, r0	; 63
    10a8:	cd bf       	out	0x3d, r28	; 61
    10aa:	cf 91       	pop	r28
    10ac:	df 91       	pop	r29
    10ae:	1f 91       	pop	r17
    10b0:	0f 91       	pop	r16
    10b2:	08 95       	ret

000010b4 <lcd_data>:
 * Function Name: lcd_data
 * Function Returns: void
 * Function Arguments: char
 * Function Description: used to write the required input data (single character)
 */
void lcd_data(char data){
    10b4:	0f 93       	push	r16
    10b6:	1f 93       	push	r17
    10b8:	df 93       	push	r29
    10ba:	cf 93       	push	r28
    10bc:	cd b7       	in	r28, 0x3d	; 61
    10be:	de b7       	in	r29, 0x3e	; 62
    10c0:	c7 54       	subi	r28, 0x47	; 71
    10c2:	d0 40       	sbci	r29, 0x00	; 0
    10c4:	0f b6       	in	r0, 0x3f	; 63
    10c6:	f8 94       	cli
    10c8:	de bf       	out	0x3e, r29	; 62
    10ca:	0f be       	out	0x3f, r0	; 63
    10cc:	cd bf       	out	0x3d, r28	; 61
    10ce:	fe 01       	movw	r30, r28
    10d0:	e9 5b       	subi	r30, 0xB9	; 185
    10d2:	ff 4f       	sbci	r31, 0xFF	; 255
    10d4:	80 83       	st	Z, r24
    SET_BIT(PORTB,1); // LCD_RS: register select (data) --> "1"
    10d6:	a8 e3       	ldi	r26, 0x38	; 56
    10d8:	b0 e0       	ldi	r27, 0x00	; 0
    10da:	e8 e3       	ldi	r30, 0x38	; 56
    10dc:	f0 e0       	ldi	r31, 0x00	; 0
    10de:	80 81       	ld	r24, Z
    10e0:	82 60       	ori	r24, 0x02	; 2
    10e2:	8c 93       	st	X, r24
    CLR_BIT(PORTB,2); // LCD_RW
    10e4:	a8 e3       	ldi	r26, 0x38	; 56
    10e6:	b0 e0       	ldi	r27, 0x00	; 0
    10e8:	e8 e3       	ldi	r30, 0x38	; 56
    10ea:	f0 e0       	ldi	r31, 0x00	; 0
    10ec:	80 81       	ld	r24, Z
    10ee:	8b 7f       	andi	r24, 0xFB	; 251
    10f0:	8c 93       	st	X, r24
    PORTA=(PORTA & 0X0F)|(data & 0XF0); // send the last 4 bits of data to data pins
    10f2:	ab e3       	ldi	r26, 0x3B	; 59
    10f4:	b0 e0       	ldi	r27, 0x00	; 0
    10f6:	eb e3       	ldi	r30, 0x3B	; 59
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	80 81       	ld	r24, Z
    10fc:	98 2f       	mov	r25, r24
    10fe:	9f 70       	andi	r25, 0x0F	; 15
    1100:	fe 01       	movw	r30, r28
    1102:	e9 5b       	subi	r30, 0xB9	; 185
    1104:	ff 4f       	sbci	r31, 0xFF	; 255
    1106:	80 81       	ld	r24, Z
    1108:	80 7f       	andi	r24, 0xF0	; 240
    110a:	89 2b       	or	r24, r25
    110c:	8c 93       	st	X, r24
    110e:	fe 01       	movw	r30, r28
    1110:	ed 5b       	subi	r30, 0xBD	; 189
    1112:	ff 4f       	sbci	r31, 0xFF	; 255
    1114:	80 e0       	ldi	r24, 0x00	; 0
    1116:	90 e0       	ldi	r25, 0x00	; 0
    1118:	a0 e8       	ldi	r26, 0x80	; 128
    111a:	bf e3       	ldi	r27, 0x3F	; 63
    111c:	80 83       	st	Z, r24
    111e:	91 83       	std	Z+1, r25	; 0x01
    1120:	a2 83       	std	Z+2, r26	; 0x02
    1122:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1124:	8e 01       	movw	r16, r28
    1126:	01 5c       	subi	r16, 0xC1	; 193
    1128:	1f 4f       	sbci	r17, 0xFF	; 255
    112a:	fe 01       	movw	r30, r28
    112c:	ed 5b       	subi	r30, 0xBD	; 189
    112e:	ff 4f       	sbci	r31, 0xFF	; 255
    1130:	60 81       	ld	r22, Z
    1132:	71 81       	ldd	r23, Z+1	; 0x01
    1134:	82 81       	ldd	r24, Z+2	; 0x02
    1136:	93 81       	ldd	r25, Z+3	; 0x03
    1138:	20 e0       	ldi	r18, 0x00	; 0
    113a:	30 e0       	ldi	r19, 0x00	; 0
    113c:	4a e7       	ldi	r20, 0x7A	; 122
    113e:	53 e4       	ldi	r21, 0x43	; 67
    1140:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1144:	dc 01       	movw	r26, r24
    1146:	cb 01       	movw	r24, r22
    1148:	f8 01       	movw	r30, r16
    114a:	80 83       	st	Z, r24
    114c:	91 83       	std	Z+1, r25	; 0x01
    114e:	a2 83       	std	Z+2, r26	; 0x02
    1150:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1152:	fe 01       	movw	r30, r28
    1154:	ff 96       	adiw	r30, 0x3f	; 63
    1156:	60 81       	ld	r22, Z
    1158:	71 81       	ldd	r23, Z+1	; 0x01
    115a:	82 81       	ldd	r24, Z+2	; 0x02
    115c:	93 81       	ldd	r25, Z+3	; 0x03
    115e:	20 e0       	ldi	r18, 0x00	; 0
    1160:	30 e0       	ldi	r19, 0x00	; 0
    1162:	40 e8       	ldi	r20, 0x80	; 128
    1164:	5f e3       	ldi	r21, 0x3F	; 63
    1166:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    116a:	88 23       	and	r24, r24
    116c:	2c f4       	brge	.+10     	; 0x1178 <lcd_data+0xc4>
		__ticks = 1;
    116e:	81 e0       	ldi	r24, 0x01	; 1
    1170:	90 e0       	ldi	r25, 0x00	; 0
    1172:	9e af       	std	Y+62, r25	; 0x3e
    1174:	8d af       	std	Y+61, r24	; 0x3d
    1176:	46 c0       	rjmp	.+140    	; 0x1204 <lcd_data+0x150>
	else if (__tmp > 65535)
    1178:	fe 01       	movw	r30, r28
    117a:	ff 96       	adiw	r30, 0x3f	; 63
    117c:	60 81       	ld	r22, Z
    117e:	71 81       	ldd	r23, Z+1	; 0x01
    1180:	82 81       	ldd	r24, Z+2	; 0x02
    1182:	93 81       	ldd	r25, Z+3	; 0x03
    1184:	20 e0       	ldi	r18, 0x00	; 0
    1186:	3f ef       	ldi	r19, 0xFF	; 255
    1188:	4f e7       	ldi	r20, 0x7F	; 127
    118a:	57 e4       	ldi	r21, 0x47	; 71
    118c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1190:	18 16       	cp	r1, r24
    1192:	64 f5       	brge	.+88     	; 0x11ec <lcd_data+0x138>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1194:	fe 01       	movw	r30, r28
    1196:	ed 5b       	subi	r30, 0xBD	; 189
    1198:	ff 4f       	sbci	r31, 0xFF	; 255
    119a:	60 81       	ld	r22, Z
    119c:	71 81       	ldd	r23, Z+1	; 0x01
    119e:	82 81       	ldd	r24, Z+2	; 0x02
    11a0:	93 81       	ldd	r25, Z+3	; 0x03
    11a2:	20 e0       	ldi	r18, 0x00	; 0
    11a4:	30 e0       	ldi	r19, 0x00	; 0
    11a6:	40 e2       	ldi	r20, 0x20	; 32
    11a8:	51 e4       	ldi	r21, 0x41	; 65
    11aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11ae:	dc 01       	movw	r26, r24
    11b0:	cb 01       	movw	r24, r22
    11b2:	bc 01       	movw	r22, r24
    11b4:	cd 01       	movw	r24, r26
    11b6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11ba:	dc 01       	movw	r26, r24
    11bc:	cb 01       	movw	r24, r22
    11be:	9e af       	std	Y+62, r25	; 0x3e
    11c0:	8d af       	std	Y+61, r24	; 0x3d
    11c2:	0f c0       	rjmp	.+30     	; 0x11e2 <lcd_data+0x12e>
    11c4:	89 e1       	ldi	r24, 0x19	; 25
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	9c af       	std	Y+60, r25	; 0x3c
    11ca:	8b af       	std	Y+59, r24	; 0x3b
    11cc:	8b ad       	ldd	r24, Y+59	; 0x3b
    11ce:	9c ad       	ldd	r25, Y+60	; 0x3c
    11d0:	01 97       	sbiw	r24, 0x01	; 1
    11d2:	f1 f7       	brne	.-4      	; 0x11d0 <lcd_data+0x11c>
    11d4:	9c af       	std	Y+60, r25	; 0x3c
    11d6:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11d8:	8d ad       	ldd	r24, Y+61	; 0x3d
    11da:	9e ad       	ldd	r25, Y+62	; 0x3e
    11dc:	01 97       	sbiw	r24, 0x01	; 1
    11de:	9e af       	std	Y+62, r25	; 0x3e
    11e0:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11e2:	8d ad       	ldd	r24, Y+61	; 0x3d
    11e4:	9e ad       	ldd	r25, Y+62	; 0x3e
    11e6:	00 97       	sbiw	r24, 0x00	; 0
    11e8:	69 f7       	brne	.-38     	; 0x11c4 <lcd_data+0x110>
    11ea:	16 c0       	rjmp	.+44     	; 0x1218 <lcd_data+0x164>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11ec:	fe 01       	movw	r30, r28
    11ee:	ff 96       	adiw	r30, 0x3f	; 63
    11f0:	60 81       	ld	r22, Z
    11f2:	71 81       	ldd	r23, Z+1	; 0x01
    11f4:	82 81       	ldd	r24, Z+2	; 0x02
    11f6:	93 81       	ldd	r25, Z+3	; 0x03
    11f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11fc:	dc 01       	movw	r26, r24
    11fe:	cb 01       	movw	r24, r22
    1200:	9e af       	std	Y+62, r25	; 0x3e
    1202:	8d af       	std	Y+61, r24	; 0x3d
    1204:	8d ad       	ldd	r24, Y+61	; 0x3d
    1206:	9e ad       	ldd	r25, Y+62	; 0x3e
    1208:	9a af       	std	Y+58, r25	; 0x3a
    120a:	89 af       	std	Y+57, r24	; 0x39
    120c:	89 ad       	ldd	r24, Y+57	; 0x39
    120e:	9a ad       	ldd	r25, Y+58	; 0x3a
    1210:	01 97       	sbiw	r24, 0x01	; 1
    1212:	f1 f7       	brne	.-4      	; 0x1210 <lcd_data+0x15c>
    1214:	9a af       	std	Y+58, r25	; 0x3a
    1216:	89 af       	std	Y+57, r24	; 0x39
    _delay_ms(1);
    SET_BIT(PORTB,3); //LCD _ENABLE
    1218:	a8 e3       	ldi	r26, 0x38	; 56
    121a:	b0 e0       	ldi	r27, 0x00	; 0
    121c:	e8 e3       	ldi	r30, 0x38	; 56
    121e:	f0 e0       	ldi	r31, 0x00	; 0
    1220:	80 81       	ld	r24, Z
    1222:	88 60       	ori	r24, 0x08	; 8
    1224:	8c 93       	st	X, r24
    1226:	80 e0       	ldi	r24, 0x00	; 0
    1228:	90 e0       	ldi	r25, 0x00	; 0
    122a:	a0 e8       	ldi	r26, 0x80	; 128
    122c:	bf e3       	ldi	r27, 0x3F	; 63
    122e:	8d ab       	std	Y+53, r24	; 0x35
    1230:	9e ab       	std	Y+54, r25	; 0x36
    1232:	af ab       	std	Y+55, r26	; 0x37
    1234:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1236:	6d a9       	ldd	r22, Y+53	; 0x35
    1238:	7e a9       	ldd	r23, Y+54	; 0x36
    123a:	8f a9       	ldd	r24, Y+55	; 0x37
    123c:	98 ad       	ldd	r25, Y+56	; 0x38
    123e:	20 e0       	ldi	r18, 0x00	; 0
    1240:	30 e0       	ldi	r19, 0x00	; 0
    1242:	4a e7       	ldi	r20, 0x7A	; 122
    1244:	53 e4       	ldi	r21, 0x43	; 67
    1246:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    124a:	dc 01       	movw	r26, r24
    124c:	cb 01       	movw	r24, r22
    124e:	89 ab       	std	Y+49, r24	; 0x31
    1250:	9a ab       	std	Y+50, r25	; 0x32
    1252:	ab ab       	std	Y+51, r26	; 0x33
    1254:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1256:	69 a9       	ldd	r22, Y+49	; 0x31
    1258:	7a a9       	ldd	r23, Y+50	; 0x32
    125a:	8b a9       	ldd	r24, Y+51	; 0x33
    125c:	9c a9       	ldd	r25, Y+52	; 0x34
    125e:	20 e0       	ldi	r18, 0x00	; 0
    1260:	30 e0       	ldi	r19, 0x00	; 0
    1262:	40 e8       	ldi	r20, 0x80	; 128
    1264:	5f e3       	ldi	r21, 0x3F	; 63
    1266:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    126a:	88 23       	and	r24, r24
    126c:	2c f4       	brge	.+10     	; 0x1278 <lcd_data+0x1c4>
		__ticks = 1;
    126e:	81 e0       	ldi	r24, 0x01	; 1
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	98 ab       	std	Y+48, r25	; 0x30
    1274:	8f a7       	std	Y+47, r24	; 0x2f
    1276:	3f c0       	rjmp	.+126    	; 0x12f6 <lcd_data+0x242>
	else if (__tmp > 65535)
    1278:	69 a9       	ldd	r22, Y+49	; 0x31
    127a:	7a a9       	ldd	r23, Y+50	; 0x32
    127c:	8b a9       	ldd	r24, Y+51	; 0x33
    127e:	9c a9       	ldd	r25, Y+52	; 0x34
    1280:	20 e0       	ldi	r18, 0x00	; 0
    1282:	3f ef       	ldi	r19, 0xFF	; 255
    1284:	4f e7       	ldi	r20, 0x7F	; 127
    1286:	57 e4       	ldi	r21, 0x47	; 71
    1288:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    128c:	18 16       	cp	r1, r24
    128e:	4c f5       	brge	.+82     	; 0x12e2 <lcd_data+0x22e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1290:	6d a9       	ldd	r22, Y+53	; 0x35
    1292:	7e a9       	ldd	r23, Y+54	; 0x36
    1294:	8f a9       	ldd	r24, Y+55	; 0x37
    1296:	98 ad       	ldd	r25, Y+56	; 0x38
    1298:	20 e0       	ldi	r18, 0x00	; 0
    129a:	30 e0       	ldi	r19, 0x00	; 0
    129c:	40 e2       	ldi	r20, 0x20	; 32
    129e:	51 e4       	ldi	r21, 0x41	; 65
    12a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12a4:	dc 01       	movw	r26, r24
    12a6:	cb 01       	movw	r24, r22
    12a8:	bc 01       	movw	r22, r24
    12aa:	cd 01       	movw	r24, r26
    12ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12b0:	dc 01       	movw	r26, r24
    12b2:	cb 01       	movw	r24, r22
    12b4:	98 ab       	std	Y+48, r25	; 0x30
    12b6:	8f a7       	std	Y+47, r24	; 0x2f
    12b8:	0f c0       	rjmp	.+30     	; 0x12d8 <lcd_data+0x224>
    12ba:	89 e1       	ldi	r24, 0x19	; 25
    12bc:	90 e0       	ldi	r25, 0x00	; 0
    12be:	9e a7       	std	Y+46, r25	; 0x2e
    12c0:	8d a7       	std	Y+45, r24	; 0x2d
    12c2:	8d a5       	ldd	r24, Y+45	; 0x2d
    12c4:	9e a5       	ldd	r25, Y+46	; 0x2e
    12c6:	01 97       	sbiw	r24, 0x01	; 1
    12c8:	f1 f7       	brne	.-4      	; 0x12c6 <lcd_data+0x212>
    12ca:	9e a7       	std	Y+46, r25	; 0x2e
    12cc:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    12ce:	8f a5       	ldd	r24, Y+47	; 0x2f
    12d0:	98 a9       	ldd	r25, Y+48	; 0x30
    12d2:	01 97       	sbiw	r24, 0x01	; 1
    12d4:	98 ab       	std	Y+48, r25	; 0x30
    12d6:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    12d8:	8f a5       	ldd	r24, Y+47	; 0x2f
    12da:	98 a9       	ldd	r25, Y+48	; 0x30
    12dc:	00 97       	sbiw	r24, 0x00	; 0
    12de:	69 f7       	brne	.-38     	; 0x12ba <lcd_data+0x206>
    12e0:	14 c0       	rjmp	.+40     	; 0x130a <lcd_data+0x256>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    12e2:	69 a9       	ldd	r22, Y+49	; 0x31
    12e4:	7a a9       	ldd	r23, Y+50	; 0x32
    12e6:	8b a9       	ldd	r24, Y+51	; 0x33
    12e8:	9c a9       	ldd	r25, Y+52	; 0x34
    12ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12ee:	dc 01       	movw	r26, r24
    12f0:	cb 01       	movw	r24, r22
    12f2:	98 ab       	std	Y+48, r25	; 0x30
    12f4:	8f a7       	std	Y+47, r24	; 0x2f
    12f6:	8f a5       	ldd	r24, Y+47	; 0x2f
    12f8:	98 a9       	ldd	r25, Y+48	; 0x30
    12fa:	9c a7       	std	Y+44, r25	; 0x2c
    12fc:	8b a7       	std	Y+43, r24	; 0x2b
    12fe:	8b a5       	ldd	r24, Y+43	; 0x2b
    1300:	9c a5       	ldd	r25, Y+44	; 0x2c
    1302:	01 97       	sbiw	r24, 0x01	; 1
    1304:	f1 f7       	brne	.-4      	; 0x1302 <lcd_data+0x24e>
    1306:	9c a7       	std	Y+44, r25	; 0x2c
    1308:	8b a7       	std	Y+43, r24	; 0x2b
    _delay_ms(1);
    CLR_BIT(PORTB,3); //LCD _ENABLE
    130a:	a8 e3       	ldi	r26, 0x38	; 56
    130c:	b0 e0       	ldi	r27, 0x00	; 0
    130e:	e8 e3       	ldi	r30, 0x38	; 56
    1310:	f0 e0       	ldi	r31, 0x00	; 0
    1312:	80 81       	ld	r24, Z
    1314:	87 7f       	andi	r24, 0xF7	; 247
    1316:	8c 93       	st	X, r24

     PORTA =(PORTA & 0X0F)|(data << 4); // send the first 4 bits of data to data pins by left shift the command by 4 bits
    1318:	ab e3       	ldi	r26, 0x3B	; 59
    131a:	b0 e0       	ldi	r27, 0x00	; 0
    131c:	eb e3       	ldi	r30, 0x3B	; 59
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	80 81       	ld	r24, Z
    1322:	28 2f       	mov	r18, r24
    1324:	2f 70       	andi	r18, 0x0F	; 15
    1326:	fe 01       	movw	r30, r28
    1328:	e9 5b       	subi	r30, 0xB9	; 185
    132a:	ff 4f       	sbci	r31, 0xFF	; 255
    132c:	80 81       	ld	r24, Z
    132e:	88 2f       	mov	r24, r24
    1330:	90 e0       	ldi	r25, 0x00	; 0
    1332:	82 95       	swap	r24
    1334:	92 95       	swap	r25
    1336:	90 7f       	andi	r25, 0xF0	; 240
    1338:	98 27       	eor	r25, r24
    133a:	80 7f       	andi	r24, 0xF0	; 240
    133c:	98 27       	eor	r25, r24
    133e:	82 2b       	or	r24, r18
    1340:	8c 93       	st	X, r24
    1342:	80 e0       	ldi	r24, 0x00	; 0
    1344:	90 e0       	ldi	r25, 0x00	; 0
    1346:	a0 e8       	ldi	r26, 0x80	; 128
    1348:	bf e3       	ldi	r27, 0x3F	; 63
    134a:	8f a3       	std	Y+39, r24	; 0x27
    134c:	98 a7       	std	Y+40, r25	; 0x28
    134e:	a9 a7       	std	Y+41, r26	; 0x29
    1350:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1352:	6f a1       	ldd	r22, Y+39	; 0x27
    1354:	78 a5       	ldd	r23, Y+40	; 0x28
    1356:	89 a5       	ldd	r24, Y+41	; 0x29
    1358:	9a a5       	ldd	r25, Y+42	; 0x2a
    135a:	20 e0       	ldi	r18, 0x00	; 0
    135c:	30 e0       	ldi	r19, 0x00	; 0
    135e:	4a e7       	ldi	r20, 0x7A	; 122
    1360:	53 e4       	ldi	r21, 0x43	; 67
    1362:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1366:	dc 01       	movw	r26, r24
    1368:	cb 01       	movw	r24, r22
    136a:	8b a3       	std	Y+35, r24	; 0x23
    136c:	9c a3       	std	Y+36, r25	; 0x24
    136e:	ad a3       	std	Y+37, r26	; 0x25
    1370:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1372:	6b a1       	ldd	r22, Y+35	; 0x23
    1374:	7c a1       	ldd	r23, Y+36	; 0x24
    1376:	8d a1       	ldd	r24, Y+37	; 0x25
    1378:	9e a1       	ldd	r25, Y+38	; 0x26
    137a:	20 e0       	ldi	r18, 0x00	; 0
    137c:	30 e0       	ldi	r19, 0x00	; 0
    137e:	40 e8       	ldi	r20, 0x80	; 128
    1380:	5f e3       	ldi	r21, 0x3F	; 63
    1382:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1386:	88 23       	and	r24, r24
    1388:	2c f4       	brge	.+10     	; 0x1394 <lcd_data+0x2e0>
		__ticks = 1;
    138a:	81 e0       	ldi	r24, 0x01	; 1
    138c:	90 e0       	ldi	r25, 0x00	; 0
    138e:	9a a3       	std	Y+34, r25	; 0x22
    1390:	89 a3       	std	Y+33, r24	; 0x21
    1392:	3f c0       	rjmp	.+126    	; 0x1412 <lcd_data+0x35e>
	else if (__tmp > 65535)
    1394:	6b a1       	ldd	r22, Y+35	; 0x23
    1396:	7c a1       	ldd	r23, Y+36	; 0x24
    1398:	8d a1       	ldd	r24, Y+37	; 0x25
    139a:	9e a1       	ldd	r25, Y+38	; 0x26
    139c:	20 e0       	ldi	r18, 0x00	; 0
    139e:	3f ef       	ldi	r19, 0xFF	; 255
    13a0:	4f e7       	ldi	r20, 0x7F	; 127
    13a2:	57 e4       	ldi	r21, 0x47	; 71
    13a4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    13a8:	18 16       	cp	r1, r24
    13aa:	4c f5       	brge	.+82     	; 0x13fe <lcd_data+0x34a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    13ac:	6f a1       	ldd	r22, Y+39	; 0x27
    13ae:	78 a5       	ldd	r23, Y+40	; 0x28
    13b0:	89 a5       	ldd	r24, Y+41	; 0x29
    13b2:	9a a5       	ldd	r25, Y+42	; 0x2a
    13b4:	20 e0       	ldi	r18, 0x00	; 0
    13b6:	30 e0       	ldi	r19, 0x00	; 0
    13b8:	40 e2       	ldi	r20, 0x20	; 32
    13ba:	51 e4       	ldi	r21, 0x41	; 65
    13bc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13c0:	dc 01       	movw	r26, r24
    13c2:	cb 01       	movw	r24, r22
    13c4:	bc 01       	movw	r22, r24
    13c6:	cd 01       	movw	r24, r26
    13c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13cc:	dc 01       	movw	r26, r24
    13ce:	cb 01       	movw	r24, r22
    13d0:	9a a3       	std	Y+34, r25	; 0x22
    13d2:	89 a3       	std	Y+33, r24	; 0x21
    13d4:	0f c0       	rjmp	.+30     	; 0x13f4 <lcd_data+0x340>
    13d6:	89 e1       	ldi	r24, 0x19	; 25
    13d8:	90 e0       	ldi	r25, 0x00	; 0
    13da:	98 a3       	std	Y+32, r25	; 0x20
    13dc:	8f 8f       	std	Y+31, r24	; 0x1f
    13de:	8f 8d       	ldd	r24, Y+31	; 0x1f
    13e0:	98 a1       	ldd	r25, Y+32	; 0x20
    13e2:	01 97       	sbiw	r24, 0x01	; 1
    13e4:	f1 f7       	brne	.-4      	; 0x13e2 <lcd_data+0x32e>
    13e6:	98 a3       	std	Y+32, r25	; 0x20
    13e8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    13ea:	89 a1       	ldd	r24, Y+33	; 0x21
    13ec:	9a a1       	ldd	r25, Y+34	; 0x22
    13ee:	01 97       	sbiw	r24, 0x01	; 1
    13f0:	9a a3       	std	Y+34, r25	; 0x22
    13f2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    13f4:	89 a1       	ldd	r24, Y+33	; 0x21
    13f6:	9a a1       	ldd	r25, Y+34	; 0x22
    13f8:	00 97       	sbiw	r24, 0x00	; 0
    13fa:	69 f7       	brne	.-38     	; 0x13d6 <lcd_data+0x322>
    13fc:	14 c0       	rjmp	.+40     	; 0x1426 <lcd_data+0x372>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    13fe:	6b a1       	ldd	r22, Y+35	; 0x23
    1400:	7c a1       	ldd	r23, Y+36	; 0x24
    1402:	8d a1       	ldd	r24, Y+37	; 0x25
    1404:	9e a1       	ldd	r25, Y+38	; 0x26
    1406:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    140a:	dc 01       	movw	r26, r24
    140c:	cb 01       	movw	r24, r22
    140e:	9a a3       	std	Y+34, r25	; 0x22
    1410:	89 a3       	std	Y+33, r24	; 0x21
    1412:	89 a1       	ldd	r24, Y+33	; 0x21
    1414:	9a a1       	ldd	r25, Y+34	; 0x22
    1416:	9e 8f       	std	Y+30, r25	; 0x1e
    1418:	8d 8f       	std	Y+29, r24	; 0x1d
    141a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    141c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    141e:	01 97       	sbiw	r24, 0x01	; 1
    1420:	f1 f7       	brne	.-4      	; 0x141e <lcd_data+0x36a>
    1422:	9e 8f       	std	Y+30, r25	; 0x1e
    1424:	8d 8f       	std	Y+29, r24	; 0x1d
     _delay_ms(1);
     SET_BIT(PORTB,3); //LCD _ENABLE
    1426:	a8 e3       	ldi	r26, 0x38	; 56
    1428:	b0 e0       	ldi	r27, 0x00	; 0
    142a:	e8 e3       	ldi	r30, 0x38	; 56
    142c:	f0 e0       	ldi	r31, 0x00	; 0
    142e:	80 81       	ld	r24, Z
    1430:	88 60       	ori	r24, 0x08	; 8
    1432:	8c 93       	st	X, r24
    1434:	80 e0       	ldi	r24, 0x00	; 0
    1436:	90 e0       	ldi	r25, 0x00	; 0
    1438:	a0 e8       	ldi	r26, 0x80	; 128
    143a:	bf e3       	ldi	r27, 0x3F	; 63
    143c:	89 8f       	std	Y+25, r24	; 0x19
    143e:	9a 8f       	std	Y+26, r25	; 0x1a
    1440:	ab 8f       	std	Y+27, r26	; 0x1b
    1442:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1444:	69 8d       	ldd	r22, Y+25	; 0x19
    1446:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1448:	8b 8d       	ldd	r24, Y+27	; 0x1b
    144a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    144c:	20 e0       	ldi	r18, 0x00	; 0
    144e:	30 e0       	ldi	r19, 0x00	; 0
    1450:	4a e7       	ldi	r20, 0x7A	; 122
    1452:	53 e4       	ldi	r21, 0x43	; 67
    1454:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1458:	dc 01       	movw	r26, r24
    145a:	cb 01       	movw	r24, r22
    145c:	8d 8b       	std	Y+21, r24	; 0x15
    145e:	9e 8b       	std	Y+22, r25	; 0x16
    1460:	af 8b       	std	Y+23, r26	; 0x17
    1462:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1464:	6d 89       	ldd	r22, Y+21	; 0x15
    1466:	7e 89       	ldd	r23, Y+22	; 0x16
    1468:	8f 89       	ldd	r24, Y+23	; 0x17
    146a:	98 8d       	ldd	r25, Y+24	; 0x18
    146c:	20 e0       	ldi	r18, 0x00	; 0
    146e:	30 e0       	ldi	r19, 0x00	; 0
    1470:	40 e8       	ldi	r20, 0x80	; 128
    1472:	5f e3       	ldi	r21, 0x3F	; 63
    1474:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1478:	88 23       	and	r24, r24
    147a:	2c f4       	brge	.+10     	; 0x1486 <lcd_data+0x3d2>
		__ticks = 1;
    147c:	81 e0       	ldi	r24, 0x01	; 1
    147e:	90 e0       	ldi	r25, 0x00	; 0
    1480:	9c 8b       	std	Y+20, r25	; 0x14
    1482:	8b 8b       	std	Y+19, r24	; 0x13
    1484:	3f c0       	rjmp	.+126    	; 0x1504 <lcd_data+0x450>
	else if (__tmp > 65535)
    1486:	6d 89       	ldd	r22, Y+21	; 0x15
    1488:	7e 89       	ldd	r23, Y+22	; 0x16
    148a:	8f 89       	ldd	r24, Y+23	; 0x17
    148c:	98 8d       	ldd	r25, Y+24	; 0x18
    148e:	20 e0       	ldi	r18, 0x00	; 0
    1490:	3f ef       	ldi	r19, 0xFF	; 255
    1492:	4f e7       	ldi	r20, 0x7F	; 127
    1494:	57 e4       	ldi	r21, 0x47	; 71
    1496:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    149a:	18 16       	cp	r1, r24
    149c:	4c f5       	brge	.+82     	; 0x14f0 <lcd_data+0x43c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    149e:	69 8d       	ldd	r22, Y+25	; 0x19
    14a0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    14a2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    14a4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    14a6:	20 e0       	ldi	r18, 0x00	; 0
    14a8:	30 e0       	ldi	r19, 0x00	; 0
    14aa:	40 e2       	ldi	r20, 0x20	; 32
    14ac:	51 e4       	ldi	r21, 0x41	; 65
    14ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14b2:	dc 01       	movw	r26, r24
    14b4:	cb 01       	movw	r24, r22
    14b6:	bc 01       	movw	r22, r24
    14b8:	cd 01       	movw	r24, r26
    14ba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14be:	dc 01       	movw	r26, r24
    14c0:	cb 01       	movw	r24, r22
    14c2:	9c 8b       	std	Y+20, r25	; 0x14
    14c4:	8b 8b       	std	Y+19, r24	; 0x13
    14c6:	0f c0       	rjmp	.+30     	; 0x14e6 <lcd_data+0x432>
    14c8:	89 e1       	ldi	r24, 0x19	; 25
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	9a 8b       	std	Y+18, r25	; 0x12
    14ce:	89 8b       	std	Y+17, r24	; 0x11
    14d0:	89 89       	ldd	r24, Y+17	; 0x11
    14d2:	9a 89       	ldd	r25, Y+18	; 0x12
    14d4:	01 97       	sbiw	r24, 0x01	; 1
    14d6:	f1 f7       	brne	.-4      	; 0x14d4 <lcd_data+0x420>
    14d8:	9a 8b       	std	Y+18, r25	; 0x12
    14da:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    14dc:	8b 89       	ldd	r24, Y+19	; 0x13
    14de:	9c 89       	ldd	r25, Y+20	; 0x14
    14e0:	01 97       	sbiw	r24, 0x01	; 1
    14e2:	9c 8b       	std	Y+20, r25	; 0x14
    14e4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14e6:	8b 89       	ldd	r24, Y+19	; 0x13
    14e8:	9c 89       	ldd	r25, Y+20	; 0x14
    14ea:	00 97       	sbiw	r24, 0x00	; 0
    14ec:	69 f7       	brne	.-38     	; 0x14c8 <lcd_data+0x414>
    14ee:	14 c0       	rjmp	.+40     	; 0x1518 <lcd_data+0x464>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14f0:	6d 89       	ldd	r22, Y+21	; 0x15
    14f2:	7e 89       	ldd	r23, Y+22	; 0x16
    14f4:	8f 89       	ldd	r24, Y+23	; 0x17
    14f6:	98 8d       	ldd	r25, Y+24	; 0x18
    14f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14fc:	dc 01       	movw	r26, r24
    14fe:	cb 01       	movw	r24, r22
    1500:	9c 8b       	std	Y+20, r25	; 0x14
    1502:	8b 8b       	std	Y+19, r24	; 0x13
    1504:	8b 89       	ldd	r24, Y+19	; 0x13
    1506:	9c 89       	ldd	r25, Y+20	; 0x14
    1508:	98 8b       	std	Y+16, r25	; 0x10
    150a:	8f 87       	std	Y+15, r24	; 0x0f
    150c:	8f 85       	ldd	r24, Y+15	; 0x0f
    150e:	98 89       	ldd	r25, Y+16	; 0x10
    1510:	01 97       	sbiw	r24, 0x01	; 1
    1512:	f1 f7       	brne	.-4      	; 0x1510 <lcd_data+0x45c>
    1514:	98 8b       	std	Y+16, r25	; 0x10
    1516:	8f 87       	std	Y+15, r24	; 0x0f
      _delay_ms(1);
      CLR_BIT(PORTB,3); //LCD _ENABLE
    1518:	a8 e3       	ldi	r26, 0x38	; 56
    151a:	b0 e0       	ldi	r27, 0x00	; 0
    151c:	e8 e3       	ldi	r30, 0x38	; 56
    151e:	f0 e0       	ldi	r31, 0x00	; 0
    1520:	80 81       	ld	r24, Z
    1522:	87 7f       	andi	r24, 0xF7	; 247
    1524:	8c 93       	st	X, r24
    1526:	80 e0       	ldi	r24, 0x00	; 0
    1528:	90 e0       	ldi	r25, 0x00	; 0
    152a:	a8 ec       	ldi	r26, 0xC8	; 200
    152c:	b2 e4       	ldi	r27, 0x42	; 66
    152e:	8b 87       	std	Y+11, r24	; 0x0b
    1530:	9c 87       	std	Y+12, r25	; 0x0c
    1532:	ad 87       	std	Y+13, r26	; 0x0d
    1534:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1536:	6b 85       	ldd	r22, Y+11	; 0x0b
    1538:	7c 85       	ldd	r23, Y+12	; 0x0c
    153a:	8d 85       	ldd	r24, Y+13	; 0x0d
    153c:	9e 85       	ldd	r25, Y+14	; 0x0e
    153e:	20 e0       	ldi	r18, 0x00	; 0
    1540:	30 e0       	ldi	r19, 0x00	; 0
    1542:	4a e7       	ldi	r20, 0x7A	; 122
    1544:	53 e4       	ldi	r21, 0x43	; 67
    1546:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    154a:	dc 01       	movw	r26, r24
    154c:	cb 01       	movw	r24, r22
    154e:	8f 83       	std	Y+7, r24	; 0x07
    1550:	98 87       	std	Y+8, r25	; 0x08
    1552:	a9 87       	std	Y+9, r26	; 0x09
    1554:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1556:	6f 81       	ldd	r22, Y+7	; 0x07
    1558:	78 85       	ldd	r23, Y+8	; 0x08
    155a:	89 85       	ldd	r24, Y+9	; 0x09
    155c:	9a 85       	ldd	r25, Y+10	; 0x0a
    155e:	20 e0       	ldi	r18, 0x00	; 0
    1560:	30 e0       	ldi	r19, 0x00	; 0
    1562:	40 e8       	ldi	r20, 0x80	; 128
    1564:	5f e3       	ldi	r21, 0x3F	; 63
    1566:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    156a:	88 23       	and	r24, r24
    156c:	2c f4       	brge	.+10     	; 0x1578 <lcd_data+0x4c4>
		__ticks = 1;
    156e:	81 e0       	ldi	r24, 0x01	; 1
    1570:	90 e0       	ldi	r25, 0x00	; 0
    1572:	9e 83       	std	Y+6, r25	; 0x06
    1574:	8d 83       	std	Y+5, r24	; 0x05
    1576:	3f c0       	rjmp	.+126    	; 0x15f6 <lcd_data+0x542>
	else if (__tmp > 65535)
    1578:	6f 81       	ldd	r22, Y+7	; 0x07
    157a:	78 85       	ldd	r23, Y+8	; 0x08
    157c:	89 85       	ldd	r24, Y+9	; 0x09
    157e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1580:	20 e0       	ldi	r18, 0x00	; 0
    1582:	3f ef       	ldi	r19, 0xFF	; 255
    1584:	4f e7       	ldi	r20, 0x7F	; 127
    1586:	57 e4       	ldi	r21, 0x47	; 71
    1588:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    158c:	18 16       	cp	r1, r24
    158e:	4c f5       	brge	.+82     	; 0x15e2 <lcd_data+0x52e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1590:	6b 85       	ldd	r22, Y+11	; 0x0b
    1592:	7c 85       	ldd	r23, Y+12	; 0x0c
    1594:	8d 85       	ldd	r24, Y+13	; 0x0d
    1596:	9e 85       	ldd	r25, Y+14	; 0x0e
    1598:	20 e0       	ldi	r18, 0x00	; 0
    159a:	30 e0       	ldi	r19, 0x00	; 0
    159c:	40 e2       	ldi	r20, 0x20	; 32
    159e:	51 e4       	ldi	r21, 0x41	; 65
    15a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15a4:	dc 01       	movw	r26, r24
    15a6:	cb 01       	movw	r24, r22
    15a8:	bc 01       	movw	r22, r24
    15aa:	cd 01       	movw	r24, r26
    15ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15b0:	dc 01       	movw	r26, r24
    15b2:	cb 01       	movw	r24, r22
    15b4:	9e 83       	std	Y+6, r25	; 0x06
    15b6:	8d 83       	std	Y+5, r24	; 0x05
    15b8:	0f c0       	rjmp	.+30     	; 0x15d8 <lcd_data+0x524>
    15ba:	89 e1       	ldi	r24, 0x19	; 25
    15bc:	90 e0       	ldi	r25, 0x00	; 0
    15be:	9c 83       	std	Y+4, r25	; 0x04
    15c0:	8b 83       	std	Y+3, r24	; 0x03
    15c2:	8b 81       	ldd	r24, Y+3	; 0x03
    15c4:	9c 81       	ldd	r25, Y+4	; 0x04
    15c6:	01 97       	sbiw	r24, 0x01	; 1
    15c8:	f1 f7       	brne	.-4      	; 0x15c6 <lcd_data+0x512>
    15ca:	9c 83       	std	Y+4, r25	; 0x04
    15cc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    15ce:	8d 81       	ldd	r24, Y+5	; 0x05
    15d0:	9e 81       	ldd	r25, Y+6	; 0x06
    15d2:	01 97       	sbiw	r24, 0x01	; 1
    15d4:	9e 83       	std	Y+6, r25	; 0x06
    15d6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    15d8:	8d 81       	ldd	r24, Y+5	; 0x05
    15da:	9e 81       	ldd	r25, Y+6	; 0x06
    15dc:	00 97       	sbiw	r24, 0x00	; 0
    15de:	69 f7       	brne	.-38     	; 0x15ba <lcd_data+0x506>
    15e0:	14 c0       	rjmp	.+40     	; 0x160a <lcd_data+0x556>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    15e2:	6f 81       	ldd	r22, Y+7	; 0x07
    15e4:	78 85       	ldd	r23, Y+8	; 0x08
    15e6:	89 85       	ldd	r24, Y+9	; 0x09
    15e8:	9a 85       	ldd	r25, Y+10	; 0x0a
    15ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15ee:	dc 01       	movw	r26, r24
    15f0:	cb 01       	movw	r24, r22
    15f2:	9e 83       	std	Y+6, r25	; 0x06
    15f4:	8d 83       	std	Y+5, r24	; 0x05
    15f6:	8d 81       	ldd	r24, Y+5	; 0x05
    15f8:	9e 81       	ldd	r25, Y+6	; 0x06
    15fa:	9a 83       	std	Y+2, r25	; 0x02
    15fc:	89 83       	std	Y+1, r24	; 0x01
    15fe:	89 81       	ldd	r24, Y+1	; 0x01
    1600:	9a 81       	ldd	r25, Y+2	; 0x02
    1602:	01 97       	sbiw	r24, 0x01	; 1
    1604:	f1 f7       	brne	.-4      	; 0x1602 <lcd_data+0x54e>
    1606:	9a 83       	std	Y+2, r25	; 0x02
    1608:	89 83       	std	Y+1, r24	; 0x01
      _delay_ms(100);
    }
    160a:	c9 5b       	subi	r28, 0xB9	; 185
    160c:	df 4f       	sbci	r29, 0xFF	; 255
    160e:	0f b6       	in	r0, 0x3f	; 63
    1610:	f8 94       	cli
    1612:	de bf       	out	0x3e, r29	; 62
    1614:	0f be       	out	0x3f, r0	; 63
    1616:	cd bf       	out	0x3d, r28	; 61
    1618:	cf 91       	pop	r28
    161a:	df 91       	pop	r29
    161c:	1f 91       	pop	r17
    161e:	0f 91       	pop	r16
    1620:	08 95       	ret

00001622 <lcd_init>:
 * Function Name: lcd_init
 * Function Returns: void
 * Function Arguments: void
 * Function Description: used to initialize LCD by setting (A4 to A7) as output, set LCD as 4 bit mode, clear screen then set cursor off.
 */
void lcd_init(){
    1622:	df 93       	push	r29
    1624:	cf 93       	push	r28
    1626:	cd b7       	in	r28, 0x3d	; 61
    1628:	de b7       	in	r29, 0x3e	; 62
    162a:	2e 97       	sbiw	r28, 0x0e	; 14
    162c:	0f b6       	in	r0, 0x3f	; 63
    162e:	f8 94       	cli
    1630:	de bf       	out	0x3e, r29	; 62
    1632:	0f be       	out	0x3f, r0	; 63
    1634:	cd bf       	out	0x3d, r28	; 61
    DDRA|=0XF0;       // set D4 TO D7 as output
    1636:	aa e3       	ldi	r26, 0x3A	; 58
    1638:	b0 e0       	ldi	r27, 0x00	; 0
    163a:	ea e3       	ldi	r30, 0x3A	; 58
    163c:	f0 e0       	ldi	r31, 0x00	; 0
    163e:	80 81       	ld	r24, Z
    1640:	80 6f       	ori	r24, 0xF0	; 240
    1642:	8c 93       	st	X, r24
    SET_BIT(DDRB,1); // LCD_RS
    1644:	a7 e3       	ldi	r26, 0x37	; 55
    1646:	b0 e0       	ldi	r27, 0x00	; 0
    1648:	e7 e3       	ldi	r30, 0x37	; 55
    164a:	f0 e0       	ldi	r31, 0x00	; 0
    164c:	80 81       	ld	r24, Z
    164e:	82 60       	ori	r24, 0x02	; 2
    1650:	8c 93       	st	X, r24
    SET_BIT(DDRB,2); // LCD_RW
    1652:	a7 e3       	ldi	r26, 0x37	; 55
    1654:	b0 e0       	ldi	r27, 0x00	; 0
    1656:	e7 e3       	ldi	r30, 0x37	; 55
    1658:	f0 e0       	ldi	r31, 0x00	; 0
    165a:	80 81       	ld	r24, Z
    165c:	84 60       	ori	r24, 0x04	; 4
    165e:	8c 93       	st	X, r24
    SET_BIT(DDRB,3); // LCD_EN
    1660:	a7 e3       	ldi	r26, 0x37	; 55
    1662:	b0 e0       	ldi	r27, 0x00	; 0
    1664:	e7 e3       	ldi	r30, 0x37	; 55
    1666:	f0 e0       	ldi	r31, 0x00	; 0
    1668:	80 81       	ld	r24, Z
    166a:	88 60       	ori	r24, 0x08	; 8
    166c:	8c 93       	st	X, r24
    CLR_BIT(PORTB,3); //LCD _EN
    166e:	a8 e3       	ldi	r26, 0x38	; 56
    1670:	b0 e0       	ldi	r27, 0x00	; 0
    1672:	e8 e3       	ldi	r30, 0x38	; 56
    1674:	f0 e0       	ldi	r31, 0x00	; 0
    1676:	80 81       	ld	r24, Z
    1678:	87 7f       	andi	r24, 0xF7	; 247
    167a:	8c 93       	st	X, r24
    167c:	80 e0       	ldi	r24, 0x00	; 0
    167e:	90 e0       	ldi	r25, 0x00	; 0
    1680:	aa ef       	ldi	r26, 0xFA	; 250
    1682:	b4 e4       	ldi	r27, 0x44	; 68
    1684:	8b 87       	std	Y+11, r24	; 0x0b
    1686:	9c 87       	std	Y+12, r25	; 0x0c
    1688:	ad 87       	std	Y+13, r26	; 0x0d
    168a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    168c:	6b 85       	ldd	r22, Y+11	; 0x0b
    168e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1690:	8d 85       	ldd	r24, Y+13	; 0x0d
    1692:	9e 85       	ldd	r25, Y+14	; 0x0e
    1694:	20 e0       	ldi	r18, 0x00	; 0
    1696:	30 e0       	ldi	r19, 0x00	; 0
    1698:	4a e7       	ldi	r20, 0x7A	; 122
    169a:	53 e4       	ldi	r21, 0x43	; 67
    169c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16a0:	dc 01       	movw	r26, r24
    16a2:	cb 01       	movw	r24, r22
    16a4:	8f 83       	std	Y+7, r24	; 0x07
    16a6:	98 87       	std	Y+8, r25	; 0x08
    16a8:	a9 87       	std	Y+9, r26	; 0x09
    16aa:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    16ac:	6f 81       	ldd	r22, Y+7	; 0x07
    16ae:	78 85       	ldd	r23, Y+8	; 0x08
    16b0:	89 85       	ldd	r24, Y+9	; 0x09
    16b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    16b4:	20 e0       	ldi	r18, 0x00	; 0
    16b6:	30 e0       	ldi	r19, 0x00	; 0
    16b8:	40 e8       	ldi	r20, 0x80	; 128
    16ba:	5f e3       	ldi	r21, 0x3F	; 63
    16bc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    16c0:	88 23       	and	r24, r24
    16c2:	2c f4       	brge	.+10     	; 0x16ce <lcd_init+0xac>
		__ticks = 1;
    16c4:	81 e0       	ldi	r24, 0x01	; 1
    16c6:	90 e0       	ldi	r25, 0x00	; 0
    16c8:	9e 83       	std	Y+6, r25	; 0x06
    16ca:	8d 83       	std	Y+5, r24	; 0x05
    16cc:	3f c0       	rjmp	.+126    	; 0x174c <lcd_init+0x12a>
	else if (__tmp > 65535)
    16ce:	6f 81       	ldd	r22, Y+7	; 0x07
    16d0:	78 85       	ldd	r23, Y+8	; 0x08
    16d2:	89 85       	ldd	r24, Y+9	; 0x09
    16d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    16d6:	20 e0       	ldi	r18, 0x00	; 0
    16d8:	3f ef       	ldi	r19, 0xFF	; 255
    16da:	4f e7       	ldi	r20, 0x7F	; 127
    16dc:	57 e4       	ldi	r21, 0x47	; 71
    16de:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    16e2:	18 16       	cp	r1, r24
    16e4:	4c f5       	brge	.+82     	; 0x1738 <lcd_init+0x116>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16e6:	6b 85       	ldd	r22, Y+11	; 0x0b
    16e8:	7c 85       	ldd	r23, Y+12	; 0x0c
    16ea:	8d 85       	ldd	r24, Y+13	; 0x0d
    16ec:	9e 85       	ldd	r25, Y+14	; 0x0e
    16ee:	20 e0       	ldi	r18, 0x00	; 0
    16f0:	30 e0       	ldi	r19, 0x00	; 0
    16f2:	40 e2       	ldi	r20, 0x20	; 32
    16f4:	51 e4       	ldi	r21, 0x41	; 65
    16f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16fa:	dc 01       	movw	r26, r24
    16fc:	cb 01       	movw	r24, r22
    16fe:	bc 01       	movw	r22, r24
    1700:	cd 01       	movw	r24, r26
    1702:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1706:	dc 01       	movw	r26, r24
    1708:	cb 01       	movw	r24, r22
    170a:	9e 83       	std	Y+6, r25	; 0x06
    170c:	8d 83       	std	Y+5, r24	; 0x05
    170e:	0f c0       	rjmp	.+30     	; 0x172e <lcd_init+0x10c>
    1710:	89 e1       	ldi	r24, 0x19	; 25
    1712:	90 e0       	ldi	r25, 0x00	; 0
    1714:	9c 83       	std	Y+4, r25	; 0x04
    1716:	8b 83       	std	Y+3, r24	; 0x03
    1718:	8b 81       	ldd	r24, Y+3	; 0x03
    171a:	9c 81       	ldd	r25, Y+4	; 0x04
    171c:	01 97       	sbiw	r24, 0x01	; 1
    171e:	f1 f7       	brne	.-4      	; 0x171c <lcd_init+0xfa>
    1720:	9c 83       	std	Y+4, r25	; 0x04
    1722:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1724:	8d 81       	ldd	r24, Y+5	; 0x05
    1726:	9e 81       	ldd	r25, Y+6	; 0x06
    1728:	01 97       	sbiw	r24, 0x01	; 1
    172a:	9e 83       	std	Y+6, r25	; 0x06
    172c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    172e:	8d 81       	ldd	r24, Y+5	; 0x05
    1730:	9e 81       	ldd	r25, Y+6	; 0x06
    1732:	00 97       	sbiw	r24, 0x00	; 0
    1734:	69 f7       	brne	.-38     	; 0x1710 <lcd_init+0xee>
    1736:	14 c0       	rjmp	.+40     	; 0x1760 <lcd_init+0x13e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1738:	6f 81       	ldd	r22, Y+7	; 0x07
    173a:	78 85       	ldd	r23, Y+8	; 0x08
    173c:	89 85       	ldd	r24, Y+9	; 0x09
    173e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1740:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1744:	dc 01       	movw	r26, r24
    1746:	cb 01       	movw	r24, r22
    1748:	9e 83       	std	Y+6, r25	; 0x06
    174a:	8d 83       	std	Y+5, r24	; 0x05
    174c:	8d 81       	ldd	r24, Y+5	; 0x05
    174e:	9e 81       	ldd	r25, Y+6	; 0x06
    1750:	9a 83       	std	Y+2, r25	; 0x02
    1752:	89 83       	std	Y+1, r24	; 0x01
    1754:	89 81       	ldd	r24, Y+1	; 0x01
    1756:	9a 81       	ldd	r25, Y+2	; 0x02
    1758:	01 97       	sbiw	r24, 0x01	; 1
    175a:	f1 f7       	brne	.-4      	; 0x1758 <lcd_init+0x136>
    175c:	9a 83       	std	Y+2, r25	; 0x02
    175e:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2000);

    //set as 4 BIT MODE
   lcd_command(0X33);
    1760:	83 e3       	ldi	r24, 0x33	; 51
    1762:	0e 94 a3 05 	call	0xb46	; 0xb46 <lcd_command>
    lcd_command(0X32);
    1766:	82 e3       	ldi	r24, 0x32	; 50
    1768:	0e 94 a3 05 	call	0xb46	; 0xb46 <lcd_command>
    lcd_command(0X28);
    176c:	88 e2       	ldi	r24, 0x28	; 40
    176e:	0e 94 a3 05 	call	0xb46	; 0xb46 <lcd_command>

   lcd_command(0X02); // set to HOME position
    1772:	82 e0       	ldi	r24, 0x02	; 2
    1774:	0e 94 a3 05 	call	0xb46	; 0xb46 <lcd_command>
    lcd_command(0X01); //CLEAR screen
    1778:	81 e0       	ldi	r24, 0x01	; 1
    177a:	0e 94 a3 05 	call	0xb46	; 0xb46 <lcd_command>
    lcd_command(0X0C); // CURSOR Off
    177e:	8c e0       	ldi	r24, 0x0C	; 12
    1780:	0e 94 a3 05 	call	0xb46	; 0xb46 <lcd_command>
}
    1784:	2e 96       	adiw	r28, 0x0e	; 14
    1786:	0f b6       	in	r0, 0x3f	; 63
    1788:	f8 94       	cli
    178a:	de bf       	out	0x3e, r29	; 62
    178c:	0f be       	out	0x3f, r0	; 63
    178e:	cd bf       	out	0x3d, r28	; 61
    1790:	cf 91       	pop	r28
    1792:	df 91       	pop	r29
    1794:	08 95       	ret

00001796 <lcd_string>:
 * Function Name: lcd_string
 * Function Returns: void
 * Function Arguments: string
 * Function Description: used to get a string and save it in an array and write it on the screen letter by letter by calling (lcd_data) function
 */
void lcd_string(char * ptr){
    1796:	df 93       	push	r29
    1798:	cf 93       	push	r28
    179a:	00 d0       	rcall	.+0      	; 0x179c <lcd_string+0x6>
    179c:	0f 92       	push	r0
    179e:	cd b7       	in	r28, 0x3d	; 61
    17a0:	de b7       	in	r29, 0x3e	; 62
    17a2:	9b 83       	std	Y+3, r25	; 0x03
    17a4:	8a 83       	std	Y+2, r24	; 0x02
    char i =0;
    17a6:	19 82       	std	Y+1, r1	; 0x01
    17a8:	0e c0       	rjmp	.+28     	; 0x17c6 <lcd_string+0x30>
    // passing the letters of the string letter by letter to lcd_data function to write it till end of string (null terminator exist)
    while(ptr[i]!=0){
        lcd_data(ptr[i]);
    17aa:	89 81       	ldd	r24, Y+1	; 0x01
    17ac:	28 2f       	mov	r18, r24
    17ae:	30 e0       	ldi	r19, 0x00	; 0
    17b0:	8a 81       	ldd	r24, Y+2	; 0x02
    17b2:	9b 81       	ldd	r25, Y+3	; 0x03
    17b4:	fc 01       	movw	r30, r24
    17b6:	e2 0f       	add	r30, r18
    17b8:	f3 1f       	adc	r31, r19
    17ba:	80 81       	ld	r24, Z
    17bc:	0e 94 5a 08 	call	0x10b4	; 0x10b4 <lcd_data>
        i++;
    17c0:	89 81       	ldd	r24, Y+1	; 0x01
    17c2:	8f 5f       	subi	r24, 0xFF	; 255
    17c4:	89 83       	std	Y+1, r24	; 0x01
 * Function Description: used to get a string and save it in an array and write it on the screen letter by letter by calling (lcd_data) function
 */
void lcd_string(char * ptr){
    char i =0;
    // passing the letters of the string letter by letter to lcd_data function to write it till end of string (null terminator exist)
    while(ptr[i]!=0){
    17c6:	89 81       	ldd	r24, Y+1	; 0x01
    17c8:	28 2f       	mov	r18, r24
    17ca:	30 e0       	ldi	r19, 0x00	; 0
    17cc:	8a 81       	ldd	r24, Y+2	; 0x02
    17ce:	9b 81       	ldd	r25, Y+3	; 0x03
    17d0:	fc 01       	movw	r30, r24
    17d2:	e2 0f       	add	r30, r18
    17d4:	f3 1f       	adc	r31, r19
    17d6:	80 81       	ld	r24, Z
    17d8:	88 23       	and	r24, r24
    17da:	39 f7       	brne	.-50     	; 0x17aa <lcd_string+0x14>
        lcd_data(ptr[i]);
        i++;
    }
}
    17dc:	0f 90       	pop	r0
    17de:	0f 90       	pop	r0
    17e0:	0f 90       	pop	r0
    17e2:	cf 91       	pop	r28
    17e4:	df 91       	pop	r29
    17e6:	08 95       	ret

000017e8 <lcd_goto>:
 * Function Name: lcd_goto
 * Function Returns: void
 * Function Arguments: 2 char inputs
 * Function Description: used to moving cursor to specific address by getting the row and the column required
 */
void lcd_goto(char row, char col){
    17e8:	df 93       	push	r29
    17ea:	cf 93       	push	r28
    17ec:	00 d0       	rcall	.+0      	; 0x17ee <lcd_goto+0x6>
    17ee:	cd b7       	in	r28, 0x3d	; 61
    17f0:	de b7       	in	r29, 0x3e	; 62
    17f2:	89 83       	std	Y+1, r24	; 0x01
    17f4:	6a 83       	std	Y+2, r22	; 0x02
	// if row =0, the address wil be 0X00 to 0X0F according to the column
    if (row==0){
    17f6:	89 81       	ldd	r24, Y+1	; 0x01
    17f8:	88 23       	and	r24, r24
    17fa:	31 f4       	brne	.+12     	; 0x1808 <lcd_goto+0x20>
        lcd_command(0X80+(0X0F&col));
    17fc:	8a 81       	ldd	r24, Y+2	; 0x02
    17fe:	8f 70       	andi	r24, 0x0F	; 15
    1800:	80 58       	subi	r24, 0x80	; 128
    1802:	0e 94 a3 05 	call	0xb46	; 0xb46 <lcd_command>
    1806:	06 c0       	rjmp	.+12     	; 0x1814 <lcd_goto+0x2c>
    }else lcd_command(0X80+(0X4F&(col+0XF0))); // if row !=0, the address wil be 0X40 to 0X4F according to the column
    1808:	8a 81       	ldd	r24, Y+2	; 0x02
    180a:	80 51       	subi	r24, 0x10	; 16
    180c:	8f 74       	andi	r24, 0x4F	; 79
    180e:	80 58       	subi	r24, 0x80	; 128
    1810:	0e 94 a3 05 	call	0xb46	; 0xb46 <lcd_command>
}
    1814:	0f 90       	pop	r0
    1816:	0f 90       	pop	r0
    1818:	cf 91       	pop	r28
    181a:	df 91       	pop	r29
    181c:	08 95       	ret

0000181e <LCD_intgerToString>:
 * Function Returns: void
 * Function Arguments: int
 * Function Description: used to convert integer input to string
 */
void LCD_intgerToString(int data) // from 500 to "500"
{
    181e:	df 93       	push	r29
    1820:	cf 93       	push	r28
    1822:	cd b7       	in	r28, 0x3d	; 61
    1824:	de b7       	in	r29, 0x3e	; 62
    1826:	62 97       	sbiw	r28, 0x12	; 18
    1828:	0f b6       	in	r0, 0x3f	; 63
    182a:	f8 94       	cli
    182c:	de bf       	out	0x3e, r29	; 62
    182e:	0f be       	out	0x3f, r0	; 63
    1830:	cd bf       	out	0x3d, r28	; 61
    1832:	9a 8b       	std	Y+18, r25	; 0x12
    1834:	89 8b       	std	Y+17, r24	; 0x11
   char buff[16]; /* String to hold the ascii result */
   itoa(data,buff,10); /* 10 for decimal */
    1836:	89 89       	ldd	r24, Y+17	; 0x11
    1838:	9a 89       	ldd	r25, Y+18	; 0x12
    183a:	9e 01       	movw	r18, r28
    183c:	2f 5f       	subi	r18, 0xFF	; 255
    183e:	3f 4f       	sbci	r19, 0xFF	; 255
    1840:	b9 01       	movw	r22, r18
    1842:	4a e0       	ldi	r20, 0x0A	; 10
    1844:	50 e0       	ldi	r21, 0x00	; 0
    1846:	0e 94 c2 10 	call	0x2184	; 0x2184 <itoa>
   lcd_string(buff);
    184a:	ce 01       	movw	r24, r28
    184c:	01 96       	adiw	r24, 0x01	; 1
    184e:	0e 94 cb 0b 	call	0x1796	; 0x1796 <lcd_string>
}
    1852:	62 96       	adiw	r28, 0x12	; 18
    1854:	0f b6       	in	r0, 0x3f	; 63
    1856:	f8 94       	cli
    1858:	de bf       	out	0x3e, r29	; 62
    185a:	0f be       	out	0x3f, r0	; 63
    185c:	cd bf       	out	0x3d, r28	; 61
    185e:	cf 91       	pop	r28
    1860:	df 91       	pop	r29
    1862:	08 95       	ret

00001864 <lcd_clear>:
 * Function Name: lcd_clear
 * Function Returns: void
 * Function Arguments: void
 * Function Description: used to call the lcd_command function to execute clear screen command
 */
void lcd_clear(){
    1864:	df 93       	push	r29
    1866:	cf 93       	push	r28
    1868:	cd b7       	in	r28, 0x3d	; 61
    186a:	de b7       	in	r29, 0x3e	; 62
    lcd_command(0X01);
    186c:	81 e0       	ldi	r24, 0x01	; 1
    186e:	0e 94 a3 05 	call	0xb46	; 0xb46 <lcd_command>
}
    1872:	cf 91       	pop	r28
    1874:	df 91       	pop	r29
    1876:	08 95       	ret

00001878 <__vector_1>:
int S1=0, S2=0, S3=0, S4=0;
int flag1=0, flag2=0, flag3=0, flag4=0, flag5=0, FLAG6=0;
int slot = 4;

// interrupt service routine executed when pushbutton is activated
ISR(INT0_vect){
    1878:	1f 92       	push	r1
    187a:	0f 92       	push	r0
    187c:	0f b6       	in	r0, 0x3f	; 63
    187e:	0f 92       	push	r0
    1880:	11 24       	eor	r1, r1
    1882:	8f 93       	push	r24
    1884:	9f 93       	push	r25
    1886:	df 93       	push	r29
    1888:	cf 93       	push	r28
    188a:	cd b7       	in	r28, 0x3d	; 61
    188c:	de b7       	in	r29, 0x3e	; 62
	flag5=1;
    188e:	81 e0       	ldi	r24, 0x01	; 1
    1890:	90 e0       	ldi	r25, 0x00	; 0
    1892:	90 93 e1 00 	sts	0x00E1, r25
    1896:	80 93 e0 00 	sts	0x00E0, r24

}
    189a:	cf 91       	pop	r28
    189c:	df 91       	pop	r29
    189e:	9f 91       	pop	r25
    18a0:	8f 91       	pop	r24
    18a2:	0f 90       	pop	r0
    18a4:	0f be       	out	0x3f, r0	; 63
    18a6:	0f 90       	pop	r0
    18a8:	1f 90       	pop	r1
    18aa:	18 95       	reti

000018ac <main>:

int main(){
    18ac:	df 93       	push	r29
    18ae:	cf 93       	push	r28
    18b0:	00 d0       	rcall	.+0      	; 0x18b2 <main+0x6>
    18b2:	cd b7       	in	r28, 0x3d	; 61
    18b4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,7); // enable global interrupt
    18b6:	af e5       	ldi	r26, 0x5F	; 95
    18b8:	b0 e0       	ldi	r27, 0x00	; 0
    18ba:	ef e5       	ldi	r30, 0x5F	; 95
    18bc:	f0 e0       	ldi	r31, 0x00	; 0
    18be:	80 81       	ld	r24, Z
    18c0:	80 68       	ori	r24, 0x80	; 128
    18c2:	8c 93       	st	X, r24
	SET_BIT(GICR,6); // enable modular interrupt, external pin interrupt (INT0)
    18c4:	ab e5       	ldi	r26, 0x5B	; 91
    18c6:	b0 e0       	ldi	r27, 0x00	; 0
    18c8:	eb e5       	ldi	r30, 0x5B	; 91
    18ca:	f0 e0       	ldi	r31, 0x00	; 0
    18cc:	80 81       	ld	r24, Z
    18ce:	80 64       	ori	r24, 0x40	; 64
    18d0:	8c 93       	st	X, r24
	// these bits define the level or edge on the external INT0 pin that activate the interrupt
	CLR_BIT(MCUCR,0); // falling edge of INT0 generates interrupt request
    18d2:	a5 e5       	ldi	r26, 0x55	; 85
    18d4:	b0 e0       	ldi	r27, 0x00	; 0
    18d6:	e5 e5       	ldi	r30, 0x55	; 85
    18d8:	f0 e0       	ldi	r31, 0x00	; 0
    18da:	80 81       	ld	r24, Z
    18dc:	8e 7f       	andi	r24, 0xFE	; 254
    18de:	8c 93       	st	X, r24
	SET_BIT(MCUCR,1);
    18e0:	a5 e5       	ldi	r26, 0x55	; 85
    18e2:	b0 e0       	ldi	r27, 0x00	; 0
    18e4:	e5 e5       	ldi	r30, 0x55	; 85
    18e6:	f0 e0       	ldi	r31, 0x00	; 0
    18e8:	80 81       	ld	r24, Z
    18ea:	82 60       	ori	r24, 0x02	; 2
    18ec:	8c 93       	st	X, r24

//entrance sensors direction as inputs
	CLR_BIT(DDRC,0);
    18ee:	a4 e3       	ldi	r26, 0x34	; 52
    18f0:	b0 e0       	ldi	r27, 0x00	; 0
    18f2:	e4 e3       	ldi	r30, 0x34	; 52
    18f4:	f0 e0       	ldi	r31, 0x00	; 0
    18f6:	80 81       	ld	r24, Z
    18f8:	8e 7f       	andi	r24, 0xFE	; 254
    18fa:	8c 93       	st	X, r24
	CLR_BIT(DDRC,1);
    18fc:	a4 e3       	ldi	r26, 0x34	; 52
    18fe:	b0 e0       	ldi	r27, 0x00	; 0
    1900:	e4 e3       	ldi	r30, 0x34	; 52
    1902:	f0 e0       	ldi	r31, 0x00	; 0
    1904:	80 81       	ld	r24, Z
    1906:	8d 7f       	andi	r24, 0xFD	; 253
    1908:	8c 93       	st	X, r24
//slots sensors direction as inputs
	CLR_BIT(DDRB,4);
    190a:	a7 e3       	ldi	r26, 0x37	; 55
    190c:	b0 e0       	ldi	r27, 0x00	; 0
    190e:	e7 e3       	ldi	r30, 0x37	; 55
    1910:	f0 e0       	ldi	r31, 0x00	; 0
    1912:	80 81       	ld	r24, Z
    1914:	8f 7e       	andi	r24, 0xEF	; 239
    1916:	8c 93       	st	X, r24
	CLR_BIT(DDRB,5);
    1918:	a7 e3       	ldi	r26, 0x37	; 55
    191a:	b0 e0       	ldi	r27, 0x00	; 0
    191c:	e7 e3       	ldi	r30, 0x37	; 55
    191e:	f0 e0       	ldi	r31, 0x00	; 0
    1920:	80 81       	ld	r24, Z
    1922:	8f 7d       	andi	r24, 0xDF	; 223
    1924:	8c 93       	st	X, r24
	CLR_BIT(DDRB,6);
    1926:	a7 e3       	ldi	r26, 0x37	; 55
    1928:	b0 e0       	ldi	r27, 0x00	; 0
    192a:	e7 e3       	ldi	r30, 0x37	; 55
    192c:	f0 e0       	ldi	r31, 0x00	; 0
    192e:	80 81       	ld	r24, Z
    1930:	8f 7b       	andi	r24, 0xBF	; 191
    1932:	8c 93       	st	X, r24
	CLR_BIT(DDRB,7);
    1934:	a7 e3       	ldi	r26, 0x37	; 55
    1936:	b0 e0       	ldi	r27, 0x00	; 0
    1938:	e7 e3       	ldi	r30, 0x37	; 55
    193a:	f0 e0       	ldi	r31, 0x00	; 0
    193c:	80 81       	ld	r24, Z
    193e:	8f 77       	andi	r24, 0x7F	; 127
    1940:	8c 93       	st	X, r24
//exit sensors direction as inputs
	CLR_BIT(DDRC,3);
    1942:	a4 e3       	ldi	r26, 0x34	; 52
    1944:	b0 e0       	ldi	r27, 0x00	; 0
    1946:	e4 e3       	ldi	r30, 0x34	; 52
    1948:	f0 e0       	ldi	r31, 0x00	; 0
    194a:	80 81       	ld	r24, Z
    194c:	87 7f       	andi	r24, 0xF7	; 247
    194e:	8c 93       	st	X, r24
	CLR_BIT(DDRC,4);
    1950:	a4 e3       	ldi	r26, 0x34	; 52
    1952:	b0 e0       	ldi	r27, 0x00	; 0
    1954:	e4 e3       	ldi	r30, 0x34	; 52
    1956:	f0 e0       	ldi	r31, 0x00	; 0
    1958:	80 81       	ld	r24, Z
    195a:	8f 7e       	andi	r24, 0xEF	; 239
    195c:	8c 93       	st	X, r24
//slots led direction as outputs
	SET_BIT(DDRD,0);
    195e:	a1 e3       	ldi	r26, 0x31	; 49
    1960:	b0 e0       	ldi	r27, 0x00	; 0
    1962:	e1 e3       	ldi	r30, 0x31	; 49
    1964:	f0 e0       	ldi	r31, 0x00	; 0
    1966:	80 81       	ld	r24, Z
    1968:	81 60       	ori	r24, 0x01	; 1
    196a:	8c 93       	st	X, r24
	SET_BIT(DDRC,2);
    196c:	a4 e3       	ldi	r26, 0x34	; 52
    196e:	b0 e0       	ldi	r27, 0x00	; 0
    1970:	e4 e3       	ldi	r30, 0x34	; 52
    1972:	f0 e0       	ldi	r31, 0x00	; 0
    1974:	80 81       	ld	r24, Z
    1976:	84 60       	ori	r24, 0x04	; 4
    1978:	8c 93       	st	X, r24
	SET_BIT(DDRC,7);
    197a:	a4 e3       	ldi	r26, 0x34	; 52
    197c:	b0 e0       	ldi	r27, 0x00	; 0
    197e:	e4 e3       	ldi	r30, 0x34	; 52
    1980:	f0 e0       	ldi	r31, 0x00	; 0
    1982:	80 81       	ld	r24, Z
    1984:	80 68       	ori	r24, 0x80	; 128
    1986:	8c 93       	st	X, r24
	SET_BIT(DDRD,3);
    1988:	a1 e3       	ldi	r26, 0x31	; 49
    198a:	b0 e0       	ldi	r27, 0x00	; 0
    198c:	e1 e3       	ldi	r30, 0x31	; 49
    198e:	f0 e0       	ldi	r31, 0x00	; 0
    1990:	80 81       	ld	r24, Z
    1992:	88 60       	ori	r24, 0x08	; 8
    1994:	8c 93       	st	X, r24
// BUTTON direction as input
	CLR_BIT(DDRD,2);
    1996:	a1 e3       	ldi	r26, 0x31	; 49
    1998:	b0 e0       	ldi	r27, 0x00	; 0
    199a:	e1 e3       	ldi	r30, 0x31	; 49
    199c:	f0 e0       	ldi	r31, 0x00	; 0
    199e:	80 81       	ld	r24, Z
    19a0:	8b 7f       	andi	r24, 0xFB	; 251
    19a2:	8c 93       	st	X, r24
//BUZZER direction as output
	SET_BIT(DDRA,3);
    19a4:	aa e3       	ldi	r26, 0x3A	; 58
    19a6:	b0 e0       	ldi	r27, 0x00	; 0
    19a8:	ea e3       	ldi	r30, 0x3A	; 58
    19aa:	f0 e0       	ldi	r31, 0x00	; 0
    19ac:	80 81       	ld	r24, Z
    19ae:	88 60       	ori	r24, 0x08	; 8
    19b0:	8c 93       	st	X, r24

	// activate mode (14) which is (FAST PWM) mode with top is ICR1 (input capture register)
	SET_BIT(TCCR1A,1); //WGM11
    19b2:	af e4       	ldi	r26, 0x4F	; 79
    19b4:	b0 e0       	ldi	r27, 0x00	; 0
    19b6:	ef e4       	ldi	r30, 0x4F	; 79
    19b8:	f0 e0       	ldi	r31, 0x00	; 0
    19ba:	80 81       	ld	r24, Z
    19bc:	82 60       	ori	r24, 0x02	; 2
    19be:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,3); //WGM12
    19c0:	ae e4       	ldi	r26, 0x4E	; 78
    19c2:	b0 e0       	ldi	r27, 0x00	; 0
    19c4:	ee e4       	ldi	r30, 0x4E	; 78
    19c6:	f0 e0       	ldi	r31, 0x00	; 0
    19c8:	80 81       	ld	r24, Z
    19ca:	88 60       	ori	r24, 0x08	; 8
    19cc:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,4); //WGM13
    19ce:	ae e4       	ldi	r26, 0x4E	; 78
    19d0:	b0 e0       	ldi	r27, 0x00	; 0
    19d2:	ee e4       	ldi	r30, 0x4E	; 78
    19d4:	f0 e0       	ldi	r31, 0x00	; 0
    19d6:	80 81       	ld	r24, Z
    19d8:	80 61       	ori	r24, 0x10	; 16
    19da:	8c 93       	st	X, r24

	// activate prescaler 8
	SET_BIT(TCCR1B,1); //CS11
    19dc:	ae e4       	ldi	r26, 0x4E	; 78
    19de:	b0 e0       	ldi	r27, 0x00	; 0
    19e0:	ee e4       	ldi	r30, 0x4E	; 78
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	80 81       	ld	r24, Z
    19e6:	82 60       	ori	r24, 0x02	; 2
    19e8:	8c 93       	st	X, r24

	// clear OC1A and OC1B on compare match with non-inverting mode
	SET_BIT(TCCR1A,5); // COM1B1
    19ea:	af e4       	ldi	r26, 0x4F	; 79
    19ec:	b0 e0       	ldi	r27, 0x00	; 0
    19ee:	ef e4       	ldi	r30, 0x4F	; 79
    19f0:	f0 e0       	ldi	r31, 0x00	; 0
    19f2:	80 81       	ld	r24, Z
    19f4:	80 62       	ori	r24, 0x20	; 32
    19f6:	8c 93       	st	X, r24
	SET_BIT(TCCR1A,7); // COM1A1
    19f8:	af e4       	ldi	r26, 0x4F	; 79
    19fa:	b0 e0       	ldi	r27, 0x00	; 0
    19fc:	ef e4       	ldi	r30, 0x4F	; 79
    19fe:	f0 e0       	ldi	r31, 0x00	; 0
    1a00:	80 81       	ld	r24, Z
    1a02:	80 68       	ori	r24, 0x80	; 128
    1a04:	8c 93       	st	X, r24

	// set the top value in the input capture register
	ICR1=39999; // get this value from the equation ( 50hz = 16Mhz / 8(1+TOP) ) to be stored in the input capture register as the top value
    1a06:	e6 e4       	ldi	r30, 0x46	; 70
    1a08:	f0 e0       	ldi	r31, 0x00	; 0
    1a0a:	8f e3       	ldi	r24, 0x3F	; 63
    1a0c:	9c e9       	ldi	r25, 0x9C	; 156
    1a0e:	91 83       	std	Z+1, r25	; 0x01
    1a10:	80 83       	st	Z, r24

	TCNT1=0; // clear the timer register at the beginning
    1a12:	ec e4       	ldi	r30, 0x4C	; 76
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	11 82       	std	Z+1, r1	; 0x01
    1a18:	10 82       	st	Z, r1

	// set the pin direction as outputs for both motors
	SET_BIT(DDRD,5); // OC1A ( output compare register 1A)
    1a1a:	a1 e3       	ldi	r26, 0x31	; 49
    1a1c:	b0 e0       	ldi	r27, 0x00	; 0
    1a1e:	e1 e3       	ldi	r30, 0x31	; 49
    1a20:	f0 e0       	ldi	r31, 0x00	; 0
    1a22:	80 81       	ld	r24, Z
    1a24:	80 62       	ori	r24, 0x20	; 32
    1a26:	8c 93       	st	X, r24
	SET_BIT(DDRD,4); // OC1B ( output compare register 1B)
    1a28:	a1 e3       	ldi	r26, 0x31	; 49
    1a2a:	b0 e0       	ldi	r27, 0x00	; 0
    1a2c:	e1 e3       	ldi	r30, 0x31	; 49
    1a2e:	f0 e0       	ldi	r31, 0x00	; 0
    1a30:	80 81       	ld	r24, Z
    1a32:	80 61       	ori	r24, 0x10	; 16
    1a34:	8c 93       	st	X, r24
	//  to get servo at zero degree position @ 1.5 millisecond --> 1.5 millisecond / 0.5 microsecond = 3000
	//  to get servo at 90 degree position @ 2 millisecond --> 2 millisecond / 0.5 microsecond = 4000
	*/

	// set the motors initially at angle 0
	OCR1A=3000;//0 degree
    1a36:	ea e4       	ldi	r30, 0x4A	; 74
    1a38:	f0 e0       	ldi	r31, 0x00	; 0
    1a3a:	88 eb       	ldi	r24, 0xB8	; 184
    1a3c:	9b e0       	ldi	r25, 0x0B	; 11
    1a3e:	91 83       	std	Z+1, r25	; 0x01
    1a40:	80 83       	st	Z, r24
	OCR1B=3000;//0 degree
    1a42:	e8 e4       	ldi	r30, 0x48	; 72
    1a44:	f0 e0       	ldi	r31, 0x00	; 0
    1a46:	88 eb       	ldi	r24, 0xB8	; 184
    1a48:	9b e0       	ldi	r25, 0x0B	; 11
    1a4a:	91 83       	std	Z+1, r25	; 0x01
    1a4c:	80 83       	st	Z, r24

	Read_Sensor(); // calling function to check status of slots sensors
    1a4e:	0e 94 ad 0f 	call	0x1f5a	; 0x1f5a <Read_Sensor>
	int total = S1+S2+S3+S4; // adding the values of s1, s2, s3 and s4 to get the total
    1a52:	20 91 d0 00 	lds	r18, 0x00D0
    1a56:	30 91 d1 00 	lds	r19, 0x00D1
    1a5a:	80 91 d2 00 	lds	r24, 0x00D2
    1a5e:	90 91 d3 00 	lds	r25, 0x00D3
    1a62:	28 0f       	add	r18, r24
    1a64:	39 1f       	adc	r19, r25
    1a66:	80 91 d4 00 	lds	r24, 0x00D4
    1a6a:	90 91 d5 00 	lds	r25, 0x00D5
    1a6e:	28 0f       	add	r18, r24
    1a70:	39 1f       	adc	r19, r25
    1a72:	80 91 d6 00 	lds	r24, 0x00D6
    1a76:	90 91 d7 00 	lds	r25, 0x00D7
    1a7a:	82 0f       	add	r24, r18
    1a7c:	93 1f       	adc	r25, r19
    1a7e:	9a 83       	std	Y+2, r25	; 0x02
    1a80:	89 83       	std	Y+1, r24	; 0x01
	slot = slot-total; // get the number of free slots
    1a82:	20 91 cd 00 	lds	r18, 0x00CD
    1a86:	30 91 ce 00 	lds	r19, 0x00CE
    1a8a:	89 81       	ldd	r24, Y+1	; 0x01
    1a8c:	9a 81       	ldd	r25, Y+2	; 0x02
    1a8e:	a9 01       	movw	r20, r18
    1a90:	48 1b       	sub	r20, r24
    1a92:	59 0b       	sbc	r21, r25
    1a94:	ca 01       	movw	r24, r20
    1a96:	90 93 ce 00 	sts	0x00CE, r25
    1a9a:	80 93 cd 00 	sts	0x00CD, r24

	lcd_init(); // initialize the LCD
    1a9e:	0e 94 11 0b 	call	0x1622	; 0x1622 <lcd_init>
	lcd_goto(0,0); // move the cursor to address of row 0 and column 0
    1aa2:	80 e0       	ldi	r24, 0x00	; 0
    1aa4:	60 e0       	ldi	r22, 0x00	; 0
    1aa6:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <lcd_goto>
	lcd_string("welcome"); // write the string on LCD
    1aaa:	80 e6       	ldi	r24, 0x60	; 96
    1aac:	90 e0       	ldi	r25, 0x00	; 0
    1aae:	0e 94 cb 0b 	call	0x1796	; 0x1796 <lcd_string>
	delay(1); // calling the delay function to delay 1 second
    1ab2:	81 e0       	ldi	r24, 0x01	; 1
    1ab4:	90 e0       	ldi	r25, 0x00	; 0
    1ab6:	0e 94 05 10 	call	0x200a	; 0x200a <delay>
	lcd_clear(); //clear the screen
    1aba:	0e 94 32 0c 	call	0x1864	; 0x1864 <lcd_clear>

	flag5=0; // set flag5 initially equal 0
    1abe:	10 92 e1 00 	sts	0x00E1, r1
    1ac2:	10 92 e0 00 	sts	0x00E0, r1

	while(1){
		Read_Sensor(); // calling function to check status of slots sensors
    1ac6:	0e 94 ad 0f 	call	0x1f5a	; 0x1f5a <Read_Sensor>
/************************************************************************************************************************/
		lcd_goto(0,0); // move the cursor to address of row 0 and column 0
    1aca:	80 e0       	ldi	r24, 0x00	; 0
    1acc:	60 e0       	ldi	r22, 0x00	; 0
    1ace:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <lcd_goto>
		lcd_string("free slots:  "); // write the string on LCD
    1ad2:	88 e6       	ldi	r24, 0x68	; 104
    1ad4:	90 e0       	ldi	r25, 0x00	; 0
    1ad6:	0e 94 cb 0b 	call	0x1796	; 0x1796 <lcd_string>
		LCD_intgerToString(slot); // write the equivalent value of variable (slot) on the screen
    1ada:	80 91 cd 00 	lds	r24, 0x00CD
    1ade:	90 91 ce 00 	lds	r25, 0x00CE
    1ae2:	0e 94 0f 0c 	call	0x181e	; 0x181e <LCD_intgerToString>

		lcd_goto(1,0); // move the cursor to address of row 1 and column 0
    1ae6:	81 e0       	ldi	r24, 0x01	; 1
    1ae8:	60 e0       	ldi	r22, 0x00	; 0
    1aea:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <lcd_goto>
		// condition that check if s1==1 (sensor 1 read an obstacle) and the flag5 ==1 (button is pressed using interrupt)
		if(S1==1 && flag5==1){
    1aee:	80 91 d0 00 	lds	r24, 0x00D0
    1af2:	90 91 d1 00 	lds	r25, 0x00D1
    1af6:	81 30       	cpi	r24, 0x01	; 1
    1af8:	91 05       	cpc	r25, r1
    1afa:	c9 f4       	brne	.+50     	; 0x1b2e <main+0x282>
    1afc:	80 91 e0 00 	lds	r24, 0x00E0
    1b00:	90 91 e1 00 	lds	r25, 0x00E1
    1b04:	81 30       	cpi	r24, 0x01	; 1
    1b06:	91 05       	cpc	r25, r1
    1b08:	91 f4       	brne	.+36     	; 0x1b2e <main+0x282>
			lcd_string("S1:F");
    1b0a:	86 e7       	ldi	r24, 0x76	; 118
    1b0c:	90 e0       	ldi	r25, 0x00	; 0
    1b0e:	0e 94 cb 0b 	call	0x1796	; 0x1796 <lcd_string>
			SET_BIT(PORTD,0); //turn on the S1 LED
    1b12:	a2 e3       	ldi	r26, 0x32	; 50
    1b14:	b0 e0       	ldi	r27, 0x00	; 0
    1b16:	e2 e3       	ldi	r30, 0x32	; 50
    1b18:	f0 e0       	ldi	r31, 0x00	; 0
    1b1a:	80 81       	ld	r24, Z
    1b1c:	81 60       	ori	r24, 0x01	; 1
    1b1e:	8c 93       	st	X, r24
			FLAG6=1;
    1b20:	81 e0       	ldi	r24, 0x01	; 1
    1b22:	90 e0       	ldi	r25, 0x00	; 0
    1b24:	90 93 e3 00 	sts	0x00E3, r25
    1b28:	80 93 e2 00 	sts	0x00E2, r24
    1b2c:	32 c0       	rjmp	.+100    	; 0x1b92 <main+0x2e6>

		}
		// condition that check if s1==1 (slot sensor 1 read an obstacle) and the flag5 ==0 (button is not pressed)
		else if(S1==1 && flag5==0){
    1b2e:	80 91 d0 00 	lds	r24, 0x00D0
    1b32:	90 91 d1 00 	lds	r25, 0x00D1
    1b36:	81 30       	cpi	r24, 0x01	; 1
    1b38:	91 05       	cpc	r25, r1
    1b3a:	c9 f4       	brne	.+50     	; 0x1b6e <main+0x2c2>
    1b3c:	80 91 e0 00 	lds	r24, 0x00E0
    1b40:	90 91 e1 00 	lds	r25, 0x00E1
    1b44:	00 97       	sbiw	r24, 0x00	; 0
    1b46:	99 f4       	brne	.+38     	; 0x1b6e <main+0x2c2>
			lcd_string("S1:X");
    1b48:	8b e7       	ldi	r24, 0x7B	; 123
    1b4a:	90 e0       	ldi	r25, 0x00	; 0
    1b4c:	0e 94 cb 0b 	call	0x1796	; 0x1796 <lcd_string>
			CLR_BIT(PORTD,0); //turn off the S1 LED
    1b50:	a2 e3       	ldi	r26, 0x32	; 50
    1b52:	b0 e0       	ldi	r27, 0x00	; 0
    1b54:	e2 e3       	ldi	r30, 0x32	; 50
    1b56:	f0 e0       	ldi	r31, 0x00	; 0
    1b58:	80 81       	ld	r24, Z
    1b5a:	8e 7f       	andi	r24, 0xFE	; 254
    1b5c:	8c 93       	st	X, r24
			SET_BIT(PORTA,3); // turn on the buzzer
    1b5e:	ab e3       	ldi	r26, 0x3B	; 59
    1b60:	b0 e0       	ldi	r27, 0x00	; 0
    1b62:	eb e3       	ldi	r30, 0x3B	; 59
    1b64:	f0 e0       	ldi	r31, 0x00	; 0
    1b66:	80 81       	ld	r24, Z
    1b68:	88 60       	ori	r24, 0x08	; 8
    1b6a:	8c 93       	st	X, r24
    1b6c:	12 c0       	rjmp	.+36     	; 0x1b92 <main+0x2e6>
		}
		// otherwise the previous conditions
		else{
			lcd_string("S1:E");
    1b6e:	80 e8       	ldi	r24, 0x80	; 128
    1b70:	90 e0       	ldi	r25, 0x00	; 0
    1b72:	0e 94 cb 0b 	call	0x1796	; 0x1796 <lcd_string>
			CLR_BIT(PORTD,0); //turn off the S1 LED
    1b76:	a2 e3       	ldi	r26, 0x32	; 50
    1b78:	b0 e0       	ldi	r27, 0x00	; 0
    1b7a:	e2 e3       	ldi	r30, 0x32	; 50
    1b7c:	f0 e0       	ldi	r31, 0x00	; 0
    1b7e:	80 81       	ld	r24, Z
    1b80:	8e 7f       	andi	r24, 0xFE	; 254
    1b82:	8c 93       	st	X, r24
			CLR_BIT(PORTA,3); //turn off the buzzer
    1b84:	ab e3       	ldi	r26, 0x3B	; 59
    1b86:	b0 e0       	ldi	r27, 0x00	; 0
    1b88:	eb e3       	ldi	r30, 0x3B	; 59
    1b8a:	f0 e0       	ldi	r31, 0x00	; 0
    1b8c:	80 81       	ld	r24, Z
    1b8e:	87 7f       	andi	r24, 0xF7	; 247
    1b90:	8c 93       	st	X, r24

		}
		// condition that check if s1==0 (slot sensor 1 doesn't read an obstacle anymore), the flag5 ==1 (button is pressed) and FLAG6==1 to reset the flags
		if(S1==0 && FLAG6==1 && flag5==1){
    1b92:	80 91 d0 00 	lds	r24, 0x00D0
    1b96:	90 91 d1 00 	lds	r25, 0x00D1
    1b9a:	00 97       	sbiw	r24, 0x00	; 0
    1b9c:	b1 f4       	brne	.+44     	; 0x1bca <main+0x31e>
    1b9e:	80 91 e2 00 	lds	r24, 0x00E2
    1ba2:	90 91 e3 00 	lds	r25, 0x00E3
    1ba6:	81 30       	cpi	r24, 0x01	; 1
    1ba8:	91 05       	cpc	r25, r1
    1baa:	79 f4       	brne	.+30     	; 0x1bca <main+0x31e>
    1bac:	80 91 e0 00 	lds	r24, 0x00E0
    1bb0:	90 91 e1 00 	lds	r25, 0x00E1
    1bb4:	81 30       	cpi	r24, 0x01	; 1
    1bb6:	91 05       	cpc	r25, r1
    1bb8:	41 f4       	brne	.+16     	; 0x1bca <main+0x31e>
					flag5=0;
    1bba:	10 92 e1 00 	sts	0x00E1, r1
    1bbe:	10 92 e0 00 	sts	0x00E0, r1
					FLAG6=0;
    1bc2:	10 92 e3 00 	sts	0x00E3, r1
    1bc6:	10 92 e2 00 	sts	0x00E2, r1
		}

		lcd_goto(1,4); // move the cursor to address of row 1 and column 4
    1bca:	81 e0       	ldi	r24, 0x01	; 1
    1bcc:	64 e0       	ldi	r22, 0x04	; 4
    1bce:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <lcd_goto>
		// condition that check if s2==1 (slot sensor 2 read an obstacle)
		if(S2==1){
    1bd2:	80 91 d2 00 	lds	r24, 0x00D2
    1bd6:	90 91 d3 00 	lds	r25, 0x00D3
    1bda:	81 30       	cpi	r24, 0x01	; 1
    1bdc:	91 05       	cpc	r25, r1
    1bde:	b9 f4       	brne	.+46     	; 0x1c0e <main+0x362>
			lcd_string("S2:F");
    1be0:	85 e8       	ldi	r24, 0x85	; 133
    1be2:	90 e0       	ldi	r25, 0x00	; 0
    1be4:	0e 94 cb 0b 	call	0x1796	; 0x1796 <lcd_string>
			SET_BIT(PORTC,2); //turn on the S2 LED
    1be8:	a5 e3       	ldi	r26, 0x35	; 53
    1bea:	b0 e0       	ldi	r27, 0x00	; 0
    1bec:	e5 e3       	ldi	r30, 0x35	; 53
    1bee:	f0 e0       	ldi	r31, 0x00	; 0
    1bf0:	80 81       	ld	r24, Z
    1bf2:	84 60       	ori	r24, 0x04	; 4
    1bf4:	8c 93       	st	X, r24
			// condition to check if flag5==1 (button is pressed) the flag will be reset
			if (flag5==1){
    1bf6:	80 91 e0 00 	lds	r24, 0x00E0
    1bfa:	90 91 e1 00 	lds	r25, 0x00E1
    1bfe:	81 30       	cpi	r24, 0x01	; 1
    1c00:	91 05       	cpc	r25, r1
    1c02:	81 f4       	brne	.+32     	; 0x1c24 <main+0x378>
				flag5=0;
    1c04:	10 92 e1 00 	sts	0x00E1, r1
    1c08:	10 92 e0 00 	sts	0x00E0, r1
    1c0c:	0b c0       	rjmp	.+22     	; 0x1c24 <main+0x378>
			}
		}
		// otherwise the previous conditions
		else{
			lcd_string("S2:E");
    1c0e:	8a e8       	ldi	r24, 0x8A	; 138
    1c10:	90 e0       	ldi	r25, 0x00	; 0
    1c12:	0e 94 cb 0b 	call	0x1796	; 0x1796 <lcd_string>
			CLR_BIT(PORTC,2); //turn off the S2 LED
    1c16:	a5 e3       	ldi	r26, 0x35	; 53
    1c18:	b0 e0       	ldi	r27, 0x00	; 0
    1c1a:	e5 e3       	ldi	r30, 0x35	; 53
    1c1c:	f0 e0       	ldi	r31, 0x00	; 0
    1c1e:	80 81       	ld	r24, Z
    1c20:	8b 7f       	andi	r24, 0xFB	; 251
    1c22:	8c 93       	st	X, r24
		}

		lcd_goto(1,8); // move the cursor to address of row 1 and column 8
    1c24:	81 e0       	ldi	r24, 0x01	; 1
    1c26:	68 e0       	ldi	r22, 0x08	; 8
    1c28:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <lcd_goto>
		// condition that check if s3==1 (slot sensor 3 read an obstacle)
		if(S3==1){
    1c2c:	80 91 d4 00 	lds	r24, 0x00D4
    1c30:	90 91 d5 00 	lds	r25, 0x00D5
    1c34:	81 30       	cpi	r24, 0x01	; 1
    1c36:	91 05       	cpc	r25, r1
    1c38:	b9 f4       	brne	.+46     	; 0x1c68 <main+0x3bc>
			lcd_string("S3:F");
    1c3a:	8f e8       	ldi	r24, 0x8F	; 143
    1c3c:	90 e0       	ldi	r25, 0x00	; 0
    1c3e:	0e 94 cb 0b 	call	0x1796	; 0x1796 <lcd_string>
			SET_BIT(PORTC,7); //turn on the S3 LED
    1c42:	a5 e3       	ldi	r26, 0x35	; 53
    1c44:	b0 e0       	ldi	r27, 0x00	; 0
    1c46:	e5 e3       	ldi	r30, 0x35	; 53
    1c48:	f0 e0       	ldi	r31, 0x00	; 0
    1c4a:	80 81       	ld	r24, Z
    1c4c:	80 68       	ori	r24, 0x80	; 128
    1c4e:	8c 93       	st	X, r24
			// condition to check if flag5==1 (button is pressed) the flag will be reset
			if (flag5==1){
    1c50:	80 91 e0 00 	lds	r24, 0x00E0
    1c54:	90 91 e1 00 	lds	r25, 0x00E1
    1c58:	81 30       	cpi	r24, 0x01	; 1
    1c5a:	91 05       	cpc	r25, r1
    1c5c:	81 f4       	brne	.+32     	; 0x1c7e <main+0x3d2>
							flag5=0;
    1c5e:	10 92 e1 00 	sts	0x00E1, r1
    1c62:	10 92 e0 00 	sts	0x00E0, r1
    1c66:	0b c0       	rjmp	.+22     	; 0x1c7e <main+0x3d2>
						}
		}
		// otherwise the previous conditions
		else{
			lcd_string("S3:E");
    1c68:	84 e9       	ldi	r24, 0x94	; 148
    1c6a:	90 e0       	ldi	r25, 0x00	; 0
    1c6c:	0e 94 cb 0b 	call	0x1796	; 0x1796 <lcd_string>
			CLR_BIT(PORTC,7); //turn off the S3 LED
    1c70:	a5 e3       	ldi	r26, 0x35	; 53
    1c72:	b0 e0       	ldi	r27, 0x00	; 0
    1c74:	e5 e3       	ldi	r30, 0x35	; 53
    1c76:	f0 e0       	ldi	r31, 0x00	; 0
    1c78:	80 81       	ld	r24, Z
    1c7a:	8f 77       	andi	r24, 0x7F	; 127
    1c7c:	8c 93       	st	X, r24
		}

		lcd_goto(1,12); // move the cursor to address of row 1 and column 12
    1c7e:	81 e0       	ldi	r24, 0x01	; 1
    1c80:	6c e0       	ldi	r22, 0x0C	; 12
    1c82:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <lcd_goto>
		// condition that check if s4==1 (slot sensor 4 read an obstacle)
		if(S4==1){
    1c86:	80 91 d6 00 	lds	r24, 0x00D6
    1c8a:	90 91 d7 00 	lds	r25, 0x00D7
    1c8e:	81 30       	cpi	r24, 0x01	; 1
    1c90:	91 05       	cpc	r25, r1
    1c92:	b9 f4       	brne	.+46     	; 0x1cc2 <main+0x416>
			lcd_string("S4:F");
    1c94:	89 e9       	ldi	r24, 0x99	; 153
    1c96:	90 e0       	ldi	r25, 0x00	; 0
    1c98:	0e 94 cb 0b 	call	0x1796	; 0x1796 <lcd_string>
			SET_BIT(PORTD,3); //turn on the S4 LED
    1c9c:	a2 e3       	ldi	r26, 0x32	; 50
    1c9e:	b0 e0       	ldi	r27, 0x00	; 0
    1ca0:	e2 e3       	ldi	r30, 0x32	; 50
    1ca2:	f0 e0       	ldi	r31, 0x00	; 0
    1ca4:	80 81       	ld	r24, Z
    1ca6:	88 60       	ori	r24, 0x08	; 8
    1ca8:	8c 93       	st	X, r24
			// condition to check if flag5==1 (button is pressed) the flag will be reset
			if (flag5==1){
    1caa:	80 91 e0 00 	lds	r24, 0x00E0
    1cae:	90 91 e1 00 	lds	r25, 0x00E1
    1cb2:	81 30       	cpi	r24, 0x01	; 1
    1cb4:	91 05       	cpc	r25, r1
    1cb6:	81 f4       	brne	.+32     	; 0x1cd8 <main+0x42c>
							flag5=0;
    1cb8:	10 92 e1 00 	sts	0x00E1, r1
    1cbc:	10 92 e0 00 	sts	0x00E0, r1
    1cc0:	0b c0       	rjmp	.+22     	; 0x1cd8 <main+0x42c>
						}
		}
		// otherwise the previous conditions
		else{
			lcd_string("S4:E");
    1cc2:	8e e9       	ldi	r24, 0x9E	; 158
    1cc4:	90 e0       	ldi	r25, 0x00	; 0
    1cc6:	0e 94 cb 0b 	call	0x1796	; 0x1796 <lcd_string>
			CLR_BIT(PORTD,3); //turn off the S4 LED
    1cca:	a2 e3       	ldi	r26, 0x32	; 50
    1ccc:	b0 e0       	ldi	r27, 0x00	; 0
    1cce:	e2 e3       	ldi	r30, 0x32	; 50
    1cd0:	f0 e0       	ldi	r31, 0x00	; 0
    1cd2:	80 81       	ld	r24, Z
    1cd4:	87 7f       	andi	r24, 0xF7	; 247
    1cd6:	8c 93       	st	X, r24
		}


		/************************************************************** entrance sensors **********************************************************/
		// condition that check if the first entrance sensor read an obstacle (==0, as pull up) and the flag1 ==0
		if(GET_BIT(PINC,0) == 0 && flag1==0){
    1cd8:	e3 e3       	ldi	r30, 0x33	; 51
    1cda:	f0 e0       	ldi	r31, 0x00	; 0
    1cdc:	80 81       	ld	r24, Z
    1cde:	88 2f       	mov	r24, r24
    1ce0:	90 e0       	ldi	r25, 0x00	; 0
    1ce2:	81 70       	andi	r24, 0x01	; 1
    1ce4:	90 70       	andi	r25, 0x00	; 0
    1ce6:	00 97       	sbiw	r24, 0x00	; 0
    1ce8:	69 f5       	brne	.+90     	; 0x1d44 <main+0x498>
    1cea:	80 91 d8 00 	lds	r24, 0x00D8
    1cee:	90 91 d9 00 	lds	r25, 0x00D9
    1cf2:	00 97       	sbiw	r24, 0x00	; 0
    1cf4:	39 f5       	brne	.+78     	; 0x1d44 <main+0x498>
			if(slot>0){
    1cf6:	80 91 cd 00 	lds	r24, 0x00CD
    1cfa:	90 91 ce 00 	lds	r25, 0x00CE
    1cfe:	18 16       	cp	r1, r24
    1d00:	19 06       	cpc	r1, r25
    1d02:	9c f4       	brge	.+38     	; 0x1d2a <main+0x47e>
				flag1=1; //flag1 raised when no. of slots greater than zero and entrance sensor 1 read an obstacle
    1d04:	81 e0       	ldi	r24, 0x01	; 1
    1d06:	90 e0       	ldi	r25, 0x00	; 0
    1d08:	90 93 d9 00 	sts	0x00D9, r25
    1d0c:	80 93 d8 00 	sts	0x00D8, r24
				if(flag2==0){
    1d10:	80 91 da 00 	lds	r24, 0x00DA
    1d14:	90 91 db 00 	lds	r25, 0x00DB
    1d18:	00 97       	sbiw	r24, 0x00	; 0
    1d1a:	a1 f5       	brne	.+104    	; 0x1d84 <main+0x4d8>
					OCR1A=4000; // +90 degree (entrance gate open)
    1d1c:	ea e4       	ldi	r30, 0x4A	; 74
    1d1e:	f0 e0       	ldi	r31, 0x00	; 0
    1d20:	80 ea       	ldi	r24, 0xA0	; 160
    1d22:	9f e0       	ldi	r25, 0x0F	; 15
    1d24:	91 83       	std	Z+1, r25	; 0x01
    1d26:	80 83       	st	Z, r24
    1d28:	2d c0       	rjmp	.+90     	; 0x1d84 <main+0x4d8>
				}
				// otherwise when no. of slots equal zero
			}else{
				lcd_goto(1,0); // move the cursor to address of row 1 and column 0
    1d2a:	81 e0       	ldi	r24, 0x01	; 1
    1d2c:	60 e0       	ldi	r22, 0x00	; 0
    1d2e:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <lcd_goto>
				lcd_string("PARKING IS FULL ");
    1d32:	83 ea       	ldi	r24, 0xA3	; 163
    1d34:	90 e0       	ldi	r25, 0x00	; 0
    1d36:	0e 94 cb 0b 	call	0x1796	; 0x1796 <lcd_string>
				delay(1); // calling the delay function to delay 1 second
    1d3a:	81 e0       	ldi	r24, 0x01	; 1
    1d3c:	90 e0       	ldi	r25, 0x00	; 0
    1d3e:	0e 94 05 10 	call	0x200a	; 0x200a <delay>
    1d42:	20 c0       	rjmp	.+64     	; 0x1d84 <main+0x4d8>

			}
			// condition that check if the first entrance sensor doesnt read an obstacle anymore (==1, as pull up) and the flag1 ==1 (entrance sensor 1 read an obstacle before) and flag2==0 (entrance sensor 2 doesn't read an obstacle)
		}else if(GET_BIT(PINC,0) == 1 && flag1==1 && flag2==0){
    1d44:	e3 e3       	ldi	r30, 0x33	; 51
    1d46:	f0 e0       	ldi	r31, 0x00	; 0
    1d48:	80 81       	ld	r24, Z
    1d4a:	88 2f       	mov	r24, r24
    1d4c:	90 e0       	ldi	r25, 0x00	; 0
    1d4e:	81 70       	andi	r24, 0x01	; 1
    1d50:	90 70       	andi	r25, 0x00	; 0
    1d52:	88 23       	and	r24, r24
    1d54:	b9 f0       	breq	.+46     	; 0x1d84 <main+0x4d8>
    1d56:	80 91 d8 00 	lds	r24, 0x00D8
    1d5a:	90 91 d9 00 	lds	r25, 0x00D9
    1d5e:	81 30       	cpi	r24, 0x01	; 1
    1d60:	91 05       	cpc	r25, r1
    1d62:	81 f4       	brne	.+32     	; 0x1d84 <main+0x4d8>
    1d64:	80 91 da 00 	lds	r24, 0x00DA
    1d68:	90 91 db 00 	lds	r25, 0x00DB
    1d6c:	00 97       	sbiw	r24, 0x00	; 0
    1d6e:	51 f4       	brne	.+20     	; 0x1d84 <main+0x4d8>
			OCR1A=3000; // 0 degree (entrance gate closed again)
    1d70:	ea e4       	ldi	r30, 0x4A	; 74
    1d72:	f0 e0       	ldi	r31, 0x00	; 0
    1d74:	88 eb       	ldi	r24, 0xB8	; 184
    1d76:	9b e0       	ldi	r25, 0x0B	; 11
    1d78:	91 83       	std	Z+1, r25	; 0x01
    1d7a:	80 83       	st	Z, r24
			flag1=0;
    1d7c:	10 92 d9 00 	sts	0x00D9, r1
    1d80:	10 92 d8 00 	sts	0x00D8, r1
		}
		// condition that check if the second entrance sensor read an obstacle (==0, as pull up) and the flag2 ==0
		if(GET_BIT(PINC,1) == 0 && flag2==0){
    1d84:	e3 e3       	ldi	r30, 0x33	; 51
    1d86:	f0 e0       	ldi	r31, 0x00	; 0
    1d88:	80 81       	ld	r24, Z
    1d8a:	86 95       	lsr	r24
    1d8c:	88 2f       	mov	r24, r24
    1d8e:	90 e0       	ldi	r25, 0x00	; 0
    1d90:	81 70       	andi	r24, 0x01	; 1
    1d92:	90 70       	andi	r25, 0x00	; 0
    1d94:	00 97       	sbiw	r24, 0x00	; 0
    1d96:	61 f4       	brne	.+24     	; 0x1db0 <main+0x504>
    1d98:	80 91 da 00 	lds	r24, 0x00DA
    1d9c:	90 91 db 00 	lds	r25, 0x00DB
    1da0:	00 97       	sbiw	r24, 0x00	; 0
    1da2:	31 f4       	brne	.+12     	; 0x1db0 <main+0x504>
			flag2=1; //flag2 raised when entrance sensor 2 read an obstacle
    1da4:	81 e0       	ldi	r24, 0x01	; 1
    1da6:	90 e0       	ldi	r25, 0x00	; 0
    1da8:	90 93 db 00 	sts	0x00DB, r25
    1dac:	80 93 da 00 	sts	0x00DA, r24

		}
		// condition that check if both flags equal 1 (both entrance sensors read an obstacle)
		if(flag1==1 && flag2==1){
    1db0:	80 91 d8 00 	lds	r24, 0x00D8
    1db4:	90 91 d9 00 	lds	r25, 0x00D9
    1db8:	81 30       	cpi	r24, 0x01	; 1
    1dba:	91 05       	cpc	r25, r1
    1dbc:	41 f5       	brne	.+80     	; 0x1e0e <main+0x562>
    1dbe:	80 91 da 00 	lds	r24, 0x00DA
    1dc2:	90 91 db 00 	lds	r25, 0x00DB
    1dc6:	81 30       	cpi	r24, 0x01	; 1
    1dc8:	91 05       	cpc	r25, r1
    1dca:	09 f5       	brne	.+66     	; 0x1e0e <main+0x562>
			slot = slot-1; // decrease the number of free slots by one
    1dcc:	80 91 cd 00 	lds	r24, 0x00CD
    1dd0:	90 91 ce 00 	lds	r25, 0x00CE
    1dd4:	01 97       	sbiw	r24, 0x01	; 1
    1dd6:	90 93 ce 00 	sts	0x00CE, r25
    1dda:	80 93 cd 00 	sts	0x00CD, r24
			while(GET_BIT(PINC,1) == 0); // busy wait during entrance sensor 2 read an obstacle (wait till the car pass the second entrance sensor)
    1dde:	e3 e3       	ldi	r30, 0x33	; 51
    1de0:	f0 e0       	ldi	r31, 0x00	; 0
    1de2:	80 81       	ld	r24, Z
    1de4:	86 95       	lsr	r24
    1de6:	88 2f       	mov	r24, r24
    1de8:	90 e0       	ldi	r25, 0x00	; 0
    1dea:	81 70       	andi	r24, 0x01	; 1
    1dec:	90 70       	andi	r25, 0x00	; 0
    1dee:	00 97       	sbiw	r24, 0x00	; 0
    1df0:	b1 f3       	breq	.-20     	; 0x1dde <main+0x532>
			OCR1A=3000; // 0 degree (entrance gate closed)
    1df2:	ea e4       	ldi	r30, 0x4A	; 74
    1df4:	f0 e0       	ldi	r31, 0x00	; 0
    1df6:	88 eb       	ldi	r24, 0xB8	; 184
    1df8:	9b e0       	ldi	r25, 0x0B	; 11
    1dfa:	91 83       	std	Z+1, r25	; 0x01
    1dfc:	80 83       	st	Z, r24
			flag1=0, flag2=0;
    1dfe:	10 92 d9 00 	sts	0x00D9, r1
    1e02:	10 92 d8 00 	sts	0x00D8, r1
    1e06:	10 92 db 00 	sts	0x00DB, r1
    1e0a:	10 92 da 00 	sts	0x00DA, r1
		}

		/************************************************************** exit sensors **********************************************************/
		// condition that check if the first exit sensor read an obstacle (==0, as pull up) and the flag3 ==0
		if(GET_BIT(PINC,3) == 0 && flag3==0){
    1e0e:	e3 e3       	ldi	r30, 0x33	; 51
    1e10:	f0 e0       	ldi	r31, 0x00	; 0
    1e12:	80 81       	ld	r24, Z
    1e14:	86 95       	lsr	r24
    1e16:	86 95       	lsr	r24
    1e18:	86 95       	lsr	r24
    1e1a:	88 2f       	mov	r24, r24
    1e1c:	90 e0       	ldi	r25, 0x00	; 0
    1e1e:	81 70       	andi	r24, 0x01	; 1
    1e20:	90 70       	andi	r25, 0x00	; 0
    1e22:	00 97       	sbiw	r24, 0x00	; 0
    1e24:	69 f5       	brne	.+90     	; 0x1e80 <main+0x5d4>
    1e26:	80 91 dc 00 	lds	r24, 0x00DC
    1e2a:	90 91 dd 00 	lds	r25, 0x00DD
    1e2e:	00 97       	sbiw	r24, 0x00	; 0
    1e30:	39 f5       	brne	.+78     	; 0x1e80 <main+0x5d4>
			if(slot<4){
    1e32:	80 91 cd 00 	lds	r24, 0x00CD
    1e36:	90 91 ce 00 	lds	r25, 0x00CE
    1e3a:	84 30       	cpi	r24, 0x04	; 4
    1e3c:	91 05       	cpc	r25, r1
    1e3e:	9c f4       	brge	.+38     	; 0x1e66 <main+0x5ba>
				flag3=1; //flag1 raised when no. of slots less than 4 and exit sensor 1 read an obstacle
    1e40:	81 e0       	ldi	r24, 0x01	; 1
    1e42:	90 e0       	ldi	r25, 0x00	; 0
    1e44:	90 93 dd 00 	sts	0x00DD, r25
    1e48:	80 93 dc 00 	sts	0x00DC, r24
				if(flag4==0){
    1e4c:	80 91 de 00 	lds	r24, 0x00DE
    1e50:	90 91 df 00 	lds	r25, 0x00DF
    1e54:	00 97       	sbiw	r24, 0x00	; 0
    1e56:	b9 f5       	brne	.+110    	; 0x1ec6 <main+0x61a>
					OCR1B=4000;// +90 degree (exit gate open)
    1e58:	e8 e4       	ldi	r30, 0x48	; 72
    1e5a:	f0 e0       	ldi	r31, 0x00	; 0
    1e5c:	80 ea       	ldi	r24, 0xA0	; 160
    1e5e:	9f e0       	ldi	r25, 0x0F	; 15
    1e60:	91 83       	std	Z+1, r25	; 0x01
    1e62:	80 83       	st	Z, r24
    1e64:	30 c0       	rjmp	.+96     	; 0x1ec6 <main+0x61a>
					}
				// otherwise when no. of slots equal 4
			}else{
				lcd_goto(1,0); // move the cursor to address of row 1 and column 0
    1e66:	81 e0       	ldi	r24, 0x01	; 1
    1e68:	60 e0       	ldi	r22, 0x00	; 0
    1e6a:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <lcd_goto>
				lcd_string("PARKING IS EMPTY");
    1e6e:	84 eb       	ldi	r24, 0xB4	; 180
    1e70:	90 e0       	ldi	r25, 0x00	; 0
    1e72:	0e 94 cb 0b 	call	0x1796	; 0x1796 <lcd_string>
				delay(1); // calling the delay function to delay 1 second
    1e76:	81 e0       	ldi	r24, 0x01	; 1
    1e78:	90 e0       	ldi	r25, 0x00	; 0
    1e7a:	0e 94 05 10 	call	0x200a	; 0x200a <delay>
    1e7e:	23 c0       	rjmp	.+70     	; 0x1ec6 <main+0x61a>
					}
			// condition that check if the first exit sensor doesnt read an obstacle anymore (==1, as pull up) and the flag3 ==1 (exit sensor 1 read an obstacle before) and flag4==0 (exit sensor 2 doesn't read an obstacle)
		}else if(GET_BIT(PINC,3) == 1 && flag3==1 && flag4==0){
    1e80:	e3 e3       	ldi	r30, 0x33	; 51
    1e82:	f0 e0       	ldi	r31, 0x00	; 0
    1e84:	80 81       	ld	r24, Z
    1e86:	86 95       	lsr	r24
    1e88:	86 95       	lsr	r24
    1e8a:	86 95       	lsr	r24
    1e8c:	88 2f       	mov	r24, r24
    1e8e:	90 e0       	ldi	r25, 0x00	; 0
    1e90:	81 70       	andi	r24, 0x01	; 1
    1e92:	90 70       	andi	r25, 0x00	; 0
    1e94:	88 23       	and	r24, r24
    1e96:	b9 f0       	breq	.+46     	; 0x1ec6 <main+0x61a>
    1e98:	80 91 dc 00 	lds	r24, 0x00DC
    1e9c:	90 91 dd 00 	lds	r25, 0x00DD
    1ea0:	81 30       	cpi	r24, 0x01	; 1
    1ea2:	91 05       	cpc	r25, r1
    1ea4:	81 f4       	brne	.+32     	; 0x1ec6 <main+0x61a>
    1ea6:	80 91 de 00 	lds	r24, 0x00DE
    1eaa:	90 91 df 00 	lds	r25, 0x00DF
    1eae:	00 97       	sbiw	r24, 0x00	; 0
    1eb0:	51 f4       	brne	.+20     	; 0x1ec6 <main+0x61a>
			OCR1B=3000; // 0 degree (exit gate closed again)
    1eb2:	e8 e4       	ldi	r30, 0x48	; 72
    1eb4:	f0 e0       	ldi	r31, 0x00	; 0
    1eb6:	88 eb       	ldi	r24, 0xB8	; 184
    1eb8:	9b e0       	ldi	r25, 0x0B	; 11
    1eba:	91 83       	std	Z+1, r25	; 0x01
    1ebc:	80 83       	st	Z, r24
			flag3=0;
    1ebe:	10 92 dd 00 	sts	0x00DD, r1
    1ec2:	10 92 dc 00 	sts	0x00DC, r1
		}
		// condition that check if the second exit sensor read an obstacle (==0, as pull up) and the flag4 ==0
		if(GET_BIT(PINC,4) == 0 && flag4==0){
    1ec6:	e3 e3       	ldi	r30, 0x33	; 51
    1ec8:	f0 e0       	ldi	r31, 0x00	; 0
    1eca:	80 81       	ld	r24, Z
    1ecc:	82 95       	swap	r24
    1ece:	8f 70       	andi	r24, 0x0F	; 15
    1ed0:	88 2f       	mov	r24, r24
    1ed2:	90 e0       	ldi	r25, 0x00	; 0
    1ed4:	81 70       	andi	r24, 0x01	; 1
    1ed6:	90 70       	andi	r25, 0x00	; 0
    1ed8:	00 97       	sbiw	r24, 0x00	; 0
    1eda:	61 f4       	brne	.+24     	; 0x1ef4 <main+0x648>
    1edc:	80 91 de 00 	lds	r24, 0x00DE
    1ee0:	90 91 df 00 	lds	r25, 0x00DF
    1ee4:	00 97       	sbiw	r24, 0x00	; 0
    1ee6:	31 f4       	brne	.+12     	; 0x1ef4 <main+0x648>
			flag4=1;  //flag4 raised when exit sensor 2 read an obstacle
    1ee8:	81 e0       	ldi	r24, 0x01	; 1
    1eea:	90 e0       	ldi	r25, 0x00	; 0
    1eec:	90 93 df 00 	sts	0x00DF, r25
    1ef0:	80 93 de 00 	sts	0x00DE, r24
				}
		// condition that check if both flags equal 1 (both exit sensors read an obstacle)
		if(flag3==1 && flag4==1){
    1ef4:	80 91 dc 00 	lds	r24, 0x00DC
    1ef8:	90 91 dd 00 	lds	r25, 0x00DD
    1efc:	81 30       	cpi	r24, 0x01	; 1
    1efe:	91 05       	cpc	r25, r1
    1f00:	09 f0       	breq	.+2      	; 0x1f04 <main+0x658>
    1f02:	e1 cd       	rjmp	.-1086   	; 0x1ac6 <main+0x21a>
    1f04:	80 91 de 00 	lds	r24, 0x00DE
    1f08:	90 91 df 00 	lds	r25, 0x00DF
    1f0c:	81 30       	cpi	r24, 0x01	; 1
    1f0e:	91 05       	cpc	r25, r1
    1f10:	09 f0       	breq	.+2      	; 0x1f14 <main+0x668>
    1f12:	d9 cd       	rjmp	.-1102   	; 0x1ac6 <main+0x21a>
			slot = slot+1; // increase the number of free slots by one
    1f14:	80 91 cd 00 	lds	r24, 0x00CD
    1f18:	90 91 ce 00 	lds	r25, 0x00CE
    1f1c:	01 96       	adiw	r24, 0x01	; 1
    1f1e:	90 93 ce 00 	sts	0x00CE, r25
    1f22:	80 93 cd 00 	sts	0x00CD, r24
			while(GET_BIT(PINC,4) == 0); // busy wait during exit sensor 2 read an obstacle (wait till the car pass the second exit sensor)
    1f26:	e3 e3       	ldi	r30, 0x33	; 51
    1f28:	f0 e0       	ldi	r31, 0x00	; 0
    1f2a:	80 81       	ld	r24, Z
    1f2c:	82 95       	swap	r24
    1f2e:	8f 70       	andi	r24, 0x0F	; 15
    1f30:	88 2f       	mov	r24, r24
    1f32:	90 e0       	ldi	r25, 0x00	; 0
    1f34:	81 70       	andi	r24, 0x01	; 1
    1f36:	90 70       	andi	r25, 0x00	; 0
    1f38:	00 97       	sbiw	r24, 0x00	; 0
    1f3a:	a9 f3       	breq	.-22     	; 0x1f26 <main+0x67a>
			OCR1B=3000; // 0 degree (exit gate closed)
    1f3c:	e8 e4       	ldi	r30, 0x48	; 72
    1f3e:	f0 e0       	ldi	r31, 0x00	; 0
    1f40:	88 eb       	ldi	r24, 0xB8	; 184
    1f42:	9b e0       	ldi	r25, 0x0B	; 11
    1f44:	91 83       	std	Z+1, r25	; 0x01
    1f46:	80 83       	st	Z, r24
			flag3=0, flag4=0;
    1f48:	10 92 dd 00 	sts	0x00DD, r1
    1f4c:	10 92 dc 00 	sts	0x00DC, r1
    1f50:	10 92 df 00 	sts	0x00DF, r1
    1f54:	10 92 de 00 	sts	0x00DE, r1
    1f58:	b6 cd       	rjmp	.-1172   	; 0x1ac6 <main+0x21a>

00001f5a <Read_Sensor>:
 * Function Name: Read_Sensor
 * Function Returns: void
 * Function Arguments: void
 * Function Description: used to check the status of slot sensors (if they are occupied or not)
 */
void Read_Sensor(){
    1f5a:	df 93       	push	r29
    1f5c:	cf 93       	push	r28
    1f5e:	cd b7       	in	r28, 0x3d	; 61
    1f60:	de b7       	in	r29, 0x3e	; 62
S1=0, S2=0, S3=0, S4=0;
    1f62:	10 92 d1 00 	sts	0x00D1, r1
    1f66:	10 92 d0 00 	sts	0x00D0, r1
    1f6a:	10 92 d3 00 	sts	0x00D3, r1
    1f6e:	10 92 d2 00 	sts	0x00D2, r1
    1f72:	10 92 d5 00 	sts	0x00D5, r1
    1f76:	10 92 d4 00 	sts	0x00D4, r1
    1f7a:	10 92 d7 00 	sts	0x00D7, r1
    1f7e:	10 92 d6 00 	sts	0x00D6, r1

if(GET_BIT(PINB,4) == 0){S1=1;}
    1f82:	e6 e3       	ldi	r30, 0x36	; 54
    1f84:	f0 e0       	ldi	r31, 0x00	; 0
    1f86:	80 81       	ld	r24, Z
    1f88:	82 95       	swap	r24
    1f8a:	8f 70       	andi	r24, 0x0F	; 15
    1f8c:	88 2f       	mov	r24, r24
    1f8e:	90 e0       	ldi	r25, 0x00	; 0
    1f90:	81 70       	andi	r24, 0x01	; 1
    1f92:	90 70       	andi	r25, 0x00	; 0
    1f94:	00 97       	sbiw	r24, 0x00	; 0
    1f96:	31 f4       	brne	.+12     	; 0x1fa4 <Read_Sensor+0x4a>
    1f98:	81 e0       	ldi	r24, 0x01	; 1
    1f9a:	90 e0       	ldi	r25, 0x00	; 0
    1f9c:	90 93 d1 00 	sts	0x00D1, r25
    1fa0:	80 93 d0 00 	sts	0x00D0, r24
if(GET_BIT(PINB,5) == 0){S2=1;}
    1fa4:	e6 e3       	ldi	r30, 0x36	; 54
    1fa6:	f0 e0       	ldi	r31, 0x00	; 0
    1fa8:	80 81       	ld	r24, Z
    1faa:	82 95       	swap	r24
    1fac:	86 95       	lsr	r24
    1fae:	87 70       	andi	r24, 0x07	; 7
    1fb0:	88 2f       	mov	r24, r24
    1fb2:	90 e0       	ldi	r25, 0x00	; 0
    1fb4:	81 70       	andi	r24, 0x01	; 1
    1fb6:	90 70       	andi	r25, 0x00	; 0
    1fb8:	00 97       	sbiw	r24, 0x00	; 0
    1fba:	31 f4       	brne	.+12     	; 0x1fc8 <Read_Sensor+0x6e>
    1fbc:	81 e0       	ldi	r24, 0x01	; 1
    1fbe:	90 e0       	ldi	r25, 0x00	; 0
    1fc0:	90 93 d3 00 	sts	0x00D3, r25
    1fc4:	80 93 d2 00 	sts	0x00D2, r24
if(GET_BIT(PINB,6) == 0){S3=1;}
    1fc8:	e6 e3       	ldi	r30, 0x36	; 54
    1fca:	f0 e0       	ldi	r31, 0x00	; 0
    1fcc:	80 81       	ld	r24, Z
    1fce:	82 95       	swap	r24
    1fd0:	86 95       	lsr	r24
    1fd2:	86 95       	lsr	r24
    1fd4:	83 70       	andi	r24, 0x03	; 3
    1fd6:	88 2f       	mov	r24, r24
    1fd8:	90 e0       	ldi	r25, 0x00	; 0
    1fda:	81 70       	andi	r24, 0x01	; 1
    1fdc:	90 70       	andi	r25, 0x00	; 0
    1fde:	00 97       	sbiw	r24, 0x00	; 0
    1fe0:	31 f4       	brne	.+12     	; 0x1fee <Read_Sensor+0x94>
    1fe2:	81 e0       	ldi	r24, 0x01	; 1
    1fe4:	90 e0       	ldi	r25, 0x00	; 0
    1fe6:	90 93 d5 00 	sts	0x00D5, r25
    1fea:	80 93 d4 00 	sts	0x00D4, r24
if(GET_BIT(PINB,7) == 0){S4=1;}
    1fee:	e6 e3       	ldi	r30, 0x36	; 54
    1ff0:	f0 e0       	ldi	r31, 0x00	; 0
    1ff2:	80 81       	ld	r24, Z
    1ff4:	88 23       	and	r24, r24
    1ff6:	34 f0       	brlt	.+12     	; 0x2004 <Read_Sensor+0xaa>
    1ff8:	81 e0       	ldi	r24, 0x01	; 1
    1ffa:	90 e0       	ldi	r25, 0x00	; 0
    1ffc:	90 93 d7 00 	sts	0x00D7, r25
    2000:	80 93 d6 00 	sts	0x00D6, r24

}
    2004:	cf 91       	pop	r28
    2006:	df 91       	pop	r29
    2008:	08 95       	ret

0000200a <delay>:
 * Function Name: delay
 * Function Returns: void
 * Function Arguments: int
 * Function Description: used to delay an interval of time corresponding to the input argument
 */
void delay(int t){
    200a:	df 93       	push	r29
    200c:	cf 93       	push	r28
    200e:	00 d0       	rcall	.+0      	; 0x2010 <delay+0x6>
    2010:	00 d0       	rcall	.+0      	; 0x2012 <delay+0x8>
    2012:	00 d0       	rcall	.+0      	; 0x2014 <delay+0xa>
    2014:	cd b7       	in	r28, 0x3d	; 61
    2016:	de b7       	in	r29, 0x3e	; 62
    2018:	9e 83       	std	Y+6, r25	; 0x06
    201a:	8d 83       	std	Y+5, r24	; 0x05
	int i=0; // reset counter
    201c:	1c 82       	std	Y+4, r1	; 0x04
    201e:	1b 82       	std	Y+3, r1	; 0x03
	int x;
	// turn on CTC mode
	SET_BIT(TCCR0,3);
    2020:	a3 e5       	ldi	r26, 0x53	; 83
    2022:	b0 e0       	ldi	r27, 0x00	; 0
    2024:	e3 e5       	ldi	r30, 0x53	; 83
    2026:	f0 e0       	ldi	r31, 0x00	; 0
    2028:	80 81       	ld	r24, Z
    202a:	88 60       	ori	r24, 0x08	; 8
    202c:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,6);
    202e:	a3 e5       	ldi	r26, 0x53	; 83
    2030:	b0 e0       	ldi	r27, 0x00	; 0
    2032:	e3 e5       	ldi	r30, 0x53	; 83
    2034:	f0 e0       	ldi	r31, 0x00	; 0
    2036:	80 81       	ld	r24, Z
    2038:	8f 7b       	andi	r24, 0xBF	; 191
    203a:	8c 93       	st	X, r24
	// use prescalar 1024
	SET_BIT(TCCR0,0);
    203c:	a3 e5       	ldi	r26, 0x53	; 83
    203e:	b0 e0       	ldi	r27, 0x00	; 0
    2040:	e3 e5       	ldi	r30, 0x53	; 83
    2042:	f0 e0       	ldi	r31, 0x00	; 0
    2044:	80 81       	ld	r24, Z
    2046:	81 60       	ori	r24, 0x01	; 1
    2048:	8c 93       	st	X, r24
	SET_BIT(TCCR0,2);
    204a:	a3 e5       	ldi	r26, 0x53	; 83
    204c:	b0 e0       	ldi	r27, 0x00	; 0
    204e:	e3 e5       	ldi	r30, 0x53	; 83
    2050:	f0 e0       	ldi	r31, 0x00	; 0
    2052:	80 81       	ld	r24, Z
    2054:	84 60       	ori	r24, 0x04	; 4
    2056:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,1);
    2058:	a3 e5       	ldi	r26, 0x53	; 83
    205a:	b0 e0       	ldi	r27, 0x00	; 0
    205c:	e3 e5       	ldi	r30, 0x53	; 83
    205e:	f0 e0       	ldi	r31, 0x00	; 0
    2060:	80 81       	ld	r24, Z
    2062:	8d 7f       	andi	r24, 0xFD	; 253
    2064:	8c 93       	st	X, r24
	// set value to 125
	OCR0=125;
    2066:	ec e5       	ldi	r30, 0x5C	; 92
    2068:	f0 e0       	ldi	r31, 0x00	; 0
    206a:	8d e7       	ldi	r24, 0x7D	; 125
    206c:	80 83       	st	Z, r24
	if (t==1){
    206e:	8d 81       	ldd	r24, Y+5	; 0x05
    2070:	9e 81       	ldd	r25, Y+6	; 0x06
    2072:	81 30       	cpi	r24, 0x01	; 1
    2074:	91 05       	cpc	r25, r1
    2076:	29 f4       	brne	.+10     	; 0x2082 <delay+0x78>
        x=125; // number of overflows to get 1 second
    2078:	8d e7       	ldi	r24, 0x7D	; 125
    207a:	90 e0       	ldi	r25, 0x00	; 0
    207c:	9a 83       	std	Y+2, r25	; 0x02
    207e:	89 83       	std	Y+1, r24	; 0x01
    2080:	37 c0       	rjmp	.+110    	; 0x20f0 <delay+0xe6>
	}else if (t==2){
    2082:	8d 81       	ldd	r24, Y+5	; 0x05
    2084:	9e 81       	ldd	r25, Y+6	; 0x06
    2086:	82 30       	cpi	r24, 0x02	; 2
    2088:	91 05       	cpc	r25, r1
    208a:	29 f4       	brne	.+10     	; 0x2096 <delay+0x8c>
	    x=250; // number of overflows to get 2 seconds
    208c:	8a ef       	ldi	r24, 0xFA	; 250
    208e:	90 e0       	ldi	r25, 0x00	; 0
    2090:	9a 83       	std	Y+2, r25	; 0x02
    2092:	89 83       	std	Y+1, r24	; 0x01
    2094:	2d c0       	rjmp	.+90     	; 0x20f0 <delay+0xe6>
	}else if (t==4){
    2096:	8d 81       	ldd	r24, Y+5	; 0x05
    2098:	9e 81       	ldd	r25, Y+6	; 0x06
    209a:	84 30       	cpi	r24, 0x04	; 4
    209c:	91 05       	cpc	r25, r1
    209e:	29 f4       	brne	.+10     	; 0x20aa <delay+0xa0>
	    x=500; // number of overflows to get 4 seconds
    20a0:	84 ef       	ldi	r24, 0xF4	; 244
    20a2:	91 e0       	ldi	r25, 0x01	; 1
    20a4:	9a 83       	std	Y+2, r25	; 0x02
    20a6:	89 83       	std	Y+1, r24	; 0x01
    20a8:	23 c0       	rjmp	.+70     	; 0x20f0 <delay+0xe6>
	}else if (t==6){
    20aa:	8d 81       	ldd	r24, Y+5	; 0x05
    20ac:	9e 81       	ldd	r25, Y+6	; 0x06
    20ae:	86 30       	cpi	r24, 0x06	; 6
    20b0:	91 05       	cpc	r25, r1
    20b2:	f1 f4       	brne	.+60     	; 0x20f0 <delay+0xe6>
	    x=750; // number of overflows to get 6 second
    20b4:	8e ee       	ldi	r24, 0xEE	; 238
    20b6:	92 e0       	ldi	r25, 0x02	; 2
    20b8:	9a 83       	std	Y+2, r25	; 0x02
    20ba:	89 83       	std	Y+1, r24	; 0x01
    20bc:	19 c0       	rjmp	.+50     	; 0x20f0 <delay+0xe6>
	}


	while(i<=x){

	   while(GET_BIT(TIFR,1)==0); // busy wait till the register to be full and the flag to be raised
    20be:	e8 e5       	ldi	r30, 0x58	; 88
    20c0:	f0 e0       	ldi	r31, 0x00	; 0
    20c2:	80 81       	ld	r24, Z
    20c4:	86 95       	lsr	r24
    20c6:	88 2f       	mov	r24, r24
    20c8:	90 e0       	ldi	r25, 0x00	; 0
    20ca:	81 70       	andi	r24, 0x01	; 1
    20cc:	90 70       	andi	r25, 0x00	; 0
    20ce:	00 97       	sbiw	r24, 0x00	; 0
    20d0:	b1 f3       	breq	.-20     	; 0x20be <delay+0xb4>
	   TCNT0=0b00000000; // clear the register to be counted in
    20d2:	e2 e5       	ldi	r30, 0x52	; 82
    20d4:	f0 e0       	ldi	r31, 0x00	; 0
    20d6:	10 82       	st	Z, r1
	   i++; // increment counter
    20d8:	8b 81       	ldd	r24, Y+3	; 0x03
    20da:	9c 81       	ldd	r25, Y+4	; 0x04
    20dc:	01 96       	adiw	r24, 0x01	; 1
    20de:	9c 83       	std	Y+4, r25	; 0x04
    20e0:	8b 83       	std	Y+3, r24	; 0x03
	   SET_BIT(TIFR,1); // clear Timer0 output compare flag bit(OCF0)
    20e2:	a8 e5       	ldi	r26, 0x58	; 88
    20e4:	b0 e0       	ldi	r27, 0x00	; 0
    20e6:	e8 e5       	ldi	r30, 0x58	; 88
    20e8:	f0 e0       	ldi	r31, 0x00	; 0
    20ea:	80 81       	ld	r24, Z
    20ec:	82 60       	ori	r24, 0x02	; 2
    20ee:	8c 93       	st	X, r24
	}else if (t==6){
	    x=750; // number of overflows to get 6 second
	}


	while(i<=x){
    20f0:	2b 81       	ldd	r18, Y+3	; 0x03
    20f2:	3c 81       	ldd	r19, Y+4	; 0x04
    20f4:	89 81       	ldd	r24, Y+1	; 0x01
    20f6:	9a 81       	ldd	r25, Y+2	; 0x02
    20f8:	82 17       	cp	r24, r18
    20fa:	93 07       	cpc	r25, r19
    20fc:	04 f7       	brge	.-64     	; 0x20be <delay+0xb4>
	   while(GET_BIT(TIFR,1)==0); // busy wait till the register to be full and the flag to be raised
	   TCNT0=0b00000000; // clear the register to be counted in
	   i++; // increment counter
	   SET_BIT(TIFR,1); // clear Timer0 output compare flag bit(OCF0)
		}
		TCCR0=0x00; //reset the timer register
    20fe:	e3 e5       	ldi	r30, 0x53	; 83
    2100:	f0 e0       	ldi	r31, 0x00	; 0
    2102:	10 82       	st	Z, r1
}
    2104:	26 96       	adiw	r28, 0x06	; 6
    2106:	0f b6       	in	r0, 0x3f	; 63
    2108:	f8 94       	cli
    210a:	de bf       	out	0x3e, r29	; 62
    210c:	0f be       	out	0x3f, r0	; 63
    210e:	cd bf       	out	0x3d, r28	; 61
    2110:	cf 91       	pop	r28
    2112:	df 91       	pop	r29
    2114:	08 95       	ret

00002116 <__prologue_saves__>:
    2116:	2f 92       	push	r2
    2118:	3f 92       	push	r3
    211a:	4f 92       	push	r4
    211c:	5f 92       	push	r5
    211e:	6f 92       	push	r6
    2120:	7f 92       	push	r7
    2122:	8f 92       	push	r8
    2124:	9f 92       	push	r9
    2126:	af 92       	push	r10
    2128:	bf 92       	push	r11
    212a:	cf 92       	push	r12
    212c:	df 92       	push	r13
    212e:	ef 92       	push	r14
    2130:	ff 92       	push	r15
    2132:	0f 93       	push	r16
    2134:	1f 93       	push	r17
    2136:	cf 93       	push	r28
    2138:	df 93       	push	r29
    213a:	cd b7       	in	r28, 0x3d	; 61
    213c:	de b7       	in	r29, 0x3e	; 62
    213e:	ca 1b       	sub	r28, r26
    2140:	db 0b       	sbc	r29, r27
    2142:	0f b6       	in	r0, 0x3f	; 63
    2144:	f8 94       	cli
    2146:	de bf       	out	0x3e, r29	; 62
    2148:	0f be       	out	0x3f, r0	; 63
    214a:	cd bf       	out	0x3d, r28	; 61
    214c:	09 94       	ijmp

0000214e <__epilogue_restores__>:
    214e:	2a 88       	ldd	r2, Y+18	; 0x12
    2150:	39 88       	ldd	r3, Y+17	; 0x11
    2152:	48 88       	ldd	r4, Y+16	; 0x10
    2154:	5f 84       	ldd	r5, Y+15	; 0x0f
    2156:	6e 84       	ldd	r6, Y+14	; 0x0e
    2158:	7d 84       	ldd	r7, Y+13	; 0x0d
    215a:	8c 84       	ldd	r8, Y+12	; 0x0c
    215c:	9b 84       	ldd	r9, Y+11	; 0x0b
    215e:	aa 84       	ldd	r10, Y+10	; 0x0a
    2160:	b9 84       	ldd	r11, Y+9	; 0x09
    2162:	c8 84       	ldd	r12, Y+8	; 0x08
    2164:	df 80       	ldd	r13, Y+7	; 0x07
    2166:	ee 80       	ldd	r14, Y+6	; 0x06
    2168:	fd 80       	ldd	r15, Y+5	; 0x05
    216a:	0c 81       	ldd	r16, Y+4	; 0x04
    216c:	1b 81       	ldd	r17, Y+3	; 0x03
    216e:	aa 81       	ldd	r26, Y+2	; 0x02
    2170:	b9 81       	ldd	r27, Y+1	; 0x01
    2172:	ce 0f       	add	r28, r30
    2174:	d1 1d       	adc	r29, r1
    2176:	0f b6       	in	r0, 0x3f	; 63
    2178:	f8 94       	cli
    217a:	de bf       	out	0x3e, r29	; 62
    217c:	0f be       	out	0x3f, r0	; 63
    217e:	cd bf       	out	0x3d, r28	; 61
    2180:	ed 01       	movw	r28, r26
    2182:	08 95       	ret

00002184 <itoa>:
    2184:	fb 01       	movw	r30, r22
    2186:	9f 01       	movw	r18, r30
    2188:	e8 94       	clt
    218a:	42 30       	cpi	r20, 0x02	; 2
    218c:	c4 f0       	brlt	.+48     	; 0x21be <itoa+0x3a>
    218e:	45 32       	cpi	r20, 0x25	; 37
    2190:	b4 f4       	brge	.+44     	; 0x21be <itoa+0x3a>
    2192:	4a 30       	cpi	r20, 0x0A	; 10
    2194:	29 f4       	brne	.+10     	; 0x21a0 <itoa+0x1c>
    2196:	97 fb       	bst	r25, 7
    2198:	1e f4       	brtc	.+6      	; 0x21a0 <itoa+0x1c>
    219a:	90 95       	com	r25
    219c:	81 95       	neg	r24
    219e:	9f 4f       	sbci	r25, 0xFF	; 255
    21a0:	64 2f       	mov	r22, r20
    21a2:	77 27       	eor	r23, r23
    21a4:	0e 94 f3 10 	call	0x21e6	; 0x21e6 <__udivmodhi4>
    21a8:	80 5d       	subi	r24, 0xD0	; 208
    21aa:	8a 33       	cpi	r24, 0x3A	; 58
    21ac:	0c f0       	brlt	.+2      	; 0x21b0 <itoa+0x2c>
    21ae:	89 5d       	subi	r24, 0xD9	; 217
    21b0:	81 93       	st	Z+, r24
    21b2:	cb 01       	movw	r24, r22
    21b4:	00 97       	sbiw	r24, 0x00	; 0
    21b6:	a1 f7       	brne	.-24     	; 0x21a0 <itoa+0x1c>
    21b8:	16 f4       	brtc	.+4      	; 0x21be <itoa+0x3a>
    21ba:	5d e2       	ldi	r21, 0x2D	; 45
    21bc:	51 93       	st	Z+, r21
    21be:	10 82       	st	Z, r1
    21c0:	c9 01       	movw	r24, r18
    21c2:	0c 94 e3 10 	jmp	0x21c6	; 0x21c6 <strrev>

000021c6 <strrev>:
    21c6:	dc 01       	movw	r26, r24
    21c8:	fc 01       	movw	r30, r24
    21ca:	67 2f       	mov	r22, r23
    21cc:	71 91       	ld	r23, Z+
    21ce:	77 23       	and	r23, r23
    21d0:	e1 f7       	brne	.-8      	; 0x21ca <strrev+0x4>
    21d2:	32 97       	sbiw	r30, 0x02	; 2
    21d4:	04 c0       	rjmp	.+8      	; 0x21de <strrev+0x18>
    21d6:	7c 91       	ld	r23, X
    21d8:	6d 93       	st	X+, r22
    21da:	70 83       	st	Z, r23
    21dc:	62 91       	ld	r22, -Z
    21de:	ae 17       	cp	r26, r30
    21e0:	bf 07       	cpc	r27, r31
    21e2:	c8 f3       	brcs	.-14     	; 0x21d6 <strrev+0x10>
    21e4:	08 95       	ret

000021e6 <__udivmodhi4>:
    21e6:	aa 1b       	sub	r26, r26
    21e8:	bb 1b       	sub	r27, r27
    21ea:	51 e1       	ldi	r21, 0x11	; 17
    21ec:	07 c0       	rjmp	.+14     	; 0x21fc <__udivmodhi4_ep>

000021ee <__udivmodhi4_loop>:
    21ee:	aa 1f       	adc	r26, r26
    21f0:	bb 1f       	adc	r27, r27
    21f2:	a6 17       	cp	r26, r22
    21f4:	b7 07       	cpc	r27, r23
    21f6:	10 f0       	brcs	.+4      	; 0x21fc <__udivmodhi4_ep>
    21f8:	a6 1b       	sub	r26, r22
    21fa:	b7 0b       	sbc	r27, r23

000021fc <__udivmodhi4_ep>:
    21fc:	88 1f       	adc	r24, r24
    21fe:	99 1f       	adc	r25, r25
    2200:	5a 95       	dec	r21
    2202:	a9 f7       	brne	.-22     	; 0x21ee <__udivmodhi4_loop>
    2204:	80 95       	com	r24
    2206:	90 95       	com	r25
    2208:	bc 01       	movw	r22, r24
    220a:	cd 01       	movw	r24, r26
    220c:	08 95       	ret

0000220e <_exit>:
    220e:	f8 94       	cli

00002210 <__stop_program>:
    2210:	ff cf       	rjmp	.-2      	; 0x2210 <__stop_program>
