

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_long_div
Solution:            div10
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 03 12:05:32 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           27
LUT:             83
FF:              68
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.065
CP achieved post-implementation:    7.393
Timing met
