static void cls_set_cts_flow_control(struct jsm_channel *ch)\r\n{\r\nu8 lcrb = readb(&ch->ch_cls_uart->lcr);\r\nu8 ier = readb(&ch->ch_cls_uart->ier);\r\nu8 isr_fcr = 0;\r\nwriteb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr);\r\nisr_fcr = readb(&ch->ch_cls_uart->isr_fcr);\r\nisr_fcr |= (UART_EXAR654_EFR_ECB | UART_EXAR654_EFR_CTSDSR);\r\nisr_fcr &= ~(UART_EXAR654_EFR_IXON);\r\nwriteb(isr_fcr, &ch->ch_cls_uart->isr_fcr);\r\nwriteb(lcrb, &ch->ch_cls_uart->lcr);\r\nier |= (UART_EXAR654_IER_CTSDSR);\r\nier &= ~(UART_EXAR654_IER_XOFF);\r\nwriteb(ier, &ch->ch_cls_uart->ier);\r\nwriteb((UART_FCR_ENABLE_FIFO), &ch->ch_cls_uart->isr_fcr);\r\nwriteb((UART_FCR_ENABLE_FIFO | UART_16654_FCR_RXTRIGGER_56 |\r\nUART_16654_FCR_TXTRIGGER_16 | UART_FCR_CLEAR_RCVR),\r\n&ch->ch_cls_uart->isr_fcr);\r\nch->ch_t_tlevel = 16;\r\n}\r\nstatic void cls_set_ixon_flow_control(struct jsm_channel *ch)\r\n{\r\nu8 lcrb = readb(&ch->ch_cls_uart->lcr);\r\nu8 ier = readb(&ch->ch_cls_uart->ier);\r\nu8 isr_fcr = 0;\r\nwriteb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr);\r\nisr_fcr = readb(&ch->ch_cls_uart->isr_fcr);\r\nisr_fcr |= (UART_EXAR654_EFR_ECB | UART_EXAR654_EFR_IXON);\r\nisr_fcr &= ~(UART_EXAR654_EFR_CTSDSR);\r\nwriteb(isr_fcr, &ch->ch_cls_uart->isr_fcr);\r\nwriteb(ch->ch_startc, &ch->ch_cls_uart->mcr);\r\nwriteb(0, &ch->ch_cls_uart->lsr);\r\nwriteb(ch->ch_stopc, &ch->ch_cls_uart->msr);\r\nwriteb(0, &ch->ch_cls_uart->spr);\r\nwriteb(lcrb, &ch->ch_cls_uart->lcr);\r\nier &= ~(UART_EXAR654_IER_CTSDSR);\r\nier |= (UART_EXAR654_IER_XOFF);\r\nwriteb(ier, &ch->ch_cls_uart->ier);\r\nwriteb((UART_FCR_ENABLE_FIFO), &ch->ch_cls_uart->isr_fcr);\r\nwriteb((UART_FCR_ENABLE_FIFO | UART_16654_FCR_RXTRIGGER_16 |\r\nUART_16654_FCR_TXTRIGGER_16 | UART_FCR_CLEAR_RCVR),\r\n&ch->ch_cls_uart->isr_fcr);\r\n}\r\nstatic void cls_set_no_output_flow_control(struct jsm_channel *ch)\r\n{\r\nu8 lcrb = readb(&ch->ch_cls_uart->lcr);\r\nu8 ier = readb(&ch->ch_cls_uart->ier);\r\nu8 isr_fcr = 0;\r\nwriteb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr);\r\nisr_fcr = readb(&ch->ch_cls_uart->isr_fcr);\r\nisr_fcr |= (UART_EXAR654_EFR_ECB);\r\nisr_fcr &= ~(UART_EXAR654_EFR_CTSDSR | UART_EXAR654_EFR_IXON);\r\nwriteb(isr_fcr, &ch->ch_cls_uart->isr_fcr);\r\nwriteb(lcrb, &ch->ch_cls_uart->lcr);\r\nier &= ~(UART_EXAR654_IER_CTSDSR);\r\nier &= ~(UART_EXAR654_IER_XOFF);\r\nwriteb(ier, &ch->ch_cls_uart->ier);\r\nwriteb((UART_FCR_ENABLE_FIFO), &ch->ch_cls_uart->isr_fcr);\r\nwriteb((UART_FCR_ENABLE_FIFO | UART_16654_FCR_RXTRIGGER_16 |\r\nUART_16654_FCR_TXTRIGGER_16 | UART_FCR_CLEAR_RCVR),\r\n&ch->ch_cls_uart->isr_fcr);\r\nch->ch_r_watermark = 0;\r\nch->ch_t_tlevel = 16;\r\nch->ch_r_tlevel = 16;\r\n}\r\nstatic void cls_set_rts_flow_control(struct jsm_channel *ch)\r\n{\r\nu8 lcrb = readb(&ch->ch_cls_uart->lcr);\r\nu8 ier = readb(&ch->ch_cls_uart->ier);\r\nu8 isr_fcr = 0;\r\nwriteb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr);\r\nisr_fcr = readb(&ch->ch_cls_uart->isr_fcr);\r\nisr_fcr |= (UART_EXAR654_EFR_ECB | UART_EXAR654_EFR_RTSDTR);\r\nisr_fcr &= ~(UART_EXAR654_EFR_IXOFF);\r\nwriteb(isr_fcr, &ch->ch_cls_uart->isr_fcr);\r\nwriteb(lcrb, &ch->ch_cls_uart->lcr);\r\nier |= (UART_EXAR654_IER_RTSDTR);\r\nwriteb(ier, &ch->ch_cls_uart->ier);\r\nwriteb((UART_FCR_ENABLE_FIFO), &ch->ch_cls_uart->isr_fcr);\r\nwriteb((UART_FCR_ENABLE_FIFO | UART_16654_FCR_RXTRIGGER_56 |\r\nUART_16654_FCR_TXTRIGGER_16 | UART_FCR_CLEAR_RCVR),\r\n&ch->ch_cls_uart->isr_fcr);\r\nch->ch_r_watermark = 4;\r\nch->ch_r_tlevel = 8;\r\n}\r\nstatic void cls_set_ixoff_flow_control(struct jsm_channel *ch)\r\n{\r\nu8 lcrb = readb(&ch->ch_cls_uart->lcr);\r\nu8 ier = readb(&ch->ch_cls_uart->ier);\r\nu8 isr_fcr = 0;\r\nwriteb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr);\r\nisr_fcr = readb(&ch->ch_cls_uart->isr_fcr);\r\nisr_fcr |= (UART_EXAR654_EFR_ECB | UART_EXAR654_EFR_IXOFF);\r\nisr_fcr &= ~(UART_EXAR654_EFR_RTSDTR);\r\nwriteb(isr_fcr, &ch->ch_cls_uart->isr_fcr);\r\nwriteb(ch->ch_startc, &ch->ch_cls_uart->mcr);\r\nwriteb(0, &ch->ch_cls_uart->lsr);\r\nwriteb(ch->ch_stopc, &ch->ch_cls_uart->msr);\r\nwriteb(0, &ch->ch_cls_uart->spr);\r\nwriteb(lcrb, &ch->ch_cls_uart->lcr);\r\nier &= ~(UART_EXAR654_IER_RTSDTR);\r\nwriteb(ier, &ch->ch_cls_uart->ier);\r\nwriteb((UART_FCR_ENABLE_FIFO), &ch->ch_cls_uart->isr_fcr);\r\nwriteb((UART_FCR_ENABLE_FIFO | UART_16654_FCR_RXTRIGGER_16 |\r\nUART_16654_FCR_TXTRIGGER_16 | UART_FCR_CLEAR_RCVR),\r\n&ch->ch_cls_uart->isr_fcr);\r\n}\r\nstatic void cls_set_no_input_flow_control(struct jsm_channel *ch)\r\n{\r\nu8 lcrb = readb(&ch->ch_cls_uart->lcr);\r\nu8 ier = readb(&ch->ch_cls_uart->ier);\r\nu8 isr_fcr = 0;\r\nwriteb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr);\r\nisr_fcr = readb(&ch->ch_cls_uart->isr_fcr);\r\nisr_fcr |= (UART_EXAR654_EFR_ECB);\r\nisr_fcr &= ~(UART_EXAR654_EFR_RTSDTR | UART_EXAR654_EFR_IXOFF);\r\nwriteb(isr_fcr, &ch->ch_cls_uart->isr_fcr);\r\nwriteb(lcrb, &ch->ch_cls_uart->lcr);\r\nier &= ~(UART_EXAR654_IER_RTSDTR);\r\nwriteb(ier, &ch->ch_cls_uart->ier);\r\nwriteb((UART_FCR_ENABLE_FIFO), &ch->ch_cls_uart->isr_fcr);\r\nwriteb((UART_FCR_ENABLE_FIFO | UART_16654_FCR_RXTRIGGER_16 |\r\nUART_16654_FCR_TXTRIGGER_16 | UART_FCR_CLEAR_RCVR),\r\n&ch->ch_cls_uart->isr_fcr);\r\nch->ch_t_tlevel = 16;\r\nch->ch_r_tlevel = 16;\r\n}\r\nstatic void cls_clear_break(struct jsm_channel *ch)\r\n{\r\nunsigned long lock_flags;\r\nspin_lock_irqsave(&ch->ch_lock, lock_flags);\r\nif (ch->ch_flags & CH_BREAK_SENDING) {\r\nu8 temp = readb(&ch->ch_cls_uart->lcr);\r\nwriteb((temp & ~UART_LCR_SBC), &ch->ch_cls_uart->lcr);\r\nch->ch_flags &= ~(CH_BREAK_SENDING);\r\njsm_dbg(IOCTL, &ch->ch_bd->pci_dev,\r\n"clear break Finishing UART_LCR_SBC! finished: %lx\n",\r\njiffies);\r\n}\r\nspin_unlock_irqrestore(&ch->ch_lock, lock_flags);\r\n}\r\nstatic void cls_disable_receiver(struct jsm_channel *ch)\r\n{\r\nu8 tmp = readb(&ch->ch_cls_uart->ier);\r\ntmp &= ~(UART_IER_RDI);\r\nwriteb(tmp, &ch->ch_cls_uart->ier);\r\n}\r\nstatic void cls_enable_receiver(struct jsm_channel *ch)\r\n{\r\nu8 tmp = readb(&ch->ch_cls_uart->ier);\r\ntmp |= (UART_IER_RDI);\r\nwriteb(tmp, &ch->ch_cls_uart->ier);\r\n}\r\nstatic void cls_assert_modem_signals(struct jsm_channel *ch)\r\n{\r\nif (!ch)\r\nreturn;\r\nwriteb(ch->ch_mostat, &ch->ch_cls_uart->mcr);\r\n}\r\nstatic void cls_copy_data_from_uart_to_queue(struct jsm_channel *ch)\r\n{\r\nint qleft = 0;\r\nu8 linestatus = 0;\r\nu8 error_mask = 0;\r\nu16 head;\r\nu16 tail;\r\nunsigned long flags;\r\nif (!ch)\r\nreturn;\r\nspin_lock_irqsave(&ch->ch_lock, flags);\r\nhead = ch->ch_r_head & RQUEUEMASK;\r\ntail = ch->ch_r_tail & RQUEUEMASK;\r\nlinestatus = ch->ch_cached_lsr;\r\nch->ch_cached_lsr = 0;\r\nqleft = tail - head - 1;\r\nif (qleft < 0)\r\nqleft += RQUEUEMASK + 1;\r\nif (ch->ch_c_iflag & IGNBRK)\r\nerror_mask |= UART_LSR_BI;\r\nwhile (1) {\r\nlinestatus = readb(&ch->ch_cls_uart->lsr);\r\nif (!(linestatus & UART_LSR_DR))\r\nbreak;\r\nif (linestatus & error_mask) {\r\nu8 discard;\r\nlinestatus = 0;\r\ndiscard = readb(&ch->ch_cls_uart->txrx);\r\ncontinue;\r\n}\r\nwhile (qleft < 1) {\r\ntail = (tail + 1) & RQUEUEMASK;\r\nch->ch_r_tail = tail;\r\nch->ch_err_overrun++;\r\nqleft++;\r\n}\r\nch->ch_equeue[head] = linestatus & (UART_LSR_BI | UART_LSR_PE\r\n| UART_LSR_FE);\r\nch->ch_rqueue[head] = readb(&ch->ch_cls_uart->txrx);\r\nqleft--;\r\nif (ch->ch_equeue[head] & UART_LSR_PE)\r\nch->ch_err_parity++;\r\nif (ch->ch_equeue[head] & UART_LSR_BI)\r\nch->ch_err_break++;\r\nif (ch->ch_equeue[head] & UART_LSR_FE)\r\nch->ch_err_frame++;\r\nhead = (head + 1) & RQUEUEMASK;\r\nch->ch_rxcount++;\r\n}\r\nch->ch_r_head = head & RQUEUEMASK;\r\nch->ch_e_head = head & EQUEUEMASK;\r\nspin_unlock_irqrestore(&ch->ch_lock, flags);\r\n}\r\nstatic void cls_copy_data_from_queue_to_uart(struct jsm_channel *ch)\r\n{\r\nu16 tail;\r\nint n;\r\nint qlen;\r\nu32 len_written = 0;\r\nstruct circ_buf *circ;\r\nif (!ch)\r\nreturn;\r\ncirc = &ch->uart_port.state->xmit;\r\nif (uart_circ_empty(circ))\r\nreturn;\r\nif ((ch->ch_flags & CH_STOP) || (ch->ch_flags & CH_BREAK_SENDING))\r\nreturn;\r\nif (!(ch->ch_flags & (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM)))\r\nreturn;\r\nn = 32;\r\ntail = circ->tail & (UART_XMIT_SIZE - 1);\r\nqlen = uart_circ_chars_pending(circ);\r\nn = min(n, qlen);\r\nwhile (n > 0) {\r\nwriteb(circ->buf[tail], &ch->ch_cls_uart->txrx);\r\ntail = (tail + 1) & (UART_XMIT_SIZE - 1);\r\nn--;\r\nch->ch_txcount++;\r\nlen_written++;\r\n}\r\ncirc->tail = tail & (UART_XMIT_SIZE - 1);\r\nif (len_written > ch->ch_t_tlevel)\r\nch->ch_flags &= ~(CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\r\nif (uart_circ_empty(circ))\r\nuart_write_wakeup(&ch->uart_port);\r\n}\r\nstatic void cls_parse_modem(struct jsm_channel *ch, u8 signals)\r\n{\r\nu8 msignals = signals;\r\njsm_dbg(MSIGS, &ch->ch_bd->pci_dev,\r\n"neo_parse_modem: port: %d msignals: %x\n",\r\nch->ch_portnum, msignals);\r\nmsignals &= 0xf8;\r\nif (msignals & UART_MSR_DDCD)\r\nuart_handle_dcd_change(&ch->uart_port, msignals & UART_MSR_DCD);\r\nif (msignals & UART_MSR_DDSR)\r\nuart_handle_dcd_change(&ch->uart_port, msignals & UART_MSR_CTS);\r\nif (msignals & UART_MSR_DCD)\r\nch->ch_mistat |= UART_MSR_DCD;\r\nelse\r\nch->ch_mistat &= ~UART_MSR_DCD;\r\nif (msignals & UART_MSR_DSR)\r\nch->ch_mistat |= UART_MSR_DSR;\r\nelse\r\nch->ch_mistat &= ~UART_MSR_DSR;\r\nif (msignals & UART_MSR_RI)\r\nch->ch_mistat |= UART_MSR_RI;\r\nelse\r\nch->ch_mistat &= ~UART_MSR_RI;\r\nif (msignals & UART_MSR_CTS)\r\nch->ch_mistat |= UART_MSR_CTS;\r\nelse\r\nch->ch_mistat &= ~UART_MSR_CTS;\r\njsm_dbg(MSIGS, &ch->ch_bd->pci_dev,\r\n"Port: %d DTR: %d RTS: %d CTS: %d DSR: %d " "RI: %d CD: %d\n",\r\nch->ch_portnum,\r\n!!((ch->ch_mistat | ch->ch_mostat) & UART_MCR_DTR),\r\n!!((ch->ch_mistat | ch->ch_mostat) & UART_MCR_RTS),\r\n!!((ch->ch_mistat | ch->ch_mostat) & UART_MSR_CTS),\r\n!!((ch->ch_mistat | ch->ch_mostat) & UART_MSR_DSR),\r\n!!((ch->ch_mistat | ch->ch_mostat) & UART_MSR_RI),\r\n!!((ch->ch_mistat | ch->ch_mostat) & UART_MSR_DCD));\r\n}\r\nstatic inline void cls_parse_isr(struct jsm_board *brd, uint port)\r\n{\r\nstruct jsm_channel *ch;\r\nu8 isr = 0;\r\nunsigned long flags;\r\nif (port > brd->nasync)\r\nreturn;\r\nch = brd->channels[port];\r\nif (!ch)\r\nreturn;\r\nwhile (1) {\r\nisr = readb(&ch->ch_cls_uart->isr_fcr);\r\nif (isr & UART_IIR_NO_INT)\r\nbreak;\r\nif (isr & (UART_IIR_RDI | UART_IIR_RDI_TIMEOUT)) {\r\ncls_copy_data_from_uart_to_queue(ch);\r\njsm_check_queue_flow_control(ch);\r\n}\r\nif (isr & UART_IIR_THRI) {\r\nspin_lock_irqsave(&ch->ch_lock, flags);\r\nch->ch_flags |= (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\r\nspin_unlock_irqrestore(&ch->ch_lock, flags);\r\ncls_copy_data_from_queue_to_uart(ch);\r\n}\r\ncls_parse_modem(ch, readb(&ch->ch_cls_uart->msr));\r\n}\r\n}\r\nstatic void cls_flush_uart_write(struct jsm_channel *ch)\r\n{\r\nu8 tmp = 0;\r\nu8 i = 0;\r\nif (!ch)\r\nreturn;\r\nwriteb((UART_FCR_ENABLE_FIFO | UART_FCR_CLEAR_XMIT),\r\n&ch->ch_cls_uart->isr_fcr);\r\nfor (i = 0; i < 10; i++) {\r\ntmp = readb(&ch->ch_cls_uart->isr_fcr);\r\nif (tmp & UART_FCR_CLEAR_XMIT) {\r\njsm_dbg(IOCTL, &ch->ch_bd->pci_dev,\r\n"Still flushing TX UART... i: %d\n", i);\r\nudelay(10);\r\n} else\r\nbreak;\r\n}\r\nch->ch_flags |= (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\r\n}\r\nstatic void cls_flush_uart_read(struct jsm_channel *ch)\r\n{\r\nif (!ch)\r\nreturn;\r\nudelay(10);\r\n}\r\nstatic void cls_send_start_character(struct jsm_channel *ch)\r\n{\r\nif (!ch)\r\nreturn;\r\nif (ch->ch_startc != __DISABLED_CHAR) {\r\nch->ch_xon_sends++;\r\nwriteb(ch->ch_startc, &ch->ch_cls_uart->txrx);\r\n}\r\n}\r\nstatic void cls_send_stop_character(struct jsm_channel *ch)\r\n{\r\nif (!ch)\r\nreturn;\r\nif (ch->ch_stopc != __DISABLED_CHAR) {\r\nch->ch_xoff_sends++;\r\nwriteb(ch->ch_stopc, &ch->ch_cls_uart->txrx);\r\n}\r\n}\r\nstatic void cls_param(struct jsm_channel *ch)\r\n{\r\nu8 lcr = 0;\r\nu8 uart_lcr = 0;\r\nu8 ier = 0;\r\nu32 baud = 9600;\r\nint quot = 0;\r\nstruct jsm_board *bd;\r\nint i;\r\nunsigned int cflag;\r\nbd = ch->ch_bd;\r\nif (!bd)\r\nreturn;\r\nif ((ch->ch_c_cflag & (CBAUD)) == 0) {\r\nch->ch_r_head = 0;\r\nch->ch_r_tail = 0;\r\nch->ch_e_head = 0;\r\nch->ch_e_tail = 0;\r\ncls_flush_uart_write(ch);\r\ncls_flush_uart_read(ch);\r\nch->ch_flags |= (CH_BAUD0);\r\nch->ch_mostat &= ~(UART_MCR_RTS | UART_MCR_DTR);\r\ncls_assert_modem_signals(ch);\r\nreturn;\r\n}\r\ncflag = C_BAUD(ch->uart_port.state->port.tty);\r\nbaud = 9600;\r\nfor (i = 0; i < ARRAY_SIZE(baud_rates); i++) {\r\nif (baud_rates[i].cflag == cflag) {\r\nbaud = baud_rates[i].rate;\r\nbreak;\r\n}\r\n}\r\nif (ch->ch_flags & CH_BAUD0)\r\nch->ch_flags &= ~(CH_BAUD0);\r\nif (ch->ch_c_cflag & PARENB)\r\nlcr |= UART_LCR_PARITY;\r\nif (!(ch->ch_c_cflag & PARODD))\r\nlcr |= UART_LCR_EPAR;\r\n#ifdef CMSPAR\r\nif (ch->ch_c_cflag & CMSPAR)\r\nlcr |= UART_LCR_SPAR;\r\n#endif\r\nif (ch->ch_c_cflag & CSTOPB)\r\nlcr |= UART_LCR_STOP;\r\nswitch (ch->ch_c_cflag & CSIZE) {\r\ncase CS5:\r\nlcr |= UART_LCR_WLEN5;\r\nbreak;\r\ncase CS6:\r\nlcr |= UART_LCR_WLEN6;\r\nbreak;\r\ncase CS7:\r\nlcr |= UART_LCR_WLEN7;\r\nbreak;\r\ncase CS8:\r\ndefault:\r\nlcr |= UART_LCR_WLEN8;\r\nbreak;\r\n}\r\nier = readb(&ch->ch_cls_uart->ier);\r\nuart_lcr = readb(&ch->ch_cls_uart->lcr);\r\nquot = ch->ch_bd->bd_dividend / baud;\r\nif (quot != 0) {\r\nwriteb(UART_LCR_DLAB, &ch->ch_cls_uart->lcr);\r\nwriteb((quot & 0xff), &ch->ch_cls_uart->txrx);\r\nwriteb((quot >> 8), &ch->ch_cls_uart->ier);\r\nwriteb(lcr, &ch->ch_cls_uart->lcr);\r\n}\r\nif (uart_lcr != lcr)\r\nwriteb(lcr, &ch->ch_cls_uart->lcr);\r\nif (ch->ch_c_cflag & CREAD)\r\nier |= (UART_IER_RDI | UART_IER_RLSI);\r\nier |= (UART_IER_THRI | UART_IER_MSI);\r\nwriteb(ier, &ch->ch_cls_uart->ier);\r\nif (ch->ch_c_cflag & CRTSCTS)\r\ncls_set_cts_flow_control(ch);\r\nelse if (ch->ch_c_iflag & IXON) {\r\nif ((ch->ch_startc == __DISABLED_CHAR) ||\r\n(ch->ch_stopc == __DISABLED_CHAR))\r\ncls_set_no_output_flow_control(ch);\r\nelse\r\ncls_set_ixon_flow_control(ch);\r\n} else\r\ncls_set_no_output_flow_control(ch);\r\nif (ch->ch_c_cflag & CRTSCTS)\r\ncls_set_rts_flow_control(ch);\r\nelse if (ch->ch_c_iflag & IXOFF) {\r\nif ((ch->ch_startc == __DISABLED_CHAR) ||\r\n(ch->ch_stopc == __DISABLED_CHAR))\r\ncls_set_no_input_flow_control(ch);\r\nelse\r\ncls_set_ixoff_flow_control(ch);\r\n} else\r\ncls_set_no_input_flow_control(ch);\r\ncls_assert_modem_signals(ch);\r\ncls_parse_modem(ch, readb(&ch->ch_cls_uart->msr));\r\n}\r\nstatic irqreturn_t cls_intr(int irq, void *voidbrd)\r\n{\r\nstruct jsm_board *brd = voidbrd;\r\nunsigned long lock_flags;\r\nunsigned char uart_poll;\r\nuint i = 0;\r\nspin_lock_irqsave(&brd->bd_intr_lock, lock_flags);\r\nuart_poll = readb(brd->re_map_membase + UART_CLASSIC_POLL_ADDR_OFFSET);\r\njsm_dbg(INTR, &brd->pci_dev, "%s:%d uart_poll: %x\n",\r\n__FILE__, __LINE__, uart_poll);\r\nif (!uart_poll) {\r\njsm_dbg(INTR, &brd->pci_dev,\r\n"Kernel interrupted to me, but no pending interrupts...\n");\r\nspin_unlock_irqrestore(&brd->bd_intr_lock, lock_flags);\r\nreturn IRQ_NONE;\r\n}\r\nfor (i = 0; i < brd->nasync; i++)\r\ncls_parse_isr(brd, i);\r\nspin_unlock_irqrestore(&brd->bd_intr_lock, lock_flags);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic void cls_uart_init(struct jsm_channel *ch)\r\n{\r\nunsigned char lcrb = readb(&ch->ch_cls_uart->lcr);\r\nunsigned char isr_fcr = 0;\r\nwriteb(0, &ch->ch_cls_uart->ier);\r\nwriteb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr);\r\nisr_fcr = readb(&ch->ch_cls_uart->isr_fcr);\r\nisr_fcr |= (UART_EXAR654_EFR_ECB);\r\nwriteb(isr_fcr, &ch->ch_cls_uart->isr_fcr);\r\nwriteb(lcrb, &ch->ch_cls_uart->lcr);\r\nreadb(&ch->ch_cls_uart->txrx);\r\nwriteb((UART_FCR_ENABLE_FIFO|UART_FCR_CLEAR_RCVR|UART_FCR_CLEAR_XMIT),\r\n&ch->ch_cls_uart->isr_fcr);\r\nudelay(10);\r\nch->ch_flags |= (CH_FIFO_ENABLED | CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\r\nreadb(&ch->ch_cls_uart->lsr);\r\nreadb(&ch->ch_cls_uart->msr);\r\n}\r\nstatic void cls_uart_off(struct jsm_channel *ch)\r\n{\r\nwriteb(0, &ch->ch_cls_uart->ier);\r\n}\r\nstatic u32 cls_get_uart_bytes_left(struct jsm_channel *ch)\r\n{\r\nu8 left = 0;\r\nu8 lsr = readb(&ch->ch_cls_uart->lsr);\r\nif (!(lsr & UART_LSR_TEMT))\r\nleft = 1;\r\nelse {\r\nch->ch_flags |= (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\r\nleft = 0;\r\n}\r\nreturn left;\r\n}\r\nstatic void cls_send_break(struct jsm_channel *ch)\r\n{\r\nif (!(ch->ch_flags & CH_BREAK_SENDING)) {\r\nu8 temp = readb(&ch->ch_cls_uart->lcr);\r\nwriteb((temp | UART_LCR_SBC), &ch->ch_cls_uart->lcr);\r\nch->ch_flags |= (CH_BREAK_SENDING);\r\n}\r\n}\r\nstatic void cls_send_immediate_char(struct jsm_channel *ch, unsigned char c)\r\n{\r\nwriteb(c, &ch->ch_cls_uart->txrx);\r\n}
