module tb;
  reg sel0, sel1;
  reg i0,i1,i2,i3;
  wire y;
  
  mux mux4(sel0, sel1, i0, i1, i2, i3, y);
  
  initial begin
    $monitor("sel0=%b, sel1=%b -> i0 = %0b, i1 = %0b ,i2 = %0b, i3 = %0b -> y = %0b", sel0,sel1,i0,i1,i2,i3, y);
    {i0,i1,i2,i3} = 4'h5;

    repeat(10) begin
      {sel0, sel1} = $random;
      #5;
    end
  end
endmodule
