-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity needwun is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    SEQA_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    SEQA_0_ce0 : OUT STD_LOGIC;
    SEQA_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    SEQA_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    SEQA_1_ce0 : OUT STD_LOGIC;
    SEQA_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    SEQB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    SEQB_ce0 : OUT STD_LOGIC;
    SEQB_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    alignedA_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alignedA_ce0 : OUT STD_LOGIC;
    alignedA_we0 : OUT STD_LOGIC;
    alignedA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alignedA_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alignedA_ce1 : OUT STD_LOGIC;
    alignedA_we1 : OUT STD_LOGIC;
    alignedA_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alignedB_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alignedB_ce0 : OUT STD_LOGIC;
    alignedB_we0 : OUT STD_LOGIC;
    alignedB_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alignedB_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alignedB_ce1 : OUT STD_LOGIC;
    alignedB_we1 : OUT STD_LOGIC;
    alignedB_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    M_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    M_0_ce0 : OUT STD_LOGIC;
    M_0_we0 : OUT STD_LOGIC;
    M_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    M_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    M_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    M_0_ce1 : OUT STD_LOGIC;
    M_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    M_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    M_1_ce0 : OUT STD_LOGIC;
    M_1_we0 : OUT STD_LOGIC;
    M_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    M_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    M_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    M_1_ce1 : OUT STD_LOGIC;
    M_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    ptr_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ptr_ce0 : OUT STD_LOGIC;
    ptr_we0 : OUT STD_LOGIC;
    ptr_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ptr_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of needwun is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "needwun_needwun,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485t-ffg1761-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.198667,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=33539,HLS_SYN_LUT=33691,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_81 : STD_LOGIC_VECTOR (7 downto 0) := "10000001";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv15_81 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_206 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal b_idx_4_reg_347 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal trunc_ln30_1_fu_226_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln30_1_reg_358 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln30_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_271_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_368 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_21_fu_280_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_21_reg_374 : STD_LOGIC_VECTOR (13 downto 0);
    signal empty_32_fu_296_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal empty_32_reg_379 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal empty_33_fu_307_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal empty_33_reg_391 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln85_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_needwun_Pipeline_init_row_fu_123_ap_start : STD_LOGIC;
    signal grp_needwun_Pipeline_init_row_fu_123_ap_done : STD_LOGIC;
    signal grp_needwun_Pipeline_init_row_fu_123_ap_idle : STD_LOGIC;
    signal grp_needwun_Pipeline_init_row_fu_123_ap_ready : STD_LOGIC;
    signal grp_needwun_Pipeline_init_row_fu_123_M_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_needwun_Pipeline_init_row_fu_123_M_0_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_init_row_fu_123_M_0_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_init_row_fu_123_M_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_needwun_Pipeline_init_row_fu_123_M_0_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_needwun_Pipeline_init_row_fu_123_M_0_ce1 : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_129_ap_start : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_129_ap_done : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_129_ap_idle : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_129_ap_ready : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_129_M_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_needwun_Pipeline_init_col_fu_129_M_0_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_129_M_0_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_129_M_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_needwun_Pipeline_init_col_fu_129_M_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_needwun_Pipeline_init_col_fu_129_M_1_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_129_M_1_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_129_M_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_needwun_Pipeline_trace_fu_137_ap_start : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_137_ap_done : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_137_ap_idle : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_137_ap_ready : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_137_SEQA_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_needwun_Pipeline_trace_fu_137_SEQA_0_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_137_SEQA_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_needwun_Pipeline_trace_fu_137_SEQA_1_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_137_SEQB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_needwun_Pipeline_trace_fu_137_SEQB_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_137_ptr_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_needwun_Pipeline_trace_fu_137_ptr_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_137_alignedA_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_trace_fu_137_alignedA_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_137_alignedA_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_137_alignedA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_trace_fu_137_alignedB_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_trace_fu_137_alignedB_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_137_alignedB_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_137_alignedB_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_trace_fu_137_b_str_idx_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_needwun_Pipeline_trace_fu_137_b_str_idx_out_ap_vld : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_154_ap_start : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_154_ap_done : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_154_ap_idle : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_154_ap_ready : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_154_ptr_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_154_ptr_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_154_ptr_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_154_ptr_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_154_M_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_154_M_0_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_154_M_0_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_154_M_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_154_M_0_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_154_M_0_ce1 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_154_SEQA_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_154_SEQA_0_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_154_SEQA_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_154_SEQA_1_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_154_M_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_154_M_1_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_154_M_1_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_154_M_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_154_M_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_154_M_1_ce1 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in1_fu_173_ap_start : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in1_fu_173_ap_done : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in1_fu_173_ap_idle : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in1_fu_173_ap_ready : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in1_fu_173_ptr_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_needwun_Pipeline_fill_in1_fu_173_ptr_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in1_fu_173_ptr_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in1_fu_173_ptr_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_needwun_Pipeline_fill_in1_fu_173_M_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_needwun_Pipeline_fill_in1_fu_173_M_0_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in1_fu_173_M_0_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in1_fu_173_M_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_needwun_Pipeline_fill_in1_fu_173_M_0_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_needwun_Pipeline_fill_in1_fu_173_M_0_ce1 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in1_fu_173_SEQA_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_needwun_Pipeline_fill_in1_fu_173_SEQA_0_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in1_fu_173_SEQA_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_needwun_Pipeline_fill_in1_fu_173_SEQA_1_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in1_fu_173_M_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_needwun_Pipeline_fill_in1_fu_173_M_1_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in1_fu_173_M_1_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in1_fu_173_M_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_needwun_Pipeline_fill_in1_fu_173_M_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_needwun_Pipeline_fill_in1_fu_173_M_1_ce1 : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_192_ap_start : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_192_ap_done : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_192_ap_idle : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_192_ap_ready : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_192_alignedA_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_pad_a_fu_192_alignedA_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_192_alignedA_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_192_alignedA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_pad_a_fu_192_alignedA_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_pad_a_fu_192_alignedA_ce1 : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_192_alignedA_we1 : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_192_alignedA_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_pad_b_fu_199_ap_start : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_b_fu_199_ap_done : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_b_fu_199_ap_idle : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_b_fu_199_ap_ready : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_b_fu_199_alignedB_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_pad_b_fu_199_alignedB_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_b_fu_199_alignedB_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_b_fu_199_alignedB_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_pad_b_fu_199_alignedB_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_pad_b_fu_199_alignedB_ce1 : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_b_fu_199_alignedB_we1 : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_b_fu_199_alignedB_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_init_row_fu_123_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_needwun_Pipeline_init_col_fu_129_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm_state3 : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_needwun_Pipeline_trace_fu_137_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal b_str_idx_loc_fu_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_154_ap_start_reg : STD_LOGIC := '0';
    signal grp_needwun_Pipeline_fill_in1_fu_173_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_needwun_Pipeline_pad_a_fu_192_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_needwun_Pipeline_pad_b_fu_199_ap_start_reg : STD_LOGIC := '0';
    signal p_cast22_fu_236_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast23_fu_303_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal b_idx_fu_94 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln30_fu_241_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast8_fu_230_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln30_fu_252_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_264_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_31_fu_258_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl3_fu_289_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln30_fu_255_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_35_fu_318_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component needwun_needwun_Pipeline_init_row IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        M_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        M_0_ce0 : OUT STD_LOGIC;
        M_0_we0 : OUT STD_LOGIC;
        M_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        M_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        M_0_ce1 : OUT STD_LOGIC;
        M_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component needwun_needwun_Pipeline_init_col IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        M_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        M_0_ce0 : OUT STD_LOGIC;
        M_0_we0 : OUT STD_LOGIC;
        M_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        M_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        M_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        M_1_ce0 : OUT STD_LOGIC;
        M_1_we0 : OUT STD_LOGIC;
        M_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        M_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component needwun_needwun_Pipeline_trace IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        SEQA_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        SEQA_0_ce0 : OUT STD_LOGIC;
        SEQA_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SEQA_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        SEQA_1_ce0 : OUT STD_LOGIC;
        SEQA_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SEQB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        SEQB_ce0 : OUT STD_LOGIC;
        SEQB_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ptr_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ptr_ce0 : OUT STD_LOGIC;
        ptr_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        alignedA_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedA_ce0 : OUT STD_LOGIC;
        alignedA_we0 : OUT STD_LOGIC;
        alignedA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedB_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedB_ce0 : OUT STD_LOGIC;
        alignedB_we0 : OUT STD_LOGIC;
        alignedB_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        b_str_idx_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        b_str_idx_out_ap_vld : OUT STD_LOGIC );
    end component;


    component needwun_needwun_Pipeline_fill_in IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ptr_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ptr_ce0 : OUT STD_LOGIC;
        ptr_we0 : OUT STD_LOGIC;
        ptr_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ptr_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        M_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        M_0_ce0 : OUT STD_LOGIC;
        M_0_we0 : OUT STD_LOGIC;
        M_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        M_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        M_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        M_0_ce1 : OUT STD_LOGIC;
        M_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        SEQA_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        SEQA_0_ce0 : OUT STD_LOGIC;
        SEQA_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SEQA_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        SEQA_1_ce0 : OUT STD_LOGIC;
        SEQA_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SEQB_load : IN STD_LOGIC_VECTOR (15 downto 0);
        p_cast21 : IN STD_LOGIC_VECTOR (3 downto 0);
        p_cast15 : IN STD_LOGIC_VECTOR (13 downto 0);
        M_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        M_1_ce0 : OUT STD_LOGIC;
        M_1_we0 : OUT STD_LOGIC;
        M_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        M_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        M_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        M_1_ce1 : OUT STD_LOGIC;
        M_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        empty : IN STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component needwun_needwun_Pipeline_fill_in1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ptr_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ptr_ce0 : OUT STD_LOGIC;
        ptr_we0 : OUT STD_LOGIC;
        ptr_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ptr_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        M_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        M_0_ce0 : OUT STD_LOGIC;
        M_0_we0 : OUT STD_LOGIC;
        M_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        M_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        M_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        M_0_ce1 : OUT STD_LOGIC;
        M_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        SEQA_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        SEQA_0_ce0 : OUT STD_LOGIC;
        SEQA_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SEQA_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        SEQA_1_ce0 : OUT STD_LOGIC;
        SEQA_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SEQB_load_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_cast21 : IN STD_LOGIC_VECTOR (3 downto 0);
        empty_16 : IN STD_LOGIC_VECTOR (14 downto 0);
        M_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        M_1_ce0 : OUT STD_LOGIC;
        M_1_we0 : OUT STD_LOGIC;
        M_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        M_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        M_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        M_1_ce1 : OUT STD_LOGIC;
        M_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        empty : IN STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component needwun_needwun_Pipeline_pad_a IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln3 : IN STD_LOGIC_VECTOR (31 downto 0);
        alignedA_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedA_ce0 : OUT STD_LOGIC;
        alignedA_we0 : OUT STD_LOGIC;
        alignedA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedA_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedA_ce1 : OUT STD_LOGIC;
        alignedA_we1 : OUT STD_LOGIC;
        alignedA_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component needwun_needwun_Pipeline_pad_b IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln3 : IN STD_LOGIC_VECTOR (31 downto 0);
        alignedB_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedB_ce0 : OUT STD_LOGIC;
        alignedB_we0 : OUT STD_LOGIC;
        alignedB_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedB_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedB_ce1 : OUT STD_LOGIC;
        alignedB_we1 : OUT STD_LOGIC;
        alignedB_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    grp_needwun_Pipeline_init_row_fu_123 : component needwun_needwun_Pipeline_init_row
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_needwun_Pipeline_init_row_fu_123_ap_start,
        ap_done => grp_needwun_Pipeline_init_row_fu_123_ap_done,
        ap_idle => grp_needwun_Pipeline_init_row_fu_123_ap_idle,
        ap_ready => grp_needwun_Pipeline_init_row_fu_123_ap_ready,
        M_0_address0 => grp_needwun_Pipeline_init_row_fu_123_M_0_address0,
        M_0_ce0 => grp_needwun_Pipeline_init_row_fu_123_M_0_ce0,
        M_0_we0 => grp_needwun_Pipeline_init_row_fu_123_M_0_we0,
        M_0_d0 => grp_needwun_Pipeline_init_row_fu_123_M_0_d0,
        M_0_address1 => grp_needwun_Pipeline_init_row_fu_123_M_0_address1,
        M_0_ce1 => grp_needwun_Pipeline_init_row_fu_123_M_0_ce1,
        M_0_q1 => M_0_q1);

    grp_needwun_Pipeline_init_col_fu_129 : component needwun_needwun_Pipeline_init_col
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_needwun_Pipeline_init_col_fu_129_ap_start,
        ap_done => grp_needwun_Pipeline_init_col_fu_129_ap_done,
        ap_idle => grp_needwun_Pipeline_init_col_fu_129_ap_idle,
        ap_ready => grp_needwun_Pipeline_init_col_fu_129_ap_ready,
        M_0_address0 => grp_needwun_Pipeline_init_col_fu_129_M_0_address0,
        M_0_ce0 => grp_needwun_Pipeline_init_col_fu_129_M_0_ce0,
        M_0_we0 => grp_needwun_Pipeline_init_col_fu_129_M_0_we0,
        M_0_d0 => grp_needwun_Pipeline_init_col_fu_129_M_0_d0,
        M_0_q0 => M_0_q0,
        M_1_address0 => grp_needwun_Pipeline_init_col_fu_129_M_1_address0,
        M_1_ce0 => grp_needwun_Pipeline_init_col_fu_129_M_1_ce0,
        M_1_we0 => grp_needwun_Pipeline_init_col_fu_129_M_1_we0,
        M_1_d0 => grp_needwun_Pipeline_init_col_fu_129_M_1_d0,
        M_1_q0 => M_1_q0);

    grp_needwun_Pipeline_trace_fu_137 : component needwun_needwun_Pipeline_trace
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_needwun_Pipeline_trace_fu_137_ap_start,
        ap_done => grp_needwun_Pipeline_trace_fu_137_ap_done,
        ap_idle => grp_needwun_Pipeline_trace_fu_137_ap_idle,
        ap_ready => grp_needwun_Pipeline_trace_fu_137_ap_ready,
        SEQA_0_address0 => grp_needwun_Pipeline_trace_fu_137_SEQA_0_address0,
        SEQA_0_ce0 => grp_needwun_Pipeline_trace_fu_137_SEQA_0_ce0,
        SEQA_0_q0 => SEQA_0_q0,
        SEQA_1_address0 => grp_needwun_Pipeline_trace_fu_137_SEQA_1_address0,
        SEQA_1_ce0 => grp_needwun_Pipeline_trace_fu_137_SEQA_1_ce0,
        SEQA_1_q0 => SEQA_1_q0,
        SEQB_address0 => grp_needwun_Pipeline_trace_fu_137_SEQB_address0,
        SEQB_ce0 => grp_needwun_Pipeline_trace_fu_137_SEQB_ce0,
        SEQB_q0 => SEQB_q0,
        ptr_address0 => grp_needwun_Pipeline_trace_fu_137_ptr_address0,
        ptr_ce0 => grp_needwun_Pipeline_trace_fu_137_ptr_ce0,
        ptr_q0 => ptr_q0,
        alignedA_address0 => grp_needwun_Pipeline_trace_fu_137_alignedA_address0,
        alignedA_ce0 => grp_needwun_Pipeline_trace_fu_137_alignedA_ce0,
        alignedA_we0 => grp_needwun_Pipeline_trace_fu_137_alignedA_we0,
        alignedA_d0 => grp_needwun_Pipeline_trace_fu_137_alignedA_d0,
        alignedB_address0 => grp_needwun_Pipeline_trace_fu_137_alignedB_address0,
        alignedB_ce0 => grp_needwun_Pipeline_trace_fu_137_alignedB_ce0,
        alignedB_we0 => grp_needwun_Pipeline_trace_fu_137_alignedB_we0,
        alignedB_d0 => grp_needwun_Pipeline_trace_fu_137_alignedB_d0,
        b_str_idx_out => grp_needwun_Pipeline_trace_fu_137_b_str_idx_out,
        b_str_idx_out_ap_vld => grp_needwun_Pipeline_trace_fu_137_b_str_idx_out_ap_vld);

    grp_needwun_Pipeline_fill_in_fu_154 : component needwun_needwun_Pipeline_fill_in
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_needwun_Pipeline_fill_in_fu_154_ap_start,
        ap_done => grp_needwun_Pipeline_fill_in_fu_154_ap_done,
        ap_idle => grp_needwun_Pipeline_fill_in_fu_154_ap_idle,
        ap_ready => grp_needwun_Pipeline_fill_in_fu_154_ap_ready,
        ptr_address0 => grp_needwun_Pipeline_fill_in_fu_154_ptr_address0,
        ptr_ce0 => grp_needwun_Pipeline_fill_in_fu_154_ptr_ce0,
        ptr_we0 => grp_needwun_Pipeline_fill_in_fu_154_ptr_we0,
        ptr_d0 => grp_needwun_Pipeline_fill_in_fu_154_ptr_d0,
        ptr_q0 => ptr_q0,
        M_0_address0 => grp_needwun_Pipeline_fill_in_fu_154_M_0_address0,
        M_0_ce0 => grp_needwun_Pipeline_fill_in_fu_154_M_0_ce0,
        M_0_we0 => grp_needwun_Pipeline_fill_in_fu_154_M_0_we0,
        M_0_d0 => grp_needwun_Pipeline_fill_in_fu_154_M_0_d0,
        M_0_q0 => M_0_q0,
        M_0_address1 => grp_needwun_Pipeline_fill_in_fu_154_M_0_address1,
        M_0_ce1 => grp_needwun_Pipeline_fill_in_fu_154_M_0_ce1,
        M_0_q1 => M_0_q1,
        SEQA_0_address0 => grp_needwun_Pipeline_fill_in_fu_154_SEQA_0_address0,
        SEQA_0_ce0 => grp_needwun_Pipeline_fill_in_fu_154_SEQA_0_ce0,
        SEQA_0_q0 => SEQA_0_q0,
        SEQA_1_address0 => grp_needwun_Pipeline_fill_in_fu_154_SEQA_1_address0,
        SEQA_1_ce0 => grp_needwun_Pipeline_fill_in_fu_154_SEQA_1_ce0,
        SEQA_1_q0 => SEQA_1_q0,
        SEQB_load => reg_206,
        p_cast21 => tmp_s_reg_368,
        p_cast15 => tmp_21_reg_374,
        M_1_address0 => grp_needwun_Pipeline_fill_in_fu_154_M_1_address0,
        M_1_ce0 => grp_needwun_Pipeline_fill_in_fu_154_M_1_ce0,
        M_1_we0 => grp_needwun_Pipeline_fill_in_fu_154_M_1_we0,
        M_1_d0 => grp_needwun_Pipeline_fill_in_fu_154_M_1_d0,
        M_1_q0 => M_1_q0,
        M_1_address1 => grp_needwun_Pipeline_fill_in_fu_154_M_1_address1,
        M_1_ce1 => grp_needwun_Pipeline_fill_in_fu_154_M_1_ce1,
        M_1_q1 => M_1_q1,
        empty => empty_32_reg_379);

    grp_needwun_Pipeline_fill_in1_fu_173 : component needwun_needwun_Pipeline_fill_in1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_needwun_Pipeline_fill_in1_fu_173_ap_start,
        ap_done => grp_needwun_Pipeline_fill_in1_fu_173_ap_done,
        ap_idle => grp_needwun_Pipeline_fill_in1_fu_173_ap_idle,
        ap_ready => grp_needwun_Pipeline_fill_in1_fu_173_ap_ready,
        ptr_address0 => grp_needwun_Pipeline_fill_in1_fu_173_ptr_address0,
        ptr_ce0 => grp_needwun_Pipeline_fill_in1_fu_173_ptr_ce0,
        ptr_we0 => grp_needwun_Pipeline_fill_in1_fu_173_ptr_we0,
        ptr_d0 => grp_needwun_Pipeline_fill_in1_fu_173_ptr_d0,
        ptr_q0 => ptr_q0,
        M_0_address0 => grp_needwun_Pipeline_fill_in1_fu_173_M_0_address0,
        M_0_ce0 => grp_needwun_Pipeline_fill_in1_fu_173_M_0_ce0,
        M_0_we0 => grp_needwun_Pipeline_fill_in1_fu_173_M_0_we0,
        M_0_d0 => grp_needwun_Pipeline_fill_in1_fu_173_M_0_d0,
        M_0_q0 => M_0_q0,
        M_0_address1 => grp_needwun_Pipeline_fill_in1_fu_173_M_0_address1,
        M_0_ce1 => grp_needwun_Pipeline_fill_in1_fu_173_M_0_ce1,
        M_0_q1 => M_0_q1,
        SEQA_0_address0 => grp_needwun_Pipeline_fill_in1_fu_173_SEQA_0_address0,
        SEQA_0_ce0 => grp_needwun_Pipeline_fill_in1_fu_173_SEQA_0_ce0,
        SEQA_0_q0 => SEQA_0_q0,
        SEQA_1_address0 => grp_needwun_Pipeline_fill_in1_fu_173_SEQA_1_address0,
        SEQA_1_ce0 => grp_needwun_Pipeline_fill_in1_fu_173_SEQA_1_ce0,
        SEQA_1_q0 => SEQA_1_q0,
        SEQB_load_3 => reg_206,
        p_cast21 => tmp_s_reg_368,
        empty_16 => empty_32_reg_379,
        M_1_address0 => grp_needwun_Pipeline_fill_in1_fu_173_M_1_address0,
        M_1_ce0 => grp_needwun_Pipeline_fill_in1_fu_173_M_1_ce0,
        M_1_we0 => grp_needwun_Pipeline_fill_in1_fu_173_M_1_we0,
        M_1_d0 => grp_needwun_Pipeline_fill_in1_fu_173_M_1_d0,
        M_1_q0 => M_1_q0,
        M_1_address1 => grp_needwun_Pipeline_fill_in1_fu_173_M_1_address1,
        M_1_ce1 => grp_needwun_Pipeline_fill_in1_fu_173_M_1_ce1,
        M_1_q1 => M_1_q1,
        empty => empty_33_reg_391);

    grp_needwun_Pipeline_pad_a_fu_192 : component needwun_needwun_Pipeline_pad_a
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_needwun_Pipeline_pad_a_fu_192_ap_start,
        ap_done => grp_needwun_Pipeline_pad_a_fu_192_ap_done,
        ap_idle => grp_needwun_Pipeline_pad_a_fu_192_ap_idle,
        ap_ready => grp_needwun_Pipeline_pad_a_fu_192_ap_ready,
        trunc_ln3 => b_str_idx_loc_fu_98,
        alignedA_address0 => grp_needwun_Pipeline_pad_a_fu_192_alignedA_address0,
        alignedA_ce0 => grp_needwun_Pipeline_pad_a_fu_192_alignedA_ce0,
        alignedA_we0 => grp_needwun_Pipeline_pad_a_fu_192_alignedA_we0,
        alignedA_d0 => grp_needwun_Pipeline_pad_a_fu_192_alignedA_d0,
        alignedA_address1 => grp_needwun_Pipeline_pad_a_fu_192_alignedA_address1,
        alignedA_ce1 => grp_needwun_Pipeline_pad_a_fu_192_alignedA_ce1,
        alignedA_we1 => grp_needwun_Pipeline_pad_a_fu_192_alignedA_we1,
        alignedA_d1 => grp_needwun_Pipeline_pad_a_fu_192_alignedA_d1);

    grp_needwun_Pipeline_pad_b_fu_199 : component needwun_needwun_Pipeline_pad_b
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_needwun_Pipeline_pad_b_fu_199_ap_start,
        ap_done => grp_needwun_Pipeline_pad_b_fu_199_ap_done,
        ap_idle => grp_needwun_Pipeline_pad_b_fu_199_ap_idle,
        ap_ready => grp_needwun_Pipeline_pad_b_fu_199_ap_ready,
        trunc_ln3 => b_str_idx_loc_fu_98,
        alignedB_address0 => grp_needwun_Pipeline_pad_b_fu_199_alignedB_address0,
        alignedB_ce0 => grp_needwun_Pipeline_pad_b_fu_199_alignedB_ce0,
        alignedB_we0 => grp_needwun_Pipeline_pad_b_fu_199_alignedB_we0,
        alignedB_d0 => grp_needwun_Pipeline_pad_b_fu_199_alignedB_d0,
        alignedB_address1 => grp_needwun_Pipeline_pad_b_fu_199_alignedB_address1,
        alignedB_ce1 => grp_needwun_Pipeline_pad_b_fu_199_alignedB_ce1,
        alignedB_we1 => grp_needwun_Pipeline_pad_b_fu_199_alignedB_we1,
        alignedB_d1 => grp_needwun_Pipeline_pad_b_fu_199_alignedB_d1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_needwun_Pipeline_fill_in1_fu_173_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_needwun_Pipeline_fill_in1_fu_173_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_needwun_Pipeline_fill_in1_fu_173_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_needwun_Pipeline_fill_in1_fu_173_ap_ready = ap_const_logic_1)) then 
                    grp_needwun_Pipeline_fill_in1_fu_173_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_needwun_Pipeline_fill_in_fu_154_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_needwun_Pipeline_fill_in_fu_154_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_needwun_Pipeline_fill_in_fu_154_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_needwun_Pipeline_fill_in_fu_154_ap_ready = ap_const_logic_1)) then 
                    grp_needwun_Pipeline_fill_in_fu_154_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_needwun_Pipeline_init_col_fu_129_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_needwun_Pipeline_init_col_fu_129_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_needwun_Pipeline_init_col_fu_129_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_needwun_Pipeline_init_col_fu_129_ap_ready = ap_const_logic_1)) then 
                    grp_needwun_Pipeline_init_col_fu_129_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_needwun_Pipeline_init_row_fu_123_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_needwun_Pipeline_init_row_fu_123_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_needwun_Pipeline_init_row_fu_123_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_needwun_Pipeline_init_row_fu_123_ap_ready = ap_const_logic_1)) then 
                    grp_needwun_Pipeline_init_row_fu_123_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_needwun_Pipeline_pad_a_fu_192_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_needwun_Pipeline_pad_a_fu_192_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln85_fu_328_p2 = ap_const_lv1_1))) then 
                    grp_needwun_Pipeline_pad_a_fu_192_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_needwun_Pipeline_pad_a_fu_192_ap_ready = ap_const_logic_1)) then 
                    grp_needwun_Pipeline_pad_a_fu_192_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_needwun_Pipeline_pad_b_fu_199_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_needwun_Pipeline_pad_b_fu_199_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln85_fu_328_p2 = ap_const_lv1_1))) then 
                    grp_needwun_Pipeline_pad_b_fu_199_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_needwun_Pipeline_pad_b_fu_199_ap_ready = ap_const_logic_1)) then 
                    grp_needwun_Pipeline_pad_b_fu_199_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_needwun_Pipeline_trace_fu_137_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_needwun_Pipeline_trace_fu_137_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln30_fu_220_p2 = ap_const_lv1_0))) then 
                    grp_needwun_Pipeline_trace_fu_137_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_needwun_Pipeline_trace_fu_137_ap_ready = ap_const_logic_1)) then 
                    grp_needwun_Pipeline_trace_fu_137_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    b_idx_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                b_idx_fu_94 <= ap_const_lv8_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln30_fu_220_p2 = ap_const_lv1_1))) then 
                b_idx_fu_94 <= add_ln30_fu_241_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                b_idx_4_reg_347 <= b_idx_fu_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_needwun_Pipeline_trace_fu_137_b_str_idx_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                b_str_idx_loc_fu_98 <= grp_needwun_Pipeline_trace_fu_137_b_str_idx_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                empty_32_reg_379 <= empty_32_fu_296_p2;
                tmp_21_reg_374 <= tmp_21_fu_280_p3;
                    tmp_s_reg_368(3) <= tmp_s_fu_271_p3(3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                empty_33_reg_391 <= empty_33_fu_307_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                icmp_ln85_reg_399 <= icmp_ln85_fu_328_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then
                reg_206 <= SEQB_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln30_fu_220_p2 = ap_const_lv1_1))) then
                trunc_ln30_1_reg_358 <= trunc_ln30_1_fu_226_p1;
            end if;
        end if;
    end process;
    tmp_s_reg_368(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln30_fu_220_p2, ap_CS_fsm_state7, grp_needwun_Pipeline_init_row_fu_123_ap_done, grp_needwun_Pipeline_init_col_fu_129_ap_done, grp_needwun_Pipeline_trace_fu_137_ap_done, grp_needwun_Pipeline_fill_in_fu_154_ap_done, grp_needwun_Pipeline_fill_in1_fu_173_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_block_state12_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_needwun_Pipeline_init_row_fu_123_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_needwun_Pipeline_init_col_fu_129_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln30_fu_220_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_needwun_Pipeline_fill_in_fu_154_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_needwun_Pipeline_fill_in1_fu_173_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_needwun_Pipeline_trace_fu_137_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;

    M_0_address0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_init_row_fu_123_M_0_address0, grp_needwun_Pipeline_init_col_fu_129_M_0_address0, grp_needwun_Pipeline_fill_in_fu_154_M_0_address0, grp_needwun_Pipeline_fill_in1_fu_173_M_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_0_address0 <= grp_needwun_Pipeline_fill_in1_fu_173_M_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            M_0_address0 <= grp_needwun_Pipeline_fill_in_fu_154_M_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_0_address0 <= grp_needwun_Pipeline_init_col_fu_129_M_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_0_address0 <= grp_needwun_Pipeline_init_row_fu_123_M_0_address0;
        else 
            M_0_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    M_0_address1_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_init_row_fu_123_M_0_address1, grp_needwun_Pipeline_fill_in_fu_154_M_0_address1, grp_needwun_Pipeline_fill_in1_fu_173_M_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_0_address1 <= grp_needwun_Pipeline_fill_in1_fu_173_M_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            M_0_address1 <= grp_needwun_Pipeline_fill_in_fu_154_M_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_0_address1 <= grp_needwun_Pipeline_init_row_fu_123_M_0_address1;
        else 
            M_0_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    M_0_ce0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_init_row_fu_123_M_0_ce0, grp_needwun_Pipeline_init_col_fu_129_M_0_ce0, grp_needwun_Pipeline_fill_in_fu_154_M_0_ce0, grp_needwun_Pipeline_fill_in1_fu_173_M_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_0_ce0 <= grp_needwun_Pipeline_fill_in1_fu_173_M_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            M_0_ce0 <= grp_needwun_Pipeline_fill_in_fu_154_M_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_0_ce0 <= grp_needwun_Pipeline_init_col_fu_129_M_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_0_ce0 <= grp_needwun_Pipeline_init_row_fu_123_M_0_ce0;
        else 
            M_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    M_0_ce1_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_init_row_fu_123_M_0_ce1, grp_needwun_Pipeline_fill_in_fu_154_M_0_ce1, grp_needwun_Pipeline_fill_in1_fu_173_M_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_0_ce1 <= grp_needwun_Pipeline_fill_in1_fu_173_M_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            M_0_ce1 <= grp_needwun_Pipeline_fill_in_fu_154_M_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_0_ce1 <= grp_needwun_Pipeline_init_row_fu_123_M_0_ce1;
        else 
            M_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    M_0_d0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_init_row_fu_123_M_0_d0, grp_needwun_Pipeline_init_col_fu_129_M_0_d0, grp_needwun_Pipeline_fill_in_fu_154_M_0_d0, grp_needwun_Pipeline_fill_in1_fu_173_M_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_0_d0 <= grp_needwun_Pipeline_fill_in1_fu_173_M_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            M_0_d0 <= grp_needwun_Pipeline_fill_in_fu_154_M_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_0_d0 <= grp_needwun_Pipeline_init_col_fu_129_M_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_0_d0 <= grp_needwun_Pipeline_init_row_fu_123_M_0_d0;
        else 
            M_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_0_we0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_init_row_fu_123_M_0_we0, grp_needwun_Pipeline_init_col_fu_129_M_0_we0, grp_needwun_Pipeline_fill_in_fu_154_M_0_we0, grp_needwun_Pipeline_fill_in1_fu_173_M_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_0_we0 <= grp_needwun_Pipeline_fill_in1_fu_173_M_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            M_0_we0 <= grp_needwun_Pipeline_fill_in_fu_154_M_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_0_we0 <= grp_needwun_Pipeline_init_col_fu_129_M_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_0_we0 <= grp_needwun_Pipeline_init_row_fu_123_M_0_we0;
        else 
            M_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    M_1_address0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_init_col_fu_129_M_1_address0, grp_needwun_Pipeline_fill_in_fu_154_M_1_address0, grp_needwun_Pipeline_fill_in1_fu_173_M_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_1_address0 <= grp_needwun_Pipeline_fill_in1_fu_173_M_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            M_1_address0 <= grp_needwun_Pipeline_fill_in_fu_154_M_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_1_address0 <= grp_needwun_Pipeline_init_col_fu_129_M_1_address0;
        else 
            M_1_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    M_1_address1_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_fill_in_fu_154_M_1_address1, grp_needwun_Pipeline_fill_in1_fu_173_M_1_address1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_1_address1 <= grp_needwun_Pipeline_fill_in1_fu_173_M_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            M_1_address1 <= grp_needwun_Pipeline_fill_in_fu_154_M_1_address1;
        else 
            M_1_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    M_1_ce0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_init_col_fu_129_M_1_ce0, grp_needwun_Pipeline_fill_in_fu_154_M_1_ce0, grp_needwun_Pipeline_fill_in1_fu_173_M_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_1_ce0 <= grp_needwun_Pipeline_fill_in1_fu_173_M_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            M_1_ce0 <= grp_needwun_Pipeline_fill_in_fu_154_M_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_1_ce0 <= grp_needwun_Pipeline_init_col_fu_129_M_1_ce0;
        else 
            M_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    M_1_ce1_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_fill_in_fu_154_M_1_ce1, grp_needwun_Pipeline_fill_in1_fu_173_M_1_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_1_ce1 <= grp_needwun_Pipeline_fill_in1_fu_173_M_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            M_1_ce1 <= grp_needwun_Pipeline_fill_in_fu_154_M_1_ce1;
        else 
            M_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    M_1_d0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_init_col_fu_129_M_1_d0, grp_needwun_Pipeline_fill_in_fu_154_M_1_d0, grp_needwun_Pipeline_fill_in1_fu_173_M_1_d0, ap_CS_fsm_state4, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_1_d0 <= grp_needwun_Pipeline_fill_in1_fu_173_M_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            M_1_d0 <= grp_needwun_Pipeline_fill_in_fu_154_M_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_1_d0 <= grp_needwun_Pipeline_init_col_fu_129_M_1_d0;
        else 
            M_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_1_we0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_init_col_fu_129_M_1_we0, grp_needwun_Pipeline_fill_in_fu_154_M_1_we0, grp_needwun_Pipeline_fill_in1_fu_173_M_1_we0, ap_CS_fsm_state4, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            M_1_we0 <= grp_needwun_Pipeline_fill_in1_fu_173_M_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            M_1_we0 <= grp_needwun_Pipeline_fill_in_fu_154_M_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_1_we0 <= grp_needwun_Pipeline_init_col_fu_129_M_1_we0;
        else 
            M_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    SEQA_0_address0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_trace_fu_137_SEQA_0_address0, grp_needwun_Pipeline_fill_in_fu_154_SEQA_0_address0, grp_needwun_Pipeline_fill_in1_fu_173_SEQA_0_address0, ap_CS_fsm_state10, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            SEQA_0_address0 <= grp_needwun_Pipeline_fill_in1_fu_173_SEQA_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            SEQA_0_address0 <= grp_needwun_Pipeline_fill_in_fu_154_SEQA_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            SEQA_0_address0 <= grp_needwun_Pipeline_trace_fu_137_SEQA_0_address0;
        else 
            SEQA_0_address0 <= "XXXXX";
        end if; 
    end process;


    SEQA_0_ce0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_trace_fu_137_SEQA_0_ce0, grp_needwun_Pipeline_fill_in_fu_154_SEQA_0_ce0, grp_needwun_Pipeline_fill_in1_fu_173_SEQA_0_ce0, ap_CS_fsm_state10, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            SEQA_0_ce0 <= grp_needwun_Pipeline_fill_in1_fu_173_SEQA_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            SEQA_0_ce0 <= grp_needwun_Pipeline_fill_in_fu_154_SEQA_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            SEQA_0_ce0 <= grp_needwun_Pipeline_trace_fu_137_SEQA_0_ce0;
        else 
            SEQA_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SEQA_1_address0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_trace_fu_137_SEQA_1_address0, grp_needwun_Pipeline_fill_in_fu_154_SEQA_1_address0, grp_needwun_Pipeline_fill_in1_fu_173_SEQA_1_address0, ap_CS_fsm_state10, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            SEQA_1_address0 <= grp_needwun_Pipeline_fill_in1_fu_173_SEQA_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            SEQA_1_address0 <= grp_needwun_Pipeline_fill_in_fu_154_SEQA_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            SEQA_1_address0 <= grp_needwun_Pipeline_trace_fu_137_SEQA_1_address0;
        else 
            SEQA_1_address0 <= "XXXXX";
        end if; 
    end process;


    SEQA_1_ce0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_trace_fu_137_SEQA_1_ce0, grp_needwun_Pipeline_fill_in_fu_154_SEQA_1_ce0, grp_needwun_Pipeline_fill_in1_fu_173_SEQA_1_ce0, ap_CS_fsm_state10, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            SEQA_1_ce0 <= grp_needwun_Pipeline_fill_in1_fu_173_SEQA_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            SEQA_1_ce0 <= grp_needwun_Pipeline_fill_in_fu_154_SEQA_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            SEQA_1_ce0 <= grp_needwun_Pipeline_trace_fu_137_SEQA_1_ce0;
        else 
            SEQA_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SEQB_address0_assign_proc : process(ap_CS_fsm_state5, icmp_ln30_fu_220_p2, ap_CS_fsm_state7, grp_needwun_Pipeline_trace_fu_137_SEQB_address0, ap_CS_fsm_state10, p_cast22_fu_236_p1, p_cast23_fu_303_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            SEQB_address0 <= p_cast23_fu_303_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln30_fu_220_p2 = ap_const_lv1_1))) then 
            SEQB_address0 <= p_cast22_fu_236_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            SEQB_address0 <= grp_needwun_Pipeline_trace_fu_137_SEQB_address0;
        else 
            SEQB_address0 <= "XXXXXX";
        end if; 
    end process;


    SEQB_ce0_assign_proc : process(ap_CS_fsm_state5, icmp_ln30_fu_220_p2, ap_CS_fsm_state7, grp_needwun_Pipeline_trace_fu_137_SEQB_ce0, grp_needwun_Pipeline_fill_in_fu_154_ap_done, ap_CS_fsm_state10)
    begin
        if ((((grp_needwun_Pipeline_fill_in_fu_154_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln30_fu_220_p2 = ap_const_lv1_1)))) then 
            SEQB_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            SEQB_ce0 <= grp_needwun_Pipeline_trace_fu_137_SEQB_ce0;
        else 
            SEQB_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln30_fu_241_p2 <= std_logic_vector(unsigned(b_idx_fu_94) + unsigned(ap_const_lv8_2));

    alignedA_address0_assign_proc : process(icmp_ln85_reg_399, grp_needwun_Pipeline_trace_fu_137_alignedA_address0, grp_needwun_Pipeline_pad_a_fu_192_alignedA_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln85_reg_399 = ap_const_lv1_1))) then 
            alignedA_address0 <= grp_needwun_Pipeline_pad_a_fu_192_alignedA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            alignedA_address0 <= grp_needwun_Pipeline_trace_fu_137_alignedA_address0;
        else 
            alignedA_address0 <= "XXXXXXXX";
        end if; 
    end process;

    alignedA_address1 <= grp_needwun_Pipeline_pad_a_fu_192_alignedA_address1;

    alignedA_ce0_assign_proc : process(icmp_ln85_reg_399, grp_needwun_Pipeline_trace_fu_137_alignedA_ce0, grp_needwun_Pipeline_pad_a_fu_192_alignedA_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln85_reg_399 = ap_const_lv1_1))) then 
            alignedA_ce0 <= grp_needwun_Pipeline_pad_a_fu_192_alignedA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            alignedA_ce0 <= grp_needwun_Pipeline_trace_fu_137_alignedA_ce0;
        else 
            alignedA_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alignedA_ce1_assign_proc : process(icmp_ln85_reg_399, grp_needwun_Pipeline_pad_a_fu_192_alignedA_ce1, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln85_reg_399 = ap_const_lv1_1))) then 
            alignedA_ce1 <= grp_needwun_Pipeline_pad_a_fu_192_alignedA_ce1;
        else 
            alignedA_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    alignedA_d0_assign_proc : process(icmp_ln85_reg_399, grp_needwun_Pipeline_trace_fu_137_alignedA_d0, grp_needwun_Pipeline_pad_a_fu_192_alignedA_d0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln85_reg_399 = ap_const_lv1_1))) then 
            alignedA_d0 <= grp_needwun_Pipeline_pad_a_fu_192_alignedA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            alignedA_d0 <= grp_needwun_Pipeline_trace_fu_137_alignedA_d0;
        else 
            alignedA_d0 <= "XXXXXXXX";
        end if; 
    end process;

    alignedA_d1 <= grp_needwun_Pipeline_pad_a_fu_192_alignedA_d1;

    alignedA_we0_assign_proc : process(icmp_ln85_reg_399, grp_needwun_Pipeline_trace_fu_137_alignedA_we0, grp_needwun_Pipeline_pad_a_fu_192_alignedA_we0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln85_reg_399 = ap_const_lv1_1))) then 
            alignedA_we0 <= grp_needwun_Pipeline_pad_a_fu_192_alignedA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            alignedA_we0 <= grp_needwun_Pipeline_trace_fu_137_alignedA_we0;
        else 
            alignedA_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alignedA_we1_assign_proc : process(icmp_ln85_reg_399, grp_needwun_Pipeline_pad_a_fu_192_alignedA_we1, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln85_reg_399 = ap_const_lv1_1))) then 
            alignedA_we1 <= grp_needwun_Pipeline_pad_a_fu_192_alignedA_we1;
        else 
            alignedA_we1 <= ap_const_logic_0;
        end if; 
    end process;


    alignedB_address0_assign_proc : process(icmp_ln85_reg_399, grp_needwun_Pipeline_trace_fu_137_alignedB_address0, grp_needwun_Pipeline_pad_b_fu_199_alignedB_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln85_reg_399 = ap_const_lv1_1))) then 
            alignedB_address0 <= grp_needwun_Pipeline_pad_b_fu_199_alignedB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            alignedB_address0 <= grp_needwun_Pipeline_trace_fu_137_alignedB_address0;
        else 
            alignedB_address0 <= "XXXXXXXX";
        end if; 
    end process;

    alignedB_address1 <= grp_needwun_Pipeline_pad_b_fu_199_alignedB_address1;

    alignedB_ce0_assign_proc : process(icmp_ln85_reg_399, grp_needwun_Pipeline_trace_fu_137_alignedB_ce0, grp_needwun_Pipeline_pad_b_fu_199_alignedB_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln85_reg_399 = ap_const_lv1_1))) then 
            alignedB_ce0 <= grp_needwun_Pipeline_pad_b_fu_199_alignedB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            alignedB_ce0 <= grp_needwun_Pipeline_trace_fu_137_alignedB_ce0;
        else 
            alignedB_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alignedB_ce1_assign_proc : process(icmp_ln85_reg_399, grp_needwun_Pipeline_pad_b_fu_199_alignedB_ce1, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln85_reg_399 = ap_const_lv1_1))) then 
            alignedB_ce1 <= grp_needwun_Pipeline_pad_b_fu_199_alignedB_ce1;
        else 
            alignedB_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    alignedB_d0_assign_proc : process(icmp_ln85_reg_399, grp_needwun_Pipeline_trace_fu_137_alignedB_d0, grp_needwun_Pipeline_pad_b_fu_199_alignedB_d0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln85_reg_399 = ap_const_lv1_1))) then 
            alignedB_d0 <= grp_needwun_Pipeline_pad_b_fu_199_alignedB_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            alignedB_d0 <= grp_needwun_Pipeline_trace_fu_137_alignedB_d0;
        else 
            alignedB_d0 <= "XXXXXXXX";
        end if; 
    end process;

    alignedB_d1 <= grp_needwun_Pipeline_pad_b_fu_199_alignedB_d1;

    alignedB_we0_assign_proc : process(icmp_ln85_reg_399, grp_needwun_Pipeline_trace_fu_137_alignedB_we0, grp_needwun_Pipeline_pad_b_fu_199_alignedB_we0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln85_reg_399 = ap_const_lv1_1))) then 
            alignedB_we0 <= grp_needwun_Pipeline_pad_b_fu_199_alignedB_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            alignedB_we0 <= grp_needwun_Pipeline_trace_fu_137_alignedB_we0;
        else 
            alignedB_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alignedB_we1_assign_proc : process(icmp_ln85_reg_399, grp_needwun_Pipeline_pad_b_fu_199_alignedB_we1, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln85_reg_399 = ap_const_lv1_1))) then 
            alignedB_we1 <= grp_needwun_Pipeline_pad_b_fu_199_alignedB_we1;
        else 
            alignedB_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state3 <= ap_NS_fsm(2);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_needwun_Pipeline_trace_fu_137_ap_done)
    begin
        if ((grp_needwun_Pipeline_trace_fu_137_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(ap_block_state12_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state12_on_subcall_done)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_needwun_Pipeline_init_row_fu_123_ap_done)
    begin
        if ((grp_needwun_Pipeline_init_row_fu_123_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_needwun_Pipeline_init_col_fu_129_ap_done)
    begin
        if ((grp_needwun_Pipeline_init_col_fu_129_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_needwun_Pipeline_fill_in_fu_154_ap_done)
    begin
        if ((grp_needwun_Pipeline_fill_in_fu_154_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_needwun_Pipeline_fill_in1_fu_173_ap_done)
    begin
        if ((grp_needwun_Pipeline_fill_in1_fu_173_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state12_on_subcall_done_assign_proc : process(icmp_ln85_reg_399, grp_needwun_Pipeline_pad_a_fu_192_ap_done, grp_needwun_Pipeline_pad_b_fu_199_ap_done)
    begin
                ap_block_state12_on_subcall_done <= (((grp_needwun_Pipeline_pad_b_fu_199_ap_done = ap_const_logic_0) and (icmp_ln85_reg_399 = ap_const_lv1_1)) or ((grp_needwun_Pipeline_pad_a_fu_192_ap_done = ap_const_logic_0) and (icmp_ln85_reg_399 = ap_const_lv1_1)));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state12, ap_block_state12_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12, ap_block_state12_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_31_fu_258_p2 <= std_logic_vector(unsigned(trunc_ln30_fu_252_p1) + unsigned(ap_const_lv7_7F));
    empty_32_fu_296_p2 <= std_logic_vector(unsigned(p_shl3_fu_289_p3) + unsigned(zext_ln30_fu_255_p1));
    empty_33_fu_307_p2 <= std_logic_vector(unsigned(empty_32_reg_379) + unsigned(ap_const_lv15_81));
    grp_needwun_Pipeline_fill_in1_fu_173_ap_start <= grp_needwun_Pipeline_fill_in1_fu_173_ap_start_reg;
    grp_needwun_Pipeline_fill_in_fu_154_ap_start <= grp_needwun_Pipeline_fill_in_fu_154_ap_start_reg;
    grp_needwun_Pipeline_init_col_fu_129_ap_start <= grp_needwun_Pipeline_init_col_fu_129_ap_start_reg;
    grp_needwun_Pipeline_init_row_fu_123_ap_start <= grp_needwun_Pipeline_init_row_fu_123_ap_start_reg;
    grp_needwun_Pipeline_pad_a_fu_192_ap_start <= grp_needwun_Pipeline_pad_a_fu_192_ap_start_reg;
    grp_needwun_Pipeline_pad_b_fu_199_ap_start <= grp_needwun_Pipeline_pad_b_fu_199_ap_start_reg;
    grp_needwun_Pipeline_trace_fu_137_ap_start <= grp_needwun_Pipeline_trace_fu_137_ap_start_reg;
    icmp_ln30_fu_220_p2 <= "1" when (unsigned(b_idx_fu_94) < unsigned(ap_const_lv8_81)) else "0";
    icmp_ln85_fu_328_p2 <= "1" when (signed(tmp_35_fu_318_p4) < signed(ap_const_lv24_1)) else "0";
    p_cast22_fu_236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast8_fu_230_p2),64));
    p_cast23_fu_303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln30_1_reg_358),64));
    p_cast8_fu_230_p2 <= std_logic_vector(unsigned(trunc_ln30_1_fu_226_p1) + unsigned(ap_const_lv6_3F));
    p_shl3_fu_289_p3 <= (b_idx_4_reg_347 & ap_const_lv7_0);

    ptr_address0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_trace_fu_137_ptr_address0, grp_needwun_Pipeline_fill_in_fu_154_ptr_address0, grp_needwun_Pipeline_fill_in1_fu_173_ptr_address0, ap_CS_fsm_state10, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ptr_address0 <= grp_needwun_Pipeline_fill_in1_fu_173_ptr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ptr_address0 <= grp_needwun_Pipeline_fill_in_fu_154_ptr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ptr_address0 <= grp_needwun_Pipeline_trace_fu_137_ptr_address0;
        else 
            ptr_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    ptr_ce0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_trace_fu_137_ptr_ce0, grp_needwun_Pipeline_fill_in_fu_154_ptr_ce0, grp_needwun_Pipeline_fill_in1_fu_173_ptr_ce0, ap_CS_fsm_state10, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ptr_ce0 <= grp_needwun_Pipeline_fill_in1_fu_173_ptr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ptr_ce0 <= grp_needwun_Pipeline_fill_in_fu_154_ptr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ptr_ce0 <= grp_needwun_Pipeline_trace_fu_137_ptr_ce0;
        else 
            ptr_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ptr_d0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_fill_in_fu_154_ptr_d0, grp_needwun_Pipeline_fill_in1_fu_173_ptr_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ptr_d0 <= grp_needwun_Pipeline_fill_in1_fu_173_ptr_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ptr_d0 <= grp_needwun_Pipeline_fill_in_fu_154_ptr_d0;
        else 
            ptr_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ptr_we0_assign_proc : process(ap_CS_fsm_state7, grp_needwun_Pipeline_fill_in_fu_154_ptr_we0, grp_needwun_Pipeline_fill_in1_fu_173_ptr_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ptr_we0 <= grp_needwun_Pipeline_fill_in1_fu_173_ptr_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ptr_we0 <= grp_needwun_Pipeline_fill_in_fu_154_ptr_we0;
        else 
            ptr_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_21_fu_280_p3 <= (empty_31_fu_258_p2 & empty_31_fu_258_p2);
    tmp_35_fu_318_p4 <= b_str_idx_loc_fu_98(31 downto 8);
    tmp_fu_264_p3 <= b_idx_4_reg_347(6 downto 6);
    tmp_s_fu_271_p3 <= (tmp_fu_264_p3 & ap_const_lv3_0);
    trunc_ln30_1_fu_226_p1 <= b_idx_fu_94(6 - 1 downto 0);
    trunc_ln30_fu_252_p1 <= b_idx_4_reg_347(7 - 1 downto 0);
    zext_ln30_fu_255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_idx_4_reg_347),15));
end behav;
