m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vALU
!s110 1728390594
!i10b 1
!s100 7@nZ?_i`VilPdbXU^z7g^1
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
I?c8AR5nCCT4Xn:lW5]d@@1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/ProgramsWorkspace/Vivado/fpga_arm/verilog
w1727796452
8C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/alu.v
FC:/ProgramsWorkspace/Vivado/fpga_arm/verilog/alu.v
!i122 4
L0 1 48
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1728390594.000000
!s107 C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/alu.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
n@a@l@u
valu_tb
!s110 1728390595
!i10b 1
!s100 1U:j?jA68PMe8UECW]M<o1
R0
Ia@[`0YLICWcnbgMVzHLdn0
R1
R2
w1728390583
8C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/alu_tb.v
FC:/ProgramsWorkspace/Vivado/fpga_arm/verilog/alu_tb.v
!i122 5
L0 3 76
R3
r1
!s85 0
31
!s108 1728390595.000000
!s107 C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/alu_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/alu_tb.v|
!i113 1
R4
R5
