	component riscv_system is
		port (
			clk_clk           : in  std_logic                     := 'X';             -- clk
			const_high_export : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			leds_export       : out std_logic_vector(7 downto 0);                     -- export
			reset_reset_n     : in  std_logic                     := 'X';             -- reset_n
			switches_export   : in  std_logic_vector(7 downto 0)  := (others => 'X')  -- export
		);
	end component riscv_system;

