Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc7a100t-2-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\mierusys\afifo_test3\rtl\afifo.v" into library work
Parsing module <AFIFO>.
Analyzing Verilog file "C:\mierusys\afifo_test3\rtl\afifo_test.v" into library work
Parsing module <afifo_test>.
Parsing module <write_side>.
Parsing module <read_side>.
Analyzing Verilog file "C:\mierusys\afifo_test3\rtl\main.v" into library work
Parsing verilog file "../rtl/system.v" included at line 1.
Parsing module <CLKGEN1>.
Parsing module <CLKGEN2>.
Parsing module <RSTGEN>.
Parsing module <GEN>.
Parsing module <main>.
Parsing module <LCDC>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <GEN>.

Elaborating module <IBUFG>.
WARNING:HDLCompiler:1016 - "../rtl/system.v" Line 20: Port CLK180 is not connected to this instance

Elaborating module <CLKGEN1>.

Elaborating module <BUFG>.

Elaborating module <DCM_SP(CLKIN_PERIOD=10.0,CLKFX_MULTIPLY=8,CLKFX_DIVIDE=10)>.
WARNING:HDLCompiler:1016 - "../rtl/system.v" Line 38: Port CLK180 is not connected to this instance

Elaborating module <CLKGEN2>.

Elaborating module <DCM_SP(CLKIN_PERIOD=10.0,CLKFX_MULTIPLY=16,CLKFX_DIVIDE=10)>.

Elaborating module <RSTGEN>.

Elaborating module <afifo_test>.

Elaborating module <AFIFO(DATA_WIDTH=64,AFIFO_SIZE=4)>.
WARNING:HDLCompiler:413 - "C:\mierusys\afifo_test3\rtl\afifo.v" Line 53: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\mierusys\afifo_test3\rtl\afifo.v" Line 54: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\mierusys\afifo_test3\rtl\afifo.v" Line 74: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\mierusys\afifo_test3\rtl\afifo.v" Line 75: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <read_side>.

Elaborating module <write_side>.

Elaborating module <LCDC>.
"C:\mierusys\afifo_test3\rtl\main.v" Line 183. $write EOUT: 00000000\n
WARNING:HDLCompiler:413 - "C:\mierusys\afifo_test3\rtl\main.v" Line 186: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\mierusys\afifo_test3\rtl\main.v" Line 193: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\mierusys\afifo_test3\rtl\main.v" Line 195: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\mierusys\afifo_test3\rtl\main.v" Line 115: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "C:\mierusys\afifo_test3\rtl\main.v" Line 130: Result of 25-bit expression is truncated to fit in 24-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\mierusys\afifo_test3\rtl\main.v".
    Found 1-bit register for signal <LED<14>>.
    Found 1-bit register for signal <LED<7>>.
    Found 1-bit register for signal <LED<6>>.
    Found 1-bit register for signal <LED<5>>.
    Found 1-bit register for signal <LED<4>>.
    Found 1-bit register for signal <LED<3>>.
    Found 1-bit register for signal <LED<2>>.
    Found 1-bit register for signal <LED<1>>.
    Found 1-bit register for signal <LED<0>>.
    Found 1-bit register for signal <LED<15>>.
    Found 1-bit register for signal <Tx_WE>.
    Found 32-bit register for signal <Tx_data>.
    Found 4-bit register for signal <uart_state>.
    Found 24-bit register for signal <CLK1_count>.
    Found 24-bit register for signal <CLK2_count>.
    Found finite state machine <FSM_0> for signal <uart_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 24                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK1 (rising_edge)                             |
    | Reset              | RST_X (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <CLK1_count[23]_GND_1_o_add_25_OUT> created at line 115.
    Found 24-bit adder for signal <CLK2_count[23]_GND_1_o_add_28_OUT> created at line 130.
    WARNING:Xst:2404 -  FFs/Latches <LED<13><0:0>> (without init value) have a constant value of 0 in block <main>.
    WARNING:Xst:2404 -  FFs/Latches <LED<12><13:13>> (without init value) have a constant value of 0 in block <main>.
    WARNING:Xst:2404 -  FFs/Latches <LED<11><12:12>> (without init value) have a constant value of 0 in block <main>.
    WARNING:Xst:2404 -  FFs/Latches <LED<10><11:11>> (without init value) have a constant value of 0 in block <main>.
    WARNING:Xst:2404 -  FFs/Latches <LED<9><10:10>> (without init value) have a constant value of 0 in block <main>.
    WARNING:Xst:2404 -  FFs/Latches <LED<8><9:9>> (without init value) have a constant value of 0 in block <main>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  91 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <main> synthesized.

Synthesizing Unit <GEN>.
    Related source file is "C:\mierusys\afifo_test3/rtl/system.v".
    Summary:
	no macro.
Unit <GEN> synthesized.

Synthesizing Unit <CLKGEN1>.
    Related source file is "C:\mierusys\afifo_test3/rtl/system.v".
    Summary:
	no macro.
Unit <CLKGEN1> synthesized.

Synthesizing Unit <CLKGEN2>.
    Related source file is "C:\mierusys\afifo_test3/rtl/system.v".
    Summary:
	no macro.
Unit <CLKGEN2> synthesized.

Synthesizing Unit <RSTGEN>.
    Related source file is "C:\mierusys\afifo_test3/rtl/system.v".
    Found 8-bit register for signal <cnt>.
    Found 8-bit adder for signal <cnt[7]_GND_9_o_add_0_OUT> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <RSTGEN> synthesized.

Synthesizing Unit <afifo_test>.
    Related source file is "C:\mierusys\afifo_test3\rtl\afifo_test.v".
    Summary:
	no macro.
Unit <afifo_test> synthesized.

Synthesizing Unit <AFIFO>.
    Related source file is "C:\mierusys\afifo_test3\rtl\afifo.v".
        DATA_WIDTH = 64
        AFIFO_SIZE = 4
    Found 5-bit register for signal <Rp_wclk>.
    Found 5-bit register for signal <Wp>.
    Found 5-bit register for signal <Next_Wp>.
    Found 5-bit register for signal <W_bin>.
    Found 5-bit register for signal <Rp>.
    Found 5-bit register for signal <Next_Rp>.
    Found 5-bit register for signal <R_bin>.
    Found 5-bit register for signal <Wp_rclk>.
    Found 5-bit adder for signal <W_bin[4]_GND_11_o_add_16_OUT> created at line 54.
    Found 5-bit adder for signal <R_bin[4]_GND_11_o_add_31_OUT> created at line 75.
    Found 16x64-bit quad-port RAM <Mram_mem> for signal <mem>.
    Found 5-bit comparator equal for signal <empty> created at line 27
    Found 5-bit comparator equal for signal <full> created at line 28
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <AFIFO> synthesized.

Synthesizing Unit <read_side>.
    Related source file is "C:\mierusys\afifo_test3\rtl\afifo_test.v".
    Found 1-bit register for signal <done>.
    Found 64-bit register for signal <sum>.
    Found 32-bit register for signal <counter>.
    Found 1-bit register for signal <deq_reg>.
    Found 32-bit adder for signal <counter[31]_GND_12_o_add_2_OUT> created at line 110.
    Found 64-bit adder for signal <sum[63]_read_data[63]_add_3_OUT> created at line 111.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  98 D-type flip-flop(s).
Unit <read_side> synthesized.

Synthesizing Unit <write_side>.
    Related source file is "C:\mierusys\afifo_test3\rtl\afifo_test.v".
    Found 64-bit register for signal <write_data>.
    Found 1-bit register for signal <enq>.
    Found 1-bit register for signal <all_done>.
    Found 64-bit subtractor for signal <write_data[63]_GND_13_o_sub_4_OUT> created at line 77.
    Found 64-bit adder for signal <write_data[63]_GND_13_o_add_1_OUT> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
Unit <write_side> synthesized.

Synthesizing Unit <LCDC>.
    Related source file is "C:\mierusys\afifo_test3\rtl\main.v".
    Found 1-bit register for signal <READY>.
    Found 1-bit register for signal <TXD>.
    Found 90-bit register for signal <cmd>.
    Found 12-bit register for signal <waitnum>.
    Found 7-bit register for signal <cnt>.
    Found 32-bit register for signal <D>.
    Found 7-bit adder for signal <n0152[6:0]> created at line 156.
    Found 8-bit adder for signal <n0113> created at line 156.
    Found 7-bit adder for signal <n0156[6:0]> created at line 157.
    Found 8-bit adder for signal <n0117> created at line 157.
    Found 7-bit adder for signal <n0160[6:0]> created at line 158.
    Found 8-bit adder for signal <n0121> created at line 158.
    Found 7-bit adder for signal <n0164[6:0]> created at line 159.
    Found 8-bit adder for signal <n0125> created at line 159.
    Found 7-bit adder for signal <n0168[6:0]> created at line 160.
    Found 8-bit adder for signal <n0129> created at line 160.
    Found 7-bit adder for signal <n0172[6:0]> created at line 161.
    Found 8-bit adder for signal <n0133> created at line 161.
    Found 7-bit adder for signal <n0176[6:0]> created at line 162.
    Found 8-bit adder for signal <n0137> created at line 162.
    Found 7-bit adder for signal <n0180[6:0]> created at line 163.
    Found 8-bit adder for signal <n0141> created at line 163.
    Found 12-bit adder for signal <waitnum[11]_GND_14_o_add_40_OUT> created at line 195.
    Found 7-bit subtractor for signal <GND_14_o_GND_14_o_sub_40_OUT<6:0>> created at line 193.
    Found 4-bit comparator greater for signal <D[3]_PWR_15_o_LessThan_1_o> created at line 156
    Found 4-bit comparator greater for signal <D[7]_PWR_15_o_LessThan_5_o> created at line 157
    Found 4-bit comparator greater for signal <D[11]_PWR_15_o_LessThan_9_o> created at line 158
    Found 4-bit comparator greater for signal <D[15]_PWR_15_o_LessThan_13_o> created at line 159
    Found 4-bit comparator greater for signal <D[19]_PWR_15_o_LessThan_17_o> created at line 160
    Found 4-bit comparator greater for signal <D[23]_PWR_15_o_LessThan_21_o> created at line 161
    Found 4-bit comparator greater for signal <D[27]_PWR_15_o_LessThan_25_o> created at line 162
    Found 4-bit comparator greater for signal <D[31]_PWR_15_o_LessThan_29_o> created at line 163
    Found 12-bit comparator greater for signal <n0038> created at line 188
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred 143 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <LCDC> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x64-bit quad-port RAM                               : 2
# Adders/Subtractors                                   : 31
 12-bit adder                                          : 1
 24-bit adder                                          : 2
 32-bit adder                                          : 2
 5-bit adder                                           : 4
 64-bit adder                                          : 2
 64-bit addsub                                         : 2
 7-bit adder                                           : 8
 7-bit subtractor                                      : 1
 8-bit adder                                           : 9
# Registers                                            : 51
 1-bit register                                        : 21
 12-bit register                                       : 1
 24-bit register                                       : 2
 32-bit register                                       : 4
 5-bit register                                        : 16
 64-bit register                                       : 4
 7-bit register                                        : 1
 8-bit register                                        : 1
 90-bit register                                       : 1
# Comparators                                          : 13
 12-bit comparator greater                             : 1
 4-bit comparator greater                              : 8
 5-bit comparator equal                                : 4
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 6
 12-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
 90-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1
# Xors                                                 : 4
 6-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AFIFO>.
The following registers are absorbed into counter <R_bin>: 1 register on signal <R_bin>.
The following registers are absorbed into counter <W_bin>: 1 register on signal <W_bin>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <Wp> prevents it from being combined with the RAM <Mram_mem> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     clkA           | connected to signal <WCLK>          | rise     |
    |     weA            | connected to signal <Wp<4>_0_0>     | high     |
    |     addrA          | connected to signal <(Wp[3]_INV_13_o,Wp<2:0>)> |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     clkB           | connected to signal <WCLK>          | rise     |
    |     weB            | connected to signal <Wp<4>_1_0>     | high     |
    |     addrB          | connected to signal <Wp<3:0>>       |          |
    |     diB            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port C                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     addrC          | connected to signal <_n0088>        |          |
    |     doC            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <AFIFO> synthesized (advanced).

Synthesizing (advanced) Unit <LCDC>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <LCDC> synthesized (advanced).

Synthesizing (advanced) Unit <RSTGEN>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <RSTGEN> synthesized (advanced).

Synthesizing (advanced) Unit <main>.
The following registers are absorbed into counter <CLK1_count>: 1 register on signal <CLK1_count>.
The following registers are absorbed into counter <CLK2_count>: 1 register on signal <CLK2_count>.
Unit <main> synthesized (advanced).

Synthesizing (advanced) Unit <read_side>.
The following registers are absorbed into accumulator <sum>: 1 register on signal <sum>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <read_side> synthesized (advanced).

Synthesizing (advanced) Unit <write_side>.
The following registers are absorbed into counter <write_data>: 1 register on signal <write_data>.
Unit <write_side> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x64-bit quad-port distributed RAM                   : 2
# Adders/Subtractors                                   : 17
 12-bit adder                                          : 1
 7-bit adder                                           : 8
 8-bit adder                                           : 8
# Counters                                             : 12
 24-bit up counter                                     : 2
 32-bit up counter                                     : 2
 5-bit up counter                                      : 4
 64-bit updown counter                                 : 2
 7-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 2
 64-bit up accumulator                                 : 2
# Registers                                            : 247
 Flip-Flops                                            : 247
# Comparators                                          : 13
 12-bit comparator greater                             : 1
 4-bit comparator greater                              : 8
 5-bit comparator equal                                : 4
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 8
 90-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1
# Xors                                                 : 4
 6-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <uart_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
 0110  | 110
-------------------
INFO:Xst:2261 - The FF/Latch <Next_Wp_0> in Unit <AFIFO> is equivalent to the following FF/Latch, which will be removed : <W_bin_1> 
INFO:Xst:2261 - The FF/Latch <Next_Rp_0> in Unit <AFIFO> is equivalent to the following FF/Latch, which will be removed : <R_bin_1> 

Optimizing unit <main> ...

Optimizing unit <AFIFO> ...

Optimizing unit <read_side> ...

Optimizing unit <write_side> ...

Optimizing unit <LCDC> ...
WARNING:Xst:1710 - FF/Latch <LCDC/waitnum_11> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LCDC/waitnum_10> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LCDC/waitnum_9> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LCDC/waitnum_8> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LCDC/waitnum_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <afifo_test/AFIFO2/R_bin_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <afifo_test/read_side2/counter_0> 
INFO:Xst:2261 - The FF/Latch <afifo_test/AFIFO1/R_bin_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <afifo_test/read_side1/counter_0> 
INFO:Xst:3203 - The FF/Latch <afifo_test/AFIFO1/Next_Rp_0> in Unit <main> is the opposite to the following FF/Latch, which will be removed : <afifo_test/read_side1/counter_1> 
INFO:Xst:3203 - The FF/Latch <afifo_test/AFIFO2/Next_Rp_0> in Unit <main> is the opposite to the following FF/Latch, which will be removed : <afifo_test/read_side2/counter_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 7.
FlipFlop afifo_test/AFIFO2/Rp_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2689
 Flip-Flops                                            : 2689

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5101
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 119
#      LUT2                        : 194
#      LUT3                        : 2828
#      LUT4                        : 8
#      LUT5                        : 166
#      LUT6                        : 700
#      MUXCY                       : 391
#      MUXF7                       : 257
#      MUXF8                       : 40
#      VCC                         : 1
#      XORCY                       : 379
# FlipFlops/Latches                : 2689
#      FDC                         : 14
#      FDCE                        : 54
#      FDE                         : 2128
#      FDP                         : 2
#      FDPE                        : 90
#      FDR                         : 28
#      FDRE                        : 369
#      FDSE                        : 4
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 19
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 17
# DCMs                             : 2
#      DCM_SP                      : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2689  out of  126800     2%  
 Number of Slice LUTs:                 4032  out of  63400     6%  
    Number used as Logic:              4032  out of  63400     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5335
   Number with an unused Flip Flop:    2646  out of   5335    49%  
   Number with an unused LUT:          1303  out of   5335    24%  
   Number of fully used LUT-FF pairs:  1386  out of   5335    25%  
   Number of unique control sets:        44

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IN                             | DCM_SP:CLKFX           | 1439  |
CLK_IN                             | DCM_SP:CLKFX           | 1250  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.255ns (Maximum Frequency: 137.838MHz)
   Minimum input arrival time before clock: 1.238ns
   Maximum output required time after clock: 0.742ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_IN'
  Clock period: 7.255ns (frequency: 137.838MHz)
  Total number of paths / destination ports: 262467 / 5887
-------------------------------------------------------------------------
Delay:               4.534ns (Levels of Logic = 67)
  Source:            afifo_test/AFIFO2/mem_FF_256 (FF)
  Destination:       afifo_test/read_side2/sum_63 (FF)
  Source Clock:      CLK_IN rising 0.8X
  Destination Clock: CLK_IN rising 1.6X

  Data Path: afifo_test/AFIFO2/mem_FF_256 to afifo_test/read_side2/sum_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.398   0.793  afifo_test/AFIFO2/mem_FF_256 (afifo_test/AFIFO2/mem_ff_256)
     LUT6:I0->O            1   0.105   0.000  afifo_test/AFIFO2/inst_LPM_MUX_51 (afifo_test/AFIFO2/inst_LPM_MUX_51)
     MUXF7:I1->O           1   0.308   0.451  afifo_test/AFIFO2/inst_LPM_MUX_4_f7 (afifo_test/AFIFO2/inst_LPM_MUX_4_f7)
     LUT5:I3->O            1   0.105   0.000  afifo_test/read_side2/Maccum_sum_lut<0> (afifo_test/read_side2/Maccum_sum_lut<0>)
     MUXCY:S->O            1   0.392   0.000  afifo_test/read_side2/Maccum_sum_cy<0> (afifo_test/read_side2/Maccum_sum_cy<0>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<1> (afifo_test/read_side2/Maccum_sum_cy<1>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<2> (afifo_test/read_side2/Maccum_sum_cy<2>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<3> (afifo_test/read_side2/Maccum_sum_cy<3>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<4> (afifo_test/read_side2/Maccum_sum_cy<4>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<5> (afifo_test/read_side2/Maccum_sum_cy<5>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<6> (afifo_test/read_side2/Maccum_sum_cy<6>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<7> (afifo_test/read_side2/Maccum_sum_cy<7>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<8> (afifo_test/read_side2/Maccum_sum_cy<8>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<9> (afifo_test/read_side2/Maccum_sum_cy<9>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<10> (afifo_test/read_side2/Maccum_sum_cy<10>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<11> (afifo_test/read_side2/Maccum_sum_cy<11>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<12> (afifo_test/read_side2/Maccum_sum_cy<12>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<13> (afifo_test/read_side2/Maccum_sum_cy<13>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<14> (afifo_test/read_side2/Maccum_sum_cy<14>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<15> (afifo_test/read_side2/Maccum_sum_cy<15>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<16> (afifo_test/read_side2/Maccum_sum_cy<16>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<17> (afifo_test/read_side2/Maccum_sum_cy<17>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<18> (afifo_test/read_side2/Maccum_sum_cy<18>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<19> (afifo_test/read_side2/Maccum_sum_cy<19>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<20> (afifo_test/read_side2/Maccum_sum_cy<20>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<21> (afifo_test/read_side2/Maccum_sum_cy<21>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<22> (afifo_test/read_side2/Maccum_sum_cy<22>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<23> (afifo_test/read_side2/Maccum_sum_cy<23>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<24> (afifo_test/read_side2/Maccum_sum_cy<24>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<25> (afifo_test/read_side2/Maccum_sum_cy<25>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<26> (afifo_test/read_side2/Maccum_sum_cy<26>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<27> (afifo_test/read_side2/Maccum_sum_cy<27>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<28> (afifo_test/read_side2/Maccum_sum_cy<28>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<29> (afifo_test/read_side2/Maccum_sum_cy<29>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<30> (afifo_test/read_side2/Maccum_sum_cy<30>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<31> (afifo_test/read_side2/Maccum_sum_cy<31>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<32> (afifo_test/read_side2/Maccum_sum_cy<32>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<33> (afifo_test/read_side2/Maccum_sum_cy<33>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<34> (afifo_test/read_side2/Maccum_sum_cy<34>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<35> (afifo_test/read_side2/Maccum_sum_cy<35>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<36> (afifo_test/read_side2/Maccum_sum_cy<36>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<37> (afifo_test/read_side2/Maccum_sum_cy<37>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<38> (afifo_test/read_side2/Maccum_sum_cy<38>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<39> (afifo_test/read_side2/Maccum_sum_cy<39>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<40> (afifo_test/read_side2/Maccum_sum_cy<40>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<41> (afifo_test/read_side2/Maccum_sum_cy<41>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<42> (afifo_test/read_side2/Maccum_sum_cy<42>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<43> (afifo_test/read_side2/Maccum_sum_cy<43>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<44> (afifo_test/read_side2/Maccum_sum_cy<44>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<45> (afifo_test/read_side2/Maccum_sum_cy<45>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<46> (afifo_test/read_side2/Maccum_sum_cy<46>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<47> (afifo_test/read_side2/Maccum_sum_cy<47>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<48> (afifo_test/read_side2/Maccum_sum_cy<48>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<49> (afifo_test/read_side2/Maccum_sum_cy<49>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<50> (afifo_test/read_side2/Maccum_sum_cy<50>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<51> (afifo_test/read_side2/Maccum_sum_cy<51>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<52> (afifo_test/read_side2/Maccum_sum_cy<52>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<53> (afifo_test/read_side2/Maccum_sum_cy<53>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<54> (afifo_test/read_side2/Maccum_sum_cy<54>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<55> (afifo_test/read_side2/Maccum_sum_cy<55>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<56> (afifo_test/read_side2/Maccum_sum_cy<56>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<57> (afifo_test/read_side2/Maccum_sum_cy<57>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<58> (afifo_test/read_side2/Maccum_sum_cy<58>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<59> (afifo_test/read_side2/Maccum_sum_cy<59>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<60> (afifo_test/read_side2/Maccum_sum_cy<60>)
     MUXCY:CI->O           1   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<61> (afifo_test/read_side2/Maccum_sum_cy<61>)
     MUXCY:CI->O           0   0.025   0.000  afifo_test/read_side2/Maccum_sum_cy<62> (afifo_test/read_side2/Maccum_sum_cy<62>)
     XORCY:CI->O           1   0.417   0.000  afifo_test/read_side2/Maccum_sum_xor<63> (afifo_test/read_side2/Result<63>)
     FDRE:D                    0.015          afifo_test/read_side2/sum_63
    ----------------------------------------
    Total                      4.534ns (3.290ns logic, 1.244ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_IN'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.238ns (Levels of Logic = 2)
  Source:            RST_X_IN (PAD)
  Destination:       gen/rstgen/cnt_0 (FF)
  Destination Clock: CLK_IN rising 0.8X

  Data Path: RST_X_IN to gen/rstgen/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.357  RST_X_IN_IBUF (RST_X_IN_IBUF)
     LUT3:I2->O            8   0.105   0.378  gen/RST_X_I_LOCKED2_AND_2_o_inv1 (gen/RST_X_I_LOCKED2_AND_2_o_inv)
     FDCE:CLR                  0.397          gen/rstgen/cnt_0
    ----------------------------------------
    Total                      1.238ns (0.503ns logic, 0.735ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_IN'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.742ns (Levels of Logic = 1)
  Source:            LCDC/TXD (FF)
  Destination:       TXD (PAD)
  Source Clock:      CLK_IN rising 0.8X

  Data Path: LCDC/TXD to TXD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.398   0.344  LCDC/TXD (LCDC/TXD)
     OBUF:I->O                 0.000          TXD_OBUF (TXD)
    ----------------------------------------
    Total                      0.742ns (0.398ns logic, 0.344ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |    5.035|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.14 secs
 
--> 

Total memory usage is 459352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    7 (   0 filtered)

