// Seed: 3864532116
module module_0 (
    input wand id_0,
    input tri1 id_1,
    output supply0 id_2,
    input uwire id_3
);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3,
    input wand id_4,
    input tri0 id_5
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_2 = 0;
  logic [7:0] id_7;
  wand id_8;
  assign id_8 = 1'b0;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_7[1] = 1 === 1;
endmodule
