Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 30 21:31:42 2020
| Host         : LAPTOP-GNPQ0VKL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topDesign_control_sets_placed.rpt
| Design       : topDesign
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             199 |           60 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             119 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+---------------------------+------------------+------------------+----------------+
|             Clock Signal             |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------+---------------------------+------------------+------------------+----------------+
|  U_shinningO_1/U_divider4Hz_1/clk4Hz |                           |                  |                1 |              1 |
|  u_divider1Hz_1/CLK                  |                           |                  |                2 |              3 |
|  clk_i_IBUF_BUFG                     | addrSel                   |                  |                1 |              3 |
|  S3_IBUF_BUFG                        | data8__0                  |                  |                6 |             20 |
|  u_divider1Hz_1/CLK                  | randString4[0][2]_i_1_n_0 |                  |                9 |             21 |
|  U_hexseg8_1/u_divider_1/CLK         |                           |                  |               12 |             24 |
|  S0_IBUF_BUFG                        | randString4[0][2]_i_1_n_0 |                  |               13 |             75 |
|  clk_i_IBUF_BUFG                     |                           |                  |               45 |            171 |
+--------------------------------------+---------------------------+------------------+------------------+----------------+


