[Rocket](Readme.md)/[util](https://github.com/freechipsproject/rocket-chip/tree/master/src/main/scala/util)
========================


**********************

+ [Arbiters](util/Arbiters.md)<br>
  Rocket extended arbiters.
+ [AsyncBundle](util/AsyncBundle.md)<br>
  Unified cross clock-domain queue interface.
+ [AsyncQueue](util/AsyncQueue.md)<br>
  An cross clock-domain queue.
+ [BlackBoxRegs](util/BlackBoxRegs.md)<br>
  Asynchronous reset registers.
+ [ClockDivider](util/ClockDivider.md)<br>
  Verilog blackbox of clock divider.
+ [Counters](util/Counters.md)<br>
  Counters.
+ [Crossing](util/Crossing.md)
+ [Repeater](util/Repeater.md)


<br><br><br><p align="right">
<sub>
Last updated: 09/07/2017<br>
[CC BY-NC-SA 4.0](https://creativecommons.org/licenses/by-nc-sa/4.0/), &copy; (2017) [Wei Song](mailto:wsong83@gmail.com)<br>
[Apache 2.0](https://github.com/freechipsproject/rocket-chip/blob/master/LICENSE.SiFive), &copy; (2016-2017) SiFive, Inc<br>
[BSD](https://github.com/freechipsproject/rocket-chip/blob/master/LICENSE.Berkeley), &copy; (2012-2014, 2016) The Regents of the University of California (Regents)
</sub>
</p>
