Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/studing/schem/lab3_git/mips_testbench_isim_beh.exe -prj D:/studing/schem/lab3_git/mips_testbench_beh.prj work.mips_testbench work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/studing/schem/lab3_git/regfile.v" into library work
Analyzing Verilog file "D:/studing/schem/lab3_git/muxers.v" into library work
Analyzing Verilog file "D:/studing/schem/lab3_git/memory.v" into library work
Analyzing Verilog file "D:/studing/schem/lab3_git/alu_ctrl.v" into library work
Analyzing Verilog file "D:/studing/schem/lab3_git/alu.v" into library work
Analyzing Verilog file "D:/studing/schem/lab3_git/datapath.v" into library work
Analyzing Verilog file "D:/studing/schem/lab3_git/control_unit.v" into library work
Analyzing Verilog file "D:/studing/schem/lab3_git/uart.v" into library work
Analyzing Verilog file "D:/studing/schem/lab3_git/mips_cpu.v" into library work
Analyzing Verilog file "D:/studing/schem/lab3_git/mips_testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/studing/schem/lab3_git/mips_testbench.v" Line 8: Port uart_read_end is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/studing/schem/lab3_git/mips_testbench.v" Line 9: Port uart_to_cpu_buf is not connected to this instance
Completed static elaboration
Compiling module control_unit
Compiling module memory
Compiling module regfile
Compiling module mux5_1
Compiling module mux3_1(WIDTH=5)
Compiling module mux3_1
Compiling module alu_ctrl
Compiling module mux4_1
Compiling module alu
Compiling module datapath
Compiling module mips_cpu
Compiling module uart
Compiling module mips_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable D:/studing/schem/lab3_git/mips_testbench_isim_beh.exe
Fuse Memory Usage: 29792 KB
Fuse CPU Usage: 405 ms
