{
    "component": "Quizpractise/PractiseQuestionPaper",
    "props": {
        "errors": {},
        "auth": {
            "user": null
        },
        "flash": {
            "error": []
        },
        "banner": null,
        "file_url": "https://saram.blr1.cdn.digitaloceanspaces.com",
        "file_do_url": "https://saram.blr1.cdn.digitaloceanspaces.com",
        "question_paper": {
            "id": 356,
            "group_id": 31,
            "exam_id": 1,
            "total_score": "1.00",
            "duration": 4,
            "created_at": "2025-11-16T14:10:14.000000Z",
            "updated_at": "2025-11-16T14:10:14.000000Z",
            "question_paper_name": "IIT M ES DIPLOMA AN EXAM QED3 26 Oct",
            "question_paper_description": "2025 Oct26: IIT M AN EXAM QED3",
            "uuid": "c0893f77-d5b",
            "year": 2025,
            "is_new": 0,
            "exam": {
                "id": 1,
                "exam_name": "Quiz 1",
                "created_at": "2024-10-16T08:08:51.000000Z",
                "updated_at": "2024-10-16T08:08:51.000000Z",
                "uuid": "9251bc3a-e33e-45e0-bcf0-b16a0ea5b5fa",
                "en_id": "eyJpdiI6InlxU011eWZnNWRoSlFvbzlqNUdrMXc9PSIsInZhbHVlIjoiVENsMmNkTmxqS0NlSTdwSXdBZlI4dz09IiwibWFjIjoiMDIyMTdmN2Q5MzcxNzU1NTNjZDZiY2RlNzQ1YjFlMGNlODAzODg1MzlhN2YwODRmY2NkZmQwZTMyOGI0NzMxZCIsInRhZyI6IiJ9"
            },
            "questions": [
                {
                    "id": 111587,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 166,
                    "question_text_1": "THIS IS QUESTION PAPER FOR THE SUBJECT <b>\"DIPLOMA LEVEL : DIGITAL SYSTEM DESIGN </b><b>(COMPUTER BASED EXAM)\"</b><b> </b><b> </b><b>ARE YOU SURE YOU HAVE TO WRITE EXAM FOR THIS SUBJECT? </b><b>CROSS CHECK YOUR HALL TICKET TO CONFIRM THE SUBJECTS TO BE WRITTEN. </b><b> </b><b>(IF IT IS NOT THE CORRECT SUBJECT, PLS CHECK THE SECTION AT THE TOP FOR THE SUBJECTS </b><b>REGISTERED BY YOU)</b>",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:15.000000Z",
                    "updated_at": "2025-11-16T14:10:15.000000Z",
                    "question_num_long": 6406531530416,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "c6520a441656c2af37694500d2473deb",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "b89bfb40-9a3a-41eb-9e71-dcf960e94fbd",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "THIS IS QUESTION PAPER FOR THE SUBJECT <b>\"DIPLOMA LEVEL : DIGITAL SYSTEM DESIGN </b><b>(COMPUTER BASED EXAM)\"</b><b> </b><b> </b><b>ARE YOU SURE YOU HAVE TO WRITE EXAM FOR THIS SUBJECT? </b><b>CROSS CHECK YOUR HALL TICKET TO CONFIRM THE SUBJECTS TO BE WRITTEN. </b><b> </b><b>(IF IT IS NOT THE CORRECT SUBJECT, PLS CHECK THE SECTION AT THE TOP FOR THE SUBJECTS </b><b>REGISTERED BY YOU)</b>"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291802,
                            "question_id": 111587,
                            "option_text": "YES",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:15.000000Z",
                            "updated_at": "2025-11-16T14:10:15.000000Z",
                            "option_number": 6406535122940,
                            "option_image_url": null
                        },
                        {
                            "id": 291803,
                            "question_id": 111587,
                            "option_text": "NO",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:15.000000Z",
                            "updated_at": "2025-11-16T14:10:15.000000Z",
                            "option_number": 6406535122941,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111588,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 167,
                    "question_text_1": null,
                    "question_image_1": "tkJmgaVYl273C3PMdbHoqWEAODiGYhfl4OAZbkCEur5WL7bseS.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:15.000000Z",
                    "updated_at": "2025-11-16T14:10:15.000000Z",
                    "question_num_long": 6406531530417,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "6f0f5a9da74f70554f4dfbd90972f18e",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "f687864c-5bdd-4634-8150-85cdf25fad93",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/tkJmgaVYl273C3PMdbHoqWEAODiGYhfl4OAZbkCEur5WL7bseS.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291804,
                            "question_id": 111588,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:15.000000Z",
                            "updated_at": "2025-11-16T14:10:15.000000Z",
                            "option_number": 6406535122942,
                            "option_image_url": null
                        },
                        {
                            "id": 291805,
                            "question_id": 111588,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:15.000000Z",
                            "updated_at": "2025-11-16T14:10:15.000000Z",
                            "option_number": 6406535122943,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111589,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 168,
                    "question_text_1": null,
                    "question_image_1": "DRWwvECEgsQFHbhWoMIwcMsFYu6Eh20GrYYoWCqvK18ZiDEPq4.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:15.000000Z",
                    "updated_at": "2025-11-16T14:10:15.000000Z",
                    "question_num_long": 6406531530418,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "5efc5c23bc87eff2731f600d73fc1e91",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "f492fa24-3c88-4f02-96d8-d4b0afeec0ce",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/DRWwvECEgsQFHbhWoMIwcMsFYu6Eh20GrYYoWCqvK18ZiDEPq4.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291806,
                            "question_id": 111589,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:15.000000Z",
                            "updated_at": "2025-11-16T14:10:15.000000Z",
                            "option_number": 6406535122944,
                            "option_image_url": null
                        },
                        {
                            "id": 291807,
                            "question_id": 111589,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:15.000000Z",
                            "updated_at": "2025-11-16T14:10:15.000000Z",
                            "option_number": 6406535122945,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111590,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 169,
                    "question_text_1": "Dual-port RAM always requires separate clocks for each port.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:15.000000Z",
                    "updated_at": "2025-11-16T14:10:15.000000Z",
                    "question_num_long": 6406531530419,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "c0d5e444a4611b664e5339e78db638fe",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "6d2a1793-7646-4c8d-b5c6-a98054010387",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Dual-port RAM always requires separate clocks for each port."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291808,
                            "question_id": 111590,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:15.000000Z",
                            "updated_at": "2025-11-16T14:10:15.000000Z",
                            "option_number": 6406535122946,
                            "option_image_url": null
                        },
                        {
                            "id": 291809,
                            "question_id": 111590,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:15.000000Z",
                            "updated_at": "2025-11-16T14:10:15.000000Z",
                            "option_number": 6406535122947,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111591,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 170,
                    "question_text_1": "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                    "question_image_1": "GOmbulo9opLcNvrXyb5fOxrwnqteXFeKQRpjQdV9YyHo4Tqpnd.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:15.000000Z",
                    "updated_at": "2025-11-16T14:10:15.000000Z",
                    "question_num_long": 6406531530420,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "bcc95d0327d96cc3ed08c6622b154cb6",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "6e9e5459-baee-4d41-8514-b7d219b04077",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/GOmbulo9opLcNvrXyb5fOxrwnqteXFeKQRpjQdV9YyHo4Tqpnd.png"
                    ],
                    "question_texts": [
                        "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                        "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291810,
                            "question_id": 111591,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:15.000000Z",
                            "updated_at": "2025-11-16T14:10:15.000000Z",
                            "option_number": 6406535122948,
                            "option_image_url": null
                        },
                        {
                            "id": 291811,
                            "question_id": 111591,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:15.000000Z",
                            "updated_at": "2025-11-16T14:10:15.000000Z",
                            "option_number": 6406535122949,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111592,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 171,
                    "question_text_1": "In the following Verilog code snippet, the value of signal a at 4ns is 0.`timescale 1ns/1ps initial begin #2 a = 1; #3 a = 1; end initial begin #3 a = 0; #3 a = 0;  end ",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:15.000000Z",
                    "updated_at": "2025-11-16T14:10:15.000000Z",
                    "question_num_long": 6406531530421,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "44d5300a94439adb08f55bb1eefc6d31",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "da9f66da-928e-43ac-908e-c292c9561ab1",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the following Verilog code snippet, the value of signal a at 4ns is 0.`timescale 1ns/1ps initial begin #2 a = 1; #3 a = 1; end initial begin #3 a = 0; #3 a = 0;  end "
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291812,
                            "question_id": 111592,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:15.000000Z",
                            "updated_at": "2025-11-16T14:10:15.000000Z",
                            "option_number": 6406535122950,
                            "option_image_url": null
                        },
                        {
                            "id": 291813,
                            "question_id": 111592,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:15.000000Z",
                            "updated_at": "2025-11-16T14:10:15.000000Z",
                            "option_number": 6406535122951,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111593,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 172,
                    "question_text_1": "An engineer developing a prototype with frequent design changes should choose an FPGA because it can be reprogrammed multiple times.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530422,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "5953d3a7656c0588742db4d8e5803fc2",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "2ca278de-7626-48f3-ba32-7ecd4566f596",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "An engineer developing a prototype with frequent design changes should choose an FPGA because it can be reprogrammed multiple times."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291814,
                            "question_id": 111593,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122952,
                            "option_image_url": null
                        },
                        {
                            "id": 291815,
                            "question_id": 111593,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122953,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111594,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 173,
                    "question_text_1": "Non-blocking assignments compute the right-hand side instantly but delay updating the left-hand side until the end of the time step, allowing synchronized updates",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530423,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "6593629b9f0180fff418ef45d428278f",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "a3acb2ed-9f5c-4d87-936c-3dcd871e8374",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Non-blocking assignments compute the right-hand side instantly but delay updating the left-hand side until the end of the time step, allowing synchronized updates"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291816,
                            "question_id": 111594,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122954,
                            "option_image_url": null
                        },
                        {
                            "id": 291817,
                            "question_id": 111594,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122955,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111595,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 174,
                    "question_text_1": "Mealy machines have a slower response to input changes than Moore machines.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530424,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "46fa397d027020da302465a38b86c092",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "6246554b-f466-4ed0-8d7a-46740b969726",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Mealy machines have a slower response to input changes than Moore machines."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291818,
                            "question_id": 111595,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122956,
                            "option_image_url": null
                        },
                        {
                            "id": 291819,
                            "question_id": 111595,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122957,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111596,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 175,
                    "question_text_1": "Once a parameter is assigned a value, it can be modified within an always block during simulation.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530425,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "2d9ce1a1edfef7ceabdfca8389fe1a95",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "990a631f-abbe-473f-94e8-22b984776857",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Once a parameter is assigned a value, it can be modified within an always block during simulation."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291820,
                            "question_id": 111596,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122958,
                            "option_image_url": null
                        },
                        {
                            "id": 291821,
                            "question_id": 111596,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122959,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111597,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 176,
                    "question_text_1": null,
                    "question_image_1": "hC00FCGJ0Dkf1n8oltCGISvBZGOIIx46AXI4AeJd1Urm1angc9.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530426,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "6834ed616519996c288d5502b2993163",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "957df131-7055-46d8-bb18-77816c29d6a5",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/hC00FCGJ0Dkf1n8oltCGISvBZGOIIx46AXI4AeJd1Urm1angc9.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291822,
                            "question_id": 111597,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122960,
                            "option_image_url": null
                        },
                        {
                            "id": 291823,
                            "question_id": 111597,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122961,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111598,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 177,
                    "question_text_1": "In Verilog, you need to add two signed fixed-point numbers in 2's complement representation with different bit widths. To ensure the addition produces the correct result, what must you do to the smaller-width operand before adding?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530427,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "4eb9020ed8acf6bfa00c968603690ad8",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "bec370c5-3321-4c55-848f-31440d0ec63d",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In Verilog, you need to add two signed fixed-point numbers in 2's complement representation with different bit widths. To ensure the addition produces the correct result, what must you do to the smaller-width operand before adding?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291824,
                            "question_id": 111598,
                            "option_text": "Pad the smaller operand with zeros on the left to match the larger width",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122962,
                            "option_image_url": null
                        },
                        {
                            "id": 291825,
                            "question_id": 111598,
                            "option_text": "Extend the smaller operand\u2019s most significant bit to match the larger width",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122963,
                            "option_image_url": null
                        },
                        {
                            "id": 291826,
                            "question_id": 111598,
                            "option_text": "Reduce the larger operand\u2019s width by truncating its most significant bits",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122964,
                            "option_image_url": null
                        },
                        {
                            "id": 291827,
                            "question_id": 111598,
                            "option_text": "Directly add the operands without any width adjustments; Verilog handles itautomatically",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122965,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111599,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 178,
                    "question_text_1": "Consider the following snippet of Verilog code.// 2:1 MUX module mux2( input sel, input [7:0] a, input [7:0] b, output [7:0] out ); assign out = sel?b:a; endmodule //Top Module 4:1 MUX module top_module ( input [1:0] sel, input [7:0] a, b, c, d, output [7:0] out  ); wire W1, W2;  mux2 mux_0 ( .sel(sel[0]), .a(a), .b(b), .out(W1) ); mux2 mux_1 ( .sel(sel[0]), .a(c), .b(d), .out(W2) ); mux2 mux_2 ( .sel(sel[1]), .a(W1), .b(W2), .out(out) ); endmodule What warning or issues are most likely to see when simulating /synthesizing this Verilog code?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530428,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "feba7acce6d39e4138591d1c513d8f1b",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "5876a4bf-6643-4388-afff-15a5a9a1b08f",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following snippet of Verilog code.// 2:1 MUX module mux2( input sel, input [7:0] a, input [7:0] b, output [7:0] out ); assign out = sel?b:a; endmodule //Top Module 4:1 MUX module top_module ( input [1:0] sel, input [7:0] a, b, c, d, output [7:0] out  ); wire W1, W2;  mux2 mux_0 ( .sel(sel[0]), .a(a), .b(b), .out(W1) ); mux2 mux_1 ( .sel(sel[0]), .a(c), .b(d), .out(W2) ); mux2 mux_2 ( .sel(sel[1]), .a(W1), .b(W2), .out(out) ); endmodule What warning or issues are most likely to see when simulating /synthesizing this Verilog code?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291828,
                            "question_id": 111599,
                            "option_text": "Bit-width mismatch on W1 and W2 assignments",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122966,
                            "option_image_url": null
                        },
                        {
                            "id": 291829,
                            "question_id": 111599,
                            "option_text": "Latch inferred in mux2 due to incomplete assignment",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122967,
                            "option_image_url": null
                        },
                        {
                            "id": 291830,
                            "question_id": 111599,
                            "option_text": "Unused input warnings for sel[1]",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122968,
                            "option_image_url": null
                        },
                        {
                            "id": 291831,
                            "question_id": 111599,
                            "option_text": "Multiple driver on W1 and W2.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122969,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111600,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 179,
                    "question_text_1": "In the following Verilog testbench snippet used for simulating a counter design, the <b>clk</b> signal is generated to trigger on the positive edge. Based on the code, select the correct frequency and delay characteristics of the clock signal. Which of the following statements is/are correct?// Clock generation block from testbench initial begin clk = 0; end  always #5 clk = ~clk; // 5ns delay",
                    "question_image_1": null,
                    "question_type": "MSQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530429,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "94398334d4d4aad21802d7ee740f733f",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "9403aa72-34f6-41f1-bd55-5d201cdae0a4",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the following Verilog testbench snippet used for simulating a counter design, the <b>clk</b> signal is generated to trigger on the positive edge. Based on the code, select the correct frequency and delay characteristics of the clock signal. Which of the following statements is/are correct?// Clock generation block from testbench initial begin clk = 0; end  always #5 clk = ~clk; // 5ns delay"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291832,
                            "question_id": 111600,
                            "option_text": "100 MHz clock with posedge at 5 ns",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122970,
                            "option_image_url": null
                        },
                        {
                            "id": 291833,
                            "question_id": 111600,
                            "option_text": "200 MHz clock with posedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122971,
                            "option_image_url": null
                        },
                        {
                            "id": 291834,
                            "question_id": 111600,
                            "option_text": "100 MHz clock with negedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122972,
                            "option_image_url": null
                        },
                        {
                            "id": 291835,
                            "question_id": 111600,
                            "option_text": "200 MHz clock with negedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122973,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111601,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 180,
                    "question_text_1": "Consider the following Verilog module and its instantiation. Based on the implementation details, identify which of the following unsigned decimal input combinations for a and b might result in unexpected behavior due to value limitations.// Adder module instantiation  adder #(8) uut (.a(a), .b(b), .sum(sum)); //design code module adder #(parameter WIDTH = 4)( input wire [WIDTH-1:0] a, input wire [WIDTH-1:0] b, output wire [WIDTH:0] sum  ); assign sum = a + b; endmodule ",
                    "question_image_1": null,
                    "question_type": "MSQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530430,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "b6c120f6def934143351250af31d968b",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "399ca29e-39ef-408e-9fbc-8e9690522a0f",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following Verilog module and its instantiation. Based on the implementation details, identify which of the following unsigned decimal input combinations for a and b might result in unexpected behavior due to value limitations.// Adder module instantiation  adder #(8) uut (.a(a), .b(b), .sum(sum)); //design code module adder #(parameter WIDTH = 4)( input wire [WIDTH-1:0] a, input wire [WIDTH-1:0] b, output wire [WIDTH:0] sum  ); assign sum = a + b; endmodule "
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291836,
                            "question_id": 111601,
                            "option_text": "a = 255, b = 2",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122974,
                            "option_image_url": null
                        },
                        {
                            "id": 291837,
                            "question_id": 111601,
                            "option_text": "a = 127, b = 127",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122975,
                            "option_image_url": null
                        },
                        {
                            "id": 291838,
                            "question_id": 111601,
                            "option_text": "a = 255, b = 255",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122976,
                            "option_image_url": null
                        },
                        {
                            "id": 291839,
                            "question_id": 111601,
                            "option_text": "a = 1000, b = 5",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122977,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111602,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 181,
                    "question_text_1": "In a flip-flop, \"hold time\" refers to:",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530431,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "ca1766074b81f2100fb32682e65dcc65",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "ac52f023-481b-47b9-b426-bc392c8c2896",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In a flip-flop, \"hold time\" refers to:"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291840,
                            "question_id": 111602,
                            "option_text": "The time required for a signal to transition from high to low.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122978,
                            "option_image_url": null
                        },
                        {
                            "id": 291841,
                            "question_id": 111602,
                            "option_text": "The minimum time before the clock edge that data must remain stable toavoid metastability.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122979,
                            "option_image_url": null
                        },
                        {
                            "id": 291842,
                            "question_id": 111602,
                            "option_text": "The time taken for a signal to propagate from input to output.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122980,
                            "option_image_url": null
                        },
                        {
                            "id": 291843,
                            "question_id": 111602,
                            "option_text": "The minimum time after the clock edge that data must remain stable to avoidmetastability.",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122981,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111603,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 0,
                    "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                    "question_image_1": null,
                    "question_type": "COMPREHENSION",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530432,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 0,
                    "hash": "2f6b285e08141e1191b15b8e7c808e13",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "ac2792eb-6a0a-4f8b-8b6b-3de2a88258f2",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [],
                    "parent_question": null
                },
                {
                    "id": 111604,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 182,
                    "question_text_1": "Which of the following is the correct logic to replace // <b>CODE A</b> to handle the case where A is equal to B?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530433,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "9a2ff448aa6c30883a11f6b23b536549",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111603,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "b94e8084-45a2-455e-a452-f01625a9cc36",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which of the following is the correct logic to replace // <b>CODE A</b> to handle the case where A is equal to B?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291844,
                            "question_id": 111604,
                            "option_text": "A_gt_B = 0; A_eq_B = 1; A_lt_B = 1;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122982,
                            "option_image_url": null
                        },
                        {
                            "id": 291845,
                            "question_id": 111604,
                            "option_text": "A_gt_B = 1; A_eq_B = 1; A_lt_B = 0;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122983,
                            "option_image_url": null
                        },
                        {
                            "id": 291846,
                            "question_id": 111604,
                            "option_text": "A_gt_B = 0; A_eq_B = 0; A_lt_B = 0;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122984,
                            "option_image_url": null
                        },
                        {
                            "id": 291847,
                            "question_id": 111604,
                            "option_text": "A_gt_B = 0; A_eq_B = 1; A_lt_B = 0;",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122985,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111603,
                        "exam_id": 1,
                        "question_paper_id": 356,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:16.000000Z",
                        "updated_at": "2025-11-16T14:10:16.000000Z",
                        "question_num_long": 6406531530432,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "ac2792eb-6a0a-4f8b-8b6b-3de2a88258f2",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111605,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 183,
                    "question_text_1": "What is the purpose of the <b>always_comb</b> block in this module?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530434,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "49ebad076a3eaaff2de4c6326f8b50f4",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111603,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "2de4a774-0086-45db-ad7f-5621ffb83805",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "What is the purpose of the <b>always_comb</b> block in this module?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291848,
                            "question_id": 111605,
                            "option_text": "It activates only on the rising edge of a clock signal.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122986,
                            "option_image_url": null
                        },
                        {
                            "id": 291849,
                            "question_id": 111605,
                            "option_text": "It is used to describe sequential logic using procedural assignments.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122987,
                            "option_image_url": null
                        },
                        {
                            "id": 291850,
                            "question_id": 111605,
                            "option_text": "It automatically updates outputs whenever any input signal changes.",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122988,
                            "option_image_url": null
                        },
                        {
                            "id": 291851,
                            "question_id": 111605,
                            "option_text": "It enables the declaration and initialization of memory elements.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122989,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111603,
                        "exam_id": 1,
                        "question_paper_id": 356,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:16.000000Z",
                        "updated_at": "2025-11-16T14:10:16.000000Z",
                        "question_num_long": 6406531530432,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "ac2792eb-6a0a-4f8b-8b6b-3de2a88258f2",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111606,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 184,
                    "question_text_1": "What will the output signals be when A = 4'b0101 and B = 4'b1000?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530435,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "1141aaaf0d48abd28aba99455957bdc7",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111603,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "40a39e65-b596-4731-b13b-9a771f67d344",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "What will the output signals be when A = 4'b0101 and B = 4'b1000?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291852,
                            "question_id": 111606,
                            "option_text": "A_gt_B = 1, A_eq_B = 0, A_lt_B = 0",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122990,
                            "option_image_url": null
                        },
                        {
                            "id": 291853,
                            "question_id": 111606,
                            "option_text": "A_gt_B = 0, A_eq_B = 1, A_lt_B = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122991,
                            "option_image_url": null
                        },
                        {
                            "id": 291854,
                            "question_id": 111606,
                            "option_text": "A_gt_B = 0, A_eq_B = 0, A_lt_B = 1",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122992,
                            "option_image_url": null
                        },
                        {
                            "id": 291855,
                            "question_id": 111606,
                            "option_text": "A_gt_B = 1, A_eq_B = 1, A_lt_B = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122993,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111603,
                        "exam_id": 1,
                        "question_paper_id": 356,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:16.000000Z",
                        "updated_at": "2025-11-16T14:10:16.000000Z",
                        "question_num_long": 6406531530432,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "ac2792eb-6a0a-4f8b-8b6b-3de2a88258f2",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111607,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 185,
                    "question_text_1": "Given two 4-bit input signals A and B in the 4-bit comparator module, how many distinct input combinations will result in the condition A > B being true?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530436,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "9e6bf2d3673513696d869ad303443643",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111603,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "fdba0946-a8c9-4a98-ba7f-ad1d8fcd67ac",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Given two 4-bit input signals A and B in the 4-bit comparator module, how many distinct input combinations will result in the condition A > B being true?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291856,
                            "question_id": 111607,
                            "option_text": "112",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122994,
                            "option_image_url": null
                        },
                        {
                            "id": 291857,
                            "question_id": 111607,
                            "option_text": "120",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122995,
                            "option_image_url": null
                        },
                        {
                            "id": 291858,
                            "question_id": 111607,
                            "option_text": "136",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122996,
                            "option_image_url": null
                        },
                        {
                            "id": 291859,
                            "question_id": 111607,
                            "option_text": "256",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122997,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111603,
                        "exam_id": 1,
                        "question_paper_id": 356,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:16.000000Z",
                        "updated_at": "2025-11-16T14:10:16.000000Z",
                        "question_num_long": 6406531530432,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "ac2792eb-6a0a-4f8b-8b6b-3de2a88258f2",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111608,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 186,
                    "question_text_1": "Which comparison operator in System verilog is used to check if A and B are exactly equal in both value and size?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530437,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "0e6271cb4cdbc163b310b3a1aa9bde21",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111603,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "92898c1d-8447-4dfc-9eb2-612baa7dad07",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which comparison operator in System verilog is used to check if A and B are exactly equal in both value and size?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291860,
                            "question_id": 111608,
                            "option_text": "==",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122998,
                            "option_image_url": null
                        },
                        {
                            "id": 291861,
                            "question_id": 111608,
                            "option_text": "===",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535122999,
                            "option_image_url": null
                        },
                        {
                            "id": 291862,
                            "question_id": 111608,
                            "option_text": "!=",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123000,
                            "option_image_url": null
                        },
                        {
                            "id": 291863,
                            "question_id": 111608,
                            "option_text": "~^",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123001,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111603,
                        "exam_id": 1,
                        "question_paper_id": 356,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:16.000000Z",
                        "updated_at": "2025-11-16T14:10:16.000000Z",
                        "question_num_long": 6406531530432,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "ac2792eb-6a0a-4f8b-8b6b-3de2a88258f2",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111609,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 0,
                    "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                    "question_image_1": "FWnwoDI2iVZtn8i8nw3oDyQ43LEBKC42zZhbhjCCXFfORDCyjo.png",
                    "question_type": "COMPREHENSION",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530438,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 0,
                    "hash": "75aacd3696f40073dc1c3855808c01f5",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "e374c4b8-7761-4cfa-b3d7-8de44d31e1ad",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/FWnwoDI2iVZtn8i8nw3oDyQ43LEBKC42zZhbhjCCXFfORDCyjo.png"
                    ],
                    "question_texts": [
                        "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [],
                    "parent_question": null
                },
                {
                    "id": 111610,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 187,
                    "question_text_1": "Identify the type of model",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530439,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "eb09a3cfa1e0fc954f7fde5dd5901ff2",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111609,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "3fc9cdd6-a346-4141-9646-584502ef2901",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Identify the type of model"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291864,
                            "question_id": 111610,
                            "option_text": "Mealy Model",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123002,
                            "option_image_url": null
                        },
                        {
                            "id": 291865,
                            "question_id": 111610,
                            "option_text": "Moore Model",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123003,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111609,
                        "exam_id": 1,
                        "question_paper_id": 356,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "FWnwoDI2iVZtn8i8nw3oDyQ43LEBKC42zZhbhjCCXFfORDCyjo.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:16.000000Z",
                        "updated_at": "2025-11-16T14:10:16.000000Z",
                        "question_num_long": 6406531530438,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "e374c4b8-7761-4cfa-b3d7-8de44d31e1ad",
                        "question_image_url": [
                            "/question_images/FWnwoDI2iVZtn8i8nw3oDyQ43LEBKC42zZhbhjCCXFfORDCyjo.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 111611,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 188,
                    "question_text_1": "Select the correct <b>next_state</b> logic in Verilog, given that state 0 corresponds to state A and state 1 corresponds to state B.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530440,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "58de51023df2c537f92106430bed51aa",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111609,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "28b78c0e-b7d5-46ec-9ef2-de86a9329c5f",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Select the correct <b>next_state</b> logic in Verilog, given that state 0 corresponds to state A and state 1 corresponds to state B."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291866,
                            "question_id": 111611,
                            "option_text": "",
                            "option_image": "ptjjHNupWySScBDoyqDUxcbmVn3QyxpBpC85U9d0mTwIwwerDj.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123004,
                            "option_image_url": "app/option_images/ptjjHNupWySScBDoyqDUxcbmVn3QyxpBpC85U9d0mTwIwwerDj.png"
                        },
                        {
                            "id": 291867,
                            "question_id": 111611,
                            "option_text": "",
                            "option_image": "XH1YzfYXkzttomACKgfgJYRjClvEye7ko50fLlb3cMQjyMn7C5.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123005,
                            "option_image_url": "app/option_images/XH1YzfYXkzttomACKgfgJYRjClvEye7ko50fLlb3cMQjyMn7C5.png"
                        },
                        {
                            "id": 291868,
                            "question_id": 111611,
                            "option_text": "",
                            "option_image": "lPxL7Ul76Uu3RY4vVCS0rU1fVmUWLolqUkhCJmqwKYT7doqgQT.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123006,
                            "option_image_url": "app/option_images/lPxL7Ul76Uu3RY4vVCS0rU1fVmUWLolqUkhCJmqwKYT7doqgQT.png"
                        },
                        {
                            "id": 291869,
                            "question_id": 111611,
                            "option_text": "",
                            "option_image": "4EJ6duMy3yoxJnMvyUzGS9qinx6kFS36exTkdvKJ62mCOYGrUz.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123007,
                            "option_image_url": "app/option_images/4EJ6duMy3yoxJnMvyUzGS9qinx6kFS36exTkdvKJ62mCOYGrUz.png"
                        }
                    ],
                    "parent_question": {
                        "id": 111609,
                        "exam_id": 1,
                        "question_paper_id": 356,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "FWnwoDI2iVZtn8i8nw3oDyQ43LEBKC42zZhbhjCCXFfORDCyjo.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:16.000000Z",
                        "updated_at": "2025-11-16T14:10:16.000000Z",
                        "question_num_long": 6406531530438,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "e374c4b8-7761-4cfa-b3d7-8de44d31e1ad",
                        "question_image_url": [
                            "/question_images/FWnwoDI2iVZtn8i8nw3oDyQ43LEBKC42zZhbhjCCXFfORDCyjo.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 111612,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 189,
                    "question_text_1": "Which of the following is a data path component in the given FSM?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530441,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "1fb0ee98714271e42e8bab2b602c7728",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111609,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "385e7f09-fdd6-4018-a006-9f06c1d5f7bc",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which of the following is a data path component in the given FSM?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291870,
                            "question_id": 111612,
                            "option_text": "",
                            "option_image": "1ooSjanLFyRTnU3HVpCcWPo7E4dnZvSu6S5f7RaWVJGEW83xmo.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123008,
                            "option_image_url": "app/option_images/1ooSjanLFyRTnU3HVpCcWPo7E4dnZvSu6S5f7RaWVJGEW83xmo.png"
                        },
                        {
                            "id": 291871,
                            "question_id": 111612,
                            "option_text": "",
                            "option_image": "fD0ipGXBpIUY0aPcx1HVRTHEAiFIMkkKOkxJkvSFSD428QyH5o.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123009,
                            "option_image_url": "app/option_images/fD0ipGXBpIUY0aPcx1HVRTHEAiFIMkkKOkxJkvSFSD428QyH5o.png"
                        },
                        {
                            "id": 291872,
                            "question_id": 111612,
                            "option_text": "",
                            "option_image": "C3fGgqvhKuAkd8VF27BW3gm9HDWtxJbSn5fDhouPk7pluU13qc.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123010,
                            "option_image_url": "app/option_images/C3fGgqvhKuAkd8VF27BW3gm9HDWtxJbSn5fDhouPk7pluU13qc.png"
                        },
                        {
                            "id": 291873,
                            "question_id": 111612,
                            "option_text": "",
                            "option_image": "zBqlYjKSa5XrqjIgmT8dpls2BStfyHP5t6ZAWVUQ2h0CTQg1uQ.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123011,
                            "option_image_url": "app/option_images/zBqlYjKSa5XrqjIgmT8dpls2BStfyHP5t6ZAWVUQ2h0CTQg1uQ.png"
                        }
                    ],
                    "parent_question": {
                        "id": 111609,
                        "exam_id": 1,
                        "question_paper_id": 356,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "FWnwoDI2iVZtn8i8nw3oDyQ43LEBKC42zZhbhjCCXFfORDCyjo.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:16.000000Z",
                        "updated_at": "2025-11-16T14:10:16.000000Z",
                        "question_num_long": 6406531530438,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "e374c4b8-7761-4cfa-b3d7-8de44d31e1ad",
                        "question_image_url": [
                            "/question_images/FWnwoDI2iVZtn8i8nw3oDyQ43LEBKC42zZhbhjCCXFfORDCyjo.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 111613,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 190,
                    "question_text_1": "In the given block diagram, Which of the following Verilog code snippets correctly implements a D Flip- Flop?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530442,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "b19c16ddf0c51abb5d00c8924ec8f82f",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111609,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "7c1eeffb-eec9-44cb-a616-4b939de330a5",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the given block diagram, Which of the following Verilog code snippets correctly implements a D Flip- Flop?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291874,
                            "question_id": 111613,
                            "option_text": "",
                            "option_image": "PaPbxWStpT9KVlprnOyI38BkiUpSOc8ZLh9v0GLljcJOuq0ZPz.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123012,
                            "option_image_url": "app/option_images/PaPbxWStpT9KVlprnOyI38BkiUpSOc8ZLh9v0GLljcJOuq0ZPz.png"
                        },
                        {
                            "id": 291875,
                            "question_id": 111613,
                            "option_text": "",
                            "option_image": "9OftjjogLpizl68aviSiwJxNG2xMc4lKj5xlIvQTvi0eAMzb67.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123013,
                            "option_image_url": "app/option_images/9OftjjogLpizl68aviSiwJxNG2xMc4lKj5xlIvQTvi0eAMzb67.png"
                        },
                        {
                            "id": 291876,
                            "question_id": 111613,
                            "option_text": "",
                            "option_image": "7JpndEqwi51uiE4kzP4jIj4tWVaqgYrJv39kVjcUyLLLgWKW26.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123014,
                            "option_image_url": "app/option_images/7JpndEqwi51uiE4kzP4jIj4tWVaqgYrJv39kVjcUyLLLgWKW26.png"
                        },
                        {
                            "id": 291877,
                            "question_id": 111613,
                            "option_text": "",
                            "option_image": "uQMBuZsqj6lvjfwIuP6RQITLZ4DKGYGnUsLImSLKskjW8ZSIJJ.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123015,
                            "option_image_url": "app/option_images/uQMBuZsqj6lvjfwIuP6RQITLZ4DKGYGnUsLImSLKskjW8ZSIJJ.png"
                        }
                    ],
                    "parent_question": {
                        "id": 111609,
                        "exam_id": 1,
                        "question_paper_id": 356,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "FWnwoDI2iVZtn8i8nw3oDyQ43LEBKC42zZhbhjCCXFfORDCyjo.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:16.000000Z",
                        "updated_at": "2025-11-16T14:10:16.000000Z",
                        "question_num_long": 6406531530438,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "e374c4b8-7761-4cfa-b3d7-8de44d31e1ad",
                        "question_image_url": [
                            "/question_images/FWnwoDI2iVZtn8i8nw3oDyQ43LEBKC42zZhbhjCCXFfORDCyjo.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 111614,
                    "exam_id": 1,
                    "question_paper_id": 356,
                    "question_number": 191,
                    "question_text_1": "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                    "question_image_1": "pxiSl2aF6mmdhLi8R8QrOC2ybA9dgU8xXXJUH0m4nyv51zpKaw.png",
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:16.000000Z",
                    "updated_at": "2025-11-16T14:10:16.000000Z",
                    "question_num_long": 6406531530443,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "ed65dfb8d1ef9c9deba5ff683371b0e0",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111609,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "b29cbc54-2889-42b8-8888-92fb940affa1",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/pxiSl2aF6mmdhLi8R8QrOC2ybA9dgU8xXXJUH0m4nyv51zpKaw.png"
                    ],
                    "question_texts": [
                        "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                        "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291878,
                            "question_id": 111614,
                            "option_text": "P1 = 0 and P2 = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123016,
                            "option_image_url": null
                        },
                        {
                            "id": 291879,
                            "question_id": 111614,
                            "option_text": "P1 = 0 and P2 = 1",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123017,
                            "option_image_url": null
                        },
                        {
                            "id": 291880,
                            "question_id": 111614,
                            "option_text": "P1 = 1 and P2 = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123018,
                            "option_image_url": null
                        },
                        {
                            "id": 291881,
                            "question_id": 111614,
                            "option_text": "P1 = 1 and P2 = 1",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:16.000000Z",
                            "updated_at": "2025-11-16T14:10:16.000000Z",
                            "option_number": 6406535123019,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111609,
                        "exam_id": 1,
                        "question_paper_id": 356,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "FWnwoDI2iVZtn8i8nw3oDyQ43LEBKC42zZhbhjCCXFfORDCyjo.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:16.000000Z",
                        "updated_at": "2025-11-16T14:10:16.000000Z",
                        "question_num_long": 6406531530438,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "e374c4b8-7761-4cfa-b3d7-8de44d31e1ad",
                        "question_image_url": [
                            "/question_images/FWnwoDI2iVZtn8i8nw3oDyQ43LEBKC42zZhbhjCCXFfORDCyjo.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                }
            ]
        },
        "summary": "",
        "total_score": "40.00"
    },
    "url": "/question-paper/practise/100/c0893f77-d5b",
    "version": "ee3d5d44299e610bd137ea6200db5ac2"
}