library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Mux_wsw is
	port (
	  D : in std_logic_vector(0 to 3);
	  sel : in std_logic_vector(0 to 1);
	  y : out std_logic
	) ;
  end Mux ;

architecture Mux_arch_with_select of Mux is
	begin
	  with sel select
		y<= D(0) when "00",
			D(1) when "01",
			D(2) when "10",
			D(3) when "11",
			'0' when others;
end Mux_arch_with_select ;