{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574890382570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574890382658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 18:33:01 2019 " "Processing started: Wed Nov 27 18:33:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574890382658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890382658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trabalho3 -c trabalho3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off trabalho3 -c trabalho3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890382664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574890386694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574890386694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorwbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadorwbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadorwbits-behavior " "Found design unit 1: comparadorwbits-behavior" {  } { { "comparadorwbits.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/comparadorwbits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890425953 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorwbits " "Found entity 1: comparadorwbits" {  } { { "comparadorwbits.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/comparadorwbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890425953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890425953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-behavior " "Found design unit 1: subtrator-behavior" {  } { { "subtrator.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/subtrator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890425985 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890425985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890425985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arch1 " "Found design unit 1: somador-arch1" {  } { { "somador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/somador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426011 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890426011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trabalho3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trabalho3-arch " "Found design unit 1: trabalho3-arch" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426027 ""} { "Info" "ISGN_ENTITY_NAME" "1 trabalho3 " "Found entity 1: trabalho3" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890426027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-structural " "Found design unit 1: demux-structural" {  } { { "demux.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/demux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426065 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/demux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890426065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-structural " "Found design unit 1: pc-structural" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426097 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890426097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadormaisum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadormaisum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadormaisum-behavior1 " "Found design unit 1: somadormaisum-behavior1" {  } { { "somadormaisum.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/somadormaisum.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426112 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadormaisum " "Found entity 1: somadormaisum" {  } { { "somadormaisum.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/somadormaisum.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890426112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-arch_m " "Found design unit 1: memoria-arch_m" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426147 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890426147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trocador-arc " "Found design unit 1: trocador-arc" {  } { { "trocador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trocador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426162 ""} { "Info" "ISGN_ENTITY_NAME" "1 trocador " "Found entity 1: trocador" {  } { { "trocador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trocador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890426162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arch_div " "Found design unit 1: divisor-arch_div" {  } { { "divisor.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/divisor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426199 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890426199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho3blocos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trabalho3blocos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trabalho3blocos " "Found entity 1: trabalho3blocos" {  } { { "trabalho3blocos.bdf" "" { Schematic "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3blocos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890426237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890426237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trabalho3 " "Elaborating entity \"trabalho3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574890426740 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryout0 trabalho3.vhd(105) " "Verilog HDL or VHDL warning at trabalho3.vhd(105): object \"carryout0\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574890426897 "|trabalho3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carryin1 trabalho3.vhd(105) " "VHDL Signal Declaration warning at trabalho3.vhd(105): used implicit default value for signal \"carryin1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574890426919 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "igual trabalho3.vhd(106) " "Verilog HDL or VHDL warning at trabalho3.vhd(106): object \"igual\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574890426920 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "posicaoesp trabalho3.vhd(107) " "Verilog HDL or VHDL warning at trabalho3.vhd(107): object \"posicaoesp\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574890426920 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resto trabalho3.vhd(108) " "Verilog HDL or VHDL warning at trabalho3.vhd(108): object \"resto\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574890426920 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s6 trabalho3.vhd(109) " "Verilog HDL or VHDL warning at trabalho3.vhd(109): object \"s6\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574890426920 "|trabalho3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:p1 " "Elaborating entity \"memoria\" for hierarchy \"memoria:p1\"" {  } { { "trabalho3.vhd" "p1" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574890427195 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem memoria.vhd(33) " "VHDL Process Statement warning at memoria.vhd(33): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574890427278 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicao memoria.vhd(33) " "VHDL Process Statement warning at memoria.vhd(33): signal \"posicao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574890427278 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor memoria.vhd(34) " "VHDL Process Statement warning at memoria.vhd(34): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574890427278 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicao memoria.vhd(34) " "VHDL Process Statement warning at memoria.vhd(34): signal \"posicao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574890427278 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem memoria.vhd(40) " "VHDL Process Statement warning at memoria.vhd(40): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574890427278 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicao memoria.vhd(40) " "VHDL Process Statement warning at memoria.vhd(40): signal \"posicao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574890427279 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor_manual memoria.vhd(41) " "VHDL Process Statement warning at memoria.vhd(41): signal \"valor_manual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574890427279 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicao_manual memoria.vhd(41) " "VHDL Process Statement warning at memoria.vhd(41): signal \"posicao_manual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574890427279 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem memoria.vhd(30) " "VHDL Process Statement warning at memoria.vhd(30): inferring latch(es) for signal or variable \"mem\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574890427279 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[9\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427279 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[9\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427279 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[9\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427279 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[9\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427279 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[8\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427280 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[8\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427280 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[8\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427280 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[8\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427280 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[7\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427280 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[7\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427280 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[7\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427280 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[7\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427280 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[6\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427280 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[6\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427280 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[6\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427280 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[6\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427281 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[5\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427281 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[5\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427281 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[5\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427281 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[5\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427281 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[4\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427281 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[4\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427281 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[4\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427281 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[4\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427281 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[3\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427281 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[3\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427281 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[3\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427282 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[3\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427282 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[2\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427282 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[2\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427282 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[2\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427282 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[2\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427282 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[1\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427282 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[1\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427282 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[1\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427282 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[1\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427283 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[0\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427283 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[0\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427283 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[0\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427283 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[0\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427283 "|trabalho3|memoria:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:p2 " "Elaborating entity \"somador\" for hierarchy \"somador:p2\"" {  } { { "trabalho3.vhd" "p2" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574890427289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorwbits comparadorwbits:p3 " "Elaborating entity \"comparadorwbits\" for hierarchy \"comparadorwbits:p3\"" {  } { { "trabalho3.vhd" "p3" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574890427326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadormaisum somadormaisum:p4 " "Elaborating entity \"somadormaisum\" for hierarchy \"somadormaisum:p4\"" {  } { { "trabalho3.vhd" "p4" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574890427360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trocador trocador:p6 " "Elaborating entity \"trocador\" for hierarchy \"trocador:p6\"" {  } { { "trabalho3.vhd" "p6" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574890427389 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numero2 trocador.vhd(15) " "VHDL Process Statement warning at trocador.vhd(15): inferring latch(es) for signal or variable \"numero2\", which holds its previous value in one or more paths through the process" {  } { { "trocador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trocador.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574890427414 "|trabalho3|trocador:p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[0\] trocador.vhd(15) " "Inferred latch for \"numero2\[0\]\" at trocador.vhd(15)" {  } { { "trocador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trocador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427414 "|trabalho3|trocador:p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[1\] trocador.vhd(15) " "Inferred latch for \"numero2\[1\]\" at trocador.vhd(15)" {  } { { "trocador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trocador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427414 "|trabalho3|trocador:p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[2\] trocador.vhd(15) " "Inferred latch for \"numero2\[2\]\" at trocador.vhd(15)" {  } { { "trocador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trocador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427414 "|trabalho3|trocador:p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[3\] trocador.vhd(15) " "Inferred latch for \"numero2\[3\]\" at trocador.vhd(15)" {  } { { "trocador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trocador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427414 "|trabalho3|trocador:p6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:p7 " "Elaborating entity \"demux\" for hierarchy \"demux:p7\"" {  } { { "trabalho3.vhd" "p7" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574890427421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:p8 " "Elaborating entity \"pc\" for hierarchy \"pc:p8\"" {  } { { "trabalho3.vhd" "p8" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574890427492 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicao1 pc.vhd(49) " "VHDL Process Statement warning at pc.vhd(49): signal \"posicao1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574890427607 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicao1 pc.vhd(94) " "VHDL Process Statement warning at pc.vhd(94): signal \"posicao1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574890427607 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicaoesp pc.vhd(99) " "VHDL Process Statement warning at pc.vhd(99): signal \"posicaoesp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574890427607 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_m pc.vhd(25) " "VHDL Process Statement warning at pc.vhd(25): inferring latch(es) for signal or variable \"sel_m\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574890427607 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pe pc.vhd(25) " "VHDL Process Statement warning at pc.vhd(25): inferring latch(es) for signal or variable \"pe\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574890427607 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posicao1 pc.vhd(25) " "VHDL Process Statement warning at pc.vhd(25): inferring latch(es) for signal or variable \"posicao1\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574890427608 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_c pc.vhd(25) " "VHDL Process Statement warning at pc.vhd(25): inferring latch(es) for signal or variable \"sel_c\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574890427608 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posicaoesp pc.vhd(25) " "VHDL Process Statement warning at pc.vhd(25): inferring latch(es) for signal or variable \"posicaoesp\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574890427608 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "troca pc.vhd(25) " "VHDL Process Statement warning at pc.vhd(25): inferring latch(es) for signal or variable \"troca\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574890427611 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s pc.vhd(25) " "VHDL Process Statement warning at pc.vhd(25): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574890427635 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] pc.vhd(25) " "Inferred latch for \"s\[0\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427635 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] pc.vhd(25) " "Inferred latch for \"s\[1\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427669 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] pc.vhd(25) " "Inferred latch for \"s\[2\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427669 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] pc.vhd(25) " "Inferred latch for \"s\[3\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427669 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troca pc.vhd(25) " "Inferred latch for \"troca\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427728 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[0\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[0\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427729 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[1\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[1\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427729 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[2\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[2\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427779 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[3\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[3\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427779 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[4\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[4\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427780 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[5\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[5\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427831 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[6\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[6\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427831 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[7\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[7\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427864 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[8\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[8\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427864 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[9\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[9\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427864 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[10\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[10\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427873 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[11\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[11\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427873 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[12\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[12\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427873 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[13\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[13\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427874 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[14\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[14\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427874 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[15\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[15\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427883 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[16\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[16\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427883 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[17\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[17\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427883 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[18\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[18\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427898 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[19\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[19\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427898 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[20\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[20\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427899 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[21\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[21\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427899 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[22\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[22\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427899 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[23\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[23\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427901 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[24\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[24\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427901 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[25\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[25\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427902 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[26\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[26\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427902 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[27\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[27\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427903 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[28\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[28\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427903 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[29\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[29\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427903 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[30\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[30\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427903 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[31\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[31\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427904 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_c pc.vhd(25) " "Inferred latch for \"sel_c\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427904 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[0\] pc.vhd(25) " "Inferred latch for \"posicao1\[0\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427904 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[1\] pc.vhd(25) " "Inferred latch for \"posicao1\[1\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427904 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[2\] pc.vhd(25) " "Inferred latch for \"posicao1\[2\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427905 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[3\] pc.vhd(25) " "Inferred latch for \"posicao1\[3\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427905 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[4\] pc.vhd(25) " "Inferred latch for \"posicao1\[4\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427905 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[5\] pc.vhd(25) " "Inferred latch for \"posicao1\[5\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427905 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[6\] pc.vhd(25) " "Inferred latch for \"posicao1\[6\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427905 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[7\] pc.vhd(25) " "Inferred latch for \"posicao1\[7\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427905 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[8\] pc.vhd(25) " "Inferred latch for \"posicao1\[8\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427906 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[9\] pc.vhd(25) " "Inferred latch for \"posicao1\[9\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427906 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[10\] pc.vhd(25) " "Inferred latch for \"posicao1\[10\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427906 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[11\] pc.vhd(25) " "Inferred latch for \"posicao1\[11\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427906 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[12\] pc.vhd(25) " "Inferred latch for \"posicao1\[12\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427906 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[13\] pc.vhd(25) " "Inferred latch for \"posicao1\[13\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427906 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[14\] pc.vhd(25) " "Inferred latch for \"posicao1\[14\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427907 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[15\] pc.vhd(25) " "Inferred latch for \"posicao1\[15\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427907 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[16\] pc.vhd(25) " "Inferred latch for \"posicao1\[16\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427907 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[17\] pc.vhd(25) " "Inferred latch for \"posicao1\[17\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427907 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[18\] pc.vhd(25) " "Inferred latch for \"posicao1\[18\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427907 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[19\] pc.vhd(25) " "Inferred latch for \"posicao1\[19\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427908 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[20\] pc.vhd(25) " "Inferred latch for \"posicao1\[20\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427908 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[21\] pc.vhd(25) " "Inferred latch for \"posicao1\[21\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427908 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[22\] pc.vhd(25) " "Inferred latch for \"posicao1\[22\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427908 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[23\] pc.vhd(25) " "Inferred latch for \"posicao1\[23\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427908 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[24\] pc.vhd(25) " "Inferred latch for \"posicao1\[24\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427909 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[25\] pc.vhd(25) " "Inferred latch for \"posicao1\[25\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427909 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[26\] pc.vhd(25) " "Inferred latch for \"posicao1\[26\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427909 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[27\] pc.vhd(25) " "Inferred latch for \"posicao1\[27\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427909 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[28\] pc.vhd(25) " "Inferred latch for \"posicao1\[28\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427909 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[29\] pc.vhd(25) " "Inferred latch for \"posicao1\[29\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427909 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[30\] pc.vhd(25) " "Inferred latch for \"posicao1\[30\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427911 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[31\] pc.vhd(25) " "Inferred latch for \"posicao1\[31\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427911 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pe\[0\] pc.vhd(25) " "Inferred latch for \"pe\[0\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427913 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pe\[1\] pc.vhd(25) " "Inferred latch for \"pe\[1\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427914 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pe\[2\] pc.vhd(25) " "Inferred latch for \"pe\[2\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427914 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pe\[3\] pc.vhd(25) " "Inferred latch for \"pe\[3\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427914 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_m pc.vhd(25) " "Inferred latch for \"sel_m\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890427914 "|trabalho3|pc:p7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:p9 " "Elaborating entity \"divisor\" for hierarchy \"divisor:p9\"" {  } { { "trabalho3.vhd" "p9" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574890427922 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "divisor:p9\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"divisor:p9\|Div0\"" {  } { { "divisor.vhd" "Div0" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/divisor.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890432560 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574890432560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divisor:p9\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"divisor:p9\|lpm_divide:Div0\"" {  } { { "divisor.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/divisor.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574890433933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divisor:p9\|lpm_divide:Div0 " "Instantiated megafunction \"divisor:p9\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574890433933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574890433933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574890433933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574890433933 ""}  } { { "divisor.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/divisor.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574890433933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1am " "Found entity 1: lpm_divide_1am" {  } { { "db/lpm_divide_1am.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/lpm_divide_1am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890434417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890434417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890434602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890434602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/alt_u_div_kse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574890434759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890434759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[0\]\[0\] " "Latch memoria:p1\|mem\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435849 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[0\]\[1\] " "Latch memoria:p1\|mem\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435849 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[0\]\[2\] " "Latch memoria:p1\|mem\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435849 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[0\]\[3\] " "Latch memoria:p1\|mem\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435850 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[1\]\[0\] " "Latch memoria:p1\|mem\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435850 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[1\]\[1\] " "Latch memoria:p1\|mem\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435850 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[1\]\[2\] " "Latch memoria:p1\|mem\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435851 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[1\]\[3\] " "Latch memoria:p1\|mem\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435851 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[3\]\[0\] " "Latch memoria:p1\|mem\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435851 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[3\]\[1\] " "Latch memoria:p1\|mem\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435851 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[3\]\[2\] " "Latch memoria:p1\|mem\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435852 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[3\]\[3\] " "Latch memoria:p1\|mem\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435852 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[0\] " "Latch pc:p8\|posicao1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[2\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[2\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435852 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[1\] " "Latch pc:p8\|posicao1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[3\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[3\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435853 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[2\] " "Latch pc:p8\|posicao1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[2\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[2\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435853 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[3\] " "Latch pc:p8\|posicao1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435853 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|sel_m " "Latch pc:p8\|sel_m has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[0\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435854 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|pe\[0\] " "Latch pc:p8\|pe\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[0\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435854 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|pe\[1\] " "Latch pc:p8\|pe\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[2\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[2\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435854 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|pe\[2\] " "Latch pc:p8\|pe\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[0\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435855 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|pe\[3\] " "Latch pc:p8\|pe\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[0\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435855 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[2\]\[0\] " "Latch memoria:p1\|mem\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435856 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[4\]\[0\] " "Latch memoria:p1\|mem\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435856 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[5\]\[0\] " "Latch memoria:p1\|mem\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435856 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[6\]\[0\] " "Latch memoria:p1\|mem\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435857 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[7\]\[0\] " "Latch memoria:p1\|mem\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435858 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[9\]\[0\] " "Latch memoria:p1\|mem\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435858 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[8\]\[0\] " "Latch memoria:p1\|mem\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435858 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[2\]\[1\] " "Latch memoria:p1\|mem\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435859 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[4\]\[1\] " "Latch memoria:p1\|mem\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435859 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[5\]\[1\] " "Latch memoria:p1\|mem\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435860 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[6\]\[1\] " "Latch memoria:p1\|mem\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435860 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[7\]\[1\] " "Latch memoria:p1\|mem\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435860 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[9\]\[1\] " "Latch memoria:p1\|mem\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435861 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[8\]\[1\] " "Latch memoria:p1\|mem\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435861 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[2\]\[2\] " "Latch memoria:p1\|mem\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435861 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[4\]\[2\] " "Latch memoria:p1\|mem\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435862 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[5\]\[2\] " "Latch memoria:p1\|mem\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435862 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[6\]\[2\] " "Latch memoria:p1\|mem\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435862 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[7\]\[2\] " "Latch memoria:p1\|mem\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435862 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[9\]\[2\] " "Latch memoria:p1\|mem\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435863 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[8\]\[2\] " "Latch memoria:p1\|mem\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435863 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[2\]\[3\] " "Latch memoria:p1\|mem\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435863 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[4\]\[3\] " "Latch memoria:p1\|mem\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435864 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[5\]\[3\] " "Latch memoria:p1\|mem\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435864 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[6\]\[3\] " "Latch memoria:p1\|mem\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435865 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[7\]\[3\] " "Latch memoria:p1\|mem\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435865 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[9\]\[3\] " "Latch memoria:p1\|mem\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435865 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[8\]\[3\] " "Latch memoria:p1\|mem\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435866 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[4\] " "Latch pc:p8\|posicao1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435866 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[5\] " "Latch pc:p8\|posicao1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435866 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[6\] " "Latch pc:p8\|posicao1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435866 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[7\] " "Latch pc:p8\|posicao1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435867 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[8\] " "Latch pc:p8\|posicao1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435867 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[9\] " "Latch pc:p8\|posicao1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435867 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[10\] " "Latch pc:p8\|posicao1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435868 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[11\] " "Latch pc:p8\|posicao1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435868 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[12\] " "Latch pc:p8\|posicao1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435868 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[13\] " "Latch pc:p8\|posicao1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435868 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[14\] " "Latch pc:p8\|posicao1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435869 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[15\] " "Latch pc:p8\|posicao1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435869 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[16\] " "Latch pc:p8\|posicao1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435869 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[17\] " "Latch pc:p8\|posicao1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435870 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[18\] " "Latch pc:p8\|posicao1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435870 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[19\] " "Latch pc:p8\|posicao1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435870 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[20\] " "Latch pc:p8\|posicao1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435870 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[21\] " "Latch pc:p8\|posicao1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435871 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[22\] " "Latch pc:p8\|posicao1\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435871 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[23\] " "Latch pc:p8\|posicao1\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435871 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[24\] " "Latch pc:p8\|posicao1\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435871 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[25\] " "Latch pc:p8\|posicao1\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435872 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[26\] " "Latch pc:p8\|posicao1\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435872 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[27\] " "Latch pc:p8\|posicao1\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435872 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[28\] " "Latch pc:p8\|posicao1\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435873 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[29\] " "Latch pc:p8\|posicao1\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435873 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[30\] " "Latch pc:p8\|posicao1\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435873 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[31\] " "Latch pc:p8\|posicao1\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435874 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|troca " "Latch pc:p8\|troca has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574890435874 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574890435874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574890437177 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574890440695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574890440695 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[4\] " "No output dependent on input pin \"posicao_manual\[4\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[5\] " "No output dependent on input pin \"posicao_manual\[5\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[6\] " "No output dependent on input pin \"posicao_manual\[6\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[7\] " "No output dependent on input pin \"posicao_manual\[7\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[8\] " "No output dependent on input pin \"posicao_manual\[8\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[9\] " "No output dependent on input pin \"posicao_manual\[9\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[10\] " "No output dependent on input pin \"posicao_manual\[10\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[11\] " "No output dependent on input pin \"posicao_manual\[11\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[12\] " "No output dependent on input pin \"posicao_manual\[12\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[13\] " "No output dependent on input pin \"posicao_manual\[13\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[14\] " "No output dependent on input pin \"posicao_manual\[14\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[15\] " "No output dependent on input pin \"posicao_manual\[15\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[16\] " "No output dependent on input pin \"posicao_manual\[16\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[17\] " "No output dependent on input pin \"posicao_manual\[17\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[18\] " "No output dependent on input pin \"posicao_manual\[18\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[19\] " "No output dependent on input pin \"posicao_manual\[19\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[20\] " "No output dependent on input pin \"posicao_manual\[20\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[21\] " "No output dependent on input pin \"posicao_manual\[21\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[22\] " "No output dependent on input pin \"posicao_manual\[22\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[23\] " "No output dependent on input pin \"posicao_manual\[23\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[24\] " "No output dependent on input pin \"posicao_manual\[24\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[25\] " "No output dependent on input pin \"posicao_manual\[25\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[26\] " "No output dependent on input pin \"posicao_manual\[26\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[27\] " "No output dependent on input pin \"posicao_manual\[27\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[28\] " "No output dependent on input pin \"posicao_manual\[28\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[29\] " "No output dependent on input pin \"posicao_manual\[29\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[30\] " "No output dependent on input pin \"posicao_manual\[30\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[31\] " "No output dependent on input pin \"posicao_manual\[31\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574890443421 "|trabalho3|posicao_manual[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574890443421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "341 " "Implemented 341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574890443426 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574890443426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574890443426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574890443426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 212 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 212 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574890443522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 18:34:03 2019 " "Processing ended: Wed Nov 27 18:34:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574890443522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574890443522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574890443522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574890443522 ""}
