*design* DebussyLib (btIdent Verdi_T-2022.06)
Command arguments:
    +define+verilog
    -sv
    -f rtl_list.f
        ../rtl/gf1024_mul_pb_k5_flat.v
        ../rtl/rs544522_lal8_pipe_restruct.sv
    -f sim_list.f
        ../testbench/tb_rs544522_lal8_nopipe_restruct.sv

Highest level modules:
tb_rs544522_lal8_pipe_restruct_frontpad6

Total	0 error(s),   0 warning(s)
