<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Fri, 24 Oct 2025 13:33:55 GMT</pubDate>
    <item>
      <title>lowRISC/ibex</title>
      <link>https://github.com/lowRISC/ibex</link>
      <description>Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.</description>
      <guid>https://github.com/lowRISC/ibex</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,648</stars>
      <forks>656</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/471032?s=40&amp;v=4</avatar>
          <name>GregAC</name>
          <url>https://github.com/GregAC</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1159506?s=40&amp;v=4</avatar>
          <name>Atokulus</name>
          <url>https://github.com/Atokulus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2758621?s=40&amp;v=4</avatar>
          <name>atraber</name>
          <url>https://github.com/atraber</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>3,003</stars>
      <forks>907</forks>
      <addStars>3</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/caliptra-rtl</title>
      <link>https://github.com/chipsalliance/caliptra-rtl</link>
      <description>HW Design Collateral for Caliptra RoT IP</description>
      <guid>https://github.com/chipsalliance/caliptra-rtl</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>114</stars>
      <forks>65</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11879229?s=40&amp;v=4</avatar>
          <name>calebofearth</name>
          <url>https://github.com/calebofearth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/108370498?s=40&amp;v=4</avatar>
          <name>Nitsirks</name>
          <url>https://github.com/Nitsirks</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/102058313?s=40&amp;v=4</avatar>
          <name>mojtaba-bisheh</name>
          <url>https://github.com/mojtaba-bisheh</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/125604693?s=40&amp;v=4</avatar>
          <name>upadhyayulakiran</name>
          <url>https://github.com/upadhyayulakiran</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/107714838?s=40&amp;v=4</avatar>
          <name>anjpar</name>
          <url>https://github.com/anjpar</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/caliptra-ss</title>
      <link>https://github.com/chipsalliance/caliptra-ss</link>
      <description>HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.</description>
      <guid>https://github.com/chipsalliance/caliptra-ss</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>31</stars>
      <forks>31</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11879229?s=40&amp;v=4</avatar>
          <name>calebofearth</name>
          <url>https://github.com/calebofearth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/63821295?s=40&amp;v=4</avatar>
          <name>ekarabu</name>
          <url>https://github.com/ekarabu</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7507042?s=40&amp;v=4</avatar>
          <name>clayton8</name>
          <url>https://github.com/clayton8</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/142342517?s=40&amp;v=4</avatar>
          <name>nileshbpat</name>
          <url>https://github.com/nileshbpat</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/178779597?s=40&amp;v=4</avatar>
          <name>andrea-caforio</name>
          <url>https://github.com/andrea-caforio</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/Cores-VeeR-EL2</title>
      <link>https://github.com/chipsalliance/Cores-VeeR-EL2</link>
      <description>VeeR EL2 Core</description>
      <guid>https://github.com/chipsalliance/Cores-VeeR-EL2</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>300</stars>
      <forks>89</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3785621?s=40&amp;v=4</avatar>
          <name>kgugala</name>
          <url>https://github.com/kgugala</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38781500?s=40&amp;v=4</avatar>
          <name>tmichalak</name>
          <url>https://github.com/tmichalak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/47315577?s=40&amp;v=4</avatar>
          <name>mkurc-ant</name>
          <url>https://github.com/mkurc-ant</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48583927?s=40&amp;v=4</avatar>
          <name>wsipak</name>
          <url>https://github.com/wsipak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/120088471?s=40&amp;v=4</avatar>
          <name>mczyz-antmicro</name>
          <url>https://github.com/mczyz-antmicro</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>aws/aws-fpga</title>
      <link>https://github.com/aws/aws-fpga</link>
      <description>Official repository of the AWS EC2 FPGA Hardware and Software Development Kit</description>
      <guid>https://github.com/aws/aws-fpga</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,611</stars>
      <forks>530</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23247657?s=40&amp;v=4</avatar>
          <name>kristopk</name>
          <url>https://github.com/kristopk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23247716?s=40&amp;v=4</avatar>
          <name>deeppat</name>
          <url>https://github.com/deeppat</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23534756?s=40&amp;v=4</avatar>
          <name>AWSGH</name>
          <url>https://github.com/AWSGH</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/174385813?s=40&amp;v=4</avatar>
          <name>mjthimm</name>
          <url>https://github.com/mjthimm</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/82236989?s=40&amp;v=4</avatar>
          <name>kyyalama2</name>
          <url>https://github.com/kyyalama2</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/fpu_div_sqrt_mvp</title>
      <link>https://github.com/pulp-platform/fpu_div_sqrt_mvp</link>
      <description>[UNRELEASED] FP div/sqrt unit for transprecision</description>
      <guid>https://github.com/pulp-platform/fpu_div_sqrt_mvp</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>24</stars>
      <forks>17</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33124232?s=40&amp;v=4</avatar>
          <name>stmach</name>
          <url>https://github.com/stmach</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/28906668?s=40&amp;v=4</avatar>
          <name>flaviens</name>
          <url>https://github.com/flaviens</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/55843305?s=40&amp;v=4</avatar>
          <name>lucabertaccini</name>
          <url>https://github.com/lucabertaccini</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/common_cells</title>
      <link>https://github.com/pulp-platform/common_cells</link>
      <description>Common SystemVerilog components</description>
      <guid>https://github.com/pulp-platform/common_cells</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>665</stars>
      <forks>182</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6498078?s=40&amp;v=4</avatar>
          <name>niwis</name>
          <url>https://github.com/niwis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33124232?s=40&amp;v=4</avatar>
          <name>stmach</name>
          <url>https://github.com/stmach</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7882682?s=40&amp;v=4</avatar>
          <name>FrancescoConti</name>
          <url>https://github.com/FrancescoConti</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/axi_mem_if</title>
      <link>https://github.com/pulp-platform/axi_mem_if</link>
      <description>Simple single-port AXI memory interface</description>
      <guid>https://github.com/pulp-platform/axi_mem_if</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>46</stars>
      <forks>27</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7882682?s=40&amp;v=4</avatar>
          <name>FrancescoConti</name>
          <url>https://github.com/FrancescoConti</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/342324?s=40&amp;v=4</avatar>
          <name>fabianschuiki</name>
          <url>https://github.com/fabianschuiki</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/525783?s=40&amp;v=4</avatar>
          <name>jrrk</name>
          <url>https://github.com/jrrk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>