{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 22:17:16 2013 " "Info: Processing started: Tue Oct 22 22:17:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartcom-uart " "Info: Found design unit 1: uartcom-uart" {  } { { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uartcom " "Info: Found entity 1: uartcom" {  } { { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recode.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file recode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recode-Gate_level " "Info: Found design unit 1: recode-Gate_level" {  } { { "recode.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/recode.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 recode " "Info: Found entity 1: recode" {  } { { "recode.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/recode.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-structure " "Info: Found design unit 1: main-structure" {  } { { "main.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/main.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/main.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intercon.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file intercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intercon-structure " "Info: Found design unit 1: intercon-structure" {  } { { "intercon.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/intercon.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 intercon " "Info: Found entity 1: intercon" {  } { { "intercon.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/intercon.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-Gate_level " "Info: Found design unit 1: decode-Gate_level" {  } { { "decode.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/decode.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Info: Found entity 1: decode" {  } { { "decode.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/decode.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code-failure " "Info: Found design unit 1: code-failure" {  } { { "code.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/code.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 code " "Info: Found entity 1: code" {  } { { "code.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/code.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/pll.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/pll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uartcom uartcom:u A:uart " "Info: Elaborating entity \"uartcom\" using architecture \"A:uart\" for hierarchy \"uartcom:u\"" {  } { { "main.vhd" "u" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/main.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decode decode:d A:gate_level " "Info: Elaborating entity \"decode\" using architecture \"A:gate_level\" for hierarchy \"decode:d\"" {  } { { "main.vhd" "d" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/main.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "code code:c A:failure " "Info: Elaborating entity \"code\" using architecture \"A:failure\" for hierarchy \"code:c\"" {  } { { "main.vhd" "c" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/main.vhd" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "recode recode:r A:gate_level " "Info: Elaborating entity \"recode\" using architecture \"A:gate_level\" for hierarchy \"recode:r\"" {  } { { "main.vhd" "r" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/main.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "intercon intercon:i A:structure " "Info: Elaborating entity \"intercon\" using architecture \"A:structure\" for hierarchy \"intercon:i\"" {  } { { "main.vhd" "i" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/main.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "main.vhd" "pll_inst" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/main.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/pll.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/pll.vhd" 130 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Info: Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/pll.vhd" 130 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_SMP_USE_USER_PROC_FAIL" "\|main\|uartcom:u\|state_reg1 " "Warning: Cannot process state machine \"\|main\|uartcom:u\|state_reg1\" using user-encoded method" {  } { { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 38 -1 0 } }  } 0 0 "Cannot process state machine \"%1!s!\" using user-encoded method" 0 0 "" 0 -1}
{ "Warning" "WOPT_SMP_USE_USER_PROC_FAIL" "\|main\|uartcom:u\|state_reg " "Warning: Cannot process state machine \"\|main\|uartcom:u\|state_reg\" using user-encoded method" {  } { { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 32 -1 0 } }  } 0 0 "Cannot process state machine \"%1!s!\" using user-encoded method" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pll:pll_inst\|altpll:altpll_component\|pll " "Info: Adding node \"pll:pll_inst\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "316 " "Info: Implemented 316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "312 " "Info: Implemented 312 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Info: Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 22:17:27 2013 " "Info: Processing ended: Tue Oct 22 22:17:27 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 22:17:28 2013 " "Info: Processing started: Tue Oct 22 22:17:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"main\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|_clk0 1 5 0 0 " "Info: Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/fpga_competition - system clock 10M - for game - good/" 0 { } { { 0 { 0 ""} 0 787 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/fpga_competition - system clock 10M - for game - good/" 0 { } { { 0 { 0 ""} 0 788 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/fpga_competition - system clock 10M - for game - good/" 0 { } { { 0 { 0 ""} 0 789 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/project/fpga_competition - system clock 10M - for game - good/" 0 { } { { 0 { 0 ""} 0 14 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.945 ns register register " "Info: Estimated most critical path is register to register delay of 5.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uartcom:u\|i_reg1\[21\] 1 REG LAB_X55_Y33 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X55_Y33; Fanout = 3; REG Node = 'uartcom:u\|i_reg1\[21\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { uartcom:u|i_reg1[21] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.420 ns) 1.099 ns uartcom:u\|Equal6~6 2 COMB LAB_X54_Y34 1 " "Info: 2: + IC(0.679 ns) + CELL(0.420 ns) = 1.099 ns; Loc. = LAB_X54_Y34; Fanout = 1; COMB Node = 'uartcom:u\|Equal6~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { uartcom:u|i_reg1[21] uartcom:u|Equal6~6 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 1.664 ns uartcom:u\|Equal6~7 3 COMB LAB_X54_Y34 1 " "Info: 3: + IC(0.145 ns) + CELL(0.420 ns) = 1.664 ns; Loc. = LAB_X54_Y34; Fanout = 1; COMB Node = 'uartcom:u\|Equal6~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { uartcom:u|Equal6~6 uartcom:u|Equal6~7 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 2.229 ns uartcom:u\|Equal6~10 4 COMB LAB_X54_Y34 4 " "Info: 4: + IC(0.145 ns) + CELL(0.420 ns) = 2.229 ns; Loc. = LAB_X54_Y34; Fanout = 4; COMB Node = 'uartcom:u\|Equal6~10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { uartcom:u|Equal6~7 uartcom:u|Equal6~10 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 3.231 ns uartcom:u\|i_reg1\[0\]~33 5 COMB LAB_X55_Y34 2 " "Info: 5: + IC(0.588 ns) + CELL(0.414 ns) = 3.231 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[0\]~33'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { uartcom:u|Equal6~10 uartcom:u|i_reg1[0]~33 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.302 ns uartcom:u\|i_reg1\[1\]~36 6 COMB LAB_X55_Y34 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.302 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[1\]~36'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[0]~33 uartcom:u|i_reg1[1]~36 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.373 ns uartcom:u\|i_reg1\[2\]~38 7 COMB LAB_X55_Y34 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.373 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[2\]~38'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[1]~36 uartcom:u|i_reg1[2]~38 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.444 ns uartcom:u\|i_reg1\[3\]~40 8 COMB LAB_X55_Y34 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.444 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[3\]~40'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[2]~38 uartcom:u|i_reg1[3]~40 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.515 ns uartcom:u\|i_reg1\[4\]~42 9 COMB LAB_X55_Y34 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.515 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[4\]~42'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[3]~40 uartcom:u|i_reg1[4]~42 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.586 ns uartcom:u\|i_reg1\[5\]~44 10 COMB LAB_X55_Y34 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.586 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[5\]~44'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[4]~42 uartcom:u|i_reg1[5]~44 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.657 ns uartcom:u\|i_reg1\[6\]~46 11 COMB LAB_X55_Y34 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.657 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[6\]~46'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[5]~44 uartcom:u|i_reg1[6]~46 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.728 ns uartcom:u\|i_reg1\[7\]~48 12 COMB LAB_X55_Y34 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.728 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[7\]~48'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[6]~46 uartcom:u|i_reg1[7]~48 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.799 ns uartcom:u\|i_reg1\[8\]~50 13 COMB LAB_X55_Y34 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.799 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[8\]~50'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[7]~48 uartcom:u|i_reg1[8]~50 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.870 ns uartcom:u\|i_reg1\[9\]~52 14 COMB LAB_X55_Y34 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.870 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[9\]~52'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[8]~50 uartcom:u|i_reg1[9]~52 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.941 ns uartcom:u\|i_reg1\[10\]~54 15 COMB LAB_X55_Y34 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.941 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[10\]~54'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[9]~52 uartcom:u|i_reg1[10]~54 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.012 ns uartcom:u\|i_reg1\[11\]~56 16 COMB LAB_X55_Y34 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.012 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[11\]~56'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[10]~54 uartcom:u|i_reg1[11]~56 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.083 ns uartcom:u\|i_reg1\[12\]~58 17 COMB LAB_X55_Y34 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.083 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[12\]~58'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[11]~56 uartcom:u|i_reg1[12]~58 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.154 ns uartcom:u\|i_reg1\[13\]~60 18 COMB LAB_X55_Y34 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.154 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[13\]~60'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[12]~58 uartcom:u|i_reg1[13]~60 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.225 ns uartcom:u\|i_reg1\[14\]~62 19 COMB LAB_X55_Y34 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.225 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[14\]~62'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[13]~60 uartcom:u|i_reg1[14]~62 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.296 ns uartcom:u\|i_reg1\[15\]~64 20 COMB LAB_X55_Y34 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.296 ns; Loc. = LAB_X55_Y34; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[15\]~64'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[14]~62 uartcom:u|i_reg1[15]~64 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 4.457 ns uartcom:u\|i_reg1\[16\]~66 21 COMB LAB_X55_Y33 2 " "Info: 21: + IC(0.090 ns) + CELL(0.071 ns) = 4.457 ns; Loc. = LAB_X55_Y33; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[16\]~66'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { uartcom:u|i_reg1[15]~64 uartcom:u|i_reg1[16]~66 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.528 ns uartcom:u\|i_reg1\[17\]~68 22 COMB LAB_X55_Y33 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.528 ns; Loc. = LAB_X55_Y33; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[17\]~68'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[16]~66 uartcom:u|i_reg1[17]~68 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.599 ns uartcom:u\|i_reg1\[18\]~70 23 COMB LAB_X55_Y33 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.599 ns; Loc. = LAB_X55_Y33; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[18\]~70'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[17]~68 uartcom:u|i_reg1[18]~70 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.670 ns uartcom:u\|i_reg1\[19\]~72 24 COMB LAB_X55_Y33 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 4.670 ns; Loc. = LAB_X55_Y33; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[19\]~72'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[18]~70 uartcom:u|i_reg1[19]~72 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.741 ns uartcom:u\|i_reg1\[20\]~74 25 COMB LAB_X55_Y33 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.741 ns; Loc. = LAB_X55_Y33; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[20\]~74'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[19]~72 uartcom:u|i_reg1[20]~74 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.812 ns uartcom:u\|i_reg1\[21\]~76 26 COMB LAB_X55_Y33 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.812 ns; Loc. = LAB_X55_Y33; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[21\]~76'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[20]~74 uartcom:u|i_reg1[21]~76 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.883 ns uartcom:u\|i_reg1\[22\]~78 27 COMB LAB_X55_Y33 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.883 ns; Loc. = LAB_X55_Y33; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[22\]~78'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[21]~76 uartcom:u|i_reg1[22]~78 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.954 ns uartcom:u\|i_reg1\[23\]~80 28 COMB LAB_X55_Y33 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.954 ns; Loc. = LAB_X55_Y33; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[23\]~80'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[22]~78 uartcom:u|i_reg1[23]~80 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.025 ns uartcom:u\|i_reg1\[24\]~82 29 COMB LAB_X55_Y33 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.025 ns; Loc. = LAB_X55_Y33; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[24\]~82'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[23]~80 uartcom:u|i_reg1[24]~82 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.096 ns uartcom:u\|i_reg1\[25\]~84 30 COMB LAB_X55_Y33 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.096 ns; Loc. = LAB_X55_Y33; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[25\]~84'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[24]~82 uartcom:u|i_reg1[25]~84 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.167 ns uartcom:u\|i_reg1\[26\]~86 31 COMB LAB_X55_Y33 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 5.167 ns; Loc. = LAB_X55_Y33; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[26\]~86'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[25]~84 uartcom:u|i_reg1[26]~86 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.238 ns uartcom:u\|i_reg1\[27\]~88 32 COMB LAB_X55_Y33 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 5.238 ns; Loc. = LAB_X55_Y33; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[27\]~88'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[26]~86 uartcom:u|i_reg1[27]~88 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.309 ns uartcom:u\|i_reg1\[28\]~90 33 COMB LAB_X55_Y33 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 5.309 ns; Loc. = LAB_X55_Y33; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[28\]~90'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[27]~88 uartcom:u|i_reg1[28]~90 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.380 ns uartcom:u\|i_reg1\[29\]~92 34 COMB LAB_X55_Y33 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 5.380 ns; Loc. = LAB_X55_Y33; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[29\]~92'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[28]~90 uartcom:u|i_reg1[29]~92 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.451 ns uartcom:u\|i_reg1\[30\]~94 35 COMB LAB_X55_Y33 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 5.451 ns; Loc. = LAB_X55_Y33; Fanout = 1; COMB Node = 'uartcom:u\|i_reg1\[30\]~94'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[29]~92 uartcom:u|i_reg1[30]~94 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.861 ns uartcom:u\|i_reg1\[31\]~95 36 COMB LAB_X55_Y33 1 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 5.861 ns; Loc. = LAB_X55_Y33; Fanout = 1; COMB Node = 'uartcom:u\|i_reg1\[31\]~95'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { uartcom:u|i_reg1[30]~94 uartcom:u|i_reg1[31]~95 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.945 ns uartcom:u\|i_reg1\[31\] 37 REG LAB_X55_Y33 2 " "Info: 37: + IC(0.000 ns) + CELL(0.084 ns) = 5.945 ns; Loc. = LAB_X55_Y33; Fanout = 2; REG Node = 'uartcom:u\|i_reg1\[31\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { uartcom:u|i_reg1[31]~95 uartcom:u|i_reg1[31] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.298 ns ( 72.30 % ) " "Info: Total cell delay = 4.298 ns ( 72.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.647 ns ( 27.70 % ) " "Info: Total interconnect delay = 1.647 ns ( 27.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.945 ns" { uartcom:u|i_reg1[21] uartcom:u|Equal6~6 uartcom:u|Equal6~7 uartcom:u|Equal6~10 uartcom:u|i_reg1[0]~33 uartcom:u|i_reg1[1]~36 uartcom:u|i_reg1[2]~38 uartcom:u|i_reg1[3]~40 uartcom:u|i_reg1[4]~42 uartcom:u|i_reg1[5]~44 uartcom:u|i_reg1[6]~46 uartcom:u|i_reg1[7]~48 uartcom:u|i_reg1[8]~50 uartcom:u|i_reg1[9]~52 uartcom:u|i_reg1[10]~54 uartcom:u|i_reg1[11]~56 uartcom:u|i_reg1[12]~58 uartcom:u|i_reg1[13]~60 uartcom:u|i_reg1[14]~62 uartcom:u|i_reg1[15]~64 uartcom:u|i_reg1[16]~66 uartcom:u|i_reg1[17]~68 uartcom:u|i_reg1[18]~70 uartcom:u|i_reg1[19]~72 uartcom:u|i_reg1[20]~74 uartcom:u|i_reg1[21]~76 uartcom:u|i_reg1[22]~78 uartcom:u|i_reg1[23]~80 uartcom:u|i_reg1[24]~82 uartcom:u|i_reg1[25]~84 uartcom:u|i_reg1[26]~86 uartcom:u|i_reg1[27]~88 uartcom:u|i_reg1[28]~90 uartcom:u|i_reg1[29]~92 uartcom:u|i_reg1[30]~94 uartcom:u|i_reg1[31]~95 uartcom:u|i_reg1[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y24 X65_Y36 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx 0 " "Info: Pin \"tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Info: Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 22:17:44 2013 " "Info: Processing ended: Tue Oct 22 22:17:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 22:17:45 2013 " "Info: Processing started: Tue Oct 22 22:17:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 22:17:52 2013 " "Info: Processing ended: Tue Oct 22 22:17:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 22:17:55 2013 " "Info: Processing started: Tue Oct 22 22:17:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 register uartcom:u\|i_reg1\[11\] register uartcom:u\|i_reg1\[31\] 93.485 ns " "Info: Slack time is 93.485 ns for clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" between source register \"uartcom:u\|i_reg1\[11\]\" and destination register \"uartcom:u\|i_reg1\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "153.49 MHz 6.515 ns " "Info: Fmax is 153.49 MHz (period= 6.515 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99.784 ns + Largest register register " "Info: + Largest register to register requirement is 99.784 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 97.642 ns " "Info: + Latch edge is 97.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_inst\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_inst\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 destination 2.657 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 160 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 160; COMB Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns uartcom:u\|i_reg1\[31\] 3 REG LCFF_X55_Y33_N31 2 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X55_Y33_N31; Fanout = 2; REG Node = 'uartcom:u\|i_reg1\[31\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[31] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[31] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 source 2.659 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" to source register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 160 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 160; COMB Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.659 ns uartcom:u\|i_reg1\[11\] 3 REG LCFF_X55_Y34_N23 3 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X55_Y34_N23; Fanout = 3; REG Node = 'uartcom:u\|i_reg1\[11\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[11] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.122 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[11] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[11] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[31] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[11] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[11] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[31] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[11] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[11] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.299 ns - Longest register register " "Info: - Longest register to register delay is 6.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uartcom:u\|i_reg1\[11\] 1 REG LCFF_X55_Y34_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y34_N23; Fanout = 3; REG Node = 'uartcom:u\|i_reg1\[11\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { uartcom:u|i_reg1[11] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.438 ns) 1.191 ns uartcom:u\|Equal6~2 2 COMB LCCOMB_X54_Y34_N24 1 " "Info: 2: + IC(0.753 ns) + CELL(0.438 ns) = 1.191 ns; Loc. = LCCOMB_X54_Y34_N24; Fanout = 1; COMB Node = 'uartcom:u\|Equal6~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { uartcom:u|i_reg1[11] uartcom:u|Equal6~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 1.892 ns uartcom:u\|Equal6~4 3 COMB LCCOMB_X54_Y34_N20 1 " "Info: 3: + IC(0.263 ns) + CELL(0.438 ns) = 1.892 ns; Loc. = LCCOMB_X54_Y34_N20; Fanout = 1; COMB Node = 'uartcom:u\|Equal6~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { uartcom:u|Equal6~2 uartcom:u|Equal6~4 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.438 ns) 2.592 ns uartcom:u\|Equal6~10 4 COMB LCCOMB_X54_Y34_N16 4 " "Info: 4: + IC(0.262 ns) + CELL(0.438 ns) = 2.592 ns; Loc. = LCCOMB_X54_Y34_N16; Fanout = 4; COMB Node = 'uartcom:u\|Equal6~10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { uartcom:u|Equal6~4 uartcom:u|Equal6~10 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.393 ns) 3.424 ns uartcom:u\|i_reg1\[0\]~33 5 COMB LCCOMB_X55_Y34_N0 2 " "Info: 5: + IC(0.439 ns) + CELL(0.393 ns) = 3.424 ns; Loc. = LCCOMB_X55_Y34_N0; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[0\]~33'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { uartcom:u|Equal6~10 uartcom:u|i_reg1[0]~33 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.495 ns uartcom:u\|i_reg1\[1\]~36 6 COMB LCCOMB_X55_Y34_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.495 ns; Loc. = LCCOMB_X55_Y34_N2; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[1\]~36'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[0]~33 uartcom:u|i_reg1[1]~36 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.566 ns uartcom:u\|i_reg1\[2\]~38 7 COMB LCCOMB_X55_Y34_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.566 ns; Loc. = LCCOMB_X55_Y34_N4; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[2\]~38'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[1]~36 uartcom:u|i_reg1[2]~38 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.637 ns uartcom:u\|i_reg1\[3\]~40 8 COMB LCCOMB_X55_Y34_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.637 ns; Loc. = LCCOMB_X55_Y34_N6; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[3\]~40'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[2]~38 uartcom:u|i_reg1[3]~40 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.708 ns uartcom:u\|i_reg1\[4\]~42 9 COMB LCCOMB_X55_Y34_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.708 ns; Loc. = LCCOMB_X55_Y34_N8; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[4\]~42'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[3]~40 uartcom:u|i_reg1[4]~42 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.779 ns uartcom:u\|i_reg1\[5\]~44 10 COMB LCCOMB_X55_Y34_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.779 ns; Loc. = LCCOMB_X55_Y34_N10; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[5\]~44'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[4]~42 uartcom:u|i_reg1[5]~44 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.850 ns uartcom:u\|i_reg1\[6\]~46 11 COMB LCCOMB_X55_Y34_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.850 ns; Loc. = LCCOMB_X55_Y34_N12; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[6\]~46'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[5]~44 uartcom:u|i_reg1[6]~46 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.009 ns uartcom:u\|i_reg1\[7\]~48 12 COMB LCCOMB_X55_Y34_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.159 ns) = 4.009 ns; Loc. = LCCOMB_X55_Y34_N14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[7\]~48'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { uartcom:u|i_reg1[6]~46 uartcom:u|i_reg1[7]~48 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.080 ns uartcom:u\|i_reg1\[8\]~50 13 COMB LCCOMB_X55_Y34_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.080 ns; Loc. = LCCOMB_X55_Y34_N16; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[8\]~50'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[7]~48 uartcom:u|i_reg1[8]~50 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.151 ns uartcom:u\|i_reg1\[9\]~52 14 COMB LCCOMB_X55_Y34_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.151 ns; Loc. = LCCOMB_X55_Y34_N18; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[9\]~52'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[8]~50 uartcom:u|i_reg1[9]~52 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.222 ns uartcom:u\|i_reg1\[10\]~54 15 COMB LCCOMB_X55_Y34_N20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.222 ns; Loc. = LCCOMB_X55_Y34_N20; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[10\]~54'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[9]~52 uartcom:u|i_reg1[10]~54 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.293 ns uartcom:u\|i_reg1\[11\]~56 16 COMB LCCOMB_X55_Y34_N22 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.293 ns; Loc. = LCCOMB_X55_Y34_N22; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[11\]~56'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[10]~54 uartcom:u|i_reg1[11]~56 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.364 ns uartcom:u\|i_reg1\[12\]~58 17 COMB LCCOMB_X55_Y34_N24 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.364 ns; Loc. = LCCOMB_X55_Y34_N24; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[12\]~58'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[11]~56 uartcom:u|i_reg1[12]~58 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.435 ns uartcom:u\|i_reg1\[13\]~60 18 COMB LCCOMB_X55_Y34_N26 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.435 ns; Loc. = LCCOMB_X55_Y34_N26; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[13\]~60'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[12]~58 uartcom:u|i_reg1[13]~60 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.506 ns uartcom:u\|i_reg1\[14\]~62 19 COMB LCCOMB_X55_Y34_N28 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.506 ns; Loc. = LCCOMB_X55_Y34_N28; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[14\]~62'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[13]~60 uartcom:u|i_reg1[14]~62 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.652 ns uartcom:u\|i_reg1\[15\]~64 20 COMB LCCOMB_X55_Y34_N30 2 " "Info: 20: + IC(0.000 ns) + CELL(0.146 ns) = 4.652 ns; Loc. = LCCOMB_X55_Y34_N30; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[15\]~64'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { uartcom:u|i_reg1[14]~62 uartcom:u|i_reg1[15]~64 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.723 ns uartcom:u\|i_reg1\[16\]~66 21 COMB LCCOMB_X55_Y33_N0 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.723 ns; Loc. = LCCOMB_X55_Y33_N0; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[16\]~66'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[15]~64 uartcom:u|i_reg1[16]~66 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.794 ns uartcom:u\|i_reg1\[17\]~68 22 COMB LCCOMB_X55_Y33_N2 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.794 ns; Loc. = LCCOMB_X55_Y33_N2; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[17\]~68'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[16]~66 uartcom:u|i_reg1[17]~68 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.865 ns uartcom:u\|i_reg1\[18\]~70 23 COMB LCCOMB_X55_Y33_N4 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.865 ns; Loc. = LCCOMB_X55_Y33_N4; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[18\]~70'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[17]~68 uartcom:u|i_reg1[18]~70 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.936 ns uartcom:u\|i_reg1\[19\]~72 24 COMB LCCOMB_X55_Y33_N6 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 4.936 ns; Loc. = LCCOMB_X55_Y33_N6; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[19\]~72'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[18]~70 uartcom:u|i_reg1[19]~72 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.007 ns uartcom:u\|i_reg1\[20\]~74 25 COMB LCCOMB_X55_Y33_N8 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.007 ns; Loc. = LCCOMB_X55_Y33_N8; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[20\]~74'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[19]~72 uartcom:u|i_reg1[20]~74 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.078 ns uartcom:u\|i_reg1\[21\]~76 26 COMB LCCOMB_X55_Y33_N10 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.078 ns; Loc. = LCCOMB_X55_Y33_N10; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[21\]~76'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[20]~74 uartcom:u|i_reg1[21]~76 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.149 ns uartcom:u\|i_reg1\[22\]~78 27 COMB LCCOMB_X55_Y33_N12 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 5.149 ns; Loc. = LCCOMB_X55_Y33_N12; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[22\]~78'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[21]~76 uartcom:u|i_reg1[22]~78 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.308 ns uartcom:u\|i_reg1\[23\]~80 28 COMB LCCOMB_X55_Y33_N14 2 " "Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 5.308 ns; Loc. = LCCOMB_X55_Y33_N14; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[23\]~80'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { uartcom:u|i_reg1[22]~78 uartcom:u|i_reg1[23]~80 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.379 ns uartcom:u\|i_reg1\[24\]~82 29 COMB LCCOMB_X55_Y33_N16 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.379 ns; Loc. = LCCOMB_X55_Y33_N16; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[24\]~82'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[23]~80 uartcom:u|i_reg1[24]~82 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.450 ns uartcom:u\|i_reg1\[25\]~84 30 COMB LCCOMB_X55_Y33_N18 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.450 ns; Loc. = LCCOMB_X55_Y33_N18; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[25\]~84'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[24]~82 uartcom:u|i_reg1[25]~84 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.521 ns uartcom:u\|i_reg1\[26\]~86 31 COMB LCCOMB_X55_Y33_N20 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 5.521 ns; Loc. = LCCOMB_X55_Y33_N20; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[26\]~86'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[25]~84 uartcom:u|i_reg1[26]~86 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.592 ns uartcom:u\|i_reg1\[27\]~88 32 COMB LCCOMB_X55_Y33_N22 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 5.592 ns; Loc. = LCCOMB_X55_Y33_N22; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[27\]~88'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[26]~86 uartcom:u|i_reg1[27]~88 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.663 ns uartcom:u\|i_reg1\[28\]~90 33 COMB LCCOMB_X55_Y33_N24 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 5.663 ns; Loc. = LCCOMB_X55_Y33_N24; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[28\]~90'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[27]~88 uartcom:u|i_reg1[28]~90 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.734 ns uartcom:u\|i_reg1\[29\]~92 34 COMB LCCOMB_X55_Y33_N26 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 5.734 ns; Loc. = LCCOMB_X55_Y33_N26; Fanout = 2; COMB Node = 'uartcom:u\|i_reg1\[29\]~92'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[28]~90 uartcom:u|i_reg1[29]~92 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.805 ns uartcom:u\|i_reg1\[30\]~94 35 COMB LCCOMB_X55_Y33_N28 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 5.805 ns; Loc. = LCCOMB_X55_Y33_N28; Fanout = 1; COMB Node = 'uartcom:u\|i_reg1\[30\]~94'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { uartcom:u|i_reg1[29]~92 uartcom:u|i_reg1[30]~94 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.215 ns uartcom:u\|i_reg1\[31\]~95 36 COMB LCCOMB_X55_Y33_N30 1 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 6.215 ns; Loc. = LCCOMB_X55_Y33_N30; Fanout = 1; COMB Node = 'uartcom:u\|i_reg1\[31\]~95'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { uartcom:u|i_reg1[30]~94 uartcom:u|i_reg1[31]~95 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.299 ns uartcom:u\|i_reg1\[31\] 37 REG LCFF_X55_Y33_N31 2 " "Info: 37: + IC(0.000 ns) + CELL(0.084 ns) = 6.299 ns; Loc. = LCFF_X55_Y33_N31; Fanout = 2; REG Node = 'uartcom:u\|i_reg1\[31\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { uartcom:u|i_reg1[31]~95 uartcom:u|i_reg1[31] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.582 ns ( 72.74 % ) " "Info: Total cell delay = 4.582 ns ( 72.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.717 ns ( 27.26 % ) " "Info: Total interconnect delay = 1.717 ns ( 27.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.299 ns" { uartcom:u|i_reg1[11] uartcom:u|Equal6~2 uartcom:u|Equal6~4 uartcom:u|Equal6~10 uartcom:u|i_reg1[0]~33 uartcom:u|i_reg1[1]~36 uartcom:u|i_reg1[2]~38 uartcom:u|i_reg1[3]~40 uartcom:u|i_reg1[4]~42 uartcom:u|i_reg1[5]~44 uartcom:u|i_reg1[6]~46 uartcom:u|i_reg1[7]~48 uartcom:u|i_reg1[8]~50 uartcom:u|i_reg1[9]~52 uartcom:u|i_reg1[10]~54 uartcom:u|i_reg1[11]~56 uartcom:u|i_reg1[12]~58 uartcom:u|i_reg1[13]~60 uartcom:u|i_reg1[14]~62 uartcom:u|i_reg1[15]~64 uartcom:u|i_reg1[16]~66 uartcom:u|i_reg1[17]~68 uartcom:u|i_reg1[18]~70 uartcom:u|i_reg1[19]~72 uartcom:u|i_reg1[20]~74 uartcom:u|i_reg1[21]~76 uartcom:u|i_reg1[22]~78 uartcom:u|i_reg1[23]~80 uartcom:u|i_reg1[24]~82 uartcom:u|i_reg1[25]~84 uartcom:u|i_reg1[26]~86 uartcom:u|i_reg1[27]~88 uartcom:u|i_reg1[28]~90 uartcom:u|i_reg1[29]~92 uartcom:u|i_reg1[30]~94 uartcom:u|i_reg1[31]~95 uartcom:u|i_reg1[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.299 ns" { uartcom:u|i_reg1[11] {} uartcom:u|Equal6~2 {} uartcom:u|Equal6~4 {} uartcom:u|Equal6~10 {} uartcom:u|i_reg1[0]~33 {} uartcom:u|i_reg1[1]~36 {} uartcom:u|i_reg1[2]~38 {} uartcom:u|i_reg1[3]~40 {} uartcom:u|i_reg1[4]~42 {} uartcom:u|i_reg1[5]~44 {} uartcom:u|i_reg1[6]~46 {} uartcom:u|i_reg1[7]~48 {} uartcom:u|i_reg1[8]~50 {} uartcom:u|i_reg1[9]~52 {} uartcom:u|i_reg1[10]~54 {} uartcom:u|i_reg1[11]~56 {} uartcom:u|i_reg1[12]~58 {} uartcom:u|i_reg1[13]~60 {} uartcom:u|i_reg1[14]~62 {} uartcom:u|i_reg1[15]~64 {} uartcom:u|i_reg1[16]~66 {} uartcom:u|i_reg1[17]~68 {} uartcom:u|i_reg1[18]~70 {} uartcom:u|i_reg1[19]~72 {} uartcom:u|i_reg1[20]~74 {} uartcom:u|i_reg1[21]~76 {} uartcom:u|i_reg1[22]~78 {} uartcom:u|i_reg1[23]~80 {} uartcom:u|i_reg1[24]~82 {} uartcom:u|i_reg1[25]~84 {} uartcom:u|i_reg1[26]~86 {} uartcom:u|i_reg1[27]~88 {} uartcom:u|i_reg1[28]~90 {} uartcom:u|i_reg1[29]~92 {} uartcom:u|i_reg1[30]~94 {} uartcom:u|i_reg1[31]~95 {} uartcom:u|i_reg1[31] {} } { 0.000ns 0.753ns 0.263ns 0.262ns 0.439ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[31] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|i_reg1[11] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|i_reg1[11] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.299 ns" { uartcom:u|i_reg1[11] uartcom:u|Equal6~2 uartcom:u|Equal6~4 uartcom:u|Equal6~10 uartcom:u|i_reg1[0]~33 uartcom:u|i_reg1[1]~36 uartcom:u|i_reg1[2]~38 uartcom:u|i_reg1[3]~40 uartcom:u|i_reg1[4]~42 uartcom:u|i_reg1[5]~44 uartcom:u|i_reg1[6]~46 uartcom:u|i_reg1[7]~48 uartcom:u|i_reg1[8]~50 uartcom:u|i_reg1[9]~52 uartcom:u|i_reg1[10]~54 uartcom:u|i_reg1[11]~56 uartcom:u|i_reg1[12]~58 uartcom:u|i_reg1[13]~60 uartcom:u|i_reg1[14]~62 uartcom:u|i_reg1[15]~64 uartcom:u|i_reg1[16]~66 uartcom:u|i_reg1[17]~68 uartcom:u|i_reg1[18]~70 uartcom:u|i_reg1[19]~72 uartcom:u|i_reg1[20]~74 uartcom:u|i_reg1[21]~76 uartcom:u|i_reg1[22]~78 uartcom:u|i_reg1[23]~80 uartcom:u|i_reg1[24]~82 uartcom:u|i_reg1[25]~84 uartcom:u|i_reg1[26]~86 uartcom:u|i_reg1[27]~88 uartcom:u|i_reg1[28]~90 uartcom:u|i_reg1[29]~92 uartcom:u|i_reg1[30]~94 uartcom:u|i_reg1[31]~95 uartcom:u|i_reg1[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.299 ns" { uartcom:u|i_reg1[11] {} uartcom:u|Equal6~2 {} uartcom:u|Equal6~4 {} uartcom:u|Equal6~10 {} uartcom:u|i_reg1[0]~33 {} uartcom:u|i_reg1[1]~36 {} uartcom:u|i_reg1[2]~38 {} uartcom:u|i_reg1[3]~40 {} uartcom:u|i_reg1[4]~42 {} uartcom:u|i_reg1[5]~44 {} uartcom:u|i_reg1[6]~46 {} uartcom:u|i_reg1[7]~48 {} uartcom:u|i_reg1[8]~50 {} uartcom:u|i_reg1[9]~52 {} uartcom:u|i_reg1[10]~54 {} uartcom:u|i_reg1[11]~56 {} uartcom:u|i_reg1[12]~58 {} uartcom:u|i_reg1[13]~60 {} uartcom:u|i_reg1[14]~62 {} uartcom:u|i_reg1[15]~64 {} uartcom:u|i_reg1[16]~66 {} uartcom:u|i_reg1[17]~68 {} uartcom:u|i_reg1[18]~70 {} uartcom:u|i_reg1[19]~72 {} uartcom:u|i_reg1[20]~74 {} uartcom:u|i_reg1[21]~76 {} uartcom:u|i_reg1[22]~78 {} uartcom:u|i_reg1[23]~80 {} uartcom:u|i_reg1[24]~82 {} uartcom:u|i_reg1[25]~84 {} uartcom:u|i_reg1[26]~86 {} uartcom:u|i_reg1[27]~88 {} uartcom:u|i_reg1[28]~90 {} uartcom:u|i_reg1[29]~92 {} uartcom:u|i_reg1[30]~94 {} uartcom:u|i_reg1[31]~95 {} uartcom:u|i_reg1[31] {} } { 0.000ns 0.753ns 0.263ns 0.262ns 0.439ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 register intercon:i\|doutuart_reg\[5\] register intercon:i\|doutuart_reg\[5\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" between source register \"intercon:i\|doutuart_reg\[5\]\" and destination register \"intercon:i\|doutuart_reg\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns intercon:i\|doutuart_reg\[5\] 1 REG LCFF_X57_Y35_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y35_N25; Fanout = 2; REG Node = 'intercon:i\|doutuart_reg\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { intercon:i|doutuart_reg[5] } "NODE_NAME" } } { "intercon.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/intercon.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns intercon:i\|doutuart_reg\[5\]~2 2 COMB LCCOMB_X57_Y35_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X57_Y35_N24; Fanout = 1; COMB Node = 'intercon:i\|doutuart_reg\[5\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { intercon:i|doutuart_reg[5] intercon:i|doutuart_reg[5]~2 } "NODE_NAME" } } { "intercon.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/intercon.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns intercon:i\|doutuart_reg\[5\] 3 REG LCFF_X57_Y35_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X57_Y35_N25; Fanout = 2; REG Node = 'intercon:i\|doutuart_reg\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { intercon:i|doutuart_reg[5]~2 intercon:i|doutuart_reg[5] } "NODE_NAME" } } { "intercon.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/intercon.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { intercon:i|doutuart_reg[5] intercon:i|doutuart_reg[5]~2 intercon:i|doutuart_reg[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { intercon:i|doutuart_reg[5] {} intercon:i|doutuart_reg[5]~2 {} intercon:i|doutuart_reg[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_inst\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_inst\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 destination 2.661 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 160 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 160; COMB Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.661 ns intercon:i\|doutuart_reg\[5\] 3 REG LCFF_X57_Y35_N25 2 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X57_Y35_N25; Fanout = 2; REG Node = 'intercon:i\|doutuart_reg\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { pll:pll_inst|altpll:altpll_component|_clk0~clkctrl intercon:i|doutuart_reg[5] } "NODE_NAME" } } { "intercon.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/intercon.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.18 % ) " "Info: Total cell delay = 0.537 ns ( 20.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.124 ns ( 79.82 % ) " "Info: Total interconnect delay = 2.124 ns ( 79.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl intercon:i|doutuart_reg[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} intercon:i|doutuart_reg[5] {} } { 0.000ns 1.091ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 source 2.661 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 160 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 160; COMB Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.661 ns intercon:i\|doutuart_reg\[5\] 3 REG LCFF_X57_Y35_N25 2 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X57_Y35_N25; Fanout = 2; REG Node = 'intercon:i\|doutuart_reg\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { pll:pll_inst|altpll:altpll_component|_clk0~clkctrl intercon:i|doutuart_reg[5] } "NODE_NAME" } } { "intercon.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/intercon.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.18 % ) " "Info: Total cell delay = 0.537 ns ( 20.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.124 ns ( 79.82 % ) " "Info: Total interconnect delay = 2.124 ns ( 79.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl intercon:i|doutuart_reg[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} intercon:i|doutuart_reg[5] {} } { 0.000ns 1.091ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl intercon:i|doutuart_reg[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} intercon:i|doutuart_reg[5] {} } { 0.000ns 1.091ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "intercon.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/intercon.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "intercon.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/intercon.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl intercon:i|doutuart_reg[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} intercon:i|doutuart_reg[5] {} } { 0.000ns 1.091ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { intercon:i|doutuart_reg[5] intercon:i|doutuart_reg[5]~2 intercon:i|doutuart_reg[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { intercon:i|doutuart_reg[5] {} intercon:i|doutuart_reg[5]~2 {} intercon:i|doutuart_reg[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl intercon:i|doutuart_reg[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} intercon:i|doutuart_reg[5] {} } { 0.000ns 1.091ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "uartcom:u\|d_reg\[2\] rx clock 7.753 ns register " "Info: tsu for register \"uartcom:u\|d_reg\[2\]\" (data pin = \"rx\", clock pin = \"clock\") is 7.753 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.093 ns + Longest pin register " "Info: + Longest pin to register delay is 8.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns rx 1 PIN PIN_C25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 6; PIN Node = 'rx'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "main.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/main.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.779 ns) + CELL(0.378 ns) 6.039 ns uartcom:u\|Selector0~1 2 COMB LCCOMB_X62_Y33_N0 2 " "Info: 2: + IC(4.779 ns) + CELL(0.378 ns) = 6.039 ns; Loc. = LCCOMB_X62_Y33_N0; Fanout = 2; COMB Node = 'uartcom:u\|Selector0~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.157 ns" { rx uartcom:u|Selector0~1 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.275 ns) 6.780 ns uartcom:u\|d_reg\[2\]~1 3 COMB LCCOMB_X61_Y33_N18 8 " "Info: 3: + IC(0.466 ns) + CELL(0.275 ns) = 6.780 ns; Loc. = LCCOMB_X61_Y33_N18; Fanout = 8; COMB Node = 'uartcom:u\|d_reg\[2\]~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { uartcom:u|Selector0~1 uartcom:u|d_reg[2]~1 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.660 ns) 8.093 ns uartcom:u\|d_reg\[2\] 4 REG LCFF_X60_Y34_N5 5 " "Info: 4: + IC(0.653 ns) + CELL(0.660 ns) = 8.093 ns; Loc. = LCFF_X60_Y34_N5; Fanout = 5; REG Node = 'uartcom:u\|d_reg\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { uartcom:u|d_reg[2]~1 uartcom:u|d_reg[2] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.195 ns ( 27.12 % ) " "Info: Total cell delay = 2.195 ns ( 27.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.898 ns ( 72.88 % ) " "Info: Total interconnect delay = 5.898 ns ( 72.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.093 ns" { rx uartcom:u|Selector0~1 uartcom:u|d_reg[2]~1 uartcom:u|d_reg[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.093 ns" { rx {} rx~combout {} uartcom:u|Selector0~1 {} uartcom:u|d_reg[2]~1 {} uartcom:u|d_reg[2] {} } { 0.000ns 0.000ns 4.779ns 0.466ns 0.653ns } { 0.000ns 0.882ns 0.378ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clock pll:pll_inst\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"clock\" and output clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "main.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/main.vhd" 10 0 0 } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 destination 2.662 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 160 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 160; COMB Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.662 ns uartcom:u\|d_reg\[2\] 3 REG LCFF_X60_Y34_N5 5 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X60_Y34_N5; Fanout = 5; REG Node = 'uartcom:u\|d_reg\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|d_reg[2] } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.125 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|d_reg[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|d_reg[2] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.093 ns" { rx uartcom:u|Selector0~1 uartcom:u|d_reg[2]~1 uartcom:u|d_reg[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.093 ns" { rx {} rx~combout {} uartcom:u|Selector0~1 {} uartcom:u|d_reg[2]~1 {} uartcom:u|d_reg[2] {} } { 0.000ns 0.000ns 4.779ns 0.466ns 0.653ns } { 0.000ns 0.882ns 0.378ns 0.275ns 0.660ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|d_reg[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|d_reg[2] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock tx uartcom:u\|tx_reg 4.613 ns register " "Info: tco from clock \"clock\" to destination pin \"tx\" through register \"uartcom:u\|tx_reg\" is 4.613 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clock pll:pll_inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clock\" and output clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "main.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/main.vhd" 10 0 0 } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 source 2.660 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 160 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 160; COMB Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns uartcom:u\|tx_reg 3 REG LCFF_X56_Y34_N13 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X56_Y34_N13; Fanout = 2; REG Node = 'uartcom:u\|tx_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|tx_reg } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|tx_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|tx_reg {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.061 ns + Longest register pin " "Info: + Longest register to pin delay is 4.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uartcom:u\|tx_reg 1 REG LCFF_X56_Y34_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y34_N13; Fanout = 2; REG Node = 'uartcom:u\|tx_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { uartcom:u|tx_reg } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(2.672 ns) 4.061 ns tx 2 PIN PIN_B25 0 " "Info: 2: + IC(1.389 ns) + CELL(2.672 ns) = 4.061 ns; Loc. = PIN_B25; Fanout = 0; PIN Node = 'tx'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.061 ns" { uartcom:u|tx_reg tx } "NODE_NAME" } } { "main.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/main.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.672 ns ( 65.80 % ) " "Info: Total cell delay = 2.672 ns ( 65.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.389 ns ( 34.20 % ) " "Info: Total interconnect delay = 1.389 ns ( 34.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.061 ns" { uartcom:u|tx_reg tx } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.061 ns" { uartcom:u|tx_reg {} tx {} } { 0.000ns 1.389ns } { 0.000ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|tx_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|tx_reg {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.061 ns" { uartcom:u|tx_reg tx } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.061 ns" { uartcom:u|tx_reg {} tx {} } { 0.000ns 1.389ns } { 0.000ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "uartcom:u\|state_reg.read1 rx clock -5.596 ns register " "Info: th for register \"uartcom:u\|state_reg.read1\" (data pin = \"rx\", clock pin = \"clock\") is -5.596 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clock pll:pll_inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clock\" and output clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "main.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/main.vhd" 10 0 0 } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_inst\|altpll:altpll_component\|_clk0 destination 2.660 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 160 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 160; COMB Node = 'pll:pll_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns uartcom:u\|state_reg.read1 3 REG LCFF_X62_Y33_N5 19 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X62_Y33_N5; Fanout = 19; REG Node = 'uartcom:u\|state_reg.read1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|state_reg.read1 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|state_reg.read1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|state_reg.read1 {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.164 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns rx 1 PIN PIN_C25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 6; PIN Node = 'rx'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "main.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/main.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.778 ns) + CELL(0.420 ns) 6.080 ns uartcom:u\|Selector2~1 2 COMB LCCOMB_X62_Y33_N4 1 " "Info: 2: + IC(4.778 ns) + CELL(0.420 ns) = 6.080 ns; Loc. = LCCOMB_X62_Y33_N4; Fanout = 1; COMB Node = 'uartcom:u\|Selector2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.198 ns" { rx uartcom:u|Selector2~1 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.164 ns uartcom:u\|state_reg.read1 3 REG LCFF_X62_Y33_N5 19 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.164 ns; Loc. = LCFF_X62_Y33_N5; Fanout = 19; REG Node = 'uartcom:u\|state_reg.read1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { uartcom:u|Selector2~1 uartcom:u|state_reg.read1 } "NODE_NAME" } } { "uart.vhd" "" { Text "D:/altera/project/fpga_competition - system clock 10M - for game - good/uart.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 22.49 % ) " "Info: Total cell delay = 1.386 ns ( 22.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.778 ns ( 77.51 % ) " "Info: Total interconnect delay = 4.778 ns ( 77.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { rx uartcom:u|Selector2~1 uartcom:u|state_reg.read1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.164 ns" { rx {} rx~combout {} uartcom:u|Selector2~1 {} uartcom:u|state_reg.read1 {} } { 0.000ns 0.000ns 4.778ns 0.000ns } { 0.000ns 0.882ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { pll:pll_inst|altpll:altpll_component|_clk0 pll:pll_inst|altpll:altpll_component|_clk0~clkctrl uartcom:u|state_reg.read1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { pll:pll_inst|altpll:altpll_component|_clk0 {} pll:pll_inst|altpll:altpll_component|_clk0~clkctrl {} uartcom:u|state_reg.read1 {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { rx uartcom:u|Selector2~1 uartcom:u|state_reg.read1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.164 ns" { rx {} rx~combout {} uartcom:u|Selector2~1 {} uartcom:u|state_reg.read1 {} } { 0.000ns 0.000ns 4.778ns 0.000ns } { 0.000ns 0.882ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 22:17:59 2013 " "Info: Processing ended: Tue Oct 22 22:17:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
