Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 24 11:15:47 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex2_top_wrapper_timing_summary_routed.rpt -rpx ex2_top_wrapper_timing_summary_routed.rpx
| Design       : ex2_top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.693        0.000                      0                  185        0.188        0.000                      0                  185        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.693        0.000                      0                  185        0.188        0.000                      0                  185        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/max_min_FSM_0/U0/CurrentState_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.648ns (39.001%)  route 2.578ns (60.999%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.356     4.287    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.635     4.922 r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=6, routed)           0.965     5.887    ex2_top_i/max_min_FSM_0/U0/datain[5]
    SLICE_X81Y89         LUT4 (Prop_lut4_I3_O)        0.097     5.984 r  ex2_top_i/max_min_FSM_0/U0/minValue[31]_i_35/O
                         net (fo=1, routed)           0.000     5.984    ex2_top_i/max_min_FSM_0/U0/minValue[31]_i_35_n_0
    SLICE_X81Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.285 r  ex2_top_i/max_min_FSM_0/U0/minValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.285    ex2_top_i/max_min_FSM_0/U0/minValue_reg[31]_i_21_n_0
    SLICE_X81Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.374 r  ex2_top_i/max_min_FSM_0/U0/minValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.374    ex2_top_i/max_min_FSM_0/U0/minValue_reg[31]_i_12_n_0
    SLICE_X81Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.463 r  ex2_top_i/max_min_FSM_0/U0/minValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.463    ex2_top_i/max_min_FSM_0/U0/minValue_reg[31]_i_3_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.552 f  ex2_top_i/max_min_FSM_0/U0/minValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           1.121     7.674    ex2_top_i/max_min_FSM_0/U0/ltOp
    SLICE_X83Y89         LUT5 (Prop_lut5_I1_O)        0.101     7.775 f  ex2_top_i/max_min_FSM_0/U0/CurrentState_i_2/O
                         net (fo=1, routed)           0.491     8.266    ex2_top_i/max_min_FSM_0/U0/CurrentState_i_2_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I3_O)        0.247     8.513 r  ex2_top_i/max_min_FSM_0/U0/CurrentState_i_1/O
                         net (fo=1, routed)           0.000     8.513    ex2_top_i/max_min_FSM_0/U0/CurrentState_i_1_n_0
    SLICE_X83Y89         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/CurrentState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.220    13.998    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X83Y89         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/CurrentState_reg/C
                         clock pessimism              0.214    14.212    
                         clock uncertainty           -0.035    14.176    
    SLICE_X83Y89         FDRE (Setup_fdre_C_D)        0.030    14.206    ex2_top_i/max_min_FSM_0/U0/CurrentState_reg
  -------------------------------------------------------------------
                         required time                         14.206    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/max_min_FSM_0/U0/maxValue_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.507ns (37.923%)  route 2.467ns (62.077%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.356     4.287    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.635     4.922 r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=6, routed)           0.970     5.893    ex2_top_i/max_min_FSM_0/U0/datain[3]
    SLICE_X80Y89         LUT4 (Prop_lut4_I2_O)        0.097     5.990 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.990    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.392 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.392    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.484 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.484    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.576 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.576    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.668 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           0.713     7.380    ex2_top_i/max_min_FSM_0/U0/gtOp
    SLICE_X83Y90         LUT2 (Prop_lut2_I0_O)        0.097     7.477 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1/O
                         net (fo=32, routed)          0.784     8.261    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1_n_0
    SLICE_X79Y91         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.214    13.992    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X79Y91         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[16]/C
                         clock pessimism              0.214    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X79Y91         FDSE (Setup_fdse_C_CE)      -0.150    14.020    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[16]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/max_min_FSM_0/U0/maxValue_reg[20]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.507ns (37.923%)  route 2.467ns (62.077%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.356     4.287    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.635     4.922 r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=6, routed)           0.970     5.893    ex2_top_i/max_min_FSM_0/U0/datain[3]
    SLICE_X80Y89         LUT4 (Prop_lut4_I2_O)        0.097     5.990 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.990    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.392 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.392    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.484 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.484    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.576 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.576    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.668 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           0.713     7.380    ex2_top_i/max_min_FSM_0/U0/gtOp
    SLICE_X83Y90         LUT2 (Prop_lut2_I0_O)        0.097     7.477 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1/O
                         net (fo=32, routed)          0.784     8.261    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1_n_0
    SLICE_X79Y91         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.214    13.992    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X79Y91         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[20]/C
                         clock pessimism              0.214    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X79Y91         FDSE (Setup_fdse_C_CE)      -0.150    14.020    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[20]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/max_min_FSM_0/U0/maxValue_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.507ns (37.923%)  route 2.467ns (62.077%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.356     4.287    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.635     4.922 r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=6, routed)           0.970     5.893    ex2_top_i/max_min_FSM_0/U0/datain[3]
    SLICE_X80Y89         LUT4 (Prop_lut4_I2_O)        0.097     5.990 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.990    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.392 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.392    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.484 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.484    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.576 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.576    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.668 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           0.713     7.380    ex2_top_i/max_min_FSM_0/U0/gtOp
    SLICE_X83Y90         LUT2 (Prop_lut2_I0_O)        0.097     7.477 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1/O
                         net (fo=32, routed)          0.784     8.261    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1_n_0
    SLICE_X79Y91         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.214    13.992    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X79Y91         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[21]/C
                         clock pessimism              0.214    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X79Y91         FDSE (Setup_fdse_C_CE)      -0.150    14.020    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[21]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/max_min_FSM_0/U0/maxValue_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.507ns (38.728%)  route 2.384ns (61.272%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.356     4.287    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.635     4.922 r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=6, routed)           0.970     5.893    ex2_top_i/max_min_FSM_0/U0/datain[3]
    SLICE_X80Y89         LUT4 (Prop_lut4_I2_O)        0.097     5.990 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.990    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.392 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.392    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.484 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.484    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.576 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.576    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.668 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           0.713     7.380    ex2_top_i/max_min_FSM_0/U0/gtOp
    SLICE_X83Y90         LUT2 (Prop_lut2_I0_O)        0.097     7.477 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1/O
                         net (fo=32, routed)          0.702     8.179    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1_n_0
    SLICE_X81Y92         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.217    13.995    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X81Y92         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[25]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X81Y92         FDSE (Setup_fdse_C_CE)      -0.150    14.041    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[25]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/max_min_FSM_0/U0/maxValue_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.507ns (38.728%)  route 2.384ns (61.272%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.356     4.287    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.635     4.922 r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=6, routed)           0.970     5.893    ex2_top_i/max_min_FSM_0/U0/datain[3]
    SLICE_X80Y89         LUT4 (Prop_lut4_I2_O)        0.097     5.990 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.990    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.392 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.392    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.484 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.484    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.576 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.576    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.668 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           0.713     7.380    ex2_top_i/max_min_FSM_0/U0/gtOp
    SLICE_X83Y90         LUT2 (Prop_lut2_I0_O)        0.097     7.477 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1/O
                         net (fo=32, routed)          0.702     8.179    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1_n_0
    SLICE_X81Y92         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.217    13.995    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X81Y92         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[26]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X81Y92         FDSE (Setup_fdse_C_CE)      -0.150    14.041    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[26]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/max_min_FSM_0/U0/maxValue_reg[27]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.507ns (38.728%)  route 2.384ns (61.272%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.356     4.287    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.635     4.922 r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=6, routed)           0.970     5.893    ex2_top_i/max_min_FSM_0/U0/datain[3]
    SLICE_X80Y89         LUT4 (Prop_lut4_I2_O)        0.097     5.990 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.990    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.392 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.392    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.484 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.484    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.576 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.576    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.668 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           0.713     7.380    ex2_top_i/max_min_FSM_0/U0/gtOp
    SLICE_X83Y90         LUT2 (Prop_lut2_I0_O)        0.097     7.477 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1/O
                         net (fo=32, routed)          0.702     8.179    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1_n_0
    SLICE_X81Y92         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.217    13.995    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X81Y92         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[27]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X81Y92         FDSE (Setup_fdse_C_CE)      -0.150    14.041    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[27]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/max_min_FSM_0/U0/maxValue_reg[28]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.507ns (38.728%)  route 2.384ns (61.272%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.356     4.287    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.635     4.922 r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=6, routed)           0.970     5.893    ex2_top_i/max_min_FSM_0/U0/datain[3]
    SLICE_X80Y89         LUT4 (Prop_lut4_I2_O)        0.097     5.990 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.990    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.392 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.392    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.484 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.484    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.576 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.576    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.668 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           0.713     7.380    ex2_top_i/max_min_FSM_0/U0/gtOp
    SLICE_X83Y90         LUT2 (Prop_lut2_I0_O)        0.097     7.477 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1/O
                         net (fo=32, routed)          0.702     8.179    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1_n_0
    SLICE_X81Y92         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.217    13.995    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X81Y92         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[28]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X81Y92         FDSE (Setup_fdse_C_CE)      -0.150    14.041    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[28]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/max_min_FSM_0/U0/maxValue_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 1.507ns (39.144%)  route 2.343ns (60.856%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.356     4.287    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.635     4.922 r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=6, routed)           0.970     5.893    ex2_top_i/max_min_FSM_0/U0/datain[3]
    SLICE_X80Y89         LUT4 (Prop_lut4_I2_O)        0.097     5.990 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.990    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.392 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.392    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.484 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.484    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.576 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.576    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.668 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           0.713     7.380    ex2_top_i/max_min_FSM_0/U0/gtOp
    SLICE_X83Y90         LUT2 (Prop_lut2_I0_O)        0.097     7.477 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1/O
                         net (fo=32, routed)          0.660     8.137    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1_n_0
    SLICE_X79Y89         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.213    13.991    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X79Y89         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[2]/C
                         clock pessimism              0.214    14.205    
                         clock uncertainty           -0.035    14.169    
    SLICE_X79Y89         FDSE (Setup_fdse_C_CE)      -0.150    14.019    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[2]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/max_min_FSM_0/U0/maxValue_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.507ns (39.095%)  route 2.348ns (60.905%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.356     4.287    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.635     4.922 r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=6, routed)           0.970     5.893    ex2_top_i/max_min_FSM_0/U0/datain[3]
    SLICE_X80Y89         LUT4 (Prop_lut4_I2_O)        0.097     5.990 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.990    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_36_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.392 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.392    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_21_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.484 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.484    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_12_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.576 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.576    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_3_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.668 r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           0.713     7.380    ex2_top_i/max_min_FSM_0/U0/gtOp
    SLICE_X83Y90         LUT2 (Prop_lut2_I0_O)        0.097     7.477 r  ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1/O
                         net (fo=32, routed)          0.665     8.142    ex2_top_i/max_min_FSM_0/U0/maxValue[31]_i_1_n_0
    SLICE_X80Y93         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.217    13.995    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X80Y93         FDSE                                         r  ex2_top_i/max_min_FSM_0/U0/maxValue_reg[24]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X80Y93         FDSE (Setup_fdse_C_CE)      -0.119    14.072    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[24]
  -------------------------------------------------------------------
                         required time                         14.072    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  5.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ex2_top_i/max_min_FSM_0/U0/index_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/max_min_FSM_0/U0/CurrentState_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.771%)  route 0.106ns (36.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X82Y89         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  ex2_top_i/max_min_FSM_0/U0/index_reg[7]/Q
                         net (fo=5, routed)           0.106     1.770    ex2_top_i/max_min_FSM_0/U0/address[7]
    SLICE_X83Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.815 r  ex2_top_i/max_min_FSM_0/U0/CurrentState_i_1/O
                         net (fo=1, routed)           0.000     1.815    ex2_top_i/max_min_FSM_0/U0/CurrentState_i_1_n_0
    SLICE_X83Y89         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/CurrentState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.876     2.041    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X83Y89         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/CurrentState_reg/C
                         clock pessimism             -0.504     1.536    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.091     1.627    ex2_top_i/max_min_FSM_0/U0/CurrentState_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ex2_top_i/max_min_FSM_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/max_min_FSM_0/U0/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.392%)  route 0.119ns (38.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X82Y88         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y88         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ex2_top_i/max_min_FSM_0/U0/index_reg[0]/Q
                         net (fo=10, routed)          0.119     1.783    ex2_top_i/max_min_FSM_0/U0/address[0]
    SLICE_X83Y88         LUT5 (Prop_lut5_I1_O)        0.048     1.831 r  ex2_top_i/max_min_FSM_0/U0/index[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    ex2_top_i/max_min_FSM_0/U0/nextIndex[4]
    SLICE_X83Y88         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.876     2.041    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X83Y88         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/index_reg[4]/C
                         clock pessimism             -0.504     1.536    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.107     1.643    ex2_top_i/max_min_FSM_0/U0/index_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ex2_top_i/max_min_FSM_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/max_min_FSM_0/U0/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.012%)  route 0.119ns (38.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X82Y88         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y88         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ex2_top_i/max_min_FSM_0/U0/index_reg[0]/Q
                         net (fo=10, routed)          0.119     1.783    ex2_top_i/max_min_FSM_0/U0/address[0]
    SLICE_X83Y88         LUT4 (Prop_lut4_I1_O)        0.045     1.828 r  ex2_top_i/max_min_FSM_0/U0/index[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    ex2_top_i/max_min_FSM_0/U0/nextIndex[3]
    SLICE_X83Y88         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.876     2.041    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X83Y88         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/index_reg[3]/C
                         clock pessimism             -0.504     1.536    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.091     1.627    ex2_top_i/max_min_FSM_0/U0/index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ex2_top_i/max_min_FSM_0/U0/index_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.793%)  route 0.317ns (69.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X82Y89         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ex2_top_i/max_min_FSM_0/U0/index_reg[7]/Q
                         net (fo=5, routed)           0.317     1.981    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.909     2.074    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.594    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.777    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ex2_top_i/max_min_FSM_0/U0/index_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.705%)  route 0.318ns (69.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X82Y89         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ex2_top_i/max_min_FSM_0/U0/index_reg[7]/Q
                         net (fo=5, routed)           0.318     1.983    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.910     2.075    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.778    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ex2_top_i/max_min_FSM_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.706%)  route 0.350ns (71.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X82Y88         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y88         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ex2_top_i/max_min_FSM_0/U0/index_reg[0]/Q
                         net (fo=10, routed)          0.350     2.015    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.909     2.074    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.594    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.777    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ex2_top_i/max_min_FSM_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.630%)  route 0.351ns (71.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X82Y88         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y88         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ex2_top_i/max_min_FSM_0/U0/index_reg[0]/Q
                         net (fo=10, routed)          0.351     2.016    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.910     2.075    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y36         RAMB18E1                                     r  ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.778    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ex2_top_i/EightDispControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/EightDispControl_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    ex2_top_i/EightDispControl_0/U0/clk
    SLICE_X84Y89         FDRE                                         r  ex2_top_i/EightDispControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  ex2_top_i/EightDispControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.798    ex2_top_i/EightDispControl_0/U0/div_reg_n_0_[10]
    SLICE_X84Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  ex2_top_i/EightDispControl_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    ex2_top_i/EightDispControl_0/U0/div_reg[8]_i_1_n_5
    SLICE_X84Y89         FDRE                                         r  ex2_top_i/EightDispControl_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.876     2.041    ex2_top_i/EightDispControl_0/U0/clk
    SLICE_X84Y89         FDRE                                         r  ex2_top_i/EightDispControl_0/U0/div_reg[10]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X84Y89         FDRE (Hold_fdre_C_D)         0.134     1.657    ex2_top_i/EightDispControl_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ex2_top_i/EightDispControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/EightDispControl_0/U0/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    ex2_top_i/EightDispControl_0/U0/clk
    SLICE_X84Y88         FDRE                                         r  ex2_top_i/EightDispControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  ex2_top_i/EightDispControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.798    ex2_top_i/EightDispControl_0/U0/div_reg_n_0_[6]
    SLICE_X84Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  ex2_top_i/EightDispControl_0/U0/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    ex2_top_i/EightDispControl_0/U0/div_reg[4]_i_1_n_5
    SLICE_X84Y88         FDRE                                         r  ex2_top_i/EightDispControl_0/U0/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.876     2.041    ex2_top_i/EightDispControl_0/U0/clk
    SLICE_X84Y88         FDRE                                         r  ex2_top_i/EightDispControl_0/U0/div_reg[6]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X84Y88         FDRE (Hold_fdre_C_D)         0.134     1.657    ex2_top_i/EightDispControl_0/U0/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ex2_top_i/max_min_FSM_0/U0/index_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_top_i/max_min_FSM_0/U0/index_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.224%)  route 0.181ns (49.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X82Y89         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ex2_top_i/max_min_FSM_0/U0/index_reg[7]/Q
                         net (fo=5, routed)           0.181     1.846    ex2_top_i/max_min_FSM_0/U0/address[7]
    SLICE_X82Y89         LUT4 (Prop_lut4_I2_O)        0.042     1.888 r  ex2_top_i/max_min_FSM_0/U0/index[8]_i_2/O
                         net (fo=1, routed)           0.000     1.888    ex2_top_i/max_min_FSM_0/U0/nextIndex[8]
    SLICE_X82Y89         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.876     2.041    ex2_top_i/max_min_FSM_0/U0/clk
    SLICE_X82Y89         FDRE                                         r  ex2_top_i/max_min_FSM_0/U0/index_reg[8]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X82Y89         FDRE (Hold_fdre_C_D)         0.107     1.630    ex2_top_i/max_min_FSM_0/U0/index_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y36    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y36    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y87    ex2_top_i/EightDispControl_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y89    ex2_top_i/EightDispControl_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y89    ex2_top_i/EightDispControl_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y90    ex2_top_i/EightDispControl_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y90    ex2_top_i/EightDispControl_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y90    ex2_top_i/EightDispControl_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y90    ex2_top_i/EightDispControl_0/U0/div_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y89    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X80Y89    ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ex2_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_2_cooolDelFlop/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X79Y91    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[16]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X81Y89    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X79Y91    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[20]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X79Y91    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[21]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X79Y89    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X81Y89    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X81Y89    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X80Y88    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90    ex2_top_i/EightDispControl_0/U0/div_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90    ex2_top_i/EightDispControl_0/U0/div_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90    ex2_top_i/EightDispControl_0/U0/div_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90    ex2_top_i/EightDispControl_0/U0/div_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y91    ex2_top_i/EightDispControl_0/U0/div_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X79Y91    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X79Y91    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[20]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X79Y91    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[21]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X79Y89    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X82Y92    ex2_top_i/max_min_FSM_0/U0/maxValue_reg[30]/C



