
---------- Begin Simulation Statistics ----------
final_tick                               170116251000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 343494                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712480                       # Number of bytes of host memory used
host_op_rate                                   344180                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   291.13                       # Real time elapsed on the host
host_tick_rate                              584339566                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.170116                       # Number of seconds simulated
sim_ticks                                170116251000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568395                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104152                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113273                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635549                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              496                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389916                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66045                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.701162                       # CPI: cycles per instruction
system.cpu.discardedOps                        197116                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628665                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485659                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033762                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36751402                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.587833                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        170116251                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133364849                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       220432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        457750                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1773                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1056746                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1094                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2114524                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1094                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 170116251000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              85454                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       151754                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68671                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151871                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151871                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         85454                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       695075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 695075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24901056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24901056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            237325                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  237325    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              237325                       # Request fanout histogram
system.membus.respLayer1.occupancy         1286889500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1064766000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 170116251000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            673436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1109811                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          168153                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384344                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384344                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           772                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       672664                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3170512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3172304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        65280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    128964160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              129029440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          221468                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9712256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1279248                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002243                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047304                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1276379     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2869      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1279248                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4031134000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3171029994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2316000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 170116251000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   99                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               820351                       # number of demand (read+write) hits
system.l2.demand_hits::total                   820450                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  99                       # number of overall hits
system.l2.overall_hits::.cpu.data              820351                       # number of overall hits
system.l2.overall_hits::total                  820450                       # number of overall hits
system.l2.demand_misses::.cpu.inst                673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             236657                       # number of demand (read+write) misses
system.l2.demand_misses::total                 237330                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               673                       # number of overall misses
system.l2.overall_misses::.cpu.data            236657                       # number of overall misses
system.l2.overall_misses::total                237330                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66367000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25021474000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25087841000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66367000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25021474000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25087841000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1057008                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1057780                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1057008                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1057780                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.871762                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.223893                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.224366                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.871762                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.223893                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.224366                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98613.670134                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105728.856531                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105708.679897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98613.670134                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105728.856531                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105708.679897                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              151754                       # number of writebacks
system.l2.writebacks::total                    151754                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        236652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            237325                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       236652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           237325                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52907000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20288023000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20340930000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52907000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20288023000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20340930000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.871762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.223889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.224361                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.871762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.223889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.224361                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78613.670134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85729.353650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85709.175182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78613.670134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85729.353650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85709.175182                       # average overall mshr miss latency
system.l2.replacements                         221468                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       958057                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           958057                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       958057                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       958057                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          237                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              237                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          237                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          237                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           51                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            51                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            232473                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                232473                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151871                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151871                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16355363000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16355363000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.395143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.395143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107692.469267                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107692.469267                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151871                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151871                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13317943000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13317943000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.395143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.395143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87692.469267                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87692.469267                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             99                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 99                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66367000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66367000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.871762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.871762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98613.670134                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98613.670134                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52907000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52907000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.871762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.871762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78613.670134                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78613.670134                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        587878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            587878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        84786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           84786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8666111000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8666111000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       672664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        672664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.126045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.126045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102211.579742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102211.579742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        84781                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        84781                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6970080000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6970080000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.126038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.126038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82212.759934                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82212.759934                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 170116251000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16145.242161                       # Cycle average of tags in use
system.l2.tags.total_refs                     2112695                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    237852                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.882393                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.537425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        51.958709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16064.746027                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985427                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1438                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8311                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6334                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4463354                       # Number of tag accesses
system.l2.tags.data_accesses                  4463354                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 170116251000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15145728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15188800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9712256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9712256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          236652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              237325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       151754                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             151754                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            253192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          89031635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              89284827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       253192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           253192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       57091877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57091877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       57091877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           253192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         89031635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            146376703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    151744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    236311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010837078500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8951                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8951                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              658484                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142985                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      237325                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     151754                       # Number of write requests accepted
system.mem_ctrls.readBursts                    237325                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151754                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    341                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9470                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3688167750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1184920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8131617750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15562.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34312.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137302                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87205                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                237325                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151754                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  186894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       164190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    151.510323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.142708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.133681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       122222     74.44%     74.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18118     11.03%     85.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5585      3.40%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1263      0.77%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8960      5.46%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          602      0.37%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          744      0.45%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          477      0.29%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6219      3.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       164190                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.473243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.416330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.121131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8718     97.40%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          129      1.44%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           25      0.28%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.06%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           60      0.67%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8951                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.949503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.917761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.042943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4791     53.52%     53.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              117      1.31%     54.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3763     42.04%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              266      2.97%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8951                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15166976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9709760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15188800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9712256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        89.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        57.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  170116117000                       # Total gap between requests
system.mem_ctrls.avgGap                     437227.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15123904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9709760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 253191.566042682185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 88903346.453361481428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 57077204.223128572106                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       236652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       151754                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18360000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8113257750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4048723093000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27280.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34283.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26679514.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            576012360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            306150240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           841434720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          392194260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13428654720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      38451888780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      32944102560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        86940437640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        511.064858                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  85241512250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5680480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  79194258750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            596318520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            316950810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           850631040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          399758040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13428654720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38541461430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32868672960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        87002447520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        511.429373                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  85049567250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5680480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  79386203750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    170116251000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 170116251000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10199064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10199064                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10199064                       # number of overall hits
system.cpu.icache.overall_hits::total        10199064                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          772                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            772                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          772                       # number of overall misses
system.cpu.icache.overall_misses::total           772                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72346000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72346000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72346000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72346000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10199836                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10199836                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10199836                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10199836                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93712.435233                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93712.435233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93712.435233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93712.435233                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          772                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          772                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          772                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          772                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70802000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70802000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70802000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70802000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91712.435233                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91712.435233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91712.435233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91712.435233                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10199064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10199064                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          772                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           772                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72346000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72346000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10199836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10199836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93712.435233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93712.435233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70802000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70802000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91712.435233                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91712.435233                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 170116251000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           424.270819                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10199836                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               772                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13212.222798                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   424.270819                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.414327                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.414327                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          524                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          524                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10200608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10200608                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170116251000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170116251000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 170116251000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51052056                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51052056                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51052467                       # number of overall hits
system.cpu.dcache.overall_hits::total        51052467                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1108652                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1108652                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1116657                       # number of overall misses
system.cpu.dcache.overall_misses::total       1116657                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  49007646999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49007646999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  49007646999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49007646999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52160708                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52160708                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52169124                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52169124                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021255                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021255                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021405                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021405                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44204.716177                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44204.716177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43887.824998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43887.824998                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       106108                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3293                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.222290                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       958057                       # number of writebacks
system.cpu.dcache.writebacks::total            958057                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59648                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59648                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1049004                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1049004                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1057003                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1057003                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  45098771000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45098771000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45968206992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45968206992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020111                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020111                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020261                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020261                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42991.991451                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42991.991451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43489.192549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43489.192549                       # average overall mshr miss latency
system.cpu.dcache.replacements                1056496                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40514286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40514286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       668243                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        668243                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23976552000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23976552000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41182529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41182529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016226                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016226                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35879.989764                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35879.989764                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3445                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3445                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       664798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       664798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  22491406000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22491406000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33831.939928                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33831.939928                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10537770                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10537770                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       440409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       440409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25031094999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25031094999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56836.020606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56836.020606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        56203                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        56203                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       384206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       384206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22607365000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22607365000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034997                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034997                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58841.780191                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58841.780191                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          411                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           411                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8005                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8005                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.951164                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.951164                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7999                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7999                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    869435992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    869435992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950452                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950452                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 108693.085636                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 108693.085636                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       558000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       558000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       111600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       111600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       548000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       548000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       109600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       109600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 170116251000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.467694                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52109546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1057008                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.299103                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.467694                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53226208                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53226208                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 170116251000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 170116251000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
