============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           Apr 26 2022  11:53:15 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-4 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      27                  
             Slack:=      -4                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_13_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g731__8428/Y   -       B->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      25    (-,-) 
  g730__6260/Y   -       D->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     8      33    (-,-) 
  g728__2398/Y   -       A->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     9      42    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      42    (-,-) 
#---------------------------------------------------------------------------------------------------

