digraph "CFG for 'suffix_requires_dir_check' function" {
	label="CFG for 'suffix_requires_dir_check' function";

	Node0x10fbfe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%1:\l  %2 = alloca i1, align 1\l  %3 = alloca i8*, align 8\l  store i8* %0, i8** %3, align 8, !tbaa !1247\l  call void @llvm.dbg.declare(metadata i8** %3, metadata !1246, metadata\l... !DIExpression()), !dbg !1251\l  br label %4, !dbg !1252\l}"];
	Node0x10fbfe0 -> Node0x10ff510;
	Node0x10ff510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%4:\l4:                                                \l  %5 = load i8*, i8** %3, align 8, !dbg !1253, !tbaa !1247\l  %6 = load i8, i8* %5, align 1, !dbg !1253, !tbaa !1254\l  %7 = sext i8 %6 to i32, !dbg !1253\l  %8 = icmp eq i32 %7, 47, !dbg !1253\l  br i1 %8, label %9, label %47, !dbg !1252\l|{<s0>T|<s1>F}}"];
	Node0x10ff510:s0 -> Node0x10ff5f0;
	Node0x10ff510:s1 -> Node0x10ff9b0;
	Node0x10ff5f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%9:\l9:                                                \l  br label %10, !dbg !1255\l}"];
	Node0x10ff5f0 -> Node0x10ff640;
	Node0x10ff640 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%10:\l10:                                               \l  %11 = load i8*, i8** %3, align 8, !dbg !1257, !tbaa !1247\l  %12 = getelementptr inbounds i8, i8* %11, i32 1, !dbg !1257\l  store i8* %12, i8** %3, align 8, !dbg !1257, !tbaa !1247\l  br label %13, !dbg !1258\l}"];
	Node0x10ff640 -> Node0x10ff690;
	Node0x10ff690 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%13:\l13:                                               \l  %14 = load i8*, i8** %3, align 8, !dbg !1259, !tbaa !1247\l  %15 = load i8, i8* %14, align 1, !dbg !1259, !tbaa !1254\l  %16 = sext i8 %15 to i32, !dbg !1259\l  %17 = icmp eq i32 %16, 47, !dbg !1259\l  br i1 %17, label %10, label %18, !dbg !1258, !llvm.loop !1260\l|{<s0>T|<s1>F}}"];
	Node0x10ff690:s0 -> Node0x10ff640;
	Node0x10ff690:s1 -> Node0x10ff6e0;
	Node0x10ff6e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%18:\l18:                                               \l  %19 = load i8*, i8** %3, align 8, !dbg !1264, !tbaa !1247\l  %20 = getelementptr inbounds i8, i8* %19, i32 1, !dbg !1264\l  store i8* %20, i8** %3, align 8, !dbg !1264, !tbaa !1247\l  %21 = load i8, i8* %19, align 1, !dbg !1265, !tbaa !1254\l  %22 = sext i8 %21 to i32, !dbg !1265\l  switch i32 %22, label %23 [\l    i32 0, label %24\l    i32 46, label %25\l  ], !dbg !1266\l|{<s0>def|<s1>0|<s2>46}}"];
	Node0x10ff6e0:s0 -> Node0x10ff730;
	Node0x10ff6e0:s1 -> Node0x10ff780;
	Node0x10ff6e0:s2 -> Node0x10ff7d0;
	Node0x10ff730 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%23:\l23:                                               \l  store i1 false, i1* %2, align 1, !dbg !1267\l  br label %48, !dbg !1267\l}"];
	Node0x10ff730 -> Node0x10ffa00;
	Node0x10ff780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#81a4fb70",label="{%24:\l24:                                               \l  store i1 true, i1* %2, align 1, !dbg !1269\l  br label %48, !dbg !1269\l}"];
	Node0x10ff780 -> Node0x10ffa00;
	Node0x10ff7d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%25:\l25:                                               \l  %26 = load i8*, i8** %3, align 8, !dbg !1270, !tbaa !1247\l  %27 = load i8, i8* %26, align 1, !dbg !1272, !tbaa !1254\l  %28 = icmp ne i8 %27, 0, !dbg !1272\l  br i1 %28, label %29, label %45, !dbg !1273\l|{<s0>T|<s1>F}}"];
	Node0x10ff7d0:s0 -> Node0x10ff820;
	Node0x10ff7d0:s1 -> Node0x10ff910;
	Node0x10ff820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%29:\l29:                                               \l  %30 = load i8*, i8** %3, align 8, !dbg !1274, !tbaa !1247\l  %31 = load i8, i8* %30, align 1, !dbg !1275, !tbaa !1254\l  %32 = sext i8 %31 to i32, !dbg !1275\l  %33 = icmp eq i32 %32, 46, !dbg !1276\l  br i1 %33, label %34, label %46, !dbg !1277\l|{<s0>T|<s1>F}}"];
	Node0x10ff820:s0 -> Node0x10ff870;
	Node0x10ff820:s1 -> Node0x10ff960;
	Node0x10ff870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%34:\l34:                                               \l  %35 = load i8*, i8** %3, align 8, !dbg !1278, !tbaa !1247\l  %36 = getelementptr inbounds i8, i8* %35, i64 1, !dbg !1278\l  %37 = load i8, i8* %36, align 1, !dbg !1278, !tbaa !1254\l  %38 = icmp ne i8 %37, 0, !dbg !1278\l  br i1 %38, label %39, label %45, !dbg !1279\l|{<s0>T|<s1>F}}"];
	Node0x10ff870:s0 -> Node0x10ff8c0;
	Node0x10ff870:s1 -> Node0x10ff910;
	Node0x10ff8c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%39:\l39:                                               \l  %40 = load i8*, i8** %3, align 8, !dbg !1280, !tbaa !1247\l  %41 = getelementptr inbounds i8, i8* %40, i64 1, !dbg !1280\l  %42 = load i8, i8* %41, align 1, !dbg !1280, !tbaa !1254\l  %43 = sext i8 %42 to i32, !dbg !1280\l  %44 = icmp eq i32 %43, 47, !dbg !1280\l  br i1 %44, label %45, label %46, !dbg !1281\l|{<s0>T|<s1>F}}"];
	Node0x10ff8c0:s0 -> Node0x10ff910;
	Node0x10ff8c0:s1 -> Node0x10ff960;
	Node0x10ff910 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%45:\l45:                                               \l  store i1 true, i1* %2, align 1, !dbg !1282\l  br label %48, !dbg !1282\l}"];
	Node0x10ff910 -> Node0x10ffa00;
	Node0x10ff960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%46:\l46:                                               \l  br label %4, !dbg !1252, !llvm.loop !1283\l}"];
	Node0x10ff960 -> Node0x10ff510;
	Node0x10ff9b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#88abfd70",label="{%47:\l47:                                               \l  store i1 false, i1* %2, align 1, !dbg !1285\l  br label %48, !dbg !1285\l}"];
	Node0x10ff9b0 -> Node0x10ffa00;
	Node0x10ffa00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%48:\l48:                                               \l  %49 = load i1, i1* %2, align 1, !dbg !1286\l  ret i1 %49, !dbg !1286\l}"];
}
