<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p786" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_786{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_786{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_786{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_786{left:69px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-1.13px;}
#t5_786{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#t6_786{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_786{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t8_786{left:69px;bottom:819px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t9_786{left:69px;bottom:803px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_786{left:69px;bottom:757px;letter-spacing:0.13px;}
#tb_786{left:157px;bottom:757px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tc_786{left:69px;bottom:734px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_786{left:69px;bottom:717px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_786{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tf_786{left:486px;bottom:699px;}
#tg_786{left:500px;bottom:700px;letter-spacing:-0.18px;word-spacing:-0.59px;}
#th_786{left:69px;bottom:684px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ti_786{left:69px;bottom:305px;letter-spacing:0.13px;}
#tj_786{left:157px;bottom:305px;letter-spacing:0.11px;}
#tk_786{left:69px;bottom:281px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tl_786{left:69px;bottom:264px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_786{left:69px;bottom:240px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tn_786{left:69px;bottom:214px;}
#to_786{left:95px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_786{left:69px;bottom:191px;}
#tq_786{left:95px;bottom:194px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_786{left:69px;bottom:168px;}
#ts_786{left:95px;bottom:171px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tt_786{left:95px;bottom:154px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tu_786{left:70px;bottom:873px;letter-spacing:0.11px;word-spacing:0.03px;}
#tv_786{left:171px;bottom:873px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tw_786{left:188px;bottom:639px;letter-spacing:0.11px;word-spacing:-0.06px;}
#tx_786{left:283px;bottom:639px;letter-spacing:0.13px;word-spacing:-0.01px;}
#ty_786{left:77px;bottom:616px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tz_786{left:173px;bottom:623px;}
#t10_786{left:72px;bottom:393px;letter-spacing:-0.14px;}
#t11_786{left:71px;bottom:374px;letter-spacing:-0.15px;word-spacing:1.34px;}
#t12_786{left:86px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t13_786{left:222px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.05px;}
#t14_786{left:572px;bottom:616px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t15_786{left:77px;bottom:592px;letter-spacing:-0.16px;}
#t16_786{left:222px;bottom:592px;letter-spacing:-0.14px;}
#t17_786{left:572px;bottom:580px;letter-spacing:-0.11px;}
#t18_786{left:77px;bottom:567px;letter-spacing:-0.15px;}
#t19_786{left:222px;bottom:567px;letter-spacing:-0.14px;}
#t1a_786{left:77px;bottom:543px;letter-spacing:-0.16px;}
#t1b_786{left:222px;bottom:543px;letter-spacing:-0.14px;}
#t1c_786{left:572px;bottom:543px;letter-spacing:-0.11px;}
#t1d_786{left:77px;bottom:519px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1e_786{left:222px;bottom:519px;letter-spacing:-0.13px;}
#t1f_786{left:572px;bottom:519px;letter-spacing:-0.12px;}
#t1g_786{left:77px;bottom:494px;letter-spacing:-0.18px;}
#t1h_786{left:222px;bottom:494px;letter-spacing:-0.15px;}
#t1i_786{left:572px;bottom:494px;}
#t1j_786{left:77px;bottom:470px;letter-spacing:-0.17px;}
#t1k_786{left:222px;bottom:470px;letter-spacing:-0.15px;}
#t1l_786{left:572px;bottom:457px;}
#t1m_786{left:77px;bottom:445px;letter-spacing:-0.17px;}
#t1n_786{left:222px;bottom:445px;letter-spacing:-0.15px;}
#t1o_786{left:77px;bottom:421px;letter-spacing:-0.14px;}
#t1p_786{left:222px;bottom:421px;letter-spacing:-0.15px;}
#t1q_786{left:572px;bottom:421px;}
#t1r_786{left:263px;bottom:970px;letter-spacing:0.09px;word-spacing:0.21px;}
#t1s_786{left:263px;bottom:952px;letter-spacing:0.09px;word-spacing:0.08px;}
#t1t_786{left:263px;bottom:933px;letter-spacing:0.09px;word-spacing:0.36px;}
#t1u_786{left:263px;bottom:915px;letter-spacing:0.13px;word-spacing:-0.03px;}

.s1_786{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_786{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_786{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_786{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_786{font-size:18px;font-family:Symbol_3ef;color:#000;}
.s6_786{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_786{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s8_786{font-size:11px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s9_786{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_786{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sb_786{font-size:15px;font-family:Arial_3ed;color:#000;}
.t.v0_786{transform:scaleX(1.015);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts786" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg786Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg786" style="-webkit-user-select: none;"><object width="935" height="1210" data="786/786.svg" type="image/svg+xml" id="pdf786" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_786" class="t s1_786">20-72 </span><span id="t2_786" class="t s1_786">Vol. 3B </span>
<span id="t3_786" class="t s2_786">PERFORMANCE MONITORING </span>
<span id="t4_786" class="t s3_786">The lower half of the register is the TMA level 1 metrics (legacy). The upper half is also divided into four 8-bit fields, </span>
<span id="t5_786" class="t s3_786">each of which is an integer fraction of 255. Additionally, each of the new level 2 metrics in the upper half is a subset </span>
<span id="t6_786" class="t s3_786">of the corresponding level 1 metric in the lower half (that is, its parent node per the TMA hierarchy). This enables </span>
<span id="t7_786" class="t s3_786">software to deduce the other four level 2 metrics by subtracting corresponding metrics as shown in Figure 20-39. </span>
<span id="t8_786" class="t s3_786">The PERF_METRICS MSR and fixed-function performance-monitoring counter 3 of the core PMU feature 12 metrics </span>
<span id="t9_786" class="t s3_786">in total that cover all level 1 and level 2 nodes of the TMA hierarchy. </span>
<span id="ta_786" class="t s4_786">20.3.10.1.2 </span><span id="tb_786" class="t s4_786">P-core Counter Restrictions Simplification </span>
<span id="tc_786" class="t s3_786">The 12th generation Intel Core processor P-core allows identification of performance monitoring events with </span>
<span id="td_786" class="t s3_786">counter restrictions based on event encodings. The general rule is: Event Codes &lt; 0x90 are restricted to general- </span>
<span id="te_786" class="t s3_786">purpose performance-monitoring counters 0-3. Event Codes </span><span id="tf_786" class="t s5_786">≥ </span><span id="tg_786" class="t s3_786">0x90 are likely to have no restrictions. Table 20-51 </span>
<span id="th_786" class="t s3_786">lists the exceptions to this rule. </span>
<span id="ti_786" class="t s4_786">20.3.10.1.3 </span><span id="tj_786" class="t s4_786">P-core Off-core Response Facility </span>
<span id="tk_786" class="t s3_786">For the 12th generation Intel Core processor P-core, the Off-core Response (OCR) Facility is similar to that </span>
<span id="tl_786" class="t s3_786">described in Section 20.3.9.2. </span>
<span id="tm_786" class="t s3_786">The following enhancements are introduced for the Request_Type of MSR_OFFCORE_RSP_x: </span>
<span id="tn_786" class="t s6_786">• </span><span id="to_786" class="t s3_786">WB (bits 3 and 12): Count writeback (modified or non-modified) transactions by core caches. </span>
<span id="tp_786" class="t s6_786">• </span><span id="tq_786" class="t s3_786">HWPF_L1D (bit 10): Counts hardware generated data read prefetches targeting the L1 data cache (only). </span>
<span id="tr_786" class="t s6_786">• </span><span id="ts_786" class="t s3_786">SWPF_READ (bit 14): Counts software generated data read prefetches by the PREFETCHNTA and </span>
<span id="tt_786" class="t s3_786">PREFETCHT0/1/2 instructions. </span>
<span id="tu_786" class="t s4_786">Figure 20-39. </span><span id="tv_786" class="t s4_786">Deducing Implied Level 2 Metrics in the Core PMU for12th Generation Intel® Core™ Processor P-core </span>
<span id="tw_786" class="t s4_786">Table 20-51. </span><span id="tx_786" class="t s4_786">Special Performance Monitoring Events with Counter Restrictions </span>
<span id="ty_786" class="t s7_786">Event Encoding </span>
<span id="tz_786" class="t s8_786">1 </span>
<span id="t10_786" class="t s9_786">NOTES: </span>
<span id="t11_786" class="t s3_786">1. Linux perf rUUEE syntax, where UU is the Unit Mask field and EE is the Event Select (also known as Event </span>
<span id="t12_786" class="t s3_786">Code) field in the IA32_PERFEVTSELx MSRs. </span>
<span id="t13_786" class="t s7_786">Event Name </span><span id="t14_786" class="t s7_786">Counter Restriction </span>
<span id="t15_786" class="t sa_786">xx3C </span><span id="t16_786" class="t sa_786">CPU_CLK_UNHALTED.* </span>
<span id="t17_786" class="t sa_786">0-7 (No restriction for all architectural events.) </span>
<span id="t18_786" class="t sa_786">xx2E </span><span id="t19_786" class="t sa_786">LONGEST_LAT_CACHE.* </span>
<span id="t1a_786" class="t sa_786">xxDx </span><span id="t1b_786" class="t sa_786">MEM_*_RETIRED.* </span><span id="t1c_786" class="t sa_786">0-3 </span>
<span id="t1d_786" class="t sa_786">01A3, 02A3, 08A3 </span><span id="t1e_786" class="t sa_786">Some CYCLE_ACTIVITY sub-events </span><span id="t1f_786" class="t sa_786">0-3 </span>
<span id="t1g_786" class="t sa_786">02CD </span><span id="t1h_786" class="t sa_786">MEM_TRANS_RETIRED.STORE_SAMPLE </span><span id="t1i_786" class="t sa_786">0 </span>
<span id="t1j_786" class="t sa_786">04A4 </span><span id="t1k_786" class="t sa_786">TOPDOWN.BAD_SPEC_SLOTS </span>
<span id="t1l_786" class="t sa_786">0 </span>
<span id="t1m_786" class="t sa_786">08A4 </span><span id="t1n_786" class="t sa_786">TOPDOWN.BR_MISPREDICT_SLOTS </span>
<span id="t1o_786" class="t sa_786">xxCE </span><span id="t1p_786" class="t sa_786">AMX_OPS_RETIRED </span><span id="t1q_786" class="t sa_786">0 </span>
<span id="t1r_786" class="t v0_786 sb_786">Light_Operations = Retiring - Heavy_Operations </span>
<span id="t1s_786" class="t v0_786 sb_786">Machine_Clears = Bad_Speculation - Branch_Mispredicts </span>
<span id="t1t_786" class="t v0_786 sb_786">Fetch_Bandwidth = Frontend_Bound - Fetch_Latency </span>
<span id="t1u_786" class="t v0_786 sb_786">Core_Bound = Backend_Bound - Memory_Bound </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
