

================================================================
== Vivado HLS Report for 'computeS2'
================================================================
* Date:           Sat May 13 19:59:25 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+---------+---------+----------+
    |       Latency       |      Interval     | Pipeline |
    |    min   |    max   |   min   |   max   |   Type   |
    +----------+----------+---------+---------+----------+
    |  25442976|  25442976|  8388741|  8388741| dataflow |
    +----------+----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+---------+---------+---------+---------+---------+
        |                           |                        |      Latency      |      Interval     | Pipeline|
        |          Instance         |         Module         |   min   |   max   |   min   |   max   |   Type  |
        +---------------------------+------------------------+---------+---------+---------+---------+---------+
        |grouperPE_U0               |grouperPE               |   438278|   438278|   438278|   438278|   none  |
        |Conv1DMac_new406_U0        |Conv1DMac_new406        |   524293|   524293|   524293|   524293|   none  |
        |Conv1DMac_new402_U0        |Conv1DMac_new402        |  8388613|  8388613|  8388613|  8388613|   none  |
        |Conv1DMac_new_U0           |Conv1DMac_new           |  8388613|  8388613|  8388613|  8388613|   none  |
        |Conv1DMac_new398_U0        |Conv1DMac_new398        |  8388613|  8388613|  8388613|  8388613|   none  |
        |Conv1DMac_new_1_U0         |Conv1DMac_new_1         |   524293|   524293|   524293|   524293|   none  |
        |loadPCL_U0                 |loadPCL                 |     1538|     1538|     1538|     1538|   none  |
        |Conv1DBuffer_new397_U0     |Conv1DBuffer_new397     |  8388740|  8388740|  8388740|  8388740|   none  |
        |Conv1DBuffer_new401_U0     |Conv1DBuffer_new401     |  8388740|  8388740|  8388740|  8388740|   none  |
        |Conv1DBuffer_new_U0        |Conv1DBuffer_new        |  8388740|  8388740|  8388740|  8388740|   none  |
        |Conv1DBuffer_new405_U0     |Conv1DBuffer_new405     |   524420|   524420|   524420|   524420|   none  |
        |Conv1DBuffer_new_1_U0      |Conv1DBuffer_new_1      |   524420|   524420|   524420|   524420|   none  |
        |StreamingDataWidthCo_1_U0  |StreamingDataWidthCo_1  |   262146|   262146|   262146|   262146|   none  |
        |StreamingDataWidthCo_U0    |StreamingDataWidthCo    |   262146|   262146|   262146|   262146|   none  |
        |StreamingDataWidthCo_2_U0  |StreamingDataWidthCo_2  |   262146|   262146|   262146|   262146|   none  |
        |StreamingDataWidthCo_3_U0  |StreamingDataWidthCo_3  |    16386|    16386|    16386|    16386|   none  |
        |StreamingDataWidthCo_4_U0  |StreamingDataWidthCo_4  |    16386|    16386|    16386|    16386|   none  |
        |StreamingMaxPool_Pre_U0    |StreamingMaxPool_Pre    |   279299|   279299|   279299|   279299|   none  |
        |ResizeStream_U0            |ResizeStream            |    32769|    32769|    32769|    32769|   none  |
        |Relu1D399_U0               |Relu1D399               |    65538|    65538|    65538|    65538|   none  |
        |Relu1D403_U0               |Relu1D403               |    65538|    65538|    65538|    65538|   none  |
        |Relu1D_U0                  |Relu1D                  |    65538|    65538|    65538|    65538|   none  |
        |Relu1D407_U0               |Relu1D407               |     4098|     4098|     4098|     4098|   none  |
        |Relu1D_1_U0                |Relu1D_1                |     4098|     4098|     4098|     4098|   none  |
        |ResizeStream_1_U0          |ResizeStream_1          |    32769|    32769|    32769|    32769|   none  |
        |CloneStreamOnce_U0         |CloneStreamOnce         |     1538|     1538|     1538|     1538|   none  |
        +---------------------------+------------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        0|      -|     125|     740|
|Instance         |      124|      0|    6339|   20242|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       1|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      124|      0|    6465|   20984|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       11|      0|       1|       9|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+------+------+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+-------------------------+---------+-------+------+------+
    |CloneStreamOnce_U0         |CloneStreamOnce          |        0|      0|    18|   113|
    |Conv1DBuffer_new_U0        |Conv1DBuffer_new         |        1|      0|   101|   478|
    |Conv1DBuffer_new397_U0     |Conv1DBuffer_new397      |        1|      0|   101|   478|
    |Conv1DBuffer_new401_U0     |Conv1DBuffer_new401      |        1|      0|   101|   478|
    |Conv1DBuffer_new405_U0     |Conv1DBuffer_new405      |        1|      0|    93|   462|
    |Conv1DBuffer_new_1_U0      |Conv1DBuffer_new_1       |        1|      0|    93|   462|
    |Conv1DMac_new_U0           |Conv1DMac_new            |        8|      0|   377|  1413|
    |Conv1DMac_new398_U0        |Conv1DMac_new398         |        8|      0|   376|  1413|
    |Conv1DMac_new402_U0        |Conv1DMac_new402         |        8|      0|   377|  1413|
    |Conv1DMac_new406_U0        |Conv1DMac_new406         |        4|      0|   349|  1465|
    |Conv1DMac_new_1_U0         |Conv1DMac_new_1          |        8|      0|   373|  1409|
    |Relu1D_U0                  |Relu1D                   |        0|      0|    25|   164|
    |Relu1D399_U0               |Relu1D399                |        0|      0|    25|   164|
    |Relu1D403_U0               |Relu1D403                |        0|      0|    25|   164|
    |Relu1D407_U0               |Relu1D407                |        0|      0|    21|   155|
    |Relu1D_1_U0                |Relu1D_1                 |        0|      0|    21|   155|
    |ResizeStream_U0            |ResizeStream             |        0|      0|   166|   134|
    |ResizeStream_1_U0          |ResizeStream_1           |        0|      0|   167|   141|
    |StreamingDataWidthCo_U0    |StreamingDataWidthCo     |        0|      0|    84|   279|
    |StreamingDataWidthCo_1_U0  |StreamingDataWidthCo_1   |        0|      0|    84|   279|
    |StreamingDataWidthCo_2_U0  |StreamingDataWidthCo_2   |        0|      0|    84|   279|
    |StreamingDataWidthCo_3_U0  |StreamingDataWidthCo_3   |        0|      0|    80|   270|
    |StreamingDataWidthCo_4_U0  |StreamingDataWidthCo_4   |        0|      0|    80|   270|
    |StreamingMaxPool_Pre_U0    |StreamingMaxPool_Pre     |        1|      0|    82|   372|
    |computeS2_control_s_axi_U  |computeS2_control_s_axi  |        0|      0|    36|    40|
    |grouperPE_U0               |grouperPE                |       82|      0|  2815|  7317|
    |loadPCL_U0                 |loadPCL                  |        0|      0|   185|   475|
    +---------------------------+-------------------------+---------+-------+------+------+
    |Total                      |                         |      124|      0|  6339| 20242|
    +---------------------------+-------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+------+-----+---------+
    |cnv_26_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_27_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_28_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_29PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_30PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_31_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_32_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_33PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_34PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_35_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_36_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_37PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_38PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_39_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_40_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_41_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_42PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_43PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_44_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_45_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_46PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_47PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_48_V_V_U     |        0|  5|  20|     2|    8|       16|
    |inStr_V_V_U      |        0|  5|  20|     2|    8|       16|
    |in_1_V_V_U       |        0|  5|  20|     2|    8|       16|
    +-----------------+---------+---+----+------+-----+---------+
    |Total            |        0|125| 740|    50|  440|      880|
    +-----------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |CloneStreamOnce_U0_ap_start  |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |   computeS2  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |   computeS2  | return value |
|interrupt              | out |    1| ap_ctrl_hs |   computeS2  | return value |
|input1_V_V_TDATA       |  in |   64|    axis    |  input1_V_V  |    pointer   |
|input1_V_V_TVALID      |  in |    1|    axis    |  input1_V_V  |    pointer   |
|input1_V_V_TREADY      | out |    1|    axis    |  input1_V_V  |    pointer   |
|s2_out_V_V_TDATA       | out |   64|    axis    |  s2_out_V_V  |    pointer   |
|s2_out_V_V_TVALID      | out |    1|    axis    |  s2_out_V_V  |    pointer   |
|s2_out_V_V_TREADY      |  in |    1|    axis    |  s2_out_V_V  |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

