;redcode
;assert 1
	SPL 0, <402
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 20, 392
	SUB #0, -33
	SUB @3, 0
	MOV 10, @9
	MOV 10, 7
	SUB 20, 312
	SUB 20, 312
	CMP <-902, -11
	SUB @3, 0
	CMP -209, <-120
	MOV -1, <-20
	DAT #0, <2
	DAT #0, <2
	ADD 10, 7
	SPL 0, <402
	ADD 10, 7
	SUB 20, 312
	ADD 10, 7
	SUB 3, 20
	SUB 10, 30
	SLT 20, 312
	MOV 0, @2
	SPL 0, <402
	SPL 0, <402
	SUB 3, 20
	SLT 20, 312
	SUB -0, -0
	SPL 0, <402
	ADD #-290, <1
	CMP -209, <-120
	SUB <0, @0
	ADD #-290, <1
	SPL 0, <402
	CMP -209, <-120
	CMP -209, <-120
	SPL 0, <402
	SUB 100, 300
	MOV -1, <-20
	CMP @-129, 100
	CMP -209, <-120
	CMP -209, <-120
	MOV -1, <-20
	SUB @3, 0
	SUB #0, -33
	SLT 21, 21
	DJN -1, @-20
	CMP -209, <-120
