#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct  8 02:42:32 2021
# Process ID: 14464
# Current directory: C:/Users/artem/.Xilinx/project_5_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17644 C:\Users\artem\.Xilinx\project_5_1\project_5_1.xpr
# Log file: C:/Users/artem/.Xilinx/project_5_1/vivado.log
# Journal file: C:/Users/artem/.Xilinx/project_5_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/artem/.Xilinx/project_5_1/project_5_1.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_project
open_project C:/Users/artem/.Xilinx/project_5_2/project_5_2.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/artem/.Xilinx/project_5_4/project_5_4.xpr
update_compile_order -fileset sources_1
launch_simulation
source lab_5_4_TB.tcl
close_sim
close_project
open_project C:/Users/artem/.Xilinx/project_5_2/project_5_2.xpr
update_compile_order -fileset sources_1
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source lab_5_2_TB.tcl
close_sim
close_project
open_project C:/Users/artem/.Xilinx/project_5_1/project_5_1.xpr
update_compile_order -fileset sources_1
