// Seed: 420621420
module module_0 (
    id_1
);
  inout wire id_1;
  always $display(id_1);
  assign module_1.type_5 = 0;
  id_2(
      id_2
  );
  wire id_3, id_4;
  assign module_2.type_1 = 0;
  wire id_5;
  wire id_6, id_7;
  wire id_8;
endmodule : SymbolIdentifier
module module_1 (
    input tri1 id_0,
    input wor  id_1
);
  wire id_3;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input  wand id_0,
    input  tri0 id_1,
    output wire id_2,
    output wor  id_3,
    output wand id_4,
    input  wand id_5
);
  logic [7:0][1] id_7 (
      1,
      id_1,
      1,
      id_4 - id_2 <-> id_1
  );
  assign id_2 = 1'b0;
  wire id_8;
  wire id_9;
  id_10(
      id_3 - 1
  );
  tri id_11 = 1;
  module_0 modCall_1 (id_11);
endmodule
