Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 13 12:04:51 2022
| Host         : Bryan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (45)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (45)
----------------------
 There are 45 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.807     -337.701                     34                 1035        0.192        0.000                      0                 1035        4.500        0.000                       0                   377  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -11.807     -337.701                     34                 1035        0.192        0.000                      0                 1035        4.500        0.000                       0                   377  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           34  Failing Endpoints,  Worst Slack      -11.807ns,  Total Violation     -337.701ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.807ns  (required time - arrival time)
  Source:                 keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/out1_i_5__0_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.695ns  (logic 6.759ns (31.155%)  route 14.936ns (68.845%))
  Logic Levels:           30  (CARRY4=4 LUT2=3 LUT4=4 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.558     5.142    keyboard_controller/b_button/button_cond/CLK
    SLICE_X48Y55         FDRE                                         r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.821     6.419    keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]
    SLICE_X53Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  keyboard_controller/b_button/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.402     6.946    keyboard_controller/b_button/button_cond/M_last_q_i_4_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.070 f  keyboard_controller/b_button/button_cond/M_last_q_i_3/O
                         net (fo=2, routed)           0.351     7.421    keyboard_controller/b_button/button_cond/M_last_q_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.545 r  keyboard_controller/b_button/button_cond/M_guess_1_letter_1_q[2]_i_4_comp/O
                         net (fo=5, routed)           0.725     8.270    keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q_reg[5]_1
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.124     8.394 r  keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2/O
                         net (fo=3, routed)           0.311     8.705    button_panel_controller/clear_/L_edge/M_betaCPU_has_keyboard_input
    SLICE_X57Y56         LUT4 (Prop_lut4_I3_O)        0.124     8.829 r  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1/O
                         net (fo=3, routed)           0.164     8.993    button_panel_controller/clear_/L_edge/M_last_q_reg_0
    SLICE_X57Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.117 r  button_panel_controller/clear_/L_edge/out1_carry__0_i_9/O
                         net (fo=12, routed)          0.817     9.934    betaCPU/control_unit/M_num_correct_q_reg[0]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124    10.058 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.058    betaCPU/game_alu/out1_i_11__0_0[1]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.698 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.433    11.131    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.306    11.437 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14/O
                         net (fo=1, routed)           0.409    11.845    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_7/O
                         net (fo=17, routed)          0.539    12.509    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.633 r  betaCPU/game_alu/out1_i_40/O
                         net (fo=5, routed)           0.178    12.810    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.934 f  betaCPU/game_alu/out1_i_78/O
                         net (fo=1, routed)           0.351    13.286    betaCPU/r/out1_carry_i_15
    SLICE_X60Y51         LUT6 (Prop_lut6_I1_O)        0.124    13.410 r  betaCPU/r/out1_i_52/O
                         net (fo=2, routed)           0.420    13.830    betaCPU/control_unit/out1
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.954 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=2, routed)           0.421    14.375    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X58Y53         LUT5 (Prop_lut5_I1_O)        0.124    14.499 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    14.499    betaCPU/game_alu/out1_i_11[1]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.139 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=20, routed)          0.355    15.495    betaCPU/game_alu/O[3]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.306    15.801 f  betaCPU/game_alu/out1_i_49/O
                         net (fo=2, routed)           0.164    15.964    betaCPU/control_unit/out1_3
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.124    16.088 r  betaCPU/control_unit/out1_i_5/O
                         net (fo=3, routed)           0.166    16.254    betaCPU/control_unit/out1_i_5_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.378 r  betaCPU/control_unit/out1_carry_i_16/O
                         net (fo=1, routed)           0.420    16.798    betaCPU/control_unit/out1_carry_i_16_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.124    16.922 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.598    17.520    betaCPU/game_alu/out1_i_11[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    18.191 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=38, routed)          0.889    19.080    betaCPU/control_unit/O[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I0_O)        0.302    19.382 f  betaCPU/control_unit/out1_i_65/O
                         net (fo=2, routed)           0.572    19.953    betaCPU/game_alu/out1_i_42
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.077 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=8, routed)           0.680    20.758    betaCPU/game_alu/M_stage_q_reg[3]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.882 r  betaCPU/game_alu/out1_i_41/O
                         net (fo=3, routed)           1.270    22.152    betaCPU/game_alu/out1_i_69
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.276 r  betaCPU/game_alu/out1_i_25/O
                         net (fo=1, routed)           0.296    22.572    betaCPU/control_unit/out1_16
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.696 r  betaCPU/control_unit/out1_i_8__0/O
                         net (fo=4, routed)           0.344    23.040    betaCPU/control_unit/out1_i_8__0_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I3_O)        0.124    23.164 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.329    23.493    betaCPU/game_alu/out1_i_11__0[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.900 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=21, routed)          1.305    25.205    betaCPU/r/out1_i_3_0[1]
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.303    25.508 r  betaCPU/r/out1_i_53_comp_5/O
                         net (fo=1, routed)           0.803    26.311    betaCPU/control_unit/M_temp_coloured_letter_q_reg[1]_0_repN_alias
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.435 r  betaCPU/control_unit/out1_i_5__0_comp/O
                         net (fo=6, routed)           0.402    26.837    betaCPU/control_unit/io_led[1]_alias
    SLICE_X55Y51         FDRE                                         r  betaCPU/control_unit/out1_i_5__0_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.443    14.847    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  betaCPU/control_unit/out1_i_5__0_psdsp_2/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y51         FDRE (Setup_fdre_C_D)       -0.040    15.030    betaCPU/control_unit/out1_i_5__0_psdsp_2
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -26.837    
  -------------------------------------------------------------------
                         slack                                -11.807    

Slack (VIOLATED) :        -11.792ns  (required time - arrival time)
  Source:                 keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/out1_i_5__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.674ns  (logic 6.759ns (31.185%)  route 14.915ns (68.815%))
  Logic Levels:           30  (CARRY4=4 LUT2=3 LUT4=4 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.558     5.142    keyboard_controller/b_button/button_cond/CLK
    SLICE_X48Y55         FDRE                                         r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.821     6.419    keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]
    SLICE_X53Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  keyboard_controller/b_button/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.402     6.946    keyboard_controller/b_button/button_cond/M_last_q_i_4_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.070 f  keyboard_controller/b_button/button_cond/M_last_q_i_3/O
                         net (fo=2, routed)           0.351     7.421    keyboard_controller/b_button/button_cond/M_last_q_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.545 r  keyboard_controller/b_button/button_cond/M_guess_1_letter_1_q[2]_i_4_comp/O
                         net (fo=5, routed)           0.725     8.270    keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q_reg[5]_1
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.124     8.394 r  keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2/O
                         net (fo=3, routed)           0.311     8.705    button_panel_controller/clear_/L_edge/M_betaCPU_has_keyboard_input
    SLICE_X57Y56         LUT4 (Prop_lut4_I3_O)        0.124     8.829 r  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1/O
                         net (fo=3, routed)           0.164     8.993    button_panel_controller/clear_/L_edge/M_last_q_reg_0
    SLICE_X57Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.117 r  button_panel_controller/clear_/L_edge/out1_carry__0_i_9/O
                         net (fo=12, routed)          0.817     9.934    betaCPU/control_unit/M_num_correct_q_reg[0]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124    10.058 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.058    betaCPU/game_alu/out1_i_11__0_0[1]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.698 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.433    11.131    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.306    11.437 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14/O
                         net (fo=1, routed)           0.409    11.845    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_7/O
                         net (fo=17, routed)          0.539    12.509    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.633 r  betaCPU/game_alu/out1_i_40/O
                         net (fo=5, routed)           0.178    12.810    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.934 f  betaCPU/game_alu/out1_i_78/O
                         net (fo=1, routed)           0.351    13.286    betaCPU/r/out1_carry_i_15
    SLICE_X60Y51         LUT6 (Prop_lut6_I1_O)        0.124    13.410 r  betaCPU/r/out1_i_52/O
                         net (fo=2, routed)           0.420    13.830    betaCPU/control_unit/out1
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.954 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=2, routed)           0.421    14.375    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X58Y53         LUT5 (Prop_lut5_I1_O)        0.124    14.499 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    14.499    betaCPU/game_alu/out1_i_11[1]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.139 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=20, routed)          0.355    15.495    betaCPU/game_alu/O[3]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.306    15.801 f  betaCPU/game_alu/out1_i_49/O
                         net (fo=2, routed)           0.164    15.964    betaCPU/control_unit/out1_3
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.124    16.088 r  betaCPU/control_unit/out1_i_5/O
                         net (fo=3, routed)           0.166    16.254    betaCPU/control_unit/out1_i_5_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.378 r  betaCPU/control_unit/out1_carry_i_16/O
                         net (fo=1, routed)           0.420    16.798    betaCPU/control_unit/out1_carry_i_16_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.124    16.922 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.598    17.520    betaCPU/game_alu/out1_i_11[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    18.191 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=38, routed)          0.889    19.080    betaCPU/control_unit/O[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I0_O)        0.302    19.382 f  betaCPU/control_unit/out1_i_65/O
                         net (fo=2, routed)           0.572    19.953    betaCPU/game_alu/out1_i_42
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.077 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=8, routed)           0.680    20.758    betaCPU/game_alu/M_stage_q_reg[3]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.882 r  betaCPU/game_alu/out1_i_41/O
                         net (fo=3, routed)           1.270    22.152    betaCPU/game_alu/out1_i_69
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.276 r  betaCPU/game_alu/out1_i_25/O
                         net (fo=1, routed)           0.296    22.572    betaCPU/control_unit/out1_16
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.696 r  betaCPU/control_unit/out1_i_8__0/O
                         net (fo=4, routed)           0.344    23.040    betaCPU/control_unit/out1_i_8__0_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I3_O)        0.124    23.164 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.329    23.493    betaCPU/game_alu/out1_i_11__0[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.900 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=21, routed)          1.305    25.205    betaCPU/r/out1_i_3_0[1]
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.303    25.508 r  betaCPU/r/out1_i_53_comp_5/O
                         net (fo=1, routed)           0.803    26.311    betaCPU/control_unit/M_temp_coloured_letter_q_reg[1]_0_repN_alias
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.435 r  betaCPU/control_unit/out1_i_5__0_comp/O
                         net (fo=6, routed)           0.381    26.816    betaCPU/control_unit/io_led[1]_alias
    SLICE_X57Y52         FDRE                                         r  betaCPU/control_unit/out1_i_5__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.444    14.848    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  betaCPU/control_unit/out1_i_5__0_psdsp/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X57Y52         FDRE (Setup_fdre_C_D)       -0.047    15.024    betaCPU/control_unit/out1_i_5__0_psdsp
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -26.816    
  -------------------------------------------------------------------
                         slack                                -11.792    

Slack (VIOLATED) :        -11.785ns  (required time - arrival time)
  Source:                 keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/out1_i_5__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.681ns  (logic 6.759ns (31.174%)  route 14.922ns (68.826%))
  Logic Levels:           30  (CARRY4=4 LUT2=3 LUT4=4 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.558     5.142    keyboard_controller/b_button/button_cond/CLK
    SLICE_X48Y55         FDRE                                         r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.821     6.419    keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]
    SLICE_X53Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  keyboard_controller/b_button/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.402     6.946    keyboard_controller/b_button/button_cond/M_last_q_i_4_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.070 f  keyboard_controller/b_button/button_cond/M_last_q_i_3/O
                         net (fo=2, routed)           0.351     7.421    keyboard_controller/b_button/button_cond/M_last_q_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.545 r  keyboard_controller/b_button/button_cond/M_guess_1_letter_1_q[2]_i_4_comp/O
                         net (fo=5, routed)           0.725     8.270    keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q_reg[5]_1
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.124     8.394 r  keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2/O
                         net (fo=3, routed)           0.311     8.705    button_panel_controller/clear_/L_edge/M_betaCPU_has_keyboard_input
    SLICE_X57Y56         LUT4 (Prop_lut4_I3_O)        0.124     8.829 r  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1/O
                         net (fo=3, routed)           0.164     8.993    button_panel_controller/clear_/L_edge/M_last_q_reg_0
    SLICE_X57Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.117 r  button_panel_controller/clear_/L_edge/out1_carry__0_i_9/O
                         net (fo=12, routed)          0.817     9.934    betaCPU/control_unit/M_num_correct_q_reg[0]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124    10.058 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.058    betaCPU/game_alu/out1_i_11__0_0[1]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.698 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.433    11.131    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.306    11.437 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14/O
                         net (fo=1, routed)           0.409    11.845    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_7/O
                         net (fo=17, routed)          0.539    12.509    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.633 r  betaCPU/game_alu/out1_i_40/O
                         net (fo=5, routed)           0.178    12.810    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.934 f  betaCPU/game_alu/out1_i_78/O
                         net (fo=1, routed)           0.351    13.286    betaCPU/r/out1_carry_i_15
    SLICE_X60Y51         LUT6 (Prop_lut6_I1_O)        0.124    13.410 r  betaCPU/r/out1_i_52/O
                         net (fo=2, routed)           0.420    13.830    betaCPU/control_unit/out1
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.954 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=2, routed)           0.421    14.375    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X58Y53         LUT5 (Prop_lut5_I1_O)        0.124    14.499 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    14.499    betaCPU/game_alu/out1_i_11[1]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.139 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=20, routed)          0.355    15.495    betaCPU/game_alu/O[3]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.306    15.801 f  betaCPU/game_alu/out1_i_49/O
                         net (fo=2, routed)           0.164    15.964    betaCPU/control_unit/out1_3
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.124    16.088 r  betaCPU/control_unit/out1_i_5/O
                         net (fo=3, routed)           0.166    16.254    betaCPU/control_unit/out1_i_5_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.378 r  betaCPU/control_unit/out1_carry_i_16/O
                         net (fo=1, routed)           0.420    16.798    betaCPU/control_unit/out1_carry_i_16_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.124    16.922 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.598    17.520    betaCPU/game_alu/out1_i_11[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    18.191 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=38, routed)          0.889    19.080    betaCPU/control_unit/O[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I0_O)        0.302    19.382 f  betaCPU/control_unit/out1_i_65/O
                         net (fo=2, routed)           0.572    19.953    betaCPU/game_alu/out1_i_42
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.077 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=8, routed)           0.680    20.758    betaCPU/game_alu/M_stage_q_reg[3]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.882 r  betaCPU/game_alu/out1_i_41/O
                         net (fo=3, routed)           1.270    22.152    betaCPU/game_alu/out1_i_69
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.276 r  betaCPU/game_alu/out1_i_25/O
                         net (fo=1, routed)           0.296    22.572    betaCPU/control_unit/out1_16
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.696 r  betaCPU/control_unit/out1_i_8__0/O
                         net (fo=4, routed)           0.344    23.040    betaCPU/control_unit/out1_i_8__0_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I3_O)        0.124    23.164 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.329    23.493    betaCPU/game_alu/out1_i_11__0[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.900 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=21, routed)          1.305    25.205    betaCPU/r/out1_i_3_0[1]
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.303    25.508 r  betaCPU/r/out1_i_53_comp_5/O
                         net (fo=1, routed)           0.803    26.311    betaCPU/control_unit/M_temp_coloured_letter_q_reg[1]_0_repN_alias
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.435 r  betaCPU/control_unit/out1_i_5__0_comp/O
                         net (fo=6, routed)           0.388    26.823    betaCPU/control_unit/io_led[1]_alias
    SLICE_X54Y51         FDRE                                         r  betaCPU/control_unit/out1_i_5__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.443    14.847    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  betaCPU/control_unit/out1_i_5__0_psdsp_1/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X54Y51         FDRE (Setup_fdre_C_D)       -0.031    15.039    betaCPU/control_unit/out1_i_5__0_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -26.823    
  -------------------------------------------------------------------
                         slack                                -11.785    

Slack (VIOLATED) :        -11.767ns  (required time - arrival time)
  Source:                 keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/out1_i_5__0_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.681ns  (logic 6.759ns (31.174%)  route 14.922ns (68.826%))
  Logic Levels:           30  (CARRY4=4 LUT2=3 LUT4=4 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.558     5.142    keyboard_controller/b_button/button_cond/CLK
    SLICE_X48Y55         FDRE                                         r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.821     6.419    keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]
    SLICE_X53Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  keyboard_controller/b_button/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.402     6.946    keyboard_controller/b_button/button_cond/M_last_q_i_4_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.070 f  keyboard_controller/b_button/button_cond/M_last_q_i_3/O
                         net (fo=2, routed)           0.351     7.421    keyboard_controller/b_button/button_cond/M_last_q_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.545 r  keyboard_controller/b_button/button_cond/M_guess_1_letter_1_q[2]_i_4_comp/O
                         net (fo=5, routed)           0.725     8.270    keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q_reg[5]_1
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.124     8.394 r  keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2/O
                         net (fo=3, routed)           0.311     8.705    button_panel_controller/clear_/L_edge/M_betaCPU_has_keyboard_input
    SLICE_X57Y56         LUT4 (Prop_lut4_I3_O)        0.124     8.829 r  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1/O
                         net (fo=3, routed)           0.164     8.993    button_panel_controller/clear_/L_edge/M_last_q_reg_0
    SLICE_X57Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.117 r  button_panel_controller/clear_/L_edge/out1_carry__0_i_9/O
                         net (fo=12, routed)          0.817     9.934    betaCPU/control_unit/M_num_correct_q_reg[0]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124    10.058 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.058    betaCPU/game_alu/out1_i_11__0_0[1]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.698 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.433    11.131    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.306    11.437 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14/O
                         net (fo=1, routed)           0.409    11.845    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_7/O
                         net (fo=17, routed)          0.539    12.509    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.633 r  betaCPU/game_alu/out1_i_40/O
                         net (fo=5, routed)           0.178    12.810    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.934 f  betaCPU/game_alu/out1_i_78/O
                         net (fo=1, routed)           0.351    13.286    betaCPU/r/out1_carry_i_15
    SLICE_X60Y51         LUT6 (Prop_lut6_I1_O)        0.124    13.410 r  betaCPU/r/out1_i_52/O
                         net (fo=2, routed)           0.420    13.830    betaCPU/control_unit/out1
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.954 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=2, routed)           0.421    14.375    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X58Y53         LUT5 (Prop_lut5_I1_O)        0.124    14.499 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    14.499    betaCPU/game_alu/out1_i_11[1]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.139 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=20, routed)          0.355    15.495    betaCPU/game_alu/O[3]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.306    15.801 f  betaCPU/game_alu/out1_i_49/O
                         net (fo=2, routed)           0.164    15.964    betaCPU/control_unit/out1_3
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.124    16.088 r  betaCPU/control_unit/out1_i_5/O
                         net (fo=3, routed)           0.166    16.254    betaCPU/control_unit/out1_i_5_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.378 r  betaCPU/control_unit/out1_carry_i_16/O
                         net (fo=1, routed)           0.420    16.798    betaCPU/control_unit/out1_carry_i_16_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.124    16.922 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.598    17.520    betaCPU/game_alu/out1_i_11[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    18.191 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=38, routed)          0.889    19.080    betaCPU/control_unit/O[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I0_O)        0.302    19.382 f  betaCPU/control_unit/out1_i_65/O
                         net (fo=2, routed)           0.572    19.953    betaCPU/game_alu/out1_i_42
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.077 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=8, routed)           0.680    20.758    betaCPU/game_alu/M_stage_q_reg[3]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.882 r  betaCPU/game_alu/out1_i_41/O
                         net (fo=3, routed)           1.270    22.152    betaCPU/game_alu/out1_i_69
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.276 r  betaCPU/game_alu/out1_i_25/O
                         net (fo=1, routed)           0.296    22.572    betaCPU/control_unit/out1_16
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.696 r  betaCPU/control_unit/out1_i_8__0/O
                         net (fo=4, routed)           0.344    23.040    betaCPU/control_unit/out1_i_8__0_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I3_O)        0.124    23.164 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.329    23.493    betaCPU/game_alu/out1_i_11__0[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.900 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=21, routed)          1.305    25.205    betaCPU/r/out1_i_3_0[1]
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.303    25.508 r  betaCPU/r/out1_i_53_comp_5/O
                         net (fo=1, routed)           0.803    26.311    betaCPU/control_unit/M_temp_coloured_letter_q_reg[1]_0_repN_alias
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.435 r  betaCPU/control_unit/out1_i_5__0_comp/O
                         net (fo=6, routed)           0.388    26.823    betaCPU/control_unit/io_led[1]_alias
    SLICE_X54Y50         FDRE                                         r  betaCPU/control_unit/out1_i_5__0_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.443    14.847    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  betaCPU/control_unit/out1_i_5__0_psdsp_3/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X54Y50         FDRE (Setup_fdre_C_D)       -0.013    15.057    betaCPU/control_unit/out1_i_5__0_psdsp_3
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -26.823    
  -------------------------------------------------------------------
                         slack                                -11.767    

Slack (VIOLATED) :        -11.671ns  (required time - arrival time)
  Source:                 keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.533ns  (logic 6.759ns (31.389%)  route 14.774ns (68.611%))
  Logic Levels:           30  (CARRY4=4 LUT2=3 LUT4=4 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.558     5.142    keyboard_controller/b_button/button_cond/CLK
    SLICE_X48Y55         FDRE                                         r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.821     6.419    keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]
    SLICE_X53Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  keyboard_controller/b_button/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.402     6.946    keyboard_controller/b_button/button_cond/M_last_q_i_4_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.070 f  keyboard_controller/b_button/button_cond/M_last_q_i_3/O
                         net (fo=2, routed)           0.351     7.421    keyboard_controller/b_button/button_cond/M_last_q_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.545 r  keyboard_controller/b_button/button_cond/M_guess_1_letter_1_q[2]_i_4_comp/O
                         net (fo=5, routed)           0.725     8.270    keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q_reg[5]_1
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.124     8.394 r  keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2/O
                         net (fo=3, routed)           0.311     8.705    button_panel_controller/clear_/L_edge/M_betaCPU_has_keyboard_input
    SLICE_X57Y56         LUT4 (Prop_lut4_I3_O)        0.124     8.829 r  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1/O
                         net (fo=3, routed)           0.164     8.993    button_panel_controller/clear_/L_edge/M_last_q_reg_0
    SLICE_X57Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.117 r  button_panel_controller/clear_/L_edge/out1_carry__0_i_9/O
                         net (fo=12, routed)          0.817     9.934    betaCPU/control_unit/M_num_correct_q_reg[0]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124    10.058 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.058    betaCPU/game_alu/out1_i_11__0_0[1]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.698 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.433    11.131    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.306    11.437 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14/O
                         net (fo=1, routed)           0.409    11.845    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_7/O
                         net (fo=17, routed)          0.539    12.509    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.633 r  betaCPU/game_alu/out1_i_40/O
                         net (fo=5, routed)           0.178    12.810    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.934 f  betaCPU/game_alu/out1_i_78/O
                         net (fo=1, routed)           0.351    13.286    betaCPU/r/out1_carry_i_15
    SLICE_X60Y51         LUT6 (Prop_lut6_I1_O)        0.124    13.410 r  betaCPU/r/out1_i_52/O
                         net (fo=2, routed)           0.420    13.830    betaCPU/control_unit/out1
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.954 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=2, routed)           0.421    14.375    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X58Y53         LUT5 (Prop_lut5_I1_O)        0.124    14.499 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    14.499    betaCPU/game_alu/out1_i_11[1]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.139 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=20, routed)          0.355    15.495    betaCPU/game_alu/O[3]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.306    15.801 f  betaCPU/game_alu/out1_i_49/O
                         net (fo=2, routed)           0.164    15.964    betaCPU/control_unit/out1_3
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.124    16.088 r  betaCPU/control_unit/out1_i_5/O
                         net (fo=3, routed)           0.166    16.254    betaCPU/control_unit/out1_i_5_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.378 r  betaCPU/control_unit/out1_carry_i_16/O
                         net (fo=1, routed)           0.420    16.798    betaCPU/control_unit/out1_carry_i_16_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.124    16.922 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.598    17.520    betaCPU/game_alu/out1_i_11[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    18.191 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=38, routed)          0.889    19.080    betaCPU/control_unit/O[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I0_O)        0.302    19.382 f  betaCPU/control_unit/out1_i_65/O
                         net (fo=2, routed)           0.572    19.953    betaCPU/game_alu/out1_i_42
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.077 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=8, routed)           0.680    20.758    betaCPU/game_alu/M_stage_q_reg[3]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.882 r  betaCPU/game_alu/out1_i_41/O
                         net (fo=3, routed)           1.270    22.152    betaCPU/game_alu/out1_i_69
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.276 r  betaCPU/game_alu/out1_i_25/O
                         net (fo=1, routed)           0.296    22.572    betaCPU/control_unit/out1_16
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.696 r  betaCPU/control_unit/out1_i_8__0/O
                         net (fo=4, routed)           0.344    23.040    betaCPU/control_unit/out1_i_8__0_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I3_O)        0.124    23.164 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.329    23.493    betaCPU/game_alu/out1_i_11__0[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.900 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=21, routed)          1.305    25.205    betaCPU/r/out1_i_3_0[1]
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.303    25.508 r  betaCPU/r/out1_i_53_comp_5/O
                         net (fo=1, routed)           0.803    26.311    betaCPU/control_unit/M_temp_coloured_letter_q_reg[1]_0_repN_alias
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.435 r  betaCPU/control_unit/out1_i_5__0_comp/O
                         net (fo=6, routed)           0.240    26.675    betaCPU/bottom_matrix_control/io_led[2]
    SLICE_X57Y51         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.444    14.848    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[1]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)       -0.067    15.004    betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -26.675    
  -------------------------------------------------------------------
                         slack                                -11.671    

Slack (VIOLATED) :        -11.561ns  (required time - arrival time)
  Source:                 keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.447ns  (logic 6.759ns (31.515%)  route 14.688ns (68.485%))
  Logic Levels:           30  (CARRY4=4 LUT2=3 LUT3=1 LUT4=4 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.558     5.142    keyboard_controller/b_button/button_cond/CLK
    SLICE_X48Y55         FDRE                                         r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.821     6.419    keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]
    SLICE_X53Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  keyboard_controller/b_button/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.402     6.946    keyboard_controller/b_button/button_cond/M_last_q_i_4_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.070 f  keyboard_controller/b_button/button_cond/M_last_q_i_3/O
                         net (fo=2, routed)           0.351     7.421    keyboard_controller/b_button/button_cond/M_last_q_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.545 r  keyboard_controller/b_button/button_cond/M_guess_1_letter_1_q[2]_i_4_comp/O
                         net (fo=5, routed)           0.725     8.270    keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q_reg[5]_1
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.124     8.394 r  keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2/O
                         net (fo=3, routed)           0.311     8.705    button_panel_controller/clear_/L_edge/M_betaCPU_has_keyboard_input
    SLICE_X57Y56         LUT4 (Prop_lut4_I3_O)        0.124     8.829 r  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1/O
                         net (fo=3, routed)           0.164     8.993    button_panel_controller/clear_/L_edge/M_last_q_reg_0
    SLICE_X57Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.117 r  button_panel_controller/clear_/L_edge/out1_carry__0_i_9/O
                         net (fo=12, routed)          0.817     9.934    betaCPU/control_unit/M_num_correct_q_reg[0]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124    10.058 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.058    betaCPU/game_alu/out1_i_11__0_0[1]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.698 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.433    11.131    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.306    11.437 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14/O
                         net (fo=1, routed)           0.409    11.845    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_7/O
                         net (fo=17, routed)          0.539    12.509    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.633 r  betaCPU/game_alu/out1_i_40/O
                         net (fo=5, routed)           0.178    12.810    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.934 f  betaCPU/game_alu/out1_i_78/O
                         net (fo=1, routed)           0.351    13.286    betaCPU/r/out1_carry_i_15
    SLICE_X60Y51         LUT6 (Prop_lut6_I1_O)        0.124    13.410 r  betaCPU/r/out1_i_52/O
                         net (fo=2, routed)           0.420    13.830    betaCPU/control_unit/out1
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.954 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=2, routed)           0.421    14.375    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X58Y53         LUT5 (Prop_lut5_I1_O)        0.124    14.499 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    14.499    betaCPU/game_alu/out1_i_11[1]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.139 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=20, routed)          0.355    15.495    betaCPU/game_alu/O[3]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.306    15.801 f  betaCPU/game_alu/out1_i_49/O
                         net (fo=2, routed)           0.164    15.964    betaCPU/control_unit/out1_3
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.124    16.088 r  betaCPU/control_unit/out1_i_5/O
                         net (fo=3, routed)           0.166    16.254    betaCPU/control_unit/out1_i_5_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.378 r  betaCPU/control_unit/out1_carry_i_16/O
                         net (fo=1, routed)           0.420    16.798    betaCPU/control_unit/out1_carry_i_16_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.124    16.922 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.598    17.520    betaCPU/game_alu/out1_i_11[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    18.191 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=38, routed)          0.889    19.080    betaCPU/control_unit/O[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I0_O)        0.302    19.382 f  betaCPU/control_unit/out1_i_65/O
                         net (fo=2, routed)           0.572    19.953    betaCPU/game_alu/out1_i_42
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.077 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=8, routed)           0.680    20.758    betaCPU/game_alu/M_stage_q_reg[3]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.882 r  betaCPU/game_alu/out1_i_41/O
                         net (fo=3, routed)           1.270    22.152    betaCPU/game_alu/out1_i_69
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.276 r  betaCPU/game_alu/out1_i_25/O
                         net (fo=1, routed)           0.296    22.572    betaCPU/control_unit/out1_16
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.696 r  betaCPU/control_unit/out1_i_8__0/O
                         net (fo=4, routed)           0.344    23.040    betaCPU/control_unit/out1_i_8__0_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I3_O)        0.124    23.164 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.329    23.493    betaCPU/game_alu/out1_i_11__0[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.900 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=21, routed)          0.674    24.574    betaCPU/control_unit/out1_6[1]
    SLICE_X59Y53         LUT3 (Prop_lut3_I1_O)        0.303    24.877 r  betaCPU/control_unit/out1_i_9__0/O
                         net (fo=5, routed)           1.206    26.084    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.208 r  betaCPU/control_unit/out1_i_4__0_comp/O
                         net (fo=6, routed)           0.381    26.589    betaCPU/bottom_matrix_control/io_led[3]
    SLICE_X57Y52         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.444    14.848    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X57Y52         FDRE (Setup_fdre_C_D)       -0.043    15.028    betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -26.589    
  -------------------------------------------------------------------
                         slack                                -11.561    

Slack (VIOLATED) :        -11.550ns  (required time - arrival time)
  Source:                 keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/out1_i_4__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.430ns  (logic 6.759ns (31.540%)  route 14.671ns (68.460%))
  Logic Levels:           30  (CARRY4=4 LUT2=3 LUT3=1 LUT4=4 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.558     5.142    keyboard_controller/b_button/button_cond/CLK
    SLICE_X48Y55         FDRE                                         r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.821     6.419    keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]
    SLICE_X53Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  keyboard_controller/b_button/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.402     6.946    keyboard_controller/b_button/button_cond/M_last_q_i_4_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.070 f  keyboard_controller/b_button/button_cond/M_last_q_i_3/O
                         net (fo=2, routed)           0.351     7.421    keyboard_controller/b_button/button_cond/M_last_q_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.545 r  keyboard_controller/b_button/button_cond/M_guess_1_letter_1_q[2]_i_4_comp/O
                         net (fo=5, routed)           0.725     8.270    keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q_reg[5]_1
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.124     8.394 r  keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2/O
                         net (fo=3, routed)           0.311     8.705    button_panel_controller/clear_/L_edge/M_betaCPU_has_keyboard_input
    SLICE_X57Y56         LUT4 (Prop_lut4_I3_O)        0.124     8.829 r  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1/O
                         net (fo=3, routed)           0.164     8.993    button_panel_controller/clear_/L_edge/M_last_q_reg_0
    SLICE_X57Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.117 r  button_panel_controller/clear_/L_edge/out1_carry__0_i_9/O
                         net (fo=12, routed)          0.817     9.934    betaCPU/control_unit/M_num_correct_q_reg[0]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124    10.058 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.058    betaCPU/game_alu/out1_i_11__0_0[1]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.698 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.433    11.131    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.306    11.437 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14/O
                         net (fo=1, routed)           0.409    11.845    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_7/O
                         net (fo=17, routed)          0.539    12.509    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.633 r  betaCPU/game_alu/out1_i_40/O
                         net (fo=5, routed)           0.178    12.810    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.934 f  betaCPU/game_alu/out1_i_78/O
                         net (fo=1, routed)           0.351    13.286    betaCPU/r/out1_carry_i_15
    SLICE_X60Y51         LUT6 (Prop_lut6_I1_O)        0.124    13.410 r  betaCPU/r/out1_i_52/O
                         net (fo=2, routed)           0.420    13.830    betaCPU/control_unit/out1
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.954 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=2, routed)           0.421    14.375    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X58Y53         LUT5 (Prop_lut5_I1_O)        0.124    14.499 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    14.499    betaCPU/game_alu/out1_i_11[1]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.139 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=20, routed)          0.355    15.495    betaCPU/game_alu/O[3]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.306    15.801 f  betaCPU/game_alu/out1_i_49/O
                         net (fo=2, routed)           0.164    15.964    betaCPU/control_unit/out1_3
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.124    16.088 r  betaCPU/control_unit/out1_i_5/O
                         net (fo=3, routed)           0.166    16.254    betaCPU/control_unit/out1_i_5_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.378 r  betaCPU/control_unit/out1_carry_i_16/O
                         net (fo=1, routed)           0.420    16.798    betaCPU/control_unit/out1_carry_i_16_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.124    16.922 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.598    17.520    betaCPU/game_alu/out1_i_11[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    18.191 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=38, routed)          0.889    19.080    betaCPU/control_unit/O[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I0_O)        0.302    19.382 f  betaCPU/control_unit/out1_i_65/O
                         net (fo=2, routed)           0.572    19.953    betaCPU/game_alu/out1_i_42
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.077 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=8, routed)           0.680    20.758    betaCPU/game_alu/M_stage_q_reg[3]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.882 r  betaCPU/game_alu/out1_i_41/O
                         net (fo=3, routed)           1.270    22.152    betaCPU/game_alu/out1_i_69
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.276 r  betaCPU/game_alu/out1_i_25/O
                         net (fo=1, routed)           0.296    22.572    betaCPU/control_unit/out1_16
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.696 r  betaCPU/control_unit/out1_i_8__0/O
                         net (fo=4, routed)           0.344    23.040    betaCPU/control_unit/out1_i_8__0_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I3_O)        0.124    23.164 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.329    23.493    betaCPU/game_alu/out1_i_11__0[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.900 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=21, routed)          0.674    24.574    betaCPU/control_unit/out1_6[1]
    SLICE_X59Y53         LUT3 (Prop_lut3_I1_O)        0.303    24.877 r  betaCPU/control_unit/out1_i_9__0/O
                         net (fo=5, routed)           1.206    26.084    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.208 r  betaCPU/control_unit/out1_i_4__0_comp/O
                         net (fo=6, routed)           0.364    26.572    betaCPU/control_unit/io_led[2]_alias
    SLICE_X55Y53         FDRE                                         r  betaCPU/control_unit/out1_i_4__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.442    14.846    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X55Y53         FDRE                                         r  betaCPU/control_unit/out1_i_4__0_psdsp/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y53         FDRE (Setup_fdre_C_D)       -0.047    15.022    betaCPU/control_unit/out1_i_4__0_psdsp
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -26.572    
  -------------------------------------------------------------------
                         slack                                -11.550    

Slack (VIOLATED) :        -11.547ns  (required time - arrival time)
  Source:                 keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.436ns  (logic 6.759ns (31.531%)  route 14.677ns (68.469%))
  Logic Levels:           30  (CARRY4=4 LUT2=3 LUT3=1 LUT4=4 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.558     5.142    keyboard_controller/b_button/button_cond/CLK
    SLICE_X48Y55         FDRE                                         r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.821     6.419    keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]
    SLICE_X53Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  keyboard_controller/b_button/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.402     6.946    keyboard_controller/b_button/button_cond/M_last_q_i_4_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.070 f  keyboard_controller/b_button/button_cond/M_last_q_i_3/O
                         net (fo=2, routed)           0.351     7.421    keyboard_controller/b_button/button_cond/M_last_q_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.545 r  keyboard_controller/b_button/button_cond/M_guess_1_letter_1_q[2]_i_4_comp/O
                         net (fo=5, routed)           0.725     8.270    keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q_reg[5]_1
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.124     8.394 r  keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2/O
                         net (fo=3, routed)           0.311     8.705    button_panel_controller/clear_/L_edge/M_betaCPU_has_keyboard_input
    SLICE_X57Y56         LUT4 (Prop_lut4_I3_O)        0.124     8.829 r  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1/O
                         net (fo=3, routed)           0.164     8.993    button_panel_controller/clear_/L_edge/M_last_q_reg_0
    SLICE_X57Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.117 r  button_panel_controller/clear_/L_edge/out1_carry__0_i_9/O
                         net (fo=12, routed)          0.817     9.934    betaCPU/control_unit/M_num_correct_q_reg[0]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124    10.058 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.058    betaCPU/game_alu/out1_i_11__0_0[1]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.698 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.433    11.131    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.306    11.437 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14/O
                         net (fo=1, routed)           0.409    11.845    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_7/O
                         net (fo=17, routed)          0.539    12.509    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.633 r  betaCPU/game_alu/out1_i_40/O
                         net (fo=5, routed)           0.178    12.810    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.934 f  betaCPU/game_alu/out1_i_78/O
                         net (fo=1, routed)           0.351    13.286    betaCPU/r/out1_carry_i_15
    SLICE_X60Y51         LUT6 (Prop_lut6_I1_O)        0.124    13.410 r  betaCPU/r/out1_i_52/O
                         net (fo=2, routed)           0.420    13.830    betaCPU/control_unit/out1
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.954 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=2, routed)           0.421    14.375    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X58Y53         LUT5 (Prop_lut5_I1_O)        0.124    14.499 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    14.499    betaCPU/game_alu/out1_i_11[1]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.139 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=20, routed)          0.355    15.495    betaCPU/game_alu/O[3]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.306    15.801 f  betaCPU/game_alu/out1_i_49/O
                         net (fo=2, routed)           0.164    15.964    betaCPU/control_unit/out1_3
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.124    16.088 r  betaCPU/control_unit/out1_i_5/O
                         net (fo=3, routed)           0.166    16.254    betaCPU/control_unit/out1_i_5_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.378 r  betaCPU/control_unit/out1_carry_i_16/O
                         net (fo=1, routed)           0.420    16.798    betaCPU/control_unit/out1_carry_i_16_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.124    16.922 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.598    17.520    betaCPU/game_alu/out1_i_11[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    18.191 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=38, routed)          0.889    19.080    betaCPU/control_unit/O[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I0_O)        0.302    19.382 f  betaCPU/control_unit/out1_i_65/O
                         net (fo=2, routed)           0.572    19.953    betaCPU/game_alu/out1_i_42
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.077 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=8, routed)           0.680    20.758    betaCPU/game_alu/M_stage_q_reg[3]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.882 r  betaCPU/game_alu/out1_i_41/O
                         net (fo=3, routed)           1.270    22.152    betaCPU/game_alu/out1_i_69
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.276 r  betaCPU/game_alu/out1_i_25/O
                         net (fo=1, routed)           0.296    22.572    betaCPU/control_unit/out1_16
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.696 r  betaCPU/control_unit/out1_i_8__0/O
                         net (fo=4, routed)           0.344    23.040    betaCPU/control_unit/out1_i_8__0_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I3_O)        0.124    23.164 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.329    23.493    betaCPU/game_alu/out1_i_11__0[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.900 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=21, routed)          0.674    24.574    betaCPU/control_unit/out1_6[1]
    SLICE_X59Y53         LUT3 (Prop_lut3_I1_O)        0.303    24.877 r  betaCPU/control_unit/out1_i_9__0/O
                         net (fo=5, routed)           1.206    26.084    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.208 r  betaCPU/control_unit/out1_i_4__0_comp/O
                         net (fo=6, routed)           0.370    26.578    betaCPU/bottom_matrix_control/io_led[3]
    SLICE_X57Y51         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.444    14.848    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[2]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)       -0.040    15.031    betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -26.578    
  -------------------------------------------------------------------
                         slack                                -11.547    

Slack (VIOLATED) :        -11.531ns  (required time - arrival time)
  Source:                 keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/out1_i_4__0_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.447ns  (logic 6.759ns (31.515%)  route 14.688ns (68.485%))
  Logic Levels:           30  (CARRY4=4 LUT2=3 LUT3=1 LUT4=4 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.558     5.142    keyboard_controller/b_button/button_cond/CLK
    SLICE_X48Y55         FDRE                                         r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.821     6.419    keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]
    SLICE_X53Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  keyboard_controller/b_button/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.402     6.946    keyboard_controller/b_button/button_cond/M_last_q_i_4_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.070 f  keyboard_controller/b_button/button_cond/M_last_q_i_3/O
                         net (fo=2, routed)           0.351     7.421    keyboard_controller/b_button/button_cond/M_last_q_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.545 r  keyboard_controller/b_button/button_cond/M_guess_1_letter_1_q[2]_i_4_comp/O
                         net (fo=5, routed)           0.725     8.270    keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q_reg[5]_1
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.124     8.394 r  keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2/O
                         net (fo=3, routed)           0.311     8.705    button_panel_controller/clear_/L_edge/M_betaCPU_has_keyboard_input
    SLICE_X57Y56         LUT4 (Prop_lut4_I3_O)        0.124     8.829 r  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1/O
                         net (fo=3, routed)           0.164     8.993    button_panel_controller/clear_/L_edge/M_last_q_reg_0
    SLICE_X57Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.117 r  button_panel_controller/clear_/L_edge/out1_carry__0_i_9/O
                         net (fo=12, routed)          0.817     9.934    betaCPU/control_unit/M_num_correct_q_reg[0]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124    10.058 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.058    betaCPU/game_alu/out1_i_11__0_0[1]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.698 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.433    11.131    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.306    11.437 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14/O
                         net (fo=1, routed)           0.409    11.845    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_7/O
                         net (fo=17, routed)          0.539    12.509    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.633 r  betaCPU/game_alu/out1_i_40/O
                         net (fo=5, routed)           0.178    12.810    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.934 f  betaCPU/game_alu/out1_i_78/O
                         net (fo=1, routed)           0.351    13.286    betaCPU/r/out1_carry_i_15
    SLICE_X60Y51         LUT6 (Prop_lut6_I1_O)        0.124    13.410 r  betaCPU/r/out1_i_52/O
                         net (fo=2, routed)           0.420    13.830    betaCPU/control_unit/out1
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.954 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=2, routed)           0.421    14.375    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X58Y53         LUT5 (Prop_lut5_I1_O)        0.124    14.499 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    14.499    betaCPU/game_alu/out1_i_11[1]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.139 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=20, routed)          0.355    15.495    betaCPU/game_alu/O[3]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.306    15.801 f  betaCPU/game_alu/out1_i_49/O
                         net (fo=2, routed)           0.164    15.964    betaCPU/control_unit/out1_3
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.124    16.088 r  betaCPU/control_unit/out1_i_5/O
                         net (fo=3, routed)           0.166    16.254    betaCPU/control_unit/out1_i_5_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.378 r  betaCPU/control_unit/out1_carry_i_16/O
                         net (fo=1, routed)           0.420    16.798    betaCPU/control_unit/out1_carry_i_16_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.124    16.922 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.598    17.520    betaCPU/game_alu/out1_i_11[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    18.191 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=38, routed)          0.889    19.080    betaCPU/control_unit/O[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I0_O)        0.302    19.382 f  betaCPU/control_unit/out1_i_65/O
                         net (fo=2, routed)           0.572    19.953    betaCPU/game_alu/out1_i_42
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.077 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=8, routed)           0.680    20.758    betaCPU/game_alu/M_stage_q_reg[3]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.882 r  betaCPU/game_alu/out1_i_41/O
                         net (fo=3, routed)           1.270    22.152    betaCPU/game_alu/out1_i_69
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.276 r  betaCPU/game_alu/out1_i_25/O
                         net (fo=1, routed)           0.296    22.572    betaCPU/control_unit/out1_16
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.696 r  betaCPU/control_unit/out1_i_8__0/O
                         net (fo=4, routed)           0.344    23.040    betaCPU/control_unit/out1_i_8__0_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I3_O)        0.124    23.164 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.329    23.493    betaCPU/game_alu/out1_i_11__0[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.900 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=21, routed)          0.674    24.574    betaCPU/control_unit/out1_6[1]
    SLICE_X59Y53         LUT3 (Prop_lut3_I1_O)        0.303    24.877 r  betaCPU/control_unit/out1_i_9__0/O
                         net (fo=5, routed)           1.206    26.084    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.208 r  betaCPU/control_unit/out1_i_4__0_comp/O
                         net (fo=6, routed)           0.381    26.589    betaCPU/control_unit/io_led[2]_alias
    SLICE_X56Y52         FDRE                                         r  betaCPU/control_unit/out1_i_4__0_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.444    14.848    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  betaCPU/control_unit/out1_i_4__0_psdsp_2/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)       -0.013    15.058    betaCPU/control_unit/out1_i_4__0_psdsp_2
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -26.589    
  -------------------------------------------------------------------
                         slack                                -11.531    

Slack (VIOLATED) :        -11.409ns  (required time - arrival time)
  Source:                 keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/out1_i_4__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.291ns  (logic 6.759ns (31.746%)  route 14.532ns (68.254%))
  Logic Levels:           30  (CARRY4=4 LUT2=3 LUT3=1 LUT4=4 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.558     5.142    keyboard_controller/b_button/button_cond/CLK
    SLICE_X48Y55         FDRE                                         r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.821     6.419    keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]
    SLICE_X53Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  keyboard_controller/b_button/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.402     6.946    keyboard_controller/b_button/button_cond/M_last_q_i_4_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.070 f  keyboard_controller/b_button/button_cond/M_last_q_i_3/O
                         net (fo=2, routed)           0.351     7.421    keyboard_controller/b_button/button_cond/M_last_q_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.545 r  keyboard_controller/b_button/button_cond/M_guess_1_letter_1_q[2]_i_4_comp/O
                         net (fo=5, routed)           0.725     8.270    keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q_reg[5]_1
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.124     8.394 r  keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2/O
                         net (fo=3, routed)           0.311     8.705    button_panel_controller/clear_/L_edge/M_betaCPU_has_keyboard_input
    SLICE_X57Y56         LUT4 (Prop_lut4_I3_O)        0.124     8.829 r  button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1/O
                         net (fo=3, routed)           0.164     8.993    button_panel_controller/clear_/L_edge/M_last_q_reg_0
    SLICE_X57Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.117 r  button_panel_controller/clear_/L_edge/out1_carry__0_i_9/O
                         net (fo=12, routed)          0.817     9.934    betaCPU/control_unit/M_num_correct_q_reg[0]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124    10.058 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.058    betaCPU/game_alu/out1_i_11__0_0[1]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.698 f  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.433    11.131    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.306    11.437 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14/O
                         net (fo=1, routed)           0.409    11.845    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_7/O
                         net (fo=17, routed)          0.539    12.509    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.633 r  betaCPU/game_alu/out1_i_40/O
                         net (fo=5, routed)           0.178    12.810    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.934 f  betaCPU/game_alu/out1_i_78/O
                         net (fo=1, routed)           0.351    13.286    betaCPU/r/out1_carry_i_15
    SLICE_X60Y51         LUT6 (Prop_lut6_I1_O)        0.124    13.410 r  betaCPU/r/out1_i_52/O
                         net (fo=2, routed)           0.420    13.830    betaCPU/control_unit/out1
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.954 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=2, routed)           0.421    14.375    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X58Y53         LUT5 (Prop_lut5_I1_O)        0.124    14.499 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    14.499    betaCPU/game_alu/out1_i_11[1]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.139 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=20, routed)          0.355    15.495    betaCPU/game_alu/O[3]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.306    15.801 f  betaCPU/game_alu/out1_i_49/O
                         net (fo=2, routed)           0.164    15.964    betaCPU/control_unit/out1_3
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.124    16.088 r  betaCPU/control_unit/out1_i_5/O
                         net (fo=3, routed)           0.166    16.254    betaCPU/control_unit/out1_i_5_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.378 r  betaCPU/control_unit/out1_carry_i_16/O
                         net (fo=1, routed)           0.420    16.798    betaCPU/control_unit/out1_carry_i_16_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.124    16.922 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.598    17.520    betaCPU/game_alu/out1_i_11[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    18.191 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=38, routed)          0.889    19.080    betaCPU/control_unit/O[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I0_O)        0.302    19.382 f  betaCPU/control_unit/out1_i_65/O
                         net (fo=2, routed)           0.572    19.953    betaCPU/game_alu/out1_i_42
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.124    20.077 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=8, routed)           0.680    20.758    betaCPU/game_alu/M_stage_q_reg[3]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.882 r  betaCPU/game_alu/out1_i_41/O
                         net (fo=3, routed)           1.270    22.152    betaCPU/game_alu/out1_i_69
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.276 r  betaCPU/game_alu/out1_i_25/O
                         net (fo=1, routed)           0.296    22.572    betaCPU/control_unit/out1_16
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.696 r  betaCPU/control_unit/out1_i_8__0/O
                         net (fo=4, routed)           0.344    23.040    betaCPU/control_unit/out1_i_8__0_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I3_O)        0.124    23.164 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.329    23.493    betaCPU/game_alu/out1_i_11__0[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.900 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=21, routed)          0.674    24.574    betaCPU/control_unit/out1_6[1]
    SLICE_X59Y53         LUT3 (Prop_lut3_I1_O)        0.303    24.877 r  betaCPU/control_unit/out1_i_9__0/O
                         net (fo=5, routed)           1.206    26.084    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124    26.208 r  betaCPU/control_unit/out1_i_4__0_comp/O
                         net (fo=6, routed)           0.226    26.433    betaCPU/control_unit/io_led[2]_alias
    SLICE_X54Y52         FDRE                                         r  betaCPU/control_unit/out1_i_4__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.443    14.847    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  betaCPU/control_unit/out1_i_4__0_psdsp_1/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)       -0.045    15.025    betaCPU/control_unit/out1_i_4__0_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -26.433    
  -------------------------------------------------------------------
                         slack                                -11.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.190ns (60.875%)  route 0.122ns (39.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.561     1.505    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X32Y94         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.122     1.768    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[3]
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.049     1.817 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[4]_i_2__2/O
                         net (fo=1, routed)           0.000     1.817    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[4]_i_2__2_n_0
    SLICE_X33Y94         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.829     2.019    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.107     1.625    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.188ns (53.652%)  route 0.162ns (46.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.548     1.492    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.162     1.795    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[3]
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.047     1.842 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.842    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[4]_i_2__1_n_0
    SLICE_X34Y76         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.813     2.003    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X34Y76         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.131     1.636    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.588     1.532    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.132     1.805    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[0]
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.850    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]_i_1_n_0
    SLICE_X63Y66         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.856     2.046    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.092     1.624    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.157%)  route 0.139ns (42.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.550     1.494    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.139     1.774    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[4]
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.819    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[4]_i_1__1_n_0
    SLICE_X35Y71         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.817     2.006    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.092     1.586    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.157%)  route 0.139ns (42.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.592     1.536    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y95         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.139     1.816    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[4]
    SLICE_X61Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.861    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[4]_i_1__0_n_0
    SLICE_X61Y95         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.861     2.051    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y95         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X61Y95         FDRE (Hold_fdre_C_D)         0.092     1.628    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 betaCPU/r/M_num_correct_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_num_correct_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.592     1.536    betaCPU/r/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  betaCPU/r/M_num_correct_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  betaCPU/r/M_num_correct_q_reg[2]/Q
                         net (fo=2, routed)           0.151     1.851    betaCPU/r/M_num_correct_q_reg[2]_0[1]
    SLICE_X60Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.896 r  betaCPU/r/M_num_correct_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.896    betaCPU/r/M_num_correct_q[2]_i_1_n_0
    SLICE_X60Y55         FDRE                                         r  betaCPU/r/M_num_correct_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.861     2.051    betaCPU/r/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  betaCPU/r/M_num_correct_q_reg[2]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.121     1.657    betaCPU/r/M_num_correct_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.564     1.508    reset_cond/CLK
    SLICE_X55Y55         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.819    reset_cond/M_stage_d[2]
    SLICE_X55Y55         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.834     2.024    reset_cond/CLK
    SLICE_X55Y55         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X55Y55         FDSE (Hold_fdse_C_D)         0.070     1.578    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.559     1.503    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X33Y88         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[5]/Q
                         net (fo=5, routed)           0.167     1.811    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[5]
    SLICE_X33Y88         LUT4 (Prop_lut4_I1_O)        0.042     1.853 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[6]_i_1__2/O
                         net (fo=1, routed)           0.000     1.853    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[6]_i_1__2_n_0
    SLICE_X33Y88         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.827     2.017    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X33Y88         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.107     1.610    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 keyboard_controller/r_button/button_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/r_button/button_cond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.287ns (72.374%)  route 0.110ns (27.626%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.563     1.507    keyboard_controller/r_button/button_cond/CLK
    SLICE_X51Y59         FDRE                                         r  keyboard_controller/r_button/button_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  keyboard_controller/r_button/button_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.110     1.757    keyboard_controller/r_button/button_cond/M_ctr_q_reg[14]
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.903 r  keyboard_controller/r_button/button_cond/M_ctr_q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.903    keyboard_controller/r_button/button_cond/M_ctr_q_reg[12]_i_1__2_n_4
    SLICE_X52Y58         FDRE                                         r  keyboard_controller/r_button/button_cond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.833     2.023    keyboard_controller/r_button/button_cond/CLK
    SLICE_X52Y58         FDRE                                         r  keyboard_controller/r_button/button_cond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y58         FDRE (Hold_fdre_C_D)         0.134     1.657    keyboard_controller/r_button/button_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 keyboard_controller/a_button/button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/a_button/button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.562     1.506    keyboard_controller/a_button/button_cond/sync/CLK
    SLICE_X44Y56         FDRE                                         r  keyboard_controller/a_button/button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  keyboard_controller/a_button/button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.182     1.829    keyboard_controller/a_button/button_cond/sync/M_pipe_d__1[1]
    SLICE_X44Y56         FDRE                                         r  keyboard_controller/a_button/button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.831     2.021    keyboard_controller/a_button/button_cond/sync/CLK
    SLICE_X44Y56         FDRE                                         r  keyboard_controller/a_button/button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X44Y56         FDRE (Hold_fdre_C_D)         0.072     1.578    keyboard_controller/a_button/button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y54   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y52   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y57   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y54   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y53   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y51   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y51   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y58   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y94   betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y94   betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y94   betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y94   betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y94   betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y76   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y76   betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[1]/C



