
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Mon Sep 14 23:39:37 2020
# Target Board:  digilent atlys Rev C
# Family:    spartan6
# Device:    xc6slx45
# Package:   csg324
# Speed Grade:  -3
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT zio = zio, DIR = IO
 PORT rzq = rzq, DIR = IO
 PORT mcbx_dram_we_n = mcbx_dram_we_n, DIR = O
 PORT mcbx_dram_udqs_n = mcbx_dram_udqs_n, DIR = IO
 PORT mcbx_dram_udqs = mcbx_dram_udqs, DIR = IO
 PORT mcbx_dram_udm = mcbx_dram_udm, DIR = O
 PORT mcbx_dram_ras_n = mcbx_dram_ras_n, DIR = O
 PORT mcbx_dram_odt = mcbx_dram_odt, DIR = O
 PORT mcbx_dram_ldm = mcbx_dram_ldm, DIR = O
 PORT mcbx_dram_dqs_n = mcbx_dram_dqs_n, DIR = IO
 PORT mcbx_dram_dqs = mcbx_dram_dqs, DIR = IO
 PORT mcbx_dram_dq = mcbx_dram_dq, DIR = IO, VEC = [15:0]
 PORT mcbx_dram_clk_n = mcbx_dram_clk_n, DIR = O, SIGIS = CLK
 PORT mcbx_dram_clk = mcbx_dram_clk, DIR = O, SIGIS = CLK
 PORT mcbx_dram_cke = mcbx_dram_cke, DIR = O
 PORT mcbx_dram_cas_n = mcbx_dram_cas_n, DIR = O
 PORT mcbx_dram_ba = mcbx_dram_ba, DIR = O, VEC = [2:0]
 PORT mcbx_dram_addr = mcbx_dram_addr, DIR = O, VEC = [12:0]
 PORT RS232_Uart_1_sout = RS232_Uart_1_sout, DIR = O
 PORT RS232_Uart_1_sin = RS232_Uart_1_sin, DIR = I
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT QSPI_FLASH_SS = QSPI_FLASH_SS, DIR = IO
 PORT QSPI_FLASH_SCLK = QSPI_FLASH_SCLK, DIR = IO
 PORT QSPI_FLASH_IO1 = QSPI_FLASH_IO1, DIR = IO
 PORT QSPI_FLASH_IO0 = QSPI_FLASH_IO0, DIR = IO
 PORT Push_Buttons_5Bits_TRI_I = Push_Buttons_5Bits_TRI_I, DIR = I, VEC = [0:4]
 PORT LEDs_8Bits_TRI_O = LEDs_8Bits_TRI_O, DIR = O, VEC = [7:0]
 PORT GCLK = GCLK, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT DIP_Switches_8Bits_TRI_I = DIP_Switches_8Bits_TRI_I, DIR = I, VEC = [7:0]
 PORT Digilent_Usb_Epp_IFCLK_pin = Digilent_Usb_Epp_IFCLK, DIR = I, SIGIS = CLK
 PORT Digilent_Usb_Epp_STMEN_pin = Digilent_Usb_Epp_STMEN, DIR = I
 PORT Digilent_Usb_Epp_FLAGA_pin = Digilent_Usb_Epp_FLAGA, DIR = I
 PORT Digilent_Usb_Epp_FLAGB_pin = Digilent_Usb_Epp_FLAGB, DIR = I
 PORT Digilent_Usb_Epp_FLAGC_pin = Digilent_Usb_Epp_FLAGC, DIR = I
 PORT Digilent_Usb_Epp_SLRD_pin = Digilent_Usb_Epp_SLRD, DIR = O
 PORT Digilent_Usb_Epp_SLWR_pin = Digilent_Usb_Epp_SLWR, DIR = O
 PORT Digilent_Usb_Epp_SLOE_pin = Digilent_Usb_Epp_SLOE, DIR = O
 PORT Digilent_Usb_Epp_FIFOADR_pin = Digilent_Usb_Epp_FIFOADR, DIR = O, VEC = [1:0]
 PORT Digilent_Usb_Epp_PKTEND_pin = Digilent_Usb_Epp_PKTEND, DIR = O
 PORT Digilent_Usb_Epp_EPPRST_pin = Digilent_Usb_Epp_EPPRST, DIR = I
 PORT Digilent_Usb_Epp_DB = Digilent_Usb_Epp_DB, DIR = IO, VEC = [7:0]
 PORT axi_hdmi_0_TMDS_RX_CLK_P_pin = axi_hdmi_0_TMDS_RX_CLK_P, DIR = I
 PORT axi_hdmi_0_TMDS_RX_CLK_N_pin = axi_hdmi_0_TMDS_RX_CLK_N, DIR = I
 PORT axi_hdmi_0_TMDS_RX_2_P_pin = axi_hdmi_0_TMDS_RX_2_P, DIR = I
 PORT axi_hdmi_0_TMDS_RX_2_N_pin = axi_hdmi_0_TMDS_RX_2_N, DIR = I
 PORT axi_hdmi_0_TMDS_RX_1_P_pin = axi_hdmi_0_TMDS_RX_1_P, DIR = I
 PORT axi_hdmi_0_TMDS_RX_1_N_pin = axi_hdmi_0_TMDS_RX_1_N, DIR = I
 PORT axi_hdmi_0_TMDS_RX_0_P_pin = axi_hdmi_0_TMDS_RX_0_P, DIR = I
 PORT axi_hdmi_0_TMDS_RX_0_N_pin = axi_hdmi_0_TMDS_RX_0_N, DIR = I
 PORT axi_hdmi_0_TMDS_RX_SCL_pin = axi_hdmi_0_TMDS_RX_SCL, DIR = I
 PORT axi_hdmi_0_TMDS_RX_SDA_pin = axi_hdmi_0_TMDS_RX_SDA, DIR = IO
 PORT axi_hdmi_0_TMDS_TX_CLK_P_pin = axi_hdmi_0_TMDS_TX_CLK_P, DIR = O
 PORT axi_hdmi_0_TMDS_TX_CLK_N_pin = axi_hdmi_0_TMDS_TX_CLK_N, DIR = O
 PORT axi_hdmi_0_TMDS_TX_2_P_pin = axi_hdmi_0_TMDS_TX_2_P, DIR = O
 PORT axi_hdmi_0_TMDS_TX_2_N_pin = axi_hdmi_0_TMDS_TX_2_N, DIR = O
 PORT axi_hdmi_0_TMDS_TX_1_P_pin = axi_hdmi_0_TMDS_TX_1_P, DIR = O
 PORT axi_hdmi_0_TMDS_TX_1_N_pin = axi_hdmi_0_TMDS_TX_1_N, DIR = O
 PORT axi_hdmi_0_TMDS_TX_0_P_pin = axi_hdmi_0_TMDS_TX_0_P, DIR = O
 PORT axi_hdmi_0_TMDS_TX_0_N_pin = axi_hdmi_0_TMDS_TX_0_N, DIR = O


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzPLL0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN axi_intc
 PARAMETER INSTANCE = microblaze_0_intc
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT INTR = DIP_Switches_8Bits_IP2INTC_Irpt & Push_Buttons_5Bits_IP2INTC_Irpt & QSPI_FLASH_IP2INTC_Irpt & axi_cdma_0_cdma_introut & axi_vdma_0_mm2s_introut & axi_vdma_0_s2mm_introut
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xc0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xc7ffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 16384
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xc0000000
 PARAMETER C_DCACHE_HIGHADDR = 0xc7ffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 16384
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzPLL0
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 600000000
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 600000000
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 100000000
 PARAMETER C_CLKOUT2_GROUP = PLL0
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT2 = clk_100_0000MHzPLL0
 PORT RST = RESET
 PORT CLKOUT0 = clk_600_0000MHzPLL0_nobuf
 PORT CLKOUT1 = clk_600_0000MHz180PLL0_nobuf
 PORT CLKIN = GCLK
END

BEGIN axi_vdma
 PARAMETER INSTANCE = axi_vdma_0
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_PRMRY_IS_ACLK_ASYNC = 1
 PARAMETER C_MM2S_LINEBUFFER_DEPTH = 1024
 PARAMETER C_MM2S_LINEBUFFER_THRESH = 512
 PARAMETER C_S2MM_LINEBUFFER_DEPTH = 1024
 PARAMETER C_BASEADDR = 0x7e200000
 PARAMETER C_HIGHADDR = 0x7e20ffff
 BUS_INTERFACE S_AXI_LITE = axi4lite_0
 BUS_INTERFACE M_AXI_MM2S = axi4_0
 BUS_INTERFACE M_AXI_S2MM = axi4_0
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 BUS_INTERFACE S_AXIS_S2MM = axi_hdmi_0_M_AXIS_S2MM
 PORT s_axi_lite_aclk = clk_100_0000MHzPLL0
 PORT m_axi_mm2s_aclk = clk_100_0000MHzPLL0
 PORT m_axi_s2mm_aclk = clk_100_0000MHzPLL0
 PORT mm2s_fsync_out = axi_vdma_0_mm2s_fsync_out
 PORT mm2s_buffer_almost_empty = axi_vdma_0_mm2s_buffer_almost_empty
 PORT m_axis_mm2s_aclk = axi_vdma_0_M_AXIS_MM2S_ACLK
 PORT s_axis_s2mm_aclk = axi_hdmi_0_M_AXIS_S2MM_ACLK
 PORT mm2s_introut = axi_vdma_0_mm2s_introut
 PORT s2mm_introut = axi_vdma_0_s2mm_introut
END

BEGIN axi_rom
 PARAMETER INSTANCE = axi_rom_3r
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_ROM_ADDR_WIDTH = 9
 PARAMETER C_ROM_DATA_WIDTH = 8
 PARAMETER C_BASEADDR = 0x9f136000
 PARAMETER C_HIGHADDR = 0x9f136fff
 BUS_INTERFACE M_AXI = axi4_rom_gfx
 BUS_INTERFACE S_AXI = axi4lite_rom
 BUS_INTERFACE S_ROM = system86_0_EPROM_3R
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_rom
 PARAMETER INSTANCE = axi_rom_3s
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_ROM_ADDR_WIDTH = 9
 PARAMETER C_ROM_DATA_WIDTH = 4
 PARAMETER C_BASEADDR = 0x9f131000
 PARAMETER C_HIGHADDR = 0x9f131fff
 BUS_INTERFACE M_AXI = axi4_rom_gfx
 BUS_INTERFACE S_AXI = axi4lite_rom
 BUS_INTERFACE S_ROM = system86_0_EPROM_3S
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_rom
 PARAMETER INSTANCE = axi_rom_4r
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_ROM_ADDR_WIDTH = 16
 PARAMETER C_ROM_DATA_WIDTH = 8
 PARAMETER C_BASEADDR = 0x9f137000
 PARAMETER C_HIGHADDR = 0x9f137fff
 BUS_INTERFACE M_AXI = axi4_rom_gfx
 BUS_INTERFACE S_AXI = axi4lite_rom
 BUS_INTERFACE S_ROM = system86_0_EPROM_4R
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_rom
 PARAMETER INSTANCE = axi_rom_4v
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_ROM_ADDR_WIDTH = 11
 PARAMETER C_ROM_DATA_WIDTH = 8
 PARAMETER C_BASEADDR = 0x9f13b000
 PARAMETER C_HIGHADDR = 0x9f13bfff
 BUS_INTERFACE M_AXI = axi4_rom_gfx
 BUS_INTERFACE S_AXI = axi4lite_rom
 BUS_INTERFACE S_ROM = system86_0_EPROM_4V
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_rom
 PARAMETER INSTANCE = axi_rom_5v
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_ROM_ADDR_WIDTH = 11
 PARAMETER C_ROM_DATA_WIDTH = 8
 PARAMETER C_BASEADDR = 0x9f132000
 PARAMETER C_HIGHADDR = 0x9f132fff
 BUS_INTERFACE M_AXI = axi4_rom_gfx
 BUS_INTERFACE S_AXI = axi4lite_rom
 BUS_INTERFACE S_ROM = system86_0_EPROM_5V
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_rom
 PARAMETER INSTANCE = axi_rom_6u
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_ROM_ADDR_WIDTH = 4
 PARAMETER C_ROM_DATA_WIDTH = 8
 PARAMETER C_BASEADDR = 0x9f13d000
 PARAMETER C_HIGHADDR = 0x9f13dfff
 BUS_INTERFACE M_AXI = axi4_rom_gfx
 BUS_INTERFACE S_AXI = axi4lite_rom
 BUS_INTERFACE S_ROM = system86_0_EPROM_6U
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_rom
 PARAMETER INSTANCE = axi_rom_7s
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_ROM_ADDR_WIDTH = 15
 PARAMETER C_ROM_DATA_WIDTH = 8
 PARAMETER C_BASEADDR = 0x9f134000
 PARAMETER C_HIGHADDR = 0x9f134fff
 BUS_INTERFACE M_AXI = axi4_rom_gfx
 BUS_INTERFACE S_AXI = axi4lite_rom
 BUS_INTERFACE S_ROM = system86_0_EPROM_7S
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_rom
 PARAMETER INSTANCE = axi_rom_9c
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_ROM_ADDR_WIDTH = 15
 PARAMETER C_ROM_DATA_WIDTH = 8
 PARAMETER C_BASEADDR = 0x9f138000
 PARAMETER C_HIGHADDR = 0x9f138fff
 BUS_INTERFACE M_AXI = axi4_rom_cpu
 BUS_INTERFACE S_AXI = axi4lite_rom
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_rom
 PARAMETER INSTANCE = axi_rom_12c
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_ROM_ADDR_WIDTH = 15
 PARAMETER C_ROM_DATA_WIDTH = 8
 PARAMETER C_BASEADDR = 0x9f13a000
 PARAMETER C_HIGHADDR = 0x9f13afff
 BUS_INTERFACE M_AXI = axi4_rom_cpu
 BUS_INTERFACE S_AXI = axi4lite_rom
 BUS_INTERFACE S_ROM = system86_0_EPROM_12C
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_ram
 PARAMETER INSTANCE = axi_ram_3f
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_RAM_ADDR_WIDTH = 13
 PARAMETER C_RAM_DATA_WIDTH = 8
 PARAMETER C_BASEADDR = 0x20009000
 PARAMETER C_HIGHADDR = 0x20009fff
 BUS_INTERFACE M_AXI = axi4_ram
 BUS_INTERFACE S_AXI = axi4lite_ram
 BUS_INTERFACE S_RAM = system86_0_SRAM_3F
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_ram
 PARAMETER INSTANCE = axi_ram_4n
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_RAM_ADDR_WIDTH = 13
 PARAMETER C_RAM_DATA_WIDTH = 8
 PARAMETER C_BASEADDR = 0x2000f000
 PARAMETER C_HIGHADDR = 0x2000ffff
 BUS_INTERFACE M_AXI = axi4_ram
 BUS_INTERFACE S_AXI = axi4lite_ram
 BUS_INTERFACE S_RAM = system86_0_SRAM_4N
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_ram
 PARAMETER INSTANCE = axi_ram_4r
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_RAM_ADDR_WIDTH = 13
 PARAMETER C_RAM_DATA_WIDTH = 8
 PARAMETER C_BASEADDR = 0x2000a000
 PARAMETER C_HIGHADDR = 0x2000afff
 BUS_INTERFACE M_AXI = axi4_ram
 BUS_INTERFACE S_AXI = axi4lite_ram
 BUS_INTERFACE S_RAM = system86_0_SRAM_4R
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_ram
 PARAMETER INSTANCE = axi_ram_7n
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_RAM_ADDR_WIDTH = 13
 PARAMETER C_RAM_DATA_WIDTH = 8
 PARAMETER C_BASEADDR = 0x2000c000
 PARAMETER C_HIGHADDR = 0x2000cfff
 BUS_INTERFACE M_AXI = axi4_ram
 BUS_INTERFACE S_AXI = axi4lite_ram
 BUS_INTERFACE S_RAM = system86_0_SRAM_7N
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_ram
 PARAMETER INSTANCE = axi_ram_10m
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_RAM_ADDR_WIDTH = 13
 PARAMETER C_RAM_DATA_WIDTH = 8
 PARAMETER C_BASEADDR = 0x2000e000
 PARAMETER C_HIGHADDR = 0x2000efff
 BUS_INTERFACE M_AXI = axi4_ram
 BUS_INTERFACE S_AXI = axi4lite_ram
 BUS_INTERFACE S_RAM = system86_0_SRAM_10M
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_hdmi
 PARAMETER INSTANCE = axi_hdmi_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x7e220000
 PARAMETER C_HIGHADDR = 0x7e22ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE S_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 BUS_INTERFACE M_AXIS_S2MM = axi_hdmi_0_M_AXIS_S2MM
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT TMDS_RX_CLK_P = axi_hdmi_0_TMDS_RX_CLK_P
 PORT TMDS_RX_CLK_N = axi_hdmi_0_TMDS_RX_CLK_N
 PORT TMDS_RX_2_P = axi_hdmi_0_TMDS_RX_2_P
 PORT TMDS_RX_2_N = axi_hdmi_0_TMDS_RX_2_N
 PORT TMDS_RX_1_P = axi_hdmi_0_TMDS_RX_1_P
 PORT TMDS_RX_1_N = axi_hdmi_0_TMDS_RX_1_N
 PORT TMDS_RX_0_P = axi_hdmi_0_TMDS_RX_0_P
 PORT TMDS_RX_0_N = axi_hdmi_0_TMDS_RX_0_N
 PORT TMDS_RX_SCL = axi_hdmi_0_TMDS_RX_SCL
 PORT TMDS_RX_SDA = axi_hdmi_0_TMDS_RX_SDA
 PORT TMDS_TX_CLK_P = axi_hdmi_0_TMDS_TX_CLK_P
 PORT TMDS_TX_CLK_N = axi_hdmi_0_TMDS_TX_CLK_N
 PORT TMDS_TX_2_P = axi_hdmi_0_TMDS_TX_2_P
 PORT TMDS_TX_2_N = axi_hdmi_0_TMDS_TX_2_N
 PORT TMDS_TX_1_P = axi_hdmi_0_TMDS_TX_1_P
 PORT TMDS_TX_1_N = axi_hdmi_0_TMDS_TX_1_N
 PORT TMDS_TX_0_P = axi_hdmi_0_TMDS_TX_0_P
 PORT TMDS_TX_0_N = axi_hdmi_0_TMDS_TX_0_N
 PORT S2MM_FSYNC_IN = axi_vdma_0_mm2s_fsync_out
 PORT MM2S_BUFFER_ALMOST_EMPTY = axi_vdma_0_mm2s_buffer_almost_empty
 PORT ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_cdma
 PARAMETER INSTANCE = axi_cdma_0
 PARAMETER HW_VER = 3.04.a
 PARAMETER C_BASEADDR = 0x7e240000
 PARAMETER C_HIGHADDR = 0x7e24ffff
 BUS_INTERFACE S_AXI_LITE = axi4lite_0
 BUS_INTERFACE M_AXI = axi4_0
 PORT s_axi_lite_aclk = clk_100_0000MHzPLL0
 PORT m_axi_aclk = clk_100_0000MHzPLL0
 PORT cdma_introut = axi_cdma_0_cdma_introut
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_ram
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_rom
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_ram
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_rom_gfx
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_rom_cpu
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PORT interconnect_aclk = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT TX = RS232_Uart_1_sout
 PORT RX = RS232_Uart_1_sin
 PORT Interrupt = RS232_Uart_1_Interrupt
END

BEGIN axi_quad_spi
 PARAMETER INSTANCE = QSPI_FLASH
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_FIFO_DEPTH = 16
 PARAMETER C_SCK_RATIO = 16
 PARAMETER C_SPI_MODE = 1
 PARAMETER C_XIP_MODE = 0
 PARAMETER C_TYPE_OF_AXI4_INTERFACE = 0
 PARAMETER C_INTERCONNECT_S_AXI4_MASTERS = microblaze_0.M_AXI_DC
 PARAMETER C_SPI_MEMORY = 2
 PARAMETER C_BASEADDR = 0x75600000
 PARAMETER C_HIGHADDR = 0x7560ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT SS = QSPI_FLASH_SS
 PORT SPISEL = net_vcc
 PORT SCK = QSPI_FLASH_SCLK
 PORT IO1 = QSPI_FLASH_IO1
 PORT IO0 = QSPI_FLASH_IO0
 PORT EXT_SPI_CLK = clk_100_0000MHzPLL0
 PORT S_AXI4_ACLK = clk_100_0000MHzPLL0
 PORT IP2INTC_Irpt = QSPI_FLASH_IP2INTC_Irpt
END

BEGIN axi_gpio
 PARAMETER INSTANCE = Push_Buttons_5Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 5
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_I = Push_Buttons_5Bits_TRI_I
 PORT IP2INTC_Irpt = Push_Buttons_5Bits_IP2INTC_Irpt
END

BEGIN axi_s6_ddrx
 PARAMETER INSTANCE = MCB_DDR2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_MCB_RZQ_LOC = L6
 PARAMETER C_MCB_ZIO_LOC = C2
 PARAMETER C_MEM_TYPE = DDR2
 PARAMETER C_MEM_PARTNO = EDE1116AXXX-8E
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC & axi_vdma_0.M_AXI_MM2S & axi_vdma_0.M_AXI_S2MM & axi_cdma_0.M_AXI
 PARAMETER C_MEM_DDR2_RTT = 50OHMS
 PARAMETER C_S0_AXI_STRICT_COHERENCY = 0
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 8
 PARAMETER C_S1_AXI_ENABLE = 1
 PARAMETER C_S1_AXI_STRICT_COHERENCY = 0
 PARAMETER C_S2_AXI_ENABLE = 1
 PARAMETER C_S2_AXI_SUPPORTS_WRITE = 0
 PARAMETER C_S2_AXI_STRICT_COHERENCY = 0
 PARAMETER C_INTERCONNECT_S1_AXI_MASTERS = axi_ram_3f.M_AXI & axi_ram_4n.M_AXI & axi_ram_4r.M_AXI & axi_ram_7n.M_AXI & axi_ram_10m.M_AXI
 PARAMETER C_INTERCONNECT_S2_AXI_MASTERS = axi_rom_3r.M_AXI & axi_rom_3s.M_AXI & axi_rom_4r.M_AXI & axi_rom_4v.M_AXI & axi_rom_5v.M_AXI & axi_rom_6u.M_AXI & axi_rom_7s.M_AXI
 PARAMETER C_S3_AXI_ENABLE = 1
 PARAMETER C_S3_AXI_SUPPORTS_WRITE = 0
 PARAMETER C_S3_AXI_STRICT_COHERENCY = 0
 PARAMETER C_INTERCONNECT_S3_AXI_MASTERS = axi_rom_9c.M_AXI & axi_rom_12c.M_AXI
 PARAMETER C_S0_AXI_BASEADDR = 0xc0000000
 PARAMETER C_S0_AXI_HIGHADDR = 0xc7ffffff
 PARAMETER C_S1_AXI_BASEADDR = 0xc0000000
 PARAMETER C_S1_AXI_HIGHADDR = 0xc7ffffff
 PARAMETER C_S2_AXI_BASEADDR = 0xc0000000
 PARAMETER C_S2_AXI_HIGHADDR = 0xc7ffffff
 PARAMETER C_S3_AXI_BASEADDR = 0xc0000000
 PARAMETER C_S3_AXI_HIGHADDR = 0xc7ffffff
 BUS_INTERFACE S0_AXI = axi4_0
 BUS_INTERFACE S1_AXI = axi4_ram
 BUS_INTERFACE S2_AXI = axi4_rom_gfx
 BUS_INTERFACE S3_AXI = axi4_rom_cpu
 PORT zio = zio
 PORT rzq = rzq
 PORT s0_axi_aclk = clk_100_0000MHzPLL0
 PORT ui_clk = clk_100_0000MHzPLL0
 PORT mcbx_dram_we_n = mcbx_dram_we_n
 PORT mcbx_dram_udqs_n = mcbx_dram_udqs_n
 PORT mcbx_dram_udqs = mcbx_dram_udqs
 PORT mcbx_dram_udm = mcbx_dram_udm
 PORT mcbx_dram_ras_n = mcbx_dram_ras_n
 PORT mcbx_dram_odt = mcbx_dram_odt
 PORT mcbx_dram_ldm = mcbx_dram_ldm
 PORT mcbx_dram_dqs_n = mcbx_dram_dqs_n
 PORT mcbx_dram_dqs = mcbx_dram_dqs
 PORT mcbx_dram_dq = mcbx_dram_dq
 PORT mcbx_dram_clk_n = mcbx_dram_clk_n
 PORT mcbx_dram_clk = mcbx_dram_clk
 PORT mcbx_dram_cke = mcbx_dram_cke
 PORT mcbx_dram_cas_n = mcbx_dram_cas_n
 PORT mcbx_dram_ba = mcbx_dram_ba
 PORT mcbx_dram_addr = mcbx_dram_addr
 PORT sysclk_2x = clk_600_0000MHzPLL0_nobuf
 PORT sysclk_2x_180 = clk_600_0000MHz180PLL0_nobuf
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT PLL_LOCK = proc_sys_reset_0_Dcm_locked
 PORT s1_axi_aclk = clk_100_0000MHzPLL0
 PORT s2_axi_aclk = clk_100_0000MHzPLL0
 PORT s3_axi_aclk = clk_100_0000MHzPLL0
END

BEGIN axi_gpio
 PARAMETER INSTANCE = LEDs_8Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40020000
 PARAMETER C_HIGHADDR = 0x4002ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = LEDs_8Bits_TRI_O
END

BEGIN d_usb_epp_dstm_axi
 PARAMETER INSTANCE = Digilent_Usb_Epp
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x7bc00000
 PARAMETER C_HIGHADDR = 0x7bc0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT IRQ_EPP = Digilent_Usb_Epp_IRQ_EPP
 PORT IFCLK = Digilent_Usb_Epp_IFCLK
 PORT STMEN = Digilent_Usb_Epp_STMEN
 PORT FLAGA = Digilent_Usb_Epp_FLAGA
 PORT FLAGB = Digilent_Usb_Epp_FLAGB
 PORT FLAGC = Digilent_Usb_Epp_FLAGC
 PORT SLRD = Digilent_Usb_Epp_SLRD
 PORT SLWR = Digilent_Usb_Epp_SLWR
 PORT SLOE = Digilent_Usb_Epp_SLOE
 PORT FIFOADR = Digilent_Usb_Epp_FIFOADR
 PORT PKTEND = Digilent_Usb_Epp_PKTEND
 PORT EPPRST = Digilent_Usb_Epp_EPPRST
 PORT DB = Digilent_Usb_Epp_DB
END

BEGIN axi_gpio
 PARAMETER INSTANCE = DIP_Switches_8Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40040000
 PARAMETER C_HIGHADDR = 0x4004ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_I = DIP_Switches_8Bits_TRI_I
 PORT IP2INTC_Irpt = DIP_Switches_8Bits_IP2INTC_Irpt
END

BEGIN system86
 PARAMETER INSTANCE = system86_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE EPROM_3R = system86_0_EPROM_3R
 BUS_INTERFACE SRAM_3F = system86_0_SRAM_3F
END

BEGIN axi2axi_connector
 PARAMETER INSTANCE = axi2axi_connector_rom
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE
 PARAMETER C_S_AXI_NUM_ADDR_RANGES = 9
 PARAMETER C_S_AXI_RNG00_BASEADDR = 0x9f131000
 PARAMETER C_S_AXI_RNG00_HIGHADDR = 0x9f131fff
 PARAMETER C_S_AXI_RNG01_BASEADDR = 0x9f132000
 PARAMETER C_S_AXI_RNG01_HIGHADDR = 0x9f132fff
 PARAMETER C_S_AXI_RNG02_BASEADDR = 0x9f134000
 PARAMETER C_S_AXI_RNG02_HIGHADDR = 0x9f134fff
 PARAMETER C_S_AXI_RNG03_BASEADDR = 0x9f136000
 PARAMETER C_S_AXI_RNG03_HIGHADDR = 0x9f136fff
 PARAMETER C_S_AXI_RNG04_BASEADDR = 0x9f137000
 PARAMETER C_S_AXI_RNG04_HIGHADDR = 0x9f137fff
 PARAMETER C_S_AXI_RNG05_BASEADDR = 0x9f138000
 PARAMETER C_S_AXI_RNG05_HIGHADDR = 0x9f138fff
 PARAMETER C_S_AXI_RNG06_BASEADDR = 0x9f13a000
 PARAMETER C_S_AXI_RNG06_HIGHADDR = 0x9f13afff
 PARAMETER C_S_AXI_RNG07_BASEADDR = 0x9f13b000
 PARAMETER C_S_AXI_RNG07_HIGHADDR = 0x9f13bfff
 PARAMETER C_S_AXI_RNG08_BASEADDR = 0x9f13d000
 PARAMETER C_S_AXI_RNG08_HIGHADDR = 0x9f13dfff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE M_AXI = axi4lite_rom
END

BEGIN axi2axi_connector
 PARAMETER INSTANCE = axi2axi_connector_ram
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE
 PARAMETER C_S_AXI_NUM_ADDR_RANGES = 5
 PARAMETER C_S_AXI_RNG00_BASEADDR = 0x20009000
 PARAMETER C_S_AXI_RNG00_HIGHADDR = 0x20009fff
 PARAMETER C_S_AXI_RNG01_BASEADDR = 0x2000a000
 PARAMETER C_S_AXI_RNG01_HIGHADDR = 0x2000afff
 PARAMETER C_S_AXI_RNG02_BASEADDR = 0x2000c000
 PARAMETER C_S_AXI_RNG02_HIGHADDR = 0x2000cfff
 PARAMETER C_S_AXI_RNG03_BASEADDR = 0x2000e000
 PARAMETER C_S_AXI_RNG03_HIGHADDR = 0x2000efff
 PARAMETER C_S_AXI_RNG04_BASEADDR = 0x2000f000
 PARAMETER C_S_AXI_RNG04_HIGHADDR = 0x2000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE M_AXI = axi4lite_ram
END

