Analysis & Synthesis report for MiPro-V1
Fri Mar  7 12:48:11 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|receiveState
 10. State Machine - |top|CPU_Core:CPU_Core_inst|controlUnit:CU|procState
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_3vp3:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |top
 18. Parameter Settings for User Entity Instance: pllClockGenerator:ClockGenerator
 19. Parameter Settings for User Entity Instance: pllClockGenerator:ClockGenerator|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: CPU_Core:CPU_Core_inst
 21. Parameter Settings for User Entity Instance: CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst
 22. Parameter Settings for User Entity Instance: CPU_Core:CPU_Core_inst|controlUnit:CU
 23. Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst
 24. Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst
 25. Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst
 26. Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer0_inst
 27. Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer1_inst
 28. Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer2_inst
 29. Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer3_inst
 30. Parameter Settings for User Entity Instance: RAM:ram_inst
 31. Parameter Settings for User Entity Instance: RAM:ram_inst|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: addressDecoder:addressDecoder_inst
 33. altpll Parameter Settings by Entity Instance
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "RAM:ram_inst"
 36. Port Connectivity Checks: "memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar  7 12:48:11 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; MiPro-V1                                       ;
; Top-level Entity Name              ; top                                            ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 8,945                                          ;
;     Total combinational functions  ; 6,593                                          ;
;     Dedicated logic registers      ; 3,374                                          ;
; Total registers                    ; 3374                                           ;
; Total pins                         ; 73                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 32,768                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; top                ; MiPro-V1           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+--------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ; Library ;
+--------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; ../VHDL Source Files/top.vhd                     ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd                       ;         ;
; ../VHDL Source Files/BRAM_Intel.vhd              ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/BRAM_Intel.vhd                ;         ;
; ../VHDL Source Files/IO_PinDigital.vhd           ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_PinDigital.vhd             ;         ;
; ../VHDL Source Files/addressDecoder.vhd          ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/addressDecoder.vhd            ;         ;
; ../VHDL Source Files/ALU.vhd                     ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/ALU.vhd                       ;         ;
; ../VHDL Source Files/busManagement.vhd           ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/busManagement.vhd             ;         ;
; ../VHDL Source Files/clockController.vhd         ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockController.vhd           ;         ;
; ../VHDL Source Files/controlUnit.vhd             ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd               ;         ;
; ../VHDL Source Files/coreInterruptController.vhd ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/coreInterruptController.vhd   ;         ;
; ../VHDL Source Files/CPU_Core.vhd                ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd                  ;         ;
; ../VHDL Source Files/hardwareTimer.vhd           ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/hardwareTimer.vhd             ;         ;
; ../VHDL Source Files/helperPackage.vhd           ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/helperPackage.vhd             ;         ;
; ../VHDL Source Files/IO_SevenSegmentDisplays.vhd ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_SevenSegmentDisplays.vhd   ;         ;
; ../VHDL Source Files/memoryMapping.vhd           ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd             ;         ;
; ../VHDL Source Files/pllClockGeneratorIntel.vhd  ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorIntel.vhd    ;         ;
; ../VHDL Source Files/registerFile.vhd            ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/registerFile.vhd              ;         ;
; ../VHDL Source Files/serialInterface.vhd         ; yes             ; User VHDL File               ; /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/serialInterface.vhd           ;         ;
; altpll.tdf                                       ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal231.inc                                   ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; stratix_pll.inc                                  ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                                ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                                ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/mmcm_ClockGenerator_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; /home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll.v  ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                       ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                       ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                 ; /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_3vp3.tdf                           ; yes             ; Auto-Generated Megafunction  ; /home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/altsyncram_3vp3.tdf           ;         ;
+--------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,945                                                                                                               ;
;                                             ;                                                                                                                     ;
; Total combinational functions               ; 6593                                                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                                                     ;
;     -- 4 input functions                    ; 4478                                                                                                                ;
;     -- 3 input functions                    ; 1120                                                                                                                ;
;     -- <=2 input functions                  ; 995                                                                                                                 ;
;                                             ;                                                                                                                     ;
; Logic elements by mode                      ;                                                                                                                     ;
;     -- normal mode                          ; 5410                                                                                                                ;
;     -- arithmetic mode                      ; 1183                                                                                                                ;
;                                             ;                                                                                                                     ;
; Total registers                             ; 3374                                                                                                                ;
;     -- Dedicated logic registers            ; 3374                                                                                                                ;
;     -- I/O registers                        ; 0                                                                                                                   ;
;                                             ;                                                                                                                     ;
; I/O pins                                    ; 73                                                                                                                  ;
; Total memory bits                           ; 32768                                                                                                               ;
;                                             ;                                                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                   ;
;                                             ;                                                                                                                     ;
; Total PLLs                                  ; 1                                                                                                                   ;
;     -- PLLs                                 ; 1                                                                                                                   ;
;                                             ;                                                                                                                     ;
; Maximum fan-out node                        ; pllClockGenerator:ClockGenerator|altpll:altpll_component|mmcm_ClockGenerator_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3384                                                                                                                ;
; Total fan-out                               ; 37473                                                                                                               ;
; Average fan-out                             ; 3.69                                                                                                                ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                     ; Entity Name                ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |top                                                        ; 6593 (38)           ; 3374 (29)                 ; 32768       ; 0          ; 0            ; 0       ; 0         ; 73   ; 0            ; 0          ; |top                                                                                                    ; top                        ; work         ;
;    |CPU_Core:CPU_Core_inst|                                 ; 3160 (0)            ; 779 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|CPU_Core:CPU_Core_inst                                                                             ; CPU_Core                   ; work         ;
;       |ALU:ALU_inst|                                        ; 1065 (1065)         ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst                                                                ; ALU                        ; work         ;
;       |busManagement:busManagement_inst|                    ; 1171 (1171)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|CPU_Core:CPU_Core_inst|busManagement:busManagement_inst                                            ; busManagement              ; work         ;
;       |controlUnit:CU|                                      ; 670 (670)           ; 197 (197)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU                                                              ; controlUnit                ; work         ;
;       |coreInterruptController:interruptController_inst|    ; 206 (206)           ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst                            ; coreInterruptController    ; work         ;
;       |registerFile:RegisterFile_inst|                      ; 48 (48)             ; 512 (512)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|CPU_Core:CPU_Core_inst|registerFile:RegisterFile_inst                                              ; registerFile               ; work         ;
;    |RAM:ram_inst|                                           ; 3 (3)               ; 2 (2)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|RAM:ram_inst                                                                                       ; RAM                        ; work         ;
;       |altsyncram:altsyncram_component|                     ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|RAM:ram_inst|altsyncram:altsyncram_component                                                       ; altsyncram                 ; work         ;
;          |altsyncram_3vp3:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_3vp3:auto_generated                        ; altsyncram_3vp3            ; work         ;
;    |addressDecoder:addressDecoder_inst|                     ; 50 (50)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|addressDecoder:addressDecoder_inst                                                                 ; addressDecoder             ; work         ;
;    |memoryMapping:memoryMapping_inst|                       ; 3342 (1037)         ; 2562 (1809)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst                                                                   ; memoryMapping              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:0:IO_PinDigital_inst|     ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:0:IO_PinDigital_inst                   ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:10:IO_PinDigital_inst|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:10:IO_PinDigital_inst                  ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:11:IO_PinDigital_inst|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:11:IO_PinDigital_inst                  ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:12:IO_PinDigital_inst|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:12:IO_PinDigital_inst                  ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:13:IO_PinDigital_inst|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:13:IO_PinDigital_inst                  ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:14:IO_PinDigital_inst|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:14:IO_PinDigital_inst                  ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:15:IO_PinDigital_inst|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:15:IO_PinDigital_inst                  ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:1:IO_PinDigital_inst|     ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:1:IO_PinDigital_inst                   ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:2:IO_PinDigital_inst|     ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:2:IO_PinDigital_inst                   ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:3:IO_PinDigital_inst|     ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:3:IO_PinDigital_inst                   ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:4:IO_PinDigital_inst|     ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:4:IO_PinDigital_inst                   ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:5:IO_PinDigital_inst|     ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:5:IO_PinDigital_inst                   ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:6:IO_PinDigital_inst|     ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:6:IO_PinDigital_inst                   ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:7:IO_PinDigital_inst|     ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:7:IO_PinDigital_inst                   ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:8:IO_PinDigital_inst|     ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:8:IO_PinDigital_inst                   ; IO_PinDigital              ; work         ;
;       |IO_PinDigital:\GEN_IO_PINS:9:IO_PinDigital_inst|     ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:9:IO_PinDigital_inst                   ; IO_PinDigital              ; work         ;
;       |IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst| ; 228 (228)           ; 84 (84)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst               ; IO_SevenSegmentDisplays    ; work         ;
;       |clockController:clockController_inst|                ; 95 (95)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|clockController:clockController_inst                              ; clockController            ; work         ;
;       |hardwareTimer:hardwareTimer0_inst|                   ; 113 (113)           ; 43 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer0_inst                                 ; hardwareTimer              ; work         ;
;       |hardwareTimer:hardwareTimer1_inst|                   ; 153 (153)           ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer1_inst                                 ; hardwareTimer              ; work         ;
;       |hardwareTimer:hardwareTimer2_inst|                   ; 153 (153)           ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer2_inst                                 ; hardwareTimer              ; work         ;
;       |hardwareTimer:hardwareTimer3_inst|                   ; 233 (233)           ; 67 (67)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer3_inst                                 ; hardwareTimer              ; work         ;
;       |serialInterface:serialInterface_inst|                ; 1186 (1186)         ; 397 (397)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst                              ; serialInterface            ; work         ;
;    |pllClockGenerator:ClockGenerator|                       ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pllClockGenerator:ClockGenerator                                                                   ; pllClockGenerator          ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pllClockGenerator:ClockGenerator|altpll:altpll_component                                           ; altpll                     ; work         ;
;          |mmcm_ClockGenerator_altpll:auto_generated|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pllClockGenerator:ClockGenerator|altpll:altpll_component|mmcm_ClockGenerator_altpll:auto_generated ; mmcm_ClockGenerator_altpll ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                       ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_3vp3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|receiveState                                                                                    ;
+---------------------------------+-------------------------------+---------------------------------+---------------------------+--------------------------------+---------------------------+
; Name                            ; receiveState.RECEIVE_STOP_BIT ; receiveState.RECEIVE_PARITY_BIT ; receiveState.RECEIVE_DATA ; receiveState.RECEIVE_START_BIT ; receiveState.RECEIVE_IDLE ;
+---------------------------------+-------------------------------+---------------------------------+---------------------------+--------------------------------+---------------------------+
; receiveState.RECEIVE_IDLE       ; 0                             ; 0                               ; 0                         ; 0                              ; 0                         ;
; receiveState.RECEIVE_START_BIT  ; 0                             ; 0                               ; 0                         ; 1                              ; 1                         ;
; receiveState.RECEIVE_DATA       ; 0                             ; 0                               ; 1                         ; 0                              ; 1                         ;
; receiveState.RECEIVE_PARITY_BIT ; 0                             ; 1                               ; 0                         ; 0                              ; 1                         ;
; receiveState.RECEIVE_STOP_BIT   ; 1                             ; 0                               ; 0                         ; 0                              ; 1                         ;
+---------------------------------+-------------------------------+---------------------------------+---------------------------+--------------------------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|CPU_Core:CPU_Core_inst|controlUnit:CU|procState                                                                                                               ;
+--------------------------+----------------------+----------------------+-------------------+------------------+--------------------------+-----------------------+-----------------+
; Name                     ; procState.WRITE_BACK ; procState.MEM_ACCESS ; procState.EXECUTE ; procState.DECODE ; procState.FETCH_MEM_READ ; procState.FETCH_SETUP ; procState.SETUP ;
+--------------------------+----------------------+----------------------+-------------------+------------------+--------------------------+-----------------------+-----------------+
; procState.SETUP          ; 0                    ; 0                    ; 0                 ; 0                ; 0                        ; 0                     ; 0               ;
; procState.FETCH_SETUP    ; 0                    ; 0                    ; 0                 ; 0                ; 0                        ; 1                     ; 1               ;
; procState.FETCH_MEM_READ ; 0                    ; 0                    ; 0                 ; 0                ; 1                        ; 0                     ; 1               ;
; procState.DECODE         ; 0                    ; 0                    ; 0                 ; 1                ; 0                        ; 0                     ; 1               ;
; procState.EXECUTE        ; 0                    ; 0                    ; 1                 ; 0                ; 0                        ; 0                     ; 1               ;
; procState.MEM_ACCESS     ; 0                    ; 1                    ; 0                 ; 0                ; 0                        ; 0                     ; 1               ;
; procState.WRITE_BACK     ; 1                    ; 0                    ; 0                 ; 0                ; 0                        ; 0                     ; 1               ;
+--------------------------+----------------------+----------------------+-------------------+------------------+--------------------------+-----------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                                                                 ; Reason for Removal                                                ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; memoryMapping:memoryMapping_inst|debugSignalsReg[0..23,65..75]                                ; Stuck at GND due to stuck port data_in                            ;
; CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|interruptIndex[3..7]  ; Stuck at GND due to stuck port data_in                            ;
; CPU_Core:CPU_Core_inst|controlUnit:CU|currentlyHandlingInterruptIndexReg[3..7]                ; Stuck at GND due to stuck port data_in                            ;
; CPU_Core:CPU_Core_inst|controlUnit:CU|carryInReg                                              ; Stuck at GND due to stuck port data_in                            ;
; memoryMapping:memoryMapping_inst|debugSignalsReg[77]                                          ; Stuck at GND due to stuck port data_in                            ;
; memoryMapping:memoryMapping_inst|debugSignalsReg[891]                                         ; Merged with memoryMapping:memoryMapping_inst|debugSignalsReg[858] ;
; memoryMapping:memoryMapping_inst|debugSignalsReg[854]                                         ; Merged with memoryMapping:memoryMapping_inst|debugSignalsReg[819] ;
; CPU_Core:CPU_Core_inst|ALU:ALU_inst|resultReg[31]                                             ; Merged with CPU_Core:CPU_Core_inst|ALU:ALU_inst|flagsReg[2]       ;
; RAM:ram_inst|count[1,2]                                                                       ; Stuck at GND due to stuck port data_in                            ;
; memoryMapping:memoryMapping_inst|clockController:clockController_inst|countCyclesRegister[31] ; Lost fanout                                                       ;
; Total Number of Removed Registers = 53                                                        ;                                                                   ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                         ;
+-------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                      ;
+-------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|interruptIndex[7] ; Stuck at GND              ; CPU_Core:CPU_Core_inst|controlUnit:CU|currentlyHandlingInterruptIndexReg[7] ;
;                                                                                           ; due to stuck port data_in ;                                                                             ;
; CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|interruptIndex[6] ; Stuck at GND              ; CPU_Core:CPU_Core_inst|controlUnit:CU|currentlyHandlingInterruptIndexReg[6] ;
;                                                                                           ; due to stuck port data_in ;                                                                             ;
; CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|interruptIndex[5] ; Stuck at GND              ; CPU_Core:CPU_Core_inst|controlUnit:CU|currentlyHandlingInterruptIndexReg[5] ;
;                                                                                           ; due to stuck port data_in ;                                                                             ;
; CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|interruptIndex[4] ; Stuck at GND              ; CPU_Core:CPU_Core_inst|controlUnit:CU|currentlyHandlingInterruptIndexReg[4] ;
;                                                                                           ; due to stuck port data_in ;                                                                             ;
; CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|interruptIndex[3] ; Stuck at GND              ; CPU_Core:CPU_Core_inst|controlUnit:CU|currentlyHandlingInterruptIndexReg[3] ;
;                                                                                           ; due to stuck port data_in ;                                                                             ;
; CPU_Core:CPU_Core_inst|controlUnit:CU|carryInReg                                          ; Stuck at GND              ; memoryMapping:memoryMapping_inst|debugSignalsReg[77]                        ;
;                                                                                           ; due to stuck port data_in ;                                                                             ;
+-------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3374  ;
; Number of registers using Synchronous Clear  ; 254   ;
; Number of registers using Synchronous Load   ; 50    ;
; Number of registers using Asynchronous Clear ; 3309  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3211  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                  ;
+-------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------+---------+
; memoryMapping:memoryMapping_inst|serialInterfacePrescalerReg[1]                     ; 5       ;
; memoryMapping:memoryMapping_inst|serialInterfacePrescalerReg[5]                     ; 5       ;
; memoryMapping:memoryMapping_inst|serialInterfacePrescalerReg[4]                     ; 5       ;
; memoryMapping:memoryMapping_inst|serialInterfacePrescalerReg[7]                     ; 5       ;
; memoryMapping:memoryMapping_inst|serialInterfacePrescalerReg[8]                     ; 5       ;
; memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|rxStable      ; 15      ;
; memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|rxShiftReg[3] ; 2       ;
; memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|rxShiftReg[2] ; 2       ;
; memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|rxShiftReg[4] ; 1       ;
; memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|rxShiftReg[1] ; 2       ;
; memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|rxShiftReg[0] ; 2       ;
; Total number of inverted registers = 11                                             ;         ;
+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|registerFile:RegisterFile_inst|registers[13][7]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst|ddbcd[3]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst|ddbcd[4]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst|ddbcd[11]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst|ddbcd[14]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst|ddbcd[17]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst|ddbcd[23]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|RAM:ram_inst|count[1]                                                                              ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|debounceCount[0]                                                                                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[25]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|instructionReg[17]                                           ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|instructionReg[30]                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|countBitsReceived[1]         ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|clockController:clockController_inst|debounceCount[17]            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|CPSR_Reg[2]                                                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer0_inst|countReg[2]                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer1_inst|countReg[9]                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer2_inst|countReg[4]                     ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |top|memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer3_inst|countReg[10]                    ;
; 7:1                ; 31 bits   ; 124 LEs       ; 31 LEs               ; 93 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|countReceiveCycles[8]        ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |top|CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|interruptHandlerAddress[7] ;
; 15:1               ; 3 bits    ; 30 LEs        ; 3 LEs                ; 27 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|destinationRegisterNumberReg[1]                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|bitManipulationValSelReg[0]                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|operand2SelReg[1]                                            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 16 LEs               ; 36 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[6]                                             ;
; 19:1               ; 4 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[21]                                            ;
; 21:1               ; 4 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[4]                                             ;
; 20:1               ; 3 bits    ; 39 LEs        ; 18 LEs               ; 21 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[18]                                            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 16 LEs               ; 36 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[14]                                            ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[1]                                             ;
; 25:1               ; 2 bits    ; 32 LEs        ; 22 LEs               ; 10 LEs                 ; Yes        ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg[3]                                             ;
; 23:1               ; 16 bits   ; 240 LEs       ; 208 LEs              ; 32 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|dataOut[17]                                                       ;
; 27:1               ; 7 bits    ; 126 LEs       ; 112 LEs              ; 14 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|dataOut[11]                                                       ;
; 65:1               ; 5 bits    ; 215 LEs       ; 195 LEs              ; 20 LEs                 ; Yes        ; |top|memoryMapping:memoryMapping_inst|dataOut[4]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|countBitsTransmitted         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|countTransmitCycles          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg_nxt                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg_nxt                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst|debugPtr                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst|currentMaxPriorityLevel    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst|digits[0][4]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|addressDecoder:addressDecoder_inst|ramWriteEn                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|addressDecoder:addressDecoder_inst|memoryMappedDevicesWriteEn                                      ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |top|addressDecoder:addressDecoder_inst|dataOut[19]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst|digits[0][1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst|digits[1][2]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst|digits[2][0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst|digits[3][2]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst|digits[4][3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst|digits[5][3]  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|Mux65                                                          ;
; 16:1               ; 31 bits   ; 310 LEs       ; 217 LEs              ; 93 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|Mux56                                                          ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|busManagement:busManagement_inst|Mux88                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|bitManipulationValSel[0]                                     ;
; 6:1                ; 37 bits   ; 148 LEs       ; 37 LEs               ; 111 LEs                ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU[7]                                                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|memWriteReq                                                  ;
; 18:1               ; 32 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|busManagement:busManagement_inst|operand2[15]                               ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|Mux6                                                           ;
; 18:1               ; 32 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|busManagement:busManagement_inst|operand1[17]                               ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|operand2Sel[4]                                               ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|dataToALU_Reg_nxt                                            ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|Mux21                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|Mux24                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|interruptsClr[4]                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|interruptsClr[1]                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|CPU_Core:CPU_Core_inst|ALU:ALU_inst|Mux29                                                          ;
; 11:1               ; 16 bits   ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|controlUnit:CU|loadRegistersSel[1]                                          ;
; 23:1               ; 5 bits    ; 75 LEs        ; 60 LEs               ; 15 LEs                 ; No         ; |top|CPU_Core:CPU_Core_inst|busManagement:busManagement_inst|bitManipulationValOut[2]                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_3vp3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+---------------------------------------+-------+---------------------+
; Parameter Name                        ; Value ; Type                ;
+---------------------------------------+-------+---------------------+
; numDigitalIO_Pins                     ; 16    ; Signed Integer      ;
; numSevenSegmentDisplays               ; 6     ; Signed Integer      ;
; individualSevenSegmentDisplayControll ; true  ; Enumerated          ;
; memSize                               ; 1024  ; Signed Integer      ;
; invertResetBtn                        ; true  ; Enumerated          ;
; FPGA_Platform                         ; intel ; String              ;
; CLKFBOUT_MULT_F                       ; 1.0   ; Signed Float        ;
; CLKOUT0_DIVIDE_F                      ; 1.0   ; Signed Float        ;
; CLKIN1_PERIOD                         ; 20.0  ; Signed Float        ;
; defaultSerialInterfacePrescaler       ; 434   ; Signed Integer      ;
; numCPU_CoreDebugSignals               ; 868   ; Signed Integer      ;
; numExternalDebugSignals               ; 152   ; Signed Integer      ;
; numMMIO_Interrupts                    ; 5     ; Signed Integer      ;
; numCPU_Interrupts                     ; 2     ; Signed Integer      ;
; numOther_Interrupts                   ; 1     ; Signed Integer      ;
+---------------------------------------+-------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllClockGenerator:ClockGenerator ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; clkfbout_mult_f  ; 1.0   ; Signed Float                                       ;
; clkout0_divide_f ; 1.0   ; Signed Float                                       ;
; clkin1_period    ; 20.0  ; Signed Float                                       ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllClockGenerator:ClockGenerator|altpll:altpll_component ;
+-------------------------------+---------------------------------------+-------------------------------+
; Parameter Name                ; Value                                 ; Type                          ;
+-------------------------------+---------------------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                                ; Untyped                       ;
; PLL_TYPE                      ; AUTO                                  ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mmcm_ClockGenerator ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                                   ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                                  ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                                  ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                                ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                 ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                                     ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                                    ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                                     ; Untyped                       ;
; LOCK_HIGH                     ; 1                                     ; Untyped                       ;
; LOCK_LOW                      ; 1                                     ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                                     ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                                     ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                   ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                   ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                   ; Untyped                       ;
; SKIP_VCO                      ; OFF                                   ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                                     ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                                  ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                               ; Untyped                       ;
; BANDWIDTH                     ; 0                                     ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                                  ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                                     ; Untyped                       ;
; DOWN_SPREAD                   ; 0                                     ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                   ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                   ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                                     ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                                     ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                                     ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                                     ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                                     ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                                     ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                                     ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                                     ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                                     ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 1                                     ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                                     ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                                     ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                                     ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                                     ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                                     ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                                     ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                                     ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                                     ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                                     ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 1                                     ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                                     ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                                     ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                                     ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                                     ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                                     ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                                     ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                                     ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                                     ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                                     ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                                     ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                                     ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                                     ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                                     ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                                     ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                                     ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                                    ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                                    ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                                    ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                                    ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                                    ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                                    ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                                    ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                                    ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                                    ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                                    ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                                 ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                                     ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                                     ; Untyped                       ;
; DPA_DIVIDER                   ; 0                                     ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                                     ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                                     ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                                     ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                                     ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                                     ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                                     ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                                     ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                                     ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                                     ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                                     ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                                     ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                                     ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                                     ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                                     ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                                     ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                                     ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                                    ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                                    ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                                    ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                                    ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                                     ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                                     ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                     ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                     ; Untyped                       ;
; VCO_MIN                       ; 0                                     ; Untyped                       ;
; VCO_MAX                       ; 0                                     ; Untyped                       ;
; VCO_CENTER                    ; 0                                     ; Untyped                       ;
; PFD_MIN                       ; 0                                     ; Untyped                       ;
; PFD_MAX                       ; 0                                     ; Untyped                       ;
; M_INITIAL                     ; 0                                     ; Untyped                       ;
; M                             ; 0                                     ; Untyped                       ;
; N                             ; 1                                     ; Untyped                       ;
; M2                            ; 1                                     ; Untyped                       ;
; N2                            ; 1                                     ; Untyped                       ;
; SS                            ; 1                                     ; Untyped                       ;
; C0_HIGH                       ; 0                                     ; Untyped                       ;
; C1_HIGH                       ; 0                                     ; Untyped                       ;
; C2_HIGH                       ; 0                                     ; Untyped                       ;
; C3_HIGH                       ; 0                                     ; Untyped                       ;
; C4_HIGH                       ; 0                                     ; Untyped                       ;
; C5_HIGH                       ; 0                                     ; Untyped                       ;
; C6_HIGH                       ; 0                                     ; Untyped                       ;
; C7_HIGH                       ; 0                                     ; Untyped                       ;
; C8_HIGH                       ; 0                                     ; Untyped                       ;
; C9_HIGH                       ; 0                                     ; Untyped                       ;
; C0_LOW                        ; 0                                     ; Untyped                       ;
; C1_LOW                        ; 0                                     ; Untyped                       ;
; C2_LOW                        ; 0                                     ; Untyped                       ;
; C3_LOW                        ; 0                                     ; Untyped                       ;
; C4_LOW                        ; 0                                     ; Untyped                       ;
; C5_LOW                        ; 0                                     ; Untyped                       ;
; C6_LOW                        ; 0                                     ; Untyped                       ;
; C7_LOW                        ; 0                                     ; Untyped                       ;
; C8_LOW                        ; 0                                     ; Untyped                       ;
; C9_LOW                        ; 0                                     ; Untyped                       ;
; C0_INITIAL                    ; 0                                     ; Untyped                       ;
; C1_INITIAL                    ; 0                                     ; Untyped                       ;
; C2_INITIAL                    ; 0                                     ; Untyped                       ;
; C3_INITIAL                    ; 0                                     ; Untyped                       ;
; C4_INITIAL                    ; 0                                     ; Untyped                       ;
; C5_INITIAL                    ; 0                                     ; Untyped                       ;
; C6_INITIAL                    ; 0                                     ; Untyped                       ;
; C7_INITIAL                    ; 0                                     ; Untyped                       ;
; C8_INITIAL                    ; 0                                     ; Untyped                       ;
; C9_INITIAL                    ; 0                                     ; Untyped                       ;
; C0_MODE                       ; BYPASS                                ; Untyped                       ;
; C1_MODE                       ; BYPASS                                ; Untyped                       ;
; C2_MODE                       ; BYPASS                                ; Untyped                       ;
; C3_MODE                       ; BYPASS                                ; Untyped                       ;
; C4_MODE                       ; BYPASS                                ; Untyped                       ;
; C5_MODE                       ; BYPASS                                ; Untyped                       ;
; C6_MODE                       ; BYPASS                                ; Untyped                       ;
; C7_MODE                       ; BYPASS                                ; Untyped                       ;
; C8_MODE                       ; BYPASS                                ; Untyped                       ;
; C9_MODE                       ; BYPASS                                ; Untyped                       ;
; C0_PH                         ; 0                                     ; Untyped                       ;
; C1_PH                         ; 0                                     ; Untyped                       ;
; C2_PH                         ; 0                                     ; Untyped                       ;
; C3_PH                         ; 0                                     ; Untyped                       ;
; C4_PH                         ; 0                                     ; Untyped                       ;
; C5_PH                         ; 0                                     ; Untyped                       ;
; C6_PH                         ; 0                                     ; Untyped                       ;
; C7_PH                         ; 0                                     ; Untyped                       ;
; C8_PH                         ; 0                                     ; Untyped                       ;
; C9_PH                         ; 0                                     ; Untyped                       ;
; L0_HIGH                       ; 1                                     ; Untyped                       ;
; L1_HIGH                       ; 1                                     ; Untyped                       ;
; G0_HIGH                       ; 1                                     ; Untyped                       ;
; G1_HIGH                       ; 1                                     ; Untyped                       ;
; G2_HIGH                       ; 1                                     ; Untyped                       ;
; G3_HIGH                       ; 1                                     ; Untyped                       ;
; E0_HIGH                       ; 1                                     ; Untyped                       ;
; E1_HIGH                       ; 1                                     ; Untyped                       ;
; E2_HIGH                       ; 1                                     ; Untyped                       ;
; E3_HIGH                       ; 1                                     ; Untyped                       ;
; L0_LOW                        ; 1                                     ; Untyped                       ;
; L1_LOW                        ; 1                                     ; Untyped                       ;
; G0_LOW                        ; 1                                     ; Untyped                       ;
; G1_LOW                        ; 1                                     ; Untyped                       ;
; G2_LOW                        ; 1                                     ; Untyped                       ;
; G3_LOW                        ; 1                                     ; Untyped                       ;
; E0_LOW                        ; 1                                     ; Untyped                       ;
; E1_LOW                        ; 1                                     ; Untyped                       ;
; E2_LOW                        ; 1                                     ; Untyped                       ;
; E3_LOW                        ; 1                                     ; Untyped                       ;
; L0_INITIAL                    ; 1                                     ; Untyped                       ;
; L1_INITIAL                    ; 1                                     ; Untyped                       ;
; G0_INITIAL                    ; 1                                     ; Untyped                       ;
; G1_INITIAL                    ; 1                                     ; Untyped                       ;
; G2_INITIAL                    ; 1                                     ; Untyped                       ;
; G3_INITIAL                    ; 1                                     ; Untyped                       ;
; E0_INITIAL                    ; 1                                     ; Untyped                       ;
; E1_INITIAL                    ; 1                                     ; Untyped                       ;
; E2_INITIAL                    ; 1                                     ; Untyped                       ;
; E3_INITIAL                    ; 1                                     ; Untyped                       ;
; L0_MODE                       ; BYPASS                                ; Untyped                       ;
; L1_MODE                       ; BYPASS                                ; Untyped                       ;
; G0_MODE                       ; BYPASS                                ; Untyped                       ;
; G1_MODE                       ; BYPASS                                ; Untyped                       ;
; G2_MODE                       ; BYPASS                                ; Untyped                       ;
; G3_MODE                       ; BYPASS                                ; Untyped                       ;
; E0_MODE                       ; BYPASS                                ; Untyped                       ;
; E1_MODE                       ; BYPASS                                ; Untyped                       ;
; E2_MODE                       ; BYPASS                                ; Untyped                       ;
; E3_MODE                       ; BYPASS                                ; Untyped                       ;
; L0_PH                         ; 0                                     ; Untyped                       ;
; L1_PH                         ; 0                                     ; Untyped                       ;
; G0_PH                         ; 0                                     ; Untyped                       ;
; G1_PH                         ; 0                                     ; Untyped                       ;
; G2_PH                         ; 0                                     ; Untyped                       ;
; G3_PH                         ; 0                                     ; Untyped                       ;
; E0_PH                         ; 0                                     ; Untyped                       ;
; E1_PH                         ; 0                                     ; Untyped                       ;
; E2_PH                         ; 0                                     ; Untyped                       ;
; E3_PH                         ; 0                                     ; Untyped                       ;
; M_PH                          ; 0                                     ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                                   ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                                   ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                                   ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                                   ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                                   ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                                   ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                                   ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                                   ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                                   ; Untyped                       ;
; CLK0_COUNTER                  ; G0                                    ; Untyped                       ;
; CLK1_COUNTER                  ; G0                                    ; Untyped                       ;
; CLK2_COUNTER                  ; G0                                    ; Untyped                       ;
; CLK3_COUNTER                  ; G0                                    ; Untyped                       ;
; CLK4_COUNTER                  ; G0                                    ; Untyped                       ;
; CLK5_COUNTER                  ; G0                                    ; Untyped                       ;
; CLK6_COUNTER                  ; E0                                    ; Untyped                       ;
; CLK7_COUNTER                  ; E1                                    ; Untyped                       ;
; CLK8_COUNTER                  ; E2                                    ; Untyped                       ;
; CLK9_COUNTER                  ; E3                                    ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                                     ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                                     ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                                     ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                                     ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                                     ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                                     ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                                     ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                                     ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                                     ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                                     ; Untyped                       ;
; M_TIME_DELAY                  ; 0                                     ; Untyped                       ;
; N_TIME_DELAY                  ; 0                                     ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                                    ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                                    ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                                    ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                                    ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                                    ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                                    ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                                     ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                             ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                                     ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                  ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                                  ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                                  ; Untyped                       ;
; VCO_POST_SCALE                ; 0                                     ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                                ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                           ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                     ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                     ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                     ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                     ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                           ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                           ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                           ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                             ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                           ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                           ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                           ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                           ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                     ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                     ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                           ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                           ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                             ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                           ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                           ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                           ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                             ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                           ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                           ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                           ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                           ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                           ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                     ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                     ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                             ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                           ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                     ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                           ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                           ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                           ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                           ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                           ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                     ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                     ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                                     ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                                     ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                                     ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                                     ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                                     ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                                     ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                                     ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                                     ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                                     ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                                     ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                                     ; Untyped                       ;
; CBXI_PARAMETER                ; mmcm_ClockGenerator_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                  ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                                     ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                                     ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                     ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                   ; Untyped                       ;
; DEVICE_FAMILY                 ; MAX 10                                ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                   ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                                    ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                                   ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                                    ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                   ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_Core:CPU_Core_inst ;
+-------------------------+-------+-----------------------------------+
; Parameter Name          ; Value ; Type                              ;
+-------------------------+-------+-----------------------------------+
; numexternalinterrupts   ; 6     ; Signed Integer                    ;
; numinterrupts           ; 8     ; Signed Integer                    ;
; numcpu_coredebugsignals ; 868   ; Signed Integer                    ;
+-------------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; numinterrupts  ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_Core:CPU_Core_inst|controlUnit:CU ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; numinterrupts  ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst ;
+---------------------------------------+-------+-------------------------------+
; Parameter Name                        ; Value ; Type                          ;
+---------------------------------------+-------+-------------------------------+
; defaultserialinterfaceprescaler       ; 434   ; Signed Integer                ;
; numdigitalio_pins                     ; 16    ; Signed Integer                ;
; numsevensegmentdisplays               ; 6     ; Signed Integer                ;
; numcpu_coredebugsignals               ; 868   ; Signed Integer                ;
; individualsevensegmentdisplaycontroll ; true  ; Enumerated                    ;
; numexternaldebugsignals               ; 152   ; Signed Integer                ;
; numinterrupts                         ; 8     ; Signed Integer                ;
; nummmio_interrupts                    ; 5     ; Signed Integer                ;
+---------------------------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst ;
+---------------------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name                        ; Value ; Type                                                                              ;
+---------------------------------------+-------+-----------------------------------------------------------------------------------+
; numsevensegmentdisplays               ; 6     ; Signed Integer                                                                    ;
; individualsevensegmentdisplaycontroll ; true  ; Enumerated                                                                        ;
+---------------------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst ;
+-------------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                             ;
+-------------------------+-------+----------------------------------------------------------------------------------+
; numcpu_coredebugsignals ; 868   ; Signed Integer                                                                   ;
; numexternaldebugsignals ; 152   ; Signed Integer                                                                   ;
+-------------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer0_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; countwidth     ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer1_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; countwidth     ; 16    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer2_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; countwidth     ; 16    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer3_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; countwidth     ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:ram_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; ramsize        ; 1024  ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_3vp3      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: addressDecoder:addressDecoder_inst ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; memsize        ; 1024  ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                             ;
+-------------------------------+----------------------------------------------------------+
; Name                          ; Value                                                    ;
+-------------------------------+----------------------------------------------------------+
; Number of entity instances    ; 1                                                        ;
; Entity Instance               ; pllClockGenerator:ClockGenerator|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                   ;
;     -- PLL_TYPE               ; AUTO                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                        ;
+-------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; RAM:ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 1024                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 0                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RAM:ram_inst"          ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; address[31..30] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst"                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dataavailableinterrupt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 73                          ;
; cycloneiii_ff         ; 3374                        ;
;     CLR               ; 97                          ;
;     CLR SCLR          ; 1                           ;
;     ENA CLR           ; 2943                        ;
;     ENA CLR SCLR      ; 218                         ;
;     ENA CLR SCLR SLD  ; 9                           ;
;     ENA CLR SLD       ; 41                          ;
;     SCLR              ; 26                          ;
;     plain             ; 39                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 6599                        ;
;     arith             ; 1183                        ;
;         2 data inputs ; 636                         ;
;         3 data inputs ; 547                         ;
;     normal            ; 5416                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 317                         ;
;         3 data inputs ; 573                         ;
;         4 data inputs ; 4478                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 30.60                       ;
; Average LUT depth     ; 12.25                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri Mar  7 12:47:49 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MiPro-V1 -c MiPro-V1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd
    Info (12022): Found design unit 1: top-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd Line: 54
    Info (12023): Found entity 1: top File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/BRAM_Intel.vhd
    Info (12022): Found design unit 1: RAM-SYN File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/BRAM_Intel.vhd Line: 28
    Info (12023): Found entity 1: RAM File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/BRAM_Intel.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_PinDigital.vhd
    Info (12022): Found design unit 1: IO_PinDigital-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_PinDigital.vhd Line: 17
    Info (12023): Found entity 1: IO_PinDigital File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_PinDigital.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/addressDecoder.vhd
    Info (12022): Found design unit 1: addressDecoder-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/addressDecoder.vhd Line: 38
    Info (12023): Found entity 1: addressDecoder File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/addressDecoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/ALU.vhd
    Info (12022): Found design unit 1: ALU-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/ALU.vhd Line: 29
    Info (12023): Found entity 1: ALU File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/busManagement.vhd
    Info (12022): Found design unit 1: busManagement-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/busManagement.vhd Line: 29
    Info (12023): Found entity 1: busManagement File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/busManagement.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockController.vhd
    Info (12022): Found design unit 1: clockController-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockController.vhd Line: 28
    Info (12023): Found entity 1: clockController File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockController.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd
    Info (12022): Found design unit 1: controlUnit-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd Line: 61
    Info (12023): Found entity 1: controlUnit File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/coreInterruptController.vhd
    Info (12022): Found design unit 1: coreInterruptController-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/coreInterruptController.vhd Line: 22
    Info (12023): Found entity 1: coreInterruptController File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/coreInterruptController.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd
    Info (12022): Found design unit 1: CPU_Core-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd Line: 39
    Info (12023): Found entity 1: CPU_Core File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/hardwareTimer.vhd
    Info (12022): Found design unit 1: hardwareTimer-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/hardwareTimer.vhd Line: 40
    Info (12023): Found entity 1: hardwareTimer File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/hardwareTimer.vhd Line: 19
Info (12021): Found 2 design units, including 0 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/helperPackage.vhd
    Info (12022): Found design unit 1: helperPackage File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/helperPackage.vhd Line: 5
    Info (12022): Found design unit 2: helperPackage-body File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/helperPackage.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_SevenSegmentDisplays.vhd
    Info (12022): Found design unit 1: IO_SevenSegmentDisplays-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_SevenSegmentDisplays.vhd Line: 34
    Info (12023): Found entity 1: IO_SevenSegmentDisplays File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_SevenSegmentDisplays.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd
    Info (12022): Found design unit 1: memoryMapping-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd Line: 62
    Info (12023): Found entity 1: memoryMapping File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorIntel.vhd
    Info (12022): Found design unit 1: pllClockGenerator-SYN File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorIntel.vhd Line: 22
    Info (12023): Found entity 1: pllClockGenerator File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorIntel.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/registerFile.vhd
    Info (12022): Found design unit 1: registerFile-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/registerFile.vhd Line: 27
    Info (12023): Found entity 1: registerFile File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/registerFile.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/serialInterface.vhd
    Info (12022): Found design unit 1: serialInterface-Behavioral File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/serialInterface.vhd Line: 35
    Info (12023): Found entity 1: serialInterface File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/serialInterface.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: /home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/DE10_LITE_Golden_Top.v Line: 29
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "pllClockGenerator" for hierarchy "pllClockGenerator:ClockGenerator" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd Line: 295
Info (12128): Elaborating entity "altpll" for hierarchy "pllClockGenerator:ClockGenerator|altpll:altpll_component" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorIntel.vhd Line: 113
Info (12130): Elaborated megafunction instantiation "pllClockGenerator:ClockGenerator|altpll:altpll_component" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorIntel.vhd Line: 113
Info (12133): Instantiated megafunction "pllClockGenerator:ClockGenerator|altpll:altpll_component" with the following parameter: File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorIntel.vhd Line: 113
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mmcm_ClockGenerator"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mmcm_ClockGenerator_altpll.v
    Info (12023): Found entity 1: mmcm_ClockGenerator_altpll File: /home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll.v Line: 31
Info (12128): Elaborating entity "mmcm_ClockGenerator_altpll" for hierarchy "pllClockGenerator:ClockGenerator|altpll:altpll_component|mmcm_ClockGenerator_altpll:auto_generated" File: /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "CPU_Core" for hierarchy "CPU_Core:CPU_Core_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd Line: 308
Info (12128): Elaborating entity "ALU" for hierarchy "CPU_Core:CPU_Core_inst|ALU:ALU_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd Line: 238
Info (12128): Elaborating entity "registerFile" for hierarchy "CPU_Core:CPU_Core_inst|registerFile:RegisterFile_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd Line: 262
Info (12128): Elaborating entity "busManagement" for hierarchy "CPU_Core:CPU_Core_inst|busManagement:busManagement_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd Line: 277
Info (12128): Elaborating entity "coreInterruptController" for hierarchy "CPU_Core:CPU_Core_inst|coreInterruptController:interruptController_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd Line: 301
Info (12128): Elaborating entity "controlUnit" for hierarchy "CPU_Core:CPU_Core_inst|controlUnit:CU" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd Line: 316
Info (10041): Inferred latch for "stateMachine:instructionClass.INVALID" at controlUnit.vhd(348) File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd Line: 348
Info (10041): Inferred latch for "stateMachine:instructionClass.CONTROL_FLOW" at controlUnit.vhd(348) File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd Line: 348
Info (10041): Inferred latch for "stateMachine:instructionClass.SPECIAL" at controlUnit.vhd(348) File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd Line: 348
Info (10041): Inferred latch for "stateMachine:instructionClass.DATA_MOVEMENT" at controlUnit.vhd(348) File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd Line: 348
Info (10041): Inferred latch for "stateMachine:instructionClass.DATA_PROCESSING" at controlUnit.vhd(348) File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd Line: 348
Info (12128): Elaborating entity "memoryMapping" for hierarchy "memoryMapping:memoryMapping_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd Line: 337
Warning (10036): Verilog HDL or VHDL warning at memoryMapping.vhd(174): object "serialDataAvailableInterrupt" assigned a value but never read File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd Line: 174
Info (12128): Elaborating entity "IO_SevenSegmentDisplays" for hierarchy "memoryMapping:memoryMapping_inst|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd Line: 509
Info (12128): Elaborating entity "clockController" for hierarchy "memoryMapping:memoryMapping_inst|clockController:clockController_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd Line: 525
Info (12128): Elaborating entity "serialInterface" for hierarchy "memoryMapping:memoryMapping_inst|serialInterface:serialInterface_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd Line: 539
Info (12128): Elaborating entity "hardwareTimer" for hierarchy "memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer0_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd Line: 564
Info (12128): Elaborating entity "hardwareTimer" for hierarchy "memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer1_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd Line: 582
Info (12128): Elaborating entity "hardwareTimer" for hierarchy "memoryMapping:memoryMapping_inst|hardwareTimer:hardwareTimer3_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd Line: 618
Info (12128): Elaborating entity "IO_PinDigital" for hierarchy "memoryMapping:memoryMapping_inst|IO_PinDigital:\GEN_IO_PINS:0:IO_PinDigital_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd Line: 639
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:ram_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd Line: 378
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:ram_inst|altsyncram:altsyncram_component" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/BRAM_Intel.vhd Line: 40
Info (12130): Elaborated megafunction instantiation "RAM:ram_inst|altsyncram:altsyncram_component" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/BRAM_Intel.vhd Line: 40
Info (12133): Instantiated megafunction "RAM:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/BRAM_Intel.vhd Line: 40
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3vp3.tdf
    Info (12023): Found entity 1: altsyncram_3vp3 File: /home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/altsyncram_3vp3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3vp3" for hierarchy "RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_3vp3:auto_generated" File: /home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "addressDecoder" for hierarchy "addressDecoder:addressDecoder_inst" File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd Line: 395
Info (13000): Registers with preset signals will power-up high File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd Line: 299
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sevenSegmentAnodes[0]" is stuck at GND File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd Line: 48
    Warning (13410): Pin "sevenSegmentAnodes[1]" is stuck at GND File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd Line: 48
    Warning (13410): Pin "sevenSegmentAnodes[2]" is stuck at GND File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd Line: 48
    Warning (13410): Pin "sevenSegmentAnodes[3]" is stuck at GND File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd Line: 48
    Warning (13410): Pin "sevenSegmentAnodes[4]" is stuck at GND File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd Line: 48
    Warning (13410): Pin "sevenSegmentAnodes[5]" is stuck at GND File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd Line: 48
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register CPU_Core:CPU_Core_inst|controlUnit:CU|sourceRegisterNumberReg[0] will power up to Low File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd Line: 834
    Critical Warning (18010): Register CPU_Core:CPU_Core_inst|controlUnit:CU|destinationRegisterNumberReg[0] will power up to Low File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd Line: 834
    Critical Warning (18010): Register CPU_Core:CPU_Core_inst|controlUnit:CU|addressRegisterNumberReg[0] will power up to Low File: /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd Line: 834
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9320 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 49 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 9214 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 565 megabytes
    Info: Processing ended: Fri Mar  7 12:48:11 2025
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:32


