Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Aug 17 16:56:40 2020
| Host         : Escritorio running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file block_interleaver_control_sets_placed.rpt
| Design       : block_interleaver
| Device       : xc7k480t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     3 |
|    Minimum number of control sets                        |     3 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     3 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                            Enable Signal                            |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | GEN_INT.INTERLEAVER_INST/IC/w_en_data_path                          | GEN_INT.INTERLEAVER_INST/IC/SR[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | GEN_INT.INTERLEAVER_INST/IC/FSM_sequential_w_current_state_reg[1]_0 | GEN_INT.INTERLEAVER_INST/IC/SR[0] |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG |                                                                     |                                   |               18 |             46 |         2.56 |
+----------------+---------------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+


