--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/home/bhood/.Xilinx/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock cclk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rstb        |    7.264(R)|      SLOW  |   -0.990(R)|      SLOW  |cclk_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock cclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hb0_dir     |        10.237(R)|      SLOW  |         4.502(R)|      FAST  |cclk_BUFGP        |   0.000|
hb0_ena     |        10.736(R)|      SLOW  |         4.748(R)|      FAST  |cclk_BUFGP        |   0.000|
hb1_dir     |         8.854(R)|      SLOW  |         3.617(R)|      FAST  |cclk_BUFGP        |   0.000|
led<0>      |        10.553(R)|      SLOW  |         4.690(R)|      FAST  |cclk_BUFGP        |   0.000|
led<1>      |        10.693(R)|      SLOW  |         4.762(R)|      FAST  |cclk_BUFGP        |   0.000|
led<2>      |        10.773(R)|      SLOW  |         4.817(R)|      FAST  |cclk_BUFGP        |   0.000|
led<3>      |        10.964(R)|      SLOW  |         4.910(R)|      FAST  |cclk_BUFGP        |   0.000|
led<4>      |        11.112(R)|      SLOW  |         4.992(R)|      FAST  |cclk_BUFGP        |   0.000|
led<5>      |        17.176(R)|      SLOW  |         8.411(R)|      FAST  |cclk_BUFGP        |   0.000|
led<6>      |        12.306(R)|      SLOW  |         5.626(R)|      FAST  |cclk_BUFGP        |   0.000|
led<7>      |        11.732(R)|      SLOW  |         5.327(R)|      FAST  |cclk_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock cclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cclk           |    4.501|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 19 15:05:54 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 436 MB



