
*** Running vivado
    with args -log pl_eth_10g_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pl_eth_10g_wrapper.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Aug  7 11:18:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source pl_eth_10g_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/elya/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5578] Found utility IPs instantiated in block design /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
Command: read_checkpoint -auto_incremental -incremental /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/utils_1/imports/synth_1/pl_eth_10g_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/utils_1/imports/synth_1/pl_eth_10g_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top pl_eth_10g_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 455473
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2621.730 ; gain = 132.656 ; free physical = 33860 ; free virtual = 41419
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_xbar_0/synth/pl_eth_10g_axi_pl_ps_imp_xbar_0.v:152]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_xbar_0/synth/pl_eth_10g_axi_pl_ps_imp_xbar_0.v:154]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_xbar_0/synth/pl_eth_10g_axi_pl_ps_imp_xbar_0.v:155]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_xbar_0/synth/pl_eth_10g_axi_pl_ps_imp_xbar_0.v:157]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_xbar_0/synth/pl_eth_10g_ps_axi_periph_imp_xbar_0.v:114]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_xbar_0/synth/pl_eth_10g_ps_axi_periph_imp_xbar_0.v:116]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_xbar_0/synth/pl_eth_10g_ps_axi_periph_imp_xbar_0.v:158]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_xbar_0/synth/pl_eth_10g_ps_axi_periph_imp_xbar_0.v:160]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_xbar_0/synth/pl_eth_10g_ps_axi_periph_imp_xbar_0.v:161]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_xbar_0/synth/pl_eth_10g_ps_axi_periph_imp_xbar_0.v:163]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_xbar_0/synth/pl_eth_10g_ps_axi_periph_imp_xbar_0.v:164]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_xbar_0/synth/pl_eth_10g_ps_axi_periph_imp_xbar_0.v:166]
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_5.v:2521]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0reset_out', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_wrapper.v:310]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll1reset_out', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_wrapper.v:311]
INFO: [Synth 8-11241] undeclared symbol 'qpll1clk_in', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_wrapper.v:322]
INFO: [Synth 8-11241] undeclared symbol 'qpll1refclk_in', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_wrapper.v:323]
INFO: [Synth 8-11241] undeclared symbol 'qpll0clk_in_0', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_wrapper.v:415]
INFO: [Synth 8-11241] undeclared symbol 'qpll0refclk_in_0', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_wrapper.v:416]
INFO: [Synth 8-11241] undeclared symbol 'qpll1clk_in_0', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_wrapper.v:417]
INFO: [Synth 8-11241] undeclared symbol 'qpll1refclk_in_0', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_wrapper.v:418]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0lock_in_0', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_wrapper.v:419]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll1lock_in_0', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_wrapper.v:420]
INFO: [Synth 8-11241] undeclared symbol 'drprst_in_0', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_wrapper.v:439]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0reset_out_0', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_wrapper.v:609]
INFO: [Synth 8-11241] undeclared symbol 'gt_txusrclk2_0', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_wrapper.v:740]
INFO: [Synth 8-11241] undeclared symbol 'gt_rxusrclk2_0', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_wrapper.v:741]
INFO: [Synth 8-11241] undeclared symbol 'ctl_ptp_transpclk_mode', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_top.v:367]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:487]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element GEN_ASYNC_RESET.p_soft_reset_d3_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:1275]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2151]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2153]
WARNING: [Synth 8-6014] Unused sequential element araddr_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2155]
WARNING: [Synth 8-6014] Unused sequential element sof_ftch_desc_del_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:21432]
WARNING: [Synth 8-6014] Unused sequential element GEN_NOMULT_CHANNEL.counter_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:21520]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.reg1_64_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:21602]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.reg1_bd_64_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:21603]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.queue_dout_new_64_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:21618]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.queue_dout_new_bd_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:21619]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.reg2_64_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:21763]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.reg2_bd_64_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:21764]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.queue_dout2_new_64_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:21779]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.queue_dout2_new_bd_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:21780]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:333]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:336]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:339]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:2009]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:2009]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_type_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:7918]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_tag_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:7772]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_reg_full_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:7924]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:4945]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:4952]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_btt_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:10177]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_type_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:10178]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_reg_full_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:10184]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd2data_valid_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:10019]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd2addr_valid_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:10018]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:4945]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:4952]
WARNING: [Synth 8-6014] Unused sequential element sig_s2mm_strm_wready_del_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:11866]
WARNING: [Synth 8-6014] Unused sequential element sig_next_strt_strb_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:12802]
WARNING: [Synth 8-6014] Unused sequential element sig_first_dbeat_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:13064]
WARNING: [Synth 8-6014] Unused sequential element sig_single_dbeat_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd:13066]
WARNING: [Synth 8-6014] Unused sequential element queue_more_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:13811]
WARNING: [Synth 8-6014] Unused sequential element updt_desc_reg1_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:12928]
WARNING: [Synth 8-6014] Unused sequential element queue_more_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:18639]
WARNING: [Synth 8-6014] Unused sequential element GEN_ASYNC_CMDSTAT_RESET.sig_sec_reset_in_reg_n_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:469]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:771]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:771]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:8000]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:8311]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10356]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10363]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:13159]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1496]
WARNING: [Synth 8-6014] Unused sequential element sig_flush_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:30799]
WARNING: [Synth 8-6014] Unused sequential element GEN_DELAY_REG[7].sig_delay_data_reg_reg[7] was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:31113]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:771]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:26242]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:26446]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:26902]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:27447]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:27946]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:28039]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:28040]
WARNING: [Synth 8-6014] Unused sequential element sig_flush_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:36910]
WARNING: [Synth 8-6014] Unused sequential element GEN_DELAY_REG[7].sig_delay_data_reg_reg[7] was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:37227]
WARNING: [Synth 8-6014] Unused sequential element GEN_INCLUDE_DRE.lsig_pushreg_empty_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:47572]
WARNING: [Synth 8-6014] Unused sequential element GEN_INCLUDE_DRE.lsig_pullreg_full_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:47628]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:47317]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1496]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1496]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10356]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10363]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:16881]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:16886]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22712]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22685]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:489]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity pl_eth_10g_ila_0_0 does not have driver. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ila_0_0_1/synth/pl_eth_10g_ila_0_0.v:114]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_cpu does not have driver. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/ila_cpu/synth/ila_cpu.v:106]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/synth/pl_eth_10g_welch_preprocess_1_0.sv:164]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ILA0'. This will prevent further optimization [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/92d5/src/welch_preprocess.sv:224]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'WPSD0'. This will prevent further optimization [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/92d5/src/welch_preprocess.sv:197]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IQ_MEM0'. This will prevent further optimization [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/92d5/src/welch_preprocess.sv:143]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ILA1'. This will prevent further optimization [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/92d5/src/welch_preprocess.sv:234]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ETH_FILT0'. This will prevent further optimization [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/92d5/src/welch_preprocess.sv:108]
INFO: [Synth 8-4490] FSM extraction disabled for register 'waddr_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'raddr_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'rlane_fifo_waddr_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'rlane_fifo_raddr_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element start_count_5K_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_top.v:694]
WARNING: [Synth 8-6014] Unused sequential element rx_clk_count_reg was removed.  [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_top.v:695]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net ctl_ptp_transpclk_mode in module/entity pl_eth_10g_xxv_ethernet_0_0_top does not have driver. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_top.v:367]
WARNING: [Synth 8-3848] Net tx_period_ns in module/entity pl_eth_10g_xxv_ethernet_0_0_top does not have driver. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_top.v:278]
WARNING: [Synth 8-3848] Net rx_period_ns in module/entity pl_eth_10g_xxv_ethernet_0_0_top does not have driver. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/xxv_ethernet_v4_1_13/pl_eth_10g_xxv_ethernet_0_0_top.v:279]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_33_axi_upsizer__parameterized1 does not have driver. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/d794/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7164]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e does not have driver. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_5.v:395]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e does not have driver. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_5.v:1415]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e does not have driver. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_5.v:1416]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e does not have driver. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_5.v:1417]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e does not have driver. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_5.v:1418]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xxv_ethernet_0'. This will prevent further optimization [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/synth/pl_eth_10g.v:1102]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'welch_preprocess_1'. This will prevent further optimization [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/synth/pl_eth_10g.v:1065]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/synth/pl_eth_10g.v:1019]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 4275.684 ; gain = 1786.609 ; free physical = 27108 ; free virtual = 34660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 4275.684 ; gain = 1786.609 ; free physical = 27037 ; free virtual = 34589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 4275.684 ; gain = 1786.609 ; free physical = 27037 ; free virtual = 34589
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4275.684 ; gain = 0.000 ; free physical = 27227 ; free virtual = 34779
INFO: [Netlist 29-17] Analyzing 12206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0_board.xdc] for cell 'pl_eth_10g_i/zups/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0_board.xdc] for cell 'pl_eth_10g_i/zups/rst_ps8_0_99M/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0.xdc] for cell 'pl_eth_10g_i/zups/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0.xdc] for cell 'pl_eth_10g_i/zups/rst_ps8_0_99M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pl_eth_10g_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pl_eth_10g_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_zynq_ultra_ps_e_0_0/pl_eth_10g_zynq_ultra_ps_e_0_0.xdc] for cell 'pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_zynq_ultra_ps_e_0_0/pl_eth_10g_zynq_ultra_ps_e_0_0.xdc] for cell 'pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0.xdc] for cell 'pl_eth_10g_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0.xdc] for cell 'pl_eth_10g_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pl_eth_10g_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pl_eth_10g_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/ip_0/synth/pl_eth_10g_xxv_ethernet_0_0_gt.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/ip_0/synth/pl_eth_10g_xxv_ethernet_0_0_gt.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/ip_0/synth/pl_eth_10g_xxv_ethernet_0_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pl_eth_10g_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pl_eth_10g_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0_board.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0_board.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pl_eth_10g_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pl_eth_10g_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_gpio_0_0/pl_eth_10g_axi_gpio_0_0_board.xdc] for cell 'pl_eth_10g_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_gpio_0_0/pl_eth_10g_axi_gpio_0_0_board.xdc] for cell 'pl_eth_10g_i/axi_gpio_0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_gpio_0_0/pl_eth_10g_axi_gpio_0_0.xdc] for cell 'pl_eth_10g_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_gpio_0_0/pl_eth_10g_axi_gpio_0_0.xdc] for cell 'pl_eth_10g_i/axi_gpio_0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ila_0_0_1/ila_v6_2/constraints/ila.xdc] for cell 'pl_eth_10g_i/ila_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ila_0_0_1/ila_v6_2/constraints/ila.xdc] for cell 'pl_eth_10g_i/ila_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ila_0_0_1/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pl_eth_10g_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pl_eth_10g_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].FIFO0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].FIFO0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].FIFO0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].FIFO0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].FIFO0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].FIFO0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].FIFO0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].FIFO0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/ila_cpu/ila_v6_2/constraints/ila.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/ila_cpu/ila_v6_2/constraints/ila.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/ila_cpu/ila_v6_2/constraints/ila.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/ila_cpu/ila_v6_2/constraints/ila.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/ila_cpu/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pl_eth_10g_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pl_eth_10g_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'gt_rx_gt_port_0_p'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'gt_rx_gt_port_0_n'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'gt_tx_gt_port_0_p'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'gt_tx_gt_port_0_n'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:23]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/pl_eth_10g_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pl_eth_10g_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pl_eth_10g_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pl_eth_10g_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pl_eth_10g_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0_clocks.xdc] for cell 'pl_eth_10g_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0_clocks.xdc] for cell 'pl_eth_10g_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pl_eth_10g_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pl_eth_10g_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pl_eth_10g_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pl_eth_10g_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pl_eth_10g_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pl_eth_10g_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pl_eth_10g_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pl_eth_10g_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pl_eth_10g_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pl_eth_10g_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 75 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4335.793 ; gain = 0.000 ; free physical = 27280 ; free virtual = 34830
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2699 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 240 instances
  CFGLUT5 => SRLC32E: 31 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 72 instances
  FDE => FDRE: 1516 instances
  FDR => FDRE: 720 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 39 instances
  RAMB18 => RAMB18E2: 80 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.69 . Memory (MB): peak = 4335.793 ; gain = 0.000 ; free physical = 27277 ; free virtual = 34829
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 4335.793 ; gain = 1846.719 ; free physical = 27184 ; free virtual = 34735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 4343.797 ; gain = 1854.723 ; free physical = 27184 ; free virtual = 34735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0.xdc, line 49).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_zynq_ultra_ps_e_0_0/pl_eth_10g_zynq_ultra_ps_e_0_0.xdc, line 26).
Applied set_property keep_hierarchy = soft for pl_eth_10g_i/xxv_ethernet_0/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 83).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property DONT_TOUCH = true for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_araddr_reg. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc, line 85).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/rst_ps8_0_99M/U0. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 124).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 132).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 135).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 143).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/xxv_ethernet_0/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 146).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_gpio_0/U0. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 154).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/ila_0/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 162).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 170).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 170).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[0].FIFO0 /U0. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 178).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[1].FIFO0 /U0. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 178).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[2].FIFO0 /U0. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 178).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[3].FIFO0 /U0. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 178).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 185).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 190).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 195).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 200).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 205).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 210).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst. (constraint file  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/dont_touch.xdc, line 217).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/ps_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/ps_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/dma_rx_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/dma_tx_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/rx_rst_n. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/tx_rst_n. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/rx_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/sfp_tx_dis_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/tx_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/xxv_ethernet_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[0].WPC1 /WM0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[1].WPC1 /WM0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[2].WPC1 /WM0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[3].WPC1 /WM0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[0].WPC1 /FFT0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[1].WPC1 /FFT0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[2].WPC1 /FFT0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[3].WPC1 /FFT0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[0].FIFO0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[1].FIFO0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[2].FIFO0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/\genblk1[3].FIFO0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/ILA0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/ILA1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/welch_preprocess_1/inst/XPM0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/rx_data_fifo/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/tx_data_fifo/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/rx_data_fifo/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/tx_data_fifo/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 4343.797 ; gain = 1854.723 ; free physical = 27188 ; free virtual = 34739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 4343.797 ; gain = 1854.723 ; free physical = 27228 ; free virtual = 34780
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Over 50% of reference run partitions are impacted by design changes. Reverting to default synthesis
IncrSyn: Total reference run partitions are 16, Impacted partitions are 16.
IncrSyn: List of changed modules: 
	Changed Module : pl_eth_10g
WARNING: [Synth 8-6702] IncrSynth : Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 4343.797 ; gain = 1854.723 ; free physical = 27292 ; free virtual = 34845
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ftch_cs_reg' in module 'axi_sg_ftch_sm'
INFO: [Synth 8-802] inferred FSM for state register 'updt_cs_reg' in module 'axi_sg_updt_sm'
INFO: [Synth 8-802] inferred FSM for state register 'pntr_cs_reg' in module 'axi_sg_updt_queue'
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
ROM "GEN_MUXFARM_64.s_case_i_64" will be implemented in logic because its size less than 1024
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
ROM "GEN_MUXFARM_64.s_case_i_64" will be implemented in logic because its size less than 1024
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ethernet_filter'
INFO: [Synth 8-3936] Found unconnected internal register 'addr_p2_last_rk_reg_reg' and it is trimmed from '10' to '9' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/scale_logic.vhd:448]
INFO: [Synth 8-3936] Found unconnected internal register 'cnt_reg2_reg' and it is trimmed from '10' to '9' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/scale_logic.vhd:196]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult1_reg.mlplied1_re_reg' and it is trimmed from '47' to '45' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/overflow_gen.vhd:244]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult1_reg.mlplied1_im_reg' and it is trimmed from '47' to '45' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/overflow_gen.vhd:253]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult2_reg.mlplied2_re_reg' and it is trimmed from '47' to '45' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/overflow_gen.vhd:294]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult2_reg.mlplied2_im_reg' and it is trimmed from '47' to '45' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/overflow_gen.vhd:303]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult3_reg.mlplied3_re_reg' and it is trimmed from '47' to '45' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/overflow_gen.vhd:344]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult3_reg.mlplied3_im_reg' and it is trimmed from '47' to '45' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/overflow_gen.vhd:353]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'welch_psd_channel__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'welch_psd_channel__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'welch_psd_channel__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'welch_psd_channel'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'welch_psd'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'welch_psd'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xxv_ethernet_v4_1_13_mac_baser_axis_nopause_tx_xgmii_scrambler'
INFO: [Synth 8-4490] FSM extraction disabled for register 'waddr_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'raddr_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'waddr_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'raddr_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'rx_decoder_state_d3_reg' in module 'xxv_ethernet_v4_1_13_mac_baser_axis_nopause_rx_64b66b_decoder'
INFO: [Synth 8-4490] FSM extraction disabled for register 'rlane_fifo_waddr_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'rlane_fifo_raddr_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'rlane_fifo_waddr_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'rlane_fifo_raddr_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'fifo_generator_v13_2_11_rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_34_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_33_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_33_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
            fetch_status |                               10 |                               10
             fetch_error |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ftch_cs_reg' using encoding 'sequential' in module 'axi_sg_ftch_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
         get_update_pntr |                              001 |                              001
       update_descriptor |                              010 |                              010
           update_status |                              011 |                              011
            update_error |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'updt_cs_reg' using encoding 'sequential' in module 'axi_sg_updt_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        read_curdesc_lsb |                               01 |                               01
            write_status |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pntr_cs_reg' using encoding 'sequential' in module 'axi_sg_updt_queue'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'sequential' in module 'axi_dma_mm2s_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__1'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7082] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7082] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                             0001 | 00000000000000000000000000000000
                   Type1 |                             0010 | 00000000000000000000000000000001
                   Data1 |                             0100 | 00000000000000000000000000000010
                   Last1 |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ethernet_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                                0 | 00000000000000000000000000000000
                   Mult1 |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'welch_psd_channel__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                                0 | 00000000000000000000000000000000
                   Mult1 |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'welch_psd_channel__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                                0 | 00000000000000000000000000000000
                   Mult1 |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'welch_psd_channel__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                                0 | 00000000000000000000000000000000
                   Mult1 |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'welch_psd_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RIdle |                                0 | 00000000000000000000000000000000
                   Read1 |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'welch_psd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                                0 | 00000000000000000000000000000000
                  Start1 |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'welch_psd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       ST_RESET_ALL_INIT |                              000 |                              000
     ST_RESET_ALL_BRANCH |                              001 |                              001
     ST_RESET_ALL_TX_PLL |                              010 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              011 |                              011
      ST_RESET_ALL_RX_DP |                              100 |                              100
     ST_RESET_ALL_RX_PLL |                              101 |                              101
    ST_RESET_ALL_RX_WAIT |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
INFO: [Synth 8-6904] The RAM "xxv_ethernet_v4_1_13_mac_baser_axis_nopause_tx_lbus_adapter:/tx_1588_fifo_r_reg" of size (depth=40 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               11
*
                      S0 |                               01 |                               00
                      S1 |                               10 |                               01
                      S2 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xxv_ethernet_v4_1_13_mac_baser_axis_nopause_tx_xgmii_scrambler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_INIT |                               01 |                               00
                    RX_E |                               00 |                               11
                    RX_T |                               11 |                               10
                    RX_D |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_decoder_state_d3_reg' using encoding 'sequential' in module 'xxv_ethernet_v4_1_13_mac_baser_axis_nopause_rx_64b66b_decoder'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'fifo_generator_v13_2_11_rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_34_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_33_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_33_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 4343.797 ; gain = 1854.723 ; free physical = 27271 ; free virtual = 34814
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Change is too high


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'sin_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '11' to '10' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/bfly_byp_j.vhd:123]
INFO: [Synth 8-3936] Found unconnected internal register 'cos_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '11' to '10' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/bfly_byp_j.vhd:123]
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6040] Register sin_addr_2s_comp/use_output_reg.D_OUT_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register cos_addr_2s_comp/use_output_reg.D_OUT_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-3936] Found unconnected internal register 'sin_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '11' to '10' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/bfly_byp_j.vhd:123]
INFO: [Synth 8-3936] Found unconnected internal register 'cos_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '11' to '10' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/bfly_byp_j.vhd:123]
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6040] Register sin_addr_2s_comp/use_output_reg.D_OUT_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register cos_addr_2s_comp/use_output_reg.D_OUT_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-3936] Found unconnected internal register 'sin_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '11' to '10' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/bfly_byp_j.vhd:123]
INFO: [Synth 8-3936] Found unconnected internal register 'cos_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '11' to '10' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/bfly_byp_j.vhd:123]
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6040] Register sin_addr_2s_comp/use_output_reg.D_OUT_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register cos_addr_2s_comp/use_output_reg.D_OUT_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-4471] merging register 'processing_address_generator/cnt_reg_reg[9:0]' into 'delay_line_for_twiddle_rn/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[9:0]' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/scale_logic.vhd:187]
INFO: [Synth 8-4471] merging register 'processing_address_generator/rank_reg_reg[2:0]' into 'delay_line_for_twiddle_rank/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[2:0]' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/scale_logic.vhd:205]
INFO: [Synth 8-4471] merging register 'twiddle_address_generator/N_MAX_P4.p4/cnt_rank_signal.cnt_rn_delay_reg[8:0]' into 'processing_address_generator/cnt_reg2_reg[8:0]' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/rw_addr_gen_b.vhd:382]
INFO: [Synth 8-5544] ROM "control/max_asy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[0][12:0]' into 'pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[0][12:0]' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/mult_gen_v12_0_vh_rfs.vhd:1827]
INFO: [Synth 8-4471] merging register 'pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[1][12:0]' into 'pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[1][12:0]' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/mult_gen_v12_0_vh_rfs.vhd:1827]
INFO: [Synth 8-4471] merging register 'pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[0][12:0]' into 'pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[0][12:0]' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/mult_gen_v12_0_vh_rfs.vhd:1827]
INFO: [Synth 8-4471] merging register 'pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[1][12:0]' into 'pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[1][12:0]' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/mult_gen_v12_0_vh_rfs.vhd:1827]
INFO: [Synth 8-4471] merging register 'pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[0][12:0]' into 'pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[0][12:0]' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/mult_gen_v12_0_vh_rfs.vhd:1827]
INFO: [Synth 8-4471] merging register 'pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[1][12:0]' into 'pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[1][12:0]' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/mult_gen_v12_0_vh_rfs.vhd:1827]
INFO: [Synth 8-4471] merging register 'pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_1/need_bypass_delay.byp_ar_reg' into 'pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_0/need_delay.byp_ar_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/hdl/bf_dsp_mul_j_bypass.vhd:87]
INFO: [Synth 8-5587] ROM size for "axi_wrapper/ret" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "axi_wrapper/ret" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[4].gen_reset.i_nfft_reg) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[3].gen_set.i_nfft_reg) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[2].gen_set.i_nfft_reg) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[1].gen_reset.i_nfft_reg) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[0].gen_reset.i_nfft_reg) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre0) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_0r/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_0i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_1r/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_1i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_2r/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_2i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_3r/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_3i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P4.p4/nor_gate[0].pre_tw2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/COSINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/COSINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/COSINE_reg[16] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][9]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][9]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][9]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][8]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][8]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][8]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][7]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][7]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][7]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][6]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][6]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][6]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][5]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][5]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][5]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][4]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][4]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][4]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][3]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][3]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][3]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][2]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][2]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][2]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][1]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][1]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][1]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][0]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][0]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][0]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/dig_rev_reg[1]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/IN_WR_ADDR_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/dig_rev_reg[3]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/IN_WR_ADDR_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/dig_rev_reg[0]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/IN_WR_ADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/dig_rev_reg[2]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/IN_WR_ADDR_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/reset_pipe_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/axi_wrapper/gen_has_nfft.nfft_expandedmssr_reg[0]' (FDSE) to 'U0/i_synth/axi_wrapper/gen_has_nfft.nfft_expandedmssr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/axi_wrapper/gen_has_nfft.nfft_expandedmssr_reg[1]' (FDSE) to 'U0/i_synth/axi_wrapper/gen_has_nfft.nfft_expandedmssr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/gen_nrt_events.event_status_channel_halt_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P4.p4/pre_tw2_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/reset_pipe_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P4.p4/tw2_reg_loop[0].tw2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/sin_addr_2s_comp/use_output_reg.D_OUT_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/cos_addr_2s_comp/use_output_reg.D_OUT_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/pos_addr_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/sclr_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/current_state_reg[8] )
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P4.p4/tw2_reg_loop[0].tw2_reg) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/sel3_reg[1]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/sel3_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/sel3_reg[0]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/sel3_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/sel2_reg[1]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/sel2_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/sel2_reg[0]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/sel2_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/sel1_reg[1]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/sel1_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/sel1_reg[0]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/sel1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/sel0_reg[1]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/sel0_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/sel0_reg[0]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/sel0_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/sin_addr_2s_comp/use_output_reg.D_OUT_reg[0]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/cos_addr_2s_comp/use_output_reg.D_OUT_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/sin_addr_2s_comp/use_output_reg.D_OUT_reg[0]' (FDE) to 'U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/cos_addr_2s_comp/use_output_reg.D_OUT_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port.i_nfft_gen[3].gen_reset.i_nfft_reg )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/axi_wrapper/gen_has_nfft.nfft_expandedmssr_reg[2]' (FDSE) to 'U0/i_synth/axi_wrapper/gen_has_nfft.nfft_expandedmssr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/axi_wrapper/gen_has_nfft.nfft_expandedmssr_reg[3]' (FDSE) to 'U0/i_synth/axi_wrapper/gen_has_nfft.nfft_expandedmssr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/axi_wrapper/gen_has_nfft.nfft_expandedmssr_reg[4]' (FDSE) to 'U0/i_synth/axi_wrapper/gen_has_nfft.nfft_expandedmssr_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_synth/\axi_wrapper/gen_has_nfft.nfft_expandedmssr_reg[5] )
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port.i_nfft_gen[3].gen_reset.i_nfft_reg) is unused and will be removed from module xfft_v9_1_13_viv.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\last_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'cpu_bresp_reg[0]' (FDC) to 'cpu_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1008]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1009]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[992]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[993]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[976]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[977]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[960]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[961]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[944]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[945]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[928]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[929]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[912]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[913]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[896]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[897]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[880]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[881]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[864]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[865]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[848]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[849]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[832]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[833]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[816]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[817]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[800]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[801]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[784]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[785]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[768]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[769]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[752]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[753]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[736]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[737]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[720]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[721]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[704]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[705]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[688]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[689]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[672]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[673]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[656]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[657]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[640]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[641]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[624]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[625]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[608]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[609]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[592]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[593]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[576]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[577]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[560]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[561]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[544]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[545]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[528]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[529]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[512]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[513]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[496]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[497]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[480]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[481]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[464]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[465]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[448]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[449]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[432]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[433]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[416]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[417]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[400]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[401]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[384]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[385]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[368]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[369]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[352]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[353]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[336]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[337]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[320]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[321]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[304]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[305]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[288]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[289]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[272]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[273]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[256]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[257]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[240]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[241]'
INFO: [Synth 8-3886] merging instance 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[224]' (FDRE) to 'ILA0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[225]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[4].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_4 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_3 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_0 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_1 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[0].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[1].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[2].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[3].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_88f /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_892 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_88d /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_88c /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_887 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[4].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[0].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_86 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_14 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_13 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_12 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_11 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_10 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_f /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_e /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_d /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_c /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_b /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_a /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_9 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_8 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_5 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_4 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_3 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_2 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_1 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/reg_0 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ILA0/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "tx_mty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_mty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "val_p4_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "i_pl_eth_10g_xxv_ethernet_0_0_CORE/\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER /i_TX_LBUS_ADAPTER/tx_1588_fifo_r_reg" of size (depth=40 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'eop_combined_reg' into 'eop_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/0682/hdl/xxv_ethernet_v4_1_vl_rfs.sv:215499]
INFO: [Synth 8-4471] merging register 'sop_combined_reg' into 'sop_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/0682/hdl/xxv_ethernet_v4_1_vl_rfs.sv:215501]
INFO: [Synth 8-4471] merging register 'eop_combined_d1_reg' into 'eop_d1_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/0682/hdl/xxv_ethernet_v4_1_vl_rfs.sv:215500]
INFO: [Synth 8-4471] merging register 'sop_reg' into 'sop_combined_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/0682/hdl/xxv_ethernet_v4_1_vl_rfs.sv:216119]
INFO: [Synth 8-4471] merging register 'eop_reg' into 'eop_combined_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/0682/hdl/xxv_ethernet_v4_1_vl_rfs.sv:216121]
INFO: [Synth 8-4471] merging register 'eop_combined_d1_reg' into 'eop_d1_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/0682/hdl/xxv_ethernet_v4_1_vl_rfs.sv:216137]
INFO: [Synth 8-5544] ROM "truncate_mty" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "truncate_del_mty" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_eop_bytes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlane_fifo_raddr_gray" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_RX_AXIS_ADAPTER/rx_axis_tkeep" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "i_pl_eth_10g_xxv_ethernet_0_0_CORE/\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER /tx_1588_fifo_r_reg" of size (depth=40 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "I_STRT_STRB_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I_STRT_STRB_GEN/var_start_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I_END_STRB_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_rd_xfer_cmplt_reg' into 'sig_last_mmap_dbeat_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:12441]
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:19476]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:1937]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:1938]
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:19476]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:44096]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:44091]
INFO: [Synth 8-5544] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_start_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:19476]
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "GEN_INDET_BTT.I_STRT_STRB_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_INDET_BTT.I_STRT_STRB_GEN/var_start_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:725]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axis_updt_sts_tready_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/m_axis_ftch_sts_tready_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:23891]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg2_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:333]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:737]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg2_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:13694]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:11824]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:13260]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:13204]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:13178]
INFO: [Synth 8-4471] merging register 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg' into 'GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:12805]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1681]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 18 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 71 bits, new ram width 53 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7082] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7082] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 10 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 35 bits, new ram width 25 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7082] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-6904] The RAM "axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 10 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 84 bits, new ram width 74 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 84 bits, new ram width 73 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '132' to '131' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:1726]
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:1726]
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:1726]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:02:42 . Memory (MB): peak = 4355.723 ; gain = 1866.648 ; free physical = 26502 ; free virtual = 34047
---------------------------------------------------------------------------------
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_21 : 0 0 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_21 : 0 1 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_21 : 0 2 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_21 : 0 3 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_33 : 0 0 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_33 : 0 1 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_33 : 0 2 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_33 : 0 3 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_45 : 0 0 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_45 : 0 1 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_45 : 0 2 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_45 : 0 3 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_d : 0 0 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_d : 0 1 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_d : 0 2 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_d : 0 3 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_0 : 0 0 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_0 : 0 1 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_0 : 0 2 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_0 : 0 3 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1a : 0 0 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1a : 0 1 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1a : 0 2 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1a : 0 3 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2c : 0 0 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2c : 0 1 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2c : 0 2 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2c : 0 3 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_3e : 0 0 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_3e : 0 1 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_3e : 0 2 : 3101 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_3e : 0 3 : 3120 12442 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_22 : 0 0 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_22 : 0 1 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_22 : 0 2 : 3120 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_22 : 0 3 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_34 : 0 0 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_34 : 0 1 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_34 : 0 2 : 3120 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_34 : 0 3 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_46 : 0 0 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_46 : 0 1 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_46 : 0 2 : 3120 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_46 : 0 3 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_e : 0 0 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_e : 0 1 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_e : 0 2 : 3120 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_e : 0 3 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1b : 0 0 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1b : 0 1 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1b : 0 2 : 3120 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1b : 0 3 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2d : 0 0 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2d : 0 1 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2d : 0 2 : 3120 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2d : 0 3 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_3f : 0 0 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_3f : 0 1 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_3f : 0 2 : 3120 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_3f : 0 3 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_4 : 0 0 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_4 : 0 1 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_4 : 0 2 : 3120 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_4 : 0 3 : 3101 12423 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_23 : 0 0 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_23 : 0 1 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_23 : 0 2 : 2105 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_23 : 0 3 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_35 : 0 0 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_35 : 0 1 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_35 : 0 2 : 2105 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_35 : 0 3 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_47 : 0 0 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_47 : 0 1 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_47 : 0 2 : 2105 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_47 : 0 3 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_f : 0 0 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_f : 0 1 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_f : 0 2 : 2105 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_f : 0 3 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1c : 0 0 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1c : 0 1 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1c : 0 2 : 2105 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1c : 0 3 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2e : 0 0 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2e : 0 1 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2e : 0 2 : 2105 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2e : 0 3 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_40 : 0 0 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_40 : 0 1 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_40 : 0 2 : 2105 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_40 : 0 3 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_5 : 0 0 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_5 : 0 1 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_5 : 0 2 : 2105 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_5 : 0 3 : 3101 11408 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_10 : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_10 : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_10 : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_10 : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_11 : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_11 : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_11 : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_11 : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_24 : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_24 : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_24 : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_24 : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_25 : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_25 : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_25 : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_25 : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_36 : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_36 : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_36 : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_36 : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_37 : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_37 : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_37 : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_37 : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_48 : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_48 : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_48 : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_48 : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_49 : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_49 : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_49 : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_49 : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1d : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1d : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1d : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1d : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1e : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1e : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1e : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1e : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2f : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2f : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2f : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_2f : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_30 : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_30 : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_30 : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_30 : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_41 : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_41 : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_41 : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_41 : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_42 : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_42 : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_42 : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_42 : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_7 : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_7 : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_7 : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_7 : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_9 : 0 0 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_9 : 0 1 : 3101 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_9 : 0 2 : 2086 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_9 : 0 3 : 2105 10393 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_12 : 0 0 : 3101 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_12 : 0 1 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_12 : 0 2 : 2105 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_12 : 0 3 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_26 : 0 0 : 3101 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_26 : 0 1 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_26 : 0 2 : 2105 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_26 : 0 3 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_38 : 0 0 : 3101 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_38 : 0 1 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_38 : 0 2 : 2105 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_38 : 0 3 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_4a : 0 0 : 3101 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_4a : 0 1 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_4a : 0 2 : 2105 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_4a : 0 3 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1f : 0 0 : 3101 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1f : 0 1 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1f : 0 2 : 2105 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_1f : 0 3 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_31 : 0 0 : 3101 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_31 : 0 1 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_31 : 0 2 : 2105 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_31 : 0 3 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_43 : 0 0 : 3101 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_43 : 0 1 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_43 : 0 2 : 2105 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_43 : 0 3 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_a : 0 0 : 3101 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_a : 0 1 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_a : 0 2 : 2105 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_a : 0 3 : 2086 9378 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_imag_sq0_13 : 0 0 : 1819 1819 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_imag_sq0_27 : 0 0 : 1819 1819 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_imag_sq0_39 : 0 0 : 1819 1819 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_imag_sq0_4b : 0 0 : 1819 1819 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 fft_real_sq0_20 : 0 0 : 1819 1819 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 fft_real_sq0_32 : 0 0 : 1819 1819 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 fft_real_sq0_44 : 0 0 : 1819 1819 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 fft_real_sq0_b : 0 0 : 1819 1819 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 p_0_out_16 : 0 0 : 1353 1353 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 p_0_out_19 : 0 0 : 1353 1353 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 p_0_out_29 : 0 0 : 1353 1353 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 p_0_out_2b : 0 0 : 1353 1353 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 p_0_out_3b : 0 0 : 1353 1353 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 p_0_out_3d : 0 0 : 1353 1353 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 p_0_out_4d : 0 0 : 1353 1353 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 p_0_out_4f : 0 0 : 1353 1353 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 p_0_out_14 : 0 0 : 1325 1325 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__1__GC0 p_0_out_18 : 0 0 : 1325 1325 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 p_0_out_28 : 0 0 : 1325 1325 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__2__GC0 p_0_out_2a : 0 0 : 1325 1325 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 p_0_out_3a : 0 0 : 1325 1325 : Used 1 time 0
 Sort Area is welch_psd_channel__xdcDup__3__GC0 p_0_out_3c : 0 0 : 1325 1325 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 p_0_out_4c : 0 0 : 1325 1325 : Used 1 time 0
 Sort Area is welch_psd_channel__GC0 p_0_out_4e : 0 0 : 1325 1325 : Used 1 time 0
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:44 ; elapsed = 00:03:01 . Memory (MB): peak = 5570.633 ; gain = 3081.559 ; free physical = 24585 ; free virtual = 32130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 10 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 84 bits, new ram width 74 bits.
INFO: [Synth 8-5556] The block RAM "pl_eth_10g_i/i_2049_0/rx_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 84 bits, new ram width 73 bits.
INFO: [Synth 8-5556] The block RAM "pl_eth_10g_i/i_2049_0/tx_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-14] Message 'Synth 8-5775' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:41 ; elapsed = 00:04:59 . Memory (MB): peak = 6113.711 ; gain = 3624.637 ; free physical = 24033 ; free virtual = 31585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/i_0/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:58 ; elapsed = 00:05:19 . Memory (MB): peak = 6141.652 ; gain = 3652.578 ; free physical = 19821 ; free virtual = 27378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6261]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:927]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:2093]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:2094]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:4390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_util_vector_logic_0_0/synth/pl_eth_10g_util_vector_logic_0_0.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6902]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6606]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6606]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6606]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6606]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6606]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6606]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6606]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6606]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v:6583]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:10 ; elapsed = 00:05:32 . Memory (MB): peak = 6141.652 ; gain = 3652.578 ; free physical = 19808 ; free virtual = 27368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:10 ; elapsed = 00:05:32 . Memory (MB): peak = 6141.652 ; gain = 3652.578 ; free physical = 19716 ; free virtual = 27278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:23 ; elapsed = 00:05:46 . Memory (MB): peak = 6141.652 ; gain = 3652.578 ; free physical = 19695 ; free virtual = 27410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:24 ; elapsed = 00:05:46 . Memory (MB): peak = 6141.652 ; gain = 3652.578 ; free physical = 19695 ; free virtual = 27407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:25 ; elapsed = 00:05:47 . Memory (MB): peak = 6141.652 ; gain = 3652.578 ; free physical = 19656 ; free virtual = 27323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:26 ; elapsed = 00:05:48 . Memory (MB): peak = 6141.652 ; gain = 3652.578 ; free physical = 19661 ; free virtual = 27328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_1759                 | (C'-((A''*B'')'))'      | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp_1759                 | (PCIN>>17-((A''*B')'))' | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1757 | (C+(A'*B'')')'          | 17     | 18     | 11     | -      | 17     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1757 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1751 | (C'+(A''*B'')')'        | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1751 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp_1739                 | (C'-((A''*B'')'))'      | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp_1739                 | (PCIN>>17-((A''*B')'))' | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1737 | (C+(A'*B'')')'          | 17     | 18     | 11     | -      | 17     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1737 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1731 | (C'+(A''*B'')')'        | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1731 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp_1719                 | (C'-((A''*B'')'))'      | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp_1719                 | (PCIN>>17-((A''*B')'))' | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1717 | (C+(A'*B'')')'          | 17     | 18     | 11     | -      | 17     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1717 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1712 | (C'+(A''*B'')')'        | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1712 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN>>17+A*B)'         | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN>>17+A*B)'         | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd_channel        | A*B                     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd_channel        | Dynamic                 | -      | -      | -      | -      | 28     | -    | -    | -    | -    | -     | 0    | 0    | 
|welch_psd_channel        | A*B                     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd_channel        | Dynamic                 | -      | -      | -      | -      | 28     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp_1401                 | (C'-((A''*B'')'))'      | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp_1401                 | (PCIN>>17-((A''*B')'))' | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1399 | (C+(A'*B'')')'          | 17     | 18     | 11     | -      | 17     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1399 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1393 | (C'+(A''*B'')')'        | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1393 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp_1381                 | (C'-((A''*B'')'))'      | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp_1381                 | (PCIN>>17-((A''*B')'))' | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1379 | (C+(A'*B'')')'          | 17     | 18     | 11     | -      | 17     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1379 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1373 | (C'+(A''*B'')')'        | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1373 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp_1361                 | (C'-((A''*B'')'))'      | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp_1361                 | (PCIN>>17-((A''*B')'))' | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1359 | (C+(A'*B'')')'          | 17     | 18     | 11     | -      | 17     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1359 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1354 | (C'+(A''*B'')')'        | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1354 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN>>17+A*B)'         | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN>>17+A*B)'         | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd_channel        | A*B                     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd_channel        | A*B                     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd_channel        | Dynamic                 | -      | -      | -      | -      | 28     | -    | -    | -    | -    | -     | 0    | 0    | 
|welch_psd_channel        | Dynamic                 | -      | -      | -      | -      | 28     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp_1043                 | (C'-((A''*B'')'))'      | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp_1043                 | (PCIN>>17-((A''*B')'))' | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1041 | (C+(A'*B'')')'          | 17     | 18     | 11     | -      | 17     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1041 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1035 | (C'+(A''*B'')')'        | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1035 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp_1023                 | (C'-((A''*B'')'))'      | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp_1023                 | (PCIN>>17-((A''*B')'))' | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1021 | (C+(A'*B'')')'          | 17     | 18     | 11     | -      | 17     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1021 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1015 | (C'+(A''*B'')')'        | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized1_1015 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp_1003                 | (C'-((A''*B'')'))'      | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp_1003                 | (PCIN>>17-((A''*B')'))' | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1001 | (C+(A'*B'')')'          | 17     | 18     | 11     | -      | 17     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|dsp__parameterized0_1001 | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized1_996  | (C'+(A''*B'')')'        | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized1_996  | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN>>17+A*B)'         | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN>>17+A*B)'         | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd_channel        | A*B                     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd_channel        | A*B                     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd_channel        | Dynamic                 | -      | -      | -      | -      | 28     | -    | -    | -    | -    | -     | 0    | 0    | 
|welch_psd_channel        | Dynamic                 | -      | -      | -      | -      | 28     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp_758                  | (C'-((A''*B'')'))'      | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp_758                  | (PCIN>>17-((A''*B')'))' | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized0_756  | (C+(A'*B'')')'          | 17     | 18     | 11     | -      | 17     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|dsp__parameterized0_756  | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized1_750  | (C'+(A''*B'')')'        | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized1_750  | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp_738                  | (C'-((A''*B'')'))'      | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp_738                  | (PCIN>>17-((A''*B')'))' | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized0_736  | (C+(A'*B'')')'          | 17     | 18     | 11     | -      | 17     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|dsp__parameterized0_736  | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized1_730  | (C'+(A''*B'')')'        | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized1_730  | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp                      | (C'-((A''*B'')'))'      | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp                      | (PCIN>>17-((A''*B')'))' | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized0      | (C+(A'*B'')')'          | 17     | 18     | 11     | -      | 17     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|dsp__parameterized0      | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp__parameterized1      | (C'+(A''*B'')')'        | 17     | 18     | 46     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|dsp__parameterized1      | (PCIN>>17+(A''*B')')'   | 27     | 0      | -      | -      | 45     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN>>17+A*B)'         | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN+A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd                | A*B                     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN>>17+A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | PCIN+A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd                | (PCIN>>17+A*B)'         | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|welch_psd_channel        | A*B                     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd_channel        | A*B                     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|welch_psd_channel        | Dynamic                 | -      | -      | -      | -      | 28     | -    | -    | -    | -    | -     | 0    | 0    | 
|welch_psd_channel        | Dynamic                 | -      | -      | -      | -      | 28     | -    | -    | -    | -    | -     | 0    | 0    | 
+-------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG_GT         |     5|
|2     |BUFG_PS         |     2|
|3     |CARRY4          |    91|
|4     |CARRY8          |  1149|
|5     |CFGLUT5         |   271|
|6     |DSP_ALU         |   208|
|8     |DSP_A_B_DATA    |   208|
|12    |DSP_C_DATA      |   208|
|14    |DSP_MULTIPLIER  |   208|
|15    |DSP_M_DATA      |   208|
|17    |DSP_OUTPUT      |   208|
|20    |DSP_PREADD      |   208|
|21    |DSP_PREADD_DATA |   208|
|22    |FIFO36E2        |    64|
|25    |GTHE4_CHANNEL   |     1|
|26    |GTHE4_COMMON    |     1|
|27    |IBUFDS_GTE4     |     1|
|28    |LUT1            |  1664|
|29    |LUT2            | 10058|
|30    |LUT3            |  8204|
|31    |LUT4            |  2996|
|32    |LUT5            |  4204|
|33    |LUT6            | 12504|
|34    |MUXCY           |  4564|
|35    |MUXF7           |   279|
|36    |PS8             |     1|
|37    |RAM32M          |    18|
|38    |RAM32M16        |    35|
|39    |RAM32X1D        |     6|
|40    |RAM64M          |     1|
|41    |RAMB18          |    80|
|42    |RAMB18E2        |    18|
|48    |RAMB36E2        |   163|
|60    |SRL16           |     1|
|61    |SRL16E          |  4485|
|62    |SRLC16E         |     6|
|63    |SRLC32E         |   437|
|64    |XORCY           |  4444|
|65    |FDCE            |  1814|
|66    |FDE             |  1512|
|67    |FDPE            |   273|
|68    |FDR             |   331|
|69    |FDRE            | 51084|
|70    |FDSE            |  1955|
|71    |OBUF            |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:26 ; elapsed = 00:05:48 . Memory (MB): peak = 6141.652 ; gain = 3652.578 ; free physical = 19654 ; free virtual = 27326
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8067 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:47 ; elapsed = 00:05:21 . Memory (MB): peak = 6141.652 ; gain = 3592.469 ; free physical = 30237 ; free virtual = 37932
Synthesis Optimization Complete : Time (s): cpu = 00:06:26 ; elapsed = 00:05:51 . Memory (MB): peak = 6141.652 ; gain = 3652.578 ; free physical = 30238 ; free virtual = 37932
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6141.652 ; gain = 0.000 ; free physical = 30212 ; free virtual = 37953
INFO: [Netlist 29-17] Analyzing 12990 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: pl_eth_10g_i/ila_0 UUID: 90250b2b-fc17-5a1c-8255-3fdc920c2e43 
INFO: [Chipscope 16-324] Core: pl_eth_10g_i/welch_preprocess_1/inst/ILA0 UUID: 95d9b2b1-d243-5a9c-9160-77cbb35d6362 
INFO: [Chipscope 16-324] Core: pl_eth_10g_i/welch_preprocess_1/inst/ILA1 UUID: c85aa8ea-6a14-51f8-b442-a3d297affe4e 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC pl_eth_10g_i/xxv_ethernet_0/inst/BUFG_GT_SYNC for BUFG_GT pl_eth_10g_i/xxv_ethernet_0/inst/refclk_bufg_gt_i
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6183.242 ; gain = 0.000 ; free physical = 30360 ; free virtual = 38038
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3200 instances were transformed.
  (CARRY4) => CARRY8: 737 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 240 instances
  CFGLUT5 => SRLC32E: 31 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 208 instances
  FDE => FDRE: 1512 instances
  FDR => FDRE: 331 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAMB18 => RAMB18E2: 80 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: eb1657b6
INFO: [Common 17-83] Releasing license: Synthesis
1686 Infos, 574 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:04 ; elapsed = 00:07:08 . Memory (MB): peak = 6183.242 ; gain = 4690.340 ; free physical = 30213 ; free virtual = 37992
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 9389.316; main = 5163.141; forked = 6091.974
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17909.816; main = 6183.246; forked = 13558.008
Write ShapeDB Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 6207.254 ; gain = 0.000 ; free physical = 30268 ; free virtual = 38000
INFO: [Common 17-1381] The checkpoint '/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/synth_1/pl_eth_10g_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 6207.254 ; gain = 24.012 ; free physical = 30082 ; free virtual = 37743
INFO: [Vivado 12-24828] Executing command : report_utilization -file pl_eth_10g_wrapper_utilization_synth.rpt -pb pl_eth_10g_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  7 11:26:13 2025...
