<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="471" />
   <clocksource preferredWidth="471" />
   <frequency preferredWidth="455" />
  </columns>
 </clocktable>
 <window width="1680" height="1030" x="-10" y="17" />
 <library expandedCategories="Project/Templates,Project,Library" />
 <generation synthesis="VHDL" />
</preferences>
