# do practica2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:20:30 on Nov 23,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity instruction_memory
# -- Compiling architecture flujo1 of instruction_memory
# End time: 08:20:30 on Nov 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.instruction_memory(flujo1)
# vsim work.instruction_memory(flujo1) 
# Start time: 08:20:34 on Nov 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instruction_memory(flujo1)
run -all
# End time: 08:20:58 on Nov 23,2018, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
