Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/abs430/Documents/lab2/FSMC/TOP_EQ_isim_par.exe -prj C:/Users/abs430/Documents/lab2/FSMC/TOP_EQ_par.prj work.TOP_EQ 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/abs430/Documents/lab2/FSMC/netgen/par/TOP_EQ_timesim.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package vital_timing
Compiling package vcomponents
Compiling package vital_primitives
Compiling package vpackage
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture x_ckbuf_v of entity X_CKBUF [\X_CKBUF(true,true,"UNPLACED",(0...]
Compiling architecture x_bufio2fb_v of entity X_BUFIO2FB [\X_BUFIO2FB(true,true,true,"UNPL...]
Compiling architecture x_buf_v of entity X_BUF [\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_pll_adv_v of entity X_PLL_ADV [\X_PLL_ADV(true,"*",true,false,"...]
Compiling architecture x_bufio2_v of entity X_BUFIO2 [\X_BUFIO2(true,"*",true,true,"UN...]
Compiling architecture x_ff_v of entity X_FF [\X_FF(true,true,true,"UNPLACED",...]
Compiling architecture x_lut6_v of entity X_LUT6 [\X_LUT6(true,true,"UNPLACED",(0,...]
Compiling architecture x_lut5_v of entity X_LUT5 [\X_LUT5(true,true,"UNPLACED",(0,...]
Compiling architecture x_zero_v of entity X_ZERO [\X_ZERO("UNPLACED")(1,8)\]
Compiling architecture x_carry4_v of entity X_CARRY4 [\X_CARRY4(true,"*",true,true,"UN...]
Compiling architecture x_obuft_v of entity X_OBUFT [\X_OBUFT(true,true,"DONT_CARE",1...]
Compiling architecture x_obuf_v of entity X_OBUF [\X_OBUF(true,true,"DONT_CARE",12...]
Compiling architecture x_one_v of entity X_ONE [\X_ONE("UNPLACED")(1,8)\]
Compiling architecture x_roc_v of entity X_ROC [\X_ROC("UNPLACED",100000,"*")(1,...]
Compiling architecture x_toc_v of entity X_TOC [\X_TOC("UNPLACED",0,"*")(1,8,1,1...]
Compiling architecture structure of entity top_eq
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 243 VHDL Units
Built simulation executable C:/Users/abs430/Documents/lab2/FSMC/TOP_EQ_isim_par.exe
Fuse Memory Usage: 83268 KB
Fuse CPU Usage: 1637 ms
