blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
osd_rom_max.v,verilog,xil_defaultlib,../../../../PLD_filter.srcs/sources_1/ip/osd_rom_max/sim/osd_rom_max.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
