osaca_version: 0.4.6
micro_architecture: TaiShan v110
arch_code: tsv110
isa: AArch64
ROB_size: 128
retired_uOps_per_cycle: 4
scheduler_size: "*"
hidden_loads: false
load_latency: {w: 4.0, x: 4.0, b: 4.0, h: 4.0, s: 4.0, d: 4.0, q: 4.0, v: 4.0}
load_throughput:
- {base: x, index: ~, offset: ~, scale: 1, pre-indexed: false, post-indexed: false, port_pressure:   [[1, '34'], [1, '012']]}
- {base: x, index: ~, offset: imd, scale: 1, pre-indexed: false, post-indexed: true, port_pressure:  [[1, '34'], [1, '012']]}
- {base: x, index: ~, offset: imd, scale: 1, pre-indexed: false, post-indexed: false, port_pressure: [[1, '34'], [1, '012']]}
- {base: x, index: ~, offset: imd, scale: 1, pre-indexed: true, post-indexed: true, port_pressure:   [[1, '34'], [1, '012']]}
- {base: x, index: ~, offset: imd, scale: 1, pre-indexed: true, post-indexed: false, port_pressure:  [[1, '34'], [1, '012']]}
- {base: x, index: x, offset: ~, scale: 1, pre-indexed: false, post-indexed: true, port_pressure:    [[1, '34'], [1, '012']]}
- {base: x, index: x, offset: ~, scale: 1, pre-indexed: false, post-indexed: false, port_pressure:   [[1, '34'], [1, '012']]}
- {base: x, index: x, offset: ~, scale: 1, pre-indexed: true, post-indexed: true, port_pressure:     [[1, '34'], [1, '012']]}
- {base: x, index: x, offset: ~, scale: 1, pre-indexed: true, post-indexed: false, port_pressure:    [[1, '34'], [1, '012']]}
- {base: x, index: x, offset: imd, scale: 1, pre-indexed: false, post-indexed: true, port_pressure:  [[1, '34'], [1, '012']]}
- {base: x, index: x, offset: imd, scale: 1, pre-indexed: false, post-indexed: false, port_pressure: [[1, '34'], [1, '012']]}
- {base: x, index: x, offset: imd, scale: 1, pre-indexed: true, post-indexed: true, port_pressure:   [[1, '34'], [1, '012']]}
- {base: x, index: x, offset: imd, scale: 1, pre-indexed: true, post-indexed: false, port_pressure:  [[1, '34'], [1, '012']]}
ports: ['0', '1', '2', '3', '4', '5', '6', '7']
port_model_scheme: |
  +--------------------------------------------------------------------------------------------+
  |                                - entries                                                   |
  +--------------------------------------------------------------------------------------------+
    0 |ALU      1 |AB       2 |AB       3 |MDU           4 |FSU1   5 |FSU2    6 |LdSt   7 |LdSt    
      \/          \/          \/          \/               \/        \/         \/        \/
   +---------+ +---------+ +---------+ +-------------+  +-------+ +------ +  +-------+ +-------+ 
   | INT ALU | | INT ALU | | INT ALU | | Multi-Cycle |  |   FP  | |   FP  |  | LD/ST | | LD/ST |
   +---------+ |   BRU   | |   BRU   | +-------------+  | ASIMD | | ASIMD |  +-------+ +-------+ 
               +---------+ +---------+                  +-------+ +-------+ 
instruction_forms:                   
- name: add
  operands:
  - class: register
    prefix: w
  - class: register
    prefix: w
  - class: register
    prefix: w
  throughput: 0.3333
  latency: 1.0  # 	1*p012
  port_pressure: [[1, '012']]
- name: ldur
  operands:
  - class: register
    prefix: w
  - class: memory
    base: x
    offset: imd
    index: '*'
    scale: '*'
    post-indexed: false
    pre-indexed: false
  throughput: 0.5
  latency: 4.0  # 	1*p67
  port_pressure: [[1, '67']]
- name: ldr
  operands:
  - class: register
    prefix: w
  - class: memory
    base: x
    offset: imd
    index: '*'
    scale: '*'
    post-indexed: false
    pre-indexed: false
  throughput: 0.5
  latency: 4.0  # 	1*p67
  port_pressure: [[1, '67']]
- name: str
  operands:
  - class: register
    prefix: w
  - class: memory
    base: x
    offset: imd
    index: '*'
    scale: '*'
    post-indexed: false
    pre-indexed: false
  throughput: 0.5
  latency: 1.0  # 	1*p67
  port_pressure: [[1, '67']]