<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>Arm-mmu | ray.jk.hong</title><meta name="author" content="ray.jk.hong"><meta name="copyright" content="ray.jk.hong"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="MMU负责将虚拟地址转成物理地址。除了地址转换，还可以控制一下几个事情：  内存访问权限控制 内存访问ordering控制 Cache访问策略下面就按照几个功能的来说明，并顺带说明没个功能所涉及的寄存器。  启动阶段配置在完成地址翻译的时候，在启动阶段要确认并配置以下几个寄存器。 TCR_EL寄存器 上图是TCR_EL寄存器的显示图。TCR寄存器的设置在arch&#x2F;arm64&#x2F;mm&#x2F;proc.S的_">
<meta property="og:type" content="article">
<meta property="og:title" content="Arm-mmu">
<meta property="og:url" content="https://ray-jk-hong.github.io/2025/03/31/arch/Arm-mmu/index.html">
<meta property="og:site_name" content="ray.jk.hong">
<meta property="og:description" content="MMU负责将虚拟地址转成物理地址。除了地址转换，还可以控制一下几个事情：  内存访问权限控制 内存访问ordering控制 Cache访问策略下面就按照几个功能的来说明，并顺带说明没个功能所涉及的寄存器。  启动阶段配置在完成地址翻译的时候，在启动阶段要确认并配置以下几个寄存器。 TCR_EL寄存器 上图是TCR_EL寄存器的显示图。TCR寄存器的设置在arch&#x2F;arm64&#x2F;mm&#x2F;proc.S的_">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://ray-jk-hong.github.io/img/butterfly-icon.png">
<meta property="article:published_time" content="2025-03-31T11:59:16.230Z">
<meta property="article:modified_time" content="2025-04-01T16:19:11.911Z">
<meta property="article:author" content="ray.jk.hong">
<meta property="article:tag" content="芯片架构">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://ray-jk-hong.github.io/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "Arm-mmu",
  "url": "https://ray-jk-hong.github.io/2025/03/31/arch/Arm-mmu/",
  "image": "https://ray-jk-hong.github.io/img/butterfly-icon.png",
  "datePublished": "2025-03-31T11:59:16.230Z",
  "dateModified": "2025-04-01T16:19:11.911Z",
  "author": [
    {
      "@type": "Person",
      "name": "ray.jk.hong",
      "url": "https://ray-jk-hong.github.io/"
    }
  ]
}</script><link rel="shortcut icon" href="/blog/img/favicon.png"><link rel="canonical" href="https://ray-jk-hong.github.io/2025/03/31/arch/Arm-mmu/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/blog/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/blog/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Arm-mmu',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><script src="/js/bandev.js"></script><meta name="generator" content="Hexo 7.3.0"></head><body><div class="post" id="body-wrap"><header class="not-top-img" id="page-header"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/blog/"></a><a class="nav-page-title" href="/blog/"><span class="site-name">Arm-mmu</span></a></span><div id="menus"></div></nav></header><main class="layout" id="content-inner"><div id="post"><div id="post-info"><h1 class="post-title">Arm-mmu</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-categories"><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/blog/categories/%E8%8A%AF%E7%89%87%E6%9E%B6%E6%9E%84/">芯片架构</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div><article class="container post-content" id="article-container"><p>MMU负责将虚拟地址转成物理地址。除了地址转换，还可以控制一下几个事情：</p>
<ol>
<li>内存访问权限控制</li>
<li>内存访问ordering控制</li>
<li>Cache访问策略<br>下面就按照几个功能的来说明，并顺带说明没个功能所涉及的寄存器。</li>
</ol>
<h3 id="启动阶段配置"><a href="#启动阶段配置" class="headerlink" title="启动阶段配置"></a>启动阶段配置</h3><p>在完成地址翻译的时候，在启动阶段要确认并配置以下几个寄存器。</p>
<h4 id="TCR-EL寄存器"><a href="#TCR-EL寄存器" class="headerlink" title="TCR_EL寄存器"></a>TCR_EL寄存器</h4><img src="/blog/2025/03/31/arch/Arm-mmu/TCR_ELx%E5%AF%84%E5%AD%98%E5%99%A8.png" class="" title="图片描述">
<p>上图是TCR_EL寄存器的显示图。TCR寄存器的设置在<code>arch/arm64/mm/proc.S</code>的<code>__cpu_setup</code>函数中。</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">mov_q	tcr, TCR_TxSZ(VA_BITS) | TCR_CACHE_FLAGS | TCR_SMP_FLAGS | \</span><br><span class="line">		TCR_TG_FLAGS | TCR_KASLR_FLAGS | TCR_ASID16 | \</span><br><span class="line">		TCR_TBI0 | TCR_A1 | TCR_KASAN_SW_FLAGS | TCR_MTE_FLAGS</span><br><span class="line">   ...</span><br><span class="line">   tcr_compute_pa_size tcr, #TCR_IPS_SHIFT, x5, x6</span><br></pre></td></tr></table></figure>

<ol>
<li><p>TxSZ（有T0SZ&#x2F;T1SZ两个，统一表示为TxSZ）<br>TxSZ指定使用TTBRx_EL1时的虚拟地址空间大小。虚拟地址有效位数为64 - TxSZ。<br>现在虚拟地址长度指定为48位，TxSZ就要设定为16。TxSZ的长度会影响页表层级（如48位需4级页表）。<br>在Linux中<code>CONFIG_ARM64_VA_BITS</code>宏被用来设置虚拟地址的长度。Linux中提供了几个设置选项.<br>TxSZ设置完之后，会影响哪些地址范围走TTBR0或者TTBR1。例如虚拟地址还是设置为了48位。则T0SZ, T1SZ会被设置为。<br>TCR_EL1.T0SZ &#x3D; 16 (64-48)  &#x2F;&#x2F; 用户空间使用低 48 位地址<br>TCR_EL1.T1SZ &#x3D; 16 (64-48)  &#x2F;&#x2F; 内核空间使用高 48 位地址<br>这样配置后：<br>地址范围 0x0000_0000_0000_0000 到 0x0000_FFFF_FFFF_FFFF 使用 TTBR0_EL1<br>地址范围 0xFFFF_0000_0000_0000 到 0xFFFF_FFFF_FFFF_FFFF 使用 TTBR1_EL1</p>
</li>
<li><p>IPS(Intermediate Physical Address Size)<br>在上面的<code>tcr_compute_pa_size tcr, #TCR_IPS_SHIFT, x5, x6</code>中设置IPS的值。<br>IPS 值与虚拟地址位数（VA_BITS）无关，而是取决于处理器支持的物理地址位数（通过读ID_AA64MMFR0_EL1的PARange确定）。<br>IPS的值可以被设置为以下几个：</p>
</li>
</ol>
<ul>
<li>000b: 32 位物理地址 (4GB)</li>
<li>001b: 36 位物理地址 (64GB)</li>
<li>010b: 40 位物理地址 (1TB)</li>
<li>011b: 42 位物理地址 (4TB)</li>
<li>100b: 44 位物理地址 (16TB)</li>
<li>101b: 48 位物理地址 (256TB)</li>
<li>110b: 52 位物理地址 (4PB)<br>所以IPS的值是软件不能根据配置进行修改的。</li>
</ul>
<ol start="3">
<li>TGx（TG0&#x2F;TG1）<br>表示页的大小。还是在上述的<code>__cpu_setup</code>函数中设置。</li>
</ol>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="keyword">ifdef</span> CONFIG_ARM64_64K_PAGES</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_TG_FLAGS	TCR_TG0_64K | TCR_TG1_64K</span></span><br><span class="line"><span class="meta">#<span class="keyword">elif</span> defined(CONFIG_ARM64_16K_PAGES)</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_TG_FLAGS	TCR_TG0_16K | TCR_TG1_16K</span></span><br><span class="line"><span class="meta">#<span class="keyword">else</span> <span class="comment">/* CONFIG_ARM64_4K_PAGES */</span></span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_TG_FLAGS	TCR_TG0_4K | TCR_TG1_4K</span></span><br><span class="line"><span class="meta">#<span class="keyword">endif</span></span></span><br><span class="line"></span><br><span class="line">	mov_q	tcr, ... | \</span><br><span class="line">			TCR_TG_FLAGS | ... | \</span><br></pre></td></tr></table></figure>

<ol start="4">
<li>ORGNx, IRGNx<br>这个寄存器表示页表遍历的缓存属性。ARM64统一都使用了<code>WBWA - Write-Back Write-Allocate</code>属性。</li>
</ol>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_CACHE_FLAGS	TCR_IRGN_WBWA | TCR_ORGN_WBWA</span></span><br><span class="line">	mov_q	tcr, ... | TCR_CACHE_FLAGS | ... </span><br></pre></td></tr></table></figure>
<p><code>Write-Back Write-Allocate</code>是什么Cache属性，查看Cache那篇。</p>
<ol start="5">
<li>SHx<br>表示多处理器系统中的共享属性。</li>
</ol>
<ul>
<li>0b00: 非共享（Non-shareable）<br>0b10: 外部共享（Outer Shareable）<br>0b11: 内部共享（Inner Shareable）<br>ARM64中默认都是设置成了内部共享。</li>
</ul>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_SH0_INNER		(UL(3) &lt;&lt; TCR_SH0_SHIFT)</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_SH1_INNER		(UL(3) &lt;&lt; TCR_SH1_SHIFT)</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_SHARED		(TCR_SH0_INNER | TCR_SH1_INNER)</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_SMP_FLAGS	TCR_SHARED</span></span><br><span class="line">	mov_q	tcr, ... | TCR_SMP_FLAGS | ... </span><br></pre></td></tr></table></figure>

<ol start="6">
<li>AS<br>设置ASID的size。该值是0表示使用8bit，1表示使用16bit。ARM64默认填的是16</li>
</ol>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">mov_q	tcr, ... | TCR_ASID16 | ... </span><br></pre></td></tr></table></figure>
<ol start="7">
<li>A1<br>决定ASID存储在TTBR0还是TTBR1中</li>
</ol>
<ul>
<li>0: 存储在TTBR0_EL1.ASID中</li>
<li>1: 存储在TTBR1_EL1.ASID中<br>ARM64中是默认配置成了1.</li>
</ul>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">mov_q	tcr, ... | TCR_A1 | ... </span><br></pre></td></tr></table></figure>

<ol start="8">
<li>TCR中54bit<br>用来保存是否支持随机地址（KASL）这种安全属性。这个是根据内核的<code>CONFIG_RANDOMIZE_BASE</code>属性是否打开决定的。</li>
</ol>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="keyword">ifdef</span> CONFIG_RANDOMIZE_BASE</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_KASLR_FLAGS	TCR_NFD1</span></span><br><span class="line"><span class="meta">#<span class="keyword">else</span></span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_KASLR_FLAGS	0</span></span><br><span class="line"><span class="meta">#<span class="keyword">endif</span></span></span><br><span class="line">    mov_q	tcr, ... | TCR_KASLR_FLAGS | ... </span><br></pre></td></tr></table></figure>
<ol start="9">
<li>TBI1, TBID1 (TBID1上面的图中没有，代码中是保存在52bit)<br>是否让TTBR1_EL1忽略虚拟地址的高8位，用于支持地址标签（如ARMv8.5的MTE或者KASAN）。<br>TBIx的设置是根据内核是否打开了KASAN或者是MTE设置的。</li>
</ol>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="keyword">ifdef</span> CONFIG_KASAN_SW_TAGS</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_KASAN_SW_FLAGS TCR_TBI1 | TCR_TBID1</span></span><br><span class="line"><span class="meta">#<span class="keyword">else</span></span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_KASAN_SW_FLAGS 0</span></span><br><span class="line"><span class="meta">#<span class="keyword">endif</span></span></span><br><span class="line"></span><br><span class="line"><span class="meta">#<span class="keyword">ifdef</span> CONFIG_KASAN_HW_TAGS</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_MTE_FLAGS TCR_TCMA1 | TCR_TBI1 | TCR_TBID1</span></span><br><span class="line"><span class="meta">#<span class="keyword">elif</span> defined(CONFIG_ARM64_MTE)</span></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * The mte_zero_clear_page_tags() implementation uses DC GZVA, which relies on</span></span><br><span class="line"><span class="comment"> * TBI being enabled at EL1.</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_MTE_FLAGS TCR_TBI1 | TCR_TBID1</span></span><br><span class="line"><span class="meta">#<span class="keyword">else</span></span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> TCR_MTE_FLAGS 0</span></span><br><span class="line"><span class="meta">#<span class="keyword">endif</span></span></span><br><span class="line">    mov_q	tcr, ... | TCR_KASAN_SW_FLAGS | TCR_MTE_FLAGS | ... </span><br></pre></td></tr></table></figure>

<ol start="10">
<li>TBI0<br>是否让TTBR0_EL1忽略虚拟地址的高8位。ARM64中是默认忽略的。</li>
</ol>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">mov_q	tcr, ... | TCR_TBI0 | ... </span><br></pre></td></tr></table></figure>

<h4 id="MAIR-ELn"><a href="#MAIR-ELn" class="headerlink" title="MAIR_ELn"></a>MAIR_ELn</h4><p>MAIR_EL是一个64位寄存器，包含8个8位的属性字段（Attr0-Attr7），每个字段对应一个内存属性配置索引（0-7）。</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="keyword">define</span> MAIR_ATTRIDX(attr, idx)		((attr) &lt;&lt; ((idx) * 8))</span></span><br><span class="line"></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> MAIR_ATTR_DEVICE_nGnRnE		UL(0x00)</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> MAIR_ATTR_DEVICE_nGnRE		UL(0x04)</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> MAIR_ATTR_NORMAL_NC		UL(0x44)</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> MAIR_ATTR_NORMAL_TAGGED		UL(0xf0)</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> MAIR_ATTR_NORMAL		UL(0xff)</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> MAIR_ATTR_MASK			UL(0xff)</span></span><br><span class="line"></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> MT_NORMAL		0</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> MT_NORMAL_TAGGED	1</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> MT_NORMAL_NC		2</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> MT_DEVICE_nGnRnE	3</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> MT_DEVICE_nGnRE		4</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * Default MAIR_EL1. MT_NORMAL_TAGGED is initially mapped as Normal memory and</span></span><br><span class="line"><span class="comment"> * changed during mte_cpu_setup to Normal Tagged if the system supports MTE.</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> MAIR_EL1_SET							\</span></span><br><span class="line"><span class="meta">	(MAIR_ATTRIDX(MAIR_ATTR_DEVICE_nGnRnE, MT_DEVICE_nGnRnE) |	\</span></span><br><span class="line"><span class="meta">	 MAIR_ATTRIDX(MAIR_ATTR_DEVICE_nGnRE, MT_DEVICE_nGnRE) |	\</span></span><br><span class="line"><span class="meta">	 MAIR_ATTRIDX(MAIR_ATTR_NORMAL_NC, MT_NORMAL_NC) |		\</span></span><br><span class="line"><span class="meta">	 MAIR_ATTRIDX(MAIR_ATTR_NORMAL, MT_NORMAL) |			\</span></span><br><span class="line"><span class="meta">	 MAIR_ATTRIDX(MAIR_ATTR_NORMAL, MT_NORMAL_TAGGED))</span></span><br><span class="line">    mov_q	mair, MAIR_EL1_SET</span><br></pre></td></tr></table></figure>
<p>Linux arm64上，配置了attr0-attr4，每个attr占用8个bit，按低4位和高4位配置内存类型和cache属性。<br>低4位：定义内存类型（Memory Type），如普通内存（Normal Memory）或设备内存（Device Memory）。<br>高4位：定义内存属性（Memory Attributes），如缓存策略。<br>Normal属性的Cache, Non-Cacheable不用多说。Device属性中的G, R, E分别表示：</p>
<ul>
<li>Gathering (G): 是否允许合并多个访问（0&#x3D;禁止，1&#x3D;允许）。</li>
<li>Reordering (R): 是否允许重排访问顺序（0&#x3D;禁止，1&#x3D;允许）。</li>
<li>Early Write Acknowledgement (E): 是否允许提前确认写操作完成（0&#x3D;禁止，1&#x3D;允许）。</li>
</ul>
<p>那配置了MAIR_ELn这些属性到底有什么用？<br><strong>用处是在，地址翻译的时候，页表项中的AttrIndx字段会引用这些索引，以确定具体的内存属性。</strong></p>
<h4 id="TTBCR"><a href="#TTBCR" class="headerlink" title="TTBCR"></a>TTBCR</h4><p>TTBCR寄存器再arm64上已经不再使用。</p>
<h4 id="TTBR0-EL1-TTBR1-EL1"><a href="#TTBR0-EL1-TTBR1-EL1" class="headerlink" title="TTBR0_EL1, TTBR1_EL1"></a>TTBR0_EL1, TTBR1_EL1</h4><p>准备完上面的寄存器之后，在打开mmu之前要先设置好TTBR0_EL1和TTBR1_EL1。因为一旦mmu打开，按照上面的配置，后续的内核代码就会mmu进行地址翻译。<br>在启动阶段，TTBR0_EL1和TTBR1_EL1会经过以下几次的变化。</p>
<ol>
<li>reserved_pg_dir和init_idmap_pg_dir会被设置到TTBR1_EL1和TTBR0_EL1。</li>
</ol>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// arch/arm64/kernel/head.S</span></span><br><span class="line">SYM_FUNC_START_LOCAL(__primary_switch)</span><br><span class="line">	adrp	x1, reserved_pg_dir</span><br><span class="line">	adrp	x2, init_idmap_pg_dir</span><br><span class="line">	bl	__enable_mmu</span><br><span class="line">	...</span><br><span class="line">	bl	clear_page_tables</span><br><span class="line">	bl	create_kernel_mapping</span><br></pre></td></tr></table></figure>
<p>reserved_pg_dir就是一个空白的内存地址。因为这个时候访问的地址还是0x0000abcd这种地址，所以都是在访问TTBR0_EL1，TTBR1_EL1随便设置什么其实都无所谓了。</p>
<p>init_idmap_pg_dir初始化在下面函数中。</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">SYM_FUNC_START_LOCAL(create_idmap)</span><br><span class="line">	...</span><br><span class="line">	adrp	x0, init_idmap_pg_dir</span><br><span class="line">	adrp	x1, init_idmap_pg_end</span><br><span class="line">	map_memory x0, x1, x5, x6, x7, x3, (VA_BITS - PGDIR_SHIFT), x10, x11, x12, x13, x14</span><br><span class="line">	...</span><br></pre></td></tr></table></figure>

<ol start="2">
<li>准备TTBR1_EL1的页表</li>
</ol>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// arch/arm64/kernel/head.S</span></span><br><span class="line">SYM_FUNC_START_LOCAL(__primary_switch)</span><br><span class="line">	adrp	x1, reserved_pg_dir</span><br><span class="line">	adrp	x2, init_idmap_pg_dir</span><br><span class="line">	bl	__enable_mmu</span><br><span class="line">	...</span><br><span class="line">	bl	clear_page_tables</span><br><span class="line">	bl	create_kernel_mapping</span><br></pre></td></tr></table></figure>
<p>在上面的create_kernel_mapping中，会将init_pg_dir页表准备好。其实就是将内核的代码段之类的都映射好。</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">SYM_FUNC_START_LOCAL(create_kernel_mapping)</span><br><span class="line">	adrp	x0, init_pg_dir</span><br><span class="line">	mov_q	x5, KIMAGE_VADDR		<span class="comment">// compile time __va(_text)</span></span><br><span class="line"><span class="meta">#<span class="keyword">ifdef</span> CONFIG_RELOCATABLE</span></span><br><span class="line">	add	x5, x5, x23			<span class="comment">// add KASLR displacement</span></span><br><span class="line"><span class="meta">#<span class="keyword">endif</span></span></span><br><span class="line">	adrp	x6, _end			<span class="comment">// runtime __pa(_end)</span></span><br><span class="line">	adrp	x3, _text			<span class="comment">// runtime __pa(_text)</span></span><br><span class="line">	sub	x6, x6, x3			<span class="comment">// _end - _text</span></span><br><span class="line">	add	x6, x6, x5			<span class="comment">// runtime __va(_end)</span></span><br><span class="line">	mov_q	x7, SWAPPER_RW_MMUFLAGS</span><br></pre></td></tr></table></figure>
<p>注意init_pg_dir页表的映射已经不是恒等页表了（像init_idmap_pg_dir就是恒等，物理地址&#x3D;&#x3D;虚拟地址）。<br>是真正的内核虚拟地址映射到物理地址的。（例如0xffff00abcd映射到0xabcd这样映射的）<br>然后init_pg_dir也会被夹在到TTBR1_EL1中。但这时候其实地址还是使用低地址，所以还在用TTBR0_EL1。<br>init_pg_dir被加载到TTBR1_EL1中的代码如下。</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">SYM_FUNC_START_LOCAL(__primary_switch)</span><br><span class="line">	...</span><br><span class="line">	adrp	x1, init_pg_dir</span><br><span class="line">	load_ttbr1 x1, x1, x2</span><br></pre></td></tr></table></figure>
<p>高位地址的页表已经建好（init_pg_dir）并设置到了TTBR1_EL1中。那内核就可以从低位地址跳转到高位地址了。<br>跳转就是在下面做的。</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">SYM_FUNC_START_LOCAL(__primary_switch)</span><br><span class="line">	...</span><br><span class="line">	ldr	x8, =__primary_switched</span><br><span class="line">	adrp	x0, KERNEL_START		<span class="comment">// __pa(KERNEL_START)</span></span><br><span class="line">	br	x8	</span><br></pre></td></tr></table></figure>
<p>上面语句中<code>ldr	x8, =__primary_switched</code>就是将<code>__primary_switched</code>函数的高位地址（也就是编译器指定的地址）加载到x8中。<code>br x8</code>就是真正跳转到高位地址的一句了。</p>
<ol start="3">
<li>真正的内核页表<br>后续启动到<code>paging_init()</code>，内核将会使用<code>swapper_pg_dir</code>替换掉<code>init_pg_dir</code>。</li>
</ol>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">void</span> __init <span class="title function_">paging_init</span><span class="params">(<span class="type">void</span>)</span></span><br><span class="line">&#123;</span><br><span class="line">	...</span><br><span class="line">	cpu_replace_ttbr1(lm_alias(swapper_pg_dir));</span><br><span class="line">	init_mm.pgd = swapper_pg_dir;</span><br><span class="line">	...</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h4 id="SCTLR-EL1"><a href="#SCTLR-EL1" class="headerlink" title="SCTLR_EL1"></a>SCTLR_EL1</h4><p>在MMU准备好之后，就会在上述<code>__cpu_setup</code>函数最后，将INIT_SCTRL_EL1_MMU_ON赋值给x0。</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="keyword">define</span> INIT_SCTLR_EL1_MMU_ON \</span></span><br><span class="line"><span class="meta">	(SCTLR_ELx_M      | SCTLR_ELx_C      | SCTLR_ELx_SA    | \</span></span><br><span class="line"><span class="meta">	 SCTLR_EL1_SA0    | SCTLR_EL1_SED    | SCTLR_ELx_I     | \</span></span><br><span class="line"><span class="meta">	 SCTLR_EL1_DZE    | SCTLR_EL1_UCT    | SCTLR_EL1_nTWE  | \</span></span><br><span class="line"><span class="meta">	 SCTLR_ELx_IESB   | SCTLR_EL1_SPAN   | SCTLR_ELx_ITFSB | \</span></span><br><span class="line"><span class="meta">	 ENDIAN_SET_EL1   | SCTLR_EL1_UCI    | SCTLR_EL1_EPAN  | \</span></span><br><span class="line"><span class="meta">	 SCTLR_EL1_LSMAOE | SCTLR_EL1_nTLSMD | SCTLR_EL1_EIS   | \</span></span><br><span class="line"><span class="meta">	 SCTLR_EL1_TSCXT  | SCTLR_EL1_EOS)</span></span><br><span class="line"></span><br><span class="line">    mov_q	x0, INIT_SCTLR_EL1_MMU_ON</span><br></pre></td></tr></table></figure>
<p>然后在<code>__primary_switch</code>-&gt;<code>__enable_mmu</code>中打开设置x0给sctlr_el1打开mmu。</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">SYM_FUNC_START(__enable_mmu)</span><br><span class="line">...</span><br><span class="line">set_sctlr_el1	x0</span><br><span class="line">SYM_FUNC_END(__enable_mmu)</span><br></pre></td></tr></table></figure>

<h3 id="页表"><a href="#页表" class="headerlink" title="页表"></a>页表</h3><p>在MMU使能之后，MMU就会根据地址范围访问TTBR0_EL1, TTBR1_EL1开发翻译地址。</p>


<h3 id="缺页"><a href="#缺页" class="headerlink" title="缺页"></a>缺页</h3><p>ESR_ELx</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://ray-jk-hong.github.io">ray.jk.hong</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://ray-jk-hong.github.io/2025/03/31/arch/Arm-mmu/">https://ray-jk-hong.github.io/2025/03/31/arch/Arm-mmu/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://ray-jk-hong.github.io" target="_blank">ray.jk.hong</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/blog/tags/%E8%8A%AF%E7%89%87%E6%9E%B6%E6%9E%84/">芯片架构</a></div><div class="post-share"><div class="social-share" data-image="/blog/img/butterfly-icon.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related  no-desc" href="/blog/2025/03/28/linux/%E5%8A%9F%E8%80%97/Wakelock/wakelock/" title="Wakelock"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">Wakelock</div></div></div></a><a class="pagination-related" href="/blog/2025/03/31/linux/Debug/printk/DynamicDebug/" title="Dynamic Debug"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">Dynamic Debug</div></div><div class="info-2"><div class="info-item-1">概述功能就是打印pr_debug之类的debug级别的打印。当然你写&#x2F;proc&#x2F;sys&#x2F;kernel&#x2F;printk打开所有的debug级别打印，但这样打印的实在太多了。dynamic debug方式，可以进行更细致的筛选并打开哪些函数&#x2F;哪些文件&#x2F;哪些模块内的debug级别的打印。 需要使能的宏CONFIG_DYNAMIC_DEBUG 按照范围使能函数echo -n “func xxx +p” &gt; &#x2F;sys&#x2F;kernel&#x2F;debug&#x2F;dynamic_debug&#x2F;control  整个文件echo “file svcsock.c +p” &gt; &#x2F;sys&#x2F;kernel&#x2F;debug&#x2F;dynamic_debug&#x2F;control 文件中的某一行echo -n ‘  file   svcsock.c     line  1603 +p  ‘ &gt;...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/blog/2025/03/22/arch/Cache/" title="Cache"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-03-22</div><div class="info-item-2">Cache</div></div><div class="info-2"><div class="info-item-1">1. 内存层次1.1	典型的ARM CPU存储系统CPU与主存之间有几层Cache用于缓存   不同层级的Cache数据共享不同：1)	一个CPU core独享L1 Cache，不与其他CPU core共享2)	Cluster内部，CPU core之间共享L2 Cache3)	不同Cluster或者外设之间，只共享L3 Cache 不同层级的Cache访问效率不同：   1.2	Cache与MMU&#x2F;TLB  在支持虚拟地址的芯片，Cache可以处于不同的位置，分成以下两种1)	Logical Cache（Virtual Cache）：Cache处于CPU和MMU之间2)	Physical Cache：Cache处于MMU和主存之间 2. Cache架构2.1	Cache基本结构2.1.1 Cache Memory简单的Cache内存如下所示，由三个部分组成：1)	Directory store（Cache-tag）Cache数量极为有限，需要根据地址进行换算找到对应的Cache-tag并进行访问。2)	Data...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/blog/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/blog/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">ray.jk.hong</div><div class="author-info-description"></div><div class="site-data"><a href="/blog/archives/"><div class="headline">文章</div><div class="length-num">26</div></a><a href="/blog/tags/"><div class="headline">标签</div><div class="length-num">3</div></a><a href="/blog/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/ray-jk-hong"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%90%AF%E5%8A%A8%E9%98%B6%E6%AE%B5%E9%85%8D%E7%BD%AE"><span class="toc-number">1.</span> <span class="toc-text">启动阶段配置</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#TCR-EL%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-number">1.1.</span> <span class="toc-text">TCR_EL寄存器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#MAIR-ELn"><span class="toc-number">1.2.</span> <span class="toc-text">MAIR_ELn</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#TTBCR"><span class="toc-number">1.3.</span> <span class="toc-text">TTBCR</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#TTBR0-EL1-TTBR1-EL1"><span class="toc-number">1.4.</span> <span class="toc-text">TTBR0_EL1, TTBR1_EL1</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#SCTLR-EL1"><span class="toc-number">1.5.</span> <span class="toc-text">SCTLR_EL1</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%A1%B5%E8%A1%A8"><span class="toc-number">2.</span> <span class="toc-text">页表</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BC%BA%E9%A1%B5"><span class="toc-number">3.</span> <span class="toc-text">缺页</span></a></li></ol></div></div></div></div></main><footer id="footer"><div id="footer-wrap"></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/blog/js/utils.js"></script><script src="/blog/js/main.js"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>