`timescale 1ns/1ps

module tb;

    reg A, B, Cin;
    wire SUM, CARRY;

    full_adder uut (
        .A(A),
        .B(B),
        .Cin(Cin),
        .SUM(SUM),
        .CARRY(CARRY)
    );

    initial begin
        $dumpfile("wave.vcd");
        $dumpvars(0, tb);

        $monitor("Time=%0t | A=%b B=%b Cin=%b | SUM=%b CARRY=%b",
                  $time, A, B, Cin, SUM, CARRY);

        A=0; B=0; Cin=0; #10
        A=0; B=0; Cin=1; #10
        A=0; B=1; Cin=0; #10
        A=0; B=1; Cin=1; #10
        A=1; B=0; Cin=0; #10
        A=1; B=0; Cin=1; #10
        A=1; B=1; Cin=0; #10
        A=1; B=1; Cin=1; #10

        $finish;
    end

endmodule
