<stg><name>streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > ></name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %temp, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %casted_output, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:2 %br_ln231 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %codeRepl, i1 0, void %.critedge255._crit_edge, i1 1, void

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:1 %t17 = phi i6 0, void %codeRepl, i6 %t, void %.critedge255._crit_edge, i6 0, void

]]></Node>
<StgValue><ssdm name="t17"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:2 %br_ln0 = br i1 %do_init, void %.split, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %temp, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %casted_output, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:2 %br_ln231 = br void %.split

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:0 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 34, i64 34, i64 34

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split:3 %fifo_has_next_sample = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %casted_output, i32 1

]]></Node>
<StgValue><ssdm name="fifo_has_next_sample"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:4 %t = add i6 %t17, i6 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:5 %br_ln237 = br i1 %fifo_has_next_sample, void %.critedge255, void %.critedge254

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1">
<![CDATA[
.critedge255:0 %delay_line_stall_4_load = load i1 %delay_line_stall_4

]]></Node>
<StgValue><ssdm name="delay_line_stall_4_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge255:1 %br_ln281 = br i1 %delay_line_stall_4_load, void %.critedge255._crit_edge5, void %.critedge255._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.critedge254:0 %casted_output_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %casted_output

]]></Node>
<StgValue><ssdm name="casted_output_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="22" op_0_bw="128">
<![CDATA[
.critedge254:1 %trunc_ln145 = trunc i128 %casted_output_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge254:2 %trunc_ln145_s = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %casted_output_read, i32 32, i32 53

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="22" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge254:3 %trunc_ln145_10 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %casted_output_read, i32 64, i32 85

]]></Node>
<StgValue><ssdm name="trunc_ln145_10"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="22" op_0_bw="22" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge254:4 %trunc_ln145_11 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %casted_output_read, i32 96, i32 117

]]></Node>
<StgValue><ssdm name="trunc_ln145_11"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1">
<![CDATA[
.critedge254:5 %control_count_V_4_load = load i1 %control_count_V_4

]]></Node>
<StgValue><ssdm name="control_count_V_4_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge254:6 %store_ln241 = store i1 %control_count_V_4_load, i1 %control_bits_V_4

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge254:7 %xor_ln251 = xor i1 %control_count_V_4_load, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln251"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.critedge254:8 %store_ln252 = store i1 %xor_ln251, i1 %control_count_V_4

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5">
<![CDATA[
.critedge254:9 %sample_in_read_count_V_4_load = load i5 %sample_in_read_count_V_4

]]></Node>
<StgValue><ssdm name="sample_in_read_count_V_4_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge254:10 %add_ln870 = add i5 %sample_in_read_count_V_4_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge254:11 %icmp_ln256 = icmp_ne  i5 %sample_in_read_count_V_4_load, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln256"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
.critedge254:12 %store_ln870 = store i5 %add_ln870, i5 %sample_in_read_count_V_4

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge254:13 %store_ln258 = store i1 %icmp_ln256, i1 %delay_line_stall_4

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.critedge254:14 %br_ln281 = br void %.critedge255._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.critedge257:0 %br_ln310 = br void %.critedge255._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.critedge255._crit_edge:0 %icmp_ln231 = icmp_eq  i6 %t17, i6 33

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge255._crit_edge:1 %br_ln231 = br i1 %icmp_ln231, void %rewind_header, void

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln316 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:0 %arrayidx_0_01_load_0_i365 = phi i22 %trunc_ln145_10, void %.critedge254, i22 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="arrayidx_0_01_load_0_i365"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:1 %arrayidx_0_11_load_0_i364 = phi i22 %trunc_ln145_11, void %.critedge254, i22 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="arrayidx_0_11_load_0_i364"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:2 %temp_tagged_mux_chain_input_valid_0 = phi i1 1, void %.critedge254, i1 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_valid_0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:3 %temp_tagged_mux_chain_input_sample_M_real_V_0 = phi i22 %trunc_ln145, void %.critedge254, i22 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_real_V_0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
.critedge255._crit_edge5:4 %temp_tagged_mux_chain_input_sample_M_imag_V_0 = phi i22 %trunc_ln145_s, void %.critedge254, i22 0, void %.critedge255

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_imag_V_0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="45" op_0_bw="45" op_1_bw="1" op_2_bw="22" op_3_bw="22">
<![CDATA[
.critedge255._crit_edge5:5 %p_s = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i22.i22, i1 %temp_tagged_mux_chain_input_valid_0, i22 %arrayidx_0_11_load_0_i364, i22 %arrayidx_0_01_load_0_i365

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="45" op_0_bw="45" op_1_bw="45" op_2_bw="45" op_3_bw="1">
<![CDATA[
.critedge255._crit_edge5:6 %p_4 = memshiftread i45 @_ssdm_op_MemShiftRead.[1 x i45]P0A, i45 0, i45 %p_s, i1 1

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="22" op_0_bw="45">
<![CDATA[
.critedge255._crit_edge5:7 %temp_tagged_mux_chain_input_sample_M_real_V_1 = trunc i45 %p_4

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_real_V_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="22" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge255._crit_edge5:8 %temp_tagged_mux_chain_input_sample_M_imag_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %p_4, i32 22, i32 43

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_sample_M_imag_V_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
.critedge255._crit_edge5:9 %temp_tagged_mux_chain_input_valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %p_4, i32 44

]]></Node>
<StgValue><ssdm name="temp_tagged_mux_chain_input_valid_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.critedge255._crit_edge5:10 %control_bits_V_4_load = load i1 %control_bits_V_4

]]></Node>
<StgValue><ssdm name="control_bits_V_4_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1">
<![CDATA[
.critedge255._crit_edge5:11 %zext_ln66 = zext i1 %control_bits_V_4_load

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.critedge255._crit_edge5:12 %DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[1 x i32]P0A, i32 0, i32 %zext_ln66, i1 1

]]></Node>
<StgValue><ssdm name="DataOut"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.critedge255._crit_edge5:13 %select_ln68 = select i1 %control_bits_V_4_load, i22 %temp_tagged_mux_chain_input_sample_M_real_V_1, i22 %temp_tagged_mux_chain_input_sample_M_real_V_0

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.critedge255._crit_edge5:14 %select_ln68_3 = select i1 %control_bits_V_4_load, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_0

]]></Node>
<StgValue><ssdm name="select_ln68_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge255._crit_edge5:15 %select_ln68_4 = select i1 %control_bits_V_4_load, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0

]]></Node>
<StgValue><ssdm name="select_ln68_4"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32">
<![CDATA[
.critedge255._crit_edge5:16 %trunc_ln79 = trunc i32 %DataOut

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.critedge255._crit_edge5:17 %select_ln79 = select i1 %trunc_ln79, i22 %temp_tagged_mux_chain_input_sample_M_real_V_1, i22 %temp_tagged_mux_chain_input_sample_M_real_V_0

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.critedge255._crit_edge5:18 %select_ln79_3 = select i1 %trunc_ln79, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_0

]]></Node>
<StgValue><ssdm name="select_ln79_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge255._crit_edge5:19 %select_ln79_4 = select i1 %trunc_ln79, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0

]]></Node>
<StgValue><ssdm name="select_ln79_4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="45" op_0_bw="45" op_1_bw="1" op_2_bw="22" op_3_bw="22">
<![CDATA[
.critedge255._crit_edge5:20 %p_5 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i22.i22, i1 %select_ln68_4, i22 %select_ln68_3, i22 %select_ln68

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="45" op_0_bw="45" op_1_bw="45" op_2_bw="45" op_3_bw="1">
<![CDATA[
.critedge255._crit_edge5:21 %p_6 = memshiftread i45 @_ssdm_op_MemShiftRead.[1 x i45]P0A, i45 0, i45 %p_5, i1 1

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="22" op_0_bw="45">
<![CDATA[
.critedge255._crit_edge5:22 %trunc_ln130 = trunc i45 %p_6

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="22" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge255._crit_edge5:23 %lshr_ln130_5 = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %p_6, i32 22, i32 43

]]></Node>
<StgValue><ssdm name="lshr_ln130_5"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
.critedge255._crit_edge5:24 %valid_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %p_6, i32 44

]]></Node>
<StgValue><ssdm name="valid_flag"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge255._crit_edge5:25 %and_ln297 = and i1 %select_ln79_4, i1 %valid_flag

]]></Node>
<StgValue><ssdm name="and_ln297"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge255._crit_edge5:26 %br_ln297 = br i1 %and_ln297, void %.critedge257, void

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="22">
<![CDATA[
:0 %zext_ln174 = zext i22 %lshr_ln130_5

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="118" op_0_bw="118" op_1_bw="22" op_2_bw="10" op_3_bw="22" op_4_bw="32" op_5_bw="10" op_6_bw="22">
<![CDATA[
:1 %tmp = bitconcatenate i118 @_ssdm_op_BitConcatenate.i118.i22.i10.i22.i32.i10.i22, i22 %select_ln79_3, i10 0, i22 %select_ln79, i32 %zext_ln174, i10 0, i22 %trunc_ln130

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="118">
<![CDATA[
:2 %zext_ln174_9 = zext i118 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln174_9"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %temp, i128 %zext_ln174_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delay_line_stall_4_load" val="0"/>
<literal name="and_ln297" val="1"/>
</and_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln309 = br void %.critedge257

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:0 %return_ln316 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln316"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="87" name="casted_output" dir="0" iftype="3">
<core>FIFO_LUTRAM</core><StgValue><ssdm name="casted_output"/></StgValue>
</port>
<port id="88" name="temp" dir="1" iftype="3">
<core>FIFO_LUTRAM</core><StgValue><ssdm name="temp"/></StgValue>
</port>
<port id="89" name="control_count_V_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_count_V_4"/></StgValue>
</port>
<port id="90" name="control_bits_V_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_bits_V_4"/></StgValue>
</port>
<port id="91" name="sample_in_read_count_V_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="sample_in_read_count_V_4"/></StgValue>
</port>
<port id="92" name="delay_line_stall_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="delay_line_stall_4"/></StgValue>
</port>
<port id="93" name="delayline_Array_18" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="control_delayline_Array_4" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="control_delayline_Array_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="delayline_Array_17" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="97" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="96" toId="5">
</dataflow>
<dataflow id="98" from="temp" to="specinterface_ln0" fromId="88" toId="5">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="99" toId="5">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="5">
</dataflow>
<dataflow id="103" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="5">
</dataflow>
<dataflow id="105" from="empty_12" to="specinterface_ln0" fromId="104" toId="5">
</dataflow>
<dataflow id="106" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="5">
</dataflow>
<dataflow id="107" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="5">
</dataflow>
<dataflow id="108" from="empty_12" to="specinterface_ln0" fromId="104" toId="5">
</dataflow>
<dataflow id="109" from="empty_12" to="specinterface_ln0" fromId="104" toId="5">
</dataflow>
<dataflow id="110" from="empty_12" to="specinterface_ln0" fromId="104" toId="5">
</dataflow>
<dataflow id="111" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="5">
</dataflow>
<dataflow id="112" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="5">
</dataflow>
<dataflow id="113" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="5">
</dataflow>
<dataflow id="114" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="5">
</dataflow>
<dataflow id="115" from="empty_12" to="specinterface_ln0" fromId="104" toId="5">
</dataflow>
<dataflow id="116" from="empty_12" to="specinterface_ln0" fromId="104" toId="5">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="96" toId="6">
</dataflow>
<dataflow id="118" from="casted_output" to="specinterface_ln0" fromId="87" toId="6">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="99" toId="6">
</dataflow>
<dataflow id="120" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="6">
</dataflow>
<dataflow id="121" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="6">
</dataflow>
<dataflow id="122" from="empty_12" to="specinterface_ln0" fromId="104" toId="6">
</dataflow>
<dataflow id="123" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="6">
</dataflow>
<dataflow id="124" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="6">
</dataflow>
<dataflow id="125" from="empty_12" to="specinterface_ln0" fromId="104" toId="6">
</dataflow>
<dataflow id="126" from="empty_12" to="specinterface_ln0" fromId="104" toId="6">
</dataflow>
<dataflow id="127" from="empty_12" to="specinterface_ln0" fromId="104" toId="6">
</dataflow>
<dataflow id="128" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="6">
</dataflow>
<dataflow id="129" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="6">
</dataflow>
<dataflow id="130" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="6">
</dataflow>
<dataflow id="131" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="6">
</dataflow>
<dataflow id="132" from="empty_12" to="specinterface_ln0" fromId="104" toId="6">
</dataflow>
<dataflow id="133" from="empty_12" to="specinterface_ln0" fromId="104" toId="6">
</dataflow>
<dataflow id="135" from="StgValue_134" to="do_init" fromId="134" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="br_ln231" to="do_init" fromId="7" toId="8">
</dataflow>
<dataflow id="138" from="StgValue_137" to="do_init" fromId="137" toId="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="br_ln231" to="do_init" fromId="39" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="140" from="StgValue_134" to="do_init" fromId="134" toId="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="br_ln316" to="do_init" fromId="40" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="143" from="StgValue_142" to="t17" fromId="142" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="br_ln231" to="t17" fromId="7" toId="9">
</dataflow>
<dataflow id="145" from="t" to="t17" fromId="18" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="br_ln231" to="t17" fromId="39" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="147" from="StgValue_142" to="t17" fromId="142" toId="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="br_ln316" to="t17" fromId="40" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="149" from="do_init" to="br_ln0" fromId="8" toId="10">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="11">
</dataflow>
<dataflow id="152" from="temp" to="specmemcore_ln0" fromId="88" toId="11">
</dataflow>
<dataflow id="154" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="11">
</dataflow>
<dataflow id="156" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="11">
</dataflow>
<dataflow id="158" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="11">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="12">
</dataflow>
<dataflow id="160" from="casted_output" to="specmemcore_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="161" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="12">
</dataflow>
<dataflow id="162" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="12">
</dataflow>
<dataflow id="163" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="12">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="164" toId="14">
</dataflow>
<dataflow id="167" from="StgValue_166" to="empty" fromId="166" toId="14">
</dataflow>
<dataflow id="168" from="StgValue_166" to="empty" fromId="166" toId="14">
</dataflow>
<dataflow id="169" from="StgValue_166" to="empty" fromId="166" toId="14">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="170" toId="15">
</dataflow>
<dataflow id="173" from="StgValue_172" to="specpipeline_ln0" fromId="172" toId="15">
</dataflow>
<dataflow id="174" from="StgValue_101" to="specpipeline_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="175" from="StgValue_101" to="specpipeline_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="176" from="StgValue_101" to="specpipeline_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="177" from="empty_12" to="specpipeline_ln0" fromId="104" toId="15">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="178" toId="16">
</dataflow>
<dataflow id="181" from="empty_14" to="specloopname_ln0" fromId="180" toId="16">
</dataflow>
<dataflow id="183" from="_ssdm_op_NbReadReq.ap_fifo.i128P0A" to="fifo_has_next_sample" fromId="182" toId="17">
</dataflow>
<dataflow id="184" from="casted_output" to="fifo_has_next_sample" fromId="87" toId="17">
</dataflow>
<dataflow id="185" from="StgValue_172" to="fifo_has_next_sample" fromId="172" toId="17">
</dataflow>
<dataflow id="186" from="t17" to="t" fromId="9" toId="18">
</dataflow>
<dataflow id="188" from="StgValue_187" to="t" fromId="187" toId="18">
</dataflow>
<dataflow id="189" from="fifo_has_next_sample" to="br_ln237" fromId="17" toId="19">
</dataflow>
<dataflow id="190" from="delay_line_stall_4" to="delay_line_stall_4_load" fromId="92" toId="20">
</dataflow>
<dataflow id="191" from="delay_line_stall_4_load" to="br_ln281" fromId="20" toId="21">
</dataflow>
<dataflow id="193" from="_ssdm_op_Read.ap_fifo.volatile.i128P0A" to="casted_output_read" fromId="192" toId="22">
</dataflow>
<dataflow id="194" from="casted_output" to="casted_output_read" fromId="87" toId="22">
</dataflow>
<dataflow id="195" from="casted_output_read" to="trunc_ln145" fromId="22" toId="23">
</dataflow>
<dataflow id="197" from="_ssdm_op_PartSelect.i22.i128.i32.i32" to="trunc_ln145_s" fromId="196" toId="24">
</dataflow>
<dataflow id="198" from="casted_output_read" to="trunc_ln145_s" fromId="22" toId="24">
</dataflow>
<dataflow id="200" from="StgValue_199" to="trunc_ln145_s" fromId="199" toId="24">
</dataflow>
<dataflow id="202" from="StgValue_201" to="trunc_ln145_s" fromId="201" toId="24">
</dataflow>
<dataflow id="203" from="_ssdm_op_PartSelect.i22.i128.i32.i32" to="trunc_ln145_10" fromId="196" toId="25">
</dataflow>
<dataflow id="204" from="casted_output_read" to="trunc_ln145_10" fromId="22" toId="25">
</dataflow>
<dataflow id="206" from="StgValue_205" to="trunc_ln145_10" fromId="205" toId="25">
</dataflow>
<dataflow id="208" from="StgValue_207" to="trunc_ln145_10" fromId="207" toId="25">
</dataflow>
<dataflow id="209" from="_ssdm_op_PartSelect.i22.i128.i32.i32" to="trunc_ln145_11" fromId="196" toId="26">
</dataflow>
<dataflow id="210" from="casted_output_read" to="trunc_ln145_11" fromId="22" toId="26">
</dataflow>
<dataflow id="212" from="StgValue_211" to="trunc_ln145_11" fromId="211" toId="26">
</dataflow>
<dataflow id="214" from="StgValue_213" to="trunc_ln145_11" fromId="213" toId="26">
</dataflow>
<dataflow id="215" from="control_count_V_4" to="control_count_V_4_load" fromId="89" toId="27">
</dataflow>
<dataflow id="216" from="control_count_V_4_load" to="store_ln241" fromId="27" toId="28">
</dataflow>
<dataflow id="217" from="control_bits_V_4" to="store_ln241" fromId="90" toId="28">
</dataflow>
<dataflow id="218" from="control_count_V_4_load" to="xor_ln251" fromId="27" toId="29">
</dataflow>
<dataflow id="219" from="StgValue_134" to="xor_ln251" fromId="134" toId="29">
</dataflow>
<dataflow id="220" from="xor_ln251" to="store_ln252" fromId="29" toId="30">
</dataflow>
<dataflow id="221" from="control_count_V_4" to="store_ln252" fromId="89" toId="30">
</dataflow>
<dataflow id="222" from="sample_in_read_count_V_4" to="sample_in_read_count_V_4_load" fromId="91" toId="31">
</dataflow>
<dataflow id="223" from="sample_in_read_count_V_4_load" to="add_ln870" fromId="31" toId="32">
</dataflow>
<dataflow id="225" from="StgValue_224" to="add_ln870" fromId="224" toId="32">
</dataflow>
<dataflow id="226" from="sample_in_read_count_V_4_load" to="icmp_ln256" fromId="31" toId="33">
</dataflow>
<dataflow id="228" from="StgValue_227" to="icmp_ln256" fromId="227" toId="33">
</dataflow>
<dataflow id="229" from="add_ln870" to="store_ln870" fromId="32" toId="34">
</dataflow>
<dataflow id="230" from="sample_in_read_count_V_4" to="store_ln870" fromId="91" toId="34">
</dataflow>
<dataflow id="231" from="icmp_ln256" to="store_ln258" fromId="33" toId="35">
</dataflow>
<dataflow id="232" from="delay_line_stall_4" to="store_ln258" fromId="92" toId="35">
</dataflow>
<dataflow id="233" from="t17" to="icmp_ln231" fromId="9" toId="38">
</dataflow>
<dataflow id="235" from="StgValue_234" to="icmp_ln231" fromId="234" toId="38">
</dataflow>
<dataflow id="236" from="icmp_ln231" to="br_ln231" fromId="38" toId="39">
</dataflow>
<dataflow id="237" from="trunc_ln145_10" to="arrayidx_0_01_load_0_i365" fromId="25" toId="41">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="238" from="br_ln281" to="arrayidx_0_01_load_0_i365" fromId="36" toId="41">
</dataflow>
<dataflow id="240" from="StgValue_239" to="arrayidx_0_01_load_0_i365" fromId="239" toId="41">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
<literal name="delay_line_stall_4_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="241" from="br_ln281" to="arrayidx_0_01_load_0_i365" fromId="21" toId="41">
</dataflow>
<dataflow id="242" from="trunc_ln145_11" to="arrayidx_0_11_load_0_i364" fromId="26" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="243" from="br_ln281" to="arrayidx_0_11_load_0_i364" fromId="36" toId="42">
</dataflow>
<dataflow id="244" from="StgValue_239" to="arrayidx_0_11_load_0_i364" fromId="239" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
<literal name="delay_line_stall_4_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="245" from="br_ln281" to="arrayidx_0_11_load_0_i364" fromId="21" toId="42">
</dataflow>
<dataflow id="246" from="StgValue_134" to="temp_tagged_mux_chain_input_valid_0" fromId="134" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="247" from="br_ln281" to="temp_tagged_mux_chain_input_valid_0" fromId="36" toId="43">
</dataflow>
<dataflow id="248" from="StgValue_137" to="temp_tagged_mux_chain_input_valid_0" fromId="137" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
<literal name="delay_line_stall_4_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="249" from="br_ln281" to="temp_tagged_mux_chain_input_valid_0" fromId="21" toId="43">
</dataflow>
<dataflow id="250" from="trunc_ln145" to="temp_tagged_mux_chain_input_sample_M_real_V_0" fromId="23" toId="44">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="251" from="br_ln281" to="temp_tagged_mux_chain_input_sample_M_real_V_0" fromId="36" toId="44">
</dataflow>
<dataflow id="252" from="StgValue_239" to="temp_tagged_mux_chain_input_sample_M_real_V_0" fromId="239" toId="44">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
<literal name="delay_line_stall_4_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="253" from="br_ln281" to="temp_tagged_mux_chain_input_sample_M_real_V_0" fromId="21" toId="44">
</dataflow>
<dataflow id="254" from="trunc_ln145_s" to="temp_tagged_mux_chain_input_sample_M_imag_V_0" fromId="24" toId="45">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="255" from="br_ln281" to="temp_tagged_mux_chain_input_sample_M_imag_V_0" fromId="36" toId="45">
</dataflow>
<dataflow id="256" from="StgValue_239" to="temp_tagged_mux_chain_input_sample_M_imag_V_0" fromId="239" toId="45">
<condition id="-1">
<or_exp><and_exp><literal name="fifo_has_next_sample" val="0"/>
<literal name="delay_line_stall_4_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="257" from="br_ln281" to="temp_tagged_mux_chain_input_sample_M_imag_V_0" fromId="21" toId="45">
</dataflow>
<dataflow id="259" from="_ssdm_op_BitConcatenate.i45.i1.i22.i22" to="p_s" fromId="258" toId="46">
</dataflow>
<dataflow id="260" from="temp_tagged_mux_chain_input_valid_0" to="p_s" fromId="43" toId="46">
</dataflow>
<dataflow id="261" from="arrayidx_0_11_load_0_i364" to="p_s" fromId="42" toId="46">
</dataflow>
<dataflow id="262" from="arrayidx_0_01_load_0_i365" to="p_s" fromId="41" toId="46">
</dataflow>
<dataflow id="264" from="_ssdm_op_MemShiftRead.[1 x i45]P0A" to="p_4" fromId="263" toId="47">
</dataflow>
<dataflow id="266" from="StgValue_265" to="p_4" fromId="265" toId="47">
</dataflow>
<dataflow id="267" from="p_s" to="p_4" fromId="46" toId="47">
</dataflow>
<dataflow id="268" from="StgValue_134" to="p_4" fromId="134" toId="47">
</dataflow>
<dataflow id="269" from="p_4" to="temp_tagged_mux_chain_input_sample_M_real_V_1" fromId="47" toId="48">
</dataflow>
<dataflow id="271" from="_ssdm_op_PartSelect.i22.i45.i32.i32" to="temp_tagged_mux_chain_input_sample_M_imag_V_1" fromId="270" toId="49">
</dataflow>
<dataflow id="272" from="p_4" to="temp_tagged_mux_chain_input_sample_M_imag_V_1" fromId="47" toId="49">
</dataflow>
<dataflow id="274" from="StgValue_273" to="temp_tagged_mux_chain_input_sample_M_imag_V_1" fromId="273" toId="49">
</dataflow>
<dataflow id="276" from="StgValue_275" to="temp_tagged_mux_chain_input_sample_M_imag_V_1" fromId="275" toId="49">
</dataflow>
<dataflow id="278" from="_ssdm_op_BitSelect.i1.i45.i32" to="temp_tagged_mux_chain_input_valid_1" fromId="277" toId="50">
</dataflow>
<dataflow id="279" from="p_4" to="temp_tagged_mux_chain_input_valid_1" fromId="47" toId="50">
</dataflow>
<dataflow id="281" from="StgValue_280" to="temp_tagged_mux_chain_input_valid_1" fromId="280" toId="50">
</dataflow>
<dataflow id="282" from="control_bits_V_4" to="control_bits_V_4_load" fromId="90" toId="51">
</dataflow>
<dataflow id="283" from="control_bits_V_4_load" to="zext_ln66" fromId="51" toId="52">
</dataflow>
<dataflow id="285" from="_ssdm_op_MemShiftRead.[1 x i32]P0A" to="DataOut" fromId="284" toId="53">
</dataflow>
<dataflow id="287" from="StgValue_286" to="DataOut" fromId="286" toId="53">
</dataflow>
<dataflow id="288" from="zext_ln66" to="DataOut" fromId="52" toId="53">
</dataflow>
<dataflow id="289" from="StgValue_134" to="DataOut" fromId="134" toId="53">
</dataflow>
<dataflow id="290" from="control_bits_V_4_load" to="select_ln68" fromId="51" toId="54">
</dataflow>
<dataflow id="291" from="temp_tagged_mux_chain_input_sample_M_real_V_1" to="select_ln68" fromId="48" toId="54">
</dataflow>
<dataflow id="292" from="temp_tagged_mux_chain_input_sample_M_real_V_0" to="select_ln68" fromId="44" toId="54">
</dataflow>
<dataflow id="293" from="control_bits_V_4_load" to="select_ln68_3" fromId="51" toId="55">
</dataflow>
<dataflow id="294" from="temp_tagged_mux_chain_input_sample_M_imag_V_1" to="select_ln68_3" fromId="49" toId="55">
</dataflow>
<dataflow id="295" from="temp_tagged_mux_chain_input_sample_M_imag_V_0" to="select_ln68_3" fromId="45" toId="55">
</dataflow>
<dataflow id="296" from="control_bits_V_4_load" to="select_ln68_4" fromId="51" toId="56">
</dataflow>
<dataflow id="297" from="temp_tagged_mux_chain_input_valid_1" to="select_ln68_4" fromId="50" toId="56">
</dataflow>
<dataflow id="298" from="temp_tagged_mux_chain_input_valid_0" to="select_ln68_4" fromId="43" toId="56">
</dataflow>
<dataflow id="299" from="DataOut" to="trunc_ln79" fromId="53" toId="57">
</dataflow>
<dataflow id="300" from="trunc_ln79" to="select_ln79" fromId="57" toId="58">
</dataflow>
<dataflow id="301" from="temp_tagged_mux_chain_input_sample_M_real_V_1" to="select_ln79" fromId="48" toId="58">
</dataflow>
<dataflow id="302" from="temp_tagged_mux_chain_input_sample_M_real_V_0" to="select_ln79" fromId="44" toId="58">
</dataflow>
<dataflow id="303" from="trunc_ln79" to="select_ln79_3" fromId="57" toId="59">
</dataflow>
<dataflow id="304" from="temp_tagged_mux_chain_input_sample_M_imag_V_1" to="select_ln79_3" fromId="49" toId="59">
</dataflow>
<dataflow id="305" from="temp_tagged_mux_chain_input_sample_M_imag_V_0" to="select_ln79_3" fromId="45" toId="59">
</dataflow>
<dataflow id="306" from="trunc_ln79" to="select_ln79_4" fromId="57" toId="60">
</dataflow>
<dataflow id="307" from="temp_tagged_mux_chain_input_valid_1" to="select_ln79_4" fromId="50" toId="60">
</dataflow>
<dataflow id="308" from="temp_tagged_mux_chain_input_valid_0" to="select_ln79_4" fromId="43" toId="60">
</dataflow>
<dataflow id="309" from="_ssdm_op_BitConcatenate.i45.i1.i22.i22" to="p_5" fromId="258" toId="61">
</dataflow>
<dataflow id="310" from="select_ln68_4" to="p_5" fromId="56" toId="61">
</dataflow>
<dataflow id="311" from="select_ln68_3" to="p_5" fromId="55" toId="61">
</dataflow>
<dataflow id="312" from="select_ln68" to="p_5" fromId="54" toId="61">
</dataflow>
<dataflow id="313" from="_ssdm_op_MemShiftRead.[1 x i45]P0A" to="p_6" fromId="263" toId="62">
</dataflow>
<dataflow id="315" from="StgValue_314" to="p_6" fromId="314" toId="62">
</dataflow>
<dataflow id="316" from="p_5" to="p_6" fromId="61" toId="62">
</dataflow>
<dataflow id="317" from="StgValue_134" to="p_6" fromId="134" toId="62">
</dataflow>
<dataflow id="318" from="p_6" to="trunc_ln130" fromId="62" toId="63">
</dataflow>
<dataflow id="319" from="_ssdm_op_PartSelect.i22.i45.i32.i32" to="lshr_ln130_5" fromId="270" toId="64">
</dataflow>
<dataflow id="320" from="p_6" to="lshr_ln130_5" fromId="62" toId="64">
</dataflow>
<dataflow id="321" from="StgValue_273" to="lshr_ln130_5" fromId="273" toId="64">
</dataflow>
<dataflow id="322" from="StgValue_275" to="lshr_ln130_5" fromId="275" toId="64">
</dataflow>
<dataflow id="323" from="_ssdm_op_BitSelect.i1.i45.i32" to="valid_flag" fromId="277" toId="65">
</dataflow>
<dataflow id="324" from="p_6" to="valid_flag" fromId="62" toId="65">
</dataflow>
<dataflow id="325" from="StgValue_280" to="valid_flag" fromId="280" toId="65">
</dataflow>
<dataflow id="326" from="select_ln79_4" to="and_ln297" fromId="60" toId="66">
</dataflow>
<dataflow id="327" from="valid_flag" to="and_ln297" fromId="65" toId="66">
</dataflow>
<dataflow id="328" from="and_ln297" to="br_ln297" fromId="66" toId="67">
</dataflow>
<dataflow id="329" from="lshr_ln130_5" to="zext_ln174" fromId="64" toId="68">
</dataflow>
<dataflow id="331" from="_ssdm_op_BitConcatenate.i118.i22.i10.i22.i32.i10.i22" to="tmp" fromId="330" toId="69">
</dataflow>
<dataflow id="332" from="select_ln79_3" to="tmp" fromId="59" toId="69">
</dataflow>
<dataflow id="334" from="StgValue_333" to="tmp" fromId="333" toId="69">
</dataflow>
<dataflow id="335" from="select_ln79" to="tmp" fromId="58" toId="69">
</dataflow>
<dataflow id="336" from="zext_ln174" to="tmp" fromId="68" toId="69">
</dataflow>
<dataflow id="337" from="StgValue_333" to="tmp" fromId="333" toId="69">
</dataflow>
<dataflow id="338" from="trunc_ln130" to="tmp" fromId="63" toId="69">
</dataflow>
<dataflow id="339" from="tmp" to="zext_ln174_9" fromId="69" toId="70">
</dataflow>
<dataflow id="341" from="_ssdm_op_Write.ap_fifo.volatile.i128P0A" to="write_ln174" fromId="340" toId="71">
</dataflow>
<dataflow id="342" from="temp" to="write_ln174" fromId="88" toId="71">
</dataflow>
<dataflow id="343" from="zext_ln174_9" to="write_ln174" fromId="70" toId="71">
</dataflow>
<dataflow id="344" from="do_init" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="345" from="fifo_has_next_sample" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="346" from="delay_line_stall_4_load" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="347" from="icmp_ln231" to="StgValue_2" fromId="38" toId="2">
</dataflow>
<dataflow id="348" from="fifo_has_next_sample" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="349" from="delay_line_stall_4_load" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="350" from="fifo_has_next_sample" to="StgValue_4" fromId="17" toId="4">
</dataflow>
<dataflow id="351" from="delay_line_stall_4_load" to="StgValue_4" fromId="20" toId="4">
</dataflow>
<dataflow id="352" from="and_ln297" to="StgValue_4" fromId="66" toId="4">
</dataflow>
<dataflow id="353" from="icmp_ln231" to="StgValue_4" fromId="38" toId="4">
</dataflow>
<dataflow id="354" from="icmp_ln231" to="StgValue_3" fromId="38" toId="3">
</dataflow>
</dataflows>


</stg>
