INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_testbench
