// Seed: 2617774432
module module_0;
  id_1(
      .id_0(id_2), .id_1(id_2), .id_2(), .id_3(!(id_2)), .id_4(id_2 <-> 1)
  );
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    output wand id_8,
    output tri1 id_9,
    input wor id_10,
    output tri0 id_11,
    input uwire id_12,
    output tri id_13,
    output wor id_14,
    output wor id_15,
    input uwire id_16,
    output wire id_17,
    input wor id_18,
    input tri0 id_19,
    output wire id_20,
    output wire id_21,
    input wire id_22,
    input wire id_23,
    input tri0 id_24,
    input supply0 id_25,
    output tri1 id_26,
    input wand id_27,
    input uwire id_28,
    input tri0 id_29,
    input wor id_30,
    input supply1 id_31,
    output wire id_32,
    output wor id_33,
    input supply0 id_34,
    output supply0 id_35,
    output supply1 id_36,
    input supply1 id_37,
    input wire id_38,
    output uwire id_39
);
  assign id_26 = id_27;
  module_0();
endmodule
