# Half Adder 
AND Gate + XOR Gate   

# Full Adder 
Half Adder + Half Adder + OR Gate = Full Adder   
As the following picture.  
![Half Adder and Full Adder](https://github.com/milochen0418/hello-verilog/raw/master/examples/4bits_adder/blueprint_full_adder.png)



# 4Bits Adder 
Half Adder +  3 * Full Adder  = 4 Bits Adder   
Asthe following picture.  

![4 Bits Adder](https://github.com/milochen0418/hello-verilog/raw/master/examples/4bits_adder/blueprint_4bits_adder.png)