TITLE: Physical Design Block level

SKILLS: IT Software - Application Programming

Job Description Â Send me Jobs like this Responsibilities: The Physical Design Engineer will be responsible for Full chip activities covering floor planning, clocking, budgeting, timing, verification etc and/or Block level physical design activities which includes: floor planning, placement, scan-reordering, clock tree synthesis, in place optimization, routing, timing analysis/closure, ECO tasks (timing, functional, noise based ECOs), design rule checks (DRC), and Layout vs. Schematic (LVS) checks, low power solution development etc. Required Skill: Understanding Verilog HDL Understanding Deep Submicron effects such as 90nm and below Understanding OCV, DFM, DFY Excellent Block level and Full-chip physical design skills Self-motivated, leadership skills and experience working with global teams Back ground of ASIC Physical Design: Floor planning, Clock Tree Synthesis, P&R, extraction, EM/IR Drop Analysis, timing and Signal Integrity closure, physical verification, low power implementation etc Hands on experience and expertise in Cadence, Synopsys, Magma or Mentor Physical Implementation Tools Should have participated in a minimum of 3 fullchip tape outs Salary: Not Disclosed by Recruiter Industry: Strategy / Management Consulting Firms Functional Area: IT Software - Application Programming , Maintenance Role Category:Other Role:Fresher Keyskills Physical Design Block level Desired Candidate Profile Education- UG: Any Graduate PG:Any Postgraduate Doctorate:Any Doctorate - Any Specialization, Doctorate Not Required Please refer to the Job description above Company Profile: ONS Search An Executive Search firm (Contingency) operating out of our offices in Gurgaon and Bangalore, India. Download PPT Photo 1 Â View Contact Details