module top_module (
    input wire clk,
    input wire reset,
    input wire [7:0] d,
    output reg [7:0] q
	);
    always @(posedge clk)  
        q = (reset)? 0: d;

endmodule
