// Seed: 2901426917
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply1 id_2
);
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    output supply0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input wire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wire id_8;
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  assign module_3.id_2 = 0;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd32,
    parameter id_3 = 32'd60
) (
    id_1,
    _id_2,
    _id_3,
    access,
    module_3,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire _id_3;
  input wire _id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_6,
      id_1,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_1,
      id_6,
      id_6,
      id_1
  );
  logic [-1  &  id_3 : id_2  ^  1  -  (  -1  )] id_7;
endmodule
