// Seed: 113845093
module module_0 #(
    parameter id_3 = 32'd25
) (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire _id_3 = id_1, id_4;
  tri1 [1 'b0 : id_3] id_5 = -1;
  assign module_1.id_11 = 0;
endmodule
module module_0 #(
    parameter id_13 = 32'd50,
    parameter id_3  = 32'd16
) (
    output logic id_0,
    input wire id_1,
    input tri id_2,
    input tri1 _id_3,
    input tri0 id_4,
    output tri id_5,
    output tri id_6,
    output wor id_7,
    input uwire id_8,
    input supply0 id_9,
    output tri0 id_10,
    input supply0 id_11,
    output tri0 id_12,
    input supply1 _id_13
);
  always
  fork
    #1;
    id_0 <= -1;
    id_15;
  join
  wire id_16;
  wire id_17;
  wire module_1;
  parameter id_18 = -1;
  parameter id_19 = ~id_18[id_3 : 1];
  integer [id_13 : -1] id_20;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_17,
      id_17
  );
endmodule
