#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e85b67ec0d0 .scope module, "beam_tb" "beam_tb" 2 3;
 .timescale -12 -12;
v0x5e85b6821150_0 .net "bfout", 17 0, v0x5e85b681fbb0_0;  1 drivers
v0x5e85b6821280_0 .var "clk", 0 0;
v0x5e85b6821340_0 .net "debug_state", 1 0, L_0x5e85b67f62c0;  1 drivers
v0x5e85b68213e0_0 .var "reset", 0 0;
v0x5e85b6821480_0 .var "start", 0 0;
S_0x5e85b67eb4b0 .scope module, "top_mod" "top_bf_2" 2 30, 3 1 0, S_0x5e85b67ec0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_f";
    .port_info 4 /INPUT 16 "z_f";
    .port_info 5 /OUTPUT 18 "beamformed_output";
    .port_info 6 /OUTPUT 2 "debug_state";
P_0x5e85b67dc4a0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000010000>;
P_0x5e85b67dc4e0 .param/l "DONE" 1 3 21, C4<11>;
P_0x5e85b67dc520 .param/l "IDLE" 1 3 18, C4<00>;
P_0x5e85b67dc560 .param/l "MAX_DELAY" 0 3 4, +C4<00000000000000000000000100000000>;
P_0x5e85b67dc5a0 .param/l "NUM_CHANNELS" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x5e85b67dc5e0 .param/l "SUMMING" 1 3 20, C4<10>;
P_0x5e85b67dc620 .param/l "SUM_WIDTH" 0 3 5, +C4<000000000000000000000000000010010>;
P_0x5e85b67dc660 .param/l "WAIT_DELAY" 1 3 19, C4<01>;
L_0x5e85b67f62c0 .functor BUFZ 2, v0x5e85b6820790_0, C4<00>, C4<00>, C4<00>;
L_0x5e85b67e9c80 .functor BUFZ 1, L_0x5e85b68352d0, C4<0>, C4<0>, C4<0>;
v0x5e85b681fe70_0 .net "beamformed_output", 17 0, v0x5e85b681fbb0_0;  alias, 1 drivers
v0x5e85b681ff50_0 .net "clk", 0 0, v0x5e85b6821280_0;  1 drivers
v0x5e85b681fff0_0 .net "debug_state", 1 0, L_0x5e85b67f62c0;  alias, 1 drivers
v0x5e85b68200c0_0 .net "delayed_flat", 63 0, L_0x5e85b6834ea0;  1 drivers
v0x5e85b6820180_0 .net "enable", 0 0, L_0x5e85b68352d0;  1 drivers
v0x5e85b6820270_0 .net "inc_count", 0 0, L_0x5e85b67e9c80;  1 drivers
v0x5e85b6820310_0 .var "next_state", 1 0;
v0x5e85b68203b0_0 .net "ready", 0 0, v0x5e85b681d670_0;  1 drivers
v0x5e85b6820480_0 .net "reset", 0 0, v0x5e85b68213e0_0;  1 drivers
v0x5e85b6820520_0 .var "rf_data", 63 0;
v0x5e85b68205f0_0 .net "start", 0 0, v0x5e85b6821480_0;  1 drivers
v0x5e85b68206c0_0 .var "start_sum", 0 0;
v0x5e85b6820790_0 .var "state", 1 0;
v0x5e85b6820830_0 .var "sum_en", 0 0;
v0x5e85b6820900_0 .net "val1", 15 0, v0x5e85b681eb40_0;  1 drivers
v0x5e85b68209d0_0 .net "val2", 15 0, v0x5e85b681ec20_0;  1 drivers
v0x5e85b6820aa0_0 .net "val3", 15 0, v0x5e85b681ed00_0;  1 drivers
v0x5e85b6820c80_0 .net "val4", 15 0, v0x5e85b681ede0_0;  1 drivers
v0x5e85b6820d50_0 .net "valid_b", 3 0, L_0x5e85b68351c0;  1 drivers
v0x5e85b6820e20_0 .net "valid_bu", 0 0, L_0x5e85b6835370;  1 drivers
L_0x756da7e455b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e85b6820ec0_0 .net "x_f", 15 0, L_0x756da7e455b8;  1 drivers
L_0x756da7e45600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e85b6820f60_0 .net "z_f", 15 0, L_0x756da7e45600;  1 drivers
E_0x5e85b67c7a40/0 .event edge, v0x5e85b6814120_0, v0x5e85b6820790_0, v0x5e85b681d7d0_0, v0x5e85b681d670_0;
E_0x5e85b67c7a40/1 .event edge, v0x5e85b681da40_0, v0x5e85b681eb40_0, v0x5e85b681ec20_0, v0x5e85b681ed00_0;
E_0x5e85b67c7a40/2 .event edge, v0x5e85b681ede0_0;
E_0x5e85b67c7a40 .event/or E_0x5e85b67c7a40/0, E_0x5e85b67c7a40/1, E_0x5e85b67c7a40/2;
L_0x5e85b6835370 .part L_0x5e85b68351c0, 0, 1;
S_0x5e85b67e0d80 .scope module, "delay_ctrl" "delay_con" 3 58, 4 1 0, S_0x5e85b67eb4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_f";
    .port_info 4 /INPUT 16 "z_f";
    .port_info 5 /INPUT 64 "din_flat";
    .port_info 6 /OUTPUT 64 "delayed_flat";
    .port_info 7 /OUTPUT 4 "valid_b";
    .port_info 8 /OUTPUT 1 "enable";
    .port_info 9 /OUTPUT 1 "ready";
P_0x5e85b6742cf0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_0x5e85b6742d30 .param/l "DONE" 1 4 28, +C4<00000000000000000000000000000110>;
P_0x5e85b6742d70 .param/l "IDLE" 1 4 27, +C4<00000000000000000000000000000000>;
P_0x5e85b6742db0 .param/l "INCREMENT" 1 4 28, +C4<00000000000000000000000000000101>;
P_0x5e85b6742df0 .param/l "LOAD_COORD" 1 4 27, +C4<00000000000000000000000000000001>;
P_0x5e85b6742e30 .param/l "MAX_DELAY" 0 4 4, +C4<00000000000000000000000100000000>;
P_0x5e85b6742e70 .param/l "NUM_CHANNELS" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x5e85b6742eb0 .param/l "START_CALC" 1 4 27, +C4<00000000000000000000000000000010>;
P_0x5e85b6742ef0 .param/l "STORE" 1 4 28, +C4<00000000000000000000000000000100>;
P_0x5e85b6742f30 .param/l "WAIT_VALID" 1 4 28, +C4<00000000000000000000000000000011>;
L_0x5e85b68351c0 .functor BUFZ 4, L_0x5e85b6834cc0, C4<0000>, C4<0000>, C4<0000>;
v0x5e85b681cde0_0 .var "calc_start", 0 0;
v0x5e85b681ceb0_0 .var "channel_idx", 1 0;
v0x5e85b681cf80_0 .net "clk", 0 0, v0x5e85b6821280_0;  alias, 1 drivers
v0x5e85b681d050_0 .net "delay_out", 7 0, v0x5e85b6814960_0;  1 drivers
v0x5e85b681d120 .array "delay_values", 3 0, 7 0;
v0x5e85b681d2d0_0 .net "delayed_flat", 63 0, L_0x5e85b6834ea0;  alias, 1 drivers
v0x5e85b681d370_0 .net "din_flat", 63 0, v0x5e85b6820520_0;  1 drivers
v0x5e85b681d410_0 .net "enable", 0 0, L_0x5e85b68352d0;  alias, 1 drivers
v0x5e85b681d4b0_0 .var "enable_buff", 3 0;
v0x5e85b681d590_0 .var "next_state", 2 0;
v0x5e85b681d670_0 .var "ready", 0 0;
v0x5e85b681d730_0 .net "reset", 0 0, v0x5e85b68213e0_0;  alias, 1 drivers
v0x5e85b681d7d0_0 .net "start", 0 0, v0x5e85b6821480_0;  alias, 1 drivers
v0x5e85b681d890_0 .var "state", 2 0;
v0x5e85b681d970_0 .net "valid", 0 0, v0x5e85b6814a40_0;  1 drivers
v0x5e85b681da40_0 .net "valid_b", 3 0, L_0x5e85b68351c0;  alias, 1 drivers
v0x5e85b681db00_0 .net "valid_buff", 3 0, L_0x5e85b6834cc0;  1 drivers
v0x5e85b681dcf0_0 .net "x_f", 15 0, L_0x756da7e455b8;  alias, 1 drivers
v0x5e85b681dde0_0 .net "x_i", 15 0, v0x5e85b67e9de0_0;  1 drivers
v0x5e85b681de80_0 .net "z_f", 15 0, L_0x756da7e45600;  alias, 1 drivers
v0x5e85b681df40_0 .net "z_i", 15 0, v0x5e85b67df720_0;  1 drivers
E_0x5e85b6766a70 .event edge, v0x5e85b681d890_0, v0x5e85b681d7d0_0, v0x5e85b6814a40_0, v0x5e85b67d67b0_0;
L_0x5e85b6821ef0 .part v0x5e85b681d4b0_0, 0, 1;
L_0x5e85b6821f90 .part v0x5e85b681d4b0_0, 0, 1;
L_0x5e85b6822080 .part v0x5e85b6820520_0, 0, 16;
L_0x5e85b6832cc0 .part v0x5e85b681d4b0_0, 1, 1;
L_0x5e85b6832d90 .part v0x5e85b681d4b0_0, 1, 1;
L_0x5e85b6832ec0 .part v0x5e85b6820520_0, 16, 16;
L_0x5e85b68339d0 .part v0x5e85b681d4b0_0, 2, 1;
L_0x5e85b6833a70 .part v0x5e85b681d4b0_0, 2, 1;
L_0x5e85b6833b60 .part v0x5e85b6820520_0, 32, 16;
L_0x5e85b6834770 .part v0x5e85b681d4b0_0, 3, 1;
L_0x5e85b6834870 .part v0x5e85b681d4b0_0, 3, 1;
L_0x5e85b6834a20 .part v0x5e85b6820520_0, 48, 16;
L_0x5e85b6834cc0 .concat8 [ 1 1 1 1], L_0x5e85b6821db0, L_0x5e85b6832bd0, L_0x5e85b6833890, L_0x5e85b6834630;
L_0x5e85b6834ea0 .concat8 [ 16 16 16 16], L_0x5e85b67e4920, L_0x5e85b67df5c0, L_0x5e85b67d9e70, L_0x5e85b6834ac0;
L_0x5e85b68352d0 .reduce/and v0x5e85b681d4b0_0;
S_0x5e85b67e6150 .scope module, "coord_inst" "coord_rom" 4 88, 5 1 0, S_0x5e85b67e0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /OUTPUT 16 "x_out";
    .port_info 3 /OUTPUT 16 "z_out";
P_0x5e85b67f7620 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x5e85b67f7660 .param/l "NUM_CHANNELS" 0 5 2, +C4<00000000000000000000000000000100>;
v0x5e85b67d67b0_0 .net "addr", 1 0, v0x5e85b681ceb0_0;  1 drivers
v0x5e85b67ebd80_0 .net "clk", 0 0, v0x5e85b6821280_0;  alias, 1 drivers
v0x5e85b67e9de0_0 .var "x_out", 15 0;
v0x5e85b67e4a80 .array "x_rom", 3 0, 15 0;
v0x5e85b67df720_0 .var "z_out", 15 0;
v0x5e85b67d9fd0 .array "z_rom", 3 0, 15 0;
E_0x5e85b67fcdb0 .event posedge, v0x5e85b67ebd80_0;
S_0x5e85b6812da0 .scope module, "delay_calc_inst" "delay_calc" 4 96, 6 1 0, S_0x5e85b67e0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_i";
    .port_info 4 /INPUT 16 "x_f";
    .port_info 5 /INPUT 16 "z_i";
    .port_info 6 /INPUT 16 "z_f";
    .port_info 7 /OUTPUT 8 "delay_out";
    .port_info 8 /OUTPUT 4 "debug_state";
    .port_info 9 /OUTPUT 1 "done";
P_0x5e85b6744c40 .param/l "DONE" 0 6 24, +C4<00000000000000000000000000000110>;
P_0x5e85b6744c80 .param/l "IDLE" 0 6 24, +C4<00000000000000000000000000000000>;
P_0x5e85b6744cc0 .param/l "SQRT_START" 0 6 24, +C4<00000000000000000000000000000100>;
P_0x5e85b6744d00 .param/l "SQUARE" 0 6 24, +C4<00000000000000000000000000000010>;
P_0x5e85b6744d40 .param/l "SUB" 0 6 24, +C4<00000000000000000000000000000001>;
P_0x5e85b6744d80 .param/l "SUM" 0 6 24, +C4<00000000000000000000000000000011>;
P_0x5e85b6744dc0 .param/l "WAIT_SQRT" 0 6 24, +C4<00000000000000000000000000000101>;
L_0x5e85b6835150 .functor BUFZ 4, v0x5e85b6815300_0, C4<0000>, C4<0000>, C4<0000>;
v0x5e85b6814740_0 .net "clk", 0 0, v0x5e85b6821280_0;  alias, 1 drivers
v0x5e85b6814800_0 .net "csv", 3 0, L_0x5e85b67f44d0;  1 drivers
v0x5e85b68148c0_0 .net "debug_state", 3 0, L_0x5e85b6835150;  1 drivers
v0x5e85b6814960_0 .var "delay_out", 7 0;
v0x5e85b6814a40_0 .var "done", 0 0;
v0x5e85b6814b50_0 .var "dx", 15 0;
v0x5e85b6814c30_0 .var "dx2", 31 0;
v0x5e85b6814d10_0 .var "dz", 15 0;
v0x5e85b6814df0_0 .var "dz2", 31 0;
v0x5e85b6814f60_0 .var "enable", 0 0;
v0x5e85b6815000_0 .var "next_state", 3 0;
v0x5e85b68150c0_0 .net "reset", 0 0, v0x5e85b68213e0_0;  alias, 1 drivers
v0x5e85b6815190_0 .net "sqrt_out", 15 0, v0x5e85b6813c90_0;  1 drivers
v0x5e85b6815260_0 .net "start", 0 0, v0x5e85b681cde0_0;  1 drivers
v0x5e85b6815300_0 .var "state", 3 0;
v0x5e85b68153e0_0 .var "sum_sq", 31 0;
v0x5e85b68154d0_0 .net "valid", 0 0, v0x5e85b68143a0_0;  1 drivers
v0x5e85b68155a0_0 .net "x_f", 15 0, L_0x756da7e455b8;  alias, 1 drivers
v0x5e85b6815640_0 .net "x_i", 15 0, v0x5e85b67e9de0_0;  alias, 1 drivers
v0x5e85b6815730_0 .net "z_f", 15 0, L_0x756da7e45600;  alias, 1 drivers
v0x5e85b68157f0_0 .net "z_i", 15 0, v0x5e85b67df720_0;  alias, 1 drivers
E_0x5e85b67fd200 .event edge, v0x5e85b6815300_0, v0x5e85b6815260_0, v0x5e85b68143a0_0;
S_0x5e85b6813380 .scope module, "uut" "sqrt" 6 26, 7 1 0, S_0x5e85b6812da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 16 "dout";
    .port_info 5 /OUTPUT 4 "cstate";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5e85b67449d0 .param/l "ADD" 0 7 15, +C4<00000000000000000000000000000010>;
P_0x5e85b6744a10 .param/l "CHECK" 0 7 15, +C4<00000000000000000000000000000101>;
P_0x5e85b6744a50 .param/l "DIVIDE" 0 7 15, +C4<00000000000000000000000000000001>;
P_0x5e85b6744a90 .param/l "HALT" 0 7 15, +C4<00000000000000000000000000000110>;
P_0x5e85b6744ad0 .param/l "IDLE" 0 7 15, +C4<00000000000000000000000000000000>;
P_0x5e85b6744b10 .param/l "SHIFT" 0 7 15, +C4<00000000000000000000000000000011>;
P_0x5e85b6744b50 .param/l "UPDATE" 0 7 15, +C4<00000000000000000000000000000100>;
L_0x5e85b67f44d0 .functor BUFZ 4, v0x5e85b68141e0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5e85b67ebe20_0 .net "clk", 0 0, v0x5e85b6821280_0;  alias, 1 drivers
v0x5e85b6813ae0_0 .net "cstate", 3 0, L_0x5e85b67f44d0;  alias, 1 drivers
v0x5e85b6813ba0_0 .net "din", 31 0, v0x5e85b68153e0_0;  1 drivers
v0x5e85b6813c90_0 .var "dout", 15 0;
v0x5e85b6813d70_0 .net "enable", 0 0, v0x5e85b6814f60_0;  1 drivers
v0x5e85b6813e80_0 .var "iter", 3 0;
v0x5e85b6813f60_0 .var "next_state", 3 0;
v0x5e85b6814040_0 .var "quotient", 15 0;
v0x5e85b6814120_0 .net "reset", 0 0, v0x5e85b68213e0_0;  alias, 1 drivers
v0x5e85b68141e0_0 .var "state", 3 0;
v0x5e85b68142c0_0 .var "sum", 16 0;
v0x5e85b68143a0_0 .var "valid", 0 0;
v0x5e85b6814460_0 .var "y_curr", 15 0;
v0x5e85b6814540_0 .var "y_next", 15 0;
E_0x5e85b68139b0 .event posedge, v0x5e85b6814120_0, v0x5e85b67ebd80_0;
E_0x5e85b6813a30 .event edge, v0x5e85b68141e0_0, v0x5e85b6813e80_0;
S_0x5e85b6815a60 .scope generate, "sample_array[0]" "sample_array[0]" 4 111, 4 111 0, S_0x5e85b67e0d80;
 .timescale 0 0;
P_0x5e85b6815c40 .param/l "i" 0 4 111, +C4<00>;
L_0x5e85b67e4920 .functor BUFZ 16, L_0x5e85b6821af0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5e85b6817150_0 .net *"_ivl_1", 0 0, L_0x5e85b6821f90;  1 drivers
v0x5e85b6817250_0 .net *"_ivl_2", 15 0, L_0x5e85b6822080;  1 drivers
L_0x756da7e45138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e85b6817330_0 .net/2u *"_ivl_3", 15 0, L_0x756da7e45138;  1 drivers
v0x5e85b68173f0_0 .net *"_ivl_9", 15 0, L_0x5e85b67e4920;  1 drivers
v0x5e85b68174d0_0 .net "dout_i", 15 0, L_0x5e85b6821af0;  1 drivers
L_0x5e85b68321d0 .functor MUXZ 16, L_0x756da7e45138, L_0x5e85b6822080, L_0x5e85b6821f90, C4<>;
S_0x5e85b6815d00 .scope module, "sd_inst" "sample_delay" 4 117, 8 1 0, S_0x5e85b6815a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5e85b6744620 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5e85b6744660 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5e85b67446a0 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x756da7e45060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e85b6816110_0 .net *"_ivl_11", 1 0, L_0x756da7e45060;  1 drivers
v0x5e85b6816210_0 .net *"_ivl_14", 0 0, L_0x5e85b6821c80;  1 drivers
L_0x756da7e450a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e85b68162d0_0 .net/2u *"_ivl_16", 0 0, L_0x756da7e450a8;  1 drivers
L_0x756da7e450f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e85b68163c0_0 .net/2u *"_ivl_18", 0 0, L_0x756da7e450f0;  1 drivers
L_0x756da7e45018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5e85b68164a0_0 .net/2u *"_ivl_2", 7 0, L_0x756da7e45018;  1 drivers
v0x5e85b68165d0_0 .net *"_ivl_4", 0 0, L_0x5e85b68217a0;  1 drivers
v0x5e85b6816690_0 .net *"_ivl_6", 15 0, L_0x5e85b6821890;  1 drivers
v0x5e85b6816770_0 .net *"_ivl_8", 9 0, L_0x5e85b6821930;  1 drivers
v0x5e85b6816850 .array "buffer", 255 0, 15 0;
v0x5e85b6816910_0 .net "clk", 0 0, v0x5e85b6821280_0;  alias, 1 drivers
v0x5e85b681d120_0 .array/port v0x5e85b681d120, 0;
v0x5e85b68169b0_0 .net "delay", 7 0, v0x5e85b681d120_0;  1 drivers
v0x5e85b6816a90_0 .net "din", 15 0, L_0x5e85b68321d0;  1 drivers
v0x5e85b6816b70_0 .net "dout", 15 0, L_0x5e85b6821af0;  alias, 1 drivers
v0x5e85b6816c50_0 .net "enable", 0 0, L_0x5e85b6821ef0;  1 drivers
v0x5e85b6816d10_0 .net "read_ptr", 7 0, L_0x5e85b68216b0;  1 drivers
v0x5e85b6816df0_0 .net "reset", 0 0, v0x5e85b68213e0_0;  alias, 1 drivers
v0x5e85b6816e90_0 .net "valid", 0 0, L_0x5e85b6821db0;  1 drivers
v0x5e85b6816f50_0 .var "write_ptr", 7 0;
L_0x5e85b68216b0 .arith/sub 8, v0x5e85b6816f50_0, v0x5e85b681d120_0;
L_0x5e85b68217a0 .cmp/eq 8, v0x5e85b681d120_0, L_0x756da7e45018;
L_0x5e85b6821890 .array/port v0x5e85b6816850, L_0x5e85b6821930;
L_0x5e85b6821930 .concat [ 8 2 0 0], L_0x5e85b68216b0, L_0x756da7e45060;
L_0x5e85b6821af0 .functor MUXZ 16, L_0x5e85b6821890, L_0x5e85b68321d0, L_0x5e85b68217a0, C4<>;
L_0x5e85b6821c80 .cmp/ge 8, v0x5e85b6816f50_0, v0x5e85b681d120_0;
L_0x5e85b6821db0 .functor MUXZ 1, L_0x756da7e450f0, L_0x756da7e450a8, L_0x5e85b6821c80, C4<>;
S_0x5e85b68175e0 .scope generate, "sample_array[1]" "sample_array[1]" 4 111, 4 111 0, S_0x5e85b67e0d80;
 .timescale 0 0;
P_0x5e85b68177c0 .param/l "i" 0 4 111, +C4<01>;
L_0x5e85b67df5c0 .functor BUFZ 16, L_0x5e85b68327f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5e85b6818f30_0 .net *"_ivl_1", 0 0, L_0x5e85b6832d90;  1 drivers
v0x5e85b6819030_0 .net *"_ivl_2", 15 0, L_0x5e85b6832ec0;  1 drivers
L_0x756da7e452a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e85b6819110_0 .net/2u *"_ivl_3", 15 0, L_0x756da7e452a0;  1 drivers
v0x5e85b68191d0_0 .net *"_ivl_9", 15 0, L_0x5e85b67df5c0;  1 drivers
v0x5e85b68192b0_0 .net "dout_i", 15 0, L_0x5e85b68327f0;  1 drivers
L_0x5e85b6832fa0 .functor MUXZ 16, L_0x756da7e452a0, L_0x5e85b6832ec0, L_0x5e85b6832d90, C4<>;
S_0x5e85b68178a0 .scope module, "sd_inst" "sample_delay" 4 117, 8 1 0, S_0x5e85b68175e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5e85b6817a80 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5e85b6817ac0 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5e85b6817b00 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x756da7e451c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e85b6817d50_0 .net *"_ivl_11", 1 0, L_0x756da7e451c8;  1 drivers
v0x5e85b6817e50_0 .net *"_ivl_14", 0 0, L_0x5e85b6832980;  1 drivers
L_0x756da7e45210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e85b6817f10_0 .net/2u *"_ivl_16", 0 0, L_0x756da7e45210;  1 drivers
L_0x756da7e45258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e85b6818000_0 .net/2u *"_ivl_18", 0 0, L_0x756da7e45258;  1 drivers
L_0x756da7e45180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5e85b68180e0_0 .net/2u *"_ivl_2", 7 0, L_0x756da7e45180;  1 drivers
v0x5e85b6818210_0 .net *"_ivl_4", 0 0, L_0x5e85b68324a0;  1 drivers
v0x5e85b68182d0_0 .net *"_ivl_6", 15 0, L_0x5e85b6832590;  1 drivers
v0x5e85b68183b0_0 .net *"_ivl_8", 9 0, L_0x5e85b6832630;  1 drivers
v0x5e85b6818490 .array "buffer", 255 0, 15 0;
v0x5e85b6818550_0 .net "clk", 0 0, v0x5e85b6821280_0;  alias, 1 drivers
v0x5e85b681d120_1 .array/port v0x5e85b681d120, 1;
v0x5e85b6818680_0 .net "delay", 7 0, v0x5e85b681d120_1;  1 drivers
v0x5e85b6818760_0 .net "din", 15 0, L_0x5e85b6832fa0;  1 drivers
v0x5e85b6818840_0 .net "dout", 15 0, L_0x5e85b68327f0;  alias, 1 drivers
v0x5e85b6818920_0 .net "enable", 0 0, L_0x5e85b6832cc0;  1 drivers
v0x5e85b68189e0_0 .net "read_ptr", 7 0, L_0x5e85b68323b0;  1 drivers
v0x5e85b6818ac0_0 .net "reset", 0 0, v0x5e85b68213e0_0;  alias, 1 drivers
v0x5e85b6818b60_0 .net "valid", 0 0, L_0x5e85b6832bd0;  1 drivers
v0x5e85b6818d30_0 .var "write_ptr", 7 0;
L_0x5e85b68323b0 .arith/sub 8, v0x5e85b6818d30_0, v0x5e85b681d120_1;
L_0x5e85b68324a0 .cmp/eq 8, v0x5e85b681d120_1, L_0x756da7e45180;
L_0x5e85b6832590 .array/port v0x5e85b6818490, L_0x5e85b6832630;
L_0x5e85b6832630 .concat [ 8 2 0 0], L_0x5e85b68323b0, L_0x756da7e451c8;
L_0x5e85b68327f0 .functor MUXZ 16, L_0x5e85b6832590, L_0x5e85b6832fa0, L_0x5e85b68324a0, C4<>;
L_0x5e85b6832980 .cmp/ge 8, v0x5e85b6818d30_0, v0x5e85b681d120_1;
L_0x5e85b6832bd0 .functor MUXZ 1, L_0x756da7e45258, L_0x756da7e45210, L_0x5e85b6832980, C4<>;
S_0x5e85b6819370 .scope generate, "sample_array[2]" "sample_array[2]" 4 111, 4 111 0, S_0x5e85b67e0d80;
 .timescale 0 0;
P_0x5e85b6819550 .param/l "i" 0 4 111, +C4<010>;
L_0x5e85b67d9e70 .functor BUFZ 16, L_0x5e85b6833540, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5e85b681acc0_0 .net *"_ivl_1", 0 0, L_0x5e85b6833a70;  1 drivers
v0x5e85b681adc0_0 .net *"_ivl_2", 15 0, L_0x5e85b6833b60;  1 drivers
L_0x756da7e45408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e85b681aea0_0 .net/2u *"_ivl_3", 15 0, L_0x756da7e45408;  1 drivers
v0x5e85b681af60_0 .net *"_ivl_9", 15 0, L_0x5e85b67d9e70;  1 drivers
v0x5e85b681b040_0 .net "dout_i", 15 0, L_0x5e85b6833540;  1 drivers
L_0x5e85b6833c90 .functor MUXZ 16, L_0x756da7e45408, L_0x5e85b6833b60, L_0x5e85b6833a70, C4<>;
S_0x5e85b6819630 .scope module, "sd_inst" "sample_delay" 4 117, 8 1 0, S_0x5e85b6819370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5e85b6819810 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5e85b6819850 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5e85b6819890 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x756da7e45330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e85b6819ae0_0 .net *"_ivl_11", 1 0, L_0x756da7e45330;  1 drivers
v0x5e85b6819be0_0 .net *"_ivl_14", 0 0, L_0x5e85b68336d0;  1 drivers
L_0x756da7e45378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e85b6819ca0_0 .net/2u *"_ivl_16", 0 0, L_0x756da7e45378;  1 drivers
L_0x756da7e453c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e85b6819d90_0 .net/2u *"_ivl_18", 0 0, L_0x756da7e453c0;  1 drivers
L_0x756da7e452e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5e85b6819e70_0 .net/2u *"_ivl_2", 7 0, L_0x756da7e452e8;  1 drivers
v0x5e85b6819fa0_0 .net *"_ivl_4", 0 0, L_0x5e85b6833220;  1 drivers
v0x5e85b681a060_0 .net *"_ivl_6", 15 0, L_0x5e85b6833310;  1 drivers
v0x5e85b681a140_0 .net *"_ivl_8", 9 0, L_0x5e85b68333b0;  1 drivers
v0x5e85b681a220 .array "buffer", 255 0, 15 0;
v0x5e85b681a2e0_0 .net "clk", 0 0, v0x5e85b6821280_0;  alias, 1 drivers
v0x5e85b681d120_2 .array/port v0x5e85b681d120, 2;
v0x5e85b681a380_0 .net "delay", 7 0, v0x5e85b681d120_2;  1 drivers
v0x5e85b681a460_0 .net "din", 15 0, L_0x5e85b6833c90;  1 drivers
v0x5e85b681a540_0 .net "dout", 15 0, L_0x5e85b6833540;  alias, 1 drivers
v0x5e85b681a620_0 .net "enable", 0 0, L_0x5e85b68339d0;  1 drivers
v0x5e85b681a6e0_0 .net "read_ptr", 7 0, L_0x5e85b6833130;  1 drivers
v0x5e85b681a7c0_0 .net "reset", 0 0, v0x5e85b68213e0_0;  alias, 1 drivers
v0x5e85b681a8f0_0 .net "valid", 0 0, L_0x5e85b6833890;  1 drivers
v0x5e85b681aac0_0 .var "write_ptr", 7 0;
L_0x5e85b6833130 .arith/sub 8, v0x5e85b681aac0_0, v0x5e85b681d120_2;
L_0x5e85b6833220 .cmp/eq 8, v0x5e85b681d120_2, L_0x756da7e452e8;
L_0x5e85b6833310 .array/port v0x5e85b681a220, L_0x5e85b68333b0;
L_0x5e85b68333b0 .concat [ 8 2 0 0], L_0x5e85b6833130, L_0x756da7e45330;
L_0x5e85b6833540 .functor MUXZ 16, L_0x5e85b6833310, L_0x5e85b6833c90, L_0x5e85b6833220, C4<>;
L_0x5e85b68336d0 .cmp/ge 8, v0x5e85b681aac0_0, v0x5e85b681d120_2;
L_0x5e85b6833890 .functor MUXZ 1, L_0x756da7e453c0, L_0x756da7e45378, L_0x5e85b68336d0, C4<>;
S_0x5e85b681b100 .scope generate, "sample_array[3]" "sample_array[3]" 4 111, 4 111 0, S_0x5e85b67e0d80;
 .timescale 0 0;
P_0x5e85b681b290 .param/l "i" 0 4 111, +C4<011>;
L_0x5e85b6834ac0 .functor BUFZ 16, L_0x5e85b6834370, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5e85b681c9a0_0 .net *"_ivl_1", 0 0, L_0x5e85b6834870;  1 drivers
v0x5e85b681caa0_0 .net *"_ivl_2", 15 0, L_0x5e85b6834a20;  1 drivers
L_0x756da7e45570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e85b681cb80_0 .net/2u *"_ivl_3", 15 0, L_0x756da7e45570;  1 drivers
v0x5e85b681cc40_0 .net *"_ivl_9", 15 0, L_0x5e85b6834ac0;  1 drivers
v0x5e85b681cd20_0 .net "dout_i", 15 0, L_0x5e85b6834370;  1 drivers
L_0x5e85b6834b30 .functor MUXZ 16, L_0x756da7e45570, L_0x5e85b6834a20, L_0x5e85b6834870, C4<>;
S_0x5e85b681b370 .scope module, "sd_inst" "sample_delay" 4 117, 8 1 0, S_0x5e85b681b100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5e85b681b550 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5e85b681b590 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5e85b681b5d0 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x756da7e45498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e85b681b850_0 .net *"_ivl_11", 1 0, L_0x756da7e45498;  1 drivers
v0x5e85b681b950_0 .net *"_ivl_14", 0 0, L_0x5e85b6834500;  1 drivers
L_0x756da7e454e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e85b681ba10_0 .net/2u *"_ivl_16", 0 0, L_0x756da7e454e0;  1 drivers
L_0x756da7e45528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e85b681bb00_0 .net/2u *"_ivl_18", 0 0, L_0x756da7e45528;  1 drivers
L_0x756da7e45450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5e85b681bbe0_0 .net/2u *"_ivl_2", 7 0, L_0x756da7e45450;  1 drivers
v0x5e85b681bd10_0 .net *"_ivl_4", 0 0, L_0x5e85b6833f10;  1 drivers
v0x5e85b681bdd0_0 .net *"_ivl_6", 15 0, L_0x5e85b6834000;  1 drivers
v0x5e85b681beb0_0 .net *"_ivl_8", 9 0, L_0x5e85b68340a0;  1 drivers
v0x5e85b681bf90 .array "buffer", 255 0, 15 0;
v0x5e85b681c050_0 .net "clk", 0 0, v0x5e85b6821280_0;  alias, 1 drivers
v0x5e85b681d120_3 .array/port v0x5e85b681d120, 3;
v0x5e85b681c0f0_0 .net "delay", 7 0, v0x5e85b681d120_3;  1 drivers
v0x5e85b681c1d0_0 .net "din", 15 0, L_0x5e85b6834b30;  1 drivers
v0x5e85b681c2b0_0 .net "dout", 15 0, L_0x5e85b6834370;  alias, 1 drivers
v0x5e85b681c390_0 .net "enable", 0 0, L_0x5e85b6834770;  1 drivers
v0x5e85b681c450_0 .net "read_ptr", 7 0, L_0x5e85b6833e20;  1 drivers
v0x5e85b681c530_0 .net "reset", 0 0, v0x5e85b68213e0_0;  alias, 1 drivers
v0x5e85b681c5d0_0 .net "valid", 0 0, L_0x5e85b6834630;  1 drivers
v0x5e85b681c7a0_0 .var "write_ptr", 7 0;
L_0x5e85b6833e20 .arith/sub 8, v0x5e85b681c7a0_0, v0x5e85b681d120_3;
L_0x5e85b6833f10 .cmp/eq 8, v0x5e85b681d120_3, L_0x756da7e45450;
L_0x5e85b6834000 .array/port v0x5e85b681bf90, L_0x5e85b68340a0;
L_0x5e85b68340a0 .concat [ 8 2 0 0], L_0x5e85b6833e20, L_0x756da7e45498;
L_0x5e85b6834370 .functor MUXZ 16, L_0x5e85b6834000, L_0x5e85b6834b30, L_0x5e85b6833f10, C4<>;
L_0x5e85b6834500 .cmp/ge 8, v0x5e85b681c7a0_0, v0x5e85b681d120_3;
L_0x5e85b6834630 .functor MUXZ 1, L_0x756da7e45528, L_0x756da7e454e0, L_0x5e85b6834500, C4<>;
S_0x5e85b681e170 .scope module, "read_vals" "readrf_vals" 3 44, 9 1 0, S_0x5e85b67eb4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "inc_count";
    .port_info 3 /OUTPUT 16 "val1";
    .port_info 4 /OUTPUT 16 "val2";
    .port_info 5 /OUTPUT 16 "val3";
    .port_info 6 /OUTPUT 16 "val4";
v0x5e85b681e420_0 .net "clk", 0 0, v0x5e85b6821280_0;  alias, 1 drivers
v0x5e85b681e5d0_0 .var "count", 15 0;
v0x5e85b681e6b0_0 .net "inc_count", 0 0, L_0x5e85b67e9c80;  alias, 1 drivers
v0x5e85b681e750_0 .net "reset", 0 0, v0x5e85b68213e0_0;  alias, 1 drivers
v0x5e85b681e7f0 .array "rf_vals_1", 15 0, 15 0;
v0x5e85b681e900 .array "rf_vals_2", 15 0, 15 0;
v0x5e85b681e9c0 .array "rf_vals_3", 15 0, 15 0;
v0x5e85b681ea80 .array "rf_vals_4", 15 0, 15 0;
v0x5e85b681eb40_0 .var "val1", 15 0;
v0x5e85b681ec20_0 .var "val2", 15 0;
v0x5e85b681ed00_0 .var "val3", 15 0;
v0x5e85b681ede0_0 .var "val4", 15 0;
S_0x5e85b681efe0 .scope module, "summation_unit" "summ_sa" 3 75, 10 1 0, S_0x5e85b67eb4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start_sum";
    .port_info 3 /INPUT 1 "sum_en";
    .port_info 4 /INPUT 64 "delayed_sample";
    .port_info 5 /OUTPUT 18 "sum_result";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5e85b681f170 .param/l "DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000010000>;
P_0x5e85b681f1b0 .param/l "NUM_CHANNELS" 0 10 3, +C4<00000000000000000000000000000100>;
P_0x5e85b681f1f0 .param/l "SUM_WIDTH" 0 10 4, +C4<000000000000000000000000000010010>;
v0x5e85b681f4d0_0 .net "clk", 0 0, v0x5e85b6821280_0;  alias, 1 drivers
v0x5e85b681f590_0 .net "delayed_sample", 63 0, L_0x5e85b6834ea0;  alias, 1 drivers
v0x5e85b681f680_0 .var/i "i", 31 0;
v0x5e85b681f750_0 .net "reset", 0 0, v0x5e85b68213e0_0;  alias, 1 drivers
v0x5e85b681f900_0 .net "start_sum", 0 0, v0x5e85b68206c0_0;  1 drivers
v0x5e85b681fa10_0 .var "sum", 17 0;
v0x5e85b681faf0_0 .net "sum_en", 0 0, v0x5e85b6820830_0;  1 drivers
v0x5e85b681fbb0_0 .var "sum_result", 17 0;
v0x5e85b681fc90_0 .var "valid", 0 0;
E_0x5e85b681f470 .event edge, v0x5e85b681faf0_0, v0x5e85b681fa10_0, v0x5e85b681d2d0_0;
    .scope S_0x5e85b681e170;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e85b681e5d0_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x5e85b681e170;
T_1 ;
    %vpi_call 9 18 "$readmemh", "data/RF_DATA_4.txt", v0x5e85b681e7f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 9 19 "$readmemh", "data/RF_DATA_3.txt", v0x5e85b681e900, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 9 20 "$readmemh", "data/RF_DATA_2.txt", v0x5e85b681e9c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 9 21 "$readmemh", "data/RF_DATA_1.txt", v0x5e85b681ea80, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5e85b681e170;
T_2 ;
    %wait E_0x5e85b67fcdb0;
    %load/vec4 v0x5e85b681e750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e85b681eb40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e85b681ec20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e85b681ed00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e85b681ede0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e85b681e5d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %ix/getv 4, v0x5e85b681e5d0_0;
    %load/vec4a v0x5e85b681e7f0, 4;
    %assign/vec4 v0x5e85b681eb40_0, 0;
    %ix/getv 4, v0x5e85b681e5d0_0;
    %load/vec4a v0x5e85b681e900, 4;
    %assign/vec4 v0x5e85b681ec20_0, 0;
    %ix/getv 4, v0x5e85b681e5d0_0;
    %load/vec4a v0x5e85b681e9c0, 4;
    %assign/vec4 v0x5e85b681ed00_0, 0;
    %ix/getv 4, v0x5e85b681e5d0_0;
    %load/vec4a v0x5e85b681ea80, 4;
    %assign/vec4 v0x5e85b681ede0_0, 0;
    %load/vec4 v0x5e85b681e5d0_0;
    %cmpi/e 24099, 0, 16;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e85b681e5d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5e85b681e6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5e85b681e5d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5e85b681e5d0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5e85b681e5d0_0;
    %assign/vec4 v0x5e85b681e5d0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5e85b6815d00;
T_3 ;
    %wait E_0x5e85b67fcdb0;
    %load/vec4 v0x5e85b6816df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e85b6816f50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5e85b6816c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5e85b6816a90_0;
    %load/vec4 v0x5e85b6816f50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e85b6816850, 0, 4;
    %load/vec4 v0x5e85b6816f50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e85b6816f50_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e85b68178a0;
T_4 ;
    %wait E_0x5e85b67fcdb0;
    %load/vec4 v0x5e85b6818ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e85b6818d30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5e85b6818920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5e85b6818760_0;
    %load/vec4 v0x5e85b6818d30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e85b6818490, 0, 4;
    %load/vec4 v0x5e85b6818d30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e85b6818d30_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e85b6819630;
T_5 ;
    %wait E_0x5e85b67fcdb0;
    %load/vec4 v0x5e85b681a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e85b681aac0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5e85b681a620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5e85b681a460_0;
    %load/vec4 v0x5e85b681aac0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e85b681a220, 0, 4;
    %load/vec4 v0x5e85b681aac0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e85b681aac0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5e85b681b370;
T_6 ;
    %wait E_0x5e85b67fcdb0;
    %load/vec4 v0x5e85b681c530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e85b681c7a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5e85b681c390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5e85b681c1d0_0;
    %load/vec4 v0x5e85b681c7a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e85b681bf90, 0, 4;
    %load/vec4 v0x5e85b681c7a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5e85b681c7a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e85b67e6150;
T_7 ;
    %vpi_call 5 15 "$readmemh", "data/X_4.txt", v0x5e85b67e4a80 {0 0 0};
    %vpi_call 5 16 "$readmemh", "data/Z_4.txt", v0x5e85b67d9fd0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5e85b67e6150;
T_8 ;
    %wait E_0x5e85b67fcdb0;
    %load/vec4 v0x5e85b67d67b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5e85b67e4a80, 4;
    %assign/vec4 v0x5e85b67e9de0_0, 0;
    %load/vec4 v0x5e85b67d67b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5e85b67d9fd0, 4;
    %assign/vec4 v0x5e85b67df720_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5e85b6813380;
T_9 ;
    %wait E_0x5e85b6813a30;
    %load/vec4 v0x5e85b68141e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e85b6813f60_0, 0, 4;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e85b6813f60_0, 0, 4;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e85b6813f60_0, 0, 4;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e85b6813f60_0, 0, 4;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e85b6813f60_0, 0, 4;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5e85b6813e80_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_9.8, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e85b6813f60_0, 0, 4;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e85b6813f60_0, 0, 4;
T_9.9 ;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e85b6813f60_0, 0, 4;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5e85b6813380;
T_10 ;
    %wait E_0x5e85b68139b0;
    %load/vec4 v0x5e85b6814120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e85b68141e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e85b6814460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e85b6814040_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5e85b68142c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e85b6813e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e85b68143a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5e85b6813d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5e85b68141e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e85b68143a0_0, 0;
    %load/vec4 v0x5e85b6813ba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x5e85b6814460_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e85b6813e80_0, 0;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x5e85b6813ba0_0;
    %load/vec4 v0x5e85b6814460_0;
    %pad/u 32;
    %div;
    %pad/u 16;
    %assign/vec4 v0x5e85b6814040_0, 0;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0x5e85b6814460_0;
    %pad/u 17;
    %load/vec4 v0x5e85b6814040_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0x5e85b68142c0_0, 0;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x5e85b68142c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x5e85b6814540_0, 0;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x5e85b6814540_0;
    %assign/vec4 v0x5e85b6814460_0, 0;
    %load/vec4 v0x5e85b6813e80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5e85b6813e80_0, 0;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x5e85b6814460_0;
    %assign/vec4 v0x5e85b6813c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e85b68143a0_0, 0;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %load/vec4 v0x5e85b6813f60_0;
    %assign/vec4 v0x5e85b68141e0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5e85b6812da0;
T_11 ;
    %wait E_0x5e85b67fd200;
    %load/vec4 v0x5e85b6815300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x5e85b6815260_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %pad/s 4;
    %store/vec4 v0x5e85b6815000_0, 0, 4;
    %jmp T_11.7;
T_11.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e85b6815000_0, 0, 4;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e85b6815000_0, 0, 4;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e85b6815000_0, 0, 4;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e85b6815000_0, 0, 4;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x5e85b68154d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %pad/s 4;
    %store/vec4 v0x5e85b6815000_0, 0, 4;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e85b6815000_0, 0, 4;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5e85b6812da0;
T_12 ;
    %wait E_0x5e85b67fcdb0;
    %load/vec4 v0x5e85b68150c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e85b6815300_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e85b6814b50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e85b6814d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e85b68153e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e85b6814960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e85b6814a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e85b6814f60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5e85b6815300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %jmp T_12.9;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e85b6814a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e85b6814f60_0, 0;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v0x5e85b6815640_0;
    %load/vec4 v0x5e85b68155a0_0;
    %sub;
    %assign/vec4 v0x5e85b6814b50_0, 0;
    %load/vec4 v0x5e85b68157f0_0;
    %load/vec4 v0x5e85b6815730_0;
    %sub;
    %assign/vec4 v0x5e85b6814d10_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x5e85b6814b50_0;
    %pad/u 32;
    %load/vec4 v0x5e85b6814b50_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5e85b6814c30_0, 0;
    %load/vec4 v0x5e85b6814d10_0;
    %pad/u 32;
    %load/vec4 v0x5e85b6814d10_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5e85b6814df0_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0x5e85b6814c30_0;
    %load/vec4 v0x5e85b6814df0_0;
    %add;
    %assign/vec4 v0x5e85b68153e0_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e85b6814f60_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x5e85b6815190_0;
    %pad/u 8;
    %assign/vec4 v0x5e85b6814960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e85b6814a40_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5e85b6815000_0;
    %assign/vec4 v0x5e85b6815300_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5e85b67e0d80;
T_13 ;
    %wait E_0x5e85b67fcdb0;
    %load/vec4 v0x5e85b681d730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e85b681d890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e85b681ceb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e85b681cde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e85b681d670_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e85b681d4b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5e85b681d590_0;
    %assign/vec4 v0x5e85b681d890_0, 0;
    %load/vec4 v0x5e85b681d890_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e85b681cde0_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e85b681cde0_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5e85b681d890_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_13.5, 4;
    %load/vec4 v0x5e85b681d050_0;
    %load/vec4 v0x5e85b681ceb0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e85b681d120, 0, 4;
T_13.5 ;
    %load/vec4 v0x5e85b681d890_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_13.7, 4;
    %load/vec4 v0x5e85b681ceb0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5e85b681ceb0_0, 0;
T_13.7 ;
    %load/vec4 v0x5e85b681d890_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_13.9, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5e85b681d4b0_0, 0;
    %load/vec4 v0x5e85b681db00_0;
    %and/r;
    %assign/vec4 v0x5e85b681d670_0, 0;
T_13.9 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5e85b67e0d80;
T_14 ;
    %wait E_0x5e85b6766a70;
    %load/vec4 v0x5e85b681d890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e85b681d590_0, 0, 3;
    %jmp T_14.8;
T_14.0 ;
    %load/vec4 v0x5e85b681d7d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.10, 8;
T_14.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.10, 8;
 ; End of false expr.
    %blend;
T_14.10;
    %pad/s 3;
    %store/vec4 v0x5e85b681d590_0, 0, 3;
    %jmp T_14.8;
T_14.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e85b681d590_0, 0, 3;
    %jmp T_14.8;
T_14.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5e85b681d590_0, 0, 3;
    %jmp T_14.8;
T_14.3 ;
    %load/vec4 v0x5e85b681d970_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %pad/s 3;
    %store/vec4 v0x5e85b681d590_0, 0, 3;
    %jmp T_14.8;
T_14.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5e85b681d590_0, 0, 3;
    %jmp T_14.8;
T_14.5 ;
    %load/vec4 v0x5e85b681ceb0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %pad/s 3;
    %store/vec4 v0x5e85b681d590_0, 0, 3;
    %jmp T_14.8;
T_14.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5e85b681d590_0, 0, 3;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5e85b681efe0;
T_15 ;
    %wait E_0x5e85b681f470;
    %load/vec4 v0x5e85b681faf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5e85b681fa10_0, 0, 18;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e85b681f680_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x5e85b681f680_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.3, 5;
    %load/vec4 v0x5e85b681fa10_0;
    %load/vec4 v0x5e85b681f590_0;
    %load/vec4 v0x5e85b681f680_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pad/u 18;
    %add;
    %store/vec4 v0x5e85b681fa10_0, 0, 18;
    %load/vec4 v0x5e85b681f680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e85b681f680_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5e85b681fa10_0, 0, 18;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5e85b681efe0;
T_16 ;
    %wait E_0x5e85b68139b0;
    %load/vec4 v0x5e85b681f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5e85b681fbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e85b681fc90_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5e85b681faf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5e85b681fa10_0;
    %assign/vec4 v0x5e85b681fbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e85b681fc90_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e85b681fc90_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5e85b67eb4b0;
T_17 ;
    %wait E_0x5e85b67fcdb0;
    %load/vec4 v0x5e85b6820480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e85b6820790_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5e85b6820310_0;
    %assign/vec4 v0x5e85b6820790_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5e85b67eb4b0;
T_18 ;
    %wait E_0x5e85b67c7a40;
    %load/vec4 v0x5e85b6820480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e85b68206c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e85b6820830_0, 0, 1;
T_18.0 ;
    %load/vec4 v0x5e85b6820790_0;
    %store/vec4 v0x5e85b6820310_0, 0, 2;
    %load/vec4 v0x5e85b6820790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %jmp T_18.6;
T_18.2 ;
    %load/vec4 v0x5e85b68205f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.7, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e85b6820310_0, 0, 2;
T_18.7 ;
    %jmp T_18.6;
T_18.3 ;
    %load/vec4 v0x5e85b68203b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e85b6820310_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e85b6820830_0, 0, 1;
T_18.9 ;
    %jmp T_18.6;
T_18.4 ;
    %load/vec4 v0x5e85b6820d50_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e85b68206c0_0, 0, 1;
T_18.11 ;
    %jmp T_18.6;
T_18.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5e85b6820310_0, 0, 2;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5e85b6820900_0;
    %load/vec4 v0x5e85b68209d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e85b6820aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e85b6820c80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e85b6820520_0, 0, 64;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5e85b67ec0d0;
T_19 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e85b6821280_0, 0, 1;
T_19.0 ;
    %delay 5, 0;
    %load/vec4 v0x5e85b6821280_0;
    %inv;
    %store/vec4 v0x5e85b6821280_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0x5e85b67ec0d0;
T_20 ;
    %vpi_call 2 18 "$dumpfile", "./beam_tb.vcb" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e85b67ec0d0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e85b68213e0_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e85b6821480_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e85b68213e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e85b6821480_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/beam_tb.v";
    "verilog/beamforming/top_bf_2.v";
    "verilog/beamforming/delay_con.v";
    "verilog/beamforming/coord_rom.v";
    "verilog/beamforming/delay_calc.v";
    "verilog/beamforming/sqrt.v";
    "verilog/beamforming/sample_delay.v";
    "verilog/beamforming/readrf_vals.v";
    "verilog/beamforming/summ_sa.v";
