<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: SILowerControlFlow.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SILowerControlFlow.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This pass lowers the pseudo control flow instructions to real machine instructions.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPUSubtarget_8h_source.html">AMDGPUSubtarget.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for SILowerControlFlow.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="SILowerControlFlow_8cpp__incl.png" border="0" usemap="#SILowerControlFlow_8cpp" alt=""/></div>
<map name="SILowerControlFlow_8cpp" id="SILowerControlFlow_8cpp">
<area shape="rect" id="node2" href="AMDGPU_8h.html" title="AMDGPU.h" alt="" coords="87,266,179,293"/><area shape="rect" id="node8" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="541,87,697,114"/><area shape="rect" id="node10" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="1365,266,1599,293"/><area shape="rect" id="node34" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="1676,87,1773,114"/><area shape="rect" id="node37" href="SIMachineFunctionInfo_8h.html" title="SIMachineFunctionInfo.h" alt="" coords="1327,87,1501,114"/><area shape="rect" id="node39" href="MachineFrameInfo_8h.html" title="llvm/CodeGen/MachineFrame\lInfo.h" alt="" coords="1909,437,2117,479"/><area shape="rect" id="node40" href="MachineFunctionPass_8h.html" title="llvm/CodeGen/MachineFunction\lPass.h" alt="" coords="195,80,417,121"/><area shape="rect" id="node41" href="MachineInstrBuilder_8h.html" title="llvm/CodeGen/MachineInstr\lBuilder.h" alt="" coords="1915,169,2111,211"/><area shape="rect" id="node43" href="MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="2135,169,2354,211"/><area shape="rect" id="node47" href="Constants_8h.html" title="llvm/IR/Constants.h" alt="" coords="2522,177,2666,203"/><area shape="rect" id="node3" href="TargetRegistry_8h.html" title="llvm/Support/TargetRegistry.h" alt="" coords="5,527,212,553"/><area shape="rect" id="node5" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="145,355,344,382"/><area shape="rect" id="node6" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="511,527,661,553"/><area shape="rect" id="node7" href="Pass_8h.html" title="llvm/Pass.h" alt="" coords="338,445,431,471"/><area shape="rect" id="node9" href="AMDGPUFrameLowering_8h.html" title="Interface to describe a layout of a stack frame on a AMDIL target machine. " alt="" coords="1387,177,1575,203"/><area shape="rect" id="node25" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="947,177,1089,203"/><area shape="rect" id="node27" href="AMDGPUIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="537,177,701,203"/><area shape="rect" id="node28" href="R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="725,177,871,203"/><area shape="rect" id="node29" href="StringExtras_8h.html" title="llvm/ADT/StringExtras.h" alt="" coords="500,445,672,471"/><area shape="rect" id="node30" href="DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="733,355,887,382"/><area shape="rect" id="node32" href="TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="1143,259,1341,300"/><area shape="rect" id="node11" href="ilist_8h.html" title="llvm/ADT/ilist.h" alt="" coords="847,445,962,471"/><area shape="rect" id="node12" href="MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="1674,348,1877,389"/><area shape="rect" id="node14" href="DebugLoc_8h.html" title="llvm/IR/DebugLoc.h" alt="" coords="981,355,1124,382"/><area shape="rect" id="node15" href="Metadata_8h.html" title="llvm/IR/Metadata.h" alt="" coords="2229,355,2369,382"/><area shape="rect" id="node22" href="Allocator_8h.html" title="llvm/Support/Allocator.h" alt="" coords="1275,445,1449,471"/><area shape="rect" id="node23" href="ArrayRecycler_8h.html" title="llvm/Support/ArrayRecycler.h" alt="" coords="1395,355,1599,382"/><area shape="rect" id="node24" href="Recycler_8h.html" title="llvm/Support/Recycler.h" alt="" coords="1149,355,1319,382"/><area shape="rect" id="node16" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="2354,445,2501,471"/><area shape="rect" id="node18" href="iterator__range_8h.html" title="llvm/ADT/iterator_range.h" alt="" coords="2061,601,2247,628"/><area shape="rect" id="node20" href="Constant_8h.html" title="llvm/IR/Constant.h" alt="" coords="2192,445,2329,471"/><area shape="rect" id="node21" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="1525,445,1732,471"/><area shape="rect" id="node17" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="1895,527,2066,553"/><area shape="rect" id="node31" href="DerivedTypes_8h.html" title="llvm/IR/DerivedTypes.h" alt="" coords="1037,445,1199,471"/><area shape="rect" id="node35" href="SIDefines_8h.html" title="SIDefines.h" alt="" coords="1744,177,1839,203"/><area shape="rect" id="node36" href="SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo. " alt="" coords="1599,177,1719,203"/><area shape="rect" id="node38" href="AMDGPUMachineFunction_8h.html" title="AMDGPUMachineFunction.h" alt="" coords="1164,177,1363,203"/><area shape="rect" id="node42" href="MachineInstrBundle_8h.html" title="llvm/CodeGen/MachineInstr\lBundle.h" alt="" coords="1784,259,1980,300"/><area shape="rect" id="node44" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="1952,355,2103,382"/><area shape="rect" id="node45" href="IndexedMap_8h.html" title="llvm/ADT/IndexedMap.h" alt="" coords="2575,445,2746,471"/><area shape="rect" id="node46" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="2056,259,2241,300"/><area shape="rect" id="node48" href="APFloat_8h.html" title="This file declares a class to represent arbitrary precision floating point values and provide a varie..." alt="" coords="2632,266,2775,293"/><area shape="rect" id="node49" href="APInt_8h.html" title="This file implements a class to represent arbitrary precision integral constant values and operations..." alt="" coords="2597,355,2724,382"/><area shape="rect" id="node50" href="OperandTraits_8h.html" title="llvm/IR/OperandTraits.h" alt="" coords="2851,266,3017,293"/></map>
</div>
</div>
<p><a href="SILowerControlFlow_8cpp_source.html">Go to the source code of this file.</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This pass lowers the pseudo control flow instructions to real machine instructions. </p>
<p>All control flow is handled using predicated instructions and a predicate stack. Each Scalar ALU controls the operations of 64 Vector ALUs. The Scalar ALU can update the predicate for any of the Vector ALUs by writting to the 64-bit EXEC register (each bit corresponds to a single vector ALU). Typically, for predicates, a vector ALU will write to its bit of the VCC register (like EXEC VCC is 64-bits, one for each Vector ALU) and then the ScalarALU will AND the VCC register with the EXEC to update the predicates.</p>
<p>For example: VCC = V_CMP_GT_F32 VGPR1, VGPR2 SGPR0 = SI_IF VCC VGPR0 = V_ADD_F32 VGPR0, VGPR0 SGPR0 = SI_ELSE SGPR0 VGPR0 = V_SUB_F32 VGPR0, VGPR0 SI_END_CF SGPR0</p>
<p>becomes:</p>
<p>SGPR0 = S_AND_SAVEEXEC_B64 VCC // Save and update the exec mask SGPR0 = S_XOR_B64 SGPR0, EXEC // Clear live bits from saved exec mask S_CBRANCH_EXECZ label0 // This instruction is an optional // optimization which allows us to // branch if all the bits of // EXEC are zero. VGPR0 = V_ADD_F32 VGPR0, VGPR0 // Do the IF block of the branch</p>
<p>label0: SGPR0 = S_OR_SAVEEXEC_B64 EXEC // Restore the exec mask for the Then block EXEC = S_XOR_B64 SGPR0, EXEC // Clear live bits from saved exec mask S_BRANCH_EXECZ label1 // Use our branch optimization // instruction again. VGPR0 = V_SUB_F32 VGPR0, VGPR // Do the THEN block label1: EXEC = S_OR_B64 EXEC, SGPR0 // Re-enable saved exec mask bits </p>

<p>Definition in file <a class="el" href="SILowerControlFlow_8cpp_source.html">SILowerControlFlow.cpp</a>.</p>
</div></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:54 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
