<profile>

<section name = "Vivado HLS Report for 'memWrite'" level="0">
<item name = "Date">Tue Nov 13 22:51:57 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">memcachedPipeline_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66, 5.801, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 4, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 82689</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 826</column>
<column name="Register">-, -, 9473, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 19</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Hi_assign_1_fu_2636_p2">+, 0, 0, 17, 2, 10</column>
<column name="Hi_assign_2_fu_2092_p2">+, 0, 0, 17, 10, 2</column>
<column name="Hi_assign_3_fu_2743_p2">+, 0, 0, 17, 10, 2</column>
<column name="Hi_assign_4_fu_3257_p2">+, 0, 0, 17, 10, 2</column>
<column name="Hi_assign_5_fu_1733_p2">+, 0, 0, 17, 2, 10</column>
<column name="Hi_assign_6_fu_1749_p2">+, 0, 0, 17, 2, 10</column>
<column name="Hi_assign_7_fu_2484_p2">+, 0, 0, 17, 2, 10</column>
<column name="Hi_assign_8_fu_2855_p2">+, 0, 0, 17, 2, 10</column>
<column name="Hi_assign_9_fu_2951_p2">+, 0, 0, 17, 10, 2</column>
<column name="Hi_assign_fu_2534_p2">+, 0, 0, 17, 2, 10</column>
<column name="grp_fu_1060_p2">+, 0, 0, 17, 10, 1</column>
<column name="outputWordMemCtrl_co_1_fu_3357_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_169_fu_2578_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_171_fu_2590_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_175_fu_2620_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_185_fu_2676_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_187_fu_2688_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_191_fu_2718_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_203_fu_2132_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_205_fu_2144_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_209_fu_2174_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_220_fu_3213_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_231_fu_3302_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_246_fu_2264_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_265_fu_2391_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_284_fu_2511_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_300_fu_2884_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_302_fu_2896_p2">-, 0, 0, 17, 10, 10</column>
<column name="tmp_306_fu_2926_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_319_fu_3430_p2">-, 0, 0, 17, 9, 10</column>
<column name="addressReturnOut_V_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="addressReturnOut_V_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1437">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1470">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1610">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1710">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1726">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_831">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_836">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op216_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op43_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op455_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op457_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op50_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op562_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op568_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op569_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op572_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op575_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op577_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op585_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op595_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op596_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op64_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op71_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="memWrCtrl_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="memWrCtrl_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="memWrData_V_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="memWrData_V_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_fla_2_fu_1306_p2">and, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_fla_3_fu_1370_p2">and, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_fla_4_fu_1472_p2">and, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_fla_5_fu_1560_p2">and, 0, 0, 2, 1, 1</column>
<column name="memWr_replaceLocatio_2_fu_1326_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_13_fu_3581_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_Result_17_fu_3388_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_Result_19_fu_3177_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_Result_20_fu_3251_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_Result_21_fu_3340_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_Result_s_fu_3563_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan4_fu_3239_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan5_fu_3328_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan6_fu_2318_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan7_fu_2445_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan8_fu_2817_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan9_fu_3483_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan_fu_3121_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_memWr_replaceLocati_2_fu_1398_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_memWr_replaceLocati_5_fu_1500_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_memWr_replaceLocati_8_fu_1610_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_153_fu_3133_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_154_fu_3139_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_256_fu_2330_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_257_fu_2336_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_275_fu_2457_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_276_fu_2463_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_294_fu_2829_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_295_fu_2834_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_329_fu_3495_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_330_fu_3500_p2">and, 0, 0, 512, 512, 512</column>
<column name="addressReturnOut_V_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="grp_fu_1071_p2">icmp, 0, 0, 13, 10, 2</column>
<column name="icmp3_fu_1688_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="icmp_fu_1672_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="memWrCtrl_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="memWrData_V_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_107_i_i_fu_1188_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_109_i_i_fu_1194_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_112_i_i_fu_2005_p2">icmp, 0, 0, 11, 8, 4</column>
<column name="tmp_113_i_i_fu_1200_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="tmp_122_i_i_fu_2208_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_136_fu_3023_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="tmp_166_fu_2558_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_182_fu_2656_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_200_fu_2112_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_216_fu_3190_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_227_fu_3276_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_240_fu_2227_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_259_fu_2354_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_278_fu_2494_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_297_fu_2865_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_313_fu_2961_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_151_fu_3115_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_178_fu_2630_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="tmp_179_fu_3557_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_194_fu_2728_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="tmp_195_fu_3575_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_212_fu_2184_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="tmp_213_fu_3171_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_224_fu_3233_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_235_fu_3322_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_254_fu_2312_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_273_fu_2439_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_292_fu_2811_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_309_fu_2936_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="tmp_310_fu_3382_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_327_fu_3477_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="Hi_assign_s_fu_3013_p2">or, 0, 0, 9, 9, 7</column>
<column name="Lo_assign_1_fu_2646_p2">or, 0, 0, 9, 9, 6</column>
<column name="Lo_assign_3_fu_2102_p2">or, 0, 0, 9, 9, 6</column>
<column name="Lo_assign_4_fu_3267_p2">or, 0, 0, 9, 9, 6</column>
<column name="Lo_assign_6_fu_1723_p2">or, 0, 0, 9, 9, 4</column>
<column name="Lo_assign_7_fu_1739_p2">or, 0, 0, 9, 9, 6</column>
<column name="Lo_assign_8_fu_2475_p2">or, 0, 0, 9, 9, 6</column>
<column name="Lo_assign_fu_2544_p2">or, 0, 0, 9, 9, 6</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1564">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1580">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1587">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op177_read_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op178_read_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op500_write_state4">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op579_write_state5">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op581_write_state5">or, 0, 0, 2, 1, 1</column>
<column name="brmerge101_i_i_fu_1812_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge111_i_i_fu_1239_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_fu_1650_p2">or, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_fla_6_fu_1578_p2">or, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_fla_7_fu_1206_p2">or, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_fla_fu_1761_p2">or, 0, 0, 2, 1, 1</column>
<column name="memWr_replaceLocatio_8_fu_1628_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Result_14_fu_2342_p2">or, 0, 0, 512, 512, 512</column>
<column name="p_Result_15_fu_2469_p2">or, 0, 0, 512, 512, 512</column>
<column name="p_Result_16_fu_2840_p2">or, 0, 0, 512, 512, 512</column>
<column name="p_Result_18_fu_3506_p2">or, 0, 0, 512, 512, 512</column>
<column name="p_Result_22_fu_3145_p2">or, 0, 0, 512, 512, 512</column>
<column name="tmp1_fu_1806_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp4_fu_1566_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp5_fu_1572_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp6_fu_1616_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp7_fu_1622_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp8_fu_1233_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_115_i_i_fu_2524_p2">or, 0, 0, 9, 9, 7</column>
<column name="tmp_117_i_i_fu_2082_p2">or, 0, 0, 9, 9, 7</column>
<column name="tmp_118_i_i_fu_2734_p2">or, 0, 0, 9, 9, 4</column>
<column name="tmp_123_i_i_fu_2846_p2">or, 0, 0, 9, 9, 7</column>
<column name="tmp_124_i_i_fu_2942_p2">or, 0, 0, 9, 9, 7</column>
<column name="tmp_21_fu_1837_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_22_fu_1412_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_23_fu_1262_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_s_fu_1791_p2">or, 0, 0, 2, 1, 1</column>
<column name="memWr_location_V_loa_1_fu_1290_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_1_fu_1312_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_2_fu_1354_p3">select, 0, 0, 3, 1, 2</column>
<column name="memWr_location_V_loc_3_fu_1384_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_4_fu_1448_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_5_fu_1486_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_6_fu_1536_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_7_fu_1596_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_8_fu_1216_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_loc_fu_1775_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_new_2_fu_1376_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_new_3_fu_1440_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_new_4_fu_1478_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_new_5_fu_1528_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_new_6_fu_1586_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_location_V_new_fu_1783_p3">select, 0, 0, 3, 1, 1</column>
<column name="memWr_replaceLocatio_10_fu_1642_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_replaceLocatio_3_fu_1332_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_replaceLocatio_4_fu_1418_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_replaceLocatio_5_fu_1426_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_replaceLocatio_6_fu_1506_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_replaceLocatio_7_fu_1514_p3">select, 0, 0, 2, 1, 2</column>
<column name="memWr_replaceLocatio_9_fu_1634_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_01416_1_0_v_cast_i_s_fu_3350_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_106_i_i_fu_1346_p3">select, 0, 0, 3, 1, 2</column>
<column name="p_107_i_i_fu_1404_p3">select, 0, 0, 3, 1, 2</column>
<column name="p_memWr_location_V_lo_2_fu_1254_p3">select, 0, 0, 3, 1, 2</column>
<column name="p_memWr_location_V_lo_fu_1767_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_memWr_location_V_ne_1_fu_1224_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_memWr_location_V_ne_fu_1797_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_memWr_replaceLocati_1_fu_1362_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_memWr_replaceLocati_3_fu_1456_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_memWr_replaceLocati_4_fu_1464_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_memWr_replaceLocati_6_fu_1544_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_memWr_replaceLocati_7_fu_1552_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_memWr_replaceLocati_fu_1298_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_mux102_i_i_fu_1818_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_mux103_i_i_fu_1843_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_mux113_i_i_fu_1245_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_mux114_i_i_fu_1268_p3">select, 0, 0, 2, 1, 2</column>
<column name="sel_SEBB_i_i_fu_1694_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_140_fu_3043_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_141_fu_3051_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_142_fu_3059_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_149_fu_3101_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_172_fu_2596_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_173_fu_2604_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_174_fu_2612_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_188_fu_2694_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_189_fu_2702_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_190_fu_2710_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_206_fu_2150_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_207_fu_2158_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_208_fu_2166_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_218_fu_3199_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_219_fu_3206_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_229_fu_3286_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_230_fu_3294_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_243_fu_2242_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_244_fu_2249_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_245_fu_2256_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_252_fu_2298_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_262_fu_2369_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_263_fu_2376_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_264_fu_2383_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_271_fu_2425_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_281_fu_2503_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_282_fu_2760_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_283_fu_2765_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_28_fu_1707_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_290_fu_2798_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_303_fu_2902_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_304_fu_2910_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_305_fu_2918_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_316_fu_3411_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_317_fu_3417_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_318_fu_3423_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_325_fu_3464_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_147_fu_3085_p2">shl, 0, 0, 2171, 512, 512</column>
<column name="tmp_150_fu_3109_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="tmp_223_fu_3227_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="tmp_234_fu_3316_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="tmp_250_fu_2282_p2">shl, 0, 0, 2171, 512, 512</column>
<column name="tmp_253_fu_2306_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="tmp_269_fu_2409_p2">shl, 0, 0, 2171, 5, 512</column>
<column name="tmp_272_fu_2433_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="tmp_288_fu_2782_p2">shl, 0, 0, 2171, 512, 512</column>
<column name="tmp_291_fu_2805_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="tmp_323_fu_3448_p2">shl, 0, 0, 2171, 512, 512</column>
<column name="tmp_326_fu_3471_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="not_htMemWriteInputS_1_fu_1284_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_2_fu_1320_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_3_fu_1340_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_4_fu_1392_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_5_fu_1434_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_6_fu_1494_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_7_fu_1522_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_8_fu_1604_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_htMemWriteInputS_fu_1827_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_139_fu_3037_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_143_fu_3067_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_152_fu_3127_p2">xor, 0, 0, 512, 512, 2</column>
<column name="tmp_170_fu_2584_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_186_fu_2682_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_204_fu_2138_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_225_fu_3245_p2">xor, 0, 0, 512, 512, 2</column>
<column name="tmp_236_fu_3334_p2">xor, 0, 0, 512, 512, 2</column>
<column name="tmp_242_fu_2236_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_255_fu_2324_p2">xor, 0, 0, 512, 512, 2</column>
<column name="tmp_261_fu_2363_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_274_fu_2451_p2">xor, 0, 0, 512, 512, 2</column>
<column name="tmp_280_fu_2755_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_293_fu_2823_p2">xor, 0, 0, 512, 512, 2</column>
<column name="tmp_301_fu_2890_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_315_fu_3405_p2">xor, 0, 0, 10, 10, 9</column>
<column name="tmp_328_fu_3489_p2">xor, 0, 0, 512, 512, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="addressAssignDramIn_s_TDATA_blk_n">9, 2, 1, 2</column>
<column name="addressAssignFlashIn_TDATA_blk_n">9, 2, 1, 2</column>
<column name="addressReturnOut_V_V_1_data_out">9, 2, 32, 64</column>
<column name="addressReturnOut_V_V_1_state">15, 3, 2, 6</column>
<column name="addressReturnOut_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_iter1_fsm">15, 3, 2, 6</column>
<column name="ap_NS_iter2_fsm">15, 3, 2, 6</column>
<column name="ap_NS_iter3_fsm">15, 3, 2, 6</column>
<column name="ap_NS_iter4_fsm">15, 3, 2, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_htMemWriteInputStatu_10_phi_fu_731_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_11_phi_fu_771_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_12_phi_fu_811_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_13_phi_fu_851_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_14_phi_fu_891_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_15_phi_fu_931_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_16_phi_fu_971_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_17_phi_fu_1011_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_26_phi_fu_516_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_27_phi_fu_527_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_28_phi_fu_537_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_29_phi_fu_547_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_30_phi_fu_557_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_31_phi_fu_567_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_32_phi_fu_577_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_33_phi_fu_587_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_8_phi_fu_597_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_htMemWriteInputStatu_9_phi_fu_689_p24">15, 3, 1, 3</column>
<column name="ap_phi_mux_memWr_location_V_fla_1_phi_fu_627_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_memWr_location_V_fla_8_phi_fu_607_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_memWr_location_V_fla_9_phi_fu_647_p12">33, 6, 1, 6</column>
<column name="ap_phi_mux_memWr_location_V_new_1_phi_fu_638_p4">15, 3, 2, 6</column>
<column name="ap_phi_mux_memWr_location_V_new_8_phi_fu_618_p4">15, 3, 2, 6</column>
<column name="ap_phi_mux_memWr_location_V_new_9_phi_fu_669_p12">27, 5, 2, 10</column>
<column name="ap_phi_mux_outputWord_address_V_1_phi_fu_1051_p6">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter3_outputWord_address_V_1_reg_1048">15, 3, 32, 96</column>
<column name="comp2memWrKey_V_blk_n">9, 2, 1, 2</column>
<column name="comp2memWrMd_V_blk_n">9, 2, 1, 2</column>
<column name="comp2memWrMemData_V_s_blk_n">9, 2, 1, 2</column>
<column name="comp2memWrStatus_V_b_blk_n">9, 2, 1, 2</column>
<column name="dec2cc_V_V_blk_n">9, 2, 1, 2</column>
<column name="flushAck_V_blk_n">9, 2, 1, 2</column>
<column name="memWr2out_V_blk_n">9, 2, 1, 2</column>
<column name="memWr2out_V_din">41, 8, 57, 456</column>
<column name="memWrCtrl_V_1_data_in">27, 5, 40, 200</column>
<column name="memWrCtrl_V_1_data_out">9, 2, 40, 80</column>
<column name="memWrCtrl_V_1_state">15, 3, 2, 6</column>
<column name="memWrCtrl_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="memWrData_V_V_1_data_in">27, 5, 512, 2560</column>
<column name="memWrData_V_V_1_data_out">9, 2, 512, 1024</column>
<column name="memWrData_V_V_1_state">15, 3, 2, 6</column>
<column name="memWrData_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="memWrState">41, 8, 3, 24</column>
<column name="memWriteAddress_V">9, 2, 10, 20</column>
<column name="outputWord_address_V_1_reg_1048">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Hi_assign_3_reg_3906">3, 0, 10, 7</column>
<column name="Hi_assign_5_reg_3762">3, 0, 10, 7</column>
<column name="Hi_assign_6_reg_3775">3, 0, 10, 7</column>
<column name="Hi_assign_7_reg_3862">3, 0, 10, 7</column>
<column name="Hi_assign_9_reg_3928">3, 0, 10, 7</column>
<column name="Lo_assign_3_reg_3825">2, 0, 9, 7</column>
<column name="Lo_assign_3_reg_3825_pp0_iter2_reg">2, 0, 9, 7</column>
<column name="Lo_assign_6_reg_3756">2, 0, 9, 7</column>
<column name="Lo_assign_7_reg_3769">2, 0, 9, 7</column>
<column name="Lo_assign_8_reg_3855">2, 0, 9, 7</column>
<column name="Lo_assign_8_reg_3855_pp0_iter2_reg">2, 0, 9, 7</column>
<column name="addressReturnOut_V_V_1_payload_A">32, 0, 32, 0</column>
<column name="addressReturnOut_V_V_1_payload_B">32, 0, 32, 0</column>
<column name="addressReturnOut_V_V_1_sel_rd">1, 0, 1, 0</column>
<column name="addressReturnOut_V_V_1_sel_wr">1, 0, 1, 0</column>
<column name="addressReturnOut_V_V_1_state">2, 0, 2, 0</column>
<column name="ap_CS_iter0_fsm">1, 0, 1, 0</column>
<column name="ap_CS_iter1_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter2_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter3_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter4_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_outputWord_address_V_1_reg_1048">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_outputWord_address_V_1_reg_1048">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_outputWord_address_V_1_reg_1048">32, 0, 32, 0</column>
<column name="brmerge101_i_i_reg_3792">1, 0, 1, 0</column>
<column name="brmerge101_i_i_reg_3792_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="brmerge101_i_i_reg_3792_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="brmerge101_i_i_reg_3792_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="brmerge111_i_i_reg_3700">1, 0, 1, 0</column>
<column name="brmerge111_i_i_reg_3700_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="brmerge111_i_i_reg_3700_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="brmerge111_i_i_reg_3700_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="brmerge_i_i_reg_3722">1, 0, 1, 0</column>
<column name="brmerge_i_i_reg_3722_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="brmerge_i_i_reg_3722_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="brmerge_i_i_reg_3722_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="guard_variable_for_m">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu_1">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu_2">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu_3">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu_4">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu_5">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu_6">1, 0, 1, 0</column>
<column name="htMemWriteInputStatu_7">1, 0, 1, 0</column>
<column name="htMemWriteInputWordM">16, 0, 16, 0</column>
<column name="htMemWriteInputWordM_1">8, 0, 8, 0</column>
<column name="htMemWriteInputWordM_3">32, 0, 32, 0</column>
<column name="htMemWriteInputWordM_4">8, 0, 8, 0</column>
<column name="htMemWriteInputWordM_5_reg_3633">16, 0, 16, 0</column>
<column name="htMemWriteInputWordM_5_reg_3633_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="icmp3_reg_3734">1, 0, 1, 0</column>
<column name="icmp3_reg_3734_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp3_reg_3734_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp3_reg_3734_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_reg_3726">1, 0, 1, 0</column>
<column name="icmp_reg_3726_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_reg_3726_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_reg_3726_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="memWrCtrl_V_1_payload_A">40, 0, 40, 0</column>
<column name="memWrCtrl_V_1_payload_B">40, 0, 40, 0</column>
<column name="memWrCtrl_V_1_sel_rd">1, 0, 1, 0</column>
<column name="memWrCtrl_V_1_sel_wr">1, 0, 1, 0</column>
<column name="memWrCtrl_V_1_state">2, 0, 2, 0</column>
<column name="memWrData_V_V_1_payload_A">512, 0, 512, 0</column>
<column name="memWrData_V_V_1_payload_B">512, 0, 512, 0</column>
<column name="memWrData_V_V_1_sel_rd">1, 0, 1, 0</column>
<column name="memWrData_V_V_1_sel_wr">1, 0, 1, 0</column>
<column name="memWrData_V_V_1_state">2, 0, 2, 0</column>
<column name="memWrState">3, 0, 3, 0</column>
<column name="memWrState_load_reg_3618">3, 0, 3, 0</column>
<column name="memWrState_load_reg_3618_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="memWrState_load_reg_3618_pp0_iter2_reg">3, 0, 3, 0</column>
<column name="memWrState_load_reg_3618_pp0_iter3_reg">3, 0, 3, 0</column>
<column name="memWr_flushDone_V">1, 0, 1, 0</column>
<column name="memWr_flushReq_V">1, 0, 1, 0</column>
<column name="memWr_location_V">2, 0, 2, 0</column>
<column name="memWr_location_V_fla_6_reg_3714">1, 0, 1, 0</column>
<column name="memWr_location_V_fla_6_reg_3714_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="memWr_location_V_fla_6_reg_3714_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="memWr_location_V_fla_6_reg_3714_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="memWr_location_V_loa_reg_3638">2, 0, 2, 0</column>
<column name="memWr_location_V_loa_reg_3638_pp0_iter1_reg">2, 0, 2, 0</column>
<column name="memWr_location_V_loa_reg_3638_pp0_iter2_reg">2, 0, 2, 0</column>
<column name="memWr_memInitialized">1, 0, 1, 0</column>
<column name="memWr_memInitialized_1_reg_3801">1, 0, 1, 0</column>
<column name="memWr_memInitialized_1_reg_3801_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="memWr_memInitialized_1_reg_3801_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="memWr_replaceLocatio">2, 0, 2, 0</column>
<column name="memWr_replaceLocatio_8_reg_3718">1, 0, 1, 0</column>
<column name="memWr_replaceLocatio_8_reg_3718_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="memWr_replaceLocatio_8_reg_3718_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="memWriteAddress_V">10, 0, 10, 0</column>
<column name="memWriteAddress_V_lo_reg_3622">10, 0, 10, 0</column>
<column name="memWriteAddress_V_lo_reg_3622_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="memWriteAddress_V_lo_reg_3622_pp0_iter2_reg">10, 0, 10, 0</column>
<column name="outputWord_address_V_1_reg_1048">32, 0, 32, 0</column>
<column name="outputWord_operation_reg_3628">8, 0, 8, 0</column>
<column name="outputWord_operation_reg_3628_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="outputWord_operation_reg_3628_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="outputWord_operation_reg_3628_pp0_iter3_reg">8, 0, 8, 0</column>
<column name="p_Result_15_reg_3850">512, 0, 512, 0</column>
<column name="p_Result_16_reg_3913">512, 0, 512, 0</column>
<column name="p_mux103_i_i_reg_3796">2, 0, 2, 0</column>
<column name="p_mux114_i_i_reg_3704">2, 0, 2, 0</column>
<column name="r_V_2_reg_3817">2, 0, 9, 7</column>
<column name="r_V_2_reg_3817_pp0_iter2_reg">2, 0, 9, 7</column>
<column name="r_V_4_reg_3747">2, 0, 9, 7</column>
<column name="r_V_4_reg_3747_pp0_iter1_reg">2, 0, 9, 7</column>
<column name="reg_1097">512, 0, 512, 0</column>
<column name="reg_1097_pp0_iter1_reg">512, 0, 512, 0</column>
<column name="reg_1097_pp0_iter2_reg">512, 0, 512, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_101_i_i_reg_3663">1, 0, 1, 0</column>
<column name="tmp_101_i_i_reg_3663_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_101_i_i_reg_3663_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_101_i_i_reg_3663_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_107_i_i_reg_3688">1, 0, 1, 0</column>
<column name="tmp_107_i_i_reg_3688_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_107_i_i_reg_3688_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_107_i_i_reg_3688_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_109_i_i_reg_3692">1, 0, 1, 0</column>
<column name="tmp_109_i_i_reg_3692_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_109_i_i_reg_3692_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_109_i_i_reg_3692_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_112_i_i_reg_3813">1, 0, 1, 0</column>
<column name="tmp_112_i_i_reg_3813_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_112_i_i_reg_3813_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_113_i_i_reg_3696">1, 0, 1, 0</column>
<column name="tmp_113_i_i_reg_3696_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_113_i_i_reg_3696_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_113_i_i_reg_3696_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_122_i_i_reg_3845">1, 0, 1, 0</column>
<column name="tmp_122_i_i_reg_3845_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_135_reg_3680">1, 0, 1, 0</column>
<column name="tmp_135_reg_3680_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_135_reg_3680_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_135_reg_3680_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_14_reg_3667">1, 0, 1, 0</column>
<column name="tmp_14_reg_3667_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_14_reg_3667_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_14_reg_3667_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_175_reg_3886">9, 0, 10, 1</column>
<column name="tmp_175_reg_3886_pp0_iter2_reg">9, 0, 10, 1</column>
<column name="tmp_175_reg_3886_pp0_iter3_reg">9, 0, 10, 1</column>
<column name="tmp_178_reg_3891">512, 0, 512, 0</column>
<column name="tmp_178_reg_3891_pp0_iter2_reg">512, 0, 512, 0</column>
<column name="tmp_178_reg_3891_pp0_iter3_reg">512, 0, 512, 0</column>
<column name="tmp_17_reg_3805">1, 0, 1, 0</column>
<column name="tmp_17_reg_3805_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_17_reg_3805_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_18_reg_3671">1, 0, 1, 0</column>
<column name="tmp_18_reg_3671_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_18_reg_3671_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_18_reg_3671_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_191_reg_3896">9, 0, 10, 1</column>
<column name="tmp_191_reg_3896_pp0_iter2_reg">9, 0, 10, 1</column>
<column name="tmp_191_reg_3896_pp0_iter3_reg">9, 0, 10, 1</column>
<column name="tmp_194_reg_3901">512, 0, 512, 0</column>
<column name="tmp_194_reg_3901_pp0_iter2_reg">512, 0, 512, 0</column>
<column name="tmp_194_reg_3901_pp0_iter3_reg">512, 0, 512, 0</column>
<column name="tmp_199_reg_3709">7, 0, 7, 0</column>
<column name="tmp_199_reg_3709_pp0_iter1_reg">7, 0, 7, 0</column>
<column name="tmp_199_reg_3709_pp0_iter2_reg">7, 0, 7, 0</column>
<column name="tmp_209_reg_3830">8, 0, 10, 2</column>
<column name="tmp_209_reg_3830_pp0_iter2_reg">8, 0, 10, 2</column>
<column name="tmp_20_reg_3809">1, 0, 1, 0</column>
<column name="tmp_20_reg_3809_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_20_reg_3809_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_212_reg_3835">512, 0, 512, 0</column>
<column name="tmp_212_reg_3835_pp0_iter2_reg">512, 0, 512, 0</column>
<column name="tmp_239_reg_3742">7, 0, 7, 0</column>
<column name="tmp_239_reg_3742_pp0_iter1_reg">7, 0, 7, 0</column>
<column name="tmp_239_reg_3742_pp0_iter2_reg">7, 0, 7, 0</column>
<column name="tmp_24_reg_3730">1, 0, 1, 0</column>
<column name="tmp_24_reg_3730_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_24_reg_3730_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_24_reg_3730_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_25_reg_3738">1, 0, 1, 0</column>
<column name="tmp_25_reg_3738_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_25_reg_3738_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_25_reg_3738_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="tmp_26_reg_3840">4, 0, 4, 0</column>
<column name="tmp_26_reg_3840_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="tmp_278_reg_3867">1, 0, 1, 0</column>
<column name="tmp_279_reg_3874">2, 0, 10, 8</column>
<column name="tmp_284_reg_3881">10, 0, 10, 0</column>
<column name="tmp_306_reg_3918">9, 0, 10, 1</column>
<column name="tmp_309_reg_3923">512, 0, 512, 0</column>
<column name="tmp_313_reg_3934">1, 0, 1, 0</column>
<column name="tmp_9_reg_3675">130, 0, 130, 0</column>
<column name="tmp_9_reg_3675_pp0_iter1_reg">130, 0, 130, 0</column>
<column name="tmp_9_reg_3675_pp0_iter2_reg">130, 0, 130, 0</column>
<column name="tmp_V_26_reg_3787">32, 0, 32, 0</column>
<column name="tmp_V_26_reg_3787_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="tmp_V_27_reg_3782">32, 0, 32, 0</column>
<column name="tmp_V_27_reg_3782_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="tmp_reg_3684">1, 0, 1, 0</column>
<column name="tmp_reg_3684_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_reg_3684_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_reg_3684_pp0_iter3_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, memWrite, return value</column>
<column name="flushAck_V_dout">in, 1, ap_fifo, flushAck_V, pointer</column>
<column name="flushAck_V_empty_n">in, 1, ap_fifo, flushAck_V, pointer</column>
<column name="flushAck_V_read">out, 1, ap_fifo, flushAck_V, pointer</column>
<column name="comp2memWrKey_V_dout">in, 130, ap_fifo, comp2memWrKey_V, pointer</column>
<column name="comp2memWrKey_V_empty_n">in, 1, ap_fifo, comp2memWrKey_V, pointer</column>
<column name="comp2memWrKey_V_read">out, 1, ap_fifo, comp2memWrKey_V, pointer</column>
<column name="comp2memWrMemData_V_s_dout">in, 512, ap_fifo, comp2memWrMemData_V_s, pointer</column>
<column name="comp2memWrMemData_V_s_empty_n">in, 1, ap_fifo, comp2memWrMemData_V_s, pointer</column>
<column name="comp2memWrMemData_V_s_read">out, 1, ap_fifo, comp2memWrMemData_V_s, pointer</column>
<column name="addressAssignFlashIn_TVALID">in, 1, axis, addressAssignFlashIn, pointer</column>
<column name="addressAssignFlashIn_TDATA">in, 32, axis, addressAssignFlashIn, pointer</column>
<column name="addressAssignFlashIn_TREADY">out, 1, axis, addressAssignFlashIn, pointer</column>
<column name="addressAssignDramIn_s_TVALID">in, 1, axis, addressAssignDramIn_s, pointer</column>
<column name="addressAssignDramIn_s_TDATA">in, 32, axis, addressAssignDramIn_s, pointer</column>
<column name="addressAssignDramIn_s_TREADY">out, 1, axis, addressAssignDramIn_s, pointer</column>
<column name="comp2memWrStatus_V_b_dout">in, 8, ap_fifo, comp2memWrStatus_V_b, pointer</column>
<column name="comp2memWrStatus_V_b_empty_n">in, 1, ap_fifo, comp2memWrStatus_V_b, pointer</column>
<column name="comp2memWrStatus_V_b_read">out, 1, ap_fifo, comp2memWrStatus_V_b, pointer</column>
<column name="comp2memWrMd_V_dout">in, 64, ap_fifo, comp2memWrMd_V, pointer</column>
<column name="comp2memWrMd_V_empty_n">in, 1, ap_fifo, comp2memWrMd_V, pointer</column>
<column name="comp2memWrMd_V_read">out, 1, ap_fifo, comp2memWrMd_V, pointer</column>
<column name="memWrCtrl_V_TREADY">in, 1, axis, memWrCtrl_V, pointer</column>
<column name="memWrCtrl_V_TDATA">out, 40, axis, memWrCtrl_V, pointer</column>
<column name="memWrCtrl_V_TVALID">out, 1, axis, memWrCtrl_V, pointer</column>
<column name="memWrData_V_V_TREADY">in, 1, axis, memWrData_V_V, pointer</column>
<column name="memWrData_V_V_TDATA">out, 512, axis, memWrData_V_V, pointer</column>
<column name="memWrData_V_V_TVALID">out, 1, axis, memWrData_V_V, pointer</column>
<column name="addressReturnOut_V_V_TREADY">in, 1, axis, addressReturnOut_V_V, pointer</column>
<column name="addressReturnOut_V_V_TDATA">out, 32, axis, addressReturnOut_V_V, pointer</column>
<column name="addressReturnOut_V_V_TVALID">out, 1, axis, addressReturnOut_V_V, pointer</column>
<column name="dec2cc_V_V_din">out, 1, ap_fifo, dec2cc_V_V, pointer</column>
<column name="dec2cc_V_V_full_n">in, 1, ap_fifo, dec2cc_V_V, pointer</column>
<column name="dec2cc_V_V_write">out, 1, ap_fifo, dec2cc_V_V, pointer</column>
<column name="memWr2out_V_din">out, 57, ap_fifo, memWr2out_V, pointer</column>
<column name="memWr2out_V_full_n">in, 1, ap_fifo, memWr2out_V, pointer</column>
<column name="memWr2out_V_write">out, 1, ap_fifo, memWr2out_V, pointer</column>
<column name="flushReq_V">out, 1, ap_vld, flushReq_V, pointer</column>
<column name="flushReq_V_ap_vld">out, 1, ap_vld, flushReq_V, pointer</column>
<column name="flushDone_V">out, 1, ap_vld, flushDone_V, pointer</column>
<column name="flushDone_V_ap_vld">out, 1, ap_vld, flushDone_V, pointer</column>
</table>
</item>
</section>
</profile>
