|bb_shaping_fil
sysclk => MWClkMgr:u_ClockManager.CLK_IN


|bb_shaping_fil|MWClkMgr:u_ClockManager
CLK_IN => altpll:u_dcm.inclk[0]
RXCLK_IN => MACRXCLK.DATAIN
RESET_IN => altpll:u_dcm.areset
TXCLK <= altpll:u_dcm.clk[2]
MACTXCLK <= altpll:u_dcm.clk[1]
MACRXCLK <= RXCLK_IN.DB_MAX_OUTPUT_PORT_TYPE
RESET_OUT <= altpll:u_dcm.locked
DUTCLK <= altpll:u_dcm.clk[0]


|bb_shaping_fil|MWClkMgr:u_ClockManager|altpll:u_dcm
inclk[0] => clockmodule_altpll:auto_generated.inclk[0]
inclk[1] => clockmodule_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => clockmodule_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= clockmodule_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|bb_shaping_fil|MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated
areset => generic_pll1.I_RST
areset => generic_pll2.I_RST
areset => generic_pll3.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= generic_pll2.O_OUTCLK
clk[2] <= generic_pll3.O_OUTCLK
clk[3] <= <GND>
clk[4] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[0] => generic_pll2.I_REFCLK
inclk[0] => generic_pll3.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|bb_shaping_fil|FILCore:u_FILCore
clk => FILCommLayer:u_FILCommLayer.clk
clk => mwfil_chiftop:u_mwfil_chiftop.clk
reset => FILCommLayer:u_FILCommLayer.reset
txclk_en => FILCommLayer:u_FILCommLayer.txclk_en
rxclk_en => FILCommLayer:u_FILCommLayer.rxclk_en
CLK125 => FILCommLayer:u_FILCommLayer.CLK125


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer
clk => FILPktProc:u_FILPktProc.clk
reset => FILPktProc:u_FILPktProc.rst
txclk_en => FILPktProc:u_FILPktProc.txclk_en
rxclk_en => FILPktProc:u_FILPktProc.rxclk_en
dut_dinrdy => FILPktProc:u_FILPktProc.dut_dinrdy
dut_dout[0] => FILPktProc:u_FILPktProc.dut_dout[0]
dut_dout[1] => FILPktProc:u_FILPktProc.dut_dout[1]
dut_dout[2] => FILPktProc:u_FILPktProc.dut_dout[2]
dut_dout[3] => FILPktProc:u_FILPktProc.dut_dout[3]
dut_dout[4] => FILPktProc:u_FILPktProc.dut_dout[4]
dut_dout[5] => FILPktProc:u_FILPktProc.dut_dout[5]
dut_dout[6] => FILPktProc:u_FILPktProc.dut_dout[6]
dut_dout[7] => FILPktProc:u_FILPktProc.dut_dout[7]
dut_doutvld => FILPktProc:u_FILPktProc.dut_doutvld
CLK125 => MWAJTAG:u_MWAJTAG.CLK125
CLK125 => FILPktProc:u_FILPktProc.rxclk
CLK125 => FILPktProc:u_FILPktProc.txclk
dut_rst <= FILPktProc:u_FILPktProc.dut_rst
dut_din[0] <= FILPktProc:u_FILPktProc.dut_din[0]
dut_din[1] <= FILPktProc:u_FILPktProc.dut_din[1]
dut_din[2] <= FILPktProc:u_FILPktProc.dut_din[2]
dut_din[3] <= FILPktProc:u_FILPktProc.dut_din[3]
dut_din[4] <= FILPktProc:u_FILPktProc.dut_din[4]
dut_din[5] <= FILPktProc:u_FILPktProc.dut_din[5]
dut_din[6] <= FILPktProc:u_FILPktProc.dut_din[6]
dut_din[7] <= FILPktProc:u_FILPktProc.dut_din[7]
dut_dinvld <= FILPktProc:u_FILPktProc.dut_dinvld
simcycle[0] <= FILPktProc:u_FILPktProc.simcycle[0]
simcycle[1] <= FILPktProc:u_FILPktProc.simcycle[1]
simcycle[2] <= FILPktProc:u_FILPktProc.simcycle[2]
simcycle[3] <= FILPktProc:u_FILPktProc.simcycle[3]
simcycle[4] <= FILPktProc:u_FILPktProc.simcycle[4]
simcycle[5] <= FILPktProc:u_FILPktProc.simcycle[5]
simcycle[6] <= FILPktProc:u_FILPktProc.simcycle[6]
simcycle[7] <= FILPktProc:u_FILPktProc.simcycle[7]
simcycle[8] <= FILPktProc:u_FILPktProc.simcycle[8]
simcycle[9] <= FILPktProc:u_FILPktProc.simcycle[9]
simcycle[10] <= FILPktProc:u_FILPktProc.simcycle[10]
simcycle[11] <= FILPktProc:u_FILPktProc.simcycle[11]
simcycle[12] <= FILPktProc:u_FILPktProc.simcycle[12]
simcycle[13] <= FILPktProc:u_FILPktProc.simcycle[13]
simcycle[14] <= FILPktProc:u_FILPktProc.simcycle[14]
simcycle[15] <= FILPktProc:u_FILPktProc.simcycle[15]
dut_doutrdy <= FILPktProc:u_FILPktProc.dut_doutrdy


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG
clk125 => dcfifo:u_rxfifo.rdclk
clk125 => TxReady~reg0.CLK
clk125 => RxCRCOK~reg0.CLK
clk125 => RxDataValid_tmp.CLK
clk125 => TxDataLength_reg[0].CLK
clk125 => TxDataLength_reg[1].CLK
clk125 => TxDataLength_reg[2].CLK
clk125 => TxDataLength_reg[3].CLK
clk125 => TxDataLength_reg[4].CLK
clk125 => TxDataLength_reg[5].CLK
clk125 => TxDataLength_reg[6].CLK
clk125 => TxDataLength_reg[7].CLK
clk125 => TxDataLength_reg[8].CLK
clk125 => TxDataLength_reg[9].CLK
clk125 => TxDataLength_reg[10].CLK
clk125 => TxDataLength_reg[11].CLK
clk125 => TxDataLength_reg[12].CLK
clk125 => TxRdyCount[0].CLK
clk125 => TxRdyCount[1].CLK
clk125 => TxRdyCount[2].CLK
clk125 => TxRdyCount[3].CLK
clk125 => TxRdyCount[4].CLK
clk125 => TxRdyCount[5].CLK
clk125 => TxRdyCount[6].CLK
clk125 => TxRdyCount[7].CLK
clk125 => TxRdyCount[8].CLK
clk125 => TxRdyCount[9].CLK
clk125 => TxRdyCount[10].CLK
clk125 => TxRdyCount[11].CLK
clk125 => TxRdyCount[12].CLK
clk125 => rxfifo_rdreq.CLK
clk125 => dcfifo:dcfifo_component.wrclk
clk125 => txfifo_state~4.DATAIN
TxData[0] => dcfifo:dcfifo_component.data[0]
TxData[1] => dcfifo:dcfifo_component.data[1]
TxData[2] => dcfifo:dcfifo_component.data[2]
TxData[3] => dcfifo:dcfifo_component.data[3]
TxData[4] => dcfifo:dcfifo_component.data[4]
TxData[5] => dcfifo:dcfifo_component.data[5]
TxData[6] => dcfifo:dcfifo_component.data[6]
TxData[7] => dcfifo:dcfifo_component.data[7]
TxDataValid => dcfifo:dcfifo_component.wrreq
TxEOP => txfifo_state.OUTPUTSELECT
TxEOP => txfifo_state.OUTPUTSELECT
TxEOP => txfifo_state.OUTPUTSELECT
TxEOP => TxDataLength_reg.OUTPUTSELECT
TxEOP => TxDataLength_reg.OUTPUTSELECT
TxEOP => TxDataLength_reg.OUTPUTSELECT
TxEOP => TxDataLength_reg.OUTPUTSELECT
TxEOP => TxDataLength_reg.OUTPUTSELECT
TxEOP => TxDataLength_reg.OUTPUTSELECT
TxEOP => TxDataLength_reg.OUTPUTSELECT
TxEOP => TxDataLength_reg.OUTPUTSELECT
TxEOP => TxDataLength_reg.OUTPUTSELECT
TxEOP => TxDataLength_reg.OUTPUTSELECT
TxEOP => TxDataLength_reg.OUTPUTSELECT
TxEOP => TxDataLength_reg.OUTPUTSELECT
TxEOP => TxDataLength_reg.OUTPUTSELECT
TxDataLength[0] => TxDataLength_reg.DATAB
TxDataLength[1] => TxDataLength_reg.DATAB
TxDataLength[2] => TxDataLength_reg.DATAB
TxDataLength[3] => TxDataLength_reg.DATAB
TxDataLength[4] => TxDataLength_reg.DATAB
TxDataLength[5] => TxDataLength_reg.DATAB
TxDataLength[6] => TxDataLength_reg.DATAB
TxDataLength[7] => TxDataLength_reg.DATAB
TxDataLength[8] => TxDataLength_reg.DATAB
TxDataLength[9] => TxDataLength_reg.DATAB
TxDataLength[10] => TxDataLength_reg.DATAB
TxDataLength[11] => TxDataLength_reg.DATAB
TxDataLength[12] => TxDataLength_reg.DATAB
TxReady <= TxReady~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[0] <= dcfifo:u_rxfifo.q[0]
RxData[1] <= dcfifo:u_rxfifo.q[1]
RxData[2] <= dcfifo:u_rxfifo.q[2]
RxData[3] <= dcfifo:u_rxfifo.q[3]
RxData[4] <= dcfifo:u_rxfifo.q[4]
RxData[5] <= dcfifo:u_rxfifo.q[5]
RxData[6] <= dcfifo:u_rxfifo.q[6]
RxData[7] <= dcfifo:u_rxfifo.q[7]
RxDataValid <= RxDataValid_tmp.DB_MAX_OUTPUT_PORT_TYPE
RxEOP <= RxEOP_tmp.DB_MAX_OUTPUT_PORT_TYPE
RxCRCOK <= RxCRCOK~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCRCBad <= <GND>


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo
data[0] => dcfifo_eip1:auto_generated.data[0]
data[1] => dcfifo_eip1:auto_generated.data[1]
data[2] => dcfifo_eip1:auto_generated.data[2]
data[3] => dcfifo_eip1:auto_generated.data[3]
data[4] => dcfifo_eip1:auto_generated.data[4]
data[5] => dcfifo_eip1:auto_generated.data[5]
data[6] => dcfifo_eip1:auto_generated.data[6]
data[7] => dcfifo_eip1:auto_generated.data[7]
data[8] => dcfifo_eip1:auto_generated.data[8]
q[0] <= dcfifo_eip1:auto_generated.q[0]
q[1] <= dcfifo_eip1:auto_generated.q[1]
q[2] <= dcfifo_eip1:auto_generated.q[2]
q[3] <= dcfifo_eip1:auto_generated.q[3]
q[4] <= dcfifo_eip1:auto_generated.q[4]
q[5] <= dcfifo_eip1:auto_generated.q[5]
q[6] <= dcfifo_eip1:auto_generated.q[6]
q[7] <= dcfifo_eip1:auto_generated.q[7]
q[8] <= dcfifo_eip1:auto_generated.q[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_eip1:auto_generated.rdclk
rdreq => dcfifo_eip1:auto_generated.rdreq
wrclk => dcfifo_eip1:auto_generated.wrclk
wrreq => dcfifo_eip1:auto_generated.wrreq
aclr => dcfifo_eip1:auto_generated.aclr
rdempty <= dcfifo_eip1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated
aclr => a_graycounter_bu6:rdptr_g1p.aclr
aclr => a_graycounter_7cc:wrptr_g1p.aclr
aclr => altsyncram_23d1:fifo_ram.aclr1
aclr => delayed_wrptr_g[4].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[4].IN0
aclr => rs_dgwp_reg[4].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[4].IN0
aclr => ws_dgrp_reg[4].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_23d1:fifo_ram.data_a[0]
data[1] => altsyncram_23d1:fifo_ram.data_a[1]
data[2] => altsyncram_23d1:fifo_ram.data_a[2]
data[3] => altsyncram_23d1:fifo_ram.data_a[3]
data[4] => altsyncram_23d1:fifo_ram.data_a[4]
data[5] => altsyncram_23d1:fifo_ram.data_a[5]
data[6] => altsyncram_23d1:fifo_ram.data_a[6]
data[7] => altsyncram_23d1:fifo_ram.data_a[7]
data[8] => altsyncram_23d1:fifo_ram.data_a[8]
q[0] <= altsyncram_23d1:fifo_ram.q_b[0]
q[1] <= altsyncram_23d1:fifo_ram.q_b[1]
q[2] <= altsyncram_23d1:fifo_ram.q_b[2]
q[3] <= altsyncram_23d1:fifo_ram.q_b[3]
q[4] <= altsyncram_23d1:fifo_ram.q_b[4]
q[5] <= altsyncram_23d1:fifo_ram.q_b[5]
q[6] <= altsyncram_23d1:fifo_ram.q_b[6]
q[7] <= altsyncram_23d1:fifo_ram.q_b[7]
q[8] <= altsyncram_23d1:fifo_ram.q_b[8]
rdclk => a_graycounter_bu6:rdptr_g1p.clock
rdclk => altsyncram_23d1:fifo_ram.clock1
rdclk => alt_synch_pipe_snl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_7cc:wrptr_g1p.clock
wrclk => altsyncram_23d1:fifo_ram.clock0
wrclk => alt_synch_pipe_tnl:ws_dgrp.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => parity6.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p
aclr => counter7a1.IN0
aclr => counter7a0.IN0
aclr => parity8.IN0
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => counter7a4.CLK
clock => parity8.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a4.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a8.PORTAWE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp
clock => dffpipe_dd9:dffpipe10.clock
clrn => dffpipe_dd9:dffpipe10.clrn
d[0] => dffpipe_dd9:dffpipe10.d[0]
d[1] => dffpipe_dd9:dffpipe10.d[1]
d[2] => dffpipe_dd9:dffpipe10.d[2]
d[3] => dffpipe_dd9:dffpipe10.d[3]
d[4] => dffpipe_dd9:dffpipe10.d[4]
q[0] <= dffpipe_dd9:dffpipe10.q[0]
q[1] <= dffpipe_dd9:dffpipe10.q[1]
q[2] <= dffpipe_dd9:dffpipe10.q[2]
q[3] <= dffpipe_dd9:dffpipe10.q[3]
q[4] <= dffpipe_dd9:dffpipe10.q[4]


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
clock => dffpipe_ed9:dffpipe13.clock
clrn => dffpipe_ed9:dffpipe13.clrn
d[0] => dffpipe_ed9:dffpipe13.d[0]
d[1] => dffpipe_ed9:dffpipe13.d[1]
d[2] => dffpipe_ed9:dffpipe13.d[2]
d[3] => dffpipe_ed9:dffpipe13.d[3]
d[4] => dffpipe_ed9:dffpipe13.d[4]
q[0] <= dffpipe_ed9:dffpipe13.q[0]
q[1] <= dffpipe_ed9:dffpipe13.q[1]
q[2] <= dffpipe_ed9:dffpipe13.q[2]
q[3] <= dffpipe_ed9:dffpipe13.q[3]
q[4] <= dffpipe_ed9:dffpipe13.q[4]


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_ru5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_qu5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_ru5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_qu5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_ru5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_qu5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_ru5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_qu5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component
data[0] => dcfifo_mkq1:auto_generated.data[0]
data[1] => dcfifo_mkq1:auto_generated.data[1]
data[2] => dcfifo_mkq1:auto_generated.data[2]
data[3] => dcfifo_mkq1:auto_generated.data[3]
data[4] => dcfifo_mkq1:auto_generated.data[4]
data[5] => dcfifo_mkq1:auto_generated.data[5]
data[6] => dcfifo_mkq1:auto_generated.data[6]
data[7] => dcfifo_mkq1:auto_generated.data[7]
data[8] => dcfifo_mkq1:auto_generated.data[8]
data[9] => dcfifo_mkq1:auto_generated.data[9]
data[10] => dcfifo_mkq1:auto_generated.data[10]
data[11] => dcfifo_mkq1:auto_generated.data[11]
data[12] => dcfifo_mkq1:auto_generated.data[12]
data[13] => dcfifo_mkq1:auto_generated.data[13]
data[14] => dcfifo_mkq1:auto_generated.data[14]
data[15] => dcfifo_mkq1:auto_generated.data[15]
data[16] => dcfifo_mkq1:auto_generated.data[16]
data[17] => dcfifo_mkq1:auto_generated.data[17]
data[18] => dcfifo_mkq1:auto_generated.data[18]
data[19] => dcfifo_mkq1:auto_generated.data[19]
data[20] => dcfifo_mkq1:auto_generated.data[20]
q[0] <= dcfifo_mkq1:auto_generated.q[0]
q[1] <= dcfifo_mkq1:auto_generated.q[1]
q[2] <= dcfifo_mkq1:auto_generated.q[2]
q[3] <= dcfifo_mkq1:auto_generated.q[3]
q[4] <= dcfifo_mkq1:auto_generated.q[4]
q[5] <= dcfifo_mkq1:auto_generated.q[5]
q[6] <= dcfifo_mkq1:auto_generated.q[6]
q[7] <= dcfifo_mkq1:auto_generated.q[7]
q[8] <= dcfifo_mkq1:auto_generated.q[8]
q[9] <= dcfifo_mkq1:auto_generated.q[9]
q[10] <= dcfifo_mkq1:auto_generated.q[10]
q[11] <= dcfifo_mkq1:auto_generated.q[11]
q[12] <= dcfifo_mkq1:auto_generated.q[12]
q[13] <= dcfifo_mkq1:auto_generated.q[13]
q[14] <= dcfifo_mkq1:auto_generated.q[14]
q[15] <= dcfifo_mkq1:auto_generated.q[15]
q[16] <= dcfifo_mkq1:auto_generated.q[16]
q[17] <= dcfifo_mkq1:auto_generated.q[17]
q[18] <= dcfifo_mkq1:auto_generated.q[18]
q[19] <= dcfifo_mkq1:auto_generated.q[19]
q[20] <= dcfifo_mkq1:auto_generated.q[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_mkq1:auto_generated.rdclk
rdreq => dcfifo_mkq1:auto_generated.rdreq
wrclk => dcfifo_mkq1:auto_generated.wrclk
wrreq => dcfifo_mkq1:auto_generated.wrreq
aclr => dcfifo_mkq1:auto_generated.aclr
rdempty <= dcfifo_mkq1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= dcfifo_mkq1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_mkq1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_mkq1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_mkq1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_mkq1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_mkq1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_mkq1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_mkq1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_mkq1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_mkq1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_mkq1:auto_generated.wrusedw[10]


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated
aclr => a_graycounter_pv6:rdptr_g1p.aclr
aclr => a_graycounter_ldc:wrptr_g1p.aclr
aclr => altsyncram_i8d1:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[11].IN0
aclr => rs_dgwp_reg[11].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[11].IN0
aclr => ws_dgrp_reg[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_i8d1:fifo_ram.data_a[0]
data[1] => altsyncram_i8d1:fifo_ram.data_a[1]
data[2] => altsyncram_i8d1:fifo_ram.data_a[2]
data[3] => altsyncram_i8d1:fifo_ram.data_a[3]
data[4] => altsyncram_i8d1:fifo_ram.data_a[4]
data[5] => altsyncram_i8d1:fifo_ram.data_a[5]
data[6] => altsyncram_i8d1:fifo_ram.data_a[6]
data[7] => altsyncram_i8d1:fifo_ram.data_a[7]
data[8] => altsyncram_i8d1:fifo_ram.data_a[8]
data[9] => altsyncram_i8d1:fifo_ram.data_a[9]
data[10] => altsyncram_i8d1:fifo_ram.data_a[10]
data[11] => altsyncram_i8d1:fifo_ram.data_a[11]
data[12] => altsyncram_i8d1:fifo_ram.data_a[12]
data[13] => altsyncram_i8d1:fifo_ram.data_a[13]
data[14] => altsyncram_i8d1:fifo_ram.data_a[14]
data[15] => altsyncram_i8d1:fifo_ram.data_a[15]
data[16] => altsyncram_i8d1:fifo_ram.data_a[16]
data[17] => altsyncram_i8d1:fifo_ram.data_a[17]
data[18] => altsyncram_i8d1:fifo_ram.data_a[18]
data[19] => altsyncram_i8d1:fifo_ram.data_a[19]
data[20] => altsyncram_i8d1:fifo_ram.data_a[20]
q[0] <= altsyncram_i8d1:fifo_ram.q_b[0]
q[1] <= altsyncram_i8d1:fifo_ram.q_b[1]
q[2] <= altsyncram_i8d1:fifo_ram.q_b[2]
q[3] <= altsyncram_i8d1:fifo_ram.q_b[3]
q[4] <= altsyncram_i8d1:fifo_ram.q_b[4]
q[5] <= altsyncram_i8d1:fifo_ram.q_b[5]
q[6] <= altsyncram_i8d1:fifo_ram.q_b[6]
q[7] <= altsyncram_i8d1:fifo_ram.q_b[7]
q[8] <= altsyncram_i8d1:fifo_ram.q_b[8]
q[9] <= altsyncram_i8d1:fifo_ram.q_b[9]
q[10] <= altsyncram_i8d1:fifo_ram.q_b[10]
q[11] <= altsyncram_i8d1:fifo_ram.q_b[11]
q[12] <= altsyncram_i8d1:fifo_ram.q_b[12]
q[13] <= altsyncram_i8d1:fifo_ram.q_b[13]
q[14] <= altsyncram_i8d1:fifo_ram.q_b[14]
q[15] <= altsyncram_i8d1:fifo_ram.q_b[15]
q[16] <= altsyncram_i8d1:fifo_ram.q_b[16]
q[17] <= altsyncram_i8d1:fifo_ram.q_b[17]
q[18] <= altsyncram_i8d1:fifo_ram.q_b[18]
q[19] <= altsyncram_i8d1:fifo_ram.q_b[19]
q[20] <= altsyncram_i8d1:fifo_ram.q_b[20]
rdclk => a_graycounter_pv6:rdptr_g1p.clock
rdclk => altsyncram_i8d1:fifo_ram.clock1
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_ldc:wrptr_g1p.clock
wrclk => altsyncram_i8d1:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_gray2bin_qab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[9] => ram_block11a18.PORTAADDR9
address_a[9] => ram_block11a19.PORTAADDR9
address_a[9] => ram_block11a20.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[10] => ram_block11a16.PORTAADDR10
address_a[10] => ram_block11a17.PORTAADDR10
address_a[10] => ram_block11a18.PORTAADDR10
address_a[10] => ram_block11a19.PORTAADDR10
address_a[10] => ram_block11a20.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[9] => ram_block11a18.PORTBADDR9
address_b[9] => ram_block11a19.PORTBADDR9
address_b[9] => ram_block11a20.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[10] => ram_block11a16.PORTBADDR10
address_b[10] => ram_block11a17.PORTBADDR10
address_b[10] => ram_block11a18.PORTBADDR10
address_b[10] => ram_block11a19.PORTBADDR10
address_b[10] => ram_block11a20.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe12.clock
clrn => dffpipe_re9:dffpipe12.clrn
d[0] => dffpipe_re9:dffpipe12.d[0]
d[1] => dffpipe_re9:dffpipe12.d[1]
d[2] => dffpipe_re9:dffpipe12.d[2]
d[3] => dffpipe_re9:dffpipe12.d[3]
d[4] => dffpipe_re9:dffpipe12.d[4]
d[5] => dffpipe_re9:dffpipe12.d[5]
d[6] => dffpipe_re9:dffpipe12.d[6]
d[7] => dffpipe_re9:dffpipe12.d[7]
d[8] => dffpipe_re9:dffpipe12.d[8]
d[9] => dffpipe_re9:dffpipe12.d[9]
d[10] => dffpipe_re9:dffpipe12.d[10]
d[11] => dffpipe_re9:dffpipe12.d[11]
q[0] <= dffpipe_re9:dffpipe12.q[0]
q[1] <= dffpipe_re9:dffpipe12.q[1]
q[2] <= dffpipe_re9:dffpipe12.q[2]
q[3] <= dffpipe_re9:dffpipe12.q[3]
q[4] <= dffpipe_re9:dffpipe12.q[4]
q[5] <= dffpipe_re9:dffpipe12.q[5]
q[6] <= dffpipe_re9:dffpipe12.q[6]
q[7] <= dffpipe_re9:dffpipe12.q[7]
q[8] <= dffpipe_re9:dffpipe12.q[8]
q[9] <= dffpipe_re9:dffpipe12.q[9]
q[10] <= dffpipe_re9:dffpipe12.q[10]
q[11] <= dffpipe_re9:dffpipe12.q[11]


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe16.clock
clrn => dffpipe_se9:dffpipe16.clrn
d[0] => dffpipe_se9:dffpipe16.d[0]
d[1] => dffpipe_se9:dffpipe16.d[1]
d[2] => dffpipe_se9:dffpipe16.d[2]
d[3] => dffpipe_se9:dffpipe16.d[3]
d[4] => dffpipe_se9:dffpipe16.d[4]
d[5] => dffpipe_se9:dffpipe16.d[5]
d[6] => dffpipe_se9:dffpipe16.d[6]
d[7] => dffpipe_se9:dffpipe16.d[7]
d[8] => dffpipe_se9:dffpipe16.d[8]
d[9] => dffpipe_se9:dffpipe16.d[9]
d[10] => dffpipe_se9:dffpipe16.d[10]
d[11] => dffpipe_se9:dffpipe16.d[11]
q[0] <= dffpipe_se9:dffpipe16.q[0]
q[1] <= dffpipe_se9:dffpipe16.q[1]
q[2] <= dffpipe_se9:dffpipe16.q[2]
q[3] <= dffpipe_se9:dffpipe16.q[3]
q[4] <= dffpipe_se9:dffpipe16.q[4]
q[5] <= dffpipe_se9:dffpipe16.q[5]
q[6] <= dffpipe_se9:dffpipe16.q[6]
q[7] <= dffpipe_se9:dffpipe16.q[7]
q[8] <= dffpipe_se9:dffpipe16.q[8]
q[9] <= dffpipe_se9:dffpipe16.q[9]
q[10] <= dffpipe_se9:dffpipe16.q[10]
q[11] <= dffpipe_se9:dffpipe16.q[11]


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|cmpr_uu5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|cmpr_uu5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|cmpr_uu5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|cmpr_uu5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|cmpr_uu5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|cmpr_uu5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|cmpr_uu5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tdi
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[3] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[4] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[5] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[6] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[7] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[8] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[9] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[10] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[11] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[12] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[13] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[14] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[15] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
ir_out[3] => ir_out[3].IN1
ir_out[4] => ir_out[4].IN1
ir_out[5] => ir_out[5].IN1
ir_out[6] => ir_out[6].IN1
ir_out[7] => ir_out[7].IN1
ir_out[8] => ir_out[8].IN1
ir_out[9] => ir_out[9].IN1
ir_out[10] => ir_out[10].IN1
ir_out[11] => ir_out[11].IN1
ir_out[12] => ir_out[12].IN1
ir_out[13] => ir_out[13].IN1
ir_out[14] => ir_out[14].IN1
ir_out[15] => ir_out[15].IN1
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_uir
tms <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tms
jtag_state_tlr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_uir


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[3] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[4] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[5] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[6] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[7] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[8] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[9] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[10] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[11] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[12] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[13] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[14] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[15] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
ir_out[3] => ir_out[3].IN1
ir_out[4] => ir_out[4].IN1
ir_out[5] => ir_out[5].IN1
ir_out[6] => ir_out[6].IN1
ir_out[7] => ir_out[7].IN1
ir_out[8] => ir_out[8].IN1
ir_out[9] => ir_out[9].IN1
ir_out[10] => ir_out[10].IN1
ir_out[11] => ir_out[11].IN1
ir_out[12] => ir_out[12].IN1
ir_out[13] => ir_out[13].IN1
ir_out[14] => ir_out[14].IN1
ir_out[15] => ir_out[15].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[8] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[9] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[10] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[11] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[12] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[13] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[14] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[15] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_ir_out[3] => adapted_ir_out[3].IN1
usr_ir_out[4] => adapted_ir_out[4].IN1
usr_ir_out[5] => adapted_ir_out[5].IN1
usr_ir_out[6] => adapted_ir_out[6].IN1
usr_ir_out[7] => adapted_ir_out[7].IN1
usr_ir_out[8] => adapted_ir_out[8].IN1
usr_ir_out[9] => adapted_ir_out[9].IN1
usr_ir_out[10] => adapted_ir_out[10].IN1
usr_ir_out[11] => adapted_ir_out[11].IN1
usr_ir_out[12] => adapted_ir_out[12].IN1
usr_ir_out[13] => adapted_ir_out[13].IN1
usr_ir_out[14] => adapted_ir_out[14].IN1
usr_ir_out[15] => adapted_ir_out[15].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_in[4] => ir_in[4].IN1
ir_in[5] => ir_in[5].IN1
ir_in[6] => ir_in[6].IN1
ir_in[7] => ir_in[7].IN1
ir_in[8] => ir_in[8].IN1
ir_in[9] => ir_in[9].IN1
ir_in[10] => ir_in[10].IN1
ir_in[11] => ir_in[11].IN1
ir_in[12] => ir_in[12].IN1
ir_in[13] => ir_in[13].IN1
ir_in[14] => ir_in[14].IN1
ir_in[15] => ir_in[15].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[8] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[9] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[10] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[11] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[12] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[13] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[14] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[15] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
ir_in[8] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[8]
ir_in[9] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[9]
ir_in[10] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[10]
ir_in[11] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[11]
ir_in[12] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[12]
ir_in[13] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[13]
ir_in[14] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[14]
ir_in[15] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[15]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
ir_out[8] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[8]
ir_out[9] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[9]
ir_out[10] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[10]
ir_out[11] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[11]
ir_out[12] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[12]
ir_out[13] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[13]
ir_out[14] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[14]
ir_out[15] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[15]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_ir_in[8] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[8]
adapted_ir_in[9] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[9]
adapted_ir_in[10] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[10]
adapted_ir_in[11] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[11]
adapted_ir_in[12] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[12]
adapted_ir_in[13] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[13]
adapted_ir_in[14] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[14]
adapted_ir_in[15] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[15]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]
adapted_ir_out[8] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[8]
adapted_ir_out[9] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[9]
adapted_ir_out[10] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[10]
adapted_ir_out[11] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[11]
adapted_ir_out[12] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[12]
adapted_ir_out[13] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[13]
adapted_ir_out[14] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[14]
adapted_ir_out[15] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[15]


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
ir_in[8] => adapted_ir_in[8].DATAIN
ir_in[9] => adapted_ir_in[9].DATAIN
ir_in[10] => adapted_ir_in[10].DATAIN
ir_in[11] => adapted_ir_in[11].DATAIN
ir_in[12] => adapted_ir_in[12].DATAIN
ir_in[13] => adapted_ir_in[13].DATAIN
ir_in[14] => adapted_ir_in[14].DATAIN
ir_in[15] => adapted_ir_in[15].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
ir_out[8] <= adapted_ir_out[8].DB_MAX_OUTPUT_PORT_TYPE
ir_out[9] <= adapted_ir_out[9].DB_MAX_OUTPUT_PORT_TYPE
ir_out[10] <= adapted_ir_out[10].DB_MAX_OUTPUT_PORT_TYPE
ir_out[11] <= adapted_ir_out[11].DB_MAX_OUTPUT_PORT_TYPE
ir_out[12] <= adapted_ir_out[12].DB_MAX_OUTPUT_PORT_TYPE
ir_out[13] <= adapted_ir_out[13].DB_MAX_OUTPUT_PORT_TYPE
ir_out[14] <= adapted_ir_out[14].DB_MAX_OUTPUT_PORT_TYPE
ir_out[15] <= adapted_ir_out[15].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[8] <= ir_in[8].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[9] <= ir_in[9].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[10] <= ir_in[10].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[11] <= ir_in[11].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[12] <= ir_in[12].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[13] <= ir_in[13].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[14] <= ir_in[14].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[15] <= ir_in[15].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN
adapted_ir_out[8] => ir_out[8].DATAIN
adapted_ir_out[9] => ir_out[9].DATAIN
adapted_ir_out[10] => ir_out[10].DATAIN
adapted_ir_out[11] => ir_out[11].DATAIN
adapted_ir_out[12] => ir_out[12].DATAIN
adapted_ir_out[13] => ir_out[13].DATAIN
adapted_ir_out[14] => ir_out[14].DATAIN
adapted_ir_out[15] => ir_out[15].DATAIN


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc
rxclk => FILUDPCRC:u_FILUDPCRC.clk
rxclk => FILPktMUX:u_FILPktMUX.clk
rxclk => FILCmdProc:u_FILCmdProc.rxclk
rxclk => FILDataProc:u_FILDataProc.rxclk
rxclk_en => FILUDPCRC:u_FILUDPCRC.clk_en
RxData[0] => FILUDPCRC:u_FILUDPCRC.dataIn[0]
RxData[1] => FILUDPCRC:u_FILUDPCRC.dataIn[1]
RxData[2] => FILUDPCRC:u_FILUDPCRC.dataIn[2]
RxData[3] => FILUDPCRC:u_FILUDPCRC.dataIn[3]
RxData[4] => FILUDPCRC:u_FILUDPCRC.dataIn[4]
RxData[5] => FILUDPCRC:u_FILUDPCRC.dataIn[5]
RxData[6] => FILUDPCRC:u_FILUDPCRC.dataIn[6]
RxData[7] => FILUDPCRC:u_FILUDPCRC.dataIn[7]
RxDataValid => FILUDPCRC:u_FILUDPCRC.dataVldIn
RxEOP => FILUDPCRC:u_FILUDPCRC.EOPIn
RxCRCOK => FILUDPCRC:u_FILUDPCRC.CRCOK
RxCRCBad => FILUDPCRC:u_FILUDPCRC.CRCBad
RxDstPort[0] => ~NO_FANOUT~
RxDstPort[1] => ~NO_FANOUT~
RxReset <= FILCmdProc:u_FILCmdProc.rxrst
txclk => FILCmdProc:u_FILCmdProc.txclk
txclk => FILDataProc:u_FILDataProc.txclk
txclk => MWUDPPKTBuilder:u_MWUDPPKTBuilder.clk
txclk_en => MWUDPPKTBuilder:u_MWUDPPKTBuilder.clk_en
TxData[0] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[0]
TxData[1] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[1]
TxData[2] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[2]
TxData[3] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[3]
TxData[4] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[4]
TxData[5] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[5]
TxData[6] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[6]
TxData[7] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktData[7]
TxDataValid <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktDataVld
TxEOP <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.txRequest
TxDataLength[0] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[0]
TxDataLength[1] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[1]
TxDataLength[2] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[2]
TxDataLength[3] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[3]
TxDataLength[4] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[4]
TxDataLength[5] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[5]
TxDataLength[6] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[6]
TxDataLength[7] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[7]
TxDataLength[8] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[8]
TxDataLength[9] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[9]
TxDataLength[10] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[10]
TxDataLength[11] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[11]
TxDataLength[12] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktLen[12]
TxSrcPort[0] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktPort[0]
TxSrcPort[1] <= MWUDPPKTBuilder:u_MWUDPPKTBuilder.pktPort[1]
TxReady => MWUDPPKTBuilder:u_MWUDPPKTBuilder.txReady
TxReset <= FILCmdProc:u_FILCmdProc.txrst
clk => FILCmdProc:u_FILCmdProc.dutclk
clk => FILDataProc:u_FILDataProc.dutclk
rst => FILCmdProc:u_FILCmdProc.reset
dut_rst <= FILCmdProc:u_FILCmdProc.dutrst
dut_din[0] <= FILDataProc:u_FILDataProc.dut_din[0]
dut_din[1] <= FILDataProc:u_FILDataProc.dut_din[1]
dut_din[2] <= FILDataProc:u_FILDataProc.dut_din[2]
dut_din[3] <= FILDataProc:u_FILDataProc.dut_din[3]
dut_din[4] <= FILDataProc:u_FILDataProc.dut_din[4]
dut_din[5] <= FILDataProc:u_FILDataProc.dut_din[5]
dut_din[6] <= FILDataProc:u_FILDataProc.dut_din[6]
dut_din[7] <= FILDataProc:u_FILDataProc.dut_din[7]
dut_dinvld <= FILDataProc:u_FILDataProc.dut_dinvld
dut_dinrdy => FILDataProc:u_FILDataProc.dut_dinrdy
simcycle[0] <= FILDataProc:u_FILDataProc.simcycle[0]
simcycle[1] <= FILDataProc:u_FILDataProc.simcycle[1]
simcycle[2] <= FILDataProc:u_FILDataProc.simcycle[2]
simcycle[3] <= FILDataProc:u_FILDataProc.simcycle[3]
simcycle[4] <= FILDataProc:u_FILDataProc.simcycle[4]
simcycle[5] <= FILDataProc:u_FILDataProc.simcycle[5]
simcycle[6] <= FILDataProc:u_FILDataProc.simcycle[6]
simcycle[7] <= FILDataProc:u_FILDataProc.simcycle[7]
simcycle[8] <= FILDataProc:u_FILDataProc.simcycle[8]
simcycle[9] <= FILDataProc:u_FILDataProc.simcycle[9]
simcycle[10] <= FILDataProc:u_FILDataProc.simcycle[10]
simcycle[11] <= FILDataProc:u_FILDataProc.simcycle[11]
simcycle[12] <= FILDataProc:u_FILDataProc.simcycle[12]
simcycle[13] <= FILDataProc:u_FILDataProc.simcycle[13]
simcycle[14] <= FILDataProc:u_FILDataProc.simcycle[14]
simcycle[15] <= FILDataProc:u_FILDataProc.simcycle[15]
dut_dout[0] => FILDataProc:u_FILDataProc.dut_dout[0]
dut_dout[1] => FILDataProc:u_FILDataProc.dut_dout[1]
dut_dout[2] => FILDataProc:u_FILDataProc.dut_dout[2]
dut_dout[3] => FILDataProc:u_FILDataProc.dut_dout[3]
dut_dout[4] => FILDataProc:u_FILDataProc.dut_dout[4]
dut_dout[5] => FILDataProc:u_FILDataProc.dut_dout[5]
dut_dout[6] => FILDataProc:u_FILDataProc.dut_dout[6]
dut_dout[7] => FILDataProc:u_FILDataProc.dut_dout[7]
dut_doutvld => FILDataProc:u_FILDataProc.dut_doutvld
dut_doutrdy <= FILDataProc:u_FILDataProc.dut_doutrdy


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC
clk => MWDPRAM:u_MWDPRAM.clkA
clk => rdDataVld.CLK
clk => rdAddr[0].CLK
clk => rdAddr[1].CLK
clk => rdAddr[2].CLK
clk => rdAddr[3].CLK
clk => rdAddr[4].CLK
clk => rdAddr[5].CLK
clk => rdAddr[6].CLK
clk => rdAddr[7].CLK
clk => rdAddr[8].CLK
clk => rdAddr[9].CLK
clk => rdAddr[10].CLK
clk => wrAddrLast[0].CLK
clk => wrAddrLast[1].CLK
clk => wrAddrLast[2].CLK
clk => wrAddrLast[3].CLK
clk => wrAddrLast[4].CLK
clk => wrAddrLast[5].CLK
clk => wrAddrLast[6].CLK
clk => wrAddrLast[7].CLK
clk => wrAddrLast[8].CLK
clk => wrAddrLast[9].CLK
clk => wrAddrLast[10].CLK
clk => wrAddrFirst[0].CLK
clk => wrAddrFirst[1].CLK
clk => wrAddrFirst[2].CLK
clk => wrAddrFirst[3].CLK
clk => wrAddrFirst[4].CLK
clk => wrAddrFirst[5].CLK
clk => wrAddrFirst[6].CLK
clk => wrAddrFirst[7].CLK
clk => wrAddrFirst[8].CLK
clk => wrAddrFirst[9].CLK
clk => wrAddrFirst[10].CLK
clk => wrAddr[0].CLK
clk => wrAddr[1].CLK
clk => wrAddr[2].CLK
clk => wrAddr[3].CLK
clk => wrAddr[4].CLK
clk => wrAddr[5].CLK
clk => wrAddr[6].CLK
clk => wrAddr[7].CLK
clk => wrAddr[8].CLK
clk => wrAddr[9].CLK
clk => wrAddr[10].CLK
clk => dataVldIn_d.CLK
clk => MWDPRAM:u_MWDPRAM.clkB
clk => wrState~4.DATAIN
clk_en => dataVldIn_l.IN0
reset => wrState.OUTPUTSELECT
reset => wrState.OUTPUTSELECT
reset => wrState.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrFirst.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => wrAddrLast.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdDataVld.OUTPUTSELECT
dataIn[0] => MWDPRAM:u_MWDPRAM.wr_dinA[0]
dataIn[1] => MWDPRAM:u_MWDPRAM.wr_dinA[1]
dataIn[2] => MWDPRAM:u_MWDPRAM.wr_dinA[2]
dataIn[3] => MWDPRAM:u_MWDPRAM.wr_dinA[3]
dataIn[4] => MWDPRAM:u_MWDPRAM.wr_dinA[4]
dataIn[5] => MWDPRAM:u_MWDPRAM.wr_dinA[5]
dataIn[6] => MWDPRAM:u_MWDPRAM.wr_dinA[6]
dataIn[7] => MWDPRAM:u_MWDPRAM.wr_dinA[7]
dataVldIn => dataVldIn_l.IN1
EOPIn => wrState.OUTPUTSELECT
EOPIn => wrState.OUTPUTSELECT
EOPIn => wrState.OUTPUTSELECT
EOPIn => MWDPRAM:u_MWDPRAM.wr_dinA[8]
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrAddrLast.OUTPUTSELECT
CRCOK => wrState.OUTPUTSELECT
CRCOK => wrState.OUTPUTSELECT
CRCOK => wrState.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCOK => wrAddr.OUTPUTSELECT
CRCBad => wrState.OUTPUTSELECT
CRCBad => wrState.OUTPUTSELECT
CRCBad => wrState.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
CRCBad => wrAddr.OUTPUTSELECT
dataOut[0] <= MWDPRAM:u_MWDPRAM.rd_doutB[0]
dataOut[1] <= MWDPRAM:u_MWDPRAM.rd_doutB[1]
dataOut[2] <= MWDPRAM:u_MWDPRAM.rd_doutB[2]
dataOut[3] <= MWDPRAM:u_MWDPRAM.rd_doutB[3]
dataOut[4] <= MWDPRAM:u_MWDPRAM.rd_doutB[4]
dataOut[5] <= MWDPRAM:u_MWDPRAM.rd_doutB[5]
dataOut[6] <= MWDPRAM:u_MWDPRAM.rd_doutB[6]
dataOut[7] <= MWDPRAM:u_MWDPRAM.rd_doutB[7]
dataVldOut <= rdDataVld.DB_MAX_OUTPUT_PORT_TYPE
EOPOut <= MWDPRAM:u_MWDPRAM.rd_doutB[8]


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM
clkA => memory~20.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory~9.CLK
clkA => memory~10.CLK
clkA => memory~11.CLK
clkA => memory~12.CLK
clkA => memory~13.CLK
clkA => memory~14.CLK
clkA => memory~15.CLK
clkA => memory~16.CLK
clkA => memory~17.CLK
clkA => memory~18.CLK
clkA => memory~19.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~19.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~18.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~17.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~16.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~15.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~14.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~13.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_dinA[7] => memory~12.DATAIN
wr_dinA[7] => memory.DATAIN7
wr_dinA[8] => memory~11.DATAIN
wr_dinA[8] => memory.DATAIN8
wr_addrA[0] => memory~10.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~9.DATAIN
wr_addrA[1] => memory.WADDR1
wr_addrA[2] => memory~8.DATAIN
wr_addrA[2] => memory.WADDR2
wr_addrA[3] => memory~7.DATAIN
wr_addrA[3] => memory.WADDR3
wr_addrA[4] => memory~6.DATAIN
wr_addrA[4] => memory.WADDR4
wr_addrA[5] => memory~5.DATAIN
wr_addrA[5] => memory.WADDR5
wr_addrA[6] => memory~4.DATAIN
wr_addrA[6] => memory.WADDR6
wr_addrA[7] => memory~3.DATAIN
wr_addrA[7] => memory.WADDR7
wr_addrA[8] => memory~2.DATAIN
wr_addrA[8] => memory.WADDR8
wr_addrA[9] => memory~1.DATAIN
wr_addrA[9] => memory.WADDR9
wr_addrA[10] => memory~0.DATAIN
wr_addrA[10] => memory.WADDR10
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
clkB => rd_doutB[7]~reg0.CLK
clkB => rd_doutB[8]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
enbB => rd_doutB[7]~reg0.ENA
enbB => rd_doutB[8]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_addrB[2] => memory.RADDR2
rd_addrB[3] => memory.RADDR3
rd_addrB[4] => memory.RADDR4
rd_addrB[5] => memory.RADDR5
rd_addrB[6] => memory.RADDR6
rd_addrB[7] => memory.RADDR7
rd_addrB[8] => memory.RADDR8
rd_addrB[9] => memory.RADDR9
rd_addrB[10] => memory.RADDR10
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[7] <= rd_doutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[8] <= rd_doutB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX
clk => cmdEOPOut~reg0.CLK
clk => cmdVldOut~reg0.CLK
clk => cmdOut[0]~reg0.CLK
clk => cmdOut[1]~reg0.CLK
clk => cmdOut[2]~reg0.CLK
clk => cmdOut[3]~reg0.CLK
clk => cmdOut[4]~reg0.CLK
clk => cmdOut[5]~reg0.CLK
clk => cmdOut[6]~reg0.CLK
clk => cmdOut[7]~reg0.CLK
clk => dataEOPOut~reg0.CLK
clk => dataVldOut~reg0.CLK
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => state~4.DATAIN
reset => dataOut.OUTPUTSELECT
reset => dataOut.OUTPUTSELECT
reset => dataOut.OUTPUTSELECT
reset => dataOut.OUTPUTSELECT
reset => dataOut.OUTPUTSELECT
reset => dataOut.OUTPUTSELECT
reset => dataOut.OUTPUTSELECT
reset => dataOut.OUTPUTSELECT
reset => dataVldOut.OUTPUTSELECT
reset => dataEOPOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdOut.OUTPUTSELECT
reset => cmdVldOut.OUTPUTSELECT
reset => cmdEOPOut.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
dataIn[0] => dataOut.DATAA
dataIn[0] => cmdOut.DATAB
dataIn[0] => Selector7.IN2
dataIn[0] => Selector17.IN2
dataIn[1] => dataOut.DATAA
dataIn[1] => cmdOut.DATAB
dataIn[1] => Selector6.IN2
dataIn[1] => Selector16.IN2
dataIn[2] => dataOut.DATAA
dataIn[2] => cmdOut.DATAB
dataIn[2] => Selector5.IN2
dataIn[2] => Selector15.IN2
dataIn[3] => dataOut.DATAA
dataIn[3] => cmdOut.DATAB
dataIn[3] => Selector4.IN2
dataIn[3] => Selector14.IN2
dataIn[4] => dataOut.DATAA
dataIn[4] => cmdOut.DATAB
dataIn[4] => Selector3.IN2
dataIn[4] => Selector13.IN2
dataIn[4] => Equal0.IN2
dataIn[5] => dataOut.DATAA
dataIn[5] => cmdOut.DATAB
dataIn[5] => Selector2.IN2
dataIn[5] => Selector12.IN2
dataIn[5] => Equal0.IN1
dataIn[6] => dataOut.DATAA
dataIn[6] => cmdOut.DATAB
dataIn[6] => Selector1.IN2
dataIn[6] => Selector11.IN2
dataIn[6] => Equal0.IN0
dataIn[7] => dataOut.DATAA
dataIn[7] => cmdOut.DATAB
dataIn[7] => Selector0.IN2
dataIn[7] => Selector10.IN2
dataIn[7] => Equal0.IN3
dataVldIn => dataVldOut.DATAA
dataVldIn => cmdVldOut.DATAB
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataOut.OUTPUTSELECT
dataVldIn => dataVldOut.OUTPUTSELECT
dataVldIn => dataEOPOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdOut.OUTPUTSELECT
dataVldIn => cmdVldOut.OUTPUTSELECT
dataVldIn => cmdEOPOut.OUTPUTSELECT
dataVldIn => state.OUTPUTSELECT
dataVldIn => state.OUTPUTSELECT
dataVldIn => process_0.IN0
dataVldIn => Selector8.IN2
dataVldIn => Selector18.IN2
dataVldIn => Selector20.IN0
EOPIn => dataEOPOut.DATAA
EOPIn => cmdEOPOut.DATAB
EOPIn => process_0.IN1
EOPIn => Selector9.IN2
EOPIn => Selector19.IN2
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataVldOut <= dataVldOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataEOPOut <= dataEOPOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[0] <= cmdOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[1] <= cmdOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[2] <= cmdOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[3] <= cmdOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[4] <= cmdOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[5] <= cmdOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[6] <= cmdOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdOut[7] <= cmdOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdVldOut <= cmdVldOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmdEOPOut <= cmdEOPOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc
rxclk => rxrst_int.CLK
rxclk => rxrst_s.CLK
rxclk => fpga_rst_reg[0].CLK
rxclk => fpga_rst_reg[1].CLK
rxclk => fpga_rst_reg[2].CLK
rxclk => fpga_rst_reg[3].CLK
rxclk => fpga_rst_reg[4].CLK
rxclk => fpga_rst_reg[5].CLK
rxclk => fpga_rst_reg[6].CLK
rxclk => fpga_rst_reg[7].CLK
rxclk => fpga_rst_reg[8].CLK
rxclk => fpga_rst_reg[9].CLK
rxclk => fpga_rst_reg[10].CLK
rxclk => fpga_rst_reg[11].CLK
rxclk => fpga_rst_reg[12].CLK
rxclk => fpga_rst_reg[13].CLK
rxclk => fpga_rst_reg[14].CLK
rxclk => fpga_rst_reg[15].CLK
rxclk => dut_rst_reg[0].CLK
rxclk => dut_rst_reg[1].CLK
rxclk => dut_rst_reg[2].CLK
rxclk => dut_rst_reg[3].CLK
rxclk => dut_rst_reg[4].CLK
rxclk => dut_rst_reg[5].CLK
rxclk => dut_rst_reg[6].CLK
rxclk => dut_rst_reg[7].CLK
rxclk => dut_rst_reg[8].CLK
rxclk => dut_rst_reg[9].CLK
rxclk => dut_rst_reg[10].CLK
rxclk => dut_rst_reg[11].CLK
rxclk => dut_rst_reg[12].CLK
rxclk => dut_rst_reg[13].CLK
rxclk => dut_rst_reg[14].CLK
rxclk => dut_rst_reg[15].CLK
rxclk => get_ver_reg[0].CLK
rxclk => get_ver_reg[1].CLK
rxclk => get_ver_reg[2].CLK
rxclk => get_ver_reg[3].CLK
rxclk => cmd_state.CLK
rxclk => cmdVldReg.CLK
rxclk => cmdReg[0].CLK
rxclk => cmdReg[1].CLK
rxclk => cmdReg[2].CLK
rxclk => cmdReg[3].CLK
rxclk => cmdReg[4].CLK
rxclk => cmdReg[5].CLK
rxclk => cmdReg[6].CLK
rxclk => cmdReg[7].CLK
txclk => txrst_int.CLK
txclk => txrst_s.CLK
txclk => get_ver_s3.CLK
txclk => get_ver_s2.CLK
txclk => get_ver_s1.CLK
txclk => statusEOP~reg0.CLK
txclk => statusVld~reg0.CLK
txclk => status[0]~reg0.CLK
txclk => status[1]~reg0.CLK
txclk => status[2]~reg0.CLK
txclk => status[3]~reg0.CLK
txclk => status[4]~reg0.CLK
txclk => status[5]~reg0.CLK
txclk => status[6]~reg0.CLK
txclk => status[7]~reg0.CLK
txclk => status_state~11.DATAIN
dutclk => dutrst~reg0.CLK
dutclk => dutrst_s.CLK
reset => get_ver_reg.OUTPUTSELECT
reset => get_ver_reg.OUTPUTSELECT
reset => get_ver_reg.OUTPUTSELECT
reset => get_ver_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => dut_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => fpga_rst_reg.OUTPUTSELECT
reset => dutrst_s.IN1
reset => rxrst_s.IN1
cmd[0] => cmdReg.DATAB
cmd[1] => cmdReg.DATAB
cmd[2] => cmdReg.DATAB
cmd[3] => cmdReg.DATAB
cmd[4] => cmdReg.DATAB
cmd[5] => cmdReg.DATAB
cmd[6] => cmdReg.DATAB
cmd[7] => cmdReg.DATAB
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => cmdReg.OUTPUTSELECT
cmdVld => process_0.IN0
cmdVld => cmdVldReg.DATAB
cmdVld => cmd_state.DATAB
cmdEOP => process_0.IN1
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
statusReady => status_state.OUTPUTSELECT
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
statusVld <= statusVld~reg0.DB_MAX_OUTPUT_PORT_TYPE
statusEOP <= statusEOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxrst <= rxrst_int.DB_MAX_OUTPUT_PORT_TYPE
txrst <= txrst_int.DB_MAX_OUTPUT_PORT_TYPE
dutrst <= dutrst~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc
rxclk => MWAsyncFIFO:u_rxFIFO.data_in_clk
txclk => MWAsyncFIFO:u_txFIFO.data_out_clk
dutclk => MWAsyncFIFO:u_rxFIFO.data_out_clk
dutclk => dut_doutvld_reg.CLK
dutclk => dut_dout_reg[0].CLK
dutclk => dut_dout_reg[1].CLK
dutclk => dut_dout_reg[2].CLK
dutclk => dut_dout_reg[3].CLK
dutclk => dut_dout_reg[4].CLK
dutclk => dut_dout_reg[5].CLK
dutclk => dut_dout_reg[6].CLK
dutclk => dut_dout_reg[7].CLK
dutclk => dut_doutrdy~reg0.CLK
dutclk => tx_cnt[0].CLK
dutclk => tx_cnt[1].CLK
dutclk => tx_cnt[2].CLK
dutclk => tx_cnt[3].CLK
dutclk => tx_cnt[4].CLK
dutclk => tx_cnt[5].CLK
dutclk => tx_cnt[6].CLK
dutclk => tx_cnt[7].CLK
dutclk => tx_cnt[8].CLK
dutclk => tx_cnt[9].CLK
dutclk => tx_cnt[10].CLK
dutclk => tx_cnt[11].CLK
dutclk => tx_cnt[12].CLK
dutclk => tx_cnt[13].CLK
dutclk => tx_cnt[14].CLK
dutclk => tx_cnt[15].CLK
dutclk => tx_dlen_actual[0].CLK
dutclk => tx_dlen_actual[1].CLK
dutclk => tx_dlen_actual[2].CLK
dutclk => tx_dlen_actual[3].CLK
dutclk => tx_dlen_actual[4].CLK
dutclk => tx_dlen_actual[5].CLK
dutclk => tx_dlen_actual[6].CLK
dutclk => tx_dlen_actual[7].CLK
dutclk => tx_dlen_actual[8].CLK
dutclk => tx_dlen_actual[9].CLK
dutclk => tx_dlen_actual[10].CLK
dutclk => tx_dlen_actual[11].CLK
dutclk => tx_dlen_actual[12].CLK
dutclk => tx_dlen_actual[13].CLK
dutclk => tx_dlen_actual[14].CLK
dutclk => tx_dlen_actual[15].CLK
dutclk => txfifo_din_vld.CLK
dutclk => txfifo_din[0].CLK
dutclk => txfifo_din[1].CLK
dutclk => txfifo_din[2].CLK
dutclk => txfifo_din[3].CLK
dutclk => txfifo_din[4].CLK
dutclk => txfifo_din[5].CLK
dutclk => txfifo_din[6].CLK
dutclk => txfifo_din[7].CLK
dutclk => txfifo_din[8].CLK
dutclk => tx_done.CLK
dutclk => skip_RX_HEADER_1.CLK
dutclk => tx_dlen_rdy.CLK
dutclk => tx_dlen_low[0].CLK
dutclk => tx_dlen_low[1].CLK
dutclk => tx_dlen_low[2].CLK
dutclk => tx_dlen_low[3].CLK
dutclk => tx_dlen_low[4].CLK
dutclk => tx_dlen_low[5].CLK
dutclk => tx_dlen_low[6].CLK
dutclk => tx_dlen_low[7].CLK
dutclk => tx_dlen[0].CLK
dutclk => tx_dlen[1].CLK
dutclk => tx_dlen[2].CLK
dutclk => tx_dlen[3].CLK
dutclk => tx_dlen[4].CLK
dutclk => tx_dlen[5].CLK
dutclk => tx_dlen[6].CLK
dutclk => tx_dlen[7].CLK
dutclk => tx_dlen[8].CLK
dutclk => tx_dlen[9].CLK
dutclk => tx_dlen[10].CLK
dutclk => tx_dlen[11].CLK
dutclk => tx_dlen[12].CLK
dutclk => tx_dlen[13].CLK
dutclk => tx_dlen[14].CLK
dutclk => tx_dlen[15].CLK
dutclk => rxfifo_dout_rdy.CLK
dutclk => simcycle_low[0].CLK
dutclk => simcycle_low[1].CLK
dutclk => simcycle_low[2].CLK
dutclk => simcycle_low[3].CLK
dutclk => simcycle_low[4].CLK
dutclk => simcycle_low[5].CLK
dutclk => simcycle_low[6].CLK
dutclk => simcycle_low[7].CLK
dutclk => simcycle[0]~reg0.CLK
dutclk => simcycle[1]~reg0.CLK
dutclk => simcycle[2]~reg0.CLK
dutclk => simcycle[3]~reg0.CLK
dutclk => simcycle[4]~reg0.CLK
dutclk => simcycle[5]~reg0.CLK
dutclk => simcycle[6]~reg0.CLK
dutclk => simcycle[7]~reg0.CLK
dutclk => simcycle[8]~reg0.CLK
dutclk => simcycle[9]~reg0.CLK
dutclk => simcycle[10]~reg0.CLK
dutclk => simcycle[11]~reg0.CLK
dutclk => simcycle[12]~reg0.CLK
dutclk => simcycle[13]~reg0.CLK
dutclk => simcycle[14]~reg0.CLK
dutclk => simcycle[15]~reg0.CLK
dutclk => dut_dinvld~reg0.CLK
dutclk => dut_din[0]~reg0.CLK
dutclk => dut_din[1]~reg0.CLK
dutclk => dut_din[2]~reg0.CLK
dutclk => dut_din[3]~reg0.CLK
dutclk => dut_din[4]~reg0.CLK
dutclk => dut_din[5]~reg0.CLK
dutclk => dut_din[6]~reg0.CLK
dutclk => dut_din[7]~reg0.CLK
dutclk => MWAsyncFIFO:u_txFIFO.data_in_clk
dutclk => tx_state~4.DATAIN
dutclk => rx_state~9.DATAIN
rxrst => ~NO_FANOUT~
txrst => ~NO_FANOUT~
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_din.OUTPUTSELECT
dutrst => dut_dinvld.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => simcycle_low.OUTPUTSELECT
dutrst => rxfifo_dout_rdy.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_low.OUTPUTSELECT
dutrst => tx_dlen_rdy.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => rx_state.OUTPUTSELECT
dutrst => skip_RX_HEADER_1.OUTPUTSELECT
dutrst => tx_done.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din.OUTPUTSELECT
dutrst => txfifo_din_vld.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_dlen_actual.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => tx_cnt.OUTPUTSELECT
dutrst => dut_doutrdy.OUTPUTSELECT
dutrst => tx_state.OUTPUTSELECT
dutrst => tx_state.OUTPUTSELECT
dutrst => tx_state.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_dout_reg.OUTPUTSELECT
dutrst => dut_doutvld_reg.OUTPUTSELECT
dutrst => MWAsyncFIFO:u_rxFIFO.data_rst
dutrst => MWAsyncFIFO:u_txFIFO.data_rst
rxdata[0] => MWAsyncFIFO:u_rxFIFO.data_in[0]
rxdata[1] => MWAsyncFIFO:u_rxFIFO.data_in[1]
rxdata[2] => MWAsyncFIFO:u_rxFIFO.data_in[2]
rxdata[3] => MWAsyncFIFO:u_rxFIFO.data_in[3]
rxdata[4] => MWAsyncFIFO:u_rxFIFO.data_in[4]
rxdata[5] => MWAsyncFIFO:u_rxFIFO.data_in[5]
rxdata[6] => MWAsyncFIFO:u_rxFIFO.data_in[6]
rxdata[7] => MWAsyncFIFO:u_rxFIFO.data_in[7]
rxvld => MWAsyncFIFO:u_rxFIFO.data_in_vld
rxeop => MWAsyncFIFO:u_rxFIFO.data_in[8]
txdata[0] <= MWAsyncFIFO:u_txFIFO.data_out[0]
txdata[1] <= MWAsyncFIFO:u_txFIFO.data_out[1]
txdata[2] <= MWAsyncFIFO:u_txFIFO.data_out[2]
txdata[3] <= MWAsyncFIFO:u_txFIFO.data_out[3]
txdata[4] <= MWAsyncFIFO:u_txFIFO.data_out[4]
txdata[5] <= MWAsyncFIFO:u_txFIFO.data_out[5]
txdata[6] <= MWAsyncFIFO:u_txFIFO.data_out[6]
txdata[7] <= MWAsyncFIFO:u_txFIFO.data_out[7]
txvld <= MWAsyncFIFO:u_txFIFO.data_out_vld
txeop <= MWAsyncFIFO:u_txFIFO.data_out[8]
txrdy => MWAsyncFIFO:u_txFIFO.data_out_en
dut_din[0] <= dut_din[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_din[1] <= dut_din[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_din[2] <= dut_din[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_din[3] <= dut_din[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_din[4] <= dut_din[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_din[5] <= dut_din[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_din[6] <= dut_din[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_din[7] <= dut_din[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_dinvld <= dut_dinvld~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_dinrdy => rxfifo_dout_rdy.DATAB
dut_dinrdy => rxfifo_dout_rdy.DATAA
dut_dinrdy => Selector9.IN4
simcycle[0] <= simcycle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[1] <= simcycle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[2] <= simcycle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[3] <= simcycle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[4] <= simcycle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[5] <= simcycle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[6] <= simcycle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[7] <= simcycle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[8] <= simcycle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[9] <= simcycle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[10] <= simcycle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[11] <= simcycle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[12] <= simcycle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[13] <= simcycle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[14] <= simcycle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
simcycle[15] <= simcycle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dut_dout[0] => txfifo_din.DATAB
dut_dout[0] => Selector47.IN1
dut_dout[1] => txfifo_din.DATAB
dut_dout[1] => Selector46.IN1
dut_dout[2] => txfifo_din.DATAB
dut_dout[2] => Selector45.IN1
dut_dout[3] => txfifo_din.DATAB
dut_dout[3] => Selector44.IN1
dut_dout[4] => txfifo_din.DATAB
dut_dout[4] => Selector43.IN1
dut_dout[5] => txfifo_din.DATAB
dut_dout[5] => Selector42.IN1
dut_dout[6] => txfifo_din.DATAB
dut_dout[6] => Selector41.IN1
dut_dout[7] => txfifo_din.DATAB
dut_dout[7] => Selector40.IN1
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => tx_cnt.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din.OUTPUTSELECT
dut_doutvld => txfifo_din_vld.DATAA
dut_doutvld => tx_done.OUTPUTSELECT
dut_doutvld => dut_doutrdy.OUTPUTSELECT
dut_doutvld => tx_state.OUTPUTSELECT
dut_doutvld => tx_state.OUTPUTSELECT
dut_doutvld => tx_state.OUTPUTSELECT
dut_doutvld => Selector48.IN1
dut_doutrdy <= dut_doutrdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO
data_in_clk => MWDPRAM:dpram.clkA
data_in_clk => full.CLK
data_in_clk => wr_addr_gray[0].CLK
data_in_clk => wr_addr_gray[1].CLK
data_in_clk => wr_addr_gray[2].CLK
data_in_clk => wr_addr_gray[3].CLK
data_in_clk => wr_addr_gray[4].CLK
data_in_clk => wr_addr_gray[5].CLK
data_in_clk => wr_addr_gray[6].CLK
data_in_clk => wr_addr_gray[7].CLK
data_in_clk => wr_addr_gray[8].CLK
data_in_clk => wr_addr_gray[9].CLK
data_in_clk => wr_addr_gray[10].CLK
data_in_clk => wr_addr_gray[11].CLK
data_in_clk => wr_addr_gray[12].CLK
data_in_clk => wr_addr_bin[0].CLK
data_in_clk => wr_addr_bin[1].CLK
data_in_clk => wr_addr_bin[2].CLK
data_in_clk => wr_addr_bin[3].CLK
data_in_clk => wr_addr_bin[4].CLK
data_in_clk => wr_addr_bin[5].CLK
data_in_clk => wr_addr_bin[6].CLK
data_in_clk => wr_addr_bin[7].CLK
data_in_clk => wr_addr_bin[8].CLK
data_in_clk => wr_addr_bin[9].CLK
data_in_clk => wr_addr_bin[10].CLK
data_in_clk => wr_addr_bin[11].CLK
data_in_clk => wr_addr_bin[12].CLK
data_in_clk => rd_addr_gray_sync2[0].CLK
data_in_clk => rd_addr_gray_sync2[1].CLK
data_in_clk => rd_addr_gray_sync2[2].CLK
data_in_clk => rd_addr_gray_sync2[3].CLK
data_in_clk => rd_addr_gray_sync2[4].CLK
data_in_clk => rd_addr_gray_sync2[5].CLK
data_in_clk => rd_addr_gray_sync2[6].CLK
data_in_clk => rd_addr_gray_sync2[7].CLK
data_in_clk => rd_addr_gray_sync2[8].CLK
data_in_clk => rd_addr_gray_sync2[9].CLK
data_in_clk => rd_addr_gray_sync2[10].CLK
data_in_clk => rd_addr_gray_sync2[11].CLK
data_in_clk => rd_addr_gray_sync2[12].CLK
data_in_clk => rd_addr_gray_sync1[0].CLK
data_in_clk => rd_addr_gray_sync1[1].CLK
data_in_clk => rd_addr_gray_sync1[2].CLK
data_in_clk => rd_addr_gray_sync1[3].CLK
data_in_clk => rd_addr_gray_sync1[4].CLK
data_in_clk => rd_addr_gray_sync1[5].CLK
data_in_clk => rd_addr_gray_sync1[6].CLK
data_in_clk => rd_addr_gray_sync1[7].CLK
data_in_clk => rd_addr_gray_sync1[8].CLK
data_in_clk => rd_addr_gray_sync1[9].CLK
data_in_clk => rd_addr_gray_sync1[10].CLK
data_in_clk => rd_addr_gray_sync1[11].CLK
data_in_clk => rd_addr_gray_sync1[12].CLK
data_in_clk => rst_clkin_sync2.CLK
data_in_clk => rst_clkin_sync1.CLK
data_in[0] => MWDPRAM:dpram.wr_dinA[0]
data_in[1] => MWDPRAM:dpram.wr_dinA[1]
data_in[2] => MWDPRAM:dpram.wr_dinA[2]
data_in[3] => MWDPRAM:dpram.wr_dinA[3]
data_in[4] => MWDPRAM:dpram.wr_dinA[4]
data_in[5] => MWDPRAM:dpram.wr_dinA[5]
data_in[6] => MWDPRAM:dpram.wr_dinA[6]
data_in[7] => MWDPRAM:dpram.wr_dinA[7]
data_in[8] => MWDPRAM:dpram.wr_dinA[8]
data_in_vld => wr_addr_bin_next.IN1
data_in_vld => MWDPRAM:dpram.enbA
data_out_clk => MWDPRAM:dpram.clkB
data_out_clk => dvld.CLK
data_out_clk => empty.CLK
data_out_clk => rd_addr_gray[0].CLK
data_out_clk => rd_addr_gray[1].CLK
data_out_clk => rd_addr_gray[2].CLK
data_out_clk => rd_addr_gray[3].CLK
data_out_clk => rd_addr_gray[4].CLK
data_out_clk => rd_addr_gray[5].CLK
data_out_clk => rd_addr_gray[6].CLK
data_out_clk => rd_addr_gray[7].CLK
data_out_clk => rd_addr_gray[8].CLK
data_out_clk => rd_addr_gray[9].CLK
data_out_clk => rd_addr_gray[10].CLK
data_out_clk => rd_addr_gray[11].CLK
data_out_clk => rd_addr_gray[12].CLK
data_out_clk => rd_addr_bin[0].CLK
data_out_clk => rd_addr_bin[1].CLK
data_out_clk => rd_addr_bin[2].CLK
data_out_clk => rd_addr_bin[3].CLK
data_out_clk => rd_addr_bin[4].CLK
data_out_clk => rd_addr_bin[5].CLK
data_out_clk => rd_addr_bin[6].CLK
data_out_clk => rd_addr_bin[7].CLK
data_out_clk => rd_addr_bin[8].CLK
data_out_clk => rd_addr_bin[9].CLK
data_out_clk => rd_addr_bin[10].CLK
data_out_clk => rd_addr_bin[11].CLK
data_out_clk => rd_addr_bin[12].CLK
data_out_clk => wr_addr_gray_sync1[0].CLK
data_out_clk => wr_addr_gray_sync1[1].CLK
data_out_clk => wr_addr_gray_sync1[2].CLK
data_out_clk => wr_addr_gray_sync1[3].CLK
data_out_clk => wr_addr_gray_sync1[4].CLK
data_out_clk => wr_addr_gray_sync1[5].CLK
data_out_clk => wr_addr_gray_sync1[6].CLK
data_out_clk => wr_addr_gray_sync1[7].CLK
data_out_clk => wr_addr_gray_sync1[8].CLK
data_out_clk => wr_addr_gray_sync1[9].CLK
data_out_clk => wr_addr_gray_sync1[10].CLK
data_out_clk => wr_addr_gray_sync1[11].CLK
data_out_clk => wr_addr_gray_sync1[12].CLK
data_out_clk => wr_addr_gray_sync2[0].CLK
data_out_clk => wr_addr_gray_sync2[1].CLK
data_out_clk => wr_addr_gray_sync2[2].CLK
data_out_clk => wr_addr_gray_sync2[3].CLK
data_out_clk => wr_addr_gray_sync2[4].CLK
data_out_clk => wr_addr_gray_sync2[5].CLK
data_out_clk => wr_addr_gray_sync2[6].CLK
data_out_clk => wr_addr_gray_sync2[7].CLK
data_out_clk => wr_addr_gray_sync2[8].CLK
data_out_clk => wr_addr_gray_sync2[9].CLK
data_out_clk => wr_addr_gray_sync2[10].CLK
data_out_clk => wr_addr_gray_sync2[11].CLK
data_out_clk => wr_addr_gray_sync2[12].CLK
data_out_clk => rst_clkout_sync2.CLK
data_out_clk => rst_clkout_sync1.CLK
data_out_clk => rd_state~1.DATAIN
data_rst => rst_clkout_sync1.DATAIN
data_rst => rst_clkin_sync1.DATAIN
data_out_en => rd_en.IN1
data_out[0] <= MWDPRAM:dpram.rd_doutB[0]
data_out[1] <= MWDPRAM:dpram.rd_doutB[1]
data_out[2] <= MWDPRAM:dpram.rd_doutB[2]
data_out[3] <= MWDPRAM:dpram.rd_doutB[3]
data_out[4] <= MWDPRAM:dpram.rd_doutB[4]
data_out[5] <= MWDPRAM:dpram.rd_doutB[5]
data_out[6] <= MWDPRAM:dpram.rd_doutB[6]
data_out[7] <= MWDPRAM:dpram.rd_doutB[7]
data_out[8] <= MWDPRAM:dpram.rd_doutB[8]
data_out_vld <= dvld.DB_MAX_OUTPUT_PORT_TYPE
fifo_full <= full.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram
clkA => memory~21.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory~9.CLK
clkA => memory~10.CLK
clkA => memory~11.CLK
clkA => memory~12.CLK
clkA => memory~13.CLK
clkA => memory~14.CLK
clkA => memory~15.CLK
clkA => memory~16.CLK
clkA => memory~17.CLK
clkA => memory~18.CLK
clkA => memory~19.CLK
clkA => memory~20.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~20.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~19.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~18.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~17.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~16.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~15.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~14.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_dinA[7] => memory~13.DATAIN
wr_dinA[7] => memory.DATAIN7
wr_dinA[8] => memory~12.DATAIN
wr_dinA[8] => memory.DATAIN8
wr_addrA[0] => memory~11.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~10.DATAIN
wr_addrA[1] => memory.WADDR1
wr_addrA[2] => memory~9.DATAIN
wr_addrA[2] => memory.WADDR2
wr_addrA[3] => memory~8.DATAIN
wr_addrA[3] => memory.WADDR3
wr_addrA[4] => memory~7.DATAIN
wr_addrA[4] => memory.WADDR4
wr_addrA[5] => memory~6.DATAIN
wr_addrA[5] => memory.WADDR5
wr_addrA[6] => memory~5.DATAIN
wr_addrA[6] => memory.WADDR6
wr_addrA[7] => memory~4.DATAIN
wr_addrA[7] => memory.WADDR7
wr_addrA[8] => memory~3.DATAIN
wr_addrA[8] => memory.WADDR8
wr_addrA[9] => memory~2.DATAIN
wr_addrA[9] => memory.WADDR9
wr_addrA[10] => memory~1.DATAIN
wr_addrA[10] => memory.WADDR10
wr_addrA[11] => memory~0.DATAIN
wr_addrA[11] => memory.WADDR11
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
clkB => rd_doutB[7]~reg0.CLK
clkB => rd_doutB[8]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
enbB => rd_doutB[7]~reg0.ENA
enbB => rd_doutB[8]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_addrB[2] => memory.RADDR2
rd_addrB[3] => memory.RADDR3
rd_addrB[4] => memory.RADDR4
rd_addrB[5] => memory.RADDR5
rd_addrB[6] => memory.RADDR6
rd_addrB[7] => memory.RADDR7
rd_addrB[8] => memory.RADDR8
rd_addrB[9] => memory.RADDR9
rd_addrB[10] => memory.RADDR10
rd_addrB[11] => memory.RADDR11
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[7] <= rd_doutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[8] <= rd_doutB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO
data_in_clk => MWDPRAM:dpram.clkA
data_in_clk => full.CLK
data_in_clk => wr_addr_gray[0].CLK
data_in_clk => wr_addr_gray[1].CLK
data_in_clk => wr_addr_gray[2].CLK
data_in_clk => wr_addr_gray[3].CLK
data_in_clk => wr_addr_gray[4].CLK
data_in_clk => wr_addr_gray[5].CLK
data_in_clk => wr_addr_gray[6].CLK
data_in_clk => wr_addr_gray[7].CLK
data_in_clk => wr_addr_gray[8].CLK
data_in_clk => wr_addr_gray[9].CLK
data_in_clk => wr_addr_gray[10].CLK
data_in_clk => wr_addr_gray[11].CLK
data_in_clk => wr_addr_bin[0].CLK
data_in_clk => wr_addr_bin[1].CLK
data_in_clk => wr_addr_bin[2].CLK
data_in_clk => wr_addr_bin[3].CLK
data_in_clk => wr_addr_bin[4].CLK
data_in_clk => wr_addr_bin[5].CLK
data_in_clk => wr_addr_bin[6].CLK
data_in_clk => wr_addr_bin[7].CLK
data_in_clk => wr_addr_bin[8].CLK
data_in_clk => wr_addr_bin[9].CLK
data_in_clk => wr_addr_bin[10].CLK
data_in_clk => wr_addr_bin[11].CLK
data_in_clk => rd_addr_gray_sync2[0].CLK
data_in_clk => rd_addr_gray_sync2[1].CLK
data_in_clk => rd_addr_gray_sync2[2].CLK
data_in_clk => rd_addr_gray_sync2[3].CLK
data_in_clk => rd_addr_gray_sync2[4].CLK
data_in_clk => rd_addr_gray_sync2[5].CLK
data_in_clk => rd_addr_gray_sync2[6].CLK
data_in_clk => rd_addr_gray_sync2[7].CLK
data_in_clk => rd_addr_gray_sync2[8].CLK
data_in_clk => rd_addr_gray_sync2[9].CLK
data_in_clk => rd_addr_gray_sync2[10].CLK
data_in_clk => rd_addr_gray_sync2[11].CLK
data_in_clk => rd_addr_gray_sync1[0].CLK
data_in_clk => rd_addr_gray_sync1[1].CLK
data_in_clk => rd_addr_gray_sync1[2].CLK
data_in_clk => rd_addr_gray_sync1[3].CLK
data_in_clk => rd_addr_gray_sync1[4].CLK
data_in_clk => rd_addr_gray_sync1[5].CLK
data_in_clk => rd_addr_gray_sync1[6].CLK
data_in_clk => rd_addr_gray_sync1[7].CLK
data_in_clk => rd_addr_gray_sync1[8].CLK
data_in_clk => rd_addr_gray_sync1[9].CLK
data_in_clk => rd_addr_gray_sync1[10].CLK
data_in_clk => rd_addr_gray_sync1[11].CLK
data_in_clk => rst_clkin_sync2.CLK
data_in_clk => rst_clkin_sync1.CLK
data_in[0] => MWDPRAM:dpram.wr_dinA[0]
data_in[1] => MWDPRAM:dpram.wr_dinA[1]
data_in[2] => MWDPRAM:dpram.wr_dinA[2]
data_in[3] => MWDPRAM:dpram.wr_dinA[3]
data_in[4] => MWDPRAM:dpram.wr_dinA[4]
data_in[5] => MWDPRAM:dpram.wr_dinA[5]
data_in[6] => MWDPRAM:dpram.wr_dinA[6]
data_in[7] => MWDPRAM:dpram.wr_dinA[7]
data_in[8] => MWDPRAM:dpram.wr_dinA[8]
data_in_vld => wr_addr_bin_next.IN1
data_in_vld => MWDPRAM:dpram.enbA
data_out_clk => MWDPRAM:dpram.clkB
data_out_clk => dvld.CLK
data_out_clk => empty.CLK
data_out_clk => rd_addr_gray[0].CLK
data_out_clk => rd_addr_gray[1].CLK
data_out_clk => rd_addr_gray[2].CLK
data_out_clk => rd_addr_gray[3].CLK
data_out_clk => rd_addr_gray[4].CLK
data_out_clk => rd_addr_gray[5].CLK
data_out_clk => rd_addr_gray[6].CLK
data_out_clk => rd_addr_gray[7].CLK
data_out_clk => rd_addr_gray[8].CLK
data_out_clk => rd_addr_gray[9].CLK
data_out_clk => rd_addr_gray[10].CLK
data_out_clk => rd_addr_gray[11].CLK
data_out_clk => rd_addr_bin[0].CLK
data_out_clk => rd_addr_bin[1].CLK
data_out_clk => rd_addr_bin[2].CLK
data_out_clk => rd_addr_bin[3].CLK
data_out_clk => rd_addr_bin[4].CLK
data_out_clk => rd_addr_bin[5].CLK
data_out_clk => rd_addr_bin[6].CLK
data_out_clk => rd_addr_bin[7].CLK
data_out_clk => rd_addr_bin[8].CLK
data_out_clk => rd_addr_bin[9].CLK
data_out_clk => rd_addr_bin[10].CLK
data_out_clk => rd_addr_bin[11].CLK
data_out_clk => wr_addr_gray_sync1[0].CLK
data_out_clk => wr_addr_gray_sync1[1].CLK
data_out_clk => wr_addr_gray_sync1[2].CLK
data_out_clk => wr_addr_gray_sync1[3].CLK
data_out_clk => wr_addr_gray_sync1[4].CLK
data_out_clk => wr_addr_gray_sync1[5].CLK
data_out_clk => wr_addr_gray_sync1[6].CLK
data_out_clk => wr_addr_gray_sync1[7].CLK
data_out_clk => wr_addr_gray_sync1[8].CLK
data_out_clk => wr_addr_gray_sync1[9].CLK
data_out_clk => wr_addr_gray_sync1[10].CLK
data_out_clk => wr_addr_gray_sync1[11].CLK
data_out_clk => wr_addr_gray_sync2[0].CLK
data_out_clk => wr_addr_gray_sync2[1].CLK
data_out_clk => wr_addr_gray_sync2[2].CLK
data_out_clk => wr_addr_gray_sync2[3].CLK
data_out_clk => wr_addr_gray_sync2[4].CLK
data_out_clk => wr_addr_gray_sync2[5].CLK
data_out_clk => wr_addr_gray_sync2[6].CLK
data_out_clk => wr_addr_gray_sync2[7].CLK
data_out_clk => wr_addr_gray_sync2[8].CLK
data_out_clk => wr_addr_gray_sync2[9].CLK
data_out_clk => wr_addr_gray_sync2[10].CLK
data_out_clk => wr_addr_gray_sync2[11].CLK
data_out_clk => rst_clkout_sync2.CLK
data_out_clk => rst_clkout_sync1.CLK
data_out_clk => rd_state~1.DATAIN
data_rst => rst_clkout_sync1.DATAIN
data_rst => rst_clkin_sync1.DATAIN
data_out_en => rd_en.IN1
data_out[0] <= MWDPRAM:dpram.rd_doutB[0]
data_out[1] <= MWDPRAM:dpram.rd_doutB[1]
data_out[2] <= MWDPRAM:dpram.rd_doutB[2]
data_out[3] <= MWDPRAM:dpram.rd_doutB[3]
data_out[4] <= MWDPRAM:dpram.rd_doutB[4]
data_out[5] <= MWDPRAM:dpram.rd_doutB[5]
data_out[6] <= MWDPRAM:dpram.rd_doutB[6]
data_out[7] <= MWDPRAM:dpram.rd_doutB[7]
data_out[8] <= MWDPRAM:dpram.rd_doutB[8]
data_out_vld <= dvld.DB_MAX_OUTPUT_PORT_TYPE
fifo_full <= full.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram
clkA => memory~20.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory~9.CLK
clkA => memory~10.CLK
clkA => memory~11.CLK
clkA => memory~12.CLK
clkA => memory~13.CLK
clkA => memory~14.CLK
clkA => memory~15.CLK
clkA => memory~16.CLK
clkA => memory~17.CLK
clkA => memory~18.CLK
clkA => memory~19.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~19.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~18.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~17.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~16.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~15.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~14.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~13.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_dinA[7] => memory~12.DATAIN
wr_dinA[7] => memory.DATAIN7
wr_dinA[8] => memory~11.DATAIN
wr_dinA[8] => memory.DATAIN8
wr_addrA[0] => memory~10.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~9.DATAIN
wr_addrA[1] => memory.WADDR1
wr_addrA[2] => memory~8.DATAIN
wr_addrA[2] => memory.WADDR2
wr_addrA[3] => memory~7.DATAIN
wr_addrA[3] => memory.WADDR3
wr_addrA[4] => memory~6.DATAIN
wr_addrA[4] => memory.WADDR4
wr_addrA[5] => memory~5.DATAIN
wr_addrA[5] => memory.WADDR5
wr_addrA[6] => memory~4.DATAIN
wr_addrA[6] => memory.WADDR6
wr_addrA[7] => memory~3.DATAIN
wr_addrA[7] => memory.WADDR7
wr_addrA[8] => memory~2.DATAIN
wr_addrA[8] => memory.WADDR8
wr_addrA[9] => memory~1.DATAIN
wr_addrA[9] => memory.WADDR9
wr_addrA[10] => memory~0.DATAIN
wr_addrA[10] => memory.WADDR10
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
clkB => rd_doutB[7]~reg0.CLK
clkB => rd_doutB[8]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
enbB => rd_doutB[7]~reg0.ENA
enbB => rd_doutB[8]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_addrB[2] => memory.RADDR2
rd_addrB[3] => memory.RADDR3
rd_addrB[4] => memory.RADDR4
rd_addrB[5] => memory.RADDR5
rd_addrB[6] => memory.RADDR6
rd_addrB[7] => memory.RADDR7
rd_addrB[8] => memory.RADDR8
rd_addrB[9] => memory.RADDR9
rd_addrB[10] => memory.RADDR10
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[7] <= rd_doutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[8] <= rd_doutB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder
clk => MWPKTBuffer:u_DATA_BUF.clk
clk => clk_en_d.CLK
clk => txReady_d[0].CLK
clk => txReady_d[1].CLK
clk => txReady_d[2].CLK
clk => txReady_d[3].CLK
clk => txReady_d[4].CLK
clk => txReady_d[5].CLK
clk => txReady_d[6].CLK
clk => txReady_d[7].CLK
clk => thisPKTLen[0].CLK
clk => thisPKTLen[1].CLK
clk => thisPKTLen[2].CLK
clk => thisPKTLen[3].CLK
clk => thisPKTLen[4].CLK
clk => thisPKTLen[5].CLK
clk => thisPKTLen[6].CLK
clk => thisPKTLen[7].CLK
clk => thisPKTLen[8].CLK
clk => thisPKTLen[9].CLK
clk => thisPKTLen[10].CLK
clk => thisPKTLen[11].CLK
clk => thisPKTLen[12].CLK
clk => thisPKTPort[0].CLK
clk => thisPKTPort[1].CLK
clk => dataPKTLoad.CLK
clk => dataPKTEn.CLK
clk => statusPKTLoad.CLK
clk => statusPKTEn.CLK
clk => txRequest~reg0.CLK
clk => dataHeaderReg[0].CLK
clk => dataHeaderReg[1].CLK
clk => dataHeaderReg[2].CLK
clk => dataHeaderReg[3].CLK
clk => dataHeaderReg[4].CLK
clk => dataHeaderReg[5].CLK
clk => dataHeaderReg[6].CLK
clk => dataHeaderReg[7].CLK
clk => dataHeaderReg[8].CLK
clk => dataHeaderReg[9].CLK
clk => dataHeaderReg[10].CLK
clk => dataHeaderReg[11].CLK
clk => dataHeaderReg[12].CLK
clk => dataHeaderReg[13].CLK
clk => dataHeaderReg[14].CLK
clk => dataHeaderReg[15].CLK
clk => dataHeaderReg[16].CLK
clk => dataHeaderReg[17].CLK
clk => dataHeaderReg[18].CLK
clk => dataHeaderReg[19].CLK
clk => dataHeaderReg[20].CLK
clk => dataHeaderReg[21].CLK
clk => dataHeaderReg[22].CLK
clk => dataHeaderReg[23].CLK
clk => dataHeaderReg[24].CLK
clk => dataHeaderReg[25].CLK
clk => dataHeaderReg[26].CLK
clk => dataHeaderReg[27].CLK
clk => dataHeaderReg[28].CLK
clk => dataHeaderReg[29].CLK
clk => dataHeaderReg[30].CLK
clk => dataHeaderReg[31].CLK
clk => dataHeaderReg[32].CLK
clk => dataHeaderReg[33].CLK
clk => dataHeaderReg[34].CLK
clk => dataHeaderReg[35].CLK
clk => dataHeaderReg[36].CLK
clk => dataHeaderReg[37].CLK
clk => dataHeaderReg[38].CLK
clk => dataHeaderReg[39].CLK
clk => waitCycle[0].CLK
clk => waitCycle[1].CLK
clk => waitCycle[2].CLK
clk => waitCycle[3].CLK
clk => seqNumber[0].CLK
clk => seqNumber[1].CLK
clk => seqNumber[2].CLK
clk => seqNumber[3].CLK
clk => seqNumber[4].CLK
clk => seqNumber[5].CLK
clk => seqNumber[6].CLK
clk => seqNumber[7].CLK
clk => seqNumber[8].CLK
clk => seqNumber[9].CLK
clk => seqNumber[10].CLK
clk => seqNumber[11].CLK
clk => seqNumber[12].CLK
clk => seqNumber[13].CLK
clk => seqNumber[14].CLK
clk => seqNumber[15].CLK
clk => pktPort[0]~reg0.CLK
clk => pktPort[1]~reg0.CLK
clk => pktLen[0]~reg0.CLK
clk => pktLen[1]~reg0.CLK
clk => pktLen[2]~reg0.CLK
clk => pktLen[3]~reg0.CLK
clk => pktLen[4]~reg0.CLK
clk => pktLen[5]~reg0.CLK
clk => pktLen[6]~reg0.CLK
clk => pktLen[7]~reg0.CLK
clk => pktLen[8]~reg0.CLK
clk => pktLen[9]~reg0.CLK
clk => pktLen[10]~reg0.CLK
clk => pktLen[11]~reg0.CLK
clk => pktLen[12]~reg0.CLK
clk => pktDataVld~reg0.CLK
clk => pktData[0]~reg0.CLK
clk => pktData[1]~reg0.CLK
clk => pktData[2]~reg0.CLK
clk => pktData[3]~reg0.CLK
clk => pktData[4]~reg0.CLK
clk => pktData[5]~reg0.CLK
clk => pktData[6]~reg0.CLK
clk => pktData[7]~reg0.CLK
clk => MWPKTBuffer:u_STATUS_BUF.clk
clk => pktState~8.DATAIN
clk_en => isclkenToggle.IN1
clk_en => clk_en_d.DATAIN
reset => pktState.OUTPUTSELECT
reset => pktState.OUTPUTSELECT
reset => pktState.OUTPUTSELECT
reset => pktState.OUTPUTSELECT
reset => pktState.OUTPUTSELECT
reset => pktState.OUTPUTSELECT
reset => pktState.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktData.OUTPUTSELECT
reset => pktDataVld.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktLen.OUTPUTSELECT
reset => pktPort.OUTPUTSELECT
reset => pktPort.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => seqNumber.OUTPUTSELECT
reset => waitCycle.OUTPUTSELECT
reset => waitCycle.OUTPUTSELECT
reset => waitCycle.OUTPUTSELECT
reset => waitCycle.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => dataHeaderReg.OUTPUTSELECT
reset => txRequest.OUTPUTSELECT
reset => statusPKTEn.OUTPUTSELECT
reset => statusPKTLoad.OUTPUTSELECT
reset => dataPKTEn.OUTPUTSELECT
reset => dataPKTLoad.OUTPUTSELECT
reset => thisPKTPort.OUTPUTSELECT
reset => thisPKTPort.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => thisPKTLen.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => txReady_d.OUTPUTSELECT
reset => MWPKTBuffer:u_DATA_BUF.reset
reset => MWPKTBuffer:u_STATUS_BUF.reset
dataIn[0] => MWPKTBuffer:u_DATA_BUF.dataIn[0]
dataIn[1] => MWPKTBuffer:u_DATA_BUF.dataIn[1]
dataIn[2] => MWPKTBuffer:u_DATA_BUF.dataIn[2]
dataIn[3] => MWPKTBuffer:u_DATA_BUF.dataIn[3]
dataIn[4] => MWPKTBuffer:u_DATA_BUF.dataIn[4]
dataIn[5] => MWPKTBuffer:u_DATA_BUF.dataIn[5]
dataIn[6] => MWPKTBuffer:u_DATA_BUF.dataIn[6]
dataIn[7] => MWPKTBuffer:u_DATA_BUF.dataIn[7]
dataVld => MWPKTBuffer:u_DATA_BUF.dataVldIn
dataEOP => MWPKTBuffer:u_DATA_BUF.EOP
statusIn[0] => MWPKTBuffer:u_STATUS_BUF.dataIn[0]
statusIn[1] => MWPKTBuffer:u_STATUS_BUF.dataIn[1]
statusIn[2] => MWPKTBuffer:u_STATUS_BUF.dataIn[2]
statusIn[3] => MWPKTBuffer:u_STATUS_BUF.dataIn[3]
statusIn[4] => MWPKTBuffer:u_STATUS_BUF.dataIn[4]
statusIn[5] => MWPKTBuffer:u_STATUS_BUF.dataIn[5]
statusIn[6] => MWPKTBuffer:u_STATUS_BUF.dataIn[6]
statusIn[7] => MWPKTBuffer:u_STATUS_BUF.dataIn[7]
statusVld => MWPKTBuffer:u_STATUS_BUF.dataVldIn
statusEOP => MWPKTBuffer:u_STATUS_BUF.EOP
statusPort[0] => MWPKTBuffer:u_STATUS_BUF.dataPort[0]
statusPort[1] => MWPKTBuffer:u_STATUS_BUF.dataPort[1]
dataReady <= MWPKTBuffer:u_DATA_BUF.bufferReady
statusReady <= MWPKTBuffer:u_STATUS_BUF.bufferReady
txReady => txReady_d.DATAA
txRequest <= txRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[0] <= pktData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[1] <= pktData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[2] <= pktData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[3] <= pktData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[4] <= pktData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[5] <= pktData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[6] <= pktData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktData[7] <= pktData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktDataVld <= pktDataVld~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktPort[0] <= pktPort[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktPort[1] <= pktPort[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[0] <= pktLen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[1] <= pktLen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[2] <= pktLen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[3] <= pktLen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[4] <= pktLen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[5] <= pktLen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[6] <= pktLen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[7] <= pktLen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[8] <= pktLen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[9] <= pktLen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[10] <= pktLen[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[11] <= pktLen[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pktLen[12] <= pktLen[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF
clk => MWDPRAM:u_MWDPRAM.clkA
clk => pktInfo_rdAddr[0].CLK
clk => pktInfo_rdAddr[1].CLK
clk => pktInfo_rdAddr[2].CLK
clk => pktInfo_wrAddr[0].CLK
clk => pktInfo_wrAddr[1].CLK
clk => pktInfo_wrAddr[2].CLK
clk => payloadLen[0].CLK
clk => payloadLen[1].CLK
clk => payloadLen[2].CLK
clk => payloadLen[3].CLK
clk => payloadLen[4].CLK
clk => payloadLen[5].CLK
clk => payloadLen[6].CLK
clk => payloadLen[7].CLK
clk => payloadLen[8].CLK
clk => payloadLen[9].CLK
clk => payloadLen[10].CLK
clk => payloadLen[11].CLK
clk => dataVldOut~reg0.CLK
clk => rdAddr[0].CLK
clk => rdAddr[1].CLK
clk => rdAddr[2].CLK
clk => rdAddr[3].CLK
clk => rdAddr[4].CLK
clk => rdAddr[5].CLK
clk => rdAddr[6].CLK
clk => rdAddr[7].CLK
clk => rdAddr[8].CLK
clk => rdAddr[9].CLK
clk => rdAddr[10].CLK
clk => rdAddr[11].CLK
clk => wrAddr[0].CLK
clk => wrAddr[1].CLK
clk => wrAddr[2].CLK
clk => wrAddr[3].CLK
clk => wrAddr[4].CLK
clk => wrAddr[5].CLK
clk => wrAddr[6].CLK
clk => wrAddr[7].CLK
clk => wrAddr[8].CLK
clk => wrAddr[9].CLK
clk => wrAddr[10].CLK
clk => wrAddr[11].CLK
clk => MWDPRAM:u_MWDPRAM.clkB
clk => MWDPRAM:u_PKTINFO.clkA
clk => MWDPRAM:u_PKTINFO.clkB
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => dataVldOut.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => pktInfo_wrAddr.OUTPUTSELECT
reset => pktInfo_wrAddr.OUTPUTSELECT
reset => pktInfo_wrAddr.OUTPUTSELECT
reset => pktInfo_rdAddr.OUTPUTSELECT
reset => pktInfo_rdAddr.OUTPUTSELECT
reset => pktInfo_rdAddr.OUTPUTSELECT
dataIn[0] => MWDPRAM:u_MWDPRAM.wr_dinA[0]
dataIn[1] => MWDPRAM:u_MWDPRAM.wr_dinA[1]
dataIn[2] => MWDPRAM:u_MWDPRAM.wr_dinA[2]
dataIn[3] => MWDPRAM:u_MWDPRAM.wr_dinA[3]
dataIn[4] => MWDPRAM:u_MWDPRAM.wr_dinA[4]
dataIn[5] => MWDPRAM:u_MWDPRAM.wr_dinA[5]
dataIn[6] => MWDPRAM:u_MWDPRAM.wr_dinA[6]
dataIn[7] => MWDPRAM:u_MWDPRAM.wr_dinA[7]
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => pktInfo_wrDataVld.IN0
dataVldIn => MWDPRAM:u_MWDPRAM.wr_enA
EOP => pktInfo_wrDataVld.IN1
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
dataPort[0] => MWDPRAM:u_PKTINFO.wr_dinA[12]
dataPort[1] => MWDPRAM:u_PKTINFO.wr_dinA[13]
bufferReady <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
rdEn => process_1.IN1
PKTLoad => pktInfo_rdAddr.OUTPUTSELECT
PKTLoad => pktInfo_rdAddr.OUTPUTSELECT
PKTLoad => pktInfo_rdAddr.OUTPUTSELECT
dataOut[0] <= MWDPRAM:u_MWDPRAM.rd_doutB[0]
dataOut[1] <= MWDPRAM:u_MWDPRAM.rd_doutB[1]
dataOut[2] <= MWDPRAM:u_MWDPRAM.rd_doutB[2]
dataOut[3] <= MWDPRAM:u_MWDPRAM.rd_doutB[3]
dataOut[4] <= MWDPRAM:u_MWDPRAM.rd_doutB[4]
dataOut[5] <= MWDPRAM:u_MWDPRAM.rd_doutB[5]
dataOut[6] <= MWDPRAM:u_MWDPRAM.rd_doutB[6]
dataOut[7] <= MWDPRAM:u_MWDPRAM.rd_doutB[7]
dataVldOut <= dataVldOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
PKTReady <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
PKTLen[0] <= MWDPRAM:u_PKTINFO.rd_doutB[0]
PKTLen[1] <= MWDPRAM:u_PKTINFO.rd_doutB[1]
PKTLen[2] <= MWDPRAM:u_PKTINFO.rd_doutB[2]
PKTLen[3] <= MWDPRAM:u_PKTINFO.rd_doutB[3]
PKTLen[4] <= MWDPRAM:u_PKTINFO.rd_doutB[4]
PKTLen[5] <= MWDPRAM:u_PKTINFO.rd_doutB[5]
PKTLen[6] <= MWDPRAM:u_PKTINFO.rd_doutB[6]
PKTLen[7] <= MWDPRAM:u_PKTINFO.rd_doutB[7]
PKTLen[8] <= MWDPRAM:u_PKTINFO.rd_doutB[8]
PKTLen[9] <= MWDPRAM:u_PKTINFO.rd_doutB[9]
PKTLen[10] <= MWDPRAM:u_PKTINFO.rd_doutB[10]
PKTLen[11] <= MWDPRAM:u_PKTINFO.rd_doutB[11]
PKTPort[0] <= MWDPRAM:u_PKTINFO.rd_doutB[12]
PKTPort[1] <= MWDPRAM:u_PKTINFO.rd_doutB[13]


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM
clkA => memory~19.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory~9.CLK
clkA => memory~10.CLK
clkA => memory~11.CLK
clkA => memory~12.CLK
clkA => memory~13.CLK
clkA => memory~14.CLK
clkA => memory~15.CLK
clkA => memory~16.CLK
clkA => memory~17.CLK
clkA => memory~18.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~18.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~17.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~16.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~15.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~14.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~13.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~12.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_dinA[7] => memory~11.DATAIN
wr_dinA[7] => memory.DATAIN7
wr_addrA[0] => memory~10.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~9.DATAIN
wr_addrA[1] => memory.WADDR1
wr_addrA[2] => memory~8.DATAIN
wr_addrA[2] => memory.WADDR2
wr_addrA[3] => memory~7.DATAIN
wr_addrA[3] => memory.WADDR3
wr_addrA[4] => memory~6.DATAIN
wr_addrA[4] => memory.WADDR4
wr_addrA[5] => memory~5.DATAIN
wr_addrA[5] => memory.WADDR5
wr_addrA[6] => memory~4.DATAIN
wr_addrA[6] => memory.WADDR6
wr_addrA[7] => memory~3.DATAIN
wr_addrA[7] => memory.WADDR7
wr_addrA[8] => memory~2.DATAIN
wr_addrA[8] => memory.WADDR8
wr_addrA[9] => memory~1.DATAIN
wr_addrA[9] => memory.WADDR9
wr_addrA[10] => memory~0.DATAIN
wr_addrA[10] => memory.WADDR10
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
clkB => rd_doutB[7]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
enbB => rd_doutB[7]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_addrB[2] => memory.RADDR2
rd_addrB[3] => memory.RADDR3
rd_addrB[4] => memory.RADDR4
rd_addrB[5] => memory.RADDR5
rd_addrB[6] => memory.RADDR6
rd_addrB[7] => memory.RADDR7
rd_addrB[8] => memory.RADDR8
rd_addrB[9] => memory.RADDR9
rd_addrB[10] => memory.RADDR10
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[7] <= rd_doutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO
clkA => memory~16.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory~9.CLK
clkA => memory~10.CLK
clkA => memory~11.CLK
clkA => memory~12.CLK
clkA => memory~13.CLK
clkA => memory~14.CLK
clkA => memory~15.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~15.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~14.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~13.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~12.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~11.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~10.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~9.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_dinA[7] => memory~8.DATAIN
wr_dinA[7] => memory.DATAIN7
wr_dinA[8] => memory~7.DATAIN
wr_dinA[8] => memory.DATAIN8
wr_dinA[9] => memory~6.DATAIN
wr_dinA[9] => memory.DATAIN9
wr_dinA[10] => memory~5.DATAIN
wr_dinA[10] => memory.DATAIN10
wr_dinA[11] => memory~4.DATAIN
wr_dinA[11] => memory.DATAIN11
wr_dinA[12] => memory~3.DATAIN
wr_dinA[12] => memory.DATAIN12
wr_dinA[13] => memory~2.DATAIN
wr_dinA[13] => memory.DATAIN13
wr_addrA[0] => memory~1.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~0.DATAIN
wr_addrA[1] => memory.WADDR1
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
clkB => rd_doutB[7]~reg0.CLK
clkB => rd_doutB[8]~reg0.CLK
clkB => rd_doutB[9]~reg0.CLK
clkB => rd_doutB[10]~reg0.CLK
clkB => rd_doutB[11]~reg0.CLK
clkB => rd_doutB[12]~reg0.CLK
clkB => rd_doutB[13]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
enbB => rd_doutB[7]~reg0.ENA
enbB => rd_doutB[8]~reg0.ENA
enbB => rd_doutB[9]~reg0.ENA
enbB => rd_doutB[10]~reg0.ENA
enbB => rd_doutB[11]~reg0.ENA
enbB => rd_doutB[12]~reg0.ENA
enbB => rd_doutB[13]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[7] <= rd_doutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[8] <= rd_doutB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[9] <= rd_doutB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[10] <= rd_doutB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[11] <= rd_doutB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[12] <= rd_doutB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[13] <= rd_doutB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF
clk => MWDPRAM:u_MWDPRAM.clkA
clk => pktInfo_rdAddr[0].CLK
clk => pktInfo_rdAddr[1].CLK
clk => pktInfo_rdAddr[2].CLK
clk => pktInfo_wrAddr[0].CLK
clk => pktInfo_wrAddr[1].CLK
clk => pktInfo_wrAddr[2].CLK
clk => payloadLen[0].CLK
clk => payloadLen[1].CLK
clk => payloadLen[2].CLK
clk => payloadLen[3].CLK
clk => payloadLen[4].CLK
clk => dataVldOut~reg0.CLK
clk => rdAddr[0].CLK
clk => rdAddr[1].CLK
clk => rdAddr[2].CLK
clk => rdAddr[3].CLK
clk => rdAddr[4].CLK
clk => wrAddr[0].CLK
clk => wrAddr[1].CLK
clk => wrAddr[2].CLK
clk => wrAddr[3].CLK
clk => wrAddr[4].CLK
clk => MWDPRAM:u_MWDPRAM.clkB
clk => MWDPRAM:u_PKTINFO.clkA
clk => MWDPRAM:u_PKTINFO.clkB
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => wrAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => dataVldOut.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => payloadLen.OUTPUTSELECT
reset => pktInfo_wrAddr.OUTPUTSELECT
reset => pktInfo_wrAddr.OUTPUTSELECT
reset => pktInfo_wrAddr.OUTPUTSELECT
reset => pktInfo_rdAddr.OUTPUTSELECT
reset => pktInfo_rdAddr.OUTPUTSELECT
reset => pktInfo_rdAddr.OUTPUTSELECT
dataIn[0] => MWDPRAM:u_MWDPRAM.wr_dinA[0]
dataIn[1] => MWDPRAM:u_MWDPRAM.wr_dinA[1]
dataIn[2] => MWDPRAM:u_MWDPRAM.wr_dinA[2]
dataIn[3] => MWDPRAM:u_MWDPRAM.wr_dinA[3]
dataIn[4] => MWDPRAM:u_MWDPRAM.wr_dinA[4]
dataIn[5] => MWDPRAM:u_MWDPRAM.wr_dinA[5]
dataIn[6] => MWDPRAM:u_MWDPRAM.wr_dinA[6]
dataIn[7] => MWDPRAM:u_MWDPRAM.wr_dinA[7]
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => wrAddr.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => payloadLen.OUTPUTSELECT
dataVldIn => pktInfo_wrDataVld.IN0
dataVldIn => MWDPRAM:u_MWDPRAM.wr_enA
EOP => pktInfo_wrDataVld.IN1
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
EOP => payloadLen.OUTPUTSELECT
dataPort[0] => MWDPRAM:u_PKTINFO.wr_dinA[5]
dataPort[1] => MWDPRAM:u_PKTINFO.wr_dinA[6]
bufferReady <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
rdEn => process_1.IN1
PKTLoad => pktInfo_rdAddr.OUTPUTSELECT
PKTLoad => pktInfo_rdAddr.OUTPUTSELECT
PKTLoad => pktInfo_rdAddr.OUTPUTSELECT
dataOut[0] <= MWDPRAM:u_MWDPRAM.rd_doutB[0]
dataOut[1] <= MWDPRAM:u_MWDPRAM.rd_doutB[1]
dataOut[2] <= MWDPRAM:u_MWDPRAM.rd_doutB[2]
dataOut[3] <= MWDPRAM:u_MWDPRAM.rd_doutB[3]
dataOut[4] <= MWDPRAM:u_MWDPRAM.rd_doutB[4]
dataOut[5] <= MWDPRAM:u_MWDPRAM.rd_doutB[5]
dataOut[6] <= MWDPRAM:u_MWDPRAM.rd_doutB[6]
dataOut[7] <= MWDPRAM:u_MWDPRAM.rd_doutB[7]
dataVldOut <= dataVldOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
PKTReady <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
PKTLen[0] <= MWDPRAM:u_PKTINFO.rd_doutB[0]
PKTLen[1] <= MWDPRAM:u_PKTINFO.rd_doutB[1]
PKTLen[2] <= MWDPRAM:u_PKTINFO.rd_doutB[2]
PKTLen[3] <= MWDPRAM:u_PKTINFO.rd_doutB[3]
PKTLen[4] <= MWDPRAM:u_PKTINFO.rd_doutB[4]
PKTPort[0] <= MWDPRAM:u_PKTINFO.rd_doutB[5]
PKTPort[1] <= MWDPRAM:u_PKTINFO.rd_doutB[6]


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM
clkA => memory~12.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory~9.CLK
clkA => memory~10.CLK
clkA => memory~11.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~11.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~10.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~9.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~8.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~7.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~6.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~5.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_dinA[7] => memory~4.DATAIN
wr_dinA[7] => memory.DATAIN7
wr_addrA[0] => memory~3.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~2.DATAIN
wr_addrA[1] => memory.WADDR1
wr_addrA[2] => memory~1.DATAIN
wr_addrA[2] => memory.WADDR2
wr_addrA[3] => memory~0.DATAIN
wr_addrA[3] => memory.WADDR3
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
clkB => rd_doutB[7]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
enbB => rd_doutB[7]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_addrB[2] => memory.RADDR2
rd_addrB[3] => memory.RADDR3
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[7] <= rd_doutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO
clkA => memory~9.CLK
clkA => memory~0.CLK
clkA => memory~1.CLK
clkA => memory~2.CLK
clkA => memory~3.CLK
clkA => memory~4.CLK
clkA => memory~5.CLK
clkA => memory~6.CLK
clkA => memory~7.CLK
clkA => memory~8.CLK
clkA => memory.CLK0
enbA => memory.OUTPUTSELECT
wr_dinA[0] => memory~8.DATAIN
wr_dinA[0] => memory.DATAIN
wr_dinA[1] => memory~7.DATAIN
wr_dinA[1] => memory.DATAIN1
wr_dinA[2] => memory~6.DATAIN
wr_dinA[2] => memory.DATAIN2
wr_dinA[3] => memory~5.DATAIN
wr_dinA[3] => memory.DATAIN3
wr_dinA[4] => memory~4.DATAIN
wr_dinA[4] => memory.DATAIN4
wr_dinA[5] => memory~3.DATAIN
wr_dinA[5] => memory.DATAIN5
wr_dinA[6] => memory~2.DATAIN
wr_dinA[6] => memory.DATAIN6
wr_addrA[0] => memory~1.DATAIN
wr_addrA[0] => memory.WADDR
wr_addrA[1] => memory~0.DATAIN
wr_addrA[1] => memory.WADDR1
wr_enA => memory.DATAB
clkB => rd_doutB[0]~reg0.CLK
clkB => rd_doutB[1]~reg0.CLK
clkB => rd_doutB[2]~reg0.CLK
clkB => rd_doutB[3]~reg0.CLK
clkB => rd_doutB[4]~reg0.CLK
clkB => rd_doutB[5]~reg0.CLK
clkB => rd_doutB[6]~reg0.CLK
enbB => rd_doutB[0]~reg0.ENA
enbB => rd_doutB[1]~reg0.ENA
enbB => rd_doutB[2]~reg0.ENA
enbB => rd_doutB[3]~reg0.ENA
enbB => rd_doutB[4]~reg0.ENA
enbB => rd_doutB[5]~reg0.ENA
enbB => rd_doutB[6]~reg0.ENA
rd_addrB[0] => memory.RADDR
rd_addrB[1] => memory.RADDR1
rd_doutB[0] <= rd_doutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[1] <= rd_doutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[2] <= rd_doutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[3] <= rd_doutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[4] <= rd_doutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[5] <= rd_doutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_doutB[6] <= rd_doutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop
clk => mwfil_chifcore:u_mwfil_chifcore.clk
clk => bb_shaping_wrapper:u_dut.clk
reset => mwfil_chifcore:u_mwfil_chifcore.reset
reset => bb_shaping_wrapper:u_dut.reset
din[0] => mwfil_chifcore:u_mwfil_chifcore.din[0]
din[1] => mwfil_chifcore:u_mwfil_chifcore.din[1]
din[2] => mwfil_chifcore:u_mwfil_chifcore.din[2]
din[3] => mwfil_chifcore:u_mwfil_chifcore.din[3]
din[4] => mwfil_chifcore:u_mwfil_chifcore.din[4]
din[5] => mwfil_chifcore:u_mwfil_chifcore.din[5]
din[6] => mwfil_chifcore:u_mwfil_chifcore.din[6]
din[7] => mwfil_chifcore:u_mwfil_chifcore.din[7]
din_valid => mwfil_chifcore:u_mwfil_chifcore.din_valid
dout_ready => mwfil_chifcore:u_mwfil_chifcore.dout_ready
simcycle[0] => mwfil_chifcore:u_mwfil_chifcore.simcycle[0]
simcycle[1] => mwfil_chifcore:u_mwfil_chifcore.simcycle[1]
simcycle[2] => mwfil_chifcore:u_mwfil_chifcore.simcycle[2]
simcycle[3] => mwfil_chifcore:u_mwfil_chifcore.simcycle[3]
simcycle[4] => mwfil_chifcore:u_mwfil_chifcore.simcycle[4]
simcycle[5] => mwfil_chifcore:u_mwfil_chifcore.simcycle[5]
simcycle[6] => mwfil_chifcore:u_mwfil_chifcore.simcycle[6]
simcycle[7] => mwfil_chifcore:u_mwfil_chifcore.simcycle[7]
simcycle[8] => mwfil_chifcore:u_mwfil_chifcore.simcycle[8]
simcycle[9] => mwfil_chifcore:u_mwfil_chifcore.simcycle[9]
simcycle[10] => mwfil_chifcore:u_mwfil_chifcore.simcycle[10]
simcycle[11] => mwfil_chifcore:u_mwfil_chifcore.simcycle[11]
simcycle[12] => mwfil_chifcore:u_mwfil_chifcore.simcycle[12]
simcycle[13] => mwfil_chifcore:u_mwfil_chifcore.simcycle[13]
simcycle[14] => mwfil_chifcore:u_mwfil_chifcore.simcycle[14]
simcycle[15] => mwfil_chifcore:u_mwfil_chifcore.simcycle[15]
din_ready <= mwfil_chifcore:u_mwfil_chifcore.din_ready
dout[0] <= mwfil_chifcore:u_mwfil_chifcore.dout[0]
dout[1] <= mwfil_chifcore:u_mwfil_chifcore.dout[1]
dout[2] <= mwfil_chifcore:u_mwfil_chifcore.dout[2]
dout[3] <= mwfil_chifcore:u_mwfil_chifcore.dout[3]
dout[4] <= mwfil_chifcore:u_mwfil_chifcore.dout[4]
dout[5] <= mwfil_chifcore:u_mwfil_chifcore.dout[5]
dout[6] <= mwfil_chifcore:u_mwfil_chifcore.dout[6]
dout[7] <= mwfil_chifcore:u_mwfil_chifcore.dout[7]
dout_valid <= mwfil_chifcore:u_mwfil_chifcore.dout_valid


|bb_shaping_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore
din[0] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[0]
din[1] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[1]
din[2] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[2]
din[3] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[3]
din[4] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[4]
din[5] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[5]
din[6] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[6]
din[7] => mwfil_bus2dut:NormalBlock:u_bus2dut.din[7]
din_valid => mwfil_bus2dut:NormalBlock:u_bus2dut.din_valid
din_ready <= mwfil_bus2dut:NormalBlock:u_bus2dut.din_ready
dout[0] <= mwfil_dut2bus:u_dut2bus.dout[0]
dout[1] <= mwfil_dut2bus:u_dut2bus.dout[1]
dout[2] <= mwfil_dut2bus:u_dut2bus.dout[2]
dout[3] <= mwfil_dut2bus:u_dut2bus.dout[3]
dout[4] <= mwfil_dut2bus:u_dut2bus.dout[4]
dout[5] <= mwfil_dut2bus:u_dut2bus.dout[5]
dout[6] <= mwfil_dut2bus:u_dut2bus.dout[6]
dout[7] <= mwfil_dut2bus:u_dut2bus.dout[7]
dout_valid <= mwfil_dut2bus:u_dut2bus.dout_valid
dout_ready => mwfil_dut2bus:u_dut2bus.dout_ready
clk => mwfil_bus2dut:NormalBlock:u_bus2dut.clk
clk => mwfil_udfifo:NormalBlock:u_b2dfifo.clk
clk => mwfil_controller:u_controller.clk
clk => mwfil_udfifo:u_d2bfifo.clk
clk => mwfil_dut2bus:u_dut2bus.clk
reset => mwfil_bus2dut:NormalBlock:u_bus2dut.reset
reset => mwfil_udfifo:NormalBlock:u_b2dfifo.sclr
reset => mwfil_controller:u_controller.reset
reset => mwfil_udfifo:u_d2bfifo.sclr
reset => mwfil_dut2bus:u_dut2bus.reset
simcycle[0] => mwfil_controller:u_controller.simcycle[0]
simcycle[1] => mwfil_controller:u_controller.simcycle[1]
simcycle[2] => mwfil_controller:u_controller.simcycle[2]
simcycle[3] => mwfil_controller:u_controller.simcycle[3]
simcycle[4] => mwfil_controller:u_controller.simcycle[4]
simcycle[5] => mwfil_controller:u_controller.simcycle[5]
simcycle[6] => mwfil_controller:u_controller.simcycle[6]
simcycle[7] => mwfil_controller:u_controller.simcycle[7]
simcycle[8] => mwfil_controller:u_controller.simcycle[8]
simcycle[9] => mwfil_controller:u_controller.simcycle[9]
simcycle[10] => mwfil_controller:u_controller.simcycle[10]
simcycle[11] => mwfil_controller:u_controller.simcycle[11]
simcycle[12] => mwfil_controller:u_controller.simcycle[12]
simcycle[13] => mwfil_controller:u_controller.simcycle[13]
simcycle[14] => mwfil_controller:u_controller.simcycle[14]
simcycle[15] => mwfil_controller:u_controller.simcycle[15]
dut_din[0] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[0]
dut_din[1] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[1]
dut_din[2] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[2]
dut_din[3] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[3]
dut_din[4] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[4]
dut_din[5] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[5]
dut_din[6] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[6]
dut_din[7] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[7]
dut_din[8] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[8]
dut_din[9] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[9]
dut_din[10] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[10]
dut_din[11] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[11]
dut_din[12] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[12]
dut_din[13] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[13]
dut_din[14] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[14]
dut_din[15] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[15]
dut_din[16] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[16]
dut_din[17] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[17]
dut_din[18] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[18]
dut_din[19] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[19]
dut_din[20] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[20]
dut_din[21] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[21]
dut_din[22] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[22]
dut_din[23] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[23]
dut_din[24] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[24]
dut_din[25] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[25]
dut_din[26] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[26]
dut_din[27] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[27]
dut_din[28] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[28]
dut_din[29] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[29]
dut_din[30] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[30]
dut_din[31] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[31]
dut_din[32] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[32]
dut_din[33] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[33]
dut_din[34] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[34]
dut_din[35] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[35]
dut_din[36] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[36]
dut_din[37] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[37]
dut_din[38] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[38]
dut_din[39] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[39]
dut_din[40] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[40]
dut_din[41] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[41]
dut_din[42] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[42]
dut_din[43] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[43]
dut_din[44] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[44]
dut_din[45] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[45]
dut_din[46] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[46]
dut_din[47] <= mwfil_udfifo:NormalBlock:u_b2dfifo.q[47]
dut_dout[0] => mwfil_udfifo:u_d2bfifo.data[0]
dut_dout[1] => mwfil_udfifo:u_d2bfifo.data[1]
dut_dout[2] => mwfil_udfifo:u_d2bfifo.data[2]
dut_dout[3] => mwfil_udfifo:u_d2bfifo.data[3]
dut_dout[4] => mwfil_udfifo:u_d2bfifo.data[4]
dut_dout[5] => mwfil_udfifo:u_d2bfifo.data[5]
dut_dout[6] => mwfil_udfifo:u_d2bfifo.data[6]
dut_dout[7] => mwfil_udfifo:u_d2bfifo.data[7]
dut_dout[8] => mwfil_udfifo:u_d2bfifo.data[8]
dut_dout[9] => mwfil_udfifo:u_d2bfifo.data[9]
dut_dout[10] => mwfil_udfifo:u_d2bfifo.data[10]
dut_dout[11] => mwfil_udfifo:u_d2bfifo.data[11]
dut_dout[12] => mwfil_udfifo:u_d2bfifo.data[12]
dut_dout[13] => mwfil_udfifo:u_d2bfifo.data[13]
dut_dout[14] => mwfil_udfifo:u_d2bfifo.data[14]
dut_dout[15] => mwfil_udfifo:u_d2bfifo.data[15]
dut_dout[16] => mwfil_udfifo:u_d2bfifo.data[16]
dut_dout[17] => mwfil_udfifo:u_d2bfifo.data[17]
dut_dout[18] => mwfil_udfifo:u_d2bfifo.data[18]
dut_dout[19] => mwfil_udfifo:u_d2bfifo.data[19]
dut_dout[20] => mwfil_udfifo:u_d2bfifo.data[20]
dut_dout[21] => mwfil_udfifo:u_d2bfifo.data[21]
dut_dout[22] => mwfil_udfifo:u_d2bfifo.data[22]
dut_dout[23] => mwfil_udfifo:u_d2bfifo.data[23]
dut_dout[24] => mwfil_udfifo:u_d2bfifo.data[24]
dut_dout[25] => mwfil_udfifo:u_d2bfifo.data[25]
dut_dout[26] => mwfil_udfifo:u_d2bfifo.data[26]
dut_dout[27] => mwfil_udfifo:u_d2bfifo.data[27]
dut_dout[28] => mwfil_udfifo:u_d2bfifo.data[28]
dut_dout[29] => mwfil_udfifo:u_d2bfifo.data[29]
dut_dout[30] => mwfil_udfifo:u_d2bfifo.data[30]
dut_dout[31] => mwfil_udfifo:u_d2bfifo.data[31]
dut_dout[32] => mwfil_udfifo:u_d2bfifo.data[32]
dut_dout[33] => mwfil_udfifo:u_d2bfifo.data[33]
dut_dout[34] => mwfil_udfifo:u_d2bfifo.data[34]
dut_dout[35] => mwfil_udfifo:u_d2bfifo.data[35]
dut_dout[36] => mwfil_udfifo:u_d2bfifo.data[36]
dut_dout[37] => mwfil_udfifo:u_d2bfifo.data[37]
dut_dout[38] => mwfil_udfifo:u_d2bfifo.data[38]
dut_dout[39] => mwfil_udfifo:u_d2bfifo.data[39]
dut_dout[40] => mwfil_udfifo:u_d2bfifo.data[40]
dut_dout[41] => mwfil_udfifo:u_d2bfifo.data[41]
dut_dout[42] => mwfil_udfifo:u_d2bfifo.data[42]
dut_dout[43] => mwfil_udfifo:u_d2bfifo.data[43]
dut_dout[44] => mwfil_udfifo:u_d2bfifo.data[44]
dut_dout[45] => mwfil_udfifo:u_d2bfifo.data[45]
dut_dout[46] => mwfil_udfifo:u_d2bfifo.data[46]
dut_dout[47] => mwfil_udfifo:u_d2bfifo.data[47]
dut_dout[48] => mwfil_udfifo:u_d2bfifo.data[48]
dut_dout[49] => mwfil_udfifo:u_d2bfifo.data[49]
dut_dout[50] => mwfil_udfifo:u_d2bfifo.data[50]
dut_dout[51] => mwfil_udfifo:u_d2bfifo.data[51]
dut_dout[52] => mwfil_udfifo:u_d2bfifo.data[52]
dut_dout[53] => mwfil_udfifo:u_d2bfifo.data[53]
dut_dout[54] => mwfil_udfifo:u_d2bfifo.data[54]
dut_dout[55] => mwfil_udfifo:u_d2bfifo.data[55]
dut_dout[56] => mwfil_udfifo:u_d2bfifo.data[56]
dut_dout[57] => mwfil_udfifo:u_d2bfifo.data[57]
dut_dout[58] => mwfil_udfifo:u_d2bfifo.data[58]
dut_dout[59] => mwfil_udfifo:u_d2bfifo.data[59]
dut_dout[60] => mwfil_udfifo:u_d2bfifo.data[60]
dut_dout[61] => mwfil_udfifo:u_d2bfifo.data[61]
dut_dout[62] => mwfil_udfifo:u_d2bfifo.data[62]
dut_dout[63] => mwfil_udfifo:u_d2bfifo.data[63]
dut_dout[64] => mwfil_udfifo:u_d2bfifo.data[64]
dut_dout[65] => mwfil_udfifo:u_d2bfifo.data[65]
dut_dout[66] => mwfil_udfifo:u_d2bfifo.data[66]
dut_dout[67] => mwfil_udfifo:u_d2bfifo.data[67]
dut_dout[68] => mwfil_udfifo:u_d2bfifo.data[68]
dut_dout[69] => mwfil_udfifo:u_d2bfifo.data[69]
dut_dout[70] => mwfil_udfifo:u_d2bfifo.data[70]
dut_dout[71] => mwfil_udfifo:u_d2bfifo.data[71]
dut_dout[72] => mwfil_udfifo:u_d2bfifo.data[72]
dut_dout[73] => mwfil_udfifo:u_d2bfifo.data[73]
dut_dout[74] => mwfil_udfifo:u_d2bfifo.data[74]
dut_dout[75] => mwfil_udfifo:u_d2bfifo.data[75]
dut_dout[76] => mwfil_udfifo:u_d2bfifo.data[76]
dut_dout[77] => mwfil_udfifo:u_d2bfifo.data[77]
dut_dout[78] => mwfil_udfifo:u_d2bfifo.data[78]
dut_dout[79] => mwfil_udfifo:u_d2bfifo.data[79]
dut_enable <= mwfil_controller:u_controller.dut_enable


|bb_shaping_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut
din[0] => shiftreg.DATAB
din[0] => fifo_data[40].DATAIN
din[1] => shiftreg.DATAB
din[1] => fifo_data[41].DATAIN
din[2] => shiftreg.DATAB
din[2] => fifo_data[42].DATAIN
din[3] => shiftreg.DATAB
din[3] => fifo_data[43].DATAIN
din[4] => shiftreg.DATAB
din[4] => fifo_data[44].DATAIN
din[5] => shiftreg.DATAB
din[5] => fifo_data[45].DATAIN
din[6] => shiftreg.DATAB
din[6] => fifo_data[46].DATAIN
din[7] => shiftreg.DATAB
din[7] => fifo_data[47].DATAIN
din_valid => fifo_wrreq.IN1
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => counter.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_valid => shiftreg.OUTPUTSELECT
din_ready <= fifo_full.DB_MAX_OUTPUT_PORT_TYPE
fifo_data[0] <= shiftreg[8].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[1] <= shiftreg[9].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[2] <= shiftreg[10].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[3] <= shiftreg[11].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[4] <= shiftreg[12].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[5] <= shiftreg[13].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[6] <= shiftreg[14].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[7] <= shiftreg[15].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[8] <= shiftreg[16].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[9] <= shiftreg[17].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[10] <= shiftreg[18].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[11] <= shiftreg[19].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[12] <= shiftreg[20].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[13] <= shiftreg[21].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[14] <= shiftreg[22].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[15] <= shiftreg[23].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[16] <= shiftreg[24].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[17] <= shiftreg[25].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[18] <= shiftreg[26].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[19] <= shiftreg[27].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[20] <= shiftreg[28].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[21] <= shiftreg[29].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[22] <= shiftreg[30].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[23] <= shiftreg[31].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[24] <= shiftreg[32].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[25] <= shiftreg[33].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[26] <= shiftreg[34].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[27] <= shiftreg[35].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[28] <= shiftreg[36].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[29] <= shiftreg[37].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[30] <= shiftreg[38].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[31] <= shiftreg[39].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[32] <= shiftreg[40].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[33] <= shiftreg[41].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[34] <= shiftreg[42].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[35] <= shiftreg[43].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[36] <= shiftreg[44].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[37] <= shiftreg[45].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[38] <= shiftreg[46].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[39] <= shiftreg[47].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[40] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[41] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[42] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[43] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[44] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[45] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[46] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
fifo_data[47] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
fifo_wrreq <= fifo_wrreq.DB_MAX_OUTPUT_PORT_TYPE
fifo_full => din_ready.DATAIN
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
clk => shiftreg[10].CLK
clk => shiftreg[11].CLK
clk => shiftreg[12].CLK
clk => shiftreg[13].CLK
clk => shiftreg[14].CLK
clk => shiftreg[15].CLK
clk => shiftreg[16].CLK
clk => shiftreg[17].CLK
clk => shiftreg[18].CLK
clk => shiftreg[19].CLK
clk => shiftreg[20].CLK
clk => shiftreg[21].CLK
clk => shiftreg[22].CLK
clk => shiftreg[23].CLK
clk => shiftreg[24].CLK
clk => shiftreg[25].CLK
clk => shiftreg[26].CLK
clk => shiftreg[27].CLK
clk => shiftreg[28].CLK
clk => shiftreg[29].CLK
clk => shiftreg[30].CLK
clk => shiftreg[31].CLK
clk => shiftreg[32].CLK
clk => shiftreg[33].CLK
clk => shiftreg[34].CLK
clk => shiftreg[35].CLK
clk => shiftreg[36].CLK
clk => shiftreg[37].CLK
clk => shiftreg[38].CLK
clk => shiftreg[39].CLK
clk => shiftreg[40].CLK
clk => shiftreg[41].CLK
clk => shiftreg[42].CLK
clk => shiftreg[43].CLK
clk => shiftreg[44].CLK
clk => shiftreg[45].CLK
clk => shiftreg[46].CLK
clk => shiftreg[47].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => shiftreg[13].ENA
reset => shiftreg[12].ENA
reset => shiftreg[11].ENA
reset => shiftreg[10].ENA
reset => shiftreg[9].ENA
reset => shiftreg[8].ENA
reset => shiftreg[14].ENA
reset => shiftreg[15].ENA
reset => shiftreg[16].ENA
reset => shiftreg[17].ENA
reset => shiftreg[18].ENA
reset => shiftreg[19].ENA
reset => shiftreg[20].ENA
reset => shiftreg[21].ENA
reset => shiftreg[22].ENA
reset => shiftreg[23].ENA
reset => shiftreg[24].ENA
reset => shiftreg[25].ENA
reset => shiftreg[26].ENA
reset => shiftreg[27].ENA
reset => shiftreg[28].ENA
reset => shiftreg[29].ENA
reset => shiftreg[30].ENA
reset => shiftreg[31].ENA
reset => shiftreg[32].ENA
reset => shiftreg[33].ENA
reset => shiftreg[34].ENA
reset => shiftreg[35].ENA
reset => shiftreg[36].ENA
reset => shiftreg[37].ENA
reset => shiftreg[38].ENA
reset => shiftreg[39].ENA
reset => shiftreg[40].ENA
reset => shiftreg[41].ENA
reset => shiftreg[42].ENA
reset => shiftreg[43].ENA
reset => shiftreg[44].ENA
reset => shiftreg[45].ENA
reset => shiftreg[46].ENA
reset => shiftreg[47].ENA


|bb_shaping_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo
clk => mwfil_dpscram:u_dpscram.clk
clk => sclr_d1.CLK
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk => reg_out[32].CLK
clk => reg_out[33].CLK
clk => reg_out[34].CLK
clk => reg_out[35].CLK
clk => reg_out[36].CLK
clk => reg_out[37].CLK
clk => reg_out[38].CLK
clk => reg_out[39].CLK
clk => reg_out[40].CLK
clk => reg_out[41].CLK
clk => reg_out[42].CLK
clk => reg_out[43].CLK
clk => reg_out[44].CLK
clk => reg_out[45].CLK
clk => reg_out[46].CLK
clk => reg_out[47].CLK
clk => rdreq_d1.CLK
clk => empty_tmp_d1.CLK
clk => full_tmp.CLK
clk => empty_tmp.CLK
clk => rd_addr[0].CLK
clk => rd_addr[1].CLK
clk => rd_addr[2].CLK
clk => rd_addr[3].CLK
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => wr_addr[3].CLK
sclr => wr_addr.OUTPUTSELECT
sclr => wr_addr.OUTPUTSELECT
sclr => wr_addr.OUTPUTSELECT
sclr => wr_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => empty_tmp.OUTPUTSELECT
sclr => full_tmp.OUTPUTSELECT
sclr => empty_tmp_d1.OUTPUTSELECT
sclr => rdreq_d1.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => sclr_d1.DATAIN
usedw[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
usedw[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_tmp.DB_MAX_OUTPUT_PORT_TYPE
full <= full_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[41] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[42] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[43] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[44] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[45] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[46] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[47] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
wrreq => wr_en.IN1
wrreq => process_0.IN0
wrreq => process_0.IN1
wrreq => process_0.IN0
data[0] => mwfil_dpscram:u_dpscram.wr_din[0]
data[1] => mwfil_dpscram:u_dpscram.wr_din[1]
data[2] => mwfil_dpscram:u_dpscram.wr_din[2]
data[3] => mwfil_dpscram:u_dpscram.wr_din[3]
data[4] => mwfil_dpscram:u_dpscram.wr_din[4]
data[5] => mwfil_dpscram:u_dpscram.wr_din[5]
data[6] => mwfil_dpscram:u_dpscram.wr_din[6]
data[7] => mwfil_dpscram:u_dpscram.wr_din[7]
data[8] => mwfil_dpscram:u_dpscram.wr_din[8]
data[9] => mwfil_dpscram:u_dpscram.wr_din[9]
data[10] => mwfil_dpscram:u_dpscram.wr_din[10]
data[11] => mwfil_dpscram:u_dpscram.wr_din[11]
data[12] => mwfil_dpscram:u_dpscram.wr_din[12]
data[13] => mwfil_dpscram:u_dpscram.wr_din[13]
data[14] => mwfil_dpscram:u_dpscram.wr_din[14]
data[15] => mwfil_dpscram:u_dpscram.wr_din[15]
data[16] => mwfil_dpscram:u_dpscram.wr_din[16]
data[17] => mwfil_dpscram:u_dpscram.wr_din[17]
data[18] => mwfil_dpscram:u_dpscram.wr_din[18]
data[19] => mwfil_dpscram:u_dpscram.wr_din[19]
data[20] => mwfil_dpscram:u_dpscram.wr_din[20]
data[21] => mwfil_dpscram:u_dpscram.wr_din[21]
data[22] => mwfil_dpscram:u_dpscram.wr_din[22]
data[23] => mwfil_dpscram:u_dpscram.wr_din[23]
data[24] => mwfil_dpscram:u_dpscram.wr_din[24]
data[25] => mwfil_dpscram:u_dpscram.wr_din[25]
data[26] => mwfil_dpscram:u_dpscram.wr_din[26]
data[27] => mwfil_dpscram:u_dpscram.wr_din[27]
data[28] => mwfil_dpscram:u_dpscram.wr_din[28]
data[29] => mwfil_dpscram:u_dpscram.wr_din[29]
data[30] => mwfil_dpscram:u_dpscram.wr_din[30]
data[31] => mwfil_dpscram:u_dpscram.wr_din[31]
data[32] => mwfil_dpscram:u_dpscram.wr_din[32]
data[33] => mwfil_dpscram:u_dpscram.wr_din[33]
data[34] => mwfil_dpscram:u_dpscram.wr_din[34]
data[35] => mwfil_dpscram:u_dpscram.wr_din[35]
data[36] => mwfil_dpscram:u_dpscram.wr_din[36]
data[37] => mwfil_dpscram:u_dpscram.wr_din[37]
data[38] => mwfil_dpscram:u_dpscram.wr_din[38]
data[39] => mwfil_dpscram:u_dpscram.wr_din[39]
data[40] => mwfil_dpscram:u_dpscram.wr_din[40]
data[41] => mwfil_dpscram:u_dpscram.wr_din[41]
data[42] => mwfil_dpscram:u_dpscram.wr_din[42]
data[43] => mwfil_dpscram:u_dpscram.wr_din[43]
data[44] => mwfil_dpscram:u_dpscram.wr_din[44]
data[45] => mwfil_dpscram:u_dpscram.wr_din[45]
data[46] => mwfil_dpscram:u_dpscram.wr_din[46]
data[47] => mwfil_dpscram:u_dpscram.wr_din[47]
rdreq => wr_en.IN1
rdreq => process_0.IN1
rdreq => process_0.IN1
rdreq => rdreq_d1.DATAA
rdreq => process_0.IN1


|bb_shaping_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram
clk => mem~52.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => mem~21.CLK
clk => mem~22.CLK
clk => mem~23.CLK
clk => mem~24.CLK
clk => mem~25.CLK
clk => mem~26.CLK
clk => mem~27.CLK
clk => mem~28.CLK
clk => mem~29.CLK
clk => mem~30.CLK
clk => mem~31.CLK
clk => mem~32.CLK
clk => mem~33.CLK
clk => mem~34.CLK
clk => mem~35.CLK
clk => mem~36.CLK
clk => mem~37.CLK
clk => mem~38.CLK
clk => mem~39.CLK
clk => mem~40.CLK
clk => mem~41.CLK
clk => mem~42.CLK
clk => mem~43.CLK
clk => mem~44.CLK
clk => mem~45.CLK
clk => mem~46.CLK
clk => mem~47.CLK
clk => mem~48.CLK
clk => mem~49.CLK
clk => mem~50.CLK
clk => mem~51.CLK
clk => rd_dout[0]~reg0.CLK
clk => rd_dout[1]~reg0.CLK
clk => rd_dout[2]~reg0.CLK
clk => rd_dout[3]~reg0.CLK
clk => rd_dout[4]~reg0.CLK
clk => rd_dout[5]~reg0.CLK
clk => rd_dout[6]~reg0.CLK
clk => rd_dout[7]~reg0.CLK
clk => rd_dout[8]~reg0.CLK
clk => rd_dout[9]~reg0.CLK
clk => rd_dout[10]~reg0.CLK
clk => rd_dout[11]~reg0.CLK
clk => rd_dout[12]~reg0.CLK
clk => rd_dout[13]~reg0.CLK
clk => rd_dout[14]~reg0.CLK
clk => rd_dout[15]~reg0.CLK
clk => rd_dout[16]~reg0.CLK
clk => rd_dout[17]~reg0.CLK
clk => rd_dout[18]~reg0.CLK
clk => rd_dout[19]~reg0.CLK
clk => rd_dout[20]~reg0.CLK
clk => rd_dout[21]~reg0.CLK
clk => rd_dout[22]~reg0.CLK
clk => rd_dout[23]~reg0.CLK
clk => rd_dout[24]~reg0.CLK
clk => rd_dout[25]~reg0.CLK
clk => rd_dout[26]~reg0.CLK
clk => rd_dout[27]~reg0.CLK
clk => rd_dout[28]~reg0.CLK
clk => rd_dout[29]~reg0.CLK
clk => rd_dout[30]~reg0.CLK
clk => rd_dout[31]~reg0.CLK
clk => rd_dout[32]~reg0.CLK
clk => rd_dout[33]~reg0.CLK
clk => rd_dout[34]~reg0.CLK
clk => rd_dout[35]~reg0.CLK
clk => rd_dout[36]~reg0.CLK
clk => rd_dout[37]~reg0.CLK
clk => rd_dout[38]~reg0.CLK
clk => rd_dout[39]~reg0.CLK
clk => rd_dout[40]~reg0.CLK
clk => rd_dout[41]~reg0.CLK
clk => rd_dout[42]~reg0.CLK
clk => rd_dout[43]~reg0.CLK
clk => rd_dout[44]~reg0.CLK
clk => rd_dout[45]~reg0.CLK
clk => rd_dout[46]~reg0.CLK
clk => rd_dout[47]~reg0.CLK
clk => mem.CLK0
wr_en => mem~52.DATAIN
wr_en => mem.WE
wr_addr[0] => mem~3.DATAIN
wr_addr[0] => mem.WADDR
wr_addr[1] => mem~2.DATAIN
wr_addr[1] => mem.WADDR1
wr_addr[2] => mem~1.DATAIN
wr_addr[2] => mem.WADDR2
wr_addr[3] => mem~0.DATAIN
wr_addr[3] => mem.WADDR3
wr_din[0] => mem~51.DATAIN
wr_din[0] => mem.DATAIN
wr_din[1] => mem~50.DATAIN
wr_din[1] => mem.DATAIN1
wr_din[2] => mem~49.DATAIN
wr_din[2] => mem.DATAIN2
wr_din[3] => mem~48.DATAIN
wr_din[3] => mem.DATAIN3
wr_din[4] => mem~47.DATAIN
wr_din[4] => mem.DATAIN4
wr_din[5] => mem~46.DATAIN
wr_din[5] => mem.DATAIN5
wr_din[6] => mem~45.DATAIN
wr_din[6] => mem.DATAIN6
wr_din[7] => mem~44.DATAIN
wr_din[7] => mem.DATAIN7
wr_din[8] => mem~43.DATAIN
wr_din[8] => mem.DATAIN8
wr_din[9] => mem~42.DATAIN
wr_din[9] => mem.DATAIN9
wr_din[10] => mem~41.DATAIN
wr_din[10] => mem.DATAIN10
wr_din[11] => mem~40.DATAIN
wr_din[11] => mem.DATAIN11
wr_din[12] => mem~39.DATAIN
wr_din[12] => mem.DATAIN12
wr_din[13] => mem~38.DATAIN
wr_din[13] => mem.DATAIN13
wr_din[14] => mem~37.DATAIN
wr_din[14] => mem.DATAIN14
wr_din[15] => mem~36.DATAIN
wr_din[15] => mem.DATAIN15
wr_din[16] => mem~35.DATAIN
wr_din[16] => mem.DATAIN16
wr_din[17] => mem~34.DATAIN
wr_din[17] => mem.DATAIN17
wr_din[18] => mem~33.DATAIN
wr_din[18] => mem.DATAIN18
wr_din[19] => mem~32.DATAIN
wr_din[19] => mem.DATAIN19
wr_din[20] => mem~31.DATAIN
wr_din[20] => mem.DATAIN20
wr_din[21] => mem~30.DATAIN
wr_din[21] => mem.DATAIN21
wr_din[22] => mem~29.DATAIN
wr_din[22] => mem.DATAIN22
wr_din[23] => mem~28.DATAIN
wr_din[23] => mem.DATAIN23
wr_din[24] => mem~27.DATAIN
wr_din[24] => mem.DATAIN24
wr_din[25] => mem~26.DATAIN
wr_din[25] => mem.DATAIN25
wr_din[26] => mem~25.DATAIN
wr_din[26] => mem.DATAIN26
wr_din[27] => mem~24.DATAIN
wr_din[27] => mem.DATAIN27
wr_din[28] => mem~23.DATAIN
wr_din[28] => mem.DATAIN28
wr_din[29] => mem~22.DATAIN
wr_din[29] => mem.DATAIN29
wr_din[30] => mem~21.DATAIN
wr_din[30] => mem.DATAIN30
wr_din[31] => mem~20.DATAIN
wr_din[31] => mem.DATAIN31
wr_din[32] => mem~19.DATAIN
wr_din[32] => mem.DATAIN32
wr_din[33] => mem~18.DATAIN
wr_din[33] => mem.DATAIN33
wr_din[34] => mem~17.DATAIN
wr_din[34] => mem.DATAIN34
wr_din[35] => mem~16.DATAIN
wr_din[35] => mem.DATAIN35
wr_din[36] => mem~15.DATAIN
wr_din[36] => mem.DATAIN36
wr_din[37] => mem~14.DATAIN
wr_din[37] => mem.DATAIN37
wr_din[38] => mem~13.DATAIN
wr_din[38] => mem.DATAIN38
wr_din[39] => mem~12.DATAIN
wr_din[39] => mem.DATAIN39
wr_din[40] => mem~11.DATAIN
wr_din[40] => mem.DATAIN40
wr_din[41] => mem~10.DATAIN
wr_din[41] => mem.DATAIN41
wr_din[42] => mem~9.DATAIN
wr_din[42] => mem.DATAIN42
wr_din[43] => mem~8.DATAIN
wr_din[43] => mem.DATAIN43
wr_din[44] => mem~7.DATAIN
wr_din[44] => mem.DATAIN44
wr_din[45] => mem~6.DATAIN
wr_din[45] => mem.DATAIN45
wr_din[46] => mem~5.DATAIN
wr_din[46] => mem.DATAIN46
wr_din[47] => mem~4.DATAIN
wr_din[47] => mem.DATAIN47
rd_addr[0] => mem.RADDR
rd_addr[1] => mem.RADDR1
rd_addr[2] => mem.RADDR2
rd_addr[3] => mem.RADDR3
rd_dout[0] <= rd_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[1] <= rd_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[2] <= rd_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[3] <= rd_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[4] <= rd_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[5] <= rd_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[6] <= rd_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[7] <= rd_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[8] <= rd_dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[9] <= rd_dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[10] <= rd_dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[11] <= rd_dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[12] <= rd_dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[13] <= rd_dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[14] <= rd_dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[15] <= rd_dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[16] <= rd_dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[17] <= rd_dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[18] <= rd_dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[19] <= rd_dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[20] <= rd_dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[21] <= rd_dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[22] <= rd_dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[23] <= rd_dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[24] <= rd_dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[25] <= rd_dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[26] <= rd_dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[27] <= rd_dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[28] <= rd_dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[29] <= rd_dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[30] <= rd_dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[31] <= rd_dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[32] <= rd_dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[33] <= rd_dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[34] <= rd_dout[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[35] <= rd_dout[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[36] <= rd_dout[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[37] <= rd_dout[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[38] <= rd_dout[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[39] <= rd_dout[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[40] <= rd_dout[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[41] <= rd_dout[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[42] <= rd_dout[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[43] <= rd_dout[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[44] <= rd_dout[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[45] <= rd_dout[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[46] <= rd_dout[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[47] <= rd_dout[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller
b2d_fifo_empty => b2d_fifo_rdreq_int.IN1
b2d_fifo_rdreq <= b2d_fifo_rdreq_int.DB_MAX_OUTPUT_PORT_TYPE
d2b_fifo_wrreq <= dut_enable_int.DB_MAX_OUTPUT_PORT_TYPE
d2b_fifo_full => dut_enable_int.DATAB
d2b_fifo_full => dut_enable_int.DATAB
dut_enable <= dut_enable_int.DB_MAX_OUTPUT_PORT_TYPE
clk => dut_enable_int.CLK
clk => simrem[0].CLK
clk => simrem[1].CLK
clk => simrem[2].CLK
clk => simrem[3].CLK
clk => simrem[4].CLK
clk => simrem[5].CLK
clk => simrem[6].CLK
clk => simrem[7].CLK
clk => simrem[8].CLK
clk => simrem[9].CLK
clk => simrem[10].CLK
clk => simrem[11].CLK
clk => simrem[12].CLK
clk => simrem[13].CLK
clk => simrem[14].CLK
clk => simrem[15].CLK
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => simrem.OUTPUTSELECT
reset => dut_enable_int.OUTPUTSELECT
simcycle[0] => simrem.DATAB
simcycle[1] => simrem.DATAB
simcycle[2] => simrem.DATAB
simcycle[3] => simrem.DATAB
simcycle[4] => simrem.DATAB
simcycle[5] => simrem.DATAB
simcycle[6] => simrem.DATAB
simcycle[7] => simrem.DATAB
simcycle[8] => simrem.DATAB
simcycle[9] => simrem.DATAB
simcycle[10] => simrem.DATAB
simcycle[11] => simrem.DATAB
simcycle[12] => simrem.DATAB
simcycle[13] => simrem.DATAB
simcycle[14] => simrem.DATAB
simcycle[15] => simrem.DATAB


|bb_shaping_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo
clk => mwfil_dpscram:u_dpscram.clk
clk => sclr_d1.CLK
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk => reg_out[32].CLK
clk => reg_out[33].CLK
clk => reg_out[34].CLK
clk => reg_out[35].CLK
clk => reg_out[36].CLK
clk => reg_out[37].CLK
clk => reg_out[38].CLK
clk => reg_out[39].CLK
clk => reg_out[40].CLK
clk => reg_out[41].CLK
clk => reg_out[42].CLK
clk => reg_out[43].CLK
clk => reg_out[44].CLK
clk => reg_out[45].CLK
clk => reg_out[46].CLK
clk => reg_out[47].CLK
clk => reg_out[48].CLK
clk => reg_out[49].CLK
clk => reg_out[50].CLK
clk => reg_out[51].CLK
clk => reg_out[52].CLK
clk => reg_out[53].CLK
clk => reg_out[54].CLK
clk => reg_out[55].CLK
clk => reg_out[56].CLK
clk => reg_out[57].CLK
clk => reg_out[58].CLK
clk => reg_out[59].CLK
clk => reg_out[60].CLK
clk => reg_out[61].CLK
clk => reg_out[62].CLK
clk => reg_out[63].CLK
clk => reg_out[64].CLK
clk => reg_out[65].CLK
clk => reg_out[66].CLK
clk => reg_out[67].CLK
clk => reg_out[68].CLK
clk => reg_out[69].CLK
clk => reg_out[70].CLK
clk => reg_out[71].CLK
clk => reg_out[72].CLK
clk => reg_out[73].CLK
clk => reg_out[74].CLK
clk => reg_out[75].CLK
clk => reg_out[76].CLK
clk => reg_out[77].CLK
clk => reg_out[78].CLK
clk => reg_out[79].CLK
clk => rdreq_d1.CLK
clk => empty_tmp_d1.CLK
clk => full_tmp.CLK
clk => empty_tmp.CLK
clk => rd_addr[0].CLK
clk => rd_addr[1].CLK
clk => rd_addr[2].CLK
clk => rd_addr[3].CLK
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => wr_addr[3].CLK
sclr => wr_addr.OUTPUTSELECT
sclr => wr_addr.OUTPUTSELECT
sclr => wr_addr.OUTPUTSELECT
sclr => wr_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => rd_addr.OUTPUTSELECT
sclr => empty_tmp.OUTPUTSELECT
sclr => full_tmp.OUTPUTSELECT
sclr => empty_tmp_d1.OUTPUTSELECT
sclr => rdreq_d1.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => reg_out.OUTPUTSELECT
sclr => sclr_d1.DATAIN
usedw[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
usedw[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_tmp.DB_MAX_OUTPUT_PORT_TYPE
full <= full_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[41] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[42] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[43] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[44] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[45] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[46] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[47] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[48] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[49] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[50] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[51] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[52] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[53] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[54] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[55] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[56] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[57] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[58] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[59] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[60] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[61] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[62] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[63] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[64] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[65] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[66] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[67] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[68] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[69] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[70] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[71] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[72] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[73] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[74] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[75] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[76] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[77] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[78] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
q[79] <= q_tmp.DB_MAX_OUTPUT_PORT_TYPE
wrreq => wr_en.IN1
wrreq => process_0.IN0
wrreq => process_0.IN1
wrreq => process_0.IN0
data[0] => mwfil_dpscram:u_dpscram.wr_din[0]
data[1] => mwfil_dpscram:u_dpscram.wr_din[1]
data[2] => mwfil_dpscram:u_dpscram.wr_din[2]
data[3] => mwfil_dpscram:u_dpscram.wr_din[3]
data[4] => mwfil_dpscram:u_dpscram.wr_din[4]
data[5] => mwfil_dpscram:u_dpscram.wr_din[5]
data[6] => mwfil_dpscram:u_dpscram.wr_din[6]
data[7] => mwfil_dpscram:u_dpscram.wr_din[7]
data[8] => mwfil_dpscram:u_dpscram.wr_din[8]
data[9] => mwfil_dpscram:u_dpscram.wr_din[9]
data[10] => mwfil_dpscram:u_dpscram.wr_din[10]
data[11] => mwfil_dpscram:u_dpscram.wr_din[11]
data[12] => mwfil_dpscram:u_dpscram.wr_din[12]
data[13] => mwfil_dpscram:u_dpscram.wr_din[13]
data[14] => mwfil_dpscram:u_dpscram.wr_din[14]
data[15] => mwfil_dpscram:u_dpscram.wr_din[15]
data[16] => mwfil_dpscram:u_dpscram.wr_din[16]
data[17] => mwfil_dpscram:u_dpscram.wr_din[17]
data[18] => mwfil_dpscram:u_dpscram.wr_din[18]
data[19] => mwfil_dpscram:u_dpscram.wr_din[19]
data[20] => mwfil_dpscram:u_dpscram.wr_din[20]
data[21] => mwfil_dpscram:u_dpscram.wr_din[21]
data[22] => mwfil_dpscram:u_dpscram.wr_din[22]
data[23] => mwfil_dpscram:u_dpscram.wr_din[23]
data[24] => mwfil_dpscram:u_dpscram.wr_din[24]
data[25] => mwfil_dpscram:u_dpscram.wr_din[25]
data[26] => mwfil_dpscram:u_dpscram.wr_din[26]
data[27] => mwfil_dpscram:u_dpscram.wr_din[27]
data[28] => mwfil_dpscram:u_dpscram.wr_din[28]
data[29] => mwfil_dpscram:u_dpscram.wr_din[29]
data[30] => mwfil_dpscram:u_dpscram.wr_din[30]
data[31] => mwfil_dpscram:u_dpscram.wr_din[31]
data[32] => mwfil_dpscram:u_dpscram.wr_din[32]
data[33] => mwfil_dpscram:u_dpscram.wr_din[33]
data[34] => mwfil_dpscram:u_dpscram.wr_din[34]
data[35] => mwfil_dpscram:u_dpscram.wr_din[35]
data[36] => mwfil_dpscram:u_dpscram.wr_din[36]
data[37] => mwfil_dpscram:u_dpscram.wr_din[37]
data[38] => mwfil_dpscram:u_dpscram.wr_din[38]
data[39] => mwfil_dpscram:u_dpscram.wr_din[39]
data[40] => mwfil_dpscram:u_dpscram.wr_din[40]
data[41] => mwfil_dpscram:u_dpscram.wr_din[41]
data[42] => mwfil_dpscram:u_dpscram.wr_din[42]
data[43] => mwfil_dpscram:u_dpscram.wr_din[43]
data[44] => mwfil_dpscram:u_dpscram.wr_din[44]
data[45] => mwfil_dpscram:u_dpscram.wr_din[45]
data[46] => mwfil_dpscram:u_dpscram.wr_din[46]
data[47] => mwfil_dpscram:u_dpscram.wr_din[47]
data[48] => mwfil_dpscram:u_dpscram.wr_din[48]
data[49] => mwfil_dpscram:u_dpscram.wr_din[49]
data[50] => mwfil_dpscram:u_dpscram.wr_din[50]
data[51] => mwfil_dpscram:u_dpscram.wr_din[51]
data[52] => mwfil_dpscram:u_dpscram.wr_din[52]
data[53] => mwfil_dpscram:u_dpscram.wr_din[53]
data[54] => mwfil_dpscram:u_dpscram.wr_din[54]
data[55] => mwfil_dpscram:u_dpscram.wr_din[55]
data[56] => mwfil_dpscram:u_dpscram.wr_din[56]
data[57] => mwfil_dpscram:u_dpscram.wr_din[57]
data[58] => mwfil_dpscram:u_dpscram.wr_din[58]
data[59] => mwfil_dpscram:u_dpscram.wr_din[59]
data[60] => mwfil_dpscram:u_dpscram.wr_din[60]
data[61] => mwfil_dpscram:u_dpscram.wr_din[61]
data[62] => mwfil_dpscram:u_dpscram.wr_din[62]
data[63] => mwfil_dpscram:u_dpscram.wr_din[63]
data[64] => mwfil_dpscram:u_dpscram.wr_din[64]
data[65] => mwfil_dpscram:u_dpscram.wr_din[65]
data[66] => mwfil_dpscram:u_dpscram.wr_din[66]
data[67] => mwfil_dpscram:u_dpscram.wr_din[67]
data[68] => mwfil_dpscram:u_dpscram.wr_din[68]
data[69] => mwfil_dpscram:u_dpscram.wr_din[69]
data[70] => mwfil_dpscram:u_dpscram.wr_din[70]
data[71] => mwfil_dpscram:u_dpscram.wr_din[71]
data[72] => mwfil_dpscram:u_dpscram.wr_din[72]
data[73] => mwfil_dpscram:u_dpscram.wr_din[73]
data[74] => mwfil_dpscram:u_dpscram.wr_din[74]
data[75] => mwfil_dpscram:u_dpscram.wr_din[75]
data[76] => mwfil_dpscram:u_dpscram.wr_din[76]
data[77] => mwfil_dpscram:u_dpscram.wr_din[77]
data[78] => mwfil_dpscram:u_dpscram.wr_din[78]
data[79] => mwfil_dpscram:u_dpscram.wr_din[79]
rdreq => wr_en.IN1
rdreq => process_0.IN1
rdreq => process_0.IN1
rdreq => rdreq_d1.DATAA
rdreq => process_0.IN1


|bb_shaping_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram
clk => mem~84.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => mem~21.CLK
clk => mem~22.CLK
clk => mem~23.CLK
clk => mem~24.CLK
clk => mem~25.CLK
clk => mem~26.CLK
clk => mem~27.CLK
clk => mem~28.CLK
clk => mem~29.CLK
clk => mem~30.CLK
clk => mem~31.CLK
clk => mem~32.CLK
clk => mem~33.CLK
clk => mem~34.CLK
clk => mem~35.CLK
clk => mem~36.CLK
clk => mem~37.CLK
clk => mem~38.CLK
clk => mem~39.CLK
clk => mem~40.CLK
clk => mem~41.CLK
clk => mem~42.CLK
clk => mem~43.CLK
clk => mem~44.CLK
clk => mem~45.CLK
clk => mem~46.CLK
clk => mem~47.CLK
clk => mem~48.CLK
clk => mem~49.CLK
clk => mem~50.CLK
clk => mem~51.CLK
clk => mem~52.CLK
clk => mem~53.CLK
clk => mem~54.CLK
clk => mem~55.CLK
clk => mem~56.CLK
clk => mem~57.CLK
clk => mem~58.CLK
clk => mem~59.CLK
clk => mem~60.CLK
clk => mem~61.CLK
clk => mem~62.CLK
clk => mem~63.CLK
clk => mem~64.CLK
clk => mem~65.CLK
clk => mem~66.CLK
clk => mem~67.CLK
clk => mem~68.CLK
clk => mem~69.CLK
clk => mem~70.CLK
clk => mem~71.CLK
clk => mem~72.CLK
clk => mem~73.CLK
clk => mem~74.CLK
clk => mem~75.CLK
clk => mem~76.CLK
clk => mem~77.CLK
clk => mem~78.CLK
clk => mem~79.CLK
clk => mem~80.CLK
clk => mem~81.CLK
clk => mem~82.CLK
clk => mem~83.CLK
clk => rd_dout[0]~reg0.CLK
clk => rd_dout[1]~reg0.CLK
clk => rd_dout[2]~reg0.CLK
clk => rd_dout[3]~reg0.CLK
clk => rd_dout[4]~reg0.CLK
clk => rd_dout[5]~reg0.CLK
clk => rd_dout[6]~reg0.CLK
clk => rd_dout[7]~reg0.CLK
clk => rd_dout[8]~reg0.CLK
clk => rd_dout[9]~reg0.CLK
clk => rd_dout[10]~reg0.CLK
clk => rd_dout[11]~reg0.CLK
clk => rd_dout[12]~reg0.CLK
clk => rd_dout[13]~reg0.CLK
clk => rd_dout[14]~reg0.CLK
clk => rd_dout[15]~reg0.CLK
clk => rd_dout[16]~reg0.CLK
clk => rd_dout[17]~reg0.CLK
clk => rd_dout[18]~reg0.CLK
clk => rd_dout[19]~reg0.CLK
clk => rd_dout[20]~reg0.CLK
clk => rd_dout[21]~reg0.CLK
clk => rd_dout[22]~reg0.CLK
clk => rd_dout[23]~reg0.CLK
clk => rd_dout[24]~reg0.CLK
clk => rd_dout[25]~reg0.CLK
clk => rd_dout[26]~reg0.CLK
clk => rd_dout[27]~reg0.CLK
clk => rd_dout[28]~reg0.CLK
clk => rd_dout[29]~reg0.CLK
clk => rd_dout[30]~reg0.CLK
clk => rd_dout[31]~reg0.CLK
clk => rd_dout[32]~reg0.CLK
clk => rd_dout[33]~reg0.CLK
clk => rd_dout[34]~reg0.CLK
clk => rd_dout[35]~reg0.CLK
clk => rd_dout[36]~reg0.CLK
clk => rd_dout[37]~reg0.CLK
clk => rd_dout[38]~reg0.CLK
clk => rd_dout[39]~reg0.CLK
clk => rd_dout[40]~reg0.CLK
clk => rd_dout[41]~reg0.CLK
clk => rd_dout[42]~reg0.CLK
clk => rd_dout[43]~reg0.CLK
clk => rd_dout[44]~reg0.CLK
clk => rd_dout[45]~reg0.CLK
clk => rd_dout[46]~reg0.CLK
clk => rd_dout[47]~reg0.CLK
clk => rd_dout[48]~reg0.CLK
clk => rd_dout[49]~reg0.CLK
clk => rd_dout[50]~reg0.CLK
clk => rd_dout[51]~reg0.CLK
clk => rd_dout[52]~reg0.CLK
clk => rd_dout[53]~reg0.CLK
clk => rd_dout[54]~reg0.CLK
clk => rd_dout[55]~reg0.CLK
clk => rd_dout[56]~reg0.CLK
clk => rd_dout[57]~reg0.CLK
clk => rd_dout[58]~reg0.CLK
clk => rd_dout[59]~reg0.CLK
clk => rd_dout[60]~reg0.CLK
clk => rd_dout[61]~reg0.CLK
clk => rd_dout[62]~reg0.CLK
clk => rd_dout[63]~reg0.CLK
clk => rd_dout[64]~reg0.CLK
clk => rd_dout[65]~reg0.CLK
clk => rd_dout[66]~reg0.CLK
clk => rd_dout[67]~reg0.CLK
clk => rd_dout[68]~reg0.CLK
clk => rd_dout[69]~reg0.CLK
clk => rd_dout[70]~reg0.CLK
clk => rd_dout[71]~reg0.CLK
clk => rd_dout[72]~reg0.CLK
clk => rd_dout[73]~reg0.CLK
clk => rd_dout[74]~reg0.CLK
clk => rd_dout[75]~reg0.CLK
clk => rd_dout[76]~reg0.CLK
clk => rd_dout[77]~reg0.CLK
clk => rd_dout[78]~reg0.CLK
clk => rd_dout[79]~reg0.CLK
clk => mem.CLK0
wr_en => mem~84.DATAIN
wr_en => mem.WE
wr_addr[0] => mem~3.DATAIN
wr_addr[0] => mem.WADDR
wr_addr[1] => mem~2.DATAIN
wr_addr[1] => mem.WADDR1
wr_addr[2] => mem~1.DATAIN
wr_addr[2] => mem.WADDR2
wr_addr[3] => mem~0.DATAIN
wr_addr[3] => mem.WADDR3
wr_din[0] => mem~83.DATAIN
wr_din[0] => mem.DATAIN
wr_din[1] => mem~82.DATAIN
wr_din[1] => mem.DATAIN1
wr_din[2] => mem~81.DATAIN
wr_din[2] => mem.DATAIN2
wr_din[3] => mem~80.DATAIN
wr_din[3] => mem.DATAIN3
wr_din[4] => mem~79.DATAIN
wr_din[4] => mem.DATAIN4
wr_din[5] => mem~78.DATAIN
wr_din[5] => mem.DATAIN5
wr_din[6] => mem~77.DATAIN
wr_din[6] => mem.DATAIN6
wr_din[7] => mem~76.DATAIN
wr_din[7] => mem.DATAIN7
wr_din[8] => mem~75.DATAIN
wr_din[8] => mem.DATAIN8
wr_din[9] => mem~74.DATAIN
wr_din[9] => mem.DATAIN9
wr_din[10] => mem~73.DATAIN
wr_din[10] => mem.DATAIN10
wr_din[11] => mem~72.DATAIN
wr_din[11] => mem.DATAIN11
wr_din[12] => mem~71.DATAIN
wr_din[12] => mem.DATAIN12
wr_din[13] => mem~70.DATAIN
wr_din[13] => mem.DATAIN13
wr_din[14] => mem~69.DATAIN
wr_din[14] => mem.DATAIN14
wr_din[15] => mem~68.DATAIN
wr_din[15] => mem.DATAIN15
wr_din[16] => mem~67.DATAIN
wr_din[16] => mem.DATAIN16
wr_din[17] => mem~66.DATAIN
wr_din[17] => mem.DATAIN17
wr_din[18] => mem~65.DATAIN
wr_din[18] => mem.DATAIN18
wr_din[19] => mem~64.DATAIN
wr_din[19] => mem.DATAIN19
wr_din[20] => mem~63.DATAIN
wr_din[20] => mem.DATAIN20
wr_din[21] => mem~62.DATAIN
wr_din[21] => mem.DATAIN21
wr_din[22] => mem~61.DATAIN
wr_din[22] => mem.DATAIN22
wr_din[23] => mem~60.DATAIN
wr_din[23] => mem.DATAIN23
wr_din[24] => mem~59.DATAIN
wr_din[24] => mem.DATAIN24
wr_din[25] => mem~58.DATAIN
wr_din[25] => mem.DATAIN25
wr_din[26] => mem~57.DATAIN
wr_din[26] => mem.DATAIN26
wr_din[27] => mem~56.DATAIN
wr_din[27] => mem.DATAIN27
wr_din[28] => mem~55.DATAIN
wr_din[28] => mem.DATAIN28
wr_din[29] => mem~54.DATAIN
wr_din[29] => mem.DATAIN29
wr_din[30] => mem~53.DATAIN
wr_din[30] => mem.DATAIN30
wr_din[31] => mem~52.DATAIN
wr_din[31] => mem.DATAIN31
wr_din[32] => mem~51.DATAIN
wr_din[32] => mem.DATAIN32
wr_din[33] => mem~50.DATAIN
wr_din[33] => mem.DATAIN33
wr_din[34] => mem~49.DATAIN
wr_din[34] => mem.DATAIN34
wr_din[35] => mem~48.DATAIN
wr_din[35] => mem.DATAIN35
wr_din[36] => mem~47.DATAIN
wr_din[36] => mem.DATAIN36
wr_din[37] => mem~46.DATAIN
wr_din[37] => mem.DATAIN37
wr_din[38] => mem~45.DATAIN
wr_din[38] => mem.DATAIN38
wr_din[39] => mem~44.DATAIN
wr_din[39] => mem.DATAIN39
wr_din[40] => mem~43.DATAIN
wr_din[40] => mem.DATAIN40
wr_din[41] => mem~42.DATAIN
wr_din[41] => mem.DATAIN41
wr_din[42] => mem~41.DATAIN
wr_din[42] => mem.DATAIN42
wr_din[43] => mem~40.DATAIN
wr_din[43] => mem.DATAIN43
wr_din[44] => mem~39.DATAIN
wr_din[44] => mem.DATAIN44
wr_din[45] => mem~38.DATAIN
wr_din[45] => mem.DATAIN45
wr_din[46] => mem~37.DATAIN
wr_din[46] => mem.DATAIN46
wr_din[47] => mem~36.DATAIN
wr_din[47] => mem.DATAIN47
wr_din[48] => mem~35.DATAIN
wr_din[48] => mem.DATAIN48
wr_din[49] => mem~34.DATAIN
wr_din[49] => mem.DATAIN49
wr_din[50] => mem~33.DATAIN
wr_din[50] => mem.DATAIN50
wr_din[51] => mem~32.DATAIN
wr_din[51] => mem.DATAIN51
wr_din[52] => mem~31.DATAIN
wr_din[52] => mem.DATAIN52
wr_din[53] => mem~30.DATAIN
wr_din[53] => mem.DATAIN53
wr_din[54] => mem~29.DATAIN
wr_din[54] => mem.DATAIN54
wr_din[55] => mem~28.DATAIN
wr_din[55] => mem.DATAIN55
wr_din[56] => mem~27.DATAIN
wr_din[56] => mem.DATAIN56
wr_din[57] => mem~26.DATAIN
wr_din[57] => mem.DATAIN57
wr_din[58] => mem~25.DATAIN
wr_din[58] => mem.DATAIN58
wr_din[59] => mem~24.DATAIN
wr_din[59] => mem.DATAIN59
wr_din[60] => mem~23.DATAIN
wr_din[60] => mem.DATAIN60
wr_din[61] => mem~22.DATAIN
wr_din[61] => mem.DATAIN61
wr_din[62] => mem~21.DATAIN
wr_din[62] => mem.DATAIN62
wr_din[63] => mem~20.DATAIN
wr_din[63] => mem.DATAIN63
wr_din[64] => mem~19.DATAIN
wr_din[64] => mem.DATAIN64
wr_din[65] => mem~18.DATAIN
wr_din[65] => mem.DATAIN65
wr_din[66] => mem~17.DATAIN
wr_din[66] => mem.DATAIN66
wr_din[67] => mem~16.DATAIN
wr_din[67] => mem.DATAIN67
wr_din[68] => mem~15.DATAIN
wr_din[68] => mem.DATAIN68
wr_din[69] => mem~14.DATAIN
wr_din[69] => mem.DATAIN69
wr_din[70] => mem~13.DATAIN
wr_din[70] => mem.DATAIN70
wr_din[71] => mem~12.DATAIN
wr_din[71] => mem.DATAIN71
wr_din[72] => mem~11.DATAIN
wr_din[72] => mem.DATAIN72
wr_din[73] => mem~10.DATAIN
wr_din[73] => mem.DATAIN73
wr_din[74] => mem~9.DATAIN
wr_din[74] => mem.DATAIN74
wr_din[75] => mem~8.DATAIN
wr_din[75] => mem.DATAIN75
wr_din[76] => mem~7.DATAIN
wr_din[76] => mem.DATAIN76
wr_din[77] => mem~6.DATAIN
wr_din[77] => mem.DATAIN77
wr_din[78] => mem~5.DATAIN
wr_din[78] => mem.DATAIN78
wr_din[79] => mem~4.DATAIN
wr_din[79] => mem.DATAIN79
rd_addr[0] => mem.RADDR
rd_addr[1] => mem.RADDR1
rd_addr[2] => mem.RADDR2
rd_addr[3] => mem.RADDR3
rd_dout[0] <= rd_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[1] <= rd_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[2] <= rd_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[3] <= rd_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[4] <= rd_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[5] <= rd_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[6] <= rd_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[7] <= rd_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[8] <= rd_dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[9] <= rd_dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[10] <= rd_dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[11] <= rd_dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[12] <= rd_dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[13] <= rd_dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[14] <= rd_dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[15] <= rd_dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[16] <= rd_dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[17] <= rd_dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[18] <= rd_dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[19] <= rd_dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[20] <= rd_dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[21] <= rd_dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[22] <= rd_dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[23] <= rd_dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[24] <= rd_dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[25] <= rd_dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[26] <= rd_dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[27] <= rd_dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[28] <= rd_dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[29] <= rd_dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[30] <= rd_dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[31] <= rd_dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[32] <= rd_dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[33] <= rd_dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[34] <= rd_dout[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[35] <= rd_dout[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[36] <= rd_dout[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[37] <= rd_dout[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[38] <= rd_dout[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[39] <= rd_dout[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[40] <= rd_dout[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[41] <= rd_dout[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[42] <= rd_dout[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[43] <= rd_dout[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[44] <= rd_dout[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[45] <= rd_dout[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[46] <= rd_dout[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[47] <= rd_dout[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[48] <= rd_dout[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[49] <= rd_dout[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[50] <= rd_dout[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[51] <= rd_dout[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[52] <= rd_dout[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[53] <= rd_dout[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[54] <= rd_dout[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[55] <= rd_dout[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[56] <= rd_dout[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[57] <= rd_dout[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[58] <= rd_dout[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[59] <= rd_dout[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[60] <= rd_dout[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[61] <= rd_dout[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[62] <= rd_dout[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[63] <= rd_dout[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[64] <= rd_dout[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[65] <= rd_dout[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[66] <= rd_dout[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[67] <= rd_dout[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[68] <= rd_dout[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[69] <= rd_dout[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[70] <= rd_dout[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[71] <= rd_dout[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[72] <= rd_dout[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[73] <= rd_dout[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[74] <= rd_dout[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[75] <= rd_dout[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[76] <= rd_dout[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[77] <= rd_dout[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[78] <= rd_dout[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[79] <= rd_dout[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus
d2b_fifo_q[0] => dout.DATAB
d2b_fifo_q[0] => shiftreg.DATAB
d2b_fifo_q[1] => dout.DATAB
d2b_fifo_q[1] => shiftreg.DATAB
d2b_fifo_q[2] => dout.DATAB
d2b_fifo_q[2] => shiftreg.DATAB
d2b_fifo_q[3] => dout.DATAB
d2b_fifo_q[3] => shiftreg.DATAB
d2b_fifo_q[4] => dout.DATAB
d2b_fifo_q[4] => shiftreg.DATAB
d2b_fifo_q[5] => dout.DATAB
d2b_fifo_q[5] => shiftreg.DATAB
d2b_fifo_q[6] => dout.DATAB
d2b_fifo_q[6] => shiftreg.DATAB
d2b_fifo_q[7] => dout.DATAB
d2b_fifo_q[7] => shiftreg.DATAB
d2b_fifo_q[8] => shiftreg.DATAB
d2b_fifo_q[8] => shiftreg.DATAB
d2b_fifo_q[9] => shiftreg.DATAB
d2b_fifo_q[9] => shiftreg.DATAB
d2b_fifo_q[10] => shiftreg.DATAB
d2b_fifo_q[10] => shiftreg.DATAB
d2b_fifo_q[11] => shiftreg.DATAB
d2b_fifo_q[11] => shiftreg.DATAB
d2b_fifo_q[12] => shiftreg.DATAB
d2b_fifo_q[12] => shiftreg.DATAB
d2b_fifo_q[13] => shiftreg.DATAB
d2b_fifo_q[13] => shiftreg.DATAB
d2b_fifo_q[14] => shiftreg.DATAB
d2b_fifo_q[14] => shiftreg.DATAB
d2b_fifo_q[15] => shiftreg.DATAB
d2b_fifo_q[15] => shiftreg.DATAB
d2b_fifo_q[16] => shiftreg.DATAB
d2b_fifo_q[16] => shiftreg.DATAB
d2b_fifo_q[17] => shiftreg.DATAB
d2b_fifo_q[17] => shiftreg.DATAB
d2b_fifo_q[18] => shiftreg.DATAB
d2b_fifo_q[18] => shiftreg.DATAB
d2b_fifo_q[19] => shiftreg.DATAB
d2b_fifo_q[19] => shiftreg.DATAB
d2b_fifo_q[20] => shiftreg.DATAB
d2b_fifo_q[20] => shiftreg.DATAB
d2b_fifo_q[21] => shiftreg.DATAB
d2b_fifo_q[21] => shiftreg.DATAB
d2b_fifo_q[22] => shiftreg.DATAB
d2b_fifo_q[22] => shiftreg.DATAB
d2b_fifo_q[23] => shiftreg.DATAB
d2b_fifo_q[23] => shiftreg.DATAB
d2b_fifo_q[24] => shiftreg.DATAB
d2b_fifo_q[24] => shiftreg.DATAB
d2b_fifo_q[25] => shiftreg.DATAB
d2b_fifo_q[25] => shiftreg.DATAB
d2b_fifo_q[26] => shiftreg.DATAB
d2b_fifo_q[26] => shiftreg.DATAB
d2b_fifo_q[27] => shiftreg.DATAB
d2b_fifo_q[27] => shiftreg.DATAB
d2b_fifo_q[28] => shiftreg.DATAB
d2b_fifo_q[28] => shiftreg.DATAB
d2b_fifo_q[29] => shiftreg.DATAB
d2b_fifo_q[29] => shiftreg.DATAB
d2b_fifo_q[30] => shiftreg.DATAB
d2b_fifo_q[30] => shiftreg.DATAB
d2b_fifo_q[31] => shiftreg.DATAB
d2b_fifo_q[31] => shiftreg.DATAB
d2b_fifo_q[32] => shiftreg.DATAB
d2b_fifo_q[32] => shiftreg.DATAB
d2b_fifo_q[33] => shiftreg.DATAB
d2b_fifo_q[33] => shiftreg.DATAB
d2b_fifo_q[34] => shiftreg.DATAB
d2b_fifo_q[34] => shiftreg.DATAB
d2b_fifo_q[35] => shiftreg.DATAB
d2b_fifo_q[35] => shiftreg.DATAB
d2b_fifo_q[36] => shiftreg.DATAB
d2b_fifo_q[36] => shiftreg.DATAB
d2b_fifo_q[37] => shiftreg.DATAB
d2b_fifo_q[37] => shiftreg.DATAB
d2b_fifo_q[38] => shiftreg.DATAB
d2b_fifo_q[38] => shiftreg.DATAB
d2b_fifo_q[39] => shiftreg.DATAB
d2b_fifo_q[39] => shiftreg.DATAB
d2b_fifo_q[40] => shiftreg.DATAB
d2b_fifo_q[40] => shiftreg.DATAB
d2b_fifo_q[41] => shiftreg.DATAB
d2b_fifo_q[41] => shiftreg.DATAB
d2b_fifo_q[42] => shiftreg.DATAB
d2b_fifo_q[42] => shiftreg.DATAB
d2b_fifo_q[43] => shiftreg.DATAB
d2b_fifo_q[43] => shiftreg.DATAB
d2b_fifo_q[44] => shiftreg.DATAB
d2b_fifo_q[44] => shiftreg.DATAB
d2b_fifo_q[45] => shiftreg.DATAB
d2b_fifo_q[45] => shiftreg.DATAB
d2b_fifo_q[46] => shiftreg.DATAB
d2b_fifo_q[46] => shiftreg.DATAB
d2b_fifo_q[47] => shiftreg.DATAB
d2b_fifo_q[47] => shiftreg.DATAB
d2b_fifo_q[48] => shiftreg.DATAB
d2b_fifo_q[48] => shiftreg.DATAB
d2b_fifo_q[49] => shiftreg.DATAB
d2b_fifo_q[49] => shiftreg.DATAB
d2b_fifo_q[50] => shiftreg.DATAB
d2b_fifo_q[50] => shiftreg.DATAB
d2b_fifo_q[51] => shiftreg.DATAB
d2b_fifo_q[51] => shiftreg.DATAB
d2b_fifo_q[52] => shiftreg.DATAB
d2b_fifo_q[52] => shiftreg.DATAB
d2b_fifo_q[53] => shiftreg.DATAB
d2b_fifo_q[53] => shiftreg.DATAB
d2b_fifo_q[54] => shiftreg.DATAB
d2b_fifo_q[54] => shiftreg.DATAB
d2b_fifo_q[55] => shiftreg.DATAB
d2b_fifo_q[55] => shiftreg.DATAB
d2b_fifo_q[56] => shiftreg.DATAB
d2b_fifo_q[56] => shiftreg.DATAB
d2b_fifo_q[57] => shiftreg.DATAB
d2b_fifo_q[57] => shiftreg.DATAB
d2b_fifo_q[58] => shiftreg.DATAB
d2b_fifo_q[58] => shiftreg.DATAB
d2b_fifo_q[59] => shiftreg.DATAB
d2b_fifo_q[59] => shiftreg.DATAB
d2b_fifo_q[60] => shiftreg.DATAB
d2b_fifo_q[60] => shiftreg.DATAB
d2b_fifo_q[61] => shiftreg.DATAB
d2b_fifo_q[61] => shiftreg.DATAB
d2b_fifo_q[62] => shiftreg.DATAB
d2b_fifo_q[62] => shiftreg.DATAB
d2b_fifo_q[63] => shiftreg.DATAB
d2b_fifo_q[63] => shiftreg.DATAB
d2b_fifo_q[64] => shiftreg.DATAB
d2b_fifo_q[64] => shiftreg.DATAB
d2b_fifo_q[65] => shiftreg.DATAB
d2b_fifo_q[65] => shiftreg.DATAB
d2b_fifo_q[66] => shiftreg.DATAB
d2b_fifo_q[66] => shiftreg.DATAB
d2b_fifo_q[67] => shiftreg.DATAB
d2b_fifo_q[67] => shiftreg.DATAB
d2b_fifo_q[68] => shiftreg.DATAB
d2b_fifo_q[68] => shiftreg.DATAB
d2b_fifo_q[69] => shiftreg.DATAB
d2b_fifo_q[69] => shiftreg.DATAB
d2b_fifo_q[70] => shiftreg.DATAB
d2b_fifo_q[70] => shiftreg.DATAB
d2b_fifo_q[71] => shiftreg.DATAB
d2b_fifo_q[71] => shiftreg.DATAB
d2b_fifo_q[72] => shiftreg.DATAB
d2b_fifo_q[72] => shiftreg.DATAB
d2b_fifo_q[73] => shiftreg.DATAB
d2b_fifo_q[73] => shiftreg.DATAB
d2b_fifo_q[74] => shiftreg.DATAB
d2b_fifo_q[74] => shiftreg.DATAB
d2b_fifo_q[75] => shiftreg.DATAB
d2b_fifo_q[75] => shiftreg.DATAB
d2b_fifo_q[76] => shiftreg.DATAB
d2b_fifo_q[76] => shiftreg.DATAB
d2b_fifo_q[77] => shiftreg.DATAB
d2b_fifo_q[77] => shiftreg.DATAB
d2b_fifo_q[78] => shiftreg.DATAB
d2b_fifo_q[78] => shiftreg.DATAB
d2b_fifo_q[79] => shiftreg.DATAB
d2b_fifo_q[79] => shiftreg.DATAB
d2b_fifo_rdreq <= d2b_fifo_rdreq_int.DB_MAX_OUTPUT_PORT_TYPE
d2b_fifo_empty => d2b_fifo_rdreq_int.IN1
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_ready => remword_next.IN1
dout_ready => remword_next.IN1
dout_ready => process_0.IN1
dout_ready => process_0.IN1
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
clk => shiftreg[4].CLK
clk => shiftreg[5].CLK
clk => shiftreg[6].CLK
clk => shiftreg[7].CLK
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
clk => shiftreg[10].CLK
clk => shiftreg[11].CLK
clk => shiftreg[12].CLK
clk => shiftreg[13].CLK
clk => shiftreg[14].CLK
clk => shiftreg[15].CLK
clk => shiftreg[16].CLK
clk => shiftreg[17].CLK
clk => shiftreg[18].CLK
clk => shiftreg[19].CLK
clk => shiftreg[20].CLK
clk => shiftreg[21].CLK
clk => shiftreg[22].CLK
clk => shiftreg[23].CLK
clk => shiftreg[24].CLK
clk => shiftreg[25].CLK
clk => shiftreg[26].CLK
clk => shiftreg[27].CLK
clk => shiftreg[28].CLK
clk => shiftreg[29].CLK
clk => shiftreg[30].CLK
clk => shiftreg[31].CLK
clk => shiftreg[32].CLK
clk => shiftreg[33].CLK
clk => shiftreg[34].CLK
clk => shiftreg[35].CLK
clk => shiftreg[36].CLK
clk => shiftreg[37].CLK
clk => shiftreg[38].CLK
clk => shiftreg[39].CLK
clk => shiftreg[40].CLK
clk => shiftreg[41].CLK
clk => shiftreg[42].CLK
clk => shiftreg[43].CLK
clk => shiftreg[44].CLK
clk => shiftreg[45].CLK
clk => shiftreg[46].CLK
clk => shiftreg[47].CLK
clk => shiftreg[48].CLK
clk => shiftreg[49].CLK
clk => shiftreg[50].CLK
clk => shiftreg[51].CLK
clk => shiftreg[52].CLK
clk => shiftreg[53].CLK
clk => shiftreg[54].CLK
clk => shiftreg[55].CLK
clk => shiftreg[56].CLK
clk => shiftreg[57].CLK
clk => shiftreg[58].CLK
clk => shiftreg[59].CLK
clk => shiftreg[60].CLK
clk => shiftreg[61].CLK
clk => shiftreg[62].CLK
clk => shiftreg[63].CLK
clk => shiftreg[64].CLK
clk => shiftreg[65].CLK
clk => shiftreg[66].CLK
clk => shiftreg[67].CLK
clk => shiftreg[68].CLK
clk => shiftreg[69].CLK
clk => shiftreg[70].CLK
clk => shiftreg[71].CLK
clk => shiftreg[72].CLK
clk => shiftreg[73].CLK
clk => shiftreg[74].CLK
clk => shiftreg[75].CLK
clk => shiftreg[76].CLK
clk => shiftreg[77].CLK
clk => shiftreg[78].CLK
clk => shiftreg[79].CLK
clk => dout_valid~reg0.CLK
clk => d2b_fifo_valid.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => remword[0].CLK
clk => remword[1].CLK
clk => remword[2].CLK
clk => remword[3].CLK
reset => remword.OUTPUTSELECT
reset => remword.OUTPUTSELECT
reset => remword.OUTPUTSELECT
reset => remword.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => shiftreg[0].ENA
reset => shiftreg[1].ENA
reset => shiftreg[2].ENA
reset => shiftreg[3].ENA
reset => shiftreg[4].ENA
reset => shiftreg[5].ENA
reset => shiftreg[6].ENA
reset => shiftreg[7].ENA
reset => shiftreg[8].ENA
reset => shiftreg[9].ENA
reset => shiftreg[10].ENA
reset => shiftreg[11].ENA
reset => shiftreg[12].ENA
reset => shiftreg[13].ENA
reset => shiftreg[14].ENA
reset => shiftreg[15].ENA
reset => shiftreg[16].ENA
reset => shiftreg[17].ENA
reset => shiftreg[18].ENA
reset => shiftreg[19].ENA
reset => shiftreg[20].ENA
reset => shiftreg[21].ENA
reset => shiftreg[22].ENA
reset => shiftreg[23].ENA
reset => shiftreg[24].ENA
reset => shiftreg[25].ENA
reset => shiftreg[26].ENA
reset => shiftreg[27].ENA
reset => shiftreg[28].ENA
reset => shiftreg[29].ENA
reset => shiftreg[30].ENA
reset => shiftreg[31].ENA
reset => shiftreg[32].ENA
reset => shiftreg[33].ENA
reset => shiftreg[34].ENA
reset => shiftreg[35].ENA
reset => shiftreg[36].ENA
reset => shiftreg[37].ENA
reset => shiftreg[38].ENA
reset => shiftreg[39].ENA
reset => shiftreg[40].ENA
reset => shiftreg[41].ENA
reset => shiftreg[42].ENA
reset => shiftreg[43].ENA
reset => shiftreg[44].ENA
reset => shiftreg[45].ENA
reset => shiftreg[46].ENA
reset => shiftreg[47].ENA
reset => shiftreg[48].ENA
reset => shiftreg[49].ENA
reset => shiftreg[50].ENA
reset => shiftreg[51].ENA
reset => shiftreg[52].ENA
reset => shiftreg[53].ENA
reset => shiftreg[54].ENA
reset => shiftreg[55].ENA
reset => shiftreg[56].ENA
reset => shiftreg[57].ENA
reset => shiftreg[58].ENA
reset => shiftreg[59].ENA
reset => shiftreg[60].ENA
reset => shiftreg[61].ENA
reset => shiftreg[62].ENA
reset => shiftreg[63].ENA
reset => shiftreg[64].ENA
reset => shiftreg[65].ENA
reset => shiftreg[66].ENA
reset => shiftreg[67].ENA
reset => shiftreg[68].ENA
reset => shiftreg[69].ENA
reset => shiftreg[70].ENA
reset => shiftreg[71].ENA
reset => shiftreg[72].ENA
reset => shiftreg[73].ENA
reset => shiftreg[74].ENA
reset => shiftreg[75].ENA
reset => shiftreg[76].ENA
reset => shiftreg[77].ENA
reset => shiftreg[78].ENA
reset => shiftreg[79].ENA
reset => dout_valid~reg0.ENA
reset => d2b_fifo_valid.ENA


|bb_shaping_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|bb_shaping_wrapper:u_dut
clk => bb_shaping:u_bb_shaping.clk
enb => bb_shaping:u_bb_shaping.clk_enable
reset => bb_shaping:u_bb_shaping.reset_x
din[0] => bb_shaping:u_bb_shaping.inphase[0]
din[1] => bb_shaping:u_bb_shaping.inphase[1]
din[2] => bb_shaping:u_bb_shaping.inphase[2]
din[3] => bb_shaping:u_bb_shaping.inphase[3]
din[4] => bb_shaping:u_bb_shaping.inphase[4]
din[5] => bb_shaping:u_bb_shaping.inphase[5]
din[6] => bb_shaping:u_bb_shaping.inphase[6]
din[7] => bb_shaping:u_bb_shaping.inphase[7]
din[8] => bb_shaping:u_bb_shaping.inphase[8]
din[9] => bb_shaping:u_bb_shaping.inphase[9]
din[10] => bb_shaping:u_bb_shaping.inphase[10]
din[11] => bb_shaping:u_bb_shaping.inphase[11]
din[12] => bb_shaping:u_bb_shaping.inphase[12]
din[13] => bb_shaping:u_bb_shaping.inphase[13]
din[14] => bb_shaping:u_bb_shaping.inphase[14]
din[15] => bb_shaping:u_bb_shaping.inphase[15]
din[16] => bb_shaping:u_bb_shaping.inphase[16]
din[17] => bb_shaping:u_bb_shaping.inphase[17]
din[18] => ~NO_FANOUT~
din[19] => ~NO_FANOUT~
din[20] => ~NO_FANOUT~
din[21] => ~NO_FANOUT~
din[22] => ~NO_FANOUT~
din[23] => ~NO_FANOUT~
din[24] => bb_shaping:u_bb_shaping.quadrature[0]
din[25] => bb_shaping:u_bb_shaping.quadrature[1]
din[26] => bb_shaping:u_bb_shaping.quadrature[2]
din[27] => bb_shaping:u_bb_shaping.quadrature[3]
din[28] => bb_shaping:u_bb_shaping.quadrature[4]
din[29] => bb_shaping:u_bb_shaping.quadrature[5]
din[30] => bb_shaping:u_bb_shaping.quadrature[6]
din[31] => bb_shaping:u_bb_shaping.quadrature[7]
din[32] => bb_shaping:u_bb_shaping.quadrature[8]
din[33] => bb_shaping:u_bb_shaping.quadrature[9]
din[34] => bb_shaping:u_bb_shaping.quadrature[10]
din[35] => bb_shaping:u_bb_shaping.quadrature[11]
din[36] => bb_shaping:u_bb_shaping.quadrature[12]
din[37] => bb_shaping:u_bb_shaping.quadrature[13]
din[38] => bb_shaping:u_bb_shaping.quadrature[14]
din[39] => bb_shaping:u_bb_shaping.quadrature[15]
din[40] => bb_shaping:u_bb_shaping.quadrature[16]
din[41] => bb_shaping:u_bb_shaping.quadrature[17]
din[42] => ~NO_FANOUT~
din[43] => ~NO_FANOUT~
din[44] => ~NO_FANOUT~
din[45] => ~NO_FANOUT~
din[46] => ~NO_FANOUT~
din[47] => ~NO_FANOUT~
dout[0] <= bb_shaping:u_bb_shaping.i_filtered[0]
dout[1] <= bb_shaping:u_bb_shaping.i_filtered[1]
dout[2] <= bb_shaping:u_bb_shaping.i_filtered[2]
dout[3] <= bb_shaping:u_bb_shaping.i_filtered[3]
dout[4] <= bb_shaping:u_bb_shaping.i_filtered[4]
dout[5] <= bb_shaping:u_bb_shaping.i_filtered[5]
dout[6] <= bb_shaping:u_bb_shaping.i_filtered[6]
dout[7] <= bb_shaping:u_bb_shaping.i_filtered[7]
dout[8] <= bb_shaping:u_bb_shaping.i_filtered[8]
dout[9] <= bb_shaping:u_bb_shaping.i_filtered[9]
dout[10] <= bb_shaping:u_bb_shaping.i_filtered[10]
dout[11] <= bb_shaping:u_bb_shaping.i_filtered[11]
dout[12] <= bb_shaping:u_bb_shaping.i_filtered[12]
dout[13] <= bb_shaping:u_bb_shaping.i_filtered[13]
dout[14] <= bb_shaping:u_bb_shaping.i_filtered[14]
dout[15] <= bb_shaping:u_bb_shaping.i_filtered[15]
dout[16] <= bb_shaping:u_bb_shaping.i_filtered[16]
dout[17] <= bb_shaping:u_bb_shaping.i_filtered[17]
dout[18] <= bb_shaping:u_bb_shaping.i_filtered[18]
dout[19] <= bb_shaping:u_bb_shaping.i_filtered[19]
dout[20] <= bb_shaping:u_bb_shaping.i_filtered[20]
dout[21] <= bb_shaping:u_bb_shaping.i_filtered[21]
dout[22] <= bb_shaping:u_bb_shaping.i_filtered[22]
dout[23] <= bb_shaping:u_bb_shaping.i_filtered[23]
dout[24] <= bb_shaping:u_bb_shaping.i_filtered[24]
dout[25] <= bb_shaping:u_bb_shaping.i_filtered[25]
dout[26] <= bb_shaping:u_bb_shaping.i_filtered[26]
dout[27] <= bb_shaping:u_bb_shaping.i_filtered[27]
dout[28] <= bb_shaping:u_bb_shaping.i_filtered[28]
dout[29] <= bb_shaping:u_bb_shaping.i_filtered[29]
dout[30] <= bb_shaping:u_bb_shaping.i_filtered[30]
dout[31] <= bb_shaping:u_bb_shaping.i_filtered[31]
dout[32] <= bb_shaping:u_bb_shaping.i_filtered[32]
dout[33] <= bb_shaping:u_bb_shaping.i_filtered[33]
dout[34] <= bb_shaping:u_bb_shaping.i_filtered[34]
dout[35] <= bb_shaping:u_bb_shaping.i_filtered[35]
dout[36] <= bb_shaping:u_bb_shaping.i_filtered[36]
dout[37] <= bb_shaping:u_bb_shaping.i_filtered[37]
dout[38] <= <GND>
dout[39] <= <GND>
dout[40] <= bb_shaping:u_bb_shaping.q_filtered[0]
dout[41] <= bb_shaping:u_bb_shaping.q_filtered[1]
dout[42] <= bb_shaping:u_bb_shaping.q_filtered[2]
dout[43] <= bb_shaping:u_bb_shaping.q_filtered[3]
dout[44] <= bb_shaping:u_bb_shaping.q_filtered[4]
dout[45] <= bb_shaping:u_bb_shaping.q_filtered[5]
dout[46] <= bb_shaping:u_bb_shaping.q_filtered[6]
dout[47] <= bb_shaping:u_bb_shaping.q_filtered[7]
dout[48] <= bb_shaping:u_bb_shaping.q_filtered[8]
dout[49] <= bb_shaping:u_bb_shaping.q_filtered[9]
dout[50] <= bb_shaping:u_bb_shaping.q_filtered[10]
dout[51] <= bb_shaping:u_bb_shaping.q_filtered[11]
dout[52] <= bb_shaping:u_bb_shaping.q_filtered[12]
dout[53] <= bb_shaping:u_bb_shaping.q_filtered[13]
dout[54] <= bb_shaping:u_bb_shaping.q_filtered[14]
dout[55] <= bb_shaping:u_bb_shaping.q_filtered[15]
dout[56] <= bb_shaping:u_bb_shaping.q_filtered[16]
dout[57] <= bb_shaping:u_bb_shaping.q_filtered[17]
dout[58] <= bb_shaping:u_bb_shaping.q_filtered[18]
dout[59] <= bb_shaping:u_bb_shaping.q_filtered[19]
dout[60] <= bb_shaping:u_bb_shaping.q_filtered[20]
dout[61] <= bb_shaping:u_bb_shaping.q_filtered[21]
dout[62] <= bb_shaping:u_bb_shaping.q_filtered[22]
dout[63] <= bb_shaping:u_bb_shaping.q_filtered[23]
dout[64] <= bb_shaping:u_bb_shaping.q_filtered[24]
dout[65] <= bb_shaping:u_bb_shaping.q_filtered[25]
dout[66] <= bb_shaping:u_bb_shaping.q_filtered[26]
dout[67] <= bb_shaping:u_bb_shaping.q_filtered[27]
dout[68] <= bb_shaping:u_bb_shaping.q_filtered[28]
dout[69] <= bb_shaping:u_bb_shaping.q_filtered[29]
dout[70] <= bb_shaping:u_bb_shaping.q_filtered[30]
dout[71] <= bb_shaping:u_bb_shaping.q_filtered[31]
dout[72] <= bb_shaping:u_bb_shaping.q_filtered[32]
dout[73] <= bb_shaping:u_bb_shaping.q_filtered[33]
dout[74] <= bb_shaping:u_bb_shaping.q_filtered[34]
dout[75] <= bb_shaping:u_bb_shaping.q_filtered[35]
dout[76] <= bb_shaping:u_bb_shaping.q_filtered[36]
dout[77] <= bb_shaping:u_bb_shaping.q_filtered[37]
dout[78] <= <GND>
dout[79] <= <GND>


|bb_shaping_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|bb_shaping_wrapper:u_dut|bb_shaping:u_bb_shaping
clk => fir_interpolation:u_FIR_Interpolation.clk
clk => fir_interpolation1:u_FIR_Interpolation1.clk
reset_x => fir_interpolation:u_FIR_Interpolation.reset_x
reset_x => fir_interpolation1:u_FIR_Interpolation1.reset_x
clk_enable => fir_interpolation:u_FIR_Interpolation.enb_1_1_1
clk_enable => fir_interpolation1:u_FIR_Interpolation1.enb_1_1_1
clk_enable => ce_out.DATAIN
inphase[0] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[0]
inphase[1] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[1]
inphase[2] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[2]
inphase[3] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[3]
inphase[4] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[4]
inphase[5] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[5]
inphase[6] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[6]
inphase[7] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[7]
inphase[8] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[8]
inphase[9] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[9]
inphase[10] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[10]
inphase[11] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[11]
inphase[12] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[12]
inphase[13] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[13]
inphase[14] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[14]
inphase[15] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[15]
inphase[16] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[16]
inphase[17] => fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_in[17]
quadrature[0] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[0]
quadrature[1] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[1]
quadrature[2] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[2]
quadrature[3] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[3]
quadrature[4] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[4]
quadrature[5] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[5]
quadrature[6] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[6]
quadrature[7] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[7]
quadrature[8] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[8]
quadrature[9] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[9]
quadrature[10] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[10]
quadrature[11] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[11]
quadrature[12] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[12]
quadrature[13] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[13]
quadrature[14] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[14]
quadrature[15] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[15]
quadrature[16] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[16]
quadrature[17] => fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_in[17]
ce_out <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
i_filtered[0] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[0]
i_filtered[1] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[1]
i_filtered[2] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[2]
i_filtered[3] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[3]
i_filtered[4] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[4]
i_filtered[5] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[5]
i_filtered[6] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[6]
i_filtered[7] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[7]
i_filtered[8] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[8]
i_filtered[9] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[9]
i_filtered[10] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[10]
i_filtered[11] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[11]
i_filtered[12] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[12]
i_filtered[13] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[13]
i_filtered[14] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[14]
i_filtered[15] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[15]
i_filtered[16] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[16]
i_filtered[17] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[17]
i_filtered[18] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[18]
i_filtered[19] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[19]
i_filtered[20] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[20]
i_filtered[21] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[21]
i_filtered[22] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[22]
i_filtered[23] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[23]
i_filtered[24] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[24]
i_filtered[25] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[25]
i_filtered[26] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[26]
i_filtered[27] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[27]
i_filtered[28] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[28]
i_filtered[29] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[29]
i_filtered[30] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[30]
i_filtered[31] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[31]
i_filtered[32] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[32]
i_filtered[33] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[33]
i_filtered[34] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[34]
i_filtered[35] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[35]
i_filtered[36] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[36]
i_filtered[37] <= fir_interpolation:u_FIR_Interpolation.FIR_Interpolation_out[37]
q_filtered[0] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[0]
q_filtered[1] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[1]
q_filtered[2] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[2]
q_filtered[3] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[3]
q_filtered[4] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[4]
q_filtered[5] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[5]
q_filtered[6] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[6]
q_filtered[7] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[7]
q_filtered[8] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[8]
q_filtered[9] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[9]
q_filtered[10] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[10]
q_filtered[11] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[11]
q_filtered[12] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[12]
q_filtered[13] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[13]
q_filtered[14] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[14]
q_filtered[15] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[15]
q_filtered[16] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[16]
q_filtered[17] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[17]
q_filtered[18] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[18]
q_filtered[19] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[19]
q_filtered[20] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[20]
q_filtered[21] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[21]
q_filtered[22] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[22]
q_filtered[23] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[23]
q_filtered[24] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[24]
q_filtered[25] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[25]
q_filtered[26] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[26]
q_filtered[27] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[27]
q_filtered[28] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[28]
q_filtered[29] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[29]
q_filtered[30] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[30]
q_filtered[31] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[31]
q_filtered[32] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[32]
q_filtered[33] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[33]
q_filtered[34] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[34]
q_filtered[35] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[35]
q_filtered[36] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[36]
q_filtered[37] <= fir_interpolation1:u_FIR_Interpolation1.FIR_Interpolation1_out[37]


|bb_shaping_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|bb_shaping_wrapper:u_dut|bb_shaping:u_bb_shaping|FIR_Interpolation:u_FIR_Interpolation
clk => regout[0].CLK
clk => regout[1].CLK
clk => regout[2].CLK
clk => regout[3].CLK
clk => regout[4].CLK
clk => regout[5].CLK
clk => regout[6].CLK
clk => regout[7].CLK
clk => regout[8].CLK
clk => regout[9].CLK
clk => regout[10].CLK
clk => regout[11].CLK
clk => regout[12].CLK
clk => regout[13].CLK
clk => regout[14].CLK
clk => regout[15].CLK
clk => regout[16].CLK
clk => regout[17].CLK
clk => regout[18].CLK
clk => regout[19].CLK
clk => regout[20].CLK
clk => regout[21].CLK
clk => regout[22].CLK
clk => regout[23].CLK
clk => regout[24].CLK
clk => regout[25].CLK
clk => regout[26].CLK
clk => regout[27].CLK
clk => regout[28].CLK
clk => regout[29].CLK
clk => regout[30].CLK
clk => regout[31].CLK
clk => regout[32].CLK
clk => regout[33].CLK
clk => regout[34].CLK
clk => regout[35].CLK
clk => regout[36].CLK
clk => regout[37].CLK
clk => delay_pipeline[9][0].CLK
clk => delay_pipeline[9][1].CLK
clk => delay_pipeline[9][2].CLK
clk => delay_pipeline[9][3].CLK
clk => delay_pipeline[9][4].CLK
clk => delay_pipeline[9][5].CLK
clk => delay_pipeline[9][6].CLK
clk => delay_pipeline[9][7].CLK
clk => delay_pipeline[9][8].CLK
clk => delay_pipeline[9][9].CLK
clk => delay_pipeline[9][10].CLK
clk => delay_pipeline[9][11].CLK
clk => delay_pipeline[9][12].CLK
clk => delay_pipeline[9][13].CLK
clk => delay_pipeline[9][14].CLK
clk => delay_pipeline[9][15].CLK
clk => delay_pipeline[9][16].CLK
clk => delay_pipeline[9][17].CLK
clk => delay_pipeline[8][0].CLK
clk => delay_pipeline[8][1].CLK
clk => delay_pipeline[8][2].CLK
clk => delay_pipeline[8][3].CLK
clk => delay_pipeline[8][4].CLK
clk => delay_pipeline[8][5].CLK
clk => delay_pipeline[8][6].CLK
clk => delay_pipeline[8][7].CLK
clk => delay_pipeline[8][8].CLK
clk => delay_pipeline[8][9].CLK
clk => delay_pipeline[8][10].CLK
clk => delay_pipeline[8][11].CLK
clk => delay_pipeline[8][12].CLK
clk => delay_pipeline[8][13].CLK
clk => delay_pipeline[8][14].CLK
clk => delay_pipeline[8][15].CLK
clk => delay_pipeline[8][16].CLK
clk => delay_pipeline[8][17].CLK
clk => delay_pipeline[7][0].CLK
clk => delay_pipeline[7][1].CLK
clk => delay_pipeline[7][2].CLK
clk => delay_pipeline[7][3].CLK
clk => delay_pipeline[7][4].CLK
clk => delay_pipeline[7][5].CLK
clk => delay_pipeline[7][6].CLK
clk => delay_pipeline[7][7].CLK
clk => delay_pipeline[7][8].CLK
clk => delay_pipeline[7][9].CLK
clk => delay_pipeline[7][10].CLK
clk => delay_pipeline[7][11].CLK
clk => delay_pipeline[7][12].CLK
clk => delay_pipeline[7][13].CLK
clk => delay_pipeline[7][14].CLK
clk => delay_pipeline[7][15].CLK
clk => delay_pipeline[7][16].CLK
clk => delay_pipeline[7][17].CLK
clk => delay_pipeline[6][0].CLK
clk => delay_pipeline[6][1].CLK
clk => delay_pipeline[6][2].CLK
clk => delay_pipeline[6][3].CLK
clk => delay_pipeline[6][4].CLK
clk => delay_pipeline[6][5].CLK
clk => delay_pipeline[6][6].CLK
clk => delay_pipeline[6][7].CLK
clk => delay_pipeline[6][8].CLK
clk => delay_pipeline[6][9].CLK
clk => delay_pipeline[6][10].CLK
clk => delay_pipeline[6][11].CLK
clk => delay_pipeline[6][12].CLK
clk => delay_pipeline[6][13].CLK
clk => delay_pipeline[6][14].CLK
clk => delay_pipeline[6][15].CLK
clk => delay_pipeline[6][16].CLK
clk => delay_pipeline[6][17].CLK
clk => delay_pipeline[5][0].CLK
clk => delay_pipeline[5][1].CLK
clk => delay_pipeline[5][2].CLK
clk => delay_pipeline[5][3].CLK
clk => delay_pipeline[5][4].CLK
clk => delay_pipeline[5][5].CLK
clk => delay_pipeline[5][6].CLK
clk => delay_pipeline[5][7].CLK
clk => delay_pipeline[5][8].CLK
clk => delay_pipeline[5][9].CLK
clk => delay_pipeline[5][10].CLK
clk => delay_pipeline[5][11].CLK
clk => delay_pipeline[5][12].CLK
clk => delay_pipeline[5][13].CLK
clk => delay_pipeline[5][14].CLK
clk => delay_pipeline[5][15].CLK
clk => delay_pipeline[5][16].CLK
clk => delay_pipeline[5][17].CLK
clk => delay_pipeline[4][0].CLK
clk => delay_pipeline[4][1].CLK
clk => delay_pipeline[4][2].CLK
clk => delay_pipeline[4][3].CLK
clk => delay_pipeline[4][4].CLK
clk => delay_pipeline[4][5].CLK
clk => delay_pipeline[4][6].CLK
clk => delay_pipeline[4][7].CLK
clk => delay_pipeline[4][8].CLK
clk => delay_pipeline[4][9].CLK
clk => delay_pipeline[4][10].CLK
clk => delay_pipeline[4][11].CLK
clk => delay_pipeline[4][12].CLK
clk => delay_pipeline[4][13].CLK
clk => delay_pipeline[4][14].CLK
clk => delay_pipeline[4][15].CLK
clk => delay_pipeline[4][16].CLK
clk => delay_pipeline[4][17].CLK
clk => delay_pipeline[3][0].CLK
clk => delay_pipeline[3][1].CLK
clk => delay_pipeline[3][2].CLK
clk => delay_pipeline[3][3].CLK
clk => delay_pipeline[3][4].CLK
clk => delay_pipeline[3][5].CLK
clk => delay_pipeline[3][6].CLK
clk => delay_pipeline[3][7].CLK
clk => delay_pipeline[3][8].CLK
clk => delay_pipeline[3][9].CLK
clk => delay_pipeline[3][10].CLK
clk => delay_pipeline[3][11].CLK
clk => delay_pipeline[3][12].CLK
clk => delay_pipeline[3][13].CLK
clk => delay_pipeline[3][14].CLK
clk => delay_pipeline[3][15].CLK
clk => delay_pipeline[3][16].CLK
clk => delay_pipeline[3][17].CLK
clk => delay_pipeline[2][0].CLK
clk => delay_pipeline[2][1].CLK
clk => delay_pipeline[2][2].CLK
clk => delay_pipeline[2][3].CLK
clk => delay_pipeline[2][4].CLK
clk => delay_pipeline[2][5].CLK
clk => delay_pipeline[2][6].CLK
clk => delay_pipeline[2][7].CLK
clk => delay_pipeline[2][8].CLK
clk => delay_pipeline[2][9].CLK
clk => delay_pipeline[2][10].CLK
clk => delay_pipeline[2][11].CLK
clk => delay_pipeline[2][12].CLK
clk => delay_pipeline[2][13].CLK
clk => delay_pipeline[2][14].CLK
clk => delay_pipeline[2][15].CLK
clk => delay_pipeline[2][16].CLK
clk => delay_pipeline[2][17].CLK
clk => delay_pipeline[1][0].CLK
clk => delay_pipeline[1][1].CLK
clk => delay_pipeline[1][2].CLK
clk => delay_pipeline[1][3].CLK
clk => delay_pipeline[1][4].CLK
clk => delay_pipeline[1][5].CLK
clk => delay_pipeline[1][6].CLK
clk => delay_pipeline[1][7].CLK
clk => delay_pipeline[1][8].CLK
clk => delay_pipeline[1][9].CLK
clk => delay_pipeline[1][10].CLK
clk => delay_pipeline[1][11].CLK
clk => delay_pipeline[1][12].CLK
clk => delay_pipeline[1][13].CLK
clk => delay_pipeline[1][14].CLK
clk => delay_pipeline[1][15].CLK
clk => delay_pipeline[1][16].CLK
clk => delay_pipeline[1][17].CLK
clk => delay_pipeline[0][0].CLK
clk => delay_pipeline[0][1].CLK
clk => delay_pipeline[0][2].CLK
clk => delay_pipeline[0][3].CLK
clk => delay_pipeline[0][4].CLK
clk => delay_pipeline[0][5].CLK
clk => delay_pipeline[0][6].CLK
clk => delay_pipeline[0][7].CLK
clk => delay_pipeline[0][8].CLK
clk => delay_pipeline[0][9].CLK
clk => delay_pipeline[0][10].CLK
clk => delay_pipeline[0][11].CLK
clk => delay_pipeline[0][12].CLK
clk => delay_pipeline[0][13].CLK
clk => delay_pipeline[0][14].CLK
clk => delay_pipeline[0][15].CLK
clk => delay_pipeline[0][16].CLK
clk => delay_pipeline[0][17].CLK
clk => cur_count[0].CLK
clk => cur_count[1].CLK
clk => cur_count[2].CLK
enb_1_1_1 => phase_7.IN1
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => cur_count[2].ENA
enb_1_1_1 => cur_count[1].ENA
enb_1_1_1 => cur_count[0].ENA
reset_x => regout[0].ACLR
reset_x => regout[1].ACLR
reset_x => regout[2].ACLR
reset_x => regout[3].ACLR
reset_x => regout[4].ACLR
reset_x => regout[5].ACLR
reset_x => regout[6].ACLR
reset_x => regout[7].ACLR
reset_x => regout[8].ACLR
reset_x => regout[9].ACLR
reset_x => regout[10].ACLR
reset_x => regout[11].ACLR
reset_x => regout[12].ACLR
reset_x => regout[13].ACLR
reset_x => regout[14].ACLR
reset_x => regout[15].ACLR
reset_x => regout[16].ACLR
reset_x => regout[17].ACLR
reset_x => regout[18].ACLR
reset_x => regout[19].ACLR
reset_x => regout[20].ACLR
reset_x => regout[21].ACLR
reset_x => regout[22].ACLR
reset_x => regout[23].ACLR
reset_x => regout[24].ACLR
reset_x => regout[25].ACLR
reset_x => regout[26].ACLR
reset_x => regout[27].ACLR
reset_x => regout[28].ACLR
reset_x => regout[29].ACLR
reset_x => regout[30].ACLR
reset_x => regout[31].ACLR
reset_x => regout[32].ACLR
reset_x => regout[33].ACLR
reset_x => regout[34].ACLR
reset_x => regout[35].ACLR
reset_x => regout[36].ACLR
reset_x => regout[37].ACLR
reset_x => delay_pipeline[9][0].ACLR
reset_x => delay_pipeline[9][1].ACLR
reset_x => delay_pipeline[9][2].ACLR
reset_x => delay_pipeline[9][3].ACLR
reset_x => delay_pipeline[9][4].ACLR
reset_x => delay_pipeline[9][5].ACLR
reset_x => delay_pipeline[9][6].ACLR
reset_x => delay_pipeline[9][7].ACLR
reset_x => delay_pipeline[9][8].ACLR
reset_x => delay_pipeline[9][9].ACLR
reset_x => delay_pipeline[9][10].ACLR
reset_x => delay_pipeline[9][11].ACLR
reset_x => delay_pipeline[9][12].ACLR
reset_x => delay_pipeline[9][13].ACLR
reset_x => delay_pipeline[9][14].ACLR
reset_x => delay_pipeline[9][15].ACLR
reset_x => delay_pipeline[9][16].ACLR
reset_x => delay_pipeline[9][17].ACLR
reset_x => delay_pipeline[8][0].ACLR
reset_x => delay_pipeline[8][1].ACLR
reset_x => delay_pipeline[8][2].ACLR
reset_x => delay_pipeline[8][3].ACLR
reset_x => delay_pipeline[8][4].ACLR
reset_x => delay_pipeline[8][5].ACLR
reset_x => delay_pipeline[8][6].ACLR
reset_x => delay_pipeline[8][7].ACLR
reset_x => delay_pipeline[8][8].ACLR
reset_x => delay_pipeline[8][9].ACLR
reset_x => delay_pipeline[8][10].ACLR
reset_x => delay_pipeline[8][11].ACLR
reset_x => delay_pipeline[8][12].ACLR
reset_x => delay_pipeline[8][13].ACLR
reset_x => delay_pipeline[8][14].ACLR
reset_x => delay_pipeline[8][15].ACLR
reset_x => delay_pipeline[8][16].ACLR
reset_x => delay_pipeline[8][17].ACLR
reset_x => delay_pipeline[7][0].ACLR
reset_x => delay_pipeline[7][1].ACLR
reset_x => delay_pipeline[7][2].ACLR
reset_x => delay_pipeline[7][3].ACLR
reset_x => delay_pipeline[7][4].ACLR
reset_x => delay_pipeline[7][5].ACLR
reset_x => delay_pipeline[7][6].ACLR
reset_x => delay_pipeline[7][7].ACLR
reset_x => delay_pipeline[7][8].ACLR
reset_x => delay_pipeline[7][9].ACLR
reset_x => delay_pipeline[7][10].ACLR
reset_x => delay_pipeline[7][11].ACLR
reset_x => delay_pipeline[7][12].ACLR
reset_x => delay_pipeline[7][13].ACLR
reset_x => delay_pipeline[7][14].ACLR
reset_x => delay_pipeline[7][15].ACLR
reset_x => delay_pipeline[7][16].ACLR
reset_x => delay_pipeline[7][17].ACLR
reset_x => delay_pipeline[6][0].ACLR
reset_x => delay_pipeline[6][1].ACLR
reset_x => delay_pipeline[6][2].ACLR
reset_x => delay_pipeline[6][3].ACLR
reset_x => delay_pipeline[6][4].ACLR
reset_x => delay_pipeline[6][5].ACLR
reset_x => delay_pipeline[6][6].ACLR
reset_x => delay_pipeline[6][7].ACLR
reset_x => delay_pipeline[6][8].ACLR
reset_x => delay_pipeline[6][9].ACLR
reset_x => delay_pipeline[6][10].ACLR
reset_x => delay_pipeline[6][11].ACLR
reset_x => delay_pipeline[6][12].ACLR
reset_x => delay_pipeline[6][13].ACLR
reset_x => delay_pipeline[6][14].ACLR
reset_x => delay_pipeline[6][15].ACLR
reset_x => delay_pipeline[6][16].ACLR
reset_x => delay_pipeline[6][17].ACLR
reset_x => delay_pipeline[5][0].ACLR
reset_x => delay_pipeline[5][1].ACLR
reset_x => delay_pipeline[5][2].ACLR
reset_x => delay_pipeline[5][3].ACLR
reset_x => delay_pipeline[5][4].ACLR
reset_x => delay_pipeline[5][5].ACLR
reset_x => delay_pipeline[5][6].ACLR
reset_x => delay_pipeline[5][7].ACLR
reset_x => delay_pipeline[5][8].ACLR
reset_x => delay_pipeline[5][9].ACLR
reset_x => delay_pipeline[5][10].ACLR
reset_x => delay_pipeline[5][11].ACLR
reset_x => delay_pipeline[5][12].ACLR
reset_x => delay_pipeline[5][13].ACLR
reset_x => delay_pipeline[5][14].ACLR
reset_x => delay_pipeline[5][15].ACLR
reset_x => delay_pipeline[5][16].ACLR
reset_x => delay_pipeline[5][17].ACLR
reset_x => delay_pipeline[4][0].ACLR
reset_x => delay_pipeline[4][1].ACLR
reset_x => delay_pipeline[4][2].ACLR
reset_x => delay_pipeline[4][3].ACLR
reset_x => delay_pipeline[4][4].ACLR
reset_x => delay_pipeline[4][5].ACLR
reset_x => delay_pipeline[4][6].ACLR
reset_x => delay_pipeline[4][7].ACLR
reset_x => delay_pipeline[4][8].ACLR
reset_x => delay_pipeline[4][9].ACLR
reset_x => delay_pipeline[4][10].ACLR
reset_x => delay_pipeline[4][11].ACLR
reset_x => delay_pipeline[4][12].ACLR
reset_x => delay_pipeline[4][13].ACLR
reset_x => delay_pipeline[4][14].ACLR
reset_x => delay_pipeline[4][15].ACLR
reset_x => delay_pipeline[4][16].ACLR
reset_x => delay_pipeline[4][17].ACLR
reset_x => delay_pipeline[3][0].ACLR
reset_x => delay_pipeline[3][1].ACLR
reset_x => delay_pipeline[3][2].ACLR
reset_x => delay_pipeline[3][3].ACLR
reset_x => delay_pipeline[3][4].ACLR
reset_x => delay_pipeline[3][5].ACLR
reset_x => delay_pipeline[3][6].ACLR
reset_x => delay_pipeline[3][7].ACLR
reset_x => delay_pipeline[3][8].ACLR
reset_x => delay_pipeline[3][9].ACLR
reset_x => delay_pipeline[3][10].ACLR
reset_x => delay_pipeline[3][11].ACLR
reset_x => delay_pipeline[3][12].ACLR
reset_x => delay_pipeline[3][13].ACLR
reset_x => delay_pipeline[3][14].ACLR
reset_x => delay_pipeline[3][15].ACLR
reset_x => delay_pipeline[3][16].ACLR
reset_x => delay_pipeline[3][17].ACLR
reset_x => delay_pipeline[2][0].ACLR
reset_x => delay_pipeline[2][1].ACLR
reset_x => delay_pipeline[2][2].ACLR
reset_x => delay_pipeline[2][3].ACLR
reset_x => delay_pipeline[2][4].ACLR
reset_x => delay_pipeline[2][5].ACLR
reset_x => delay_pipeline[2][6].ACLR
reset_x => delay_pipeline[2][7].ACLR
reset_x => delay_pipeline[2][8].ACLR
reset_x => delay_pipeline[2][9].ACLR
reset_x => delay_pipeline[2][10].ACLR
reset_x => delay_pipeline[2][11].ACLR
reset_x => delay_pipeline[2][12].ACLR
reset_x => delay_pipeline[2][13].ACLR
reset_x => delay_pipeline[2][14].ACLR
reset_x => delay_pipeline[2][15].ACLR
reset_x => delay_pipeline[2][16].ACLR
reset_x => delay_pipeline[2][17].ACLR
reset_x => delay_pipeline[1][0].ACLR
reset_x => delay_pipeline[1][1].ACLR
reset_x => delay_pipeline[1][2].ACLR
reset_x => delay_pipeline[1][3].ACLR
reset_x => delay_pipeline[1][4].ACLR
reset_x => delay_pipeline[1][5].ACLR
reset_x => delay_pipeline[1][6].ACLR
reset_x => delay_pipeline[1][7].ACLR
reset_x => delay_pipeline[1][8].ACLR
reset_x => delay_pipeline[1][9].ACLR
reset_x => delay_pipeline[1][10].ACLR
reset_x => delay_pipeline[1][11].ACLR
reset_x => delay_pipeline[1][12].ACLR
reset_x => delay_pipeline[1][13].ACLR
reset_x => delay_pipeline[1][14].ACLR
reset_x => delay_pipeline[1][15].ACLR
reset_x => delay_pipeline[1][16].ACLR
reset_x => delay_pipeline[1][17].ACLR
reset_x => delay_pipeline[0][0].ACLR
reset_x => delay_pipeline[0][1].ACLR
reset_x => delay_pipeline[0][2].ACLR
reset_x => delay_pipeline[0][3].ACLR
reset_x => delay_pipeline[0][4].ACLR
reset_x => delay_pipeline[0][5].ACLR
reset_x => delay_pipeline[0][6].ACLR
reset_x => delay_pipeline[0][7].ACLR
reset_x => delay_pipeline[0][8].ACLR
reset_x => delay_pipeline[0][9].ACLR
reset_x => delay_pipeline[0][10].ACLR
reset_x => delay_pipeline[0][11].ACLR
reset_x => delay_pipeline[0][12].ACLR
reset_x => delay_pipeline[0][13].ACLR
reset_x => delay_pipeline[0][14].ACLR
reset_x => delay_pipeline[0][15].ACLR
reset_x => delay_pipeline[0][16].ACLR
reset_x => delay_pipeline[0][17].ACLR
reset_x => cur_count[0].ACLR
reset_x => cur_count[1].ACLR
reset_x => cur_count[2].ACLR
FIR_Interpolation_in[0] => Mult10.IN17
FIR_Interpolation_in[0] => delay_pipeline[0][0].DATAIN
FIR_Interpolation_in[1] => Mult10.IN16
FIR_Interpolation_in[1] => delay_pipeline[0][1].DATAIN
FIR_Interpolation_in[2] => Mult10.IN15
FIR_Interpolation_in[2] => delay_pipeline[0][2].DATAIN
FIR_Interpolation_in[3] => Mult10.IN14
FIR_Interpolation_in[3] => delay_pipeline[0][3].DATAIN
FIR_Interpolation_in[4] => Mult10.IN13
FIR_Interpolation_in[4] => delay_pipeline[0][4].DATAIN
FIR_Interpolation_in[5] => Mult10.IN12
FIR_Interpolation_in[5] => delay_pipeline[0][5].DATAIN
FIR_Interpolation_in[6] => Mult10.IN11
FIR_Interpolation_in[6] => delay_pipeline[0][6].DATAIN
FIR_Interpolation_in[7] => Mult10.IN10
FIR_Interpolation_in[7] => delay_pipeline[0][7].DATAIN
FIR_Interpolation_in[8] => Mult10.IN9
FIR_Interpolation_in[8] => delay_pipeline[0][8].DATAIN
FIR_Interpolation_in[9] => Mult10.IN8
FIR_Interpolation_in[9] => delay_pipeline[0][9].DATAIN
FIR_Interpolation_in[10] => Mult10.IN7
FIR_Interpolation_in[10] => delay_pipeline[0][10].DATAIN
FIR_Interpolation_in[11] => Mult10.IN6
FIR_Interpolation_in[11] => delay_pipeline[0][11].DATAIN
FIR_Interpolation_in[12] => Mult10.IN5
FIR_Interpolation_in[12] => delay_pipeline[0][12].DATAIN
FIR_Interpolation_in[13] => Mult10.IN4
FIR_Interpolation_in[13] => delay_pipeline[0][13].DATAIN
FIR_Interpolation_in[14] => Mult10.IN3
FIR_Interpolation_in[14] => delay_pipeline[0][14].DATAIN
FIR_Interpolation_in[15] => Mult10.IN2
FIR_Interpolation_in[15] => delay_pipeline[0][15].DATAIN
FIR_Interpolation_in[16] => Mult10.IN1
FIR_Interpolation_in[16] => delay_pipeline[0][16].DATAIN
FIR_Interpolation_in[17] => Mult10.IN0
FIR_Interpolation_in[17] => delay_pipeline[0][17].DATAIN
FIR_Interpolation_out[0] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[1] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[2] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[3] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[4] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[5] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[6] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[7] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[8] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[9] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[10] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[11] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[12] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[13] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[14] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[15] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[16] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[17] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[18] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[19] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[20] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[21] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[22] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[23] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[24] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[25] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[26] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[27] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[28] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[29] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[30] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[31] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[32] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[33] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[34] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[35] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[36] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation_out[37] <= muxout.DB_MAX_OUTPUT_PORT_TYPE


|bb_shaping_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|bb_shaping_wrapper:u_dut|bb_shaping:u_bb_shaping|FIR_Interpolation1:u_FIR_Interpolation1
clk => regout[0].CLK
clk => regout[1].CLK
clk => regout[2].CLK
clk => regout[3].CLK
clk => regout[4].CLK
clk => regout[5].CLK
clk => regout[6].CLK
clk => regout[7].CLK
clk => regout[8].CLK
clk => regout[9].CLK
clk => regout[10].CLK
clk => regout[11].CLK
clk => regout[12].CLK
clk => regout[13].CLK
clk => regout[14].CLK
clk => regout[15].CLK
clk => regout[16].CLK
clk => regout[17].CLK
clk => regout[18].CLK
clk => regout[19].CLK
clk => regout[20].CLK
clk => regout[21].CLK
clk => regout[22].CLK
clk => regout[23].CLK
clk => regout[24].CLK
clk => regout[25].CLK
clk => regout[26].CLK
clk => regout[27].CLK
clk => regout[28].CLK
clk => regout[29].CLK
clk => regout[30].CLK
clk => regout[31].CLK
clk => regout[32].CLK
clk => regout[33].CLK
clk => regout[34].CLK
clk => regout[35].CLK
clk => regout[36].CLK
clk => regout[37].CLK
clk => delay_pipeline[9][0].CLK
clk => delay_pipeline[9][1].CLK
clk => delay_pipeline[9][2].CLK
clk => delay_pipeline[9][3].CLK
clk => delay_pipeline[9][4].CLK
clk => delay_pipeline[9][5].CLK
clk => delay_pipeline[9][6].CLK
clk => delay_pipeline[9][7].CLK
clk => delay_pipeline[9][8].CLK
clk => delay_pipeline[9][9].CLK
clk => delay_pipeline[9][10].CLK
clk => delay_pipeline[9][11].CLK
clk => delay_pipeline[9][12].CLK
clk => delay_pipeline[9][13].CLK
clk => delay_pipeline[9][14].CLK
clk => delay_pipeline[9][15].CLK
clk => delay_pipeline[9][16].CLK
clk => delay_pipeline[9][17].CLK
clk => delay_pipeline[8][0].CLK
clk => delay_pipeline[8][1].CLK
clk => delay_pipeline[8][2].CLK
clk => delay_pipeline[8][3].CLK
clk => delay_pipeline[8][4].CLK
clk => delay_pipeline[8][5].CLK
clk => delay_pipeline[8][6].CLK
clk => delay_pipeline[8][7].CLK
clk => delay_pipeline[8][8].CLK
clk => delay_pipeline[8][9].CLK
clk => delay_pipeline[8][10].CLK
clk => delay_pipeline[8][11].CLK
clk => delay_pipeline[8][12].CLK
clk => delay_pipeline[8][13].CLK
clk => delay_pipeline[8][14].CLK
clk => delay_pipeline[8][15].CLK
clk => delay_pipeline[8][16].CLK
clk => delay_pipeline[8][17].CLK
clk => delay_pipeline[7][0].CLK
clk => delay_pipeline[7][1].CLK
clk => delay_pipeline[7][2].CLK
clk => delay_pipeline[7][3].CLK
clk => delay_pipeline[7][4].CLK
clk => delay_pipeline[7][5].CLK
clk => delay_pipeline[7][6].CLK
clk => delay_pipeline[7][7].CLK
clk => delay_pipeline[7][8].CLK
clk => delay_pipeline[7][9].CLK
clk => delay_pipeline[7][10].CLK
clk => delay_pipeline[7][11].CLK
clk => delay_pipeline[7][12].CLK
clk => delay_pipeline[7][13].CLK
clk => delay_pipeline[7][14].CLK
clk => delay_pipeline[7][15].CLK
clk => delay_pipeline[7][16].CLK
clk => delay_pipeline[7][17].CLK
clk => delay_pipeline[6][0].CLK
clk => delay_pipeline[6][1].CLK
clk => delay_pipeline[6][2].CLK
clk => delay_pipeline[6][3].CLK
clk => delay_pipeline[6][4].CLK
clk => delay_pipeline[6][5].CLK
clk => delay_pipeline[6][6].CLK
clk => delay_pipeline[6][7].CLK
clk => delay_pipeline[6][8].CLK
clk => delay_pipeline[6][9].CLK
clk => delay_pipeline[6][10].CLK
clk => delay_pipeline[6][11].CLK
clk => delay_pipeline[6][12].CLK
clk => delay_pipeline[6][13].CLK
clk => delay_pipeline[6][14].CLK
clk => delay_pipeline[6][15].CLK
clk => delay_pipeline[6][16].CLK
clk => delay_pipeline[6][17].CLK
clk => delay_pipeline[5][0].CLK
clk => delay_pipeline[5][1].CLK
clk => delay_pipeline[5][2].CLK
clk => delay_pipeline[5][3].CLK
clk => delay_pipeline[5][4].CLK
clk => delay_pipeline[5][5].CLK
clk => delay_pipeline[5][6].CLK
clk => delay_pipeline[5][7].CLK
clk => delay_pipeline[5][8].CLK
clk => delay_pipeline[5][9].CLK
clk => delay_pipeline[5][10].CLK
clk => delay_pipeline[5][11].CLK
clk => delay_pipeline[5][12].CLK
clk => delay_pipeline[5][13].CLK
clk => delay_pipeline[5][14].CLK
clk => delay_pipeline[5][15].CLK
clk => delay_pipeline[5][16].CLK
clk => delay_pipeline[5][17].CLK
clk => delay_pipeline[4][0].CLK
clk => delay_pipeline[4][1].CLK
clk => delay_pipeline[4][2].CLK
clk => delay_pipeline[4][3].CLK
clk => delay_pipeline[4][4].CLK
clk => delay_pipeline[4][5].CLK
clk => delay_pipeline[4][6].CLK
clk => delay_pipeline[4][7].CLK
clk => delay_pipeline[4][8].CLK
clk => delay_pipeline[4][9].CLK
clk => delay_pipeline[4][10].CLK
clk => delay_pipeline[4][11].CLK
clk => delay_pipeline[4][12].CLK
clk => delay_pipeline[4][13].CLK
clk => delay_pipeline[4][14].CLK
clk => delay_pipeline[4][15].CLK
clk => delay_pipeline[4][16].CLK
clk => delay_pipeline[4][17].CLK
clk => delay_pipeline[3][0].CLK
clk => delay_pipeline[3][1].CLK
clk => delay_pipeline[3][2].CLK
clk => delay_pipeline[3][3].CLK
clk => delay_pipeline[3][4].CLK
clk => delay_pipeline[3][5].CLK
clk => delay_pipeline[3][6].CLK
clk => delay_pipeline[3][7].CLK
clk => delay_pipeline[3][8].CLK
clk => delay_pipeline[3][9].CLK
clk => delay_pipeline[3][10].CLK
clk => delay_pipeline[3][11].CLK
clk => delay_pipeline[3][12].CLK
clk => delay_pipeline[3][13].CLK
clk => delay_pipeline[3][14].CLK
clk => delay_pipeline[3][15].CLK
clk => delay_pipeline[3][16].CLK
clk => delay_pipeline[3][17].CLK
clk => delay_pipeline[2][0].CLK
clk => delay_pipeline[2][1].CLK
clk => delay_pipeline[2][2].CLK
clk => delay_pipeline[2][3].CLK
clk => delay_pipeline[2][4].CLK
clk => delay_pipeline[2][5].CLK
clk => delay_pipeline[2][6].CLK
clk => delay_pipeline[2][7].CLK
clk => delay_pipeline[2][8].CLK
clk => delay_pipeline[2][9].CLK
clk => delay_pipeline[2][10].CLK
clk => delay_pipeline[2][11].CLK
clk => delay_pipeline[2][12].CLK
clk => delay_pipeline[2][13].CLK
clk => delay_pipeline[2][14].CLK
clk => delay_pipeline[2][15].CLK
clk => delay_pipeline[2][16].CLK
clk => delay_pipeline[2][17].CLK
clk => delay_pipeline[1][0].CLK
clk => delay_pipeline[1][1].CLK
clk => delay_pipeline[1][2].CLK
clk => delay_pipeline[1][3].CLK
clk => delay_pipeline[1][4].CLK
clk => delay_pipeline[1][5].CLK
clk => delay_pipeline[1][6].CLK
clk => delay_pipeline[1][7].CLK
clk => delay_pipeline[1][8].CLK
clk => delay_pipeline[1][9].CLK
clk => delay_pipeline[1][10].CLK
clk => delay_pipeline[1][11].CLK
clk => delay_pipeline[1][12].CLK
clk => delay_pipeline[1][13].CLK
clk => delay_pipeline[1][14].CLK
clk => delay_pipeline[1][15].CLK
clk => delay_pipeline[1][16].CLK
clk => delay_pipeline[1][17].CLK
clk => delay_pipeline[0][0].CLK
clk => delay_pipeline[0][1].CLK
clk => delay_pipeline[0][2].CLK
clk => delay_pipeline[0][3].CLK
clk => delay_pipeline[0][4].CLK
clk => delay_pipeline[0][5].CLK
clk => delay_pipeline[0][6].CLK
clk => delay_pipeline[0][7].CLK
clk => delay_pipeline[0][8].CLK
clk => delay_pipeline[0][9].CLK
clk => delay_pipeline[0][10].CLK
clk => delay_pipeline[0][11].CLK
clk => delay_pipeline[0][12].CLK
clk => delay_pipeline[0][13].CLK
clk => delay_pipeline[0][14].CLK
clk => delay_pipeline[0][15].CLK
clk => delay_pipeline[0][16].CLK
clk => delay_pipeline[0][17].CLK
clk => cur_count[0].CLK
clk => cur_count[1].CLK
clk => cur_count[2].CLK
enb_1_1_1 => phase_7.IN1
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => muxout.OUTPUTSELECT
enb_1_1_1 => cur_count[2].ENA
enb_1_1_1 => cur_count[1].ENA
enb_1_1_1 => cur_count[0].ENA
reset_x => regout[0].ACLR
reset_x => regout[1].ACLR
reset_x => regout[2].ACLR
reset_x => regout[3].ACLR
reset_x => regout[4].ACLR
reset_x => regout[5].ACLR
reset_x => regout[6].ACLR
reset_x => regout[7].ACLR
reset_x => regout[8].ACLR
reset_x => regout[9].ACLR
reset_x => regout[10].ACLR
reset_x => regout[11].ACLR
reset_x => regout[12].ACLR
reset_x => regout[13].ACLR
reset_x => regout[14].ACLR
reset_x => regout[15].ACLR
reset_x => regout[16].ACLR
reset_x => regout[17].ACLR
reset_x => regout[18].ACLR
reset_x => regout[19].ACLR
reset_x => regout[20].ACLR
reset_x => regout[21].ACLR
reset_x => regout[22].ACLR
reset_x => regout[23].ACLR
reset_x => regout[24].ACLR
reset_x => regout[25].ACLR
reset_x => regout[26].ACLR
reset_x => regout[27].ACLR
reset_x => regout[28].ACLR
reset_x => regout[29].ACLR
reset_x => regout[30].ACLR
reset_x => regout[31].ACLR
reset_x => regout[32].ACLR
reset_x => regout[33].ACLR
reset_x => regout[34].ACLR
reset_x => regout[35].ACLR
reset_x => regout[36].ACLR
reset_x => regout[37].ACLR
reset_x => delay_pipeline[9][0].ACLR
reset_x => delay_pipeline[9][1].ACLR
reset_x => delay_pipeline[9][2].ACLR
reset_x => delay_pipeline[9][3].ACLR
reset_x => delay_pipeline[9][4].ACLR
reset_x => delay_pipeline[9][5].ACLR
reset_x => delay_pipeline[9][6].ACLR
reset_x => delay_pipeline[9][7].ACLR
reset_x => delay_pipeline[9][8].ACLR
reset_x => delay_pipeline[9][9].ACLR
reset_x => delay_pipeline[9][10].ACLR
reset_x => delay_pipeline[9][11].ACLR
reset_x => delay_pipeline[9][12].ACLR
reset_x => delay_pipeline[9][13].ACLR
reset_x => delay_pipeline[9][14].ACLR
reset_x => delay_pipeline[9][15].ACLR
reset_x => delay_pipeline[9][16].ACLR
reset_x => delay_pipeline[9][17].ACLR
reset_x => delay_pipeline[8][0].ACLR
reset_x => delay_pipeline[8][1].ACLR
reset_x => delay_pipeline[8][2].ACLR
reset_x => delay_pipeline[8][3].ACLR
reset_x => delay_pipeline[8][4].ACLR
reset_x => delay_pipeline[8][5].ACLR
reset_x => delay_pipeline[8][6].ACLR
reset_x => delay_pipeline[8][7].ACLR
reset_x => delay_pipeline[8][8].ACLR
reset_x => delay_pipeline[8][9].ACLR
reset_x => delay_pipeline[8][10].ACLR
reset_x => delay_pipeline[8][11].ACLR
reset_x => delay_pipeline[8][12].ACLR
reset_x => delay_pipeline[8][13].ACLR
reset_x => delay_pipeline[8][14].ACLR
reset_x => delay_pipeline[8][15].ACLR
reset_x => delay_pipeline[8][16].ACLR
reset_x => delay_pipeline[8][17].ACLR
reset_x => delay_pipeline[7][0].ACLR
reset_x => delay_pipeline[7][1].ACLR
reset_x => delay_pipeline[7][2].ACLR
reset_x => delay_pipeline[7][3].ACLR
reset_x => delay_pipeline[7][4].ACLR
reset_x => delay_pipeline[7][5].ACLR
reset_x => delay_pipeline[7][6].ACLR
reset_x => delay_pipeline[7][7].ACLR
reset_x => delay_pipeline[7][8].ACLR
reset_x => delay_pipeline[7][9].ACLR
reset_x => delay_pipeline[7][10].ACLR
reset_x => delay_pipeline[7][11].ACLR
reset_x => delay_pipeline[7][12].ACLR
reset_x => delay_pipeline[7][13].ACLR
reset_x => delay_pipeline[7][14].ACLR
reset_x => delay_pipeline[7][15].ACLR
reset_x => delay_pipeline[7][16].ACLR
reset_x => delay_pipeline[7][17].ACLR
reset_x => delay_pipeline[6][0].ACLR
reset_x => delay_pipeline[6][1].ACLR
reset_x => delay_pipeline[6][2].ACLR
reset_x => delay_pipeline[6][3].ACLR
reset_x => delay_pipeline[6][4].ACLR
reset_x => delay_pipeline[6][5].ACLR
reset_x => delay_pipeline[6][6].ACLR
reset_x => delay_pipeline[6][7].ACLR
reset_x => delay_pipeline[6][8].ACLR
reset_x => delay_pipeline[6][9].ACLR
reset_x => delay_pipeline[6][10].ACLR
reset_x => delay_pipeline[6][11].ACLR
reset_x => delay_pipeline[6][12].ACLR
reset_x => delay_pipeline[6][13].ACLR
reset_x => delay_pipeline[6][14].ACLR
reset_x => delay_pipeline[6][15].ACLR
reset_x => delay_pipeline[6][16].ACLR
reset_x => delay_pipeline[6][17].ACLR
reset_x => delay_pipeline[5][0].ACLR
reset_x => delay_pipeline[5][1].ACLR
reset_x => delay_pipeline[5][2].ACLR
reset_x => delay_pipeline[5][3].ACLR
reset_x => delay_pipeline[5][4].ACLR
reset_x => delay_pipeline[5][5].ACLR
reset_x => delay_pipeline[5][6].ACLR
reset_x => delay_pipeline[5][7].ACLR
reset_x => delay_pipeline[5][8].ACLR
reset_x => delay_pipeline[5][9].ACLR
reset_x => delay_pipeline[5][10].ACLR
reset_x => delay_pipeline[5][11].ACLR
reset_x => delay_pipeline[5][12].ACLR
reset_x => delay_pipeline[5][13].ACLR
reset_x => delay_pipeline[5][14].ACLR
reset_x => delay_pipeline[5][15].ACLR
reset_x => delay_pipeline[5][16].ACLR
reset_x => delay_pipeline[5][17].ACLR
reset_x => delay_pipeline[4][0].ACLR
reset_x => delay_pipeline[4][1].ACLR
reset_x => delay_pipeline[4][2].ACLR
reset_x => delay_pipeline[4][3].ACLR
reset_x => delay_pipeline[4][4].ACLR
reset_x => delay_pipeline[4][5].ACLR
reset_x => delay_pipeline[4][6].ACLR
reset_x => delay_pipeline[4][7].ACLR
reset_x => delay_pipeline[4][8].ACLR
reset_x => delay_pipeline[4][9].ACLR
reset_x => delay_pipeline[4][10].ACLR
reset_x => delay_pipeline[4][11].ACLR
reset_x => delay_pipeline[4][12].ACLR
reset_x => delay_pipeline[4][13].ACLR
reset_x => delay_pipeline[4][14].ACLR
reset_x => delay_pipeline[4][15].ACLR
reset_x => delay_pipeline[4][16].ACLR
reset_x => delay_pipeline[4][17].ACLR
reset_x => delay_pipeline[3][0].ACLR
reset_x => delay_pipeline[3][1].ACLR
reset_x => delay_pipeline[3][2].ACLR
reset_x => delay_pipeline[3][3].ACLR
reset_x => delay_pipeline[3][4].ACLR
reset_x => delay_pipeline[3][5].ACLR
reset_x => delay_pipeline[3][6].ACLR
reset_x => delay_pipeline[3][7].ACLR
reset_x => delay_pipeline[3][8].ACLR
reset_x => delay_pipeline[3][9].ACLR
reset_x => delay_pipeline[3][10].ACLR
reset_x => delay_pipeline[3][11].ACLR
reset_x => delay_pipeline[3][12].ACLR
reset_x => delay_pipeline[3][13].ACLR
reset_x => delay_pipeline[3][14].ACLR
reset_x => delay_pipeline[3][15].ACLR
reset_x => delay_pipeline[3][16].ACLR
reset_x => delay_pipeline[3][17].ACLR
reset_x => delay_pipeline[2][0].ACLR
reset_x => delay_pipeline[2][1].ACLR
reset_x => delay_pipeline[2][2].ACLR
reset_x => delay_pipeline[2][3].ACLR
reset_x => delay_pipeline[2][4].ACLR
reset_x => delay_pipeline[2][5].ACLR
reset_x => delay_pipeline[2][6].ACLR
reset_x => delay_pipeline[2][7].ACLR
reset_x => delay_pipeline[2][8].ACLR
reset_x => delay_pipeline[2][9].ACLR
reset_x => delay_pipeline[2][10].ACLR
reset_x => delay_pipeline[2][11].ACLR
reset_x => delay_pipeline[2][12].ACLR
reset_x => delay_pipeline[2][13].ACLR
reset_x => delay_pipeline[2][14].ACLR
reset_x => delay_pipeline[2][15].ACLR
reset_x => delay_pipeline[2][16].ACLR
reset_x => delay_pipeline[2][17].ACLR
reset_x => delay_pipeline[1][0].ACLR
reset_x => delay_pipeline[1][1].ACLR
reset_x => delay_pipeline[1][2].ACLR
reset_x => delay_pipeline[1][3].ACLR
reset_x => delay_pipeline[1][4].ACLR
reset_x => delay_pipeline[1][5].ACLR
reset_x => delay_pipeline[1][6].ACLR
reset_x => delay_pipeline[1][7].ACLR
reset_x => delay_pipeline[1][8].ACLR
reset_x => delay_pipeline[1][9].ACLR
reset_x => delay_pipeline[1][10].ACLR
reset_x => delay_pipeline[1][11].ACLR
reset_x => delay_pipeline[1][12].ACLR
reset_x => delay_pipeline[1][13].ACLR
reset_x => delay_pipeline[1][14].ACLR
reset_x => delay_pipeline[1][15].ACLR
reset_x => delay_pipeline[1][16].ACLR
reset_x => delay_pipeline[1][17].ACLR
reset_x => delay_pipeline[0][0].ACLR
reset_x => delay_pipeline[0][1].ACLR
reset_x => delay_pipeline[0][2].ACLR
reset_x => delay_pipeline[0][3].ACLR
reset_x => delay_pipeline[0][4].ACLR
reset_x => delay_pipeline[0][5].ACLR
reset_x => delay_pipeline[0][6].ACLR
reset_x => delay_pipeline[0][7].ACLR
reset_x => delay_pipeline[0][8].ACLR
reset_x => delay_pipeline[0][9].ACLR
reset_x => delay_pipeline[0][10].ACLR
reset_x => delay_pipeline[0][11].ACLR
reset_x => delay_pipeline[0][12].ACLR
reset_x => delay_pipeline[0][13].ACLR
reset_x => delay_pipeline[0][14].ACLR
reset_x => delay_pipeline[0][15].ACLR
reset_x => delay_pipeline[0][16].ACLR
reset_x => delay_pipeline[0][17].ACLR
reset_x => cur_count[0].ACLR
reset_x => cur_count[1].ACLR
reset_x => cur_count[2].ACLR
FIR_Interpolation1_in[0] => Mult10.IN17
FIR_Interpolation1_in[0] => delay_pipeline[0][0].DATAIN
FIR_Interpolation1_in[1] => Mult10.IN16
FIR_Interpolation1_in[1] => delay_pipeline[0][1].DATAIN
FIR_Interpolation1_in[2] => Mult10.IN15
FIR_Interpolation1_in[2] => delay_pipeline[0][2].DATAIN
FIR_Interpolation1_in[3] => Mult10.IN14
FIR_Interpolation1_in[3] => delay_pipeline[0][3].DATAIN
FIR_Interpolation1_in[4] => Mult10.IN13
FIR_Interpolation1_in[4] => delay_pipeline[0][4].DATAIN
FIR_Interpolation1_in[5] => Mult10.IN12
FIR_Interpolation1_in[5] => delay_pipeline[0][5].DATAIN
FIR_Interpolation1_in[6] => Mult10.IN11
FIR_Interpolation1_in[6] => delay_pipeline[0][6].DATAIN
FIR_Interpolation1_in[7] => Mult10.IN10
FIR_Interpolation1_in[7] => delay_pipeline[0][7].DATAIN
FIR_Interpolation1_in[8] => Mult10.IN9
FIR_Interpolation1_in[8] => delay_pipeline[0][8].DATAIN
FIR_Interpolation1_in[9] => Mult10.IN8
FIR_Interpolation1_in[9] => delay_pipeline[0][9].DATAIN
FIR_Interpolation1_in[10] => Mult10.IN7
FIR_Interpolation1_in[10] => delay_pipeline[0][10].DATAIN
FIR_Interpolation1_in[11] => Mult10.IN6
FIR_Interpolation1_in[11] => delay_pipeline[0][11].DATAIN
FIR_Interpolation1_in[12] => Mult10.IN5
FIR_Interpolation1_in[12] => delay_pipeline[0][12].DATAIN
FIR_Interpolation1_in[13] => Mult10.IN4
FIR_Interpolation1_in[13] => delay_pipeline[0][13].DATAIN
FIR_Interpolation1_in[14] => Mult10.IN3
FIR_Interpolation1_in[14] => delay_pipeline[0][14].DATAIN
FIR_Interpolation1_in[15] => Mult10.IN2
FIR_Interpolation1_in[15] => delay_pipeline[0][15].DATAIN
FIR_Interpolation1_in[16] => Mult10.IN1
FIR_Interpolation1_in[16] => delay_pipeline[0][16].DATAIN
FIR_Interpolation1_in[17] => Mult10.IN0
FIR_Interpolation1_in[17] => delay_pipeline[0][17].DATAIN
FIR_Interpolation1_out[0] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[1] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[2] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[3] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[4] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[5] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[6] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[7] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[8] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[9] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[10] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[11] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[12] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[13] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[14] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[15] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[16] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[17] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[18] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[19] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[20] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[21] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[22] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[23] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[24] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[25] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[26] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[27] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[28] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[29] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[30] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[31] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[32] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[33] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[34] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[35] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[36] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
FIR_Interpolation1_out[37] <= muxout.DB_MAX_OUTPUT_PORT_TYPE


