<stg><name>train_step_Pipeline_VITIS_LOOP_28_11</name>


<trans_list>

<trans id="772" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:1 %sext_ln28_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln28_2

]]></Node>
<StgValue><ssdm name="sext_ln28_2_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %input_1_load_62_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_62_cast

]]></Node>
<StgValue><ssdm name="input_1_load_62_cast_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %input_1_load_61_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_61_cast

]]></Node>
<StgValue><ssdm name="input_1_load_61_cast_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:4 %input_1_load_60_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_60_cast

]]></Node>
<StgValue><ssdm name="input_1_load_60_cast_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %input_1_load_59_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_59_cast

]]></Node>
<StgValue><ssdm name="input_1_load_59_cast_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %input_1_load_58_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_58_cast

]]></Node>
<StgValue><ssdm name="input_1_load_58_cast_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:7 %input_1_load_57_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_57_cast

]]></Node>
<StgValue><ssdm name="input_1_load_57_cast_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:8 %input_1_load_56_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_56_cast

]]></Node>
<StgValue><ssdm name="input_1_load_56_cast_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:9 %input_1_load_55_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_55_cast

]]></Node>
<StgValue><ssdm name="input_1_load_55_cast_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:10 %input_1_load_54_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_54_cast

]]></Node>
<StgValue><ssdm name="input_1_load_54_cast_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:11 %input_1_load_53_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_53_cast

]]></Node>
<StgValue><ssdm name="input_1_load_53_cast_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:12 %input_1_load_52_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_52_cast

]]></Node>
<StgValue><ssdm name="input_1_load_52_cast_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:13 %input_1_load_51_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_51_cast

]]></Node>
<StgValue><ssdm name="input_1_load_51_cast_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:14 %input_1_load_50_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_50_cast

]]></Node>
<StgValue><ssdm name="input_1_load_50_cast_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:15 %input_1_load_49_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_49_cast

]]></Node>
<StgValue><ssdm name="input_1_load_49_cast_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:16 %input_1_load_48_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_48_cast

]]></Node>
<StgValue><ssdm name="input_1_load_48_cast_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:17 %input_1_load_47_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_47_cast

]]></Node>
<StgValue><ssdm name="input_1_load_47_cast_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:18 %input_1_load_46_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_46_cast

]]></Node>
<StgValue><ssdm name="input_1_load_46_cast_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:19 %input_1_load_45_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_45_cast

]]></Node>
<StgValue><ssdm name="input_1_load_45_cast_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:20 %input_1_load_44_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_44_cast

]]></Node>
<StgValue><ssdm name="input_1_load_44_cast_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:21 %input_1_load_43_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_43_cast

]]></Node>
<StgValue><ssdm name="input_1_load_43_cast_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:22 %input_1_load_42_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_42_cast

]]></Node>
<StgValue><ssdm name="input_1_load_42_cast_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:23 %input_1_load_41_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_41_cast

]]></Node>
<StgValue><ssdm name="input_1_load_41_cast_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:24 %input_1_load_40_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_40_cast

]]></Node>
<StgValue><ssdm name="input_1_load_40_cast_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:25 %input_1_load_39_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_39_cast

]]></Node>
<StgValue><ssdm name="input_1_load_39_cast_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:26 %input_1_load_38_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_38_cast

]]></Node>
<StgValue><ssdm name="input_1_load_38_cast_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:27 %input_1_load_37_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_37_cast

]]></Node>
<StgValue><ssdm name="input_1_load_37_cast_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:28 %input_1_load_36_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_36_cast

]]></Node>
<StgValue><ssdm name="input_1_load_36_cast_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:29 %input_1_load_35_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_35_cast

]]></Node>
<StgValue><ssdm name="input_1_load_35_cast_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:30 %input_1_load_34_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_34_cast

]]></Node>
<StgValue><ssdm name="input_1_load_34_cast_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:31 %input_1_load_33_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_33_cast

]]></Node>
<StgValue><ssdm name="input_1_load_33_cast_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:32 %input_1_load_32_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_32_cast

]]></Node>
<StgValue><ssdm name="input_1_load_32_cast_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:33 %input_1_load_31_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_31_cast

]]></Node>
<StgValue><ssdm name="input_1_load_31_cast_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:34 %input_1_load_30_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_30_cast

]]></Node>
<StgValue><ssdm name="input_1_load_30_cast_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:35 %input_1_load_29_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_29_cast

]]></Node>
<StgValue><ssdm name="input_1_load_29_cast_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:36 %input_1_load_28_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_28_cast

]]></Node>
<StgValue><ssdm name="input_1_load_28_cast_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:37 %input_1_load_27_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_27_cast

]]></Node>
<StgValue><ssdm name="input_1_load_27_cast_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:38 %input_1_load_26_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_26_cast

]]></Node>
<StgValue><ssdm name="input_1_load_26_cast_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:39 %input_1_load_25_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_25_cast

]]></Node>
<StgValue><ssdm name="input_1_load_25_cast_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:40 %input_1_load_24_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_24_cast

]]></Node>
<StgValue><ssdm name="input_1_load_24_cast_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:41 %input_1_load_23_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_23_cast

]]></Node>
<StgValue><ssdm name="input_1_load_23_cast_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:42 %input_1_load_22_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_22_cast

]]></Node>
<StgValue><ssdm name="input_1_load_22_cast_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:43 %input_1_load_21_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_21_cast

]]></Node>
<StgValue><ssdm name="input_1_load_21_cast_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:44 %input_1_load_20_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_20_cast

]]></Node>
<StgValue><ssdm name="input_1_load_20_cast_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:45 %input_1_load_19_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_19_cast

]]></Node>
<StgValue><ssdm name="input_1_load_19_cast_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:46 %input_1_load_18_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_18_cast

]]></Node>
<StgValue><ssdm name="input_1_load_18_cast_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:47 %input_1_load_17_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_17_cast

]]></Node>
<StgValue><ssdm name="input_1_load_17_cast_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:48 %input_1_load_16_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_16_cast

]]></Node>
<StgValue><ssdm name="input_1_load_16_cast_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:49 %input_1_load_15_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_15_cast

]]></Node>
<StgValue><ssdm name="input_1_load_15_cast_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:50 %input_1_load_14_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_14_cast

]]></Node>
<StgValue><ssdm name="input_1_load_14_cast_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:51 %input_1_load_13_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_13_cast

]]></Node>
<StgValue><ssdm name="input_1_load_13_cast_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:52 %input_1_load_12_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_12_cast

]]></Node>
<StgValue><ssdm name="input_1_load_12_cast_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:53 %input_1_load_11_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_11_cast

]]></Node>
<StgValue><ssdm name="input_1_load_11_cast_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:54 %input_1_load_10_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_10_cast

]]></Node>
<StgValue><ssdm name="input_1_load_10_cast_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:55 %input_1_load_9_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_9_cast

]]></Node>
<StgValue><ssdm name="input_1_load_9_cast_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:56 %input_1_load_8_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_8_cast

]]></Node>
<StgValue><ssdm name="input_1_load_8_cast_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:57 %input_1_load_7_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_7_cast

]]></Node>
<StgValue><ssdm name="input_1_load_7_cast_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:58 %input_1_load_6_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_6_cast

]]></Node>
<StgValue><ssdm name="input_1_load_6_cast_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:59 %input_1_load_5_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_5_cast

]]></Node>
<StgValue><ssdm name="input_1_load_5_cast_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:60 %input_1_load_4_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_4_cast

]]></Node>
<StgValue><ssdm name="input_1_load_4_cast_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:61 %input_1_load_3_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_3_cast

]]></Node>
<StgValue><ssdm name="input_1_load_3_cast_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:62 %input_1_load_2_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_2_cast

]]></Node>
<StgValue><ssdm name="input_1_load_2_cast_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:63 %input_1_load_1_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_1_cast

]]></Node>
<StgValue><ssdm name="input_1_load_1_cast_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:64 %input_1_load_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_1_load_cast

]]></Node>
<StgValue><ssdm name="input_1_load_cast_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:65 %W1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W1

]]></Node>
<StgValue><ssdm name="W1_read"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:66 %sext_ln28_2_cast = sext i2 %sext_ln28_2_read

]]></Node>
<StgValue><ssdm name="sext_ln28_2_cast"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:67 %input_1_load_62_cast_cast = sext i2 %input_1_load_62_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_62_cast_cast"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:68 %input_1_load_61_cast_cast = sext i2 %input_1_load_61_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_61_cast_cast"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:69 %input_1_load_60_cast_cast = sext i2 %input_1_load_60_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_60_cast_cast"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:70 %input_1_load_59_cast_cast = sext i2 %input_1_load_59_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_59_cast_cast"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:71 %input_1_load_58_cast_cast = sext i2 %input_1_load_58_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_58_cast_cast"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:72 %input_1_load_57_cast_cast = sext i2 %input_1_load_57_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_57_cast_cast"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:73 %input_1_load_56_cast_cast = sext i2 %input_1_load_56_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_56_cast_cast"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:74 %input_1_load_55_cast_cast = sext i2 %input_1_load_55_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_55_cast_cast"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:75 %input_1_load_54_cast_cast = sext i2 %input_1_load_54_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_54_cast_cast"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:76 %input_1_load_53_cast_cast = sext i2 %input_1_load_53_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_53_cast_cast"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:77 %input_1_load_52_cast_cast = sext i2 %input_1_load_52_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_52_cast_cast"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:78 %input_1_load_51_cast_cast = sext i2 %input_1_load_51_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_51_cast_cast"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:79 %input_1_load_50_cast_cast = sext i2 %input_1_load_50_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_50_cast_cast"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:80 %input_1_load_49_cast_cast = sext i2 %input_1_load_49_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_49_cast_cast"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:81 %input_1_load_48_cast_cast = sext i2 %input_1_load_48_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_48_cast_cast"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:82 %input_1_load_47_cast_cast = sext i2 %input_1_load_47_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_47_cast_cast"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:83 %input_1_load_46_cast_cast = sext i2 %input_1_load_46_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_46_cast_cast"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:84 %input_1_load_45_cast_cast = sext i2 %input_1_load_45_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_45_cast_cast"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:85 %input_1_load_44_cast_cast = sext i2 %input_1_load_44_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_44_cast_cast"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:86 %input_1_load_43_cast_cast = sext i2 %input_1_load_43_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_43_cast_cast"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:87 %input_1_load_42_cast_cast = sext i2 %input_1_load_42_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_42_cast_cast"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:88 %input_1_load_41_cast_cast = sext i2 %input_1_load_41_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_41_cast_cast"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:89 %input_1_load_40_cast_cast = sext i2 %input_1_load_40_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_40_cast_cast"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:90 %input_1_load_39_cast_cast = sext i2 %input_1_load_39_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_39_cast_cast"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:91 %input_1_load_38_cast_cast = sext i2 %input_1_load_38_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_38_cast_cast"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:92 %input_1_load_37_cast_cast = sext i2 %input_1_load_37_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_37_cast_cast"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:93 %input_1_load_36_cast_cast = sext i2 %input_1_load_36_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_36_cast_cast"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:94 %input_1_load_35_cast_cast = sext i2 %input_1_load_35_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_35_cast_cast"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:95 %input_1_load_34_cast_cast = sext i2 %input_1_load_34_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_34_cast_cast"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:96 %input_1_load_33_cast_cast = sext i2 %input_1_load_33_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_33_cast_cast"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:97 %input_1_load_32_cast_cast = sext i2 %input_1_load_32_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_32_cast_cast"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:98 %input_1_load_31_cast_cast = sext i2 %input_1_load_31_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_31_cast_cast"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:99 %input_1_load_30_cast_cast = sext i2 %input_1_load_30_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_30_cast_cast"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:100 %input_1_load_29_cast_cast = sext i2 %input_1_load_29_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_29_cast_cast"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:101 %input_1_load_28_cast_cast = sext i2 %input_1_load_28_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_28_cast_cast"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:102 %input_1_load_27_cast_cast = sext i2 %input_1_load_27_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_27_cast_cast"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:103 %input_1_load_26_cast_cast = sext i2 %input_1_load_26_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_26_cast_cast"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:104 %input_1_load_25_cast_cast = sext i2 %input_1_load_25_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_25_cast_cast"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:105 %input_1_load_24_cast_cast = sext i2 %input_1_load_24_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_24_cast_cast"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:106 %input_1_load_23_cast_cast = sext i2 %input_1_load_23_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_23_cast_cast"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:107 %input_1_load_22_cast_cast = sext i2 %input_1_load_22_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_22_cast_cast"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:108 %input_1_load_21_cast_cast = sext i2 %input_1_load_21_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_21_cast_cast"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:109 %input_1_load_20_cast_cast = sext i2 %input_1_load_20_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_20_cast_cast"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:110 %input_1_load_19_cast_cast = sext i2 %input_1_load_19_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_19_cast_cast"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:111 %input_1_load_18_cast_cast = sext i2 %input_1_load_18_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_18_cast_cast"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:112 %input_1_load_17_cast_cast = sext i2 %input_1_load_17_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_17_cast_cast"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:113 %input_1_load_16_cast_cast = sext i2 %input_1_load_16_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_16_cast_cast"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:114 %input_1_load_15_cast_cast = sext i2 %input_1_load_15_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_15_cast_cast"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:115 %input_1_load_14_cast_cast = sext i2 %input_1_load_14_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_14_cast_cast"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:116 %input_1_load_13_cast_cast = sext i2 %input_1_load_13_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_13_cast_cast"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:117 %input_1_load_12_cast_cast = sext i2 %input_1_load_12_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_12_cast_cast"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:118 %input_1_load_11_cast_cast = sext i2 %input_1_load_11_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_11_cast_cast"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:119 %input_1_load_10_cast_cast = sext i2 %input_1_load_10_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_10_cast_cast"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:120 %input_1_load_9_cast_cast = sext i2 %input_1_load_9_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_9_cast_cast"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:121 %input_1_load_8_cast_cast = sext i2 %input_1_load_8_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_8_cast_cast"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:122 %input_1_load_7_cast_cast = sext i2 %input_1_load_7_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_7_cast_cast"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:123 %input_1_load_6_cast_cast = sext i2 %input_1_load_6_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_6_cast_cast"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:124 %input_1_load_5_cast_cast = sext i2 %input_1_load_5_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_5_cast_cast"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:125 %input_1_load_4_cast_cast = sext i2 %input_1_load_4_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_4_cast_cast"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:126 %input_1_load_3_cast_cast = sext i2 %input_1_load_3_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_3_cast_cast"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:127 %input_1_load_2_cast_cast = sext i2 %input_1_load_2_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_2_cast_cast"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:128 %input_1_load_1_cast_cast = sext i2 %input_1_load_1_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_1_cast_cast"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="2">
<![CDATA[
newFuncRoot:129 %input_1_load_cast_cast = sext i2 %input_1_load_cast_read

]]></Node>
<StgValue><ssdm name="input_1_load_cast_cast"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2048, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:131 %store_ln28 = store i6 0, i6 %j_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:132 %br_ln0 = br void %for.body.i106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body.i106:0 %j = load i6 %j_1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.body.i106:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.i106:2 %icmp_ln28 = icmp_eq  i6 %j, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.i106:3 %add_ln28 = add i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i106:4 %br_ln28 = br i1 %icmp_ln28, void %for.body.i106.split, void %_Z13forwardHiddenPK8ap_fixedILi8ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_PA64_S2_.exit134.exitStub

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.body.i106.split:0 %WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 %W1_read

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i106.split:312 %store_ln28 = store i6 %add_ln28, i6 %j_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="215" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i106.split:5 %WEIGHTS_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:6 %sext_ln32 = sext i8 %WEIGHTS_addr_read

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:7 %sum = mul i10 %sext_ln32, i10 %input_1_load_cast_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:8 %WEIGHTS_addr_read_63 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_63"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="219" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:7 %sum = mul i10 %sext_ln32, i10 %input_1_load_cast_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:9 %sext_ln32_1 = sext i8 %WEIGHTS_addr_read_63

]]></Node>
<StgValue><ssdm name="sext_ln32_1"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:10 %mul_ln32 = mul i10 %sext_ln32_1, i10 %input_1_load_1_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:11 %WEIGHTS_addr_read_64 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_64"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="223" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:7 %sum = mul i10 %sext_ln32, i10 %input_1_load_cast_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:12 %sext_ln32_2 = sext i8 %WEIGHTS_addr_read_64

]]></Node>
<StgValue><ssdm name="sext_ln32_2"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:13 %mul_ln32_1 = mul i10 %sext_ln32_2, i10 %input_1_load_2_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:14 %WEIGHTS_addr_read_65 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_65"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:197 %add_ln32 = add i10 %mul_ln32, i10 %sum

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:15 %sext_ln32_3 = sext i8 %WEIGHTS_addr_read_65

]]></Node>
<StgValue><ssdm name="sext_ln32_3"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:16 %mul_ln32_2 = mul i10 %sext_ln32_3, i10 %input_1_load_3_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_2"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:17 %WEIGHTS_addr_read_66 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_66"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:197 %add_ln32 = add i10 %mul_ln32, i10 %sum

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="232" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:16 %mul_ln32_2 = mul i10 %sext_ln32_3, i10 %input_1_load_3_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_2"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:18 %sext_ln32_4 = sext i8 %WEIGHTS_addr_read_66

]]></Node>
<StgValue><ssdm name="sext_ln32_4"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:19 %mul_ln32_3 = mul i10 %sext_ln32_4, i10 %input_1_load_4_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_3"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:20 %WEIGHTS_addr_read_67 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_67"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="236" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:16 %mul_ln32_2 = mul i10 %sext_ln32_3, i10 %input_1_load_3_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_2"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:21 %sext_ln32_5 = sext i8 %WEIGHTS_addr_read_67

]]></Node>
<StgValue><ssdm name="sext_ln32_5"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:22 %mul_ln32_4 = mul i10 %sext_ln32_5, i10 %input_1_load_5_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_4"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:23 %WEIGHTS_addr_read_68 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_68"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:199 %add_ln32_1 = add i10 %mul_ln32_1, i10 %mul_ln32_2

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0">
<![CDATA[
_Z13forwardHiddenPK8ap_fixedILi8ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_PA64_S2_.exit134.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="241" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:22 %mul_ln32_4 = mul i10 %sext_ln32_5, i10 %input_1_load_5_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_4"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:24 %sext_ln32_6 = sext i8 %WEIGHTS_addr_read_68

]]></Node>
<StgValue><ssdm name="sext_ln32_6"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:25 %mul_ln32_5 = mul i10 %sext_ln32_6, i10 %input_1_load_6_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_5"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:26 %WEIGHTS_addr_read_69 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_69"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:198 %sext_ln32_64 = sext i10 %add_ln32

]]></Node>
<StgValue><ssdm name="sext_ln32_64"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:199 %add_ln32_1 = add i10 %mul_ln32_1, i10 %mul_ln32_2

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:200 %sext_ln32_65 = sext i10 %add_ln32_1

]]></Node>
<StgValue><ssdm name="sext_ln32_65"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:201 %add_ln32_2 = add i11 %sext_ln32_65, i11 %sext_ln32_64

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="249" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:22 %mul_ln32_4 = mul i10 %sext_ln32_5, i10 %input_1_load_5_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_4"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:27 %sext_ln32_7 = sext i8 %WEIGHTS_addr_read_69

]]></Node>
<StgValue><ssdm name="sext_ln32_7"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:28 %mul_ln32_6 = mul i10 %sext_ln32_7, i10 %input_1_load_7_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_6"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:29 %WEIGHTS_addr_read_70 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_70"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:203 %add_ln32_3 = add i10 %mul_ln32_3, i10 %mul_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln32_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="254" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:28 %mul_ln32_6 = mul i10 %sext_ln32_7, i10 %input_1_load_7_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_6"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:30 %sext_ln32_8 = sext i8 %WEIGHTS_addr_read_70

]]></Node>
<StgValue><ssdm name="sext_ln32_8"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:31 %mul_ln32_7 = mul i10 %sext_ln32_8, i10 %input_1_load_8_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_7"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:32 %WEIGHTS_addr_read_71 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_71"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:203 %add_ln32_3 = add i10 %mul_ln32_3, i10 %mul_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln32_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="259" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:28 %mul_ln32_6 = mul i10 %sext_ln32_7, i10 %input_1_load_7_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_6"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:33 %sext_ln32_9 = sext i8 %WEIGHTS_addr_read_71

]]></Node>
<StgValue><ssdm name="sext_ln32_9"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:34 %mul_ln32_8 = mul i10 %sext_ln32_9, i10 %input_1_load_9_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_8"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:35 %WEIGHTS_addr_read_72 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_72"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:205 %add_ln32_4 = add i10 %mul_ln32_5, i10 %mul_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln32_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="264" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:34 %mul_ln32_8 = mul i10 %sext_ln32_9, i10 %input_1_load_9_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_8"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:36 %sext_ln32_10 = sext i8 %WEIGHTS_addr_read_72

]]></Node>
<StgValue><ssdm name="sext_ln32_10"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:37 %mul_ln32_9 = mul i10 %sext_ln32_10, i10 %input_1_load_10_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_9"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:38 %WEIGHTS_addr_read_73 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_73"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:204 %sext_ln32_67 = sext i10 %add_ln32_3

]]></Node>
<StgValue><ssdm name="sext_ln32_67"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:205 %add_ln32_4 = add i10 %mul_ln32_5, i10 %mul_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln32_4"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:206 %sext_ln32_68 = sext i10 %add_ln32_4

]]></Node>
<StgValue><ssdm name="sext_ln32_68"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:207 %add_ln32_5 = add i11 %sext_ln32_68, i11 %sext_ln32_67

]]></Node>
<StgValue><ssdm name="add_ln32_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="272" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:34 %mul_ln32_8 = mul i10 %sext_ln32_9, i10 %input_1_load_9_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_8"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:39 %sext_ln32_11 = sext i8 %WEIGHTS_addr_read_73

]]></Node>
<StgValue><ssdm name="sext_ln32_11"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:40 %mul_ln32_10 = mul i10 %sext_ln32_11, i10 %input_1_load_11_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_10"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:41 %WEIGHTS_addr_read_74 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_74"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:210 %add_ln32_7 = add i10 %mul_ln32_7, i10 %mul_ln32_8

]]></Node>
<StgValue><ssdm name="add_ln32_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="277" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:40 %mul_ln32_10 = mul i10 %sext_ln32_11, i10 %input_1_load_11_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_10"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:42 %sext_ln32_12 = sext i8 %WEIGHTS_addr_read_74

]]></Node>
<StgValue><ssdm name="sext_ln32_12"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:43 %mul_ln32_11 = mul i10 %sext_ln32_12, i10 %input_1_load_12_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_11"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:44 %WEIGHTS_addr_read_75 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_75"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:210 %add_ln32_7 = add i10 %mul_ln32_7, i10 %mul_ln32_8

]]></Node>
<StgValue><ssdm name="add_ln32_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="282" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:40 %mul_ln32_10 = mul i10 %sext_ln32_11, i10 %input_1_load_11_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_10"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:45 %sext_ln32_13 = sext i8 %WEIGHTS_addr_read_75

]]></Node>
<StgValue><ssdm name="sext_ln32_13"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:46 %mul_ln32_12 = mul i10 %sext_ln32_13, i10 %input_1_load_13_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_12"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:47 %WEIGHTS_addr_read_76 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_76"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:212 %add_ln32_8 = add i10 %mul_ln32_9, i10 %mul_ln32_10

]]></Node>
<StgValue><ssdm name="add_ln32_8"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="287" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:46 %mul_ln32_12 = mul i10 %sext_ln32_13, i10 %input_1_load_13_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_12"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:48 %sext_ln32_14 = sext i8 %WEIGHTS_addr_read_76

]]></Node>
<StgValue><ssdm name="sext_ln32_14"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:49 %mul_ln32_13 = mul i10 %sext_ln32_14, i10 %input_1_load_14_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_13"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:50 %WEIGHTS_addr_read_77 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_77"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:211 %sext_ln32_70 = sext i10 %add_ln32_7

]]></Node>
<StgValue><ssdm name="sext_ln32_70"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:212 %add_ln32_8 = add i10 %mul_ln32_9, i10 %mul_ln32_10

]]></Node>
<StgValue><ssdm name="add_ln32_8"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:213 %sext_ln32_71 = sext i10 %add_ln32_8

]]></Node>
<StgValue><ssdm name="sext_ln32_71"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:214 %add_ln32_9 = add i11 %sext_ln32_71, i11 %sext_ln32_70

]]></Node>
<StgValue><ssdm name="add_ln32_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="295" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:46 %mul_ln32_12 = mul i10 %sext_ln32_13, i10 %input_1_load_13_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_12"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:51 %sext_ln32_15 = sext i8 %WEIGHTS_addr_read_77

]]></Node>
<StgValue><ssdm name="sext_ln32_15"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:52 %mul_ln32_14 = mul i10 %sext_ln32_15, i10 %input_1_load_15_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_14"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:53 %WEIGHTS_addr_read_78 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_78"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:216 %add_ln32_10 = add i10 %mul_ln32_11, i10 %mul_ln32_12

]]></Node>
<StgValue><ssdm name="add_ln32_10"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="300" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:52 %mul_ln32_14 = mul i10 %sext_ln32_15, i10 %input_1_load_15_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_14"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:54 %sext_ln32_16 = sext i8 %WEIGHTS_addr_read_78

]]></Node>
<StgValue><ssdm name="sext_ln32_16"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:55 %mul_ln32_15 = mul i10 %sext_ln32_16, i10 %input_1_load_16_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_15"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:56 %WEIGHTS_addr_read_79 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_79"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:216 %add_ln32_10 = add i10 %mul_ln32_11, i10 %mul_ln32_12

]]></Node>
<StgValue><ssdm name="add_ln32_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="305" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:52 %mul_ln32_14 = mul i10 %sext_ln32_15, i10 %input_1_load_15_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_14"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:57 %sext_ln32_17 = sext i8 %WEIGHTS_addr_read_79

]]></Node>
<StgValue><ssdm name="sext_ln32_17"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:58 %mul_ln32_16 = mul i10 %sext_ln32_17, i10 %input_1_load_17_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_16"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:59 %WEIGHTS_addr_read_80 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_80"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:218 %add_ln32_11 = add i10 %mul_ln32_13, i10 %mul_ln32_14

]]></Node>
<StgValue><ssdm name="add_ln32_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="310" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:58 %mul_ln32_16 = mul i10 %sext_ln32_17, i10 %input_1_load_17_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_16"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:60 %sext_ln32_18 = sext i8 %WEIGHTS_addr_read_80

]]></Node>
<StgValue><ssdm name="sext_ln32_18"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:61 %mul_ln32_17 = mul i10 %sext_ln32_18, i10 %input_1_load_18_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_17"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:62 %WEIGHTS_addr_read_81 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_81"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:215 %sext_ln32_72 = sext i11 %add_ln32_9

]]></Node>
<StgValue><ssdm name="sext_ln32_72"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:217 %sext_ln32_73 = sext i10 %add_ln32_10

]]></Node>
<StgValue><ssdm name="sext_ln32_73"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:218 %add_ln32_11 = add i10 %mul_ln32_13, i10 %mul_ln32_14

]]></Node>
<StgValue><ssdm name="add_ln32_11"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:219 %sext_ln32_74 = sext i10 %add_ln32_11

]]></Node>
<StgValue><ssdm name="sext_ln32_74"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:220 %add_ln32_12 = add i11 %sext_ln32_74, i11 %sext_ln32_73

]]></Node>
<StgValue><ssdm name="add_ln32_12"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:221 %sext_ln32_75 = sext i11 %add_ln32_12

]]></Node>
<StgValue><ssdm name="sext_ln32_75"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:222 %add_ln32_13 = add i12 %sext_ln32_75, i12 %sext_ln32_72

]]></Node>
<StgValue><ssdm name="add_ln32_13"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="321" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:58 %mul_ln32_16 = mul i10 %sext_ln32_17, i10 %input_1_load_17_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_16"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:63 %sext_ln32_19 = sext i8 %WEIGHTS_addr_read_81

]]></Node>
<StgValue><ssdm name="sext_ln32_19"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:64 %mul_ln32_18 = mul i10 %sext_ln32_19, i10 %input_1_load_19_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_18"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:65 %WEIGHTS_addr_read_82 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_82"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:202 %sext_ln32_66 = sext i11 %add_ln32_2

]]></Node>
<StgValue><ssdm name="sext_ln32_66"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:208 %sext_ln32_69 = sext i11 %add_ln32_5

]]></Node>
<StgValue><ssdm name="sext_ln32_69"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:209 %add_ln32_6 = add i12 %sext_ln32_69, i12 %sext_ln32_66

]]></Node>
<StgValue><ssdm name="add_ln32_6"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:223 %add_ln32_14 = add i12 %add_ln32_13, i12 %add_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln32_14"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:224 %add_ln32_15 = add i10 %mul_ln32_15, i10 %mul_ln32_16

]]></Node>
<StgValue><ssdm name="add_ln32_15"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="330" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:64 %mul_ln32_18 = mul i10 %sext_ln32_19, i10 %input_1_load_19_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_18"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:66 %sext_ln32_20 = sext i8 %WEIGHTS_addr_read_82

]]></Node>
<StgValue><ssdm name="sext_ln32_20"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:67 %mul_ln32_19 = mul i10 %sext_ln32_20, i10 %input_1_load_20_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_19"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:68 %WEIGHTS_addr_read_83 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_83"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:224 %add_ln32_15 = add i10 %mul_ln32_15, i10 %mul_ln32_16

]]></Node>
<StgValue><ssdm name="add_ln32_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="335" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:64 %mul_ln32_18 = mul i10 %sext_ln32_19, i10 %input_1_load_19_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_18"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:69 %sext_ln32_21 = sext i8 %WEIGHTS_addr_read_83

]]></Node>
<StgValue><ssdm name="sext_ln32_21"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:70 %mul_ln32_20 = mul i10 %sext_ln32_21, i10 %input_1_load_21_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_20"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:71 %WEIGHTS_addr_read_84 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_84"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:226 %add_ln32_16 = add i10 %mul_ln32_17, i10 %mul_ln32_18

]]></Node>
<StgValue><ssdm name="add_ln32_16"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="340" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:70 %mul_ln32_20 = mul i10 %sext_ln32_21, i10 %input_1_load_21_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_20"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:72 %sext_ln32_22 = sext i8 %WEIGHTS_addr_read_84

]]></Node>
<StgValue><ssdm name="sext_ln32_22"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:73 %mul_ln32_21 = mul i10 %sext_ln32_22, i10 %input_1_load_22_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_21"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:74 %WEIGHTS_addr_read_85 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_85"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:225 %sext_ln32_76 = sext i10 %add_ln32_15

]]></Node>
<StgValue><ssdm name="sext_ln32_76"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:226 %add_ln32_16 = add i10 %mul_ln32_17, i10 %mul_ln32_18

]]></Node>
<StgValue><ssdm name="add_ln32_16"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:227 %sext_ln32_77 = sext i10 %add_ln32_16

]]></Node>
<StgValue><ssdm name="sext_ln32_77"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:228 %add_ln32_17 = add i11 %sext_ln32_77, i11 %sext_ln32_76

]]></Node>
<StgValue><ssdm name="add_ln32_17"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="348" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:70 %mul_ln32_20 = mul i10 %sext_ln32_21, i10 %input_1_load_21_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_20"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:75 %sext_ln32_23 = sext i8 %WEIGHTS_addr_read_85

]]></Node>
<StgValue><ssdm name="sext_ln32_23"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:76 %mul_ln32_22 = mul i10 %sext_ln32_23, i10 %input_1_load_23_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_22"/></StgValue>
</operation>

<operation id="351" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:77 %WEIGHTS_addr_read_86 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_86"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:230 %add_ln32_18 = add i10 %mul_ln32_19, i10 %mul_ln32_20

]]></Node>
<StgValue><ssdm name="add_ln32_18"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="353" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:76 %mul_ln32_22 = mul i10 %sext_ln32_23, i10 %input_1_load_23_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_22"/></StgValue>
</operation>

<operation id="354" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:78 %sext_ln32_24 = sext i8 %WEIGHTS_addr_read_86

]]></Node>
<StgValue><ssdm name="sext_ln32_24"/></StgValue>
</operation>

<operation id="355" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:79 %mul_ln32_23 = mul i10 %sext_ln32_24, i10 %input_1_load_24_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_23"/></StgValue>
</operation>

<operation id="356" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:80 %WEIGHTS_addr_read_87 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_87"/></StgValue>
</operation>

<operation id="357" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:230 %add_ln32_18 = add i10 %mul_ln32_19, i10 %mul_ln32_20

]]></Node>
<StgValue><ssdm name="add_ln32_18"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="358" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:76 %mul_ln32_22 = mul i10 %sext_ln32_23, i10 %input_1_load_23_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_22"/></StgValue>
</operation>

<operation id="359" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:81 %sext_ln32_25 = sext i8 %WEIGHTS_addr_read_87

]]></Node>
<StgValue><ssdm name="sext_ln32_25"/></StgValue>
</operation>

<operation id="360" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:82 %mul_ln32_24 = mul i10 %sext_ln32_25, i10 %input_1_load_25_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_24"/></StgValue>
</operation>

<operation id="361" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:83 %WEIGHTS_addr_read_88 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_88"/></StgValue>
</operation>

<operation id="362" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:232 %add_ln32_19 = add i10 %mul_ln32_21, i10 %mul_ln32_22

]]></Node>
<StgValue><ssdm name="add_ln32_19"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="363" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:82 %mul_ln32_24 = mul i10 %sext_ln32_25, i10 %input_1_load_25_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_24"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:84 %sext_ln32_26 = sext i8 %WEIGHTS_addr_read_88

]]></Node>
<StgValue><ssdm name="sext_ln32_26"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:85 %mul_ln32_25 = mul i10 %sext_ln32_26, i10 %input_1_load_26_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_25"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:86 %WEIGHTS_addr_read_89 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_89"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:231 %sext_ln32_79 = sext i10 %add_ln32_18

]]></Node>
<StgValue><ssdm name="sext_ln32_79"/></StgValue>
</operation>

<operation id="368" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:232 %add_ln32_19 = add i10 %mul_ln32_21, i10 %mul_ln32_22

]]></Node>
<StgValue><ssdm name="add_ln32_19"/></StgValue>
</operation>

<operation id="369" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:233 %sext_ln32_80 = sext i10 %add_ln32_19

]]></Node>
<StgValue><ssdm name="sext_ln32_80"/></StgValue>
</operation>

<operation id="370" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:234 %add_ln32_20 = add i11 %sext_ln32_80, i11 %sext_ln32_79

]]></Node>
<StgValue><ssdm name="add_ln32_20"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="371" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:82 %mul_ln32_24 = mul i10 %sext_ln32_25, i10 %input_1_load_25_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_24"/></StgValue>
</operation>

<operation id="372" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:87 %sext_ln32_27 = sext i8 %WEIGHTS_addr_read_89

]]></Node>
<StgValue><ssdm name="sext_ln32_27"/></StgValue>
</operation>

<operation id="373" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:88 %mul_ln32_26 = mul i10 %sext_ln32_27, i10 %input_1_load_27_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_26"/></StgValue>
</operation>

<operation id="374" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:89 %WEIGHTS_addr_read_90 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_90"/></StgValue>
</operation>

<operation id="375" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:237 %add_ln32_22 = add i10 %mul_ln32_23, i10 %mul_ln32_24

]]></Node>
<StgValue><ssdm name="add_ln32_22"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="376" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:88 %mul_ln32_26 = mul i10 %sext_ln32_27, i10 %input_1_load_27_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_26"/></StgValue>
</operation>

<operation id="377" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:90 %sext_ln32_28 = sext i8 %WEIGHTS_addr_read_90

]]></Node>
<StgValue><ssdm name="sext_ln32_28"/></StgValue>
</operation>

<operation id="378" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:91 %mul_ln32_27 = mul i10 %sext_ln32_28, i10 %input_1_load_28_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_27"/></StgValue>
</operation>

<operation id="379" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:92 %WEIGHTS_addr_read_91 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_91"/></StgValue>
</operation>

<operation id="380" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:237 %add_ln32_22 = add i10 %mul_ln32_23, i10 %mul_ln32_24

]]></Node>
<StgValue><ssdm name="add_ln32_22"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="381" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:88 %mul_ln32_26 = mul i10 %sext_ln32_27, i10 %input_1_load_27_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_26"/></StgValue>
</operation>

<operation id="382" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:93 %sext_ln32_29 = sext i8 %WEIGHTS_addr_read_91

]]></Node>
<StgValue><ssdm name="sext_ln32_29"/></StgValue>
</operation>

<operation id="383" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:94 %mul_ln32_28 = mul i10 %sext_ln32_29, i10 %input_1_load_29_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_28"/></StgValue>
</operation>

<operation id="384" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:95 %WEIGHTS_addr_read_92 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_92"/></StgValue>
</operation>

<operation id="385" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:239 %add_ln32_23 = add i10 %mul_ln32_25, i10 %mul_ln32_26

]]></Node>
<StgValue><ssdm name="add_ln32_23"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="386" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:94 %mul_ln32_28 = mul i10 %sext_ln32_29, i10 %input_1_load_29_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_28"/></StgValue>
</operation>

<operation id="387" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:96 %sext_ln32_30 = sext i8 %WEIGHTS_addr_read_92

]]></Node>
<StgValue><ssdm name="sext_ln32_30"/></StgValue>
</operation>

<operation id="388" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:97 %mul_ln32_29 = mul i10 %sext_ln32_30, i10 %input_1_load_30_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_29"/></StgValue>
</operation>

<operation id="389" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:98 %WEIGHTS_addr_read_93 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_93"/></StgValue>
</operation>

<operation id="390" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:238 %sext_ln32_82 = sext i10 %add_ln32_22

]]></Node>
<StgValue><ssdm name="sext_ln32_82"/></StgValue>
</operation>

<operation id="391" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:239 %add_ln32_23 = add i10 %mul_ln32_25, i10 %mul_ln32_26

]]></Node>
<StgValue><ssdm name="add_ln32_23"/></StgValue>
</operation>

<operation id="392" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:240 %sext_ln32_83 = sext i10 %add_ln32_23

]]></Node>
<StgValue><ssdm name="sext_ln32_83"/></StgValue>
</operation>

<operation id="393" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:241 %add_ln32_24 = add i11 %sext_ln32_83, i11 %sext_ln32_82

]]></Node>
<StgValue><ssdm name="add_ln32_24"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="394" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:94 %mul_ln32_28 = mul i10 %sext_ln32_29, i10 %input_1_load_29_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_28"/></StgValue>
</operation>

<operation id="395" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:99 %sext_ln32_31 = sext i8 %WEIGHTS_addr_read_93

]]></Node>
<StgValue><ssdm name="sext_ln32_31"/></StgValue>
</operation>

<operation id="396" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:100 %mul_ln32_30 = mul i10 %sext_ln32_31, i10 %input_1_load_31_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_30"/></StgValue>
</operation>

<operation id="397" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:101 %WEIGHTS_addr_read_94 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_94"/></StgValue>
</operation>

<operation id="398" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:243 %add_ln32_25 = add i10 %mul_ln32_27, i10 %mul_ln32_28

]]></Node>
<StgValue><ssdm name="add_ln32_25"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="399" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:100 %mul_ln32_30 = mul i10 %sext_ln32_31, i10 %input_1_load_31_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_30"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:102 %sext_ln32_32 = sext i8 %WEIGHTS_addr_read_94

]]></Node>
<StgValue><ssdm name="sext_ln32_32"/></StgValue>
</operation>

<operation id="401" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:103 %mul_ln32_31 = mul i10 %sext_ln32_32, i10 %input_1_load_32_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_31"/></StgValue>
</operation>

<operation id="402" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:104 %WEIGHTS_addr_read_95 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_95"/></StgValue>
</operation>

<operation id="403" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:243 %add_ln32_25 = add i10 %mul_ln32_27, i10 %mul_ln32_28

]]></Node>
<StgValue><ssdm name="add_ln32_25"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="404" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:100 %mul_ln32_30 = mul i10 %sext_ln32_31, i10 %input_1_load_31_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_30"/></StgValue>
</operation>

<operation id="405" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:105 %sext_ln32_33 = sext i8 %WEIGHTS_addr_read_95

]]></Node>
<StgValue><ssdm name="sext_ln32_33"/></StgValue>
</operation>

<operation id="406" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:106 %mul_ln32_32 = mul i10 %sext_ln32_33, i10 %input_1_load_33_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_32"/></StgValue>
</operation>

<operation id="407" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:107 %WEIGHTS_addr_read_96 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_96"/></StgValue>
</operation>

<operation id="408" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:245 %add_ln32_26 = add i10 %mul_ln32_29, i10 %mul_ln32_30

]]></Node>
<StgValue><ssdm name="add_ln32_26"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="409" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:106 %mul_ln32_32 = mul i10 %sext_ln32_33, i10 %input_1_load_33_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_32"/></StgValue>
</operation>

<operation id="410" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:108 %sext_ln32_34 = sext i8 %WEIGHTS_addr_read_96

]]></Node>
<StgValue><ssdm name="sext_ln32_34"/></StgValue>
</operation>

<operation id="411" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:109 %mul_ln32_33 = mul i10 %sext_ln32_34, i10 %input_1_load_34_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_33"/></StgValue>
</operation>

<operation id="412" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:110 %WEIGHTS_addr_read_97 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_97"/></StgValue>
</operation>

<operation id="413" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:242 %sext_ln32_84 = sext i11 %add_ln32_24

]]></Node>
<StgValue><ssdm name="sext_ln32_84"/></StgValue>
</operation>

<operation id="414" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:244 %sext_ln32_85 = sext i10 %add_ln32_25

]]></Node>
<StgValue><ssdm name="sext_ln32_85"/></StgValue>
</operation>

<operation id="415" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:245 %add_ln32_26 = add i10 %mul_ln32_29, i10 %mul_ln32_30

]]></Node>
<StgValue><ssdm name="add_ln32_26"/></StgValue>
</operation>

<operation id="416" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:246 %sext_ln32_86 = sext i10 %add_ln32_26

]]></Node>
<StgValue><ssdm name="sext_ln32_86"/></StgValue>
</operation>

<operation id="417" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:247 %add_ln32_27 = add i11 %sext_ln32_86, i11 %sext_ln32_85

]]></Node>
<StgValue><ssdm name="add_ln32_27"/></StgValue>
</operation>

<operation id="418" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:248 %sext_ln32_87 = sext i11 %add_ln32_27

]]></Node>
<StgValue><ssdm name="sext_ln32_87"/></StgValue>
</operation>

<operation id="419" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:249 %add_ln32_28 = add i12 %sext_ln32_87, i12 %sext_ln32_84

]]></Node>
<StgValue><ssdm name="add_ln32_28"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="420" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:106 %mul_ln32_32 = mul i10 %sext_ln32_33, i10 %input_1_load_33_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_32"/></StgValue>
</operation>

<operation id="421" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:111 %sext_ln32_35 = sext i8 %WEIGHTS_addr_read_97

]]></Node>
<StgValue><ssdm name="sext_ln32_35"/></StgValue>
</operation>

<operation id="422" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:112 %mul_ln32_34 = mul i10 %sext_ln32_35, i10 %input_1_load_35_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_34"/></StgValue>
</operation>

<operation id="423" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:113 %WEIGHTS_addr_read_98 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_98"/></StgValue>
</operation>

<operation id="424" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:229 %sext_ln32_78 = sext i11 %add_ln32_17

]]></Node>
<StgValue><ssdm name="sext_ln32_78"/></StgValue>
</operation>

<operation id="425" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:235 %sext_ln32_81 = sext i11 %add_ln32_20

]]></Node>
<StgValue><ssdm name="sext_ln32_81"/></StgValue>
</operation>

<operation id="426" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:236 %add_ln32_21 = add i12 %sext_ln32_81, i12 %sext_ln32_78

]]></Node>
<StgValue><ssdm name="add_ln32_21"/></StgValue>
</operation>

<operation id="427" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:250 %add_ln32_29 = add i12 %add_ln32_28, i12 %add_ln32_21

]]></Node>
<StgValue><ssdm name="add_ln32_29"/></StgValue>
</operation>

<operation id="428" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:252 %add_ln32_31 = add i10 %mul_ln32_31, i10 %mul_ln32_32

]]></Node>
<StgValue><ssdm name="add_ln32_31"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="429" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:112 %mul_ln32_34 = mul i10 %sext_ln32_35, i10 %input_1_load_35_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_34"/></StgValue>
</operation>

<operation id="430" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:114 %sext_ln32_36 = sext i8 %WEIGHTS_addr_read_98

]]></Node>
<StgValue><ssdm name="sext_ln32_36"/></StgValue>
</operation>

<operation id="431" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:115 %mul_ln32_35 = mul i10 %sext_ln32_36, i10 %input_1_load_36_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_35"/></StgValue>
</operation>

<operation id="432" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:116 %WEIGHTS_addr_read_99 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_99"/></StgValue>
</operation>

<operation id="433" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:252 %add_ln32_31 = add i10 %mul_ln32_31, i10 %mul_ln32_32

]]></Node>
<StgValue><ssdm name="add_ln32_31"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="434" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:112 %mul_ln32_34 = mul i10 %sext_ln32_35, i10 %input_1_load_35_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_34"/></StgValue>
</operation>

<operation id="435" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:117 %sext_ln32_37 = sext i8 %WEIGHTS_addr_read_99

]]></Node>
<StgValue><ssdm name="sext_ln32_37"/></StgValue>
</operation>

<operation id="436" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:118 %mul_ln32_36 = mul i10 %sext_ln32_37, i10 %input_1_load_37_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_36"/></StgValue>
</operation>

<operation id="437" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:119 %WEIGHTS_addr_read_100 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_100"/></StgValue>
</operation>

<operation id="438" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:254 %add_ln32_32 = add i10 %mul_ln32_33, i10 %mul_ln32_34

]]></Node>
<StgValue><ssdm name="add_ln32_32"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="439" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:118 %mul_ln32_36 = mul i10 %sext_ln32_37, i10 %input_1_load_37_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_36"/></StgValue>
</operation>

<operation id="440" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:120 %sext_ln32_38 = sext i8 %WEIGHTS_addr_read_100

]]></Node>
<StgValue><ssdm name="sext_ln32_38"/></StgValue>
</operation>

<operation id="441" st_id="41" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:121 %mul_ln32_37 = mul i10 %sext_ln32_38, i10 %input_1_load_38_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_37"/></StgValue>
</operation>

<operation id="442" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:122 %WEIGHTS_addr_read_101 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_101"/></StgValue>
</operation>

<operation id="443" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:253 %sext_ln32_88 = sext i10 %add_ln32_31

]]></Node>
<StgValue><ssdm name="sext_ln32_88"/></StgValue>
</operation>

<operation id="444" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:254 %add_ln32_32 = add i10 %mul_ln32_33, i10 %mul_ln32_34

]]></Node>
<StgValue><ssdm name="add_ln32_32"/></StgValue>
</operation>

<operation id="445" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:255 %sext_ln32_89 = sext i10 %add_ln32_32

]]></Node>
<StgValue><ssdm name="sext_ln32_89"/></StgValue>
</operation>

<operation id="446" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:256 %add_ln32_33 = add i11 %sext_ln32_89, i11 %sext_ln32_88

]]></Node>
<StgValue><ssdm name="add_ln32_33"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="447" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:118 %mul_ln32_36 = mul i10 %sext_ln32_37, i10 %input_1_load_37_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_36"/></StgValue>
</operation>

<operation id="448" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:123 %sext_ln32_39 = sext i8 %WEIGHTS_addr_read_101

]]></Node>
<StgValue><ssdm name="sext_ln32_39"/></StgValue>
</operation>

<operation id="449" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:124 %mul_ln32_38 = mul i10 %sext_ln32_39, i10 %input_1_load_39_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_38"/></StgValue>
</operation>

<operation id="450" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:125 %WEIGHTS_addr_read_102 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_102"/></StgValue>
</operation>

<operation id="451" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:258 %add_ln32_34 = add i10 %mul_ln32_35, i10 %mul_ln32_36

]]></Node>
<StgValue><ssdm name="add_ln32_34"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="452" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:124 %mul_ln32_38 = mul i10 %sext_ln32_39, i10 %input_1_load_39_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_38"/></StgValue>
</operation>

<operation id="453" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:126 %sext_ln32_40 = sext i8 %WEIGHTS_addr_read_102

]]></Node>
<StgValue><ssdm name="sext_ln32_40"/></StgValue>
</operation>

<operation id="454" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:127 %mul_ln32_39 = mul i10 %sext_ln32_40, i10 %input_1_load_40_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_39"/></StgValue>
</operation>

<operation id="455" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:128 %WEIGHTS_addr_read_103 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_103"/></StgValue>
</operation>

<operation id="456" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:258 %add_ln32_34 = add i10 %mul_ln32_35, i10 %mul_ln32_36

]]></Node>
<StgValue><ssdm name="add_ln32_34"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="457" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:124 %mul_ln32_38 = mul i10 %sext_ln32_39, i10 %input_1_load_39_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_38"/></StgValue>
</operation>

<operation id="458" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:129 %sext_ln32_41 = sext i8 %WEIGHTS_addr_read_103

]]></Node>
<StgValue><ssdm name="sext_ln32_41"/></StgValue>
</operation>

<operation id="459" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:130 %mul_ln32_40 = mul i10 %sext_ln32_41, i10 %input_1_load_41_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_40"/></StgValue>
</operation>

<operation id="460" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:131 %WEIGHTS_addr_read_104 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_104"/></StgValue>
</operation>

<operation id="461" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:260 %add_ln32_35 = add i10 %mul_ln32_37, i10 %mul_ln32_38

]]></Node>
<StgValue><ssdm name="add_ln32_35"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="462" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:130 %mul_ln32_40 = mul i10 %sext_ln32_41, i10 %input_1_load_41_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_40"/></StgValue>
</operation>

<operation id="463" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:132 %sext_ln32_42 = sext i8 %WEIGHTS_addr_read_104

]]></Node>
<StgValue><ssdm name="sext_ln32_42"/></StgValue>
</operation>

<operation id="464" st_id="45" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:133 %mul_ln32_41 = mul i10 %sext_ln32_42, i10 %input_1_load_42_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_41"/></StgValue>
</operation>

<operation id="465" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:134 %WEIGHTS_addr_read_105 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_105"/></StgValue>
</operation>

<operation id="466" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:257 %sext_ln32_90 = sext i11 %add_ln32_33

]]></Node>
<StgValue><ssdm name="sext_ln32_90"/></StgValue>
</operation>

<operation id="467" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:259 %sext_ln32_91 = sext i10 %add_ln32_34

]]></Node>
<StgValue><ssdm name="sext_ln32_91"/></StgValue>
</operation>

<operation id="468" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:260 %add_ln32_35 = add i10 %mul_ln32_37, i10 %mul_ln32_38

]]></Node>
<StgValue><ssdm name="add_ln32_35"/></StgValue>
</operation>

<operation id="469" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:261 %sext_ln32_92 = sext i10 %add_ln32_35

]]></Node>
<StgValue><ssdm name="sext_ln32_92"/></StgValue>
</operation>

<operation id="470" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:262 %add_ln32_36 = add i11 %sext_ln32_92, i11 %sext_ln32_91

]]></Node>
<StgValue><ssdm name="add_ln32_36"/></StgValue>
</operation>

<operation id="471" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:263 %sext_ln32_93 = sext i11 %add_ln32_36

]]></Node>
<StgValue><ssdm name="sext_ln32_93"/></StgValue>
</operation>

<operation id="472" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:264 %add_ln32_37 = add i12 %sext_ln32_93, i12 %sext_ln32_90

]]></Node>
<StgValue><ssdm name="add_ln32_37"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="473" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:130 %mul_ln32_40 = mul i10 %sext_ln32_41, i10 %input_1_load_41_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_40"/></StgValue>
</operation>

<operation id="474" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:135 %sext_ln32_43 = sext i8 %WEIGHTS_addr_read_105

]]></Node>
<StgValue><ssdm name="sext_ln32_43"/></StgValue>
</operation>

<operation id="475" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:136 %mul_ln32_42 = mul i10 %sext_ln32_43, i10 %input_1_load_43_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_42"/></StgValue>
</operation>

<operation id="476" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:137 %WEIGHTS_addr_read_106 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_106"/></StgValue>
</operation>

<operation id="477" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:265 %add_ln32_38 = add i10 %mul_ln32_39, i10 %mul_ln32_40

]]></Node>
<StgValue><ssdm name="add_ln32_38"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="478" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:136 %mul_ln32_42 = mul i10 %sext_ln32_43, i10 %input_1_load_43_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_42"/></StgValue>
</operation>

<operation id="479" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:138 %sext_ln32_44 = sext i8 %WEIGHTS_addr_read_106

]]></Node>
<StgValue><ssdm name="sext_ln32_44"/></StgValue>
</operation>

<operation id="480" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:139 %mul_ln32_43 = mul i10 %sext_ln32_44, i10 %input_1_load_44_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_43"/></StgValue>
</operation>

<operation id="481" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:140 %WEIGHTS_addr_read_107 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_107"/></StgValue>
</operation>

<operation id="482" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:265 %add_ln32_38 = add i10 %mul_ln32_39, i10 %mul_ln32_40

]]></Node>
<StgValue><ssdm name="add_ln32_38"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="483" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:136 %mul_ln32_42 = mul i10 %sext_ln32_43, i10 %input_1_load_43_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_42"/></StgValue>
</operation>

<operation id="484" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:141 %sext_ln32_45 = sext i8 %WEIGHTS_addr_read_107

]]></Node>
<StgValue><ssdm name="sext_ln32_45"/></StgValue>
</operation>

<operation id="485" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:142 %mul_ln32_44 = mul i10 %sext_ln32_45, i10 %input_1_load_45_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_44"/></StgValue>
</operation>

<operation id="486" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:143 %WEIGHTS_addr_read_108 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_108"/></StgValue>
</operation>

<operation id="487" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:267 %add_ln32_39 = add i10 %mul_ln32_41, i10 %mul_ln32_42

]]></Node>
<StgValue><ssdm name="add_ln32_39"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="488" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:142 %mul_ln32_44 = mul i10 %sext_ln32_45, i10 %input_1_load_45_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_44"/></StgValue>
</operation>

<operation id="489" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:144 %sext_ln32_46 = sext i8 %WEIGHTS_addr_read_108

]]></Node>
<StgValue><ssdm name="sext_ln32_46"/></StgValue>
</operation>

<operation id="490" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:145 %mul_ln32_45 = mul i10 %sext_ln32_46, i10 %input_1_load_46_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_45"/></StgValue>
</operation>

<operation id="491" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:146 %WEIGHTS_addr_read_109 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_109"/></StgValue>
</operation>

<operation id="492" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:266 %sext_ln32_94 = sext i10 %add_ln32_38

]]></Node>
<StgValue><ssdm name="sext_ln32_94"/></StgValue>
</operation>

<operation id="493" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:267 %add_ln32_39 = add i10 %mul_ln32_41, i10 %mul_ln32_42

]]></Node>
<StgValue><ssdm name="add_ln32_39"/></StgValue>
</operation>

<operation id="494" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:268 %sext_ln32_95 = sext i10 %add_ln32_39

]]></Node>
<StgValue><ssdm name="sext_ln32_95"/></StgValue>
</operation>

<operation id="495" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:269 %add_ln32_40 = add i11 %sext_ln32_95, i11 %sext_ln32_94

]]></Node>
<StgValue><ssdm name="add_ln32_40"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="496" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:142 %mul_ln32_44 = mul i10 %sext_ln32_45, i10 %input_1_load_45_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_44"/></StgValue>
</operation>

<operation id="497" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:147 %sext_ln32_47 = sext i8 %WEIGHTS_addr_read_109

]]></Node>
<StgValue><ssdm name="sext_ln32_47"/></StgValue>
</operation>

<operation id="498" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:148 %mul_ln32_46 = mul i10 %sext_ln32_47, i10 %input_1_load_47_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_46"/></StgValue>
</operation>

<operation id="499" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:149 %WEIGHTS_addr_read_110 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_110"/></StgValue>
</operation>

<operation id="500" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:271 %add_ln32_41 = add i10 %mul_ln32_43, i10 %mul_ln32_44

]]></Node>
<StgValue><ssdm name="add_ln32_41"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="501" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:148 %mul_ln32_46 = mul i10 %sext_ln32_47, i10 %input_1_load_47_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_46"/></StgValue>
</operation>

<operation id="502" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:150 %sext_ln32_48 = sext i8 %WEIGHTS_addr_read_110

]]></Node>
<StgValue><ssdm name="sext_ln32_48"/></StgValue>
</operation>

<operation id="503" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:151 %mul_ln32_47 = mul i10 %sext_ln32_48, i10 %input_1_load_48_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_47"/></StgValue>
</operation>

<operation id="504" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:152 %WEIGHTS_addr_read_111 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_111"/></StgValue>
</operation>

<operation id="505" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:271 %add_ln32_41 = add i10 %mul_ln32_43, i10 %mul_ln32_44

]]></Node>
<StgValue><ssdm name="add_ln32_41"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="506" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:148 %mul_ln32_46 = mul i10 %sext_ln32_47, i10 %input_1_load_47_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_46"/></StgValue>
</operation>

<operation id="507" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:153 %sext_ln32_49 = sext i8 %WEIGHTS_addr_read_111

]]></Node>
<StgValue><ssdm name="sext_ln32_49"/></StgValue>
</operation>

<operation id="508" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:154 %mul_ln32_48 = mul i10 %sext_ln32_49, i10 %input_1_load_49_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_48"/></StgValue>
</operation>

<operation id="509" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:155 %WEIGHTS_addr_read_112 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_112"/></StgValue>
</operation>

<operation id="510" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:273 %add_ln32_42 = add i10 %mul_ln32_45, i10 %mul_ln32_46

]]></Node>
<StgValue><ssdm name="add_ln32_42"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="511" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:154 %mul_ln32_48 = mul i10 %sext_ln32_49, i10 %input_1_load_49_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_48"/></StgValue>
</operation>

<operation id="512" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:156 %sext_ln32_50 = sext i8 %WEIGHTS_addr_read_112

]]></Node>
<StgValue><ssdm name="sext_ln32_50"/></StgValue>
</operation>

<operation id="513" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:157 %mul_ln32_49 = mul i10 %sext_ln32_50, i10 %input_1_load_50_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_49"/></StgValue>
</operation>

<operation id="514" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:158 %WEIGHTS_addr_read_113 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_113"/></StgValue>
</operation>

<operation id="515" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:270 %sext_ln32_96 = sext i11 %add_ln32_40

]]></Node>
<StgValue><ssdm name="sext_ln32_96"/></StgValue>
</operation>

<operation id="516" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:272 %sext_ln32_97 = sext i10 %add_ln32_41

]]></Node>
<StgValue><ssdm name="sext_ln32_97"/></StgValue>
</operation>

<operation id="517" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:273 %add_ln32_42 = add i10 %mul_ln32_45, i10 %mul_ln32_46

]]></Node>
<StgValue><ssdm name="add_ln32_42"/></StgValue>
</operation>

<operation id="518" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:274 %sext_ln32_98 = sext i10 %add_ln32_42

]]></Node>
<StgValue><ssdm name="sext_ln32_98"/></StgValue>
</operation>

<operation id="519" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:275 %add_ln32_43 = add i11 %sext_ln32_98, i11 %sext_ln32_97

]]></Node>
<StgValue><ssdm name="add_ln32_43"/></StgValue>
</operation>

<operation id="520" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:276 %sext_ln32_99 = sext i11 %add_ln32_43

]]></Node>
<StgValue><ssdm name="sext_ln32_99"/></StgValue>
</operation>

<operation id="521" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:277 %add_ln32_44 = add i12 %sext_ln32_99, i12 %sext_ln32_96

]]></Node>
<StgValue><ssdm name="add_ln32_44"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="522" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:154 %mul_ln32_48 = mul i10 %sext_ln32_49, i10 %input_1_load_49_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_48"/></StgValue>
</operation>

<operation id="523" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:159 %sext_ln32_51 = sext i8 %WEIGHTS_addr_read_113

]]></Node>
<StgValue><ssdm name="sext_ln32_51"/></StgValue>
</operation>

<operation id="524" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:160 %mul_ln32_50 = mul i10 %sext_ln32_51, i10 %input_1_load_51_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_50"/></StgValue>
</operation>

<operation id="525" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:161 %WEIGHTS_addr_read_114 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_114"/></StgValue>
</operation>

<operation id="526" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:279 %add_ln32_46 = add i10 %mul_ln32_47, i10 %mul_ln32_48

]]></Node>
<StgValue><ssdm name="add_ln32_46"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="527" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:160 %mul_ln32_50 = mul i10 %sext_ln32_51, i10 %input_1_load_51_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_50"/></StgValue>
</operation>

<operation id="528" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:162 %sext_ln32_52 = sext i8 %WEIGHTS_addr_read_114

]]></Node>
<StgValue><ssdm name="sext_ln32_52"/></StgValue>
</operation>

<operation id="529" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:163 %mul_ln32_51 = mul i10 %sext_ln32_52, i10 %input_1_load_52_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_51"/></StgValue>
</operation>

<operation id="530" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:164 %WEIGHTS_addr_read_115 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_115"/></StgValue>
</operation>

<operation id="531" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:279 %add_ln32_46 = add i10 %mul_ln32_47, i10 %mul_ln32_48

]]></Node>
<StgValue><ssdm name="add_ln32_46"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="532" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:160 %mul_ln32_50 = mul i10 %sext_ln32_51, i10 %input_1_load_51_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_50"/></StgValue>
</operation>

<operation id="533" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:165 %sext_ln32_53 = sext i8 %WEIGHTS_addr_read_115

]]></Node>
<StgValue><ssdm name="sext_ln32_53"/></StgValue>
</operation>

<operation id="534" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:166 %mul_ln32_52 = mul i10 %sext_ln32_53, i10 %input_1_load_53_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_52"/></StgValue>
</operation>

<operation id="535" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:167 %WEIGHTS_addr_read_116 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_116"/></StgValue>
</operation>

<operation id="536" st_id="56" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:281 %add_ln32_47 = add i10 %mul_ln32_49, i10 %mul_ln32_50

]]></Node>
<StgValue><ssdm name="add_ln32_47"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="537" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:166 %mul_ln32_52 = mul i10 %sext_ln32_53, i10 %input_1_load_53_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_52"/></StgValue>
</operation>

<operation id="538" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:168 %sext_ln32_54 = sext i8 %WEIGHTS_addr_read_116

]]></Node>
<StgValue><ssdm name="sext_ln32_54"/></StgValue>
</operation>

<operation id="539" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:169 %mul_ln32_53 = mul i10 %sext_ln32_54, i10 %input_1_load_54_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_53"/></StgValue>
</operation>

<operation id="540" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:170 %WEIGHTS_addr_read_117 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_117"/></StgValue>
</operation>

<operation id="541" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:280 %sext_ln32_100 = sext i10 %add_ln32_46

]]></Node>
<StgValue><ssdm name="sext_ln32_100"/></StgValue>
</operation>

<operation id="542" st_id="57" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:281 %add_ln32_47 = add i10 %mul_ln32_49, i10 %mul_ln32_50

]]></Node>
<StgValue><ssdm name="add_ln32_47"/></StgValue>
</operation>

<operation id="543" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:282 %sext_ln32_101 = sext i10 %add_ln32_47

]]></Node>
<StgValue><ssdm name="sext_ln32_101"/></StgValue>
</operation>

<operation id="544" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:283 %add_ln32_48 = add i11 %sext_ln32_101, i11 %sext_ln32_100

]]></Node>
<StgValue><ssdm name="add_ln32_48"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="545" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:166 %mul_ln32_52 = mul i10 %sext_ln32_53, i10 %input_1_load_53_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_52"/></StgValue>
</operation>

<operation id="546" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:171 %sext_ln32_55 = sext i8 %WEIGHTS_addr_read_117

]]></Node>
<StgValue><ssdm name="sext_ln32_55"/></StgValue>
</operation>

<operation id="547" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:172 %mul_ln32_54 = mul i10 %sext_ln32_55, i10 %input_1_load_55_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_54"/></StgValue>
</operation>

<operation id="548" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:173 %WEIGHTS_addr_read_118 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_118"/></StgValue>
</operation>

<operation id="549" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:285 %add_ln32_49 = add i10 %mul_ln32_51, i10 %mul_ln32_52

]]></Node>
<StgValue><ssdm name="add_ln32_49"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="550" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:172 %mul_ln32_54 = mul i10 %sext_ln32_55, i10 %input_1_load_55_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_54"/></StgValue>
</operation>

<operation id="551" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:174 %sext_ln32_56 = sext i8 %WEIGHTS_addr_read_118

]]></Node>
<StgValue><ssdm name="sext_ln32_56"/></StgValue>
</operation>

<operation id="552" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:175 %mul_ln32_55 = mul i10 %sext_ln32_56, i10 %input_1_load_56_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_55"/></StgValue>
</operation>

<operation id="553" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:176 %WEIGHTS_addr_read_119 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_119"/></StgValue>
</operation>

<operation id="554" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:285 %add_ln32_49 = add i10 %mul_ln32_51, i10 %mul_ln32_52

]]></Node>
<StgValue><ssdm name="add_ln32_49"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="555" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:172 %mul_ln32_54 = mul i10 %sext_ln32_55, i10 %input_1_load_55_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_54"/></StgValue>
</operation>

<operation id="556" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:177 %sext_ln32_57 = sext i8 %WEIGHTS_addr_read_119

]]></Node>
<StgValue><ssdm name="sext_ln32_57"/></StgValue>
</operation>

<operation id="557" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:178 %mul_ln32_56 = mul i10 %sext_ln32_57, i10 %input_1_load_57_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_56"/></StgValue>
</operation>

<operation id="558" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:179 %WEIGHTS_addr_read_120 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_120"/></StgValue>
</operation>

<operation id="559" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:287 %add_ln32_50 = add i10 %mul_ln32_53, i10 %mul_ln32_54

]]></Node>
<StgValue><ssdm name="add_ln32_50"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="560" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:178 %mul_ln32_56 = mul i10 %sext_ln32_57, i10 %input_1_load_57_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_56"/></StgValue>
</operation>

<operation id="561" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:180 %sext_ln32_58 = sext i8 %WEIGHTS_addr_read_120

]]></Node>
<StgValue><ssdm name="sext_ln32_58"/></StgValue>
</operation>

<operation id="562" st_id="61" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:181 %mul_ln32_57 = mul i10 %sext_ln32_58, i10 %input_1_load_58_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_57"/></StgValue>
</operation>

<operation id="563" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:182 %WEIGHTS_addr_read_121 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_121"/></StgValue>
</operation>

<operation id="564" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:286 %sext_ln32_103 = sext i10 %add_ln32_49

]]></Node>
<StgValue><ssdm name="sext_ln32_103"/></StgValue>
</operation>

<operation id="565" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:287 %add_ln32_50 = add i10 %mul_ln32_53, i10 %mul_ln32_54

]]></Node>
<StgValue><ssdm name="add_ln32_50"/></StgValue>
</operation>

<operation id="566" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:288 %sext_ln32_104 = sext i10 %add_ln32_50

]]></Node>
<StgValue><ssdm name="sext_ln32_104"/></StgValue>
</operation>

<operation id="567" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:289 %add_ln32_51 = add i11 %sext_ln32_104, i11 %sext_ln32_103

]]></Node>
<StgValue><ssdm name="add_ln32_51"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="568" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:178 %mul_ln32_56 = mul i10 %sext_ln32_57, i10 %input_1_load_57_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_56"/></StgValue>
</operation>

<operation id="569" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:183 %sext_ln32_59 = sext i8 %WEIGHTS_addr_read_121

]]></Node>
<StgValue><ssdm name="sext_ln32_59"/></StgValue>
</operation>

<operation id="570" st_id="62" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:184 %mul_ln32_58 = mul i10 %sext_ln32_59, i10 %input_1_load_59_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_58"/></StgValue>
</operation>

<operation id="571" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:185 %WEIGHTS_addr_read_122 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_122"/></StgValue>
</operation>

<operation id="572" st_id="62" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:292 %add_ln32_53 = add i10 %mul_ln32_55, i10 %mul_ln32_56

]]></Node>
<StgValue><ssdm name="add_ln32_53"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="573" st_id="63" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:184 %mul_ln32_58 = mul i10 %sext_ln32_59, i10 %input_1_load_59_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_58"/></StgValue>
</operation>

<operation id="574" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:186 %sext_ln32_60 = sext i8 %WEIGHTS_addr_read_122

]]></Node>
<StgValue><ssdm name="sext_ln32_60"/></StgValue>
</operation>

<operation id="575" st_id="63" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:187 %mul_ln32_59 = mul i10 %sext_ln32_60, i10 %input_1_load_60_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_59"/></StgValue>
</operation>

<operation id="576" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:188 %WEIGHTS_addr_read_123 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_123"/></StgValue>
</operation>

<operation id="577" st_id="63" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:292 %add_ln32_53 = add i10 %mul_ln32_55, i10 %mul_ln32_56

]]></Node>
<StgValue><ssdm name="add_ln32_53"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="578" st_id="64" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:184 %mul_ln32_58 = mul i10 %sext_ln32_59, i10 %input_1_load_59_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_58"/></StgValue>
</operation>

<operation id="579" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:189 %sext_ln32_61 = sext i8 %WEIGHTS_addr_read_123

]]></Node>
<StgValue><ssdm name="sext_ln32_61"/></StgValue>
</operation>

<operation id="580" st_id="64" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:190 %mul_ln32_60 = mul i10 %sext_ln32_61, i10 %input_1_load_61_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_60"/></StgValue>
</operation>

<operation id="581" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:191 %WEIGHTS_addr_read_124 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_124"/></StgValue>
</operation>

<operation id="582" st_id="64" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:294 %add_ln32_54 = add i10 %mul_ln32_57, i10 %mul_ln32_58

]]></Node>
<StgValue><ssdm name="add_ln32_54"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="583" st_id="65" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:190 %mul_ln32_60 = mul i10 %sext_ln32_61, i10 %input_1_load_61_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_60"/></StgValue>
</operation>

<operation id="584" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:192 %sext_ln32_62 = sext i8 %WEIGHTS_addr_read_124

]]></Node>
<StgValue><ssdm name="sext_ln32_62"/></StgValue>
</operation>

<operation id="585" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:193 %mul_ln32_61 = mul i10 %sext_ln32_62, i10 %input_1_load_62_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_61"/></StgValue>
</operation>

<operation id="586" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body.i106.split:194 %WEIGHTS_addr_read_125 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read_125"/></StgValue>
</operation>

<operation id="587" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:293 %sext_ln32_106 = sext i10 %add_ln32_53

]]></Node>
<StgValue><ssdm name="sext_ln32_106"/></StgValue>
</operation>

<operation id="588" st_id="65" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:294 %add_ln32_54 = add i10 %mul_ln32_57, i10 %mul_ln32_58

]]></Node>
<StgValue><ssdm name="add_ln32_54"/></StgValue>
</operation>

<operation id="589" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:295 %sext_ln32_107 = sext i10 %add_ln32_54

]]></Node>
<StgValue><ssdm name="sext_ln32_107"/></StgValue>
</operation>

<operation id="590" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:296 %add_ln32_55 = add i11 %sext_ln32_107, i11 %sext_ln32_106

]]></Node>
<StgValue><ssdm name="add_ln32_55"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="591" st_id="66" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:190 %mul_ln32_60 = mul i10 %sext_ln32_61, i10 %input_1_load_61_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_60"/></StgValue>
</operation>

<operation id="592" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="8">
<![CDATA[
for.body.i106.split:195 %sext_ln32_63 = sext i8 %WEIGHTS_addr_read_125

]]></Node>
<StgValue><ssdm name="sext_ln32_63"/></StgValue>
</operation>

<operation id="593" st_id="66" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:196 %mul_ln32_62 = mul i10 %sext_ln32_63, i10 %sext_ln28_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_62"/></StgValue>
</operation>

<operation id="594" st_id="66" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:298 %add_ln32_56 = add i10 %mul_ln32_59, i10 %mul_ln32_60

]]></Node>
<StgValue><ssdm name="add_ln32_56"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="595" st_id="67" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:196 %mul_ln32_62 = mul i10 %sext_ln32_63, i10 %sext_ln28_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_62"/></StgValue>
</operation>

<operation id="596" st_id="67" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:298 %add_ln32_56 = add i10 %mul_ln32_59, i10 %mul_ln32_60

]]></Node>
<StgValue><ssdm name="add_ln32_56"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="597" st_id="68" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:196 %mul_ln32_62 = mul i10 %sext_ln32_63, i10 %sext_ln28_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln32_62"/></StgValue>
</operation>

<operation id="598" st_id="68" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:300 %add_ln32_57 = add i10 %mul_ln32_61, i10 %mul_ln32_62

]]></Node>
<StgValue><ssdm name="add_ln32_57"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="599" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:297 %sext_ln32_108 = sext i11 %add_ln32_55

]]></Node>
<StgValue><ssdm name="sext_ln32_108"/></StgValue>
</operation>

<operation id="600" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:299 %sext_ln32_109 = sext i10 %add_ln32_56

]]></Node>
<StgValue><ssdm name="sext_ln32_109"/></StgValue>
</operation>

<operation id="601" st_id="69" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i106.split:300 %add_ln32_57 = add i10 %mul_ln32_61, i10 %mul_ln32_62

]]></Node>
<StgValue><ssdm name="add_ln32_57"/></StgValue>
</operation>

<operation id="602" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="11" op_0_bw="10">
<![CDATA[
for.body.i106.split:301 %sext_ln32_110 = sext i10 %add_ln32_57

]]></Node>
<StgValue><ssdm name="sext_ln32_110"/></StgValue>
</operation>

<operation id="603" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i106.split:302 %add_ln32_58 = add i11 %sext_ln32_110, i11 %sext_ln32_109

]]></Node>
<StgValue><ssdm name="add_ln32_58"/></StgValue>
</operation>

<operation id="604" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:303 %sext_ln32_111 = sext i11 %add_ln32_58

]]></Node>
<StgValue><ssdm name="sext_ln32_111"/></StgValue>
</operation>

<operation id="605" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:304 %add_ln32_59 = add i12 %sext_ln32_111, i12 %sext_ln32_108

]]></Node>
<StgValue><ssdm name="add_ln32_59"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="606" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:284 %sext_ln32_102 = sext i11 %add_ln32_48

]]></Node>
<StgValue><ssdm name="sext_ln32_102"/></StgValue>
</operation>

<operation id="607" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="11">
<![CDATA[
for.body.i106.split:290 %sext_ln32_105 = sext i11 %add_ln32_51

]]></Node>
<StgValue><ssdm name="sext_ln32_105"/></StgValue>
</operation>

<operation id="608" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:291 %add_ln32_52 = add i12 %sext_ln32_105, i12 %sext_ln32_102

]]></Node>
<StgValue><ssdm name="add_ln32_52"/></StgValue>
</operation>

<operation id="609" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:305 %add_ln32_60 = add i12 %add_ln32_59, i12 %add_ln32_52

]]></Node>
<StgValue><ssdm name="add_ln32_60"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="610" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:278 %add_ln32_45 = add i12 %add_ln32_44, i12 %add_ln32_37

]]></Node>
<StgValue><ssdm name="add_ln32_45"/></StgValue>
</operation>

<operation id="611" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:306 %add_ln32_61 = add i12 %add_ln32_60, i12 %add_ln32_45

]]></Node>
<StgValue><ssdm name="add_ln32_61"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="612" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="6">
<![CDATA[
for.body.i106.split:1 %zext_ln28 = zext i6 %j

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="613" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i106.split:2 %specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln28"/></StgValue>
</operation>

<operation id="614" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i106.split:3 %speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln28"/></StgValue>
</operation>

<operation id="615" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i106.split:4 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="616" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:251 %add_ln32_30 = add i12 %add_ln32_29, i12 %add_ln32_14

]]></Node>
<StgValue><ssdm name="add_ln32_30"/></StgValue>
</operation>

<operation id="617" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.i106.split:307 %add_ln32_62 = add i12 %add_ln32_61, i12 %add_ln32_30

]]></Node>
<StgValue><ssdm name="add_ln32_62"/></StgValue>
</operation>

<operation id="618" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body.i106.split:308 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln32_62, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="619" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body.i106.split:309 %select_ln7 = select i1 %tmp, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="620" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i106.split:310 %hidden_neg_addr = getelementptr i2 %hidden_neg, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="hidden_neg_addr"/></StgValue>
</operation>

<operation id="621" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="2" op_1_bw="5">
<![CDATA[
for.body.i106.split:311 %store_ln35 = store i2 %select_ln7, i5 %hidden_neg_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="622" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
for.body.i106.split:313 %br_ln28 = br void %for.body.i106

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
