\section{H\+A\+S\+H\+\_\+\+Type\+Def Struct Reference}
\label{structHASH__TypeDef}\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}


H\+A\+SH.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+IN}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+TR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ HR} [5]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+MR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ SR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+ED} [52]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+SR} [51]
\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+A\+SH. 

Definition at line \textbf{ 980} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structHASH__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t CR}

H\+A\+SH control register, Address offset\+: 0x00 

Definition at line \textbf{ 982} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structHASH__TypeDef_a5a72a62805d5497f2b44448edd18f20f}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{C\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+SR[51]}

H\+A\+SH context swap registers, Address offset\+: 0x0\+F8-\/0x1\+C0 

Definition at line \textbf{ 989} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structHASH__TypeDef_a445dd5529e7dc6a4fa2fec4f78da2692}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!D\+IN@{D\+IN}}
\index{D\+IN@{D\+IN}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{D\+IN}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+IN}

H\+A\+SH data input register, Address offset\+: 0x04 

Definition at line \textbf{ 983} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structHASH__TypeDef_a02cdb629fbb2bfa63db818ac846847a1}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!HR@{HR}}
\index{HR@{HR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{HR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t HR[5]}

H\+A\+SH digest registers, Address offset\+: 0x0\+C-\/0x1C 

Definition at line \textbf{ 985} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structHASH__TypeDef_ae845b86e973b4bf8a33c447c261633f6}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!I\+MR@{I\+MR}}
\index{I\+MR@{I\+MR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{I\+MR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+MR}

H\+A\+SH interrupt enable register, Address offset\+: 0x20 

Definition at line \textbf{ 986} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structHASH__TypeDef_a31675cbea6dc1b5f7de162884a4bb6eb}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}}
\index{R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+ED}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+ED[52]}

Reserved, 0x28-\/0x\+F4 

Definition at line \textbf{ 988} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structHASH__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t SR}

H\+A\+SH status register, Address offset\+: 0x24 

Definition at line \textbf{ 987} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structHASH__TypeDef_a7060ac1ed928ee931d7664650f2dcf75}} 
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!S\+TR@{S\+TR}}
\index{S\+TR@{S\+TR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{S\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+TR}

H\+A\+SH start register, Address offset\+: 0x08 

Definition at line \textbf{ 984} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
