/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/sem_ultra_v3_1_8
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap sem_ultra_v3_1_8 /home/feilong/Storages/fpga/000_vivado_sim_linux32/sem_ultra_v3_1_8
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work sem_ultra_v3_1_8 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/sem_ultra_v3_1_8/.cxl.verilog.sem_ultra_v3_1_8.sem_ultra_v3_1_8.lin64.cmf
