// Seed: 2165230644
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wand id_16 = id_12[1'b0/1] == id_3;
  supply0 id_17 = 1;
  assign id_4 = id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge 1) begin
    id_6[1] <= id_2;
  end
  module_0(
      id_5, id_3, id_7, id_5, id_7, id_7, id_7, id_5, id_7, id_5, id_7, id_6, id_7, id_1, id_3
  );
  wire id_8;
  wire id_9;
  id_10(
      1 == 1, id_2, id_2
  );
  wire id_11;
  id_12(
      .id_0(id_3), .id_1(id_9), .id_2(1 * 1), .id_3(1 * id_3 * 1), .id_4(id_6), .id_5(id_1)
  );
endmodule
