[{"DBLP title": "Adaptive Wear-Leveling in Flash-Based Memory.", "DBLP authors": ["Jianwei Liao", "Fengxiang Zhang", "Li Li", "Guoqiang Xiao"], "year": 2015, "MAG papers": [{"PaperId": 1982381157, "PaperTitle": "adaptive wear leveling in flash based memory", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["southwest university", "southwest university", "southwest university", "southwest university"]}], "source": "ES"}, {"DBLP title": "A Hardware-Software Cooperative Approach for Application Energy Profiling.", "DBLP authors": ["Jie Chen", "Guru Venkataramani"], "year": 2015, "MAG papers": [{"PaperId": 2039008197, "PaperTitle": "a hardware software cooperative approach for application energy profiling", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["george washington university", "george washington university"]}], "source": "ES"}, {"DBLP title": "Architectural Support for Mitigating Row Hammering in DRAM Memories.", "DBLP authors": ["Dae-Hyun Kim", "Prashant J. Nair", "Moinuddin K. Qureshi"], "year": 2015, "MAG papers": [{"PaperId": 1597555784, "PaperTitle": "architectural support for mitigating row hammering in dram memories", "Year": 2015, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Argus-G: Comprehensive, Low-Cost Error Detection for GPGPU Cores.", "DBLP authors": ["Ralph Nathan", "Daniel J. Sorin"], "year": 2015, "MAG papers": [{"PaperId": 1988449951, "PaperTitle": "argus g comprehensive low cost error detection for gpgpu cores", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "CIDR: A Cache Inspired Area-Efficient DRAM Resilience Architecture against Permanent Faults.", "DBLP authors": ["Seongil O", "Sanghyuk Kwon", "Young Hoon Son", "Yujin Park", "Jung Ho Ahn"], "year": 2015, "MAG papers": [{"PaperId": 2072149700, "PaperTitle": "cidr a cache inspired area efficient dram resilience architecture against permanent faults", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Constrained Energy Optimizationin Heterogeneous Platforms UsingGeneralized Scaling Models.", "DBLP authors": ["Ujjwal Gupta", "\u00dcmit Y. Ogras"], "year": 2015, "MAG papers": [{"PaperId": 1507492730, "PaperTitle": "constrained energy optimizationin heterogeneous platforms usinggeneralized scaling models", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "DRAMA: An Architecture for Accelerated Processing Near Memory.", "DBLP authors": ["Amin Farmahini Farahani", "Jung Ho Ahn", "Katherine Morrow", "Nam Sung Kim"], "year": 2015, "MAG papers": [{"PaperId": 1749461670, "PaperTitle": "drama an architecture for accelerated processing near memory", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Epoch Profiles: Microarchitecture-Based Application Analysis and Optimization.", "DBLP authors": ["Trevor E. Carlson", "Siddharth Nilakantan", "Mark Hempstead", "Wim Heirman"], "year": 2015, "MAG papers": [{"PaperId": 1490845105, "PaperTitle": "epoch profiles microarchitecture based application analysis and optimization", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["intel", "drexel university", "ghent university", "drexel university"]}], "source": "ES"}, {"DBLP title": "Hardware Support for Safe Execution of Native Client Applications.", "DBLP authors": ["Dilan Manatunga", "Joo Hwan Lee", "Hyesoon Kim"], "year": 2015, "MAG papers": [{"PaperId": 2066613460, "PaperTitle": "hardware support for safe execution of native client applications", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Leveraging Heterogeneous Power for Improving Datacenter Efficiency and Resiliency.", "DBLP authors": ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Jingmin Xin", "Nanning Zheng", "Tao Li"], "year": 2015, "MAG papers": [{"PaperId": 2037371820, "PaperTitle": "leveraging heterogeneous power for improving datacenter efficiency and resiliency", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["xi an jiaotong university", null, "shanghai jiao tong university", "xi an jiaotong university", "xi an jiaotong university", null, "xi an jiaotong university"]}], "source": "ES"}, {"DBLP title": "Leveraging Non-Volatile Storage to Achieve Versatile Cache Optimizations.", "DBLP authors": ["Rui Wang", "Wangyuan Zhang", "Tao Li", "Depei Qian"], "year": 2015, "MAG papers": [{"PaperId": 2057871298, "PaperTitle": "leveraging non volatile storage to achieve versatile cache optimizations", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["beihang university", "beihang university", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "On-Demand Dynamic Branch Prediction.", "DBLP authors": ["Milad Mohammadi", "Song Han", "Tor M. Aamodt", "William J. Dally"], "year": 2015, "MAG papers": [{"PaperId": 1557277383, "PaperTitle": "on demand dynamic branch prediction", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["stanford university", "stanford university", "stanford university", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Peripheral Memory: A Technique for Fighting Memory Bandwidth Bottleneck.", "DBLP authors": ["Leonid Azriel", "Avi Mendelson", "Uri C. Weiser"], "year": 2015, "MAG papers": [{"PaperId": 1980098669, "PaperTitle": "peripheral memory a technique for fighting memory bandwidth bottleneck", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology"]}], "source": "ES"}, {"DBLP title": "Persistent Transactional Memory.", "DBLP authors": ["Zhaoguo Wang", "Han Yi", "Ran Liu", "Mingkai Dong", "Haibo Chen"], "year": 2015, "MAG papers": [{"PaperId": 1494047080, "PaperTitle": "persistent transactional memory", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "Profiling Support for Runtime Managed Code: Next Generation Performance Monitoring Units.", "DBLP authors": ["Enric Gibert", "Ra\u00fal Mart\u00ednez", "Carlos Madriles", "Josep M. Codina"], "year": 2015, "MAG papers": [{"PaperId": 2070190592, "PaperTitle": "profiling support for runtime managed code next generation performance monitoring units", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Quality of Service-Aware Dynamic Voltage and Frequency Scaling for Embedded GPUs.", "DBLP authors": ["Daecheol You", "Ki-Seok Chung"], "year": 2015, "MAG papers": [{"PaperId": 1972242437, "PaperTitle": "quality of service aware dynamic voltage and frequency scaling for embedded gpus", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["hanyang university", "hanyang university"]}], "source": "ES"}, {"DBLP title": "Refactored Design of I/O Architecture for Flash Storage.", "DBLP authors": ["Sungjin Lee", "Jihong Kim", "Arvind Mithal"], "year": 2015, "MAG papers": [{"PaperId": 1502596253, "PaperTitle": "refactored design of i o architecture for flash storage", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["seoul national university", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Set-Granular Regional Distributed Cooperative Caching.", "DBLP authors": ["Fengkai Yuan", "Zhenzhou Ji", "Suxia Zhu"], "year": 2015, "MAG papers": [{"PaperId": 2005125967, "PaperTitle": "set granular regional distributed cooperative caching", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["harbin institute of technology", "harbin institute of technology", "harbin institute of technology"]}], "source": "ES"}, {"DBLP title": "Synchronous I/O Scheduling of Independent Write Caches for an Array of SSDs.", "DBLP authors": ["Junghee Lee", "Youngjae Kim", "Jongman Kim", "Galen M. Shipman"], "year": 2015, "MAG papers": [{"PaperId": 1969053916, "PaperTitle": "synchronous i o scheduling of independent write caches for an array of ssds", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["georgia institute of technology", "university of texas at san antonio", "oak ridge national laboratory", "ajou university"]}], "source": "ES"}, {"DBLP title": "A Cross-Layer Multicore Architecture to Tradeoff Program Accuracy and Resilience Overheads.", "DBLP authors": ["Qingchuan Shi", "Henry Hoffmann", "Omer Khan"], "year": 2015, "MAG papers": [{"PaperId": 2197075213, "PaperTitle": "a cross layer multicore architecture to tradeoff program accuracy and resilience overheads", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of connecticut", "university of chicago", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Adaptive Cache and Concurrency Allocation on GPGPUs.", "DBLP authors": ["Zhong Zheng", "Zhiying Wang", "Mikko H. Lipasti"], "year": 2015, "MAG papers": [{"PaperId": 2008115889, "PaperTitle": "adaptive cache and concurrency allocation on gpgpus", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of wisconsin madison", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "A Graph-Based Program Representation for Analyzing Hardware Specialization Approaches.", "DBLP authors": ["Tony Nowatzki", "Venkatraman Govindaraju", "Karthikeyan Sankaralingam"], "year": 2015, "MAG papers": [{"PaperId": 2205217824, "PaperTitle": "a graph based program representation for analyzing hardware specialization approaches", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "A Performance-Energy Model to Evaluate Single Thread Execution Acceleration.", "DBLP authors": ["Seung-Hun Kim", "Dohoon Kim", "Changmin Lee", "Won Seob Jeong", "Won Woo Ro", "Jean-Luc Gaudiot"], "year": 2015, "MAG papers": [{"PaperId": 1985580951, "PaperTitle": "a performance energy model to evaluate single thread execution acceleration", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["yonsei university", "yonsei university", "university of california irvine", "yonsei university", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Architectural Reliability: Lifetime Reliability Characterization and Management ofMany-Core Processors.", "DBLP authors": ["William J. Song", "Saibal Mukhopadhyay", "Sudhakar Yalamanchili"], "year": 2015, "MAG papers": [{"PaperId": 2026221143, "PaperTitle": "architectural reliability lifetime reliability characterization and management ofmany core processors", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A Soft Error Tolerant Network-on-Chip Router Pipeline for Multi-Core Systems.", "DBLP authors": ["Pavan Poluri", "Ahmed Louri"], "year": 2015, "MAG papers": [{"PaperId": 2007834246, "PaperTitle": "a soft error tolerant network on chip router pipeline for multi core systems", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of arizona", "university of arizona"]}], "source": "ES"}, {"DBLP title": "A Sufficient Condition for Deadlock-Free Adaptive Routing in Mesh Networks.", "DBLP authors": ["Canwen Xiao", "Yue Yang", "Jianwen Zhu"], "year": 2015, "MAG papers": [{"PaperId": 1998581003, "PaperTitle": "a sufficient condition for deadlock free adaptive routing in mesh networks", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national university of defense technology", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "AYUSH: A Technique for Extending Lifetime of SRAM-NVM Hybrid Caches.", "DBLP authors": ["Sparsh Mittal", "Jeffrey S. Vetter"], "year": 2015, "MAG papers": [{"PaperId": 2083066702, "PaperTitle": "ayush a technique for extending lifetime of sram nvm hybrid caches", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["oak ridge national laboratory", "oak ridge national laboratory"]}], "source": "ES"}, {"DBLP title": "Comparing Stochastic and Deterministic Computing.", "DBLP authors": ["Rajit Manohar"], "year": 2015, "MAG papers": [{"PaperId": 1995363554, "PaperTitle": "comparing stochastic and deterministic computing", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["cornell university"]}], "source": "ES"}, {"DBLP title": "DRACO: A Deduplicating FTL for Tangible Extra Capacity.", "DBLP authors": ["Bon-Keun Seo", "Seungryoul Maeng", "Joonwon Lee", "Euiseong Seo"], "year": 2015, "MAG papers": [{"PaperId": 2221799239, "PaperTitle": "draco a deduplicating ftl for tangible extra capacity", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kaist", "sungkyunkwan university", "sungkyunkwan university", "kaist"]}], "source": "ES"}, {"DBLP title": "Fast Bulk Bitwise AND and OR in DRAM.", "DBLP authors": ["Vivek Seshadri", "Kevin Hsieh", "Amirali Boroumand", "Donghyuk Lee", "Michael A. Kozuch", "Onur Mutlu", "Phillip B. Gibbons", "Todd C. Mowry"], "year": 2015, "MAG papers": [{"PaperId": 755906292, "PaperTitle": "fast bulk bitwise and and or in dram", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 84, "Affiliations": ["intel", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "intel", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "LogCA: A Performance Model for Hardware Accelerators.", "DBLP authors": ["Muhammad Shoaib Bin Altaf", "David A. Wood"], "year": 2015, "MAG papers": [{"PaperId": 2013248679, "PaperTitle": "logca a performance model for hardware accelerators", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Mitigating Memory-Induced Dark Silicon in Many-Accelerator Architectures.", "DBLP authors": ["Dionysios Diamantopoulos", "Sotirios Xydis", "Kostas Siozios", "Dimitrios Soudris"], "year": 2015, "MAG papers": [{"PaperId": 1974879668, "PaperTitle": "mitigating memory induced dark silicon in many accelerator architectures", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national technical university of athens", "national technical university of athens", "national technical university of athens", "national technical university of athens"]}], "source": "ES"}, {"DBLP title": "NVMain 2.0: A User-Friendly Memory Simulator to Model (Non-)Volatile Memory Systems.", "DBLP authors": ["Matthew Poremba", "Tao Zhang", "Yuan Xie"], "year": 2015, "MAG papers": [{"PaperId": 2204664557, "PaperTitle": "nvmain 2 0 a user friendly memory simulator to model non volatile memory systems", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 67, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "On the Energy-Efficiency of Byte-Addressable Non-Volatile Memory.", "DBLP authors": ["Hans Vandierendonck", "Ahmad Hassan", "Dimitrios S. Nikolopoulos"], "year": 2015, "MAG papers": [{"PaperId": 2041271371, "PaperTitle": "on the energy efficiency of byte addressable non volatile memory", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["queen s university belfast", "queen s university belfast", null]}], "source": "ES"}, {"DBLP title": "Resistive Associative Processor.", "DBLP authors": ["Leonid Yavits", "Shahar Kvatinsky", "Amir Morad", "Ran Ginosar"], "year": 2015, "MAG papers": [{"PaperId": 2020704360, "PaperTitle": "resistive associative processor", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology"]}], "source": "ES"}, {"DBLP title": "Subtleties of Run-Time VirtualAddress Stacks.", "DBLP authors": ["Suk chan Kang", "Chrysostomos Nicopoulos", "Ada Gavrilovska", "Jongman Kim"], "year": 2015, "MAG papers": [{"PaperId": 2000304182, "PaperTitle": "subtleties of run time virtualaddress stacks", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "university of cyprus", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Tackling Performance Variability Due to RAS Mechanisms with PID-Controlled DVFS.", "DBLP authors": ["Dimitrios Rodopoulos", "Francky Catthoor", "Dimitrios Soudris"], "year": 2015, "MAG papers": [{"PaperId": 2032527887, "PaperTitle": "tackling performance variability due to ras mechanisms with pid controlled dvfs", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["katholieke universiteit leuven", "national technical university of athens", "national technical university of athens"]}], "source": "ES"}, {"DBLP title": "Thread Lock Section-Aware Scheduling on Asymmetric Single-ISA Multi-Core.", "DBLP authors": ["Nikola Markovic", "Daniel Nemirovsky", "Osman S. \u00dcnsal", "Mateo Valero", "Adri\u00e1n Cristal"], "year": 2015, "MAG papers": [{"PaperId": 1991295599, "PaperTitle": "thread lock section aware scheduling on asymmetric single isa multi core", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["barcelona supercomputing center", "barcelona supercomputing center", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Toggle-Aware Compression for GPUs.", "DBLP authors": ["Gennady Pekhimenko", "Evgeny Bolotin", "Mike O'Connor", "Onur Mutlu", "Todd C. Mowry", "Stephen W. Keckler"], "year": 2015, "MAG papers": [{"PaperId": 850361703, "PaperTitle": "toggle aware compression for gpus", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["nvidia", "carnegie mellon university", "nvidia", "carnegie mellon university", "nvidia", "carnegie mellon university"]}], "source": "ES"}]