// Seed: 135007931
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wire id_2
);
  wire id_4;
endmodule
module module_0 (
    input  wand  id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  wor   id_3,
    input  wire  module_1,
    input  wor   id_5
    , id_9,
    output wor   id_6,
    output logic id_7
);
  always @(posedge id_5 == 1 - 1'b0) begin : LABEL_0
    id_7 <= (1) - 1;
    assume (1);
    disable id_10;
  end
  module_0 modCall_1 (
      id_2,
      id_1,
      id_6
  );
  assign modCall_1.type_1 = 0;
endmodule
