# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831197

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 14176 
				add                 sp, sp, t1
i0000000000:	li                  x29, 10   
i0000000001:	remuw               s5, a7, t3
i0000000002:	sw                  t0, 32(sp)          
i0000000003:	remu                s9, zero, a4
i0000000004:	sw                  t0, -1272(sp)       
i0000000005:	srli                a4, a4, 2 
i0000000006:	sll                 t1, s1, zero
i0000000007:	srli                a4, a4, 7 
i0000000008:	mulh                tp, s5, s5
i0000000009:	addiw               s2, s10, 944
i000000000a:	divuw               t3, s3, t0
i000000000b:	sub                 a4, a4, a1
i000000000c:	addi                a4, sp, 340
i000000000d:	subw                a1, a1, a4
i000000000e:	srli                a1, a1, 44
i000000000f:	subw                a4, a4, a1
i0000000010:	remuw               t0, a1, a1
i0000000011:	addi                sp, sp, -96
i0000000012:	sd                  t2, 72(sp)          
i0000000013:	ld                  a2, 24(sp)          
i0000000014:	andi                a1, t6, 98
i0000000015:	remw                s8, a1, t3
i0000000016:	sd                  s7, -1856(sp)       
i0000000017:	srli                a4, a4, 1 
i0000000018:	mulw                a1, t3, t3
i0000000019:	sh                  s1, 1922(sp)        
i000000001a:	sd                  zero, -192(sp)      
i000000001b:	fence.i                       
i000000001c:	srli                a1, a1, 5 
i000000001d:	fence                         
i000000001e:	addw                s4, s10, s1
i000000001f:	srli                a1, a1, 16
i0000000020:	addiw               a1, a1, -24
i0000000021:	addw                a1, t5, s10
i0000000022:	lwu                 a1, 540(sp)         
i0000000023:	divuw               s2, a1, s2
i0000000024:	addiw               a1, a1, 4 
i0000000025:	mulh                t3, zero, s8
i0000000026:	addi                zero, zero, 3
i0000000027:	addi                sp, sp, -288
i0000000028:	fence                         
				la                  sp, begin_signature
				li                  t1, 11640 
				add                 sp, sp, t1
				srli                a5, a5, 3 
				fence                         
				mulh                t3, s10, s7
				sd                  t2, -264(sp)        
				rem                 a7, s10, zero
				srli                a4, a4, 2 
				mulw                a4, t2, s5
	
b0000000029:
				la                  x27, i000000004b    
				jalr                x1, x27, 0          
	
				lbu                 a4, 665(sp)         
				sd                  a5, 0(sp)           
				fence                         
				rem                 a4, s5, s5
				lbu                 s2, 1682(sp)        
				mulhsu              a4, t3, a4
				fence                         
i0000000029:	ld                  zero, 96(sp)        
i000000002a:	remw                s3, s10, tp
				la                  sp, begin_signature
				li                  t1, 9904  
				add                 sp, sp, t1
i000000002b:	ld                  a1, -1248(sp)       
i000000002c:	ld                  s10, 40(sp)         
i000000002d:	or                  a2, a2, a4
i000000002e:	remw                t5, t6, s0
i000000002f:	srli                a0, a0, 14
i0000000030:	mulw                t3, t0, t6
i0000000031:	srai                a4, a4, 2 
i0000000032:	mulw                a4, s1, s8
i0000000033:	mulw                s7, t5, t0
i0000000034:	div                 a1, t2, s1
i0000000035:	or                  a1, t3, a1
i0000000036:	and                 a4, t3, t3
i0000000037:	remu                t3, a1, t3
i0000000038:	sw                  tp, -1936(sp)       
i0000000039:	lw                  a4, -1172(sp)       
i000000003a:	sltu                a4, t3, a1
i000000003b:	sd                  t3, 136(sp)         
i000000003c:	divuw               t3, a4, a1
i000000003d:	sd                  a0, 24(sp)          
i000000003e:	mulh                s5, t1, gp
i000000003f:	divu                a1, s7, t2
i0000000040:	addi                sp, sp, 208
i0000000041:	addi                sp, sp, -304
i0000000042:	srai                a1, a1, 11
i0000000043:	lh                  t3, -144(sp)        
i0000000044:	lw                  a1, 48(sp)          
i0000000045:	srai                a4, a4, 21
i0000000046:	fence.i                       
i0000000047:	ori                 a1, t3, 1555
i0000000048:	addi                sp, sp, -96
				la                  sp, begin_signature
				li                  t1, 13712 
				add                 sp, sp, t1
i0000000049:	sd                  t0, 240(sp)         
i000000004a:	sw                  a4, 676(sp)         
i000000004b:	subw                s8, a4, a4
				la                  sp, begin_signature
				li                  t1, 11040 
				add                 sp, sp, t1
i000000004c:	sd                  t3, 72(sp)          
i000000004d:	mul                 a4, s3, s4
i000000004e:	lui                 a1, 25    
i000000004f:	remuw               t5, s9, t0
i0000000050:	srliw               a4, s10, 28
				li                  x25, 9    
				li                  x29, 10   
				la                  sp, begin_signature
				li                  t1, 10584 
				add                 sp, sp, t1
				ld                  s0, 56(sp)          
				mulw                s5, s3, gp
				sllw                t2, a6, tp
				lw                  t3, -1544(sp)       
				fence                         
				fence                         
				addi                sp, sp, -240
	
b0000000051:
				pre_branch_macro                        
				bge                 x25, x29, i000000005a
				post_branch_macro                       
	
				add                 s10, a7, s3
				div                 s6, s2, a7
				mulw                s11, tp, s8
				lwu                 t3, 1992(sp)        
				sd                  s2, 136(sp)         
				subw                s1, s1, s1
				ld                  s10, -576(sp)       
				li                  x29, 10   
i0000000051:	remu                a1, a1, a4
i0000000052:	subw                a4, a4, t3
i0000000053:	srli                a3, a3, 10
i0000000054:	rem                 s2, t3, a1
i0000000055:	addi                a0, sp, 168
i0000000056:	srli                a0, a0, 12
i0000000057:	lw                  a4, 28(sp)          
i0000000058:	fsrmi               x0, 7     
				la                  sp, begin_signature
				li                  t1, 11976 
				add                 sp, sp, t1
i0000000059:	ld                  t3, 88(sp)          
i000000005a:	addw                a1, a1, s0
i000000005b:	sd                  a0, 48(sp)          
i000000005c:	auipc               t3, 192675
i000000005d:	addiw               a5, a5, -31
i000000005e:	ld                  a1, 8(sp)           
i000000005f:	divu                s6, t3, a1
i0000000060:	addi                a1, sp, 176
i0000000061:	addi                s8, zero, -30
i0000000062:	lhu                 s1, -1642(sp)       
i0000000063:	or                  a2, a2, a1
i0000000064:	fence                         
i0000000065:	addi                sp, sp, -432
i0000000066:	sltiu               a2, a1, -198
i0000000067:	addi                a4, sp, 124
i0000000068:	subw                a5, a5, a1
i0000000069:	divw                s3, s5, s5
i000000006a:	sraw                a2, a4, a1
i000000006b:	sd                  a3, 24(sp)          
i000000006c:	sw                  t3, 60(sp)          
i000000006d:	addi                s0, sp, 228
i000000006e:	lui                 t5, 32    
i000000006f:	lui                 a4, 15    
i0000000070:	mulhsu              a1, a0, s5
i0000000071:	lw                  s10, 564(sp)        
i0000000072:	sd                  t3, 96(sp)          
i0000000073:	sd                  t3, 608(sp)         
i0000000074:	addiw               t0, s7, 962
i0000000075:	addw                t3, t5, s7
				la                  sp, begin_signature
				li                  t1, 6600  
				add                 sp, sp, t1
i0000000076:	lb                  a4, -431(sp)        
i0000000077:	sub                 a4, a4, a1
i0000000078:	srli                t3, t3, 0 
i0000000079:	ld                  s0, 48(sp)          
				li                  x26, 12   
				addi                x29, x29, 1
				la                  sp, begin_signature
				li                  t1, 13632 
				add                 sp, sp, t1
				lui                 a7, 66370 
				lw                  s1, 48(sp)          
				divuw               a4, s2, s8
				addi                sp, sp, -160
				ld                  a7, 760(sp)         
				divw                s2, a4, s2
				remw                s3, a4, s2
	
b000000007a:
				beq                 x29, x26, 1f        
				jal                 x0, i0000000073     
				1: li x29, 10                           
	
				sw                  a4, -648(sp)        
				srai                s0, s0, 8 
				lw                  a5, 44(sp)          
				addiw               a4, a4, -9
				addiw               a4, t3, -823
				slt                 s4, a4, a4
				addw                a5, a5, a4
i000000007a:	fence                         
i000000007b:	divw                a1, s10, tp
i000000007c:	sw                  a3, 64(sp)          
i000000007d:	addi                a0, sp, 360
i000000007e:	fence.i                       
i000000007f:	fence                         
i0000000080:	srlw                a4, a5, t6
i0000000081:	lh                  a5, 288(sp)         
i0000000082:	addi                a1, sp, 512
i0000000083:	subw                a0, a0, a2
i0000000084:	lwu                 t6, -1892(sp)       
i0000000085:	lui                 t3, 16    
i0000000086:	srai                gp, a3, 17
i0000000087:	addi                a3, zero, -7
i0000000088:	rem                 a4, a4, t3
i0000000089:	subw                a5, a5, a2
i000000008a:	xor                 a5, a5, a1
i000000008b:	lwu                 a4, -316(sp)        
i000000008c:	sub                 a1, a1, a4
i000000008d:	addiw               a0, a0, -20
i000000008e:	srai                s1, s1, 9 
				la                  sp, begin_signature
				li                  t1, 4496  
				add                 sp, sp, t1
i000000008f:	ld                  a5, 0(sp)           
i0000000090:	srli                s0, s0, 5 
i0000000091:	fsrmi               x0, 4     
i0000000092:	ld                  a1, 104(sp)         
i0000000093:	add                 t3, t3, t3
i0000000094:	fence                         
i0000000095:	divuw               t3, a4, t3
i0000000096:	sub                 a0, a0, a4
i0000000097:	slliw               s6, a1, 3 
i0000000098:	lw                  a1, 40(sp)          
i0000000099:	slti                a4, s10, -1849
i000000009a:	srli                a4, a4, 9 
i000000009b:	div                 t3, t0, a0
i000000009c:	srlw                s7, a2, s6
i000000009d:	lui                 a4, 4     
i000000009e:	rem                 s7, s5, s11
i000000009f:	slt                 a4, a1, a1
				la                  sp, begin_signature
				li                  t1, 4504  
				add                 sp, sp, t1
i00000000a0:	sd                  a4, 56(sp)          
i00000000a1:	subw                a4, a4, a1
i00000000a2:	srli                a4, a4, 30
				li                  x28, 12   
				addi                x29, x29, 1
				auipc               a4, 215148
				subw                s1, s1, s1
				addw                a5, a5, s0
				srliw               s9, t2, 4 
				sd                  a5, 1840(sp)        
				sd                  a5, 88(sp)          
				srai                s0, s0, 14
	
b00000000a3:
				pre_branch_macro                        
				bne                 x29, x28, i0000000085
				post_branch_macro                       
	
				mul                 a7, s1, s1
				srai                s0, s0, 8 
				mulh                s1, a4, a4
				mulw                a5, s11, s11
				fence                         
				srli                a5, a5, 10
				sw                  t2, 80(sp)          
				li                  x29, 10   
i00000000a3:	fence                         
i00000000a4:	xor                 a1, a1, a5
i00000000a5:	srai                s0, s0, 11
i00000000a6:	sub                 s1, s1, a4
i00000000a7:	divu                a1, a4, a4
i00000000a8:	ld                  t2, -1152(sp)       
i00000000a9:	srai                a1, a1, 4 
i00000000aa:	fence                         
i00000000ab:	sd                  t3, 272(sp)         
i00000000ac:	lw                  a2, 48(sp)          
i00000000ad:	srliw               t1, a5, 2 
i00000000ae:	or                  a1, a1, t3
i00000000af:	lw                  gp, 20(sp)          
i00000000b0:	sb                  s10, 2015(sp)       
				la                  sp, begin_signature
				li                  t1, 14280 
				add                 sp, sp, t1
i00000000b1:	sw                  a4, 96(sp)          
i00000000b2:	srli                s9, s4, 9 
i00000000b3:	addiw               a5, a5, -3
i00000000b4:	lh                  a1, -220(sp)        
i00000000b5:	fence.i                       
i00000000b6:	ld                  a4, 184(sp)         
i00000000b7:	addiw               a6, zero, 212
i00000000b8:	srli                a3, a3, 29
i00000000b9:	sw                  t0, -1620(sp)       
i00000000ba:	lbu                 a1, 258(sp)         
i00000000bb:	mulw                s7, s2, s3
i00000000bc:	ori                 t2, a4, 1870
i00000000bd:	mulw                t3, a4, a1
i00000000be:	ld                  a0, 40(sp)          
i00000000bf:	addw                s7, s1, s11
				la                  sp, begin_signature
				li                  t1, 4304  
				add                 sp, sp, t1
i00000000c0:	lw                  a1, 64(sp)          
i00000000c1:	subw                a4, a4, a4
i00000000c2:	or                  a4, a4, a0
i00000000c3:	divw                a1, a4, t3
i00000000c4:	fence.i                       
i00000000c5:	ld                  a4, 16(sp)          
i00000000c6:	lw                  s4, 64(sp)          
i00000000c7:	mulhsu              s7, t6, s6
i00000000c8:	lbu                 t3, 1710(sp)        
i00000000c9:	lw                  a4, 1384(sp)        
i00000000ca:	lhu                 a1, -522(sp)        
				li                  x20, 10   
				la                  sp, begin_signature
				li                  t1, 12512 
				add                 sp, sp, t1
				lw                  a5, 4(sp)           
				remu                t3, a5, a4
				srli                a5, a5, 9 
				slti                tp, a6, 1027
				fence                         
				subw                s2, a5, t3
				and                 t3, s8, tp
	
b00000000cb:
				pre_branch_macro                        
				bne                 x29, x20, i00000000bd
				post_branch_macro                       
	
				remw                t2, a4, a5
				lh                  t3, -1788(sp)       
				srlw                a4, a7, s5
				addi                s1, t6, 1541
				add                 a4, a4, s1
				ld                  a5, 248(sp)         
				and                 a5, s6, s6
				li                  x29, 10   
i00000000cb:	addw                a4, a4, a4
i00000000cc:	and                 s4, a4, t3
i00000000cd:	remw                t3, a4, t3
i00000000ce:	mulhsu              a1, s9, s5
i00000000cf:	srlw                s2, a1, a4
i00000000d0:	sll                 s0, t3, t3
				la                  sp, begin_signature
				li                  t1, 7504  
				add                 sp, sp, t1
i00000000d1:	lw                  s4, -956(sp)        
i00000000d2:	addi                a4, sp, 224
i00000000d3:	sraw                a1, a4, t3
i00000000d4:	remw                a1, t3, t3
i00000000d5:	addi                sp, sp, 112
i00000000d6:	remu                tp, t3, t3
i00000000d7:	div                 zero, s4, t2
i00000000d8:	remw                a6, a0, s3
i00000000d9:	sh                  a1, 480(sp)         
i00000000da:	lui                 a6, 11    
i00000000db:	addi                a4, sp, 156
i00000000dc:	sraw                a4, t3, a1
i00000000dd:	lhu                 s8, 84(sp)          
i00000000de:	sltiu               a4, s6, 174
i00000000df:	mulh                t2, a4, a1
i00000000e0:	srliw               t3, a1, 14
i00000000e1:	addi                sp, sp, -144
i00000000e2:	subw                a4, a4, a1
i00000000e3:	sw                  a4, -124(sp)        
i00000000e4:	div                 a1, t6, a0
i00000000e5:	sw                  a5, 12(sp)          
i00000000e6:	fence                         
i00000000e7:	fence.i                       
i00000000e8:	mulhu               s2, a4, a4
i00000000e9:	mulhsu              t3, s9, s5
i00000000ea:	rem                 s4, a4, a4
i00000000eb:	remuw               t3, a0, t2
i00000000ec:	lw                  s1, 60(sp)          
i00000000ed:	xori                t3, s1, -603
i00000000ee:	remu                a4, a4, a4
i00000000ef:	fence.i                       
i00000000f0:	srai                a4, a4, 28
i00000000f1:	lw                  a4, 8(sp)           
				la                  sp, begin_signature
				li                  t1, 2680  
				add                 sp, sp, t1
i00000000f2:	lw                  a4, 4(sp)           
				slliw               a5, s6, 7 
				remw                t6, a5, a5
				sw                  s1, 8(sp)           
				sd                  a4, 568(sp)         
				addi                sp, sp, -496
				addi                a5, sp, 184
				srli                s1, s1, 9 
	
b00000000f3:
				jal                 x0, i0000000106     
	
				sltiu               tp, t3, -1663
				mulw                a4, a4, t3
				lui                 s1, 10    
				sll                 a4, a5, a5
				xor                 a5, a5, s1
				addiw               a4, a4, -13
				ld                  s11, 0(sp)          
i00000000f3:	fence.i                       
i00000000f4:	remw                a1, t0, tp
i00000000f5:	sw                  a4, -432(sp)        
i00000000f6:	sd                  a5, 40(sp)          
i00000000f7:	srli                a5, a5, 1 
i00000000f8:	srai                s0, s0, 29
i00000000f9:	sraiw               s0, gp, 6 
i00000000fa:	srai                s1, s1, 15
i00000000fb:	lb                  a4, -338(sp)        
i00000000fc:	sllw                t5, t3, a4
i00000000fd:	slliw               s2, s4, 12
i00000000fe:	srli                a1, a1, 23
i00000000ff:	fence                         
i0000000100:	srliw               zero, s8, 30
i0000000101:	fence.i                       
i0000000102:	addiw               a0, a0, -22
i0000000103:	sraw                a4, t5, tp
i0000000104:	srli                a3, a3, 18
i0000000105:	fence.i                       
i0000000106:	ld                  s1, 72(sp)          
i0000000107:	mul                 a1, t1, s7
i0000000108:	addi                s1, zero, -19
i0000000109:	sh                  a1, -1128(sp)       
i000000010a:	div                 s10, t3, t3
i000000010b:	sllw                s4, a0, s9
i000000010c:	sraw                a1, a6, t1
i000000010d:	subw                a1, a1, a0
i000000010e:	fence                         
i000000010f:	slliw               a6, t5, 23
i0000000110:	addi                a5, sp, 412
i0000000111:	sra                 a1, zero, s11
				la                  sp, begin_signature
				li                  t1, 3848  
				add                 sp, sp, t1
i0000000112:	lh                  t3, -774(sp)        
i0000000113:	addi                a5, sp, 208
i0000000114:	sd                  a4, 64(sp)          
i0000000115:	ld                  a4, 160(sp)         
i0000000116:	addi                a5, sp, 176
i0000000117:	srl                 s3, a4, a4
i0000000118:	add                 s0, zero, s7
i0000000119:	remw                tp, s7, s8
i000000011a:	sltiu               s3, s10, -1767
				li                  x17, 10   
				li                  x29, 10   
				lw                  a5, 36(sp)          
				add                 gp, gp, t3
				srai                a4, a4, 10
				addi                sp, sp, -128
				subw                s1, s1, a4
				ld                  a5, 0(sp)           
				sltu                t3, s10, s8
	
b000000011b:
				pre_branch_macro                        
				bne                 x29, x17, i000000012d
				post_branch_macro                       
	
				addiw               s0, s0, -23
				addiw               t3, gp, -861
				srai                s0, s0, 7 
				lb                  t6, -1269(sp)       
				lw                  s1, 56(sp)          
				sd                  s7, -1760(sp)       
				srai                s0, s0, 2 
				li                  x29, 10   
i000000011b:	srli                s0, s0, 11
i000000011c:	addi                sp, sp, 176
i000000011d:	lui                 a1, 15    
i000000011e:	addw                a3, a3, a4
i000000011f:	addw                s1, s1, a4
i0000000120:	srliw               a6, s11, 28
i0000000121:	sltu                s2, s3, s11
i0000000122:	addw                a3, a3, a4
i0000000123:	subw                a0, a0, a1
i0000000124:	lwu                 s2, -1120(sp)       
				la                  sp, begin_signature
				li                  t1, 5744  
				add                 sp, sp, t1
i0000000125:	lb                  s4, -461(sp)        
i0000000126:	sw                  a5, 44(sp)          
i0000000127:	addi                sp, sp, -432
i0000000128:	addi                sp, sp, -32
i0000000129:	addi                sp, sp, -32
i000000012a:	addi                sp, sp, -96
i000000012b:	srli                a1, a1, 12
i000000012c:	srli                a1, a1, 24
i000000012d:	addw                t0, a1, a1
i000000012e:	srai                a1, a1, 9 
i000000012f:	sub                 a5, a5, a1
i0000000130:	addiw               a3, a3, -17
i0000000131:	sw                  a4, 16(sp)          
				la                  sp, begin_signature
				li                  t1, 12272 
				add                 sp, sp, t1
i0000000132:	ld                  a1, -1648(sp)       
i0000000133:	lwu                 s5, -92(sp)         
i0000000134:	lwu                 s2, 960(sp)         
i0000000135:	fence                         
i0000000136:	fence.i                       
i0000000137:	srli                a1, a1, 8 
i0000000138:	sub                 a4, a4, a4
i0000000139:	divw                a4, s0, t1
i000000013a:	ld                  a4, 104(sp)         
i000000013b:	sd                  tp, 160(sp)         
i000000013c:	addi                sp, sp, -192
i000000013d:	addi                sp, sp, -496
i000000013e:	sw                  a1, 36(sp)          
i000000013f:	addiw               a1, a1, 12
i0000000140:	addiw               a1, a1, -32
i0000000141:	srli                a0, a0, 6 
i0000000142:	fence.i                       
				li                  x19, 9    
				li                  x29, 10   
				la                  sp, begin_signature
				li                  t1, 8192  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 12840 
				add                 sp, sp, t1
				and                 s10, t3, a4
				ld                  a5, 192(sp)         
				srai                a5, a5, 27
				remuw               t3, a5, a5
				srli                a4, a4, 7 
				sllw                s2, s9, s1
				addi                sp, sp, 16
	
b0000000143:
				pre_branch_macro                        
				blt                 x29, x19, i0000000158
				post_branch_macro                       
	
				divuw               s8, a4, a5
				lbu                 t3, -885(sp)        
				ld                  t2, 896(sp)         
				divuw               a5, a5, t3
				addi                s1, sp, 64
				sw                  a4, 1036(sp)        
				ld                  t3, 64(sp)          
				li                  x29, 10   
i0000000143:	subw                a3, a3, s1
i0000000144:	lw                  a5, 932(sp)         
i0000000145:	xori                a4, s4, -1239
i0000000146:	divuw               t3, t2, s3
i0000000147:	ld                  a1, 32(sp)          
i0000000148:	add                 a4, a4, s6
i0000000149:	addw                t3, a4, a4
i000000014a:	mulhsu              s10, t3, a1
i000000014b:	addi                sp, sp, -304
