# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../eel4783_hw2.srcs/sources_1/new/cctP2.v" \
"../../../../eel4783_hw2.srcs/sim_1/new/t_cctP2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
