Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan  1 18:58:44 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
| Design       : top_VGA_CAMERA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           14 |
| No           | No                    | Yes                    |            1215 |          417 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             282 |           74 |
| Yes          | No                    | Yes                    |              62 |           39 |
| Yes          | Yes                   | No                     |             124 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                       Enable Signal                      |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+----------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  U_CL/inst/sccb_R_clk   | U_SCCB_Config_Right/SCCB1/FSM_return_state[3]_i_1__0_n_0 |                                                         |                2 |              4 |         2.00 |
|  U_CL/inst/sccb_R_clk   | U_SCCB_Config_Right/SCCB1/FSM_state[3]_i_1__0_n_0        |                                                         |                1 |              4 |         4.00 |
|  U_CL/inst/vga_clk      | U_disparity_generator/best_disp0                         | reset_IBUF                                              |                2 |              4 |         2.00 |
|  U_CL/inst/sccb_L_clk   | U_SCCB_Config_Left/SCCB1/FSM_return_state[3]_i_1_n_0     |                                                         |                1 |              4 |         4.00 |
|  U_CL/inst/sccb_L_clk   | U_SCCB_Config_Left/SCCB1/FSM_state[3]_i_1_n_0            |                                                         |                2 |              4 |         2.00 |
|  U_CL/inst/sccb_L_clk   | U_SCCB_Config_Left/SCCB1/byte_index[3]_i_1_n_0           |                                                         |                1 |              4 |         4.00 |
|  U_CL/inst/sccb_R_clk   | U_SCCB_Config_Right/SCCB1/byte_index[3]_i_1__0_n_0       |                                                         |                1 |              4 |         4.00 |
|  U_CL/inst/sccb_L_clk   | U_SCCB_Config_Left/rom1/ready_reg                        | U_SCCB_Config_Left/config_1/timer[17]_i_1_n_0           |                3 |              7 |         2.33 |
|  U_CL/inst/sccb_R_clk   | U_SCCB_Config_Right/config_1/timer[31]_i_2__0_n_0        | U_SCCB_Config_Right/config_1/timer[17]_i_1__0_n_0       |                3 |              7 |         2.33 |
|  U_CL/inst/sccb_L_clk   | U_SCCB_Config_Left/rom1/ready_reg_0                      | U_SCCB_Config_Left/config_1/rom_addr_rep[0]_i_1_n_0     |                2 |              8 |         4.00 |
|  U_CL/inst/sccb_R_clk   | U_SCCB_Config_Right/SCCB1/tx_byte[7]_i_1__0_n_0          |                                                         |                2 |              8 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG | U_OV7670_SetDataLeft/v_counter_reg0                      | reset_IBUF                                              |                2 |              8 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG | U_OV7670_SetDataLeft/temp_next[15]                       | reset_IBUF                                              |                7 |              8 |         1.14 |
|  ov7670_pclk1_IBUF_BUFG | U_OV7670_SetDataLeft/temp_next[7]                        | reset_IBUF                                              |                7 |              8 |         1.14 |
|  ov7670_pclk2_IBUF_BUFG | U_OV7670_SetDataRight/temp_next[15]                      | reset_IBUF                                              |                8 |              8 |         1.00 |
|  U_CL/inst/sccb_L_clk   | U_SCCB_Config_Left/SCCB1/tx_byte[7]_i_1_n_0              |                                                         |                2 |              8 |         4.00 |
|  ov7670_pclk2_IBUF_BUFG | U_OV7670_SetDataRight/temp_next[7]                       | reset_IBUF                                              |                6 |              8 |         1.33 |
|  U_CL/inst/sccb_R_clk   | U_SCCB_Config_Right/config_1/rom_addr_rep[0]_i_2__0_n_0  | U_SCCB_Config_Right/config_1/rom_addr_rep[0]_i_1__0_n_0 |                2 |              8 |         4.00 |
|  ov7670_pclk2_IBUF_BUFG | U_OV7670_SetDataRight/v_counter_reg0                     | reset_IBUF                                              |                3 |              8 |         2.67 |
|  U_CL/inst/sccb_L_clk   | U_SCCB_Config_Left/SCCB1/timer[8]_i_1_n_0                |                                                         |                3 |              9 |         3.00 |
|  U_CL/inst/sccb_R_clk   |                                                          |                                                         |                7 |              9 |         1.29 |
|  U_CL/inst/sccb_R_clk   | U_SCCB_Config_Right/SCCB1/timer[8]_i_1__0_n_0            |                                                         |                4 |              9 |         2.25 |
|  U_CL/inst/sccb_L_clk   |                                                          |                                                         |                7 |              9 |         1.29 |
|  U_CL/inst/vga_clk      | U_vga_controller/U_Pixel_Counter/v_counter_0             | reset_IBUF                                              |                4 |             10 |         2.50 |
|  ov7670_pclk1_IBUF_BUFG |                                                          | reset_IBUF                                              |                4 |             12 |         3.00 |
|  ov7670_pclk2_IBUF_BUFG |                                                          | reset_IBUF                                              |                5 |             12 |         2.40 |
|  U_CL/inst/sccb_L_clk   | U_SCCB_Config_Left/rom1/E[0]                             |                                                         |                3 |             16 |         5.33 |
|  U_CL/inst/sccb_L_clk   | U_SCCB_Config_Left/SCCB1/latched_data_1                  |                                                         |                3 |             16 |         5.33 |
|  U_CL/inst/sccb_R_clk   | U_SCCB_Config_Right/SCCB1/latched_data_0                 |                                                         |                4 |             16 |         4.00 |
|  U_CL/inst/sccb_R_clk   | U_SCCB_Config_Left/rom1/dout_reg_4[0]                    |                                                         |                5 |             16 |         3.20 |
|  U_CL/inst/sccb_L_clk   | U_SCCB_Config_Left/SCCB1/timer[8]_i_1_n_0                | U_SCCB_Config_Left/SCCB1/timer[31]_i_1__1_n_0           |                6 |             23 |         3.83 |
|  U_CL/inst/sccb_R_clk   | U_SCCB_Config_Right/SCCB1/timer[8]_i_1__0_n_0            | U_SCCB_Config_Right/SCCB1/timer[31]_i_1__2_n_0          |                6 |             23 |         3.83 |
|  U_CL/inst/sccb_L_clk   | U_SCCB_Config_Left/rom1/ready_reg                        | U_SCCB_Config_Left/rom1/FSM_state_reg[0]                |                8 |             24 |         3.00 |
|  U_CL/inst/sccb_R_clk   | U_SCCB_Config_Right/config_1/timer[31]_i_2__0_n_0        | U_SCCB_Config_Left/rom1/FSM_state_reg[0]_0              |                8 |             24 |         3.00 |
|  U_CL/inst/vga_clk      | U_disparity_generator/disparity_score[9][15]_i_1_n_0     |                                                         |               40 |            160 |         4.00 |
|  U_CL/inst/vga_clk      |                                                          | reset_IBUF                                              |              408 |           1191 |         2.92 |
+-------------------------+----------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


