
*** Running vivado
    with args -log CCLabel.vdi -applog -m64 -messageDb vivado.pb -mode batch -source CCLabel.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source CCLabel.tcl -notrace
Command: open_checkpoint D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/impl_1/CCLabel.dcp
INFO: [Netlist 29-17] Analyzing 692 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from d:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from d:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from d:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from d:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from d:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from d:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-16120-edell34/dcp/CCLabel.xdc]
Finished Parsing XDC File [D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-16120-edell34/dcp/CCLabel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Runs 36-115] Could not delete directory 'D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-16120-edell34/dcp'.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1 instances
  RAM32X1S => RAM32X1S (RAMS32): 1 instances

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 492.344 ; gain = 317.004
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.718 . Memory (MB): peak = 495.316 ; gain = 2.973
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 178cbce6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 930.500 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 480 cells.
Phase 2 Constant Propagation | Checksum: 08d43bfb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 930.500 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2595 unconnected nets.
INFO: [Opt 31-11] Eliminated 363 unconnected cells.
Phase 3 Sweep | Checksum: 194abdcb9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 930.500 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 194abdcb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 930.500 ; gain = 0.000
Implement Debug Cores | Checksum: 14fadb800
Logic Optimization | Checksum: 14fadb800

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 18
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 16aa0376c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 990.398 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16aa0376c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 990.398 ; gain = 59.898
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 990.398 ; gain = 498.055
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Runs 36-115] Could not delete directory 'D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-16120-edell34/dcp_2'.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/impl_1/CCLabel_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 990.398 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net ap_clk is not driven by a Clock Buffer and has more than 2000 loads. Driver(s): ap_clk
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 9f5f92ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.506 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 990.398 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 990.398 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e84aeae7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 14ee30a2c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 990.398 ; gain = 0.000
Phase 2.1.2.1 Place Init Design | Checksum: 118b00f7c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 990.398 ; gain = 0.000
Phase 2.1.2 Build Placer Netlist Model | Checksum: 118b00f7c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 118b00f7c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 990.398 ; gain = 0.000
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 118b00f7c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 990.398 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 118b00f7c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 990.398 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 118b00f7c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 146d14fb5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 146d14fb5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 17ffa532a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 13cb0d3dc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 13cb0d3dc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1fbff6c67

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 185e80968

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 244af70b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 990.398 ; gain = 0.000
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 244af70b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 244af70b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 244af70b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 990.398 ; gain = 0.000
Phase 4.6 Small Shape Detail Placement | Checksum: 244af70b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 244af70b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 990.398 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 244af70b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1a3304ec2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1a3304ec2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.875. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1713a08cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 990.398 ; gain = 0.000
Phase 5.2.2 Post Placement Optimization | Checksum: 1713a08cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 990.398 ; gain = 0.000
Phase 5.2 Post Commit Optimization | Checksum: 1713a08cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1713a08cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1713a08cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1713a08cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 990.398 ; gain = 0.000
Phase 5.5 Placer Reporting | Checksum: 1713a08cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 990.398 ; gain = 0.000

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1e475a1a5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 990.398 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1e475a1a5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 990.398 ; gain = 0.000
Ending Placer Task | Checksum: 13901fa06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 990.398 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 990.398 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 990.398 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 990.398 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 990.398 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 990.398 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 990.398 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "Image_r_Dout_A[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Image_r_Dout_A[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Image_r_Dout_A[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CRTLS_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CRTLS_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1501118fd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1116.168 ; gain = 125.770

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1501118fd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1116.168 ; gain = 125.770

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1501118fd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1118.871 ; gain = 128.473
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1583e9bef

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1126.680 ; gain = 136.281
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.1    | TNS=0      | WHS=-0.328 | THS=-56.6  |

Phase 2 Router Initialization | Checksum: 13b448989

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1130.965 ; gain = 140.566

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 263084d99

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1130.965 ; gain = 140.566

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 946
 Number of Nodes with overlaps = 318
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X52Y44/IMUX_L8
Overlapping nets: 2
	grp_CCLabel_calCentroid_fu_53/sh_assign_3_cast_fu_881_p1[1]
	grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[27]_i_11
2. INT_L_X54Y46/IMUX_L9
Overlapping nets: 2
	grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[9]_i_6
	grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[8]_i_7
3. INT_R_X55Y47/SS2BEG0
Overlapping nets: 2
	grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[31]_i_2
	grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[31]_i_7

 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 153404624

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1130.965 ; gain = 140.566
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.24   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c8802840

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1130.965 ; gain = 140.566
Phase 4 Rip-up And Reroute | Checksum: 1c8802840

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1130.965 ; gain = 140.566

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 16132276e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1130.965 ; gain = 140.566
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.24   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 16132276e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1130.965 ; gain = 140.566

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 16132276e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1130.965 ; gain = 140.566

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1c3d0b644

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1130.965 ; gain = 140.566
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.24   | TNS=0      | WHS=0.018  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 16b74431a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1130.965 ; gain = 140.566

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.12374 %
  Global Horizontal Routing Utilization  = 1.35091 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 123de6aed

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1130.965 ; gain = 140.566

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 123de6aed

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1130.965 ; gain = 140.566

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: e5836513

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1130.965 ; gain = 140.566

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.24   | TNS=0      | WHS=0.018  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: e5836513

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1130.965 ; gain = 140.566
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 1130.965 ; gain = 140.566
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1130.965 ; gain = 140.566
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1130.965 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS/solution1/impl/verilog/project.runs/impl_1/CCLabel_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Mar 06 15:11:01 2017...
