{"vcs1":{"timestamp_begin":1682919376.542666896, "rt":0.53, "ut":0.27, "st":0.13}}
{"vcselab":{"timestamp_begin":1682919377.138811698, "rt":0.41, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1682919377.604342585, "rt":0.22, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682919376.190667227}
{"VCS_COMP_START_TIME": 1682919376.190667227}
{"VCS_COMP_END_TIME": 1682919377.899393835}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341128}}
{"stitch_vcselab": {"peak_mem": 238996}}
