\babel@toc {english}{}\relax 
\contentsline {chapter}{List of figures}{11}{}%
\contentsline {chapter}{List of tables}{12}{}%
\contentsline {chapter}{\numberline {1}Introduction}{13}{}%
\contentsline {section}{\numberline {1.1}Context and motivation}{13}{}%
\contentsline {section}{\numberline {1.2}Objectives}{14}{}%
\contentsline {subsection}{\numberline {1.2.1}General objective}{14}{}%
\contentsline {subsection}{\numberline {1.2.2}Specific objectives}{14}{}%
\contentsline {section}{\numberline {1.3}Academic significance}{15}{}%
\contentsline {section}{\numberline {1.4}Scope and limitations}{15}{}%
\contentsline {section}{\numberline {1.5}Thesis roadmap}{16}{}%
\contentsline {chapter}{\numberline {2}Theoretical framework}{17}{}%
\contentsline {section}{\numberline {2.1}Phase-locked loop fundamentals}{17}{}%
\contentsline {subsection}{\numberline {2.1.1}Basic concept}{17}{}%
\contentsline {subsection}{\numberline {2.1.2}Key PLL parameters}{18}{}%
\contentsline {subsubsection}{\numberline {2.1.2.1}Phase noise / jitter}{18}{}%
\contentsline {subsubsection}{\numberline {2.1.2.2}Output frequency}{18}{}%
\contentsline {subsubsection}{\numberline {2.1.2.3}Loop bandwidth}{19}{}%
\contentsline {subsubsection}{\numberline {2.1.2.4}Noise bandwidth}{19}{}%
\contentsline {subsubsection}{\numberline {2.1.2.5}Beat-note period}{19}{}%
\contentsline {subsubsection}{\numberline {2.1.2.6}Lock-in time}{20}{}%
\contentsline {subsubsection}{\numberline {2.1.2.7}Pull-in time}{20}{}%
\contentsline {subsubsection}{\numberline {2.1.2.8}Lock-in range}{21}{}%
\contentsline {subsubsection}{\numberline {2.1.2.9}Pull-in range}{21}{}%
\contentsline {subsubsection}{\numberline {2.1.2.10}Pull-out range}{21}{}%
\contentsline {subsubsection}{\numberline {2.1.2.11}Hold range}{21}{}%
\contentsline {subsubsection}{\numberline {2.1.2.12}Power consumption}{21}{}%
\contentsline {subsubsection}{\numberline {2.1.2.13}Spurs}{21}{}%
\contentsline {subsection}{\numberline {2.1.3}Analog phase-locked loop}{22}{}%
\contentsline {subsubsection}{\numberline {2.1.3.1}Linear phase model of the PLL}{22}{}%
\contentsline {subsubsection}{\numberline {2.1.3.2}Phase frequency detector}{25}{}%
\contentsline {subsubsection}{\numberline {2.1.3.3}Loop filter}{25}{}%
\contentsline {subsubsection}{\numberline {2.1.3.4}Charge pump}{26}{}%
\contentsline {subsubsection}{\numberline {2.1.3.5}Voltage-controlled oscillator}{28}{}%
\contentsline {subsubsection}{\numberline {2.1.3.6}Frequency divider}{32}{}%
\contentsline {section}{\numberline {2.2}Digital phase-locked loop}{34}{}%
\contentsline {subsection}{\numberline {2.2.1}Time-to-digital converter}{35}{}%
\contentsline {subsubsection}{\numberline {2.2.1.1}Delay-locked loop fundamentals}{38}{}%
\contentsline {subsection}{\numberline {2.2.2}Digital loop filter}{39}{}%
\contentsline {subsection}{\numberline {2.2.3}Digitally controlled oscillator}{40}{}%
\contentsline {chapter}{\numberline {3}Literature review}{43}{}%
\contentsline {chapter}{\numberline {4}Methodology}{46}{}%
\contentsline {section}{\numberline {4.1}Time to Digital Converter}{46}{}%
\contentsline {subsection}{\numberline {4.1.1}specifications}{46}{}%
\contentsline {subsection}{\numberline {4.1.2}Architecture}{46}{}%
\contentsline {subsection}{\numberline {4.1.3}System behavior}{49}{}%
\contentsline {subsection}{\numberline {4.1.4}Design}{50}{}%
\contentsline {subsubsection}{\numberline {4.1.4.1}DLL}{51}{}%
\contentsline {paragraph}{VCDL}{51}{}%
\contentsline {paragraph}{PFD}{52}{}%
\contentsline {paragraph}{Charge pump}{53}{}%
\contentsline {subsubsection}{\numberline {4.1.4.2}Sampling flip-flops}{54}{}%
\contentsline {subsubsection}{\numberline {4.1.4.3}modified thermometer-to-binary decoders}{54}{}%
\contentsline {subsubsection}{\numberline {4.1.4.4}PFD selector circuit}{57}{}%
\contentsline {subsubsection}{\numberline {4.1.4.5}Adder}{58}{}%
\contentsline {subsubsection}{\numberline {4.1.4.6}Multiplexer}{58}{}%
\contentsline {section}{\numberline {4.2}Digitally controlled oscillator}{58}{}%
\contentsline {subsection}{\numberline {4.2.1}System behavior}{59}{}%
\contentsline {subsection}{\numberline {4.2.2}Specifications}{59}{}%
\contentsline {subsection}{\numberline {4.2.3}Design process}{60}{}%
\contentsline {subsubsection}{\numberline {4.2.3.1}Inductor}{60}{}%
\contentsline {subsubsection}{\numberline {4.2.3.2}Cross-coupled pair}{61}{}%
\contentsline {subsubsection}{\numberline {4.2.3.3}Capacitor array}{61}{}%
\contentsline {subsubsection}{\numberline {4.2.3.4}Switches}{62}{}%
\contentsline {subsubsection}{\numberline {4.2.3.5}Summary}{63}{}%
\contentsline {chapter}{\numberline {5}Results}{65}{}%
\contentsline {section}{\numberline {5.1}TDC}{65}{}%
\contentsline {section}{\numberline {5.2}DCO}{68}{}%
\contentsline {chapter}{\numberline {6}Discussion}{71}{}%
\contentsline {chapter}{\numberline {7}Conclusions}{73}{}%
