// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_ezS_H__
#define __predict_ensemble_ezS_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_ezS_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_ezS_ram) {
        ram[0] = "0b00111101001110110100110000111100";
        ram[1] = "0b00111000101110101010010110000011";
        ram[2] = "0b00111110100111111000011000111100";
        ram[3] = "0b00111110000010101110101100111110";
        ram[4] = "0b00111111011100010101000010101001";
        ram[5] = "0b10111001000010000101000010011100";
        ram[6] = "0b00111110100110110101011101100000";
        ram[7] = "0b00111111011101110000001101101101";
        ram[8] = "0b00111000100011101001101100111001";
        ram[9] = "0b00111110001011010101011011110011";
        ram[10] = "0b10111000101010011101111010001011";
        ram[11] = "0b00111101010111100000111001110011";
        ram[12] = "0b00111110111101110111011100101001";
        ram[13] = "0b00110111100101101111111010110101";
        ram[14] = "0b00111111010001101110110000011000";
        ram[15] = "0b00110111100111110110001000110000";
        ram[16] = "0b00111101011110101001000110010111";
        ram[17] = "0b00111110111010000010010010110011";
        ram[18] = "0b10110111001001111100010110101100";
        ram[19] = "0b00111110000100011100001010100000";
        ram[20] = "0b10110111000101101111111010110101";
        ram[21] = "0b10110111100101101111111010110101";
        ram[22] = "0b00111111011010000010011111111010";
        ram[23] = "0b00110111110100011011011100010111";
        ram[24] = "0b00111000000111110110001000110000";
        ram[25] = "0b00111101111100010000010011010101";
        ram[26] = "0b00111110111110111001001000011001";
        ram[27] = "0b00111110000000001001110000111101";
        ram[28] = "0b10110111011010101110000110001011";
        ram[29] = "0b00111101101111001010100101101001";
        ram[30] = "0b00110110110010010101001110011100";
        ram[31] = "0b00111110100001100000010001011100";
        ram[32] = "0b00111111010100101110100011000000";
        ram[33] = "0b10110111010110100001101010010011";
        ram[34] = "0b00111101001010101101100100100111";
        ram[35] = "0b00110110010010010101001110011100";
        ram[36] = "0b00000000000000000000000000000000";
        ram[37] = "0b10110110000001100011011110111101";
        ram[38] = "0b10110110110010010101001110011100";
        ram[39] = "0b10110101100001100011011110111101";
        ram[40] = "0b00111101100000001000011111001010";
        ram[41] = "0b00110111011110111010100010000010";
        ram[42] = "0b00111100001110101000100000100111";
        ram[43] = "0b00000000000000000000000000000000";
        ram[44] = "0b00110110100001100011011110111101";
        ram[45] = "0b10110111100101101111111010110101";
        ram[46] = "0b00111100011110101010110011011010";
        ram[47] = "0b00110111100001100011011110111101";
        ram[48] = "0b00111101111001000101000000100111";
        ram[49] = "0b00111110111111111101100111111101";
        ram[50] = "0b00111101111101010001010100000101";
        ram[51] = "0b00111111001010011010100101000011";
        ram[52] = "0b00110110110010010101001110011100";
        ram[53] = "0b00110111010110100001101010010011";
        ram[54] = "0b00111110000000101111011110110001";
        ram[55] = "0b00111111000110101100000100101011";
        ram[56] = "0b00110110101001111100010110101100";
        ram[57] = "0b10110110110010010101001110011100";
        ram[58] = "0b00111111001010101111000101000101";
        ram[59] = "0b10110110111010101110000110001011";
        ram[60] = "0b10110111111110111010100010000010";
        ram[61] = "0b00111111011000010011001101101110";
        ram[62] = "0b00111111010111101001011000011100";
        ram[63] = "0b00111111000111011110000010000011";
        ram[64] = "0b00110111000001100011011110111101";
        ram[65] = "0b10110111010110100001101010010011";
        ram[66] = "0b00111111011011011101101011100000";
        ram[67] = "0b00111111011101000001100100111011";
        ram[68] = "0b00110110110010010101001110011100";
        ram[69] = "0b10000000000000000000000000000000";
        ram[70] = "0b10110101100001100011011110111101";
        ram[71] = "0b00111110001110010011010001101010";
        ram[72] = "0b10110110101001111100010110101100";
        ram[73] = "0b00111110000111000011010011000010";
        ram[74] = "0b00111110001111110111010111011010";
        ram[75] = "0b00110101100001100011011110111101";
        ram[76] = "0b00110110101001111100010110101100";
        ram[77] = "0b10110110000001100011011110111101";
        ram[78] = "0b00111110101010100100000111100101";
        ram[79] = "0b00111110011101110001101000111011";
        ram[80] = "0b00111110100011100001010010111110";
        ram[81] = "0b00111110110000000110111001111110";
        ram[82] = "0b00111110111111000110100010001000";
        ram[83] = "0b00111110100000100000100001011011";
        ram[84] = "0b00111111011100111110100010011011";
        ram[85] = "0b00111110100110010110101010101101";
        ram[86] = "0b10110110000001100011011110111101";
        ram[87] = "0b00111110100110111000011000001010";
        ram[88] = "0b00110110010010010101001110011100";
        ram[89] = "0b00111111010001110100010111010000";
        ram[90] = "0b10110110100001100011011110111101";
        ram[91] = "0b00111111011001000010101011101101";
        ram[92] = "0b00110110000001100011011110111101";
        ram[93] = "0b10110101100001100011011110111101";
        ram[94] = "0b00110101100001100011011110111101";
        ram[95] = "0b00111111001010010000001011001101";
        ram[96] = "0b00110110010010010101001110011100";
        ram[97] = "0b10110101100001100011011110111101";
        ram[98] = "0b00000000000000000000000000000000";
        ram[99] = "0b00111110011001010001111010111000";
        ram[100] = "0b10110110010010010101001110011100";
        ram[101] = "0b00111110010001110001111010110000";
        ram[102] = "0b00110101100001100011011110111101";
        ram[103] = "0b00110101100001100011011110111101";
        ram[104] = "0b00111111001101010111111010101010";
        ram[105] = "0b00110101100001100011011110111101";
        ram[106] = "0b10110101100001100011011110111101";
        ram[107] = "0b00111111011011000100110111011011";
        ram[108] = "0b00111111011011000010010111100001";
        ram[109] = "0b00111110100110010011011110110000";
        ram[110] = "0b00110110000001100011011110111101";
        ram[111] = "0b00111111001000000000011101010111";
        ram[112] = "0b10110110000001100011011110111101";
        ram[113] = "0b10110101100001100011011110111101";
        ram[114] = "0b00111110000010110000010111111011";
        ram[115] = "0b00111111011001010100100001100111";
        ram[116] = "0b00111111001010001100000010011100";
        ram[117] = "0b10110101100001100011011110111101";
        ram[118] = "0b00111110001011000101110100100000";
        ram[119] = "0b00111111001111111010011100110011";
        ram[120] = "0b00110101100001100011011110111101";
        ram[121] = "0b10110110000001100011011110111101";
        ram[122] = "0b10000000000000000000000000000000";
        ram[123] = "0b00111110000101111111010000010011";
        ram[124] = "0b00111111010101111100011110110100";
        ram[125] = "0b00000000000000000000000000000000";
        ram[126] = "0b10110101100001100011011110111101";
        ram[127] = "0b00000000000000000000000000000000";
        ram[128] = "0b00110101100001100011011110111101";
        ram[129] = "0b00111111011001100111111101001110";
        ram[130] = "0b10110101100001100011011110111101";
        ram[131] = "0b00111110010000111010110111100010";
        ram[132] = "0b10110101100001100011011110111101";
        ram[133] = "0b00000000000000000000000000000000";
        ram[134] = "0b00111111001001010110011101110111";
        ram[135] = "0b00111110101011101110010010011111";
        ram[136] = "0b00111111000000000110001100010111";
        ram[137] = "0b00110101100001100011011110111101";
        ram[138] = "0b00111110101101010110100000011111";
        ram[139] = "0b00111110111011011111110111110000";
        ram[140] = "0b00111110011111010100000100110001";
        ram[141] = "0b00000000000000000000000000000000";
        ram[142] = "0b00111110111011011110001010101100";
        ram[143] = "0b10110101100001100011011110111101";
        ram[144] = "0b10000000000000000000000000000000";
        ram[145] = "0b00000000000000000000000000000000";
        ram[146] = "0b00111111001101100011111111101110";
        ram[147] = "0b00111111001001011010110011011110";
        ram[148] = "0b00111111010100101110110111101110";
        ram[149] = "0b00111111000111001110001110111101";
        ram[150] = "0b10000000000000000000000000000000";
        ram[151] = "0b00000000000000000000000000000000";
        ram[152] = "0b00000000000000000000000000000000";
        ram[153] = "0b00111110111010001010111011011010";
        ram[154] = "0b00000000000000000000000000000000";
        ram[155] = "0b00111111000000001110110001010011";
        ram[156] = "0b00000000000000000000000000000000";
        ram[157] = "0b00111111001011000010110011110101";
        ram[158] = "0b00000000000000000000000000000000";
        ram[159] = "0b10000000000000000000000000000000";
        ram[160] = "0b10000000000000000000000000000000";
        ram[161] = "0b10000000000000000000000000000000";
        ram[162] = "0b00111110100101001010001010111010";
        ram[163] = "0b10000000000000000000000000000000";
        ram[164] = "0b10110101100001100011011110111101";
        for (unsigned i = 165; i < 195 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_ezS) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_ezS_ram* meminst;


SC_CTOR(predict_ensemble_ezS) {
meminst = new predict_ensemble_ezS_ram("predict_ensemble_ezS_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_ezS() {
    delete meminst;
}


};//endmodule
#endif
