tst r0, r1 
mvnne r0, r2 
mov r3, r0 
add r1, r1, r3, asr #31 
