// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "11/01/2014 12:04:23"
                                                                                
// Verilog Test Bench template for design : QamCarrier
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ns/ 1 ns
module QamCarrier_vlg_tst();
// constants                                           
// general purpose registers
//reg eachvec;
// test vector input registers
reg clk;
reg [7:0] din;
reg rst;
reg clk_1M;	//数据写入时钟
reg [3:0]	QAM_bit;
// wires                                               
wire [33:0]  df;
wire [3:0]  dout;
wire [26:0] dq;
wire [26:0] di;

// assign statements (if any)                          
QamCarrier i1 (
// port map - connection between master ports and signals/registers   
	.clk(clk),
	.df(df),
	.din(din),
	.dout(dout),
	.rst(rst),
	.di(di),
	.dq(dq)
);
parameter clk_period=20; //设置时钟信号周期（频率）
parameter period_data=clk_period*1;//数据周期
parameter clk_half_period=clk_period/2;
parameter data_half_period=period_data/2;
parameter data_num=49990*8;  //仿真数据长度
parameter time_sim=data_num*period_data; //仿真时间

initial
begin
	//设置时钟信号初值
	clk=1;
	//clk_data=1;
	//设置复位信号
	rst=1;
	#400 rst=0;
	//设置仿真时间
	#time_sim $finish;
	//#400 $finish;
end



//产生时钟信号
always                                                 
	#clk_half_period clk=~clk;
	
//码元读入时钟
initial begin
        clk_1M	= 1'b1 ;
        forever begin
            # 80 ;
            clk_1M	<= ~clk_1M ;
        end
    end


//从外部TX文件读入数据作为测试激励
integer Pattern;
reg [7:0] stimulus[1:data_num];
initial
begin
   //文件必须放置在"工程目录\simulation\modelsim"路径下
	$readmemb("QAM.txt",stimulus);
	Pattern=0;
	repeat(data_num)
		begin
			Pattern=Pattern+1;
			din=stimulus[Pattern];
			#period_data;
		end
end

//从外部读入调制数据作为参考
integer	Pattern1
reg	[3:0] reference[1:data_num];
initial
begin
   //文件必须放置在"工程目录\simulation\modelsim"路径下
	$readmemb("QAM_bit.txt",reference);
	Pattern=0;
	repeat(data_num)
		begin
			Pattern1=Pattern1+1;
			QAM_bit=reference[Pattern1];
			#period_data;
		end
end

//产生写入时钟信号，初始状态时不写入数据
wire rst_write;
assign rst_write = (Pattern >100 )? clk: 1'b0;    
	
//将仿真数据di写入外部TXT文件中(di.txt)
integer file_di;
initial
begin
   //文件放置在"工程目录\simulation\modelsim"路径下                                                  
	file_di = $fopen("di.txt");
end
//将df转换成有符号数据
wire signed [26:0] s_di;
assign s_di = di;
always @(posedge rst_write)
	$fdisplay(file_di,"%d",s_di);

//将仿真数据dq写入外部TXT文件中(dq.txt)
integer file_dq;
initial
begin
   //文件放置在"工程目录\simulation\modelsim"路径下                                                  
	file_dq = $fopen("dq.txt");
end
//将df转换成有符号数据
wire signed [26:0] s_dq;
assign s_dq = dq;
always @(posedge rst_write)
	$fdisplay(file_dq,"%d",s_dq);
	
//码元数据写入
integer file_dout;
initial
begin
   //文件放置在"工程目录\simulation\modelsim"路径下                                                  
	file_dout = $fopen("dout.txt");
end
//将df转换成有符号数据
wire  [3:0] s_dout;
assign s_dout = dout;
always @(posedge clk_1M)	begin
		$fdisplay(file_dout,"%d",s_dout);
	end
	
	
endmodule



