===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3186 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2378 ( 14.7%)    0.2378 ( 18.0%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.1920 ( 11.9%)    0.1920 ( 14.6%)    Parse modules
    0.0422 (  2.6%)    0.0422 (  3.2%)    Verify circuit
    1.2120 ( 74.8%)    0.9106 ( 69.1%)  'firrtl.circuit' Pipeline
    0.0333 (  2.1%)    0.0333 (  2.5%)    LowerFIRRTLAnnotations
    0.1858 ( 11.5%)    0.0994 (  7.5%)    'firrtl.module' Pipeline
    0.0799 (  4.9%)    0.0432 (  3.3%)      DropName
    0.1059 (  6.5%)    0.0562 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0071 (  0.4%)    0.0039 (  0.3%)    'firrtl.module' Pipeline
    0.0070 (  0.4%)    0.0039 (  0.3%)      LowerCHIRRTLPass
    0.0126 (  0.8%)    0.0126 (  1.0%)    InferWidths
    0.0346 (  2.1%)    0.0346 (  2.6%)    MemToRegOfVec
    0.0632 (  3.9%)    0.0632 (  4.8%)    InferResets
    0.0052 (  0.3%)    0.0052 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0088 (  0.5%)    0.0088 (  0.7%)    WireDFT
    0.0442 (  2.7%)    0.0245 (  1.9%)    'firrtl.module' Pipeline
    0.0442 (  2.7%)    0.0245 (  1.9%)      FlattenMemory
    0.1337 (  8.3%)    0.1337 ( 10.1%)    LowerFIRRTLTypes
    0.0643 (  4.0%)    0.0349 (  2.6%)    'firrtl.module' Pipeline
    0.0624 (  3.9%)    0.0339 (  2.6%)      ExpandWhens
    0.0019 (  0.1%)    0.0010 (  0.1%)      SFCCompat
    0.0268 (  1.7%)    0.0268 (  2.0%)    Inliner
    0.0214 (  1.3%)    0.0214 (  1.6%)    'firrtl.module' Pipeline
    0.0214 (  1.3%)    0.0214 (  1.6%)      RandomizeRegisterInit
    0.0109 (  0.7%)    0.0109 (  0.8%)    CheckCombCycles
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1653 ( 10.2%)    0.1653 ( 12.5%)    'firrtl.module' Pipeline
    0.1570 (  9.7%)    0.1570 ( 11.9%)      Canonicalizer
    0.0083 (  0.5%)    0.0083 (  0.6%)      InferReadWrite
    0.0034 (  0.2%)    0.0034 (  0.3%)    PrefixModules
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0254 (  1.6%)    0.0254 (  1.9%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0092 (  0.6%)    0.0092 (  0.7%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0008 (  0.1%)    0.0008 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0124 (  0.8%)    0.0124 (  0.9%)    SymbolDCE
    0.0010 (  0.1%)    0.0010 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1143 (  7.1%)    0.1143 (  8.7%)    'firrtl.module' Pipeline
    0.0073 (  0.5%)    0.0073 (  0.6%)      DropName
    0.1070 (  6.6%)    0.1070 (  8.1%)      Canonicalizer
    0.0131 (  0.8%)    0.0131 (  1.0%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0019 (  0.1%)    0.0019 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0061 (  0.4%)    0.0061 (  0.5%)    LowerXMR
    0.0007 (  0.0%)    0.0007 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0311 (  1.9%)    0.0311 (  2.4%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0446 (  2.8%)    0.0446 (  3.4%)  'hw.module' Pipeline
    0.0086 (  0.5%)    0.0086 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0156 (  1.0%)    0.0156 (  1.2%)    Canonicalizer
    0.0055 (  0.3%)    0.0055 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0148 (  0.9%)    0.0148 (  1.1%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0354 (  2.2%)    0.0354 (  2.7%)  'hw.module' Pipeline
    0.0120 (  0.7%)    0.0120 (  0.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0113 (  0.7%)    0.0113 (  0.9%)    Canonicalizer
    0.0077 (  0.5%)    0.0077 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0044 (  0.3%)    0.0044 (  0.3%)    HWCleanup
    0.0066 (  0.4%)    0.0066 (  0.5%)  'hw.module' Pipeline
    0.0003 (  0.0%)    0.0003 (  0.0%)    HWLegalizeModules
    0.0063 (  0.4%)    0.0063 (  0.5%)    PrettifyVerilog
    0.0053 (  0.3%)    0.0053 (  0.4%)  StripDebugInfoWithPred
    0.0439 (  2.7%)    0.0439 (  3.3%)  ExportVerilog
    0.0131 (  0.8%)    0.0131 (  1.0%)  'builtin.module' Pipeline
    0.0122 (  0.8%)    0.0122 (  0.9%)    'hw.module' Pipeline
    0.0122 (  0.8%)    0.0122 (  0.9%)      PrepareForEmission
   -0.0119 ( -0.7%)   -0.0119 ( -0.9%)  Rest
    1.6200 (100.0%)    1.3186 (100.0%)  Total

{
  totalTime: 1.329,
  maxMemory: 72335360
}
