
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.111955                       # Number of seconds simulated
sim_ticks                                1111954514500                       # Number of ticks simulated
final_tick                               1111954514500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 618712                       # Simulator instruction rate (inst/s)
host_op_rate                                  1161963                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1098907857                       # Simulator tick rate (ticks/s)
host_mem_usage                               68751288                       # Number of bytes of host memory used
host_seconds                                  1011.87                       # Real time elapsed on the host
sim_insts                                   626057762                       # Number of instructions simulated
sim_ops                                    1175757807                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.writebacks           16                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          53184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5680768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5733968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3592128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3592128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.writebacks             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.inst             831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           88762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        56127                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56127                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.writebacks              14                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst             47829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5108813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5156657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        47829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            47829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3230463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3230463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3230477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            47829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5108813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              8387120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     56129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     88759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.090422364500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3219                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3219                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              299257                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              52925                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89595                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      56127                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89595                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56127                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5733888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3590336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5733968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3592128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6872                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1111954491500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89593                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56127                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   89590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.866581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.913212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.236912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        62572     85.82%     85.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2919      4.00%     89.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1036      1.42%     91.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          963      1.32%     92.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2474      3.39%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          150      0.21%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          196      0.27%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          206      0.28%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2397      3.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72913                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.830071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.487673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    532.808114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         3217     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3219                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.427462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.403143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.905376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              922     28.64%     28.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.03%     28.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2295     71.30%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3219                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.writebacks           16                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.inst        53184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5680576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3590336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.writebacks 14.389077782732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.inst 47829.294549799677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5108640.619669878855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3228851.498133829329                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.writebacks            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.inst          831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        88762                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        56127                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.writebacks        81000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35026250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  19921979000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14590141412250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.writebacks     40500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     42149.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    224442.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 259948712.96                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                  18277236250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             19957086250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  447960000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    204005.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               222755.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         5.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.63                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    22942                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49829                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 25.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.78                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    7630656.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               639686880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              292836780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           419055787905                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            376.864145                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1075291534250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   8712311500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16878680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 597972468750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 232551685750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11071936500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 244767432000                       # Time in different power states
system.pim_kernerls.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_kernerls.clk_domain.clock             1000                       # Clock period in ticks
system.pim_kernerls.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.pim_kernerls.recv_pim_commands               3                       # The PIM command received from the host-side processor
system.pim_kernerls.sent_pim_commands               3                       # the control commands sent by pim kernel
system.pim_kernerls.computing_counts                0                       # the counts of the computing progress
system.pim_kernerls.read_packets                    0                       # the amount of pim kernel read
system.pim_kernerls.write_packets                   0                       # the amount of pim kernel write
system.pim_kernerls.read_retry                      4                       # the amount of pim kernel read retry
system.pim_kernerls.write_retry                     0                       # the amount of pim kernel write retry
system.pim_kernerls.retry_failed                    0                       # the amount of failed pim kernel requests
system.pim_kernerls.active_cycle              4371038                       # the active cycles of the kernel
system.pim_kernerls.retry_cycle                     2                       # the retry cycles of the kernel
system.pim_kernerls.totalEnergy                     0                       # total energy consumed by MAGIC operations (pJ)
system.pim_kernerls.totalComputeCycles       28500000                       # total cycles spent computing MAGIC operations
system.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   141681769                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    85844000                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           515                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           975                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   859726928                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            63                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   499                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1111954514500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2223909029                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   626057762                       # Number of instructions committed
system.cpu.committedOps                    1175757807                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1168740389                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               14445672                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     8895600                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts    123923199                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1168740389                       # number of integer instructions
system.cpu.num_fp_insts                      14445672                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2229192623                       # number of times the integer registers were read
system.cpu.num_int_register_writes          932716411                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             11088791                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            10476644                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            734517614                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           372075878                       # number of times the CC registers were written
system.cpu.num_mem_refs                     227518718                       # number of memory refs
system.cpu.num_load_insts                   141674761                       # Number of load instructions
system.cpu.num_store_insts                   85843957                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2223909029                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                         148570453                       # Number of branches fetched
system.cpu.op_class::No_OpClass                993499      0.08%      0.08% # Class of executed instruction
system.cpu.op_class::IntAlu                 938870756     79.85%     79.94% # Class of executed instruction
system.cpu.op_class::IntMult                  2839380      0.24%     80.18% # Class of executed instruction
system.cpu.op_class::IntDiv                        91      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2970010      0.25%     80.43% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.43% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.43% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.43% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.43% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.43% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.43% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.43% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     80.43% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.43% # Class of executed instruction
system.cpu.op_class::SimdAlu                  1016514      0.09%     80.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                    14274      0.00%     80.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                  527677      0.04%     80.56% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                8000      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.56% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              503167      0.04%     80.61% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              493161      0.04%     80.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               2000      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::MemRead                137716198     11.71%     92.36% # Class of executed instruction
system.cpu.op_class::MemWrite                81890108      6.96%     99.33% # Class of executed instruction
system.cpu.op_class::FloatMemRead             3958563      0.34%     99.66% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            3953849      0.34%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1175757807                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.610124                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           227525760                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             93245                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2440.085367                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.610124                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          488                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         910196285                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        910196285                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data    141650421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       141650421                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     85782094                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       85782094                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data    227432515                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        227432515                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    227432515                       # number of overall hits
system.cpu.dcache.overall_hits::total       227432515                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        31348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31348                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        61897                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        61897                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        93245                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93245                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        93245                       # number of overall misses
system.cpu.dcache.overall_misses::total         93245                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2429578000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2429578000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22290009000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22290009000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  24719587000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24719587000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24719587000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24719587000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    141681769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    141681769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     85843991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     85843991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data    227525760                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    227525760                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    227525760                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    227525760                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000721                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000410                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000410                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000410                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000410                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77503.445196                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77503.445196                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 360114.528976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 360114.528976                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 265103.619497                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 265103.619497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 265103.619497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 265103.619497                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        92248                       # number of writebacks
system.cpu.dcache.writebacks::total             92248                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31348                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        61897                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        61897                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        93245                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        93245                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        93245                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        93245                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2398230000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2398230000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22228112000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22228112000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24626342000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24626342000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24626342000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24626342000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000410                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000410                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000410                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000410                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76503.445196                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76503.445196                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 359114.528976                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 359114.528976                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 264103.619497                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 264103.619497                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 264103.619497                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 264103.619497                       # average overall mshr miss latency
system.cpu.dcache.replacements                  92730                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           463.294615                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           859726928                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               867                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          991611.220300                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   463.294615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.904872                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.904872                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          307                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3438908579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3438908579                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst    859726061                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       859726061                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst    859726061                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        859726061                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    859726061                       # number of overall hits
system.cpu.icache.overall_hits::total       859726061                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          867                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           867                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          867                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            867                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          867                       # number of overall misses
system.cpu.icache.overall_misses::total           867                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     79881000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79881000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     79881000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79881000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     79881000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79881000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    859726928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    859726928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst    859726928                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    859726928                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    859726928                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    859726928                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92134.948097                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92134.948097                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92134.948097                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92134.948097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92134.948097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92134.948097                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          373                       # number of writebacks
system.cpu.icache.writebacks::total               373                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          867                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          867                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          867                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          867                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          867                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          867                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     79014000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     79014000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     79014000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     79014000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     79014000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     79014000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91134.948097                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91134.948097                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91134.948097                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91134.948097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91134.948097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91134.948097                       # average overall mshr miss latency
system.cpu.icache.replacements                    373                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 24844.163537                       # Cycle average of tags in use
system.l2.tags.total_refs                      187078                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     89793                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.083436                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.377198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       287.102732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24555.683606                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.749380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.758184                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2762                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29887                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999969                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1587505                       # Number of tag accesses
system.l2.tags.data_accesses                  1587505                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        92248                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            92248                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          372                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              372                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 36                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data          4383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4383                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4483                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4519                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  36                       # number of overall hits
system.l2.overall_hits::.cpu.data                4483                       # number of overall hits
system.l2.overall_hits::total                    4519                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           61797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               61797                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          831                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              831                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        26965                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           26965                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                831                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              88762                       # number of demand (read+write) misses
system.l2.demand_misses::total                  89593                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               831                       # number of overall misses
system.l2.overall_misses::.cpu.data             88762                       # number of overall misses
system.l2.overall_misses::total                 89593                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data  22134215500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22134215500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     77330000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     77330000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2305184500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2305184500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     77330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24439400000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24516730000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     77330000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24439400000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24516730000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        92248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        92248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          372                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          372                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         61897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        31348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            93245                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                94112                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           93245                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               94112                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998384                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.958478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.958478                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.860182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860182                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.958478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.951922                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.951983                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.958478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.951922                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.951983                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 358176.214056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 358176.214056                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 93056.558363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93056.558363                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85488.021509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85488.021509                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 93056.558363                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 275336.292558                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 273645.597312                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 93056.558363                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 275336.292558                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 273645.597312                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               56128                       # number of writebacks
system.l2.writebacks::total                     56128                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks          136                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           136                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        61797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          61797                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          831                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          831                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        26965                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        26965                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         88762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             89593                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        88762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            89593                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  21516245500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21516245500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     69020000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69020000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2035534500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2035534500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     69020000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23551780000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23620800000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     69020000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23551780000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23620800000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.958478                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.958478                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.860182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.860182                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.958478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.951922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.951983                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.958478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.951922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.951983                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 348176.214056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 348176.214056                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83056.558363                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83056.558363                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75488.021509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75488.021509                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83056.558363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 265336.292558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 263645.597312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83056.558363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 265336.292558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 263645.597312                       # average overall mshr miss latency
system.l2.replacements                          57025                       # number of replacements
system.membus.snoop_filter.tot_requests        146109                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        56517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              27796                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        56127                       # Transaction distribution
system.membus.trans_dist::CleanEvict              387                       # Transaction distribution
system.membus.trans_dist::ReadExReq             61797                       # Transaction distribution
system.membus.trans_dist::ReadExResp            61797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         27796                       # Transaction distribution
system.membus.trans_dist::PIMRead                   2                       # Transaction distribution
system.membus.trans_dist::PIMReadResp               2                       # Transaction distribution
system.membus.pkt_count_system.pim_kernerls.master_port::system.mem_ctrls.port            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.pim_kernerls.master_port::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       235700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       235700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 235704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.pim_kernerls.master_port::system.mem_ctrls.port           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.pim_kernerls.master_port::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9326080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9326080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9326096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             89593                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   89593    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               89593                       # Request fanout histogram
system.membus.reqLayer1.occupancy           370641000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy               5000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          483167750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       187215                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        93106                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            646                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          646                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1111954514500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32215                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       148376                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          373                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1379                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61897                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61897                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           867                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31348                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       279220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                281327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        79360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11871552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11950912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           57025                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3592192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           151137                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004281                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065288                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 150490     99.57%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    647      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             151137                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          186228500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1300500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         139867500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
