#include"LeNet_wrapper.h"

void lenet(
	hls::stream<AXI_DMA_IO> &in_stream,   //输入端口
	hls::stream<AXI_DMA_IO> &out_stream   //输出端口
){
#pragma HLS DATAFLOW                      //Dataflow + Stream结构
#pragma HLS INTERFACE axis port=in_stream
#pragma HLS INTERFACE axis port=out_stream
#pragma HLS INTERFACE ap_ctrl_none port=return

	// Defining Interconnections
	// 定义互连
	hls::stream<AXI_VAL> connect_0, connect_1, connect_2, connect_3, connect_4, connect_5, connect_6, connect_7, connect_8;
#pragma HLS STREAM variable=connect_8 depth=50
#pragma HLS STREAM variable=connect_7 depth=50
#pragma HLS STREAM variable=connect_6 depth=50
//#pragma HLS STREAM variable=connect_5 depth=1
#pragma HLS STREAM variable=connect_4 depth=50
#pragma HLS STREAM variable=connect_3 depth=50
//#pragma HLS STREAM variable=connect_2 depth=1
#pragma HLS STREAM variable=connect_1 depth=50
#pragma HLS STREAM variable=connect_0 depth=50

	AXI_DMA_SLAVE(in_stream, connect_0);   //输入数据流

//  每个函数都有8个参数，要分别对待
//	void SCIG<KerDim_curr, IFMCH_curr, IFMDim_curr, OFMCH_curr, OFMDim_curr,padValue>(in, out, PadDim_curr = 0)
//            核心维度 ，输入特征图通道 ，特征图维度，输出特征图通道，特征图维度 ，扩充值
	SCIG<5, 1, 28, 20, 24, 0>(connect_0, connect_1);
//	void SMM<A_COL_MAX, A_ROW_MAX, B_COL_MAX>(in_stream_a, out_stream, layer_id, output_rectify = 1, FACTOR)
//
	SMM<1, 25, 20>(connect_1, connect_2, 1, 0, 25);
//	void pool<pool_size, In_CH_MAX, IFMDim_MAX> (in, out, layer_id, pool_mode, // 0 for max pooling, 1 for average pooling
//		const bool output_rectify = 1)
	pool<2, 20, 24>(connect_2, connect_3, 1, 0, 0);  //layer1,最大池化

//	void SCIG<KerDim_curr, IFMCH_curr, IFMDim_curr, OFMCH_curr, OFMDim_curr,padValue>(in, out, PadDim_curr = 0)
//            核心维度 ，输入特征图通道 ，特征图维度，输出特征图通道，特征图维度 ，扩充值
	SCIG<5, 20, 12, 50, 8, 0>(connect_3, connect_4);
	SMM<1, 500, 50>(connect_4, connect_5, 2, 0, 25);
	pool<2, 50, 8>(connect_5, connect_6, 2, 0, 0);   //layer2，最大池化

// void FC<A_COL_MAX, A_ROW_MAX, B_COL_MAX>(in,out,layer_id,output_rectify,FACTOR)
	FC<1, 800, 500>(connect_6, connect_7, 3, 1, 25);
	FC<1, 500, 10>(connect_7, connect_8, 4, 0, 10);

	AXI_DMA_MASTER(connect_8, out_stream);

}
