#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x26cd030 .scope module, "adder" "adder" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
o0x7f2b71032018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x2696210_0 .net "a", 31 0, o0x7f2b71032018;  0 drivers
o0x7f2b71032048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x26e2050_0 .net "b", 31 0, o0x7f2b71032048;  0 drivers
v0x26e2130_0 .net "out", 31 0, L_0x27003e0;  1 drivers
L_0x27003e0 .arith/sum 32, o0x7f2b71032018, o0x7f2b71032048;
S_0x26ca970 .scope module, "and1_2" "and1_2" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
o0x7f2b71032138 .functor BUFZ 1, C4<z>; HiZ drive
v0x26e2300_0 .net "a", 0 0, o0x7f2b71032138;  0 drivers
o0x7f2b71032168 .functor BUFZ 1, C4<z>; HiZ drive
v0x26e23e0_0 .net "b", 0 0, o0x7f2b71032168;  0 drivers
v0x26e24a0_0 .var "out", 0 0;
E_0x26e22a0 .event edge, v0x26e2300_0, v0x26e23e0_0;
S_0x26a48c0 .scope module, "ex_test" "ex_test" 3 6;
 .timescale 0 0;
v0x26e2840_0 .var "ALUControlD", 3 0;
v0x26fa250_0 .net "ALUControlE", 3 0, v0x26f2c00_0;  1 drivers
v0x26fa2f0_0 .net "ALUOutE", 31 0, v0x26f47d0_0;  1 drivers
v0x26fa400_0 .var "ALUOutM", 31 0;
v0x26fa4c0_0 .var "ALUSrcD", 0 0;
v0x26fa5b0_0 .var "FlushE", 0 0;
v0x26fa6a0_0 .var "ForwardAE", 1 0;
v0x26fa7b0_0 .var "ForwardBE", 1 0;
v0x26fa8c0_0 .var "MemWriteD", 0 0;
v0x26fa9f0_0 .net "MemWriteE", 0 0, L_0x2711330;  1 drivers
v0x26faa90_0 .var "MemtoRegD", 0 0;
v0x26fab30_0 .net "MemtoRegE", 0 0, L_0x2710d10;  1 drivers
v0x26fabd0_0 .var "RD1D", 31 0;
v0x26fac90_0 .net "RD1E", 31 0, v0x26e9d90_0;  1 drivers
v0x26fad50_0 .var "RD2D", 31 0;
v0x26fae10_0 .net "RD2E", 31 0, v0x26eacd0_0;  1 drivers
v0x26faed0_0 .var "RdD", 4 0;
v0x26fb080_0 .net "RdE", 4 0, L_0x2712fe0;  1 drivers
v0x26fb1b0_0 .var "RegDstD", 0 0;
v0x26fb250_0 .net "RegDstE", 0 0, L_0x2711e70;  1 drivers
v0x26fb380_0 .var "RegWriteD", 0 0;
v0x26fb420_0 .net "RegWriteE", 0 0, L_0x2710780;  1 drivers
v0x26fb4c0_0 .var "ResultW", 31 0;
v0x26fb560_0 .var "RsD", 4 0;
v0x26fb600_0 .net "RsE", 4 0, L_0x27123c0;  1 drivers
v0x26fb6c0_0 .var "RtD", 4 0;
v0x26fb780_0 .net "RtE", 4 0, L_0x2712a90;  1 drivers
v0x26fb8d0_0 .var "SignImmD", 31 0;
v0x26fb990_0 .net "SignImmE", 31 0, v0x26f2150_0;  1 drivers
v0x26fba50_0 .net "WriteDataE", 31 0, L_0x27143e0;  1 drivers
v0x26fbb10_0 .net "WriteRegE", 4 0, L_0x2713a80;  1 drivers
v0x26fbbd0_0 .var "clk", 0 0;
E_0x26e25f0 .event negedge, v0x26e3a60_0;
S_0x26e2650 .scope module, "EX_stage" "execute_stage" 3 129, 4 13 0, S_0x26a48c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "FlushE"
    .port_info 2 /INPUT 1 "RegWriteD"
    .port_info 3 /INPUT 1 "MemtoRegD"
    .port_info 4 /INPUT 1 "MemWriteD"
    .port_info 5 /INPUT 4 "ALUControlD"
    .port_info 6 /INPUT 1 "ALUSrcD"
    .port_info 7 /INPUT 1 "RegDstD"
    .port_info 8 /INPUT 32 "RD1D"
    .port_info 9 /INPUT 32 "RD2D"
    .port_info 10 /INPUT 5 "RsD"
    .port_info 11 /INPUT 5 "RtD"
    .port_info 12 /INPUT 5 "RdD"
    .port_info 13 /INPUT 32 "SignImmD"
    .port_info 14 /OUTPUT 1 "RegWriteE"
    .port_info 15 /OUTPUT 1 "MemtoRegE"
    .port_info 16 /OUTPUT 1 "MemWriteE"
    .port_info 17 /OUTPUT 1 "RegDstE"
    .port_info 18 /OUTPUT 4 "ALUControlE"
    .port_info 19 /OUTPUT 32 "RD1E"
    .port_info 20 /OUTPUT 32 "RD2E"
    .port_info 21 /OUTPUT 5 "RsE"
    .port_info 22 /OUTPUT 5 "RtE"
    .port_info 23 /OUTPUT 5 "RdE"
    .port_info 24 /OUTPUT 32 "SignImmE"
    .port_info 25 /INPUT 32 "ResultW"
    .port_info 26 /INPUT 32 "ALUOutM"
    .port_info 27 /INPUT 2 "ForwardAE"
    .port_info 28 /INPUT 2 "ForwardBE"
    .port_info 29 /OUTPUT 5 "WriteRegE"
    .port_info 30 /OUTPUT 32 "WriteDataE"
    .port_info 31 /OUTPUT 32 "ALUOutE"
v0x26f7b80_0 .net "ALUControlD", 3 0, v0x26e2840_0;  1 drivers
v0x26f7c60_0 .net "ALUControlE", 3 0, v0x26f2c00_0;  alias, 1 drivers
v0x26f7d50_0 .net "ALUOutE", 31 0, v0x26f47d0_0;  alias, 1 drivers
v0x26f7df0_0 .net "ALUOutM", 31 0, v0x26fa400_0;  1 drivers
v0x26f7ee0_0 .net "ALUSrcD", 0 0, v0x26fa4c0_0;  1 drivers
v0x26f8020_0 .net "ALUSrcE", 0 0, L_0x2711900;  1 drivers
v0x26f80c0_0 .net "FlushE", 0 0, v0x26fa5b0_0;  1 drivers
v0x26f8160_0 .net "ForwardAE", 1 0, v0x26fa6a0_0;  1 drivers
v0x26f8200_0 .net "ForwardBE", 1 0, v0x26fa7b0_0;  1 drivers
v0x26f8330_0 .net "MemWriteD", 0 0, v0x26fa8c0_0;  1 drivers
v0x26f83d0_0 .net "MemWriteE", 0 0, L_0x2711330;  alias, 1 drivers
v0x26f84c0_0 .net "MemtoRegD", 0 0, v0x26faa90_0;  1 drivers
v0x26f85b0_0 .net "MemtoRegE", 0 0, L_0x2710d10;  alias, 1 drivers
v0x26f86a0_0 .net "RD1D", 31 0, v0x26fabd0_0;  1 drivers
v0x26f8790_0 .net "RD1E", 31 0, v0x26e9d90_0;  alias, 1 drivers
v0x26f88e0_0 .net "RD2D", 31 0, v0x26fad50_0;  1 drivers
v0x26f89a0_0 .net "RD2E", 31 0, v0x26eacd0_0;  alias, 1 drivers
v0x26f8be0_0 .net "RdD", 4 0, v0x26faed0_0;  1 drivers
v0x26f8c80_0 .net "RdE", 4 0, L_0x2712fe0;  alias, 1 drivers
v0x26f8d20_0 .net "RegDstD", 0 0, v0x26fb1b0_0;  1 drivers
v0x26f8e10_0 .net "RegDstE", 0 0, L_0x2711e70;  alias, 1 drivers
v0x26f8eb0_0 .net "RegWriteD", 0 0, v0x26fb380_0;  1 drivers
v0x26f8fa0_0 .net "RegWriteE", 0 0, L_0x2710780;  alias, 1 drivers
v0x26f9090_0 .net "ResultW", 31 0, v0x26fb4c0_0;  1 drivers
v0x26f9180_0 .net "RsD", 4 0, v0x26fb560_0;  1 drivers
v0x26f9290_0 .net "RsE", 4 0, L_0x27123c0;  alias, 1 drivers
v0x26f93a0_0 .net "RtD", 4 0, v0x26fb6c0_0;  1 drivers
v0x26f94b0_0 .net "RtE", 4 0, L_0x2712a90;  alias, 1 drivers
v0x26f9570_0 .net "SignImmD", 31 0, v0x26fb8d0_0;  1 drivers
v0x26f9680_0 .net "SignImmE", 31 0, v0x26f2150_0;  alias, 1 drivers
v0x26f97d0_0 .net "SrcAE", 31 0, L_0x2714c20;  1 drivers
v0x26f9890_0 .net "SrcBE", 31 0, L_0x2714d60;  1 drivers
v0x26f99a0_0 .net "WriteDataE", 31 0, L_0x27143e0;  alias, 1 drivers
v0x26f8ab0_0 .net "WriteRegE", 4 0, L_0x2713a80;  alias, 1 drivers
v0x26f9c70_0 .net "clk", 0 0, v0x26fbbd0_0;  1 drivers
S_0x26e2c60 .scope module, "EX_pipeline_reg" "execute_pipeline_reg" 4 138, 5 11 0, S_0x26e2650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "FlushE"
    .port_info 2 /INPUT 1 "RegWriteD"
    .port_info 3 /INPUT 1 "MemtoRegD"
    .port_info 4 /INPUT 1 "MemWriteD"
    .port_info 5 /INPUT 4 "ALUControlD"
    .port_info 6 /INPUT 1 "ALUSrcD"
    .port_info 7 /INPUT 1 "RegDstD"
    .port_info 8 /INPUT 32 "RD1D"
    .port_info 9 /INPUT 32 "RD2D"
    .port_info 10 /INPUT 5 "RsD"
    .port_info 11 /INPUT 5 "RtD"
    .port_info 12 /INPUT 5 "RdD"
    .port_info 13 /INPUT 32 "SignImmD"
    .port_info 14 /OUTPUT 1 "RegWriteE"
    .port_info 15 /OUTPUT 1 "MemtoRegE"
    .port_info 16 /OUTPUT 1 "MemWriteE"
    .port_info 17 /OUTPUT 4 "ALUControlE"
    .port_info 18 /OUTPUT 1 "ALUSrcE"
    .port_info 19 /OUTPUT 1 "RegDstE"
    .port_info 20 /OUTPUT 32 "RD1E"
    .port_info 21 /OUTPUT 32 "RD2E"
    .port_info 22 /OUTPUT 5 "RsE"
    .port_info 23 /OUTPUT 5 "RtE"
    .port_info 24 /OUTPUT 5 "RdE"
    .port_info 25 /OUTPUT 32 "SignImmE"
v0x26f2b00_0 .net "ALUControlD", 3 0, v0x26e2840_0;  alias, 1 drivers
v0x26f2c00_0 .var "ALUControlE", 3 0;
v0x26f2ce0_0 .net "ALUSrcD", 0 0, v0x26fa4c0_0;  alias, 1 drivers
v0x26f2db0_0 .net "ALUSrcE", 0 0, L_0x2711900;  alias, 1 drivers
v0x26f2e80_0 .net "FlushE", 0 0, v0x26fa5b0_0;  alias, 1 drivers
v0x26f2f70_0 .net "MemWriteD", 0 0, v0x26fa8c0_0;  alias, 1 drivers
v0x26f3010_0 .net "MemWriteE", 0 0, L_0x2711330;  alias, 1 drivers
v0x26f30e0_0 .net "MemtoRegD", 0 0, v0x26faa90_0;  alias, 1 drivers
v0x26f31b0_0 .net "MemtoRegE", 0 0, L_0x2710d10;  alias, 1 drivers
v0x26f3310_0 .net "RD1D", 31 0, v0x26fabd0_0;  alias, 1 drivers
v0x26f33e0_0 .net "RD1E", 31 0, v0x26e9d90_0;  alias, 1 drivers
v0x26f3480_0 .net "RD2D", 31 0, v0x26fad50_0;  alias, 1 drivers
v0x26f3520_0 .net "RD2E", 31 0, v0x26eacd0_0;  alias, 1 drivers
v0x26f3610_0 .net "RdD", 4 0, v0x26faed0_0;  alias, 1 drivers
v0x26f36b0_0 .net "RdE", 4 0, L_0x2712fe0;  alias, 1 drivers
v0x26f3780_0 .net "RegDstD", 0 0, v0x26fb1b0_0;  alias, 1 drivers
v0x26f3850_0 .net "RegDstE", 0 0, L_0x2711e70;  alias, 1 drivers
v0x26f3a00_0 .net "RegWriteD", 0 0, v0x26fb380_0;  alias, 1 drivers
v0x26f3aa0_0 .net "RegWriteE", 0 0, L_0x2710780;  alias, 1 drivers
v0x26f3b40_0 .net "RsD", 4 0, v0x26fb560_0;  alias, 1 drivers
v0x26f3c10_0 .net "RsE", 4 0, L_0x27123c0;  alias, 1 drivers
v0x26f3ce0_0 .net "RtD", 4 0, v0x26fb6c0_0;  alias, 1 drivers
v0x26f3db0_0 .net "RtE", 4 0, L_0x2712a90;  alias, 1 drivers
v0x26f3e80_0 .net "SignImmD", 31 0, v0x26fb8d0_0;  alias, 1 drivers
v0x26f3f50_0 .net "SignImmE", 31 0, v0x26f2150_0;  alias, 1 drivers
v0x26f4040_0 .net "clk", 0 0, v0x26fbbd0_0;  alias, 1 drivers
E_0x26e31b0 .event edge, v0x26f2e80_0, v0x26f2b00_0;
L_0x2710a10 .reduce/nor v0x26fa5b0_0;
L_0x2710ff0 .reduce/nor v0x26fa5b0_0;
L_0x2711650 .reduce/nor v0x26fa5b0_0;
L_0x2711b90 .reduce/nor v0x26fa5b0_0;
L_0x27120c0 .reduce/nor v0x26fa5b0_0;
L_0x27126f0 .reduce/nor v0x26fa5b0_0;
L_0x2712ce0 .reduce/nor v0x26fa5b0_0;
L_0x2713230 .reduce/nor v0x26fa5b0_0;
L_0x27134a0 .reduce/nor v0x26fa5b0_0;
L_0x2713710 .reduce/nor v0x26fa5b0_0;
L_0x2713990 .reduce/nor v0x26fa5b0_0;
S_0x26e3230 .scope module, "alu_src" "pipeline_reg_1bit" 5 105, 6 21 0, S_0x26e2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0x27116f0 .functor BUFZ 1, v0x26fa4c0_0, C4<0>, C4<0>, C4<0>;
v0x26e4500_0 .net *"_s3", 0 0, L_0x27116f0;  1 drivers
L_0x7f2b70fe92a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26e4600_0 .net/2s *"_s7", 30 0, L_0x7f2b70fe92a0;  1 drivers
v0x26e46e0_0 .net "adj_curr_value", 31 0, v0x26e3b40_0;  1 drivers
v0x26e47d0_0 .net "adj_new_value", 31 0, L_0x27117f0;  1 drivers
v0x26e4890_0 .net "clear", 0 0, L_0x2711b90;  1 drivers
v0x26e4980_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26e4a70_0 .net "curr_value", 0 0, L_0x2711900;  alias, 1 drivers
v0x26e4b10_0 .net "new_value", 0 0, v0x26fa4c0_0;  alias, 1 drivers
L_0x27117f0 .concat8 [ 1 31 0 0], L_0x27116f0, L_0x7f2b70fe92a0;
L_0x2711900 .part v0x26e3b40_0, 0, 1;
S_0x26e34c0 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0x26e3230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f2b70fe92e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26e3f60_0 .net/2u *"_s0", 31 0, L_0x7f2b70fe92e8;  1 drivers
v0x26e4060_0 .net "clear", 0 0, L_0x2711b90;  alias, 1 drivers
v0x26e4120_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26e41f0_0 .net "curr_value", 31 0, v0x26e3b40_0;  alias, 1 drivers
v0x26e42c0_0 .net "gated_new_value", 31 0, L_0x2711a30;  1 drivers
v0x26e43b0_0 .net "new_value", 31 0, L_0x27117f0;  alias, 1 drivers
L_0x2711a30 .functor MUXZ 32, L_0x27117f0, L_0x7f2b70fe92e8, L_0x2711b90, C4<>;
S_0x26e3750 .scope module, "r" "register" 6 17, 7 11 0, S_0x26e34c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x26e3a60_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26e3b40_0 .var "curr_value", 31 0;
v0x26e3c20_0 .var "is_init", 0 0;
v0x26e3cf0_0 .net "new_value", 31 0, L_0x2711a30;  alias, 1 drivers
L_0x7f2b70fe9330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26e3dd0_0 .net "should_write", 0 0, L_0x7f2b70fe9330;  1 drivers
E_0x26e39e0 .event posedge, v0x26e3a60_0;
S_0x26e4c30 .scope module, "mem_to_reg" "pipeline_reg_1bit" 5 103, 6 21 0, S_0x26e2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0x2710ab0 .functor BUFZ 1, v0x26faa90_0, C4<0>, C4<0>, C4<0>;
v0x26e5e40_0 .net *"_s3", 0 0, L_0x2710ab0;  1 drivers
L_0x7f2b70fe90f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26e5f40_0 .net/2s *"_s7", 30 0, L_0x7f2b70fe90f0;  1 drivers
v0x26e6020_0 .net "adj_curr_value", 31 0, v0x26e5450_0;  1 drivers
v0x26e6110_0 .net "adj_new_value", 31 0, L_0x2710bb0;  1 drivers
v0x26e61d0_0 .net "clear", 0 0, L_0x2710ff0;  1 drivers
v0x26e62c0_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26e6360_0 .net "curr_value", 0 0, L_0x2710d10;  alias, 1 drivers
v0x26e6400_0 .net "new_value", 0 0, v0x26faa90_0;  alias, 1 drivers
L_0x2710bb0 .concat8 [ 1 31 0 0], L_0x2710ab0, L_0x7f2b70fe90f0;
L_0x2710d10 .part v0x26e5450_0, 0, 1;
S_0x26e4e90 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0x26e4c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f2b70fe9138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26e5870_0 .net/2u *"_s0", 31 0, L_0x7f2b70fe9138;  1 drivers
v0x26e5970_0 .net "clear", 0 0, L_0x2710ff0;  alias, 1 drivers
v0x26e5a30_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26e5b60_0 .net "curr_value", 31 0, v0x26e5450_0;  alias, 1 drivers
v0x26e5c30_0 .net "gated_new_value", 31 0, L_0x2710e40;  1 drivers
v0x26e5cd0_0 .net "new_value", 31 0, L_0x2710bb0;  alias, 1 drivers
L_0x2710e40 .functor MUXZ 32, L_0x2710bb0, L_0x7f2b70fe9138, L_0x2710ff0, C4<>;
S_0x26e5100 .scope module, "r" "register" 6 17, 7 11 0, S_0x26e4e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x26e5390_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26e5450_0 .var "curr_value", 31 0;
v0x26e5530_0 .var "is_init", 0 0;
v0x26e5600_0 .net "new_value", 31 0, L_0x2710e40;  alias, 1 drivers
L_0x7f2b70fe9180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26e56e0_0 .net "should_write", 0 0, L_0x7f2b70fe9180;  1 drivers
S_0x26e6550 .scope module, "mem_write" "pipeline_reg_1bit" 5 104, 6 21 0, S_0x26e2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0x2711120 .functor BUFZ 1, v0x26fa8c0_0, C4<0>, C4<0>, C4<0>;
v0x26e7730_0 .net *"_s3", 0 0, L_0x2711120;  1 drivers
L_0x7f2b70fe91c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26e7830_0 .net/2s *"_s7", 30 0, L_0x7f2b70fe91c8;  1 drivers
v0x26e7910_0 .net "adj_curr_value", 31 0, v0x26e6d80_0;  1 drivers
v0x26e7a00_0 .net "adj_new_value", 31 0, L_0x2711220;  1 drivers
v0x26e7ac0_0 .net "clear", 0 0, L_0x2711650;  1 drivers
v0x26e7bb0_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26e7d60_0 .net "curr_value", 0 0, L_0x2711330;  alias, 1 drivers
v0x26e7e00_0 .net "new_value", 0 0, v0x26fa8c0_0;  alias, 1 drivers
L_0x2711220 .concat8 [ 1 31 0 0], L_0x2711120, L_0x7f2b70fe91c8;
L_0x2711330 .part v0x26e6d80_0, 0, 1;
S_0x26e67c0 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0x26e6550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f2b70fe9210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26e71a0_0 .net/2u *"_s0", 31 0, L_0x7f2b70fe9210;  1 drivers
v0x26e72a0_0 .net "clear", 0 0, L_0x2711650;  alias, 1 drivers
v0x26e7360_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26e7400_0 .net "curr_value", 31 0, v0x26e6d80_0;  alias, 1 drivers
v0x26e74d0_0 .net "gated_new_value", 31 0, L_0x2711460;  1 drivers
v0x26e75c0_0 .net "new_value", 31 0, L_0x2711220;  alias, 1 drivers
L_0x2711460 .functor MUXZ 32, L_0x2711220, L_0x7f2b70fe9210, L_0x2711650, C4<>;
S_0x26e6a30 .scope module, "r" "register" 6 17, 7 11 0, S_0x26e67c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x26e6cc0_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26e6d80_0 .var "curr_value", 31 0;
v0x26e6e60_0 .var "is_init", 0 0;
v0x26e6f30_0 .net "new_value", 31 0, L_0x2711460;  alias, 1 drivers
L_0x7f2b70fe9258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26e7010_0 .net "should_write", 0 0, L_0x7f2b70fe9258;  1 drivers
S_0x26e7ec0 .scope module, "rd" "pipeline_reg_5bit" 5 111, 6 89 0, S_0x26e2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 5 "new_value"
    .port_info 3 /OUTPUT 5 "curr_value"
L_0x2712d80 .functor BUFZ 5, v0x26faed0_0, C4<00000>, C4<00000>, C4<00000>;
v0x26e9090_0 .net *"_s3", 4 0, L_0x2712d80;  1 drivers
L_0x7f2b70fe9600 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26e9190_0 .net/2s *"_s7", 26 0, L_0x7f2b70fe9600;  1 drivers
v0x26e9270_0 .net "adj_curr_value", 31 0, v0x26e86e0_0;  1 drivers
v0x26e9360_0 .net "adj_new_value", 31 0, L_0x2712e80;  1 drivers
v0x26e9420_0 .net "clear", 0 0, L_0x2713230;  1 drivers
v0x26e9510_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26e95b0_0 .net "curr_value", 4 0, L_0x2712fe0;  alias, 1 drivers
v0x26e9650_0 .net "new_value", 4 0, v0x26faed0_0;  alias, 1 drivers
L_0x2712e80 .concat8 [ 5 27 0 0], L_0x2712d80, L_0x7f2b70fe9600;
L_0x2712fe0 .part v0x26e86e0_0, 0, 5;
S_0x26e8100 .scope module, "value_reg" "pipeline_reg" 6 103, 6 7 0, S_0x26e7ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f2b70fe9648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26e8b00_0 .net/2u *"_s0", 31 0, L_0x7f2b70fe9648;  1 drivers
v0x26e8c00_0 .net "clear", 0 0, L_0x2713230;  alias, 1 drivers
v0x26e8cc0_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26e8d60_0 .net "curr_value", 31 0, v0x26e86e0_0;  alias, 1 drivers
v0x26e8e30_0 .net "gated_new_value", 31 0, L_0x2713080;  1 drivers
v0x26e8f20_0 .net "new_value", 31 0, L_0x2712e80;  alias, 1 drivers
L_0x2713080 .functor MUXZ 32, L_0x2712e80, L_0x7f2b70fe9648, L_0x2713230, C4<>;
S_0x26e8390 .scope module, "r" "register" 6 17, 7 11 0, S_0x26e8100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x26e8620_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26e86e0_0 .var "curr_value", 31 0;
v0x26e87c0_0 .var "is_init", 0 0;
v0x26e8890_0 .net "new_value", 31 0, L_0x2713080;  alias, 1 drivers
L_0x7f2b70fe9690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26e8970_0 .net "should_write", 0 0, L_0x7f2b70fe9690;  1 drivers
S_0x26e97e0 .scope module, "rd1" "pipeline_reg" 5 114, 6 7 0, S_0x26e2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f2b70fe96d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26ea1b0_0 .net/2u *"_s0", 31 0, L_0x7f2b70fe96d8;  1 drivers
v0x26ea2b0_0 .net "clear", 0 0, L_0x27134a0;  1 drivers
v0x26ea370_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26ea410_0 .net "curr_value", 31 0, v0x26e9d90_0;  alias, 1 drivers
v0x26ea4e0_0 .net "gated_new_value", 31 0, L_0x2713320;  1 drivers
v0x26ea5d0_0 .net "new_value", 31 0, v0x26fabd0_0;  alias, 1 drivers
L_0x2713320 .functor MUXZ 32, v0x26fabd0_0, L_0x7f2b70fe96d8, L_0x27134a0, C4<>;
S_0x26e9a70 .scope module, "r" "register" 6 17, 7 11 0, S_0x26e97e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x26e9cd0_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26e9d90_0 .var "curr_value", 31 0;
v0x26e9e70_0 .var "is_init", 0 0;
v0x26e9f40_0 .net "new_value", 31 0, L_0x2713320;  alias, 1 drivers
L_0x7f2b70fe9720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26ea020_0 .net "should_write", 0 0, L_0x7f2b70fe9720;  1 drivers
S_0x26ea740 .scope module, "rd2" "pipeline_reg" 5 115, 6 7 0, S_0x26e2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f2b70fe9768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26eb0f0_0 .net/2u *"_s0", 31 0, L_0x7f2b70fe9768;  1 drivers
v0x26eb1f0_0 .net "clear", 0 0, L_0x2713710;  1 drivers
v0x26eb2b0_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26eb350_0 .net "curr_value", 31 0, v0x26eacd0_0;  alias, 1 drivers
v0x26eb420_0 .net "gated_new_value", 31 0, L_0x2713590;  1 drivers
v0x26eb510_0 .net "new_value", 31 0, v0x26fad50_0;  alias, 1 drivers
L_0x2713590 .functor MUXZ 32, v0x26fad50_0, L_0x7f2b70fe9768, L_0x2713710, C4<>;
S_0x26ea980 .scope module, "r" "register" 6 17, 7 11 0, S_0x26ea740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x26eac10_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26eacd0_0 .var "curr_value", 31 0;
v0x26eadb0_0 .var "is_init", 0 0;
v0x26eae80_0 .net "new_value", 31 0, L_0x2713590;  alias, 1 drivers
L_0x7f2b70fe97b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26eaf60_0 .net "should_write", 0 0, L_0x7f2b70fe97b0;  1 drivers
S_0x26eb680 .scope module, "reg_dst" "pipeline_reg_1bit" 5 106, 6 21 0, S_0x26e2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0x2711c30 .functor BUFZ 1, v0x26fb1b0_0, C4<0>, C4<0>, C4<0>;
v0x26ec950_0 .net *"_s3", 0 0, L_0x2711c30;  1 drivers
L_0x7f2b70fe9378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26eca50_0 .net/2s *"_s7", 30 0, L_0x7f2b70fe9378;  1 drivers
v0x26ecb30_0 .net "adj_curr_value", 31 0, v0x26e7c50_0;  1 drivers
v0x26ecc20_0 .net "adj_new_value", 31 0, L_0x2711d30;  1 drivers
v0x26ecce0_0 .net "clear", 0 0, L_0x27120c0;  1 drivers
v0x26ecdd0_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26ece70_0 .net "curr_value", 0 0, L_0x2711e70;  alias, 1 drivers
v0x26ecf10_0 .net "new_value", 0 0, v0x26fb1b0_0;  alias, 1 drivers
L_0x2711d30 .concat8 [ 1 31 0 0], L_0x2711c30, L_0x7f2b70fe9378;
L_0x2711e70 .part v0x26e7c50_0, 0, 1;
S_0x26eb8c0 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0x26eb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f2b70fe93c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26ec3c0_0 .net/2u *"_s0", 31 0, L_0x7f2b70fe93c0;  1 drivers
v0x26ec4c0_0 .net "clear", 0 0, L_0x27120c0;  alias, 1 drivers
v0x26ec580_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26ec620_0 .net "curr_value", 31 0, v0x26e7c50_0;  alias, 1 drivers
v0x26ec6f0_0 .net "gated_new_value", 31 0, L_0x2711f10;  1 drivers
v0x26ec7e0_0 .net "new_value", 31 0, L_0x2711d30;  alias, 1 drivers
L_0x2711f10 .functor MUXZ 32, L_0x2711d30, L_0x7f2b70fe93c0, L_0x27120c0, C4<>;
S_0x26ebb50 .scope module, "r" "register" 6 17, 7 11 0, S_0x26eb8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x26ebde0_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26e7c50_0 .var "curr_value", 31 0;
v0x26ec0b0_0 .var "is_init", 0 0;
v0x26ec150_0 .net "new_value", 31 0, L_0x2711f10;  alias, 1 drivers
L_0x7f2b70fe9408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26ec230_0 .net "should_write", 0 0, L_0x7f2b70fe9408;  1 drivers
S_0x26ed060 .scope module, "reg_write" "pipeline_reg_1bit" 5 102, 6 21 0, S_0x26e2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "new_value"
    .port_info 3 /OUTPUT 1 "curr_value"
L_0x27004e0 .functor BUFZ 1, v0x26fb380_0, C4<0>, C4<0>, C4<0>;
v0x26ee230_0 .net *"_s3", 0 0, L_0x27004e0;  1 drivers
L_0x7f2b70fe9018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26ee330_0 .net/2s *"_s7", 30 0, L_0x7f2b70fe9018;  1 drivers
v0x26ee410_0 .net "adj_curr_value", 31 0, v0x26ed880_0;  1 drivers
v0x26ee500_0 .net "adj_new_value", 31 0, L_0x2700610;  1 drivers
v0x26ee5c0_0 .net "clear", 0 0, L_0x2710a10;  1 drivers
v0x26ee6b0_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26ee750_0 .net "curr_value", 0 0, L_0x2710780;  alias, 1 drivers
v0x26ee7f0_0 .net "new_value", 0 0, v0x26fb380_0;  alias, 1 drivers
L_0x2700610 .concat8 [ 1 31 0 0], L_0x27004e0, L_0x7f2b70fe9018;
L_0x2710780 .part v0x26ed880_0, 0, 1;
S_0x26ed2a0 .scope module, "value_reg" "pipeline_reg" 6 35, 6 7 0, S_0x26ed060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f2b70fe9060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26edca0_0 .net/2u *"_s0", 31 0, L_0x7f2b70fe9060;  1 drivers
v0x26edda0_0 .net "clear", 0 0, L_0x2710a10;  alias, 1 drivers
v0x26ede60_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26edf00_0 .net "curr_value", 31 0, v0x26ed880_0;  alias, 1 drivers
v0x26edfd0_0 .net "gated_new_value", 31 0, L_0x27108b0;  1 drivers
v0x26ee0c0_0 .net "new_value", 31 0, L_0x2700610;  alias, 1 drivers
L_0x27108b0 .functor MUXZ 32, L_0x2700610, L_0x7f2b70fe9060, L_0x2710a10, C4<>;
S_0x26ed530 .scope module, "r" "register" 6 17, 7 11 0, S_0x26ed2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x26ed7c0_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26ed880_0 .var "curr_value", 31 0;
v0x26ed960_0 .var "is_init", 0 0;
v0x26eda30_0 .net "new_value", 31 0, L_0x27108b0;  alias, 1 drivers
L_0x7f2b70fe90a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26edb10_0 .net "should_write", 0 0, L_0x7f2b70fe90a8;  1 drivers
S_0x26ee940 .scope module, "rs" "pipeline_reg_5bit" 5 109, 6 89 0, S_0x26e2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 5 "new_value"
    .port_info 3 /OUTPUT 5 "curr_value"
L_0x2712160 .functor BUFZ 5, v0x26fb560_0, C4<00000>, C4<00000>, C4<00000>;
v0x26efb50_0 .net *"_s3", 4 0, L_0x2712160;  1 drivers
L_0x7f2b70fe9450 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26efc50_0 .net/2s *"_s7", 26 0, L_0x7f2b70fe9450;  1 drivers
v0x26efd30_0 .net "adj_curr_value", 31 0, v0x26ef1a0_0;  1 drivers
v0x26efe20_0 .net "adj_new_value", 31 0, L_0x2712260;  1 drivers
v0x26efee0_0 .net "clear", 0 0, L_0x27126f0;  1 drivers
v0x26effd0_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26f0070_0 .net "curr_value", 4 0, L_0x27123c0;  alias, 1 drivers
v0x26f0110_0 .net "new_value", 4 0, v0x26fb560_0;  alias, 1 drivers
L_0x2712260 .concat8 [ 5 27 0 0], L_0x2712160, L_0x7f2b70fe9450;
L_0x27123c0 .part v0x26ef1a0_0, 0, 5;
S_0x26eec10 .scope module, "value_reg" "pipeline_reg" 6 103, 6 7 0, S_0x26ee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f2b70fe9498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26ef5c0_0 .net/2u *"_s0", 31 0, L_0x7f2b70fe9498;  1 drivers
v0x26ef6c0_0 .net "clear", 0 0, L_0x27126f0;  alias, 1 drivers
v0x26ef780_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26ef820_0 .net "curr_value", 31 0, v0x26ef1a0_0;  alias, 1 drivers
v0x26ef8f0_0 .net "gated_new_value", 31 0, L_0x2712600;  1 drivers
v0x26ef9e0_0 .net "new_value", 31 0, L_0x2712260;  alias, 1 drivers
L_0x2712600 .functor MUXZ 32, L_0x2712260, L_0x7f2b70fe9498, L_0x27126f0, C4<>;
S_0x26eee50 .scope module, "r" "register" 6 17, 7 11 0, S_0x26eec10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x26ef0e0_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26ef1a0_0 .var "curr_value", 31 0;
v0x26ef280_0 .var "is_init", 0 0;
v0x26ef350_0 .net "new_value", 31 0, L_0x2712600;  alias, 1 drivers
L_0x7f2b70fe94e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26ef430_0 .net "should_write", 0 0, L_0x7f2b70fe94e0;  1 drivers
S_0x26f02a0 .scope module, "rt" "pipeline_reg_5bit" 5 110, 6 89 0, S_0x26e2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 5 "new_value"
    .port_info 3 /OUTPUT 5 "curr_value"
L_0x27128a0 .functor BUFZ 5, v0x26fb6c0_0, C4<00000>, C4<00000>, C4<00000>;
v0x26f1470_0 .net *"_s3", 4 0, L_0x27128a0;  1 drivers
L_0x7f2b70fe9528 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26f1570_0 .net/2s *"_s7", 26 0, L_0x7f2b70fe9528;  1 drivers
v0x26f1650_0 .net "adj_curr_value", 31 0, v0x26f0ac0_0;  1 drivers
v0x26f1740_0 .net "adj_new_value", 31 0, L_0x27129a0;  1 drivers
v0x26f1800_0 .net "clear", 0 0, L_0x2712ce0;  1 drivers
v0x26f18f0_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26f1990_0 .net "curr_value", 4 0, L_0x2712a90;  alias, 1 drivers
v0x26f1a30_0 .net "new_value", 4 0, v0x26fb6c0_0;  alias, 1 drivers
L_0x27129a0 .concat8 [ 5 27 0 0], L_0x27128a0, L_0x7f2b70fe9528;
L_0x2712a90 .part v0x26f0ac0_0, 0, 5;
S_0x26f04e0 .scope module, "value_reg" "pipeline_reg" 6 103, 6 7 0, S_0x26f02a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f2b70fe9570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26f0ee0_0 .net/2u *"_s0", 31 0, L_0x7f2b70fe9570;  1 drivers
v0x26f0fe0_0 .net "clear", 0 0, L_0x2712ce0;  alias, 1 drivers
v0x26f10a0_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26f1140_0 .net "curr_value", 31 0, v0x26f0ac0_0;  alias, 1 drivers
v0x26f1210_0 .net "gated_new_value", 31 0, L_0x2712b30;  1 drivers
v0x26f1300_0 .net "new_value", 31 0, L_0x27129a0;  alias, 1 drivers
L_0x2712b30 .functor MUXZ 32, L_0x27129a0, L_0x7f2b70fe9570, L_0x2712ce0, C4<>;
S_0x26f0770 .scope module, "r" "register" 6 17, 7 11 0, S_0x26f04e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x26f0a00_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26f0ac0_0 .var "curr_value", 31 0;
v0x26f0ba0_0 .var "is_init", 0 0;
v0x26f0c70_0 .net "new_value", 31 0, L_0x2712b30;  alias, 1 drivers
L_0x7f2b70fe95b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26f0d50_0 .net "should_write", 0 0, L_0x7f2b70fe95b8;  1 drivers
S_0x26f1bc0 .scope module, "sign_imm" "pipeline_reg" 5 116, 6 7 0, S_0x26e2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f2b70fe97f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26f2570_0 .net/2u *"_s0", 31 0, L_0x7f2b70fe97f8;  1 drivers
v0x26f2670_0 .net "clear", 0 0, L_0x2713990;  1 drivers
v0x26f2730_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26f27d0_0 .net "curr_value", 31 0, v0x26f2150_0;  alias, 1 drivers
v0x26f28a0_0 .net "gated_new_value", 31 0, L_0x2713860;  1 drivers
v0x26f2990_0 .net "new_value", 31 0, v0x26fb8d0_0;  alias, 1 drivers
L_0x2713860 .functor MUXZ 32, v0x26fb8d0_0, L_0x7f2b70fe97f8, L_0x2713990, C4<>;
S_0x26f1e00 .scope module, "r" "register" 6 17, 7 11 0, S_0x26f1bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x26f2090_0 .net "clock", 0 0, v0x26fbbd0_0;  alias, 1 drivers
v0x26f2150_0 .var "curr_value", 31 0;
v0x26f2230_0 .var "is_init", 0 0;
v0x26f2300_0 .net "new_value", 31 0, L_0x2713860;  alias, 1 drivers
L_0x7f2b70fe9840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26f23e0_0 .net "should_write", 0 0, L_0x7f2b70fe9840;  1 drivers
S_0x26f4420 .scope module, "myALU" "alu" 4 148, 8 15 0, S_0x26e2650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "lvalue"
    .port_info 1 /INPUT 32 "rvalue"
    .port_info 2 /INPUT 4 "aluOP"
    .port_info 3 /OUTPUT 32 "result"
v0x26f4600_0 .net "aluOP", 3 0, v0x26f2c00_0;  alias, 1 drivers
v0x26f4710_0 .net "lvalue", 31 0, L_0x2714c20;  alias, 1 drivers
v0x26f47d0_0 .var "result", 31 0;
v0x26f48c0_0 .net "rvalue", 31 0, L_0x2714d60;  alias, 1 drivers
v0x26f49a0_0 .var "truevall", 31 0;
v0x26f4ad0_0 .var "truevalr", 31 0;
E_0x26f45a0 .event edge, v0x26f2c00_0, v0x26f48c0_0, v0x26f4710_0;
S_0x26f4c30 .scope module, "srcA_mux" "mux32_3" 4 145, 2 41 0, S_0x26e2650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "c"
    .port_info 3 /INPUT 2 "control"
    .port_info 4 /OUTPUT 32 "out"
v0x26f4eb0_0 .net *"_s0", 31 0, L_0x2714510;  1 drivers
v0x26f4f90_0 .net *"_s10", 0 0, L_0x2714740;  1 drivers
L_0x7f2b70fe9ac8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x26f5050_0 .net/2u *"_s12", 1 0, L_0x7f2b70fe9ac8;  1 drivers
v0x26f5140_0 .net *"_s14", 0 0, L_0x2714870;  1 drivers
L_0x7f2b70fe9b10 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x26f5200_0 .net *"_s16", 31 0, L_0x7f2b70fe9b10;  1 drivers
v0x26f5330_0 .net *"_s18", 31 0, L_0x2714960;  1 drivers
v0x26f5410_0 .net *"_s20", 31 0, L_0x2714aa0;  1 drivers
L_0x7f2b70fe99f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26f54f0_0 .net *"_s3", 29 0, L_0x7f2b70fe99f0;  1 drivers
L_0x7f2b70fe9a38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26f55d0_0 .net/2u *"_s4", 31 0, L_0x7f2b70fe9a38;  1 drivers
v0x26f5740_0 .net *"_s6", 0 0, L_0x2714600;  1 drivers
L_0x7f2b70fe9a80 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x26f5800_0 .net/2u *"_s8", 1 0, L_0x7f2b70fe9a80;  1 drivers
v0x26f58e0_0 .net "a", 31 0, v0x26e9d90_0;  alias, 1 drivers
v0x26f59a0_0 .net "b", 31 0, v0x26fb4c0_0;  alias, 1 drivers
v0x26f5a80_0 .net "c", 31 0, v0x26fa400_0;  alias, 1 drivers
v0x26f5b60_0 .net "control", 1 0, v0x26fa6a0_0;  alias, 1 drivers
v0x26f5c40_0 .net "out", 31 0, L_0x2714c20;  alias, 1 drivers
L_0x2714510 .concat [ 2 30 0 0], v0x26fa6a0_0, L_0x7f2b70fe99f0;
L_0x2714600 .cmp/eq 32, L_0x2714510, L_0x7f2b70fe9a38;
L_0x2714740 .cmp/eq 2, v0x26fa6a0_0, L_0x7f2b70fe9a80;
L_0x2714870 .cmp/eq 2, v0x26fa6a0_0, L_0x7f2b70fe9ac8;
L_0x2714960 .functor MUXZ 32, L_0x7f2b70fe9b10, v0x26fa400_0, L_0x2714870, C4<>;
L_0x2714aa0 .functor MUXZ 32, L_0x2714960, v0x26fb4c0_0, L_0x2714740, C4<>;
L_0x2714c20 .functor MUXZ 32, L_0x2714aa0, v0x26e9d90_0, L_0x2714600, C4<>;
S_0x26f5db0 .scope module, "srcB_mux" "mux32_2" 4 146, 2 29 0, S_0x26e2650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "high_a"
    .port_info 3 /OUTPUT 32 "out"
v0x26f5fa0_0 .net "a", 31 0, v0x26f2150_0;  alias, 1 drivers
v0x26f6080_0 .net "b", 31 0, L_0x27143e0;  alias, 1 drivers
v0x26f6160_0 .net "high_a", 0 0, L_0x2711900;  alias, 1 drivers
v0x26f6280_0 .net "out", 31 0, L_0x2714d60;  alias, 1 drivers
L_0x2714d60 .functor MUXZ 32, L_0x27143e0, v0x26f2150_0, L_0x2711900, C4<>;
S_0x26f63b0 .scope module, "write_data_mux" "mux32_3" 4 144, 2 41 0, S_0x26e2650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "c"
    .port_info 3 /INPUT 2 "control"
    .port_info 4 /OUTPUT 32 "out"
v0x26f6650_0 .net *"_s0", 31 0, L_0x2713b20;  1 drivers
v0x26f6750_0 .net *"_s10", 0 0, L_0x27124f0;  1 drivers
L_0x7f2b70fe9960 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x26f6810_0 .net/2u *"_s12", 1 0, L_0x7f2b70fe9960;  1 drivers
v0x26f68d0_0 .net *"_s14", 0 0, L_0x2713ff0;  1 drivers
L_0x7f2b70fe99a8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x26f6990_0 .net *"_s16", 31 0, L_0x7f2b70fe99a8;  1 drivers
v0x26f6ac0_0 .net *"_s18", 31 0, L_0x2714090;  1 drivers
v0x26f6ba0_0 .net *"_s20", 31 0, L_0x2714260;  1 drivers
L_0x7f2b70fe9888 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26f6c80_0 .net *"_s3", 29 0, L_0x7f2b70fe9888;  1 drivers
L_0x7f2b70fe98d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26f6d60_0 .net/2u *"_s4", 31 0, L_0x7f2b70fe98d0;  1 drivers
v0x26f6ed0_0 .net *"_s6", 0 0, L_0x2713c10;  1 drivers
L_0x7f2b70fe9918 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x26f6f90_0 .net/2u *"_s8", 1 0, L_0x7f2b70fe9918;  1 drivers
v0x26f7070_0 .net "a", 31 0, v0x26eacd0_0;  alias, 1 drivers
v0x26f7130_0 .net "b", 31 0, v0x26fb4c0_0;  alias, 1 drivers
v0x26f71f0_0 .net "c", 31 0, v0x26fa400_0;  alias, 1 drivers
v0x26f72c0_0 .net "control", 1 0, v0x26fa7b0_0;  alias, 1 drivers
v0x26f7380_0 .net "out", 31 0, L_0x27143e0;  alias, 1 drivers
L_0x2713b20 .concat [ 2 30 0 0], v0x26fa7b0_0, L_0x7f2b70fe9888;
L_0x2713c10 .cmp/eq 32, L_0x2713b20, L_0x7f2b70fe98d0;
L_0x27124f0 .cmp/eq 2, v0x26fa7b0_0, L_0x7f2b70fe9918;
L_0x2713ff0 .cmp/eq 2, v0x26fa7b0_0, L_0x7f2b70fe9960;
L_0x2714090 .functor MUXZ 32, L_0x7f2b70fe99a8, v0x26fa400_0, L_0x2713ff0, C4<>;
L_0x2714260 .functor MUXZ 32, L_0x2714090, v0x26fb4c0_0, L_0x27124f0, C4<>;
L_0x27143e0 .functor MUXZ 32, L_0x2714260, v0x26eacd0_0, L_0x2713c10, C4<>;
S_0x26f7520 .scope module, "write_reg_mux" "mux5_2" 4 143, 2 36 0, S_0x26e2650;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a"
    .port_info 1 /INPUT 5 "b"
    .port_info 2 /INPUT 1 "high_a"
    .port_info 3 /OUTPUT 5 "out"
v0x26f7710_0 .net "a", 4 0, L_0x2712fe0;  alias, 1 drivers
v0x26f7840_0 .net "b", 4 0, L_0x2712a90;  alias, 1 drivers
v0x26f7950_0 .net "high_a", 0 0, L_0x2711e70;  alias, 1 drivers
v0x26f7a40_0 .net "out", 4 0, L_0x2713a80;  alias, 1 drivers
L_0x2713a80 .functor MUXZ 5, L_0x2712a90, L_0x2712fe0, L_0x2711e70, C4<>;
S_0x26a1f20 .scope module, "inverter" "inverter" 2 22;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "control"
    .port_info 2 /OUTPUT 1 "out"
o0x7f2b71036338 .functor BUFZ 1, C4<z>; HiZ drive
v0x26ebea0_0 .net "control", 0 0, o0x7f2b71036338;  0 drivers
o0x7f2b71036368 .functor BUFZ 1, C4<z>; HiZ drive
v0x26ebf80_0 .net "in", 0 0, o0x7f2b71036368;  0 drivers
v0x26fc080_0 .var "out", 0 0;
E_0x26f79f0 .event edge, v0x26ebea0_0, v0x26ebf80_0;
S_0x26c82b0 .scope module, "pipeline_reg_2bit" "pipeline_reg_2bit" 6 38;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 2 "new_value"
    .port_info 3 /OUTPUT 2 "curr_value"
o0x7f2b710367e8 .functor BUFZ 2, C4<zz>; HiZ drive
L_0x2714e00 .functor BUFZ 2, o0x7f2b710367e8, C4<00>, C4<00>, C4<00>;
v0x26fcda0_0 .net *"_s3", 1 0, L_0x2714e00;  1 drivers
L_0x7f2b70fe9b58 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26fcea0_0 .net/2s *"_s7", 29 0, L_0x7f2b70fe9b58;  1 drivers
v0x26fcf80_0 .net "adj_curr_value", 31 0, v0x26fc500_0;  1 drivers
v0x26fd070_0 .net "adj_new_value", 31 0, L_0x2714e70;  1 drivers
o0x7f2b71036638 .functor BUFZ 1, C4<z>; HiZ drive
v0x26fd130_0 .net "clear", 0 0, o0x7f2b71036638;  0 drivers
o0x7f2b71036458 .functor BUFZ 1, C4<z>; HiZ drive
v0x26fd220_0 .net "clock", 0 0, o0x7f2b71036458;  0 drivers
v0x26fd310_0 .net "curr_value", 1 0, L_0x2715000;  1 drivers
v0x26fd3b0_0 .net "new_value", 1 0, o0x7f2b710367e8;  0 drivers
L_0x2714e70 .concat8 [ 2 30 0 0], L_0x2714e00, L_0x7f2b70fe9b58;
L_0x2715000 .part v0x26fc500_0, 0, 2;
S_0x26fc120 .scope module, "value_reg" "pipeline_reg" 6 52, 6 7 0, S_0x26c82b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f2b70fe9ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26fc830_0 .net/2u *"_s0", 31 0, L_0x7f2b70fe9ba0;  1 drivers
v0x26fc930_0 .net "clear", 0 0, o0x7f2b71036638;  alias, 0 drivers
v0x26fc9f0_0 .net "clock", 0 0, o0x7f2b71036458;  alias, 0 drivers
v0x26fca90_0 .net "curr_value", 31 0, v0x26fc500_0;  alias, 1 drivers
v0x26fcb30_0 .net "gated_new_value", 31 0, L_0x27150a0;  1 drivers
v0x26fcc40_0 .net "new_value", 31 0, L_0x2714e70;  alias, 1 drivers
L_0x27150a0 .functor MUXZ 32, L_0x2714e70, L_0x7f2b70fe9ba0, o0x7f2b71036638, C4<>;
S_0x26fc2a0 .scope module, "r" "register" 6 17, 7 11 0, S_0x26fc120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x26fc460_0 .net "clock", 0 0, o0x7f2b71036458;  alias, 0 drivers
v0x26fc500_0 .var "curr_value", 31 0;
v0x26fc5a0_0 .var "is_init", 0 0;
v0x26fc640_0 .net "new_value", 31 0, L_0x27150a0;  alias, 1 drivers
L_0x7f2b70fe9be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26fc6e0_0 .net "should_write", 0 0, L_0x7f2b70fe9be8;  1 drivers
E_0x26fc420 .event posedge, v0x26fc460_0;
S_0x26af340 .scope module, "pipeline_reg_3bit" "pipeline_reg_3bit" 6 55;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 3 "new_value"
    .port_info 3 /OUTPUT 3 "curr_value"
o0x7f2b71036c68 .functor BUFZ 3, C4<zzz>; HiZ drive
L_0x2715230 .functor BUFZ 3, o0x7f2b71036c68, C4<000>, C4<000>, C4<000>;
v0x26fe4f0_0 .net *"_s3", 2 0, L_0x2715230;  1 drivers
L_0x7f2b70fe9c30 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26fe5f0_0 .net/2s *"_s7", 28 0, L_0x7f2b70fe9c30;  1 drivers
v0x26fe6d0_0 .net "adj_curr_value", 31 0, v0x26fdb30_0;  1 drivers
v0x26fe7c0_0 .net "adj_new_value", 31 0, L_0x27152a0;  1 drivers
o0x7f2b71036ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x26fe880_0 .net "clear", 0 0, o0x7f2b71036ab8;  0 drivers
o0x7f2b710368d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x26fe970_0 .net "clock", 0 0, o0x7f2b710368d8;  0 drivers
v0x26fea60_0 .net "curr_value", 2 0, L_0x2715430;  1 drivers
v0x26feb00_0 .net "new_value", 2 0, o0x7f2b71036c68;  0 drivers
L_0x27152a0 .concat8 [ 3 29 0 0], L_0x2715230, L_0x7f2b70fe9c30;
L_0x2715430 .part v0x26fdb30_0, 0, 3;
S_0x26fd510 .scope module, "value_reg" "pipeline_reg" 6 69, 6 7 0, S_0x26af340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f2b70fe9c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26fdf50_0 .net/2u *"_s0", 31 0, L_0x7f2b70fe9c78;  1 drivers
v0x26fe050_0 .net "clear", 0 0, o0x7f2b71036ab8;  alias, 0 drivers
v0x26fe110_0 .net "clock", 0 0, o0x7f2b710368d8;  alias, 0 drivers
v0x26fe1e0_0 .net "curr_value", 31 0, v0x26fdb30_0;  alias, 1 drivers
v0x26fe2b0_0 .net "gated_new_value", 31 0, L_0x27154d0;  1 drivers
v0x26fe3a0_0 .net "new_value", 31 0, L_0x27152a0;  alias, 1 drivers
L_0x27154d0 .functor MUXZ 32, L_0x27152a0, L_0x7f2b70fe9c78, o0x7f2b71036ab8, C4<>;
S_0x26fd770 .scope module, "r" "register" 6 17, 7 11 0, S_0x26fd510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x26fda50_0 .net "clock", 0 0, o0x7f2b710368d8;  alias, 0 drivers
v0x26fdb30_0 .var "curr_value", 31 0;
v0x26fdc10_0 .var "is_init", 0 0;
v0x26fdce0_0 .net "new_value", 31 0, L_0x27154d0;  alias, 1 drivers
L_0x7f2b70fe9cc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26fddc0_0 .net "should_write", 0 0, L_0x7f2b70fe9cc0;  1 drivers
E_0x26fd9d0 .event posedge, v0x26fda50_0;
S_0x26b2590 .scope module, "pipeline_reg_4bit" "pipeline_reg_4bit" 6 72;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 4 "new_value"
    .port_info 3 /OUTPUT 4 "curr_value"
o0x7f2b710370e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x2715660 .functor BUFZ 4, o0x7f2b710370e8, C4<0000>, C4<0000>, C4<0000>;
v0x26ffc70_0 .net *"_s3", 3 0, L_0x2715660;  1 drivers
L_0x7f2b70fe9d08 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26ffd70_0 .net/2s *"_s7", 27 0, L_0x7f2b70fe9d08;  1 drivers
v0x26ffe50_0 .net "adj_curr_value", 31 0, v0x26ff2b0_0;  1 drivers
v0x26fff40_0 .net "adj_new_value", 31 0, L_0x27156d0;  1 drivers
o0x7f2b71036f38 .functor BUFZ 1, C4<z>; HiZ drive
v0x2700000_0 .net "clear", 0 0, o0x7f2b71036f38;  0 drivers
o0x7f2b71036d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x27000f0_0 .net "clock", 0 0, o0x7f2b71036d58;  0 drivers
v0x27001e0_0 .net "curr_value", 3 0, L_0x2715860;  1 drivers
v0x2700280_0 .net "new_value", 3 0, o0x7f2b710370e8;  0 drivers
L_0x27156d0 .concat8 [ 4 28 0 0], L_0x2715660, L_0x7f2b70fe9d08;
L_0x2715860 .part v0x26ff2b0_0, 0, 4;
S_0x26fec60 .scope module, "value_reg" "pipeline_reg" 6 86, 6 7 0, S_0x26b2590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
L_0x7f2b70fe9d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26ff6d0_0 .net/2u *"_s0", 31 0, L_0x7f2b70fe9d50;  1 drivers
v0x26ff7d0_0 .net "clear", 0 0, o0x7f2b71036f38;  alias, 0 drivers
v0x26ff890_0 .net "clock", 0 0, o0x7f2b71036d58;  alias, 0 drivers
v0x26ff960_0 .net "curr_value", 31 0, v0x26ff2b0_0;  alias, 1 drivers
v0x26ffa30_0 .net "gated_new_value", 31 0, L_0x2715900;  1 drivers
v0x26ffb20_0 .net "new_value", 31 0, L_0x27156d0;  alias, 1 drivers
L_0x2715900 .functor MUXZ 32, L_0x27156d0, L_0x7f2b70fe9d50, o0x7f2b71036f38, C4<>;
S_0x26feec0 .scope module, "r" "register" 6 17, 7 11 0, S_0x26fec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "should_write"
    .port_info 2 /INPUT 32 "new_value"
    .port_info 3 /OUTPUT 32 "curr_value"
v0x26ff1d0_0 .net "clock", 0 0, o0x7f2b71036d58;  alias, 0 drivers
v0x26ff2b0_0 .var "curr_value", 31 0;
v0x26ff390_0 .var "is_init", 0 0;
v0x26ff460_0 .net "new_value", 31 0, L_0x2715900;  alias, 1 drivers
L_0x7f2b70fe9d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x26ff540_0 .net "should_write", 0 0, L_0x7f2b70fe9d98;  1 drivers
E_0x26ff150 .event posedge, v0x26ff1d0_0;
    .scope S_0x26ca970;
T_0 ;
    %wait E_0x26e22a0;
    %load/vec4 v0x26e2300_0;
    %load/vec4 v0x26e23e0_0;
    %and;
    %store/vec4 v0x26e24a0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x26ed530;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ed960_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26ed880_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x26ed530;
T_2 ;
    %wait E_0x26e39e0;
    %load/vec4 v0x26ed960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x26edb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x26eda30_0;
    %assign/vec4 v0x26ed880_0, 0;
T_2.2 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ed960_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x26e5100;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e5530_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e5450_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x26e5100;
T_4 ;
    %wait E_0x26e39e0;
    %load/vec4 v0x26e5530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x26e56e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x26e5600_0;
    %assign/vec4 v0x26e5450_0, 0;
T_4.2 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e5530_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x26e6a30;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e6e60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e6d80_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x26e6a30;
T_6 ;
    %wait E_0x26e39e0;
    %load/vec4 v0x26e6e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x26e7010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x26e6f30_0;
    %assign/vec4 v0x26e6d80_0, 0;
T_6.2 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e6e60_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x26e3750;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e3c20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e3b40_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x26e3750;
T_8 ;
    %wait E_0x26e39e0;
    %load/vec4 v0x26e3c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x26e3dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x26e3cf0_0;
    %assign/vec4 v0x26e3b40_0, 0;
T_8.2 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e3c20_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x26ebb50;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ec0b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e7c50_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x26ebb50;
T_10 ;
    %wait E_0x26e39e0;
    %load/vec4 v0x26ec0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x26ec230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x26ec150_0;
    %assign/vec4 v0x26e7c50_0, 0;
T_10.2 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ec0b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x26eee50;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ef280_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26ef1a0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x26eee50;
T_12 ;
    %wait E_0x26e39e0;
    %load/vec4 v0x26ef280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x26ef430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x26ef350_0;
    %assign/vec4 v0x26ef1a0_0, 0;
T_12.2 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ef280_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x26f0770;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f0ba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26f0ac0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x26f0770;
T_14 ;
    %wait E_0x26e39e0;
    %load/vec4 v0x26f0ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x26f0d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x26f0c70_0;
    %assign/vec4 v0x26f0ac0_0, 0;
T_14.2 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f0ba0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x26e8390;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e87c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e86e0_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x26e8390;
T_16 ;
    %wait E_0x26e39e0;
    %load/vec4 v0x26e87c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x26e8970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x26e8890_0;
    %assign/vec4 v0x26e86e0_0, 0;
T_16.2 ;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e87c0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x26e9a70;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9e70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e9d90_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x26e9a70;
T_18 ;
    %wait E_0x26e39e0;
    %load/vec4 v0x26e9e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x26ea020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x26e9f40_0;
    %assign/vec4 v0x26e9d90_0, 0;
T_18.2 ;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26e9e70_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x26ea980;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26eadb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26eacd0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x26ea980;
T_20 ;
    %wait E_0x26e39e0;
    %load/vec4 v0x26eadb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x26eaf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x26eae80_0;
    %assign/vec4 v0x26eacd0_0, 0;
T_20.2 ;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26eadb0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x26f1e00;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f2230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26f2150_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x26f1e00;
T_22 ;
    %wait E_0x26e39e0;
    %load/vec4 v0x26f2230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x26f23e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x26f2300_0;
    %assign/vec4 v0x26f2150_0, 0;
T_22.2 ;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f2230_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x26e2c60;
T_23 ;
    %wait E_0x26e31b0;
    %load/vec4 v0x26f2e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x26f2c00_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x26f2b00_0;
    %assign/vec4 v0x26f2c00_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x26f4420;
T_24 ;
    %wait E_0x26f45a0;
    %load/vec4 v0x26f4710_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26f49a0_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x26f4710_0;
    %store/vec4 v0x26f49a0_0, 0, 32;
T_24.1 ;
    %load/vec4 v0x26f48c0_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26f4ad0_0, 0, 32;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x26f48c0_0;
    %store/vec4 v0x26f4ad0_0, 0, 32;
T_24.3 ;
    %load/vec4 v0x26f4600_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 15, 4;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %jmp T_24.10;
T_24.4 ;
    %load/vec4 v0x26f49a0_0;
    %load/vec4 v0x26f4ad0_0;
    %add;
    %store/vec4 v0x26f47d0_0, 0, 32;
    %jmp T_24.10;
T_24.5 ;
    %load/vec4 v0x26f49a0_0;
    %load/vec4 v0x26f4ad0_0;
    %sub;
    %store/vec4 v0x26f47d0_0, 0, 32;
    %jmp T_24.10;
T_24.6 ;
    %load/vec4 v0x26f49a0_0;
    %load/vec4 v0x26f4ad0_0;
    %or;
    %store/vec4 v0x26f47d0_0, 0, 32;
    %jmp T_24.10;
T_24.7 ;
    %load/vec4 v0x26f49a0_0;
    %load/vec4 v0x26f4ad0_0;
    %and;
    %store/vec4 v0x26f47d0_0, 0, 32;
    %jmp T_24.10;
T_24.8 ;
    %load/vec4 v0x26f49a0_0;
    %load/vec4 v0x26f4ad0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x26f47d0_0, 0, 32;
    %jmp T_24.10;
T_24.9 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x26f47d0_0, 0, 32;
    %jmp T_24.10;
T_24.10 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x26a48c0;
T_25 ;
    %vpi_call 3 43 "$dumpfile", "execute.dump" {0 0 0};
    %vpi_call 3 44 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fb380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26faa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa8c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x26e2840_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fb1b0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x26fabd0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x26fad50_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x26fb560_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x26fb6c0_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x26faed0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26fb8d0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x26fb4c0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x26fa400_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26fa6a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26fa7b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa5b0_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x26fb6c0_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x26faed0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fb1b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fb1b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fa5b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x26fabd0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x26fb4c0_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x26fa400_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26fa7b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa5b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x26fa7b0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x26fa7b0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fa5b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x26e2840_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26fa6a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26fa7b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa4c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x26fa6a0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x26e2840_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x26e2840_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26fa6a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x26fa7b0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x26e2840_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x26fa6a0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x26e2840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fa4c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x26fa7b0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fbbd0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x26a48c0;
T_26 ;
    %wait E_0x26e25f0;
    %load/vec4 v0x26fa5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26fb1b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x26fbb10_0;
    %load/vec4 v0x26fb780_0;
    %cmp/ne;
    %jmp/0xz  T_26.2, 4;
    %vpi_call 3 142 "$display", "TEST FAILED: WriteRegE should be %b, was actually %b.", v0x26fb780_0, v0x26fbb10_0 {0 0 0};
    %jmp T_26.3;
T_26.2 ;
    %vpi_call 3 144 "$display", "Test passed" {0 0 0};
T_26.3 ;
T_26.0 ;
    %load/vec4 v0x26fa5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26fb250_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x26fbb10_0;
    %load/vec4 v0x26fb080_0;
    %cmp/ne;
    %jmp/0xz  T_26.6, 4;
    %vpi_call 3 151 "$display", "TEST FAILED: WriteRegE should be %b, was actually %b.", v0x26fb080_0, v0x26fbb10_0 {0 0 0};
    %jmp T_26.7;
T_26.6 ;
    %vpi_call 3 153 "$display", "Test passed" {0 0 0};
T_26.7 ;
T_26.4 ;
    %load/vec4 v0x26fa5b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.8, 4;
    %load/vec4 v0x26fbb10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_26.10, 4;
    %vpi_call 3 160 "$display", "TEST FAILED: WriteRegE should be 0, was actually %b.", v0x26fbb10_0 {0 0 0};
    %jmp T_26.11;
T_26.10 ;
    %vpi_call 3 162 "$display", "Test passed" {0 0 0};
T_26.11 ;
T_26.8 ;
    %load/vec4 v0x26fa5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26fa7b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %load/vec4 v0x26fba50_0;
    %load/vec4 v0x26fae10_0;
    %cmp/ne;
    %jmp/0xz  T_26.14, 4;
    %vpi_call 3 170 "$display", "TEST FAILED: WriteDataE should be %b, was actually %b.", v0x26fae10_0, v0x26fba50_0 {0 0 0};
    %jmp T_26.15;
T_26.14 ;
    %vpi_call 3 172 "$display", "Test passed" {0 0 0};
T_26.15 ;
T_26.12 ;
    %load/vec4 v0x26fa5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26fa7b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %load/vec4 v0x26fba50_0;
    %load/vec4 v0x26fb4c0_0;
    %cmp/ne;
    %jmp/0xz  T_26.18, 4;
    %vpi_call 3 179 "$display", "TEST FAILED: WriteDataE should be %b, was actually %b.", v0x26fb4c0_0, v0x26fba50_0 {0 0 0};
    %jmp T_26.19;
T_26.18 ;
    %vpi_call 3 181 "$display", "Test passed" {0 0 0};
T_26.19 ;
T_26.16 ;
    %load/vec4 v0x26fa5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26fa7b0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.20, 8;
    %load/vec4 v0x26fba50_0;
    %load/vec4 v0x26fa400_0;
    %cmp/ne;
    %jmp/0xz  T_26.22, 4;
    %vpi_call 3 188 "$display", "TEST FAILED: WriteDataE should be %b, was actually %b.", v0x26fa400_0, v0x26fba50_0 {0 0 0};
    %jmp T_26.23;
T_26.22 ;
    %vpi_call 3 190 "$display", "Test passed" {0 0 0};
T_26.23 ;
T_26.20 ;
    %load/vec4 v0x26fa5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26fa6a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26fa7b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26fa250_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.24, 8;
    %load/vec4 v0x26fa2f0_0;
    %load/vec4 v0x26fac90_0;
    %load/vec4 v0x26fae10_0;
    %and;
    %cmp/ne;
    %jmp/0xz  T_26.26, 4;
    %load/vec4 v0x26fabd0_0;
    %load/vec4 v0x26fad50_0;
    %and;
    %vpi_call 3 198 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u32>, v0x26fa2f0_0 {1 0 0};
    %jmp T_26.27;
T_26.26 ;
    %vpi_call 3 200 "$display", "Test passed" {0 0 0};
T_26.27 ;
T_26.24 ;
    %load/vec4 v0x26fa5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26fa6a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26fa7b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26fa250_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.28, 8;
    %load/vec4 v0x26fa2f0_0;
    %load/vec4 v0x26fb4c0_0;
    %load/vec4 v0x26fae10_0;
    %or;
    %cmp/ne;
    %jmp/0xz  T_26.30, 4;
    %load/vec4 v0x26fb4c0_0;
    %load/vec4 v0x26fad50_0;
    %or;
    %vpi_call 3 207 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u32>, v0x26fa2f0_0 {1 0 0};
    %jmp T_26.31;
T_26.30 ;
    %vpi_call 3 209 "$display", "Test passed" {0 0 0};
T_26.31 ;
T_26.28 ;
    %load/vec4 v0x26fa5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26fa6a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26fa7b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26fa250_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.32, 8;
    %load/vec4 v0x26fa2f0_0;
    %load/vec4 v0x26fac90_0;
    %load/vec4 v0x26fb4c0_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_26.34, 4;
    %load/vec4 v0x26fac90_0;
    %load/vec4 v0x26fb4c0_0;
    %add;
    %vpi_call 3 216 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u32>, v0x26fa2f0_0 {1 0 0};
    %jmp T_26.35;
T_26.34 ;
    %vpi_call 3 218 "$display", "Test passed" {0 0 0};
T_26.35 ;
T_26.32 ;
    %load/vec4 v0x26fa5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26fa6a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26fa7b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26fa250_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.36, 8;
    %load/vec4 v0x26fa2f0_0;
    %load/vec4 v0x26fa400_0;
    %load/vec4 v0x26fb4c0_0;
    %sub;
    %cmp/ne;
    %jmp/0xz  T_26.38, 4;
    %load/vec4 v0x26fa400_0;
    %load/vec4 v0x26fb4c0_0;
    %sub;
    %vpi_call 3 225 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u32>, v0x26fa2f0_0 {1 0 0};
    %jmp T_26.39;
T_26.38 ;
    %vpi_call 3 227 "$display", "Test passed" {0 0 0};
T_26.39 ;
T_26.36 ;
    %load/vec4 v0x26fa5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26fa6a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26fa7b0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x26fa250_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.40, 8;
    %load/vec4 v0x26fa2f0_0;
    %load/vec4 v0x26fa400_0;
    %load/vec4 v0x26fb990_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmp/ne;
    %jmp/0xz  T_26.42, 4;
    %load/vec4 v0x26fa400_0;
    %load/vec4 v0x26fb990_0;
    %cmp/u;
    %flag_get/vec4 5;
    %vpi_call 3 234 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u1>, v0x26fa2f0_0 {1 0 0};
    %jmp T_26.43;
T_26.42 ;
    %vpi_call 3 236 "$display", "Test passed" {0 0 0};
T_26.43 ;
T_26.40 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x26a1f20;
T_27 ;
    %wait E_0x26f79f0;
    %load/vec4 v0x26ebea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v0x26ebf80_0;
    %inv;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x26ebf80_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x26fc080_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x26fc2a0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fc5a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26fc500_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_0x26fc2a0;
T_29 ;
    %wait E_0x26fc420;
    %load/vec4 v0x26fc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x26fc6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x26fc640_0;
    %assign/vec4 v0x26fc500_0, 0;
T_29.2 ;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26fc5a0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x26fd770;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fdc10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26fdb30_0, 0, 32;
    %end;
    .thread T_30;
    .scope S_0x26fd770;
T_31 ;
    %wait E_0x26fd9d0;
    %load/vec4 v0x26fdc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x26fddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x26fdce0_0;
    %assign/vec4 v0x26fdb30_0, 0;
T_31.2 ;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26fdc10_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x26feec0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ff390_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26ff2b0_0, 0, 32;
    %end;
    .thread T_32;
    .scope S_0x26feec0;
T_33 ;
    %wait E_0x26ff150;
    %load/vec4 v0x26ff390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x26ff540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x26ff460_0;
    %assign/vec4 v0x26ff2b0_0, 0;
T_33.2 ;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26ff390_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./util.v";
    "ex_test.v";
    "./execute/execute_stage.v";
    "./execute/execute_pipeline_reg.v";
    "./register/pipeline_reg.v";
    "./register/register.v";
    "./execute/alu.v";
