<!DOCTYPE html>
    <html>
    <head>
        <meta charset="UTF-8">
        <title>&#x7B2C;&#x4E8C;&#x7AE0; VHDL&#x8BED;&#x8A00;&#x57FA;&#x7840;</title>
        <style>
</style>
        
        <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/Microsoft/vscode/extensions/markdown-language-features/media/markdown.css">
<link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/Microsoft/vscode/extensions/markdown-language-features/media/highlight.css">
<style>
            body {
                font-family: -apple-system, BlinkMacSystemFont, 'Segoe WPC', 'Segoe UI', system-ui, 'Ubuntu', 'Droid Sans', sans-serif;
                font-size: 14px;
                line-height: 1.6;
            }
        </style>
        <style>
.task-list-item { list-style-type: none; } .task-list-item-checkbox { margin-left: -20px; vertical-align: middle; }
</style>
        
        
        
    </head>
    <body class="vscode-body vscode-light">
        <h1 id="第二章-vhdl语言基础">第二章 VHDL语言基础</h1>
<h2 id="23-vhdl程序主要构件">2.3 VHDL程序主要构件</h2>
<ul>
<li>Library 库</li>
<li>Package 包</li>
<li>Entity 实体</li>
<li>Architecture 结构体</li>
<li>Configuration 配置</li>
</ul>
<h3 id="231-库">2.3.1 库</h3>
<ul>
<li>
<p>IEEE库</p>
<ul>
<li>
<p><code>std_logic_1164</code>: <em>functions &amp; data types for multi-level logic</em></p>
</li>
<li>
<p><code>std_logic_arith</code>: <em>defines signed, unsigned types and basic arithmetic operations for representing integers in standard ways</em></p>
</li>
<li>
<p><code>std_logic_signed</code>: <em>signed arithmetic functions</em></p>
</li>
<li>
<p><code>std_logic_unsigned</code>: <em>overloading operators for mixed operation, coversion between different data types</em></p>
</li>
<li>
<p>for datatype <code>std_logic</code> and <code>std_logic_vector</code>, <strong>only logical operations can be applied without packages <code>std_logic_signed</code> and <code>std_logic_unsigned</code></strong></p>
</li>
</ul>
</li>
<li>
<p>STD库</p>
<ul>
<li>默认库，定义最基本的数据类型，调用时<strong>不需要显式说明</strong></li>
</ul>
</li>
<li>
<p>WORK库</p>
<ul>
<li>存放用户定义的单元和包，调用时<strong>不需要显式说明</strong></li>
</ul>
</li>
</ul>
<h3 id="232-实体">2.3.2 实体</h3>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">ENTITY</span> entitiy_name <span class="hljs-keyword">IS</span>
    <span class="hljs-keyword">GENERIC</span>(const_name:dtype:=value); <span class="hljs-comment">--[类属参数说明],分号结尾</span>
    <span class="hljs-keyword">PORT</span>(port_name:port_direction dtype); <span class="hljs-comment">--[端口说明],分号结尾</span>
<span class="hljs-keyword">END</span> [<span class="hljs-keyword">ENTITY</span>] entity_name; <span class="hljs-comment">--分号结尾</span>
</div></code></pre>
<ul>
<li><code>entity_name</code> 不能以数字开头</li>
<li><code>[类属参数说明]</code> 是<strong>常数</strong>，用于说明时间参数、总线宽度等静态信息</li>
<li><code>[端口说明]</code> 的<code>dtype</code>有四种，分别为：
<ul>
<li>IN</li>
<li>OUT</li>
<li>INOUT</li>
<li>BUFFER: 内部有<strong>反馈</strong></li>
</ul>
</li>
<li><code>-[端口说明]</code>格式如下</li>
</ul>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">PORT</span>(port1_name:port1_direction dtype; <span class="hljs-comment">--每个声明之间用分号分隔</span>
    port2_name:port2_direction dtype; <span class="hljs-comment">--每个声明之间用分号分隔</span>
    port3_name:port3_direction dtype); <span class="hljs-comment">--最后一个声明不需要分号分隔，但外部括号有分号</span>
</div></code></pre>
<h3 id="233-结构体">2.3.3 结构体</h3>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">ARCHITECTURE</span> architecture_name <span class="hljs-keyword">OF</span> entity_name <span class="hljs-keyword">IS</span>
  [DEFINITION]  <span class="hljs-comment">--定义语句，可定义signal,constant,type,function,component等</span>
<span class="hljs-keyword">BEGIN</span>
  [concurrent statements]
<span class="hljs-keyword">END</span> architecture_name
</div></code></pre>
<ul>
<li><code>architecture_name</code> 不能以数字开头</li>
<li><code>DEFINITON</code> <strong>only valid in its defining architecture</strong></li>
<li>Each design entity composes only one entity and one architecture. Therefore, it is necessary to specify which of the architectures should be used at any particular time through <code>configuration declaration</code></li>
</ul>
<h3 id="234-配置">2.3.4 配置</h3>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">CONFIGURATION</span> configuration_name <span class="hljs-keyword">OF</span> entity_name <span class="hljs-keyword">IS</span>
  <span class="hljs-keyword">FOR</span> architecture_name
  <span class="hljs-keyword">END</span> <span class="hljs-keyword">FOR</span>;
<span class="hljs-keyword">END</span> configuration_name;
</div></code></pre>
<ul>
<li><code>architecture_name</code> 指多个结构体中要选用的结构体名称</li>
</ul>
<hr>
<h2 id="24-vhdl数据对象">2.4 VHDL数据对象</h2>
<h3 id="241-常量">2.4.1 常量</h3>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">CONSTANT</span> const_name:dtype:=value <span class="hljs-comment">--注意要有CONSTANT做引导</span>
</div></code></pre>
<h3 id="242-变量">2.4.2 变量</h3>
<pre><code><code><div>VARIABLE variable_name:dtype:=value
</div></code></code></pre>
<ul>
<li>Defined in <code>process</code> or sub-program (<code>function</code>, <code>procedure</code>)</li>
<li>It is <strong>Local</strong> but not Global</li>
<li>Valid only in the <strong>sequential</strong> areas within a process, sub-program (not within the architecture body)</li>
</ul>
<h3 id="243-信号">2.4.3 信号</h3>
<h4 id="2431-信号的定义">2.4.3.1 信号的定义</h4>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">SIGNAL</span> signal_name:dtype:=value  <span class="hljs-comment">--使用:=对信号赋初值</span>
                                       <span class="hljs-comment">--这个初始值只用于仿真，综合器不支持</span>
</div></code></pre>
<ul>
<li>信号在声明时用<code>:= </code>赋初值</li>
<li>信号赋值使用 <code>&lt;=</code> 注意此操作有<strong>延时</strong>
<ul>
<li>对于在进程内的信号赋值操作，每次进程<code>process</code>被触发后，虽然进程内有赋值语句，但是<strong>只有当这次进程挂起时信号的赋值语句才会生效</strong></li>
</ul>
</li>
<li><strong>All <code>PORTS</code> of an <code>ENTITY</code> are signals by default</strong></li>
</ul>
<h4 id="2432-信号与变量的比较">2.4.3.2 信号与变量的比较</h4>
<ul>
<li><code>SIGNAL</code>是global量，可在多个<code>PROCESS</code>中传递，但是<code>VARIABLE</code>是local量，仅在当前的进程、子程序中有效</li>
<li><code>SIGNAL</code>除了值以外还存放了历史信息、波形值等，可用于仿真，但是<code>VARIABLE</code>不可以仿真</li>
<li><code>PROCESS</code>只对信号敏感，不对变量敏感</li>
</ul>
<h4 id="信号与变量的比较考试答案版">信号与变量的比较（考试答案版）</h4>
<ol>
<li>声明形式与赋值符号不同。</li>
<li>有效域不同。信号在结构体内、进程外定义，变量在进程内定义。信号有效域为整个结构体，可在不同进程中传递数值；变量的有效域是定义该变量的进程。</li>
<li>赋值操作的执行不同。变量赋值是立即生效，在执行下一条语句是，该变量的值为上一句新赋的值；信号赋值具有延时性，信号的赋值语句即使被执行也不会使信号立即发生代入，下一条语句执行时，仍使用原来的信号值（信号是在进程挂起时发生代入）。</li>
<li>对应硬件结构不同。信号对应实际电路的某个节点或信号线；变量是一个抽象值，它不与任何实际电路连线对应。注意：变量不与任何实际电路连线对应，不代表变量赋值行为不产生与之对应的硬件结构。变量赋值语句既然是可综合的，就一定会对硬件结构产生影响。</li>
<li>应用场合不同。在实际应用中，信号的行为更接近硬件的实际情况，因此更多地使用信号进行电路内部数据传递，只在描述一些用信号很难描述的算法时才用到变量。变量用于进程语句和子程序中中间的数据存储。</li>
</ol>
<hr>
<h2 id="25-vhdl数据类型">2.5 VHDL数据类型</h2>
<h3 id="251-standard-datatype">2.5.1 Standard Datatype</h3>
<h4 id="integer">Integer</h4>
<ul>
<li>For representation of bus width, <strong>bit operations/logic operations are not permitted</strong>, needs <strong>range specification</strong></li>
<li>4 byte length</li>
</ul>
<h4 id="real">Real</h4>
<ul>
<li>Floating point numbers</li>
<li>A majority of EDA tools do not support float operations</li>
</ul>
<h4 id="natural-positive">Natural/ Positive</h4>
<ul>
<li>Subset of integer</li>
<li>Needs <strong>range specification</strong></li>
</ul>
<h4 id="bit">Bit</h4>
<ul>
<li>Single value</li>
<li>Single quote <code>''</code></li>
</ul>
<h4 id="bit_vector">Bit_vector</h4>
<ul>
<li>Double quote <code>&quot;&quot;</code></li>
</ul>
<h4 id="character">Character</h4>
<ul>
<li>ASCII value</li>
<li>Case sensetive</li>
<li>Single quote <code>''</code></li>
</ul>
<h4 id="string">String</h4>
<ul>
<li>Vector of <code>Character</code></li>
<li>Double quote <code>&quot;&quot;</code></li>
</ul>
<h4 id="boolean">Boolean</h4>
<ul>
<li>Two status, <code>TRUE</code> or <code>FALSE</code></li>
</ul>
<h4 id="time">Time</h4>
<ul>
<li>For simulation</li>
</ul>
<h4 id="severity-level">Severity level</h4>
<ul>
<li>error reminding</li>
</ul>
<h3 id="252-ieee-defined-datatype">2.5.2 IEEE Defined Datatype</h3>
<h4 id="std_logic">std_logic</h4>
<ul>
<li>
<p>8-valued logic</p>
</li>
<li>
<p>Logic Levels:</p>
<ul>
<li>'X': unknown, impossible to determine this value</li>
<li>'Z': high impedance</li>
<li>'0': logic 0</li>
<li>'1': logic 1</li>
<li>'W': weak signal, impossible to tell if it should be 0 or 1</li>
<li>'L': weak signal that should go to 0</li>
<li>'H': weak signal that should go to 1</li>
<li>'-': don't care</li>
</ul>
</li>
<li>
<p><strong>resolved logic system</strong>: if any two std_logic signals are connected to the same node, then conflicting logic levels are automatically resolved according to the rules</p>
</li>
<li>
<p>Attention: <strong>case-sensitive</strong> , e.g. High impedance is represented by <strong>‘Z’</strong> rather than ‘z’ .</p>
<img src="file:///c:\Users\Zening Lin\OneDrive\SCUT\Professional Courses\Digital System Design\Notes for Digital System Design\markdown\pictures\2-5-2-Resolved-Logic-System.png" />
</li>
</ul>
<h4 id="std_logic_vector">std_logic_vector</h4>
<ul>
<li>no extrapackage required</li>
<li>only logical operation</li>
<li>with <code>IEEE.std_logic_unsigned</code> or <code>IEEE.std_logic_signed</code> included, arithmetic operations are allowed.</li>
</ul>
<h4 id="std_ulogic">std_ulogic</h4>
<ul>
<li>Unresolved logic system</li>
<li>Output wires should never be connected together directly</li>
<li>Logic Levels:
<ul>
<li>'U': uninitialized</li>
<li>其他8种与<code>std_logic</code>相同</li>
</ul>
</li>
</ul>
<h4 id="signed-and-unsigned">signed and unsigned</h4>
<ul>
<li>Package <code>IEEE.std_logic_arith.all</code> should be included.</li>
<li>Arithmetic operations only</li>
</ul>
<h3 id="253-user-defined-datatypes">2.5.3 User-defined datatypes</h3>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">TYPE</span> Type_name <span class="hljs-keyword">IS</span> Type_def <span class="hljs-keyword">OF</span> basic_dtype;
<span class="hljs-comment">-- or</span>
<span class="hljs-keyword">TYPE</span> Type_name <span class="hljs-keyword">IS</span> Type_def;
</div></code></pre>
<h4 id="user-defined-datatypes">User-defined datatypes</h4>
<ul>
<li>
<p>Enumeration types</p>
<ul>
<li>used for state machine</li>
</ul>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">TYPE</span> week <span class="hljs-keyword">IS</span> (sun, mon, tue, wed, thu, fri, sat) ;
</div></code></pre>
</li>
<li>
<p>Subtype</p>
<ul>
<li>sub-set of existing types</li>
</ul>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">SUBTYPE</span> <span class="hljs-built_in">natural</span> <span class="hljs-keyword">IS</span> <span class="hljs-built_in">INTEGER</span> <span class="hljs-keyword">RANGE</span> <span class="hljs-number">0</span> <span class="hljs-keyword">TO</span> <span class="hljs-built_in">INTEGER</span><span class="hljs-symbol">&#x27;HIGH</span>;
</div></code></pre>
</li>
<li>
<p>Integer, Real</p>
<ul>
<li>若整数和实数的取值范围太大，综合其将无法综合，因此需要限定范围</li>
</ul>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">TYPE</span> percent <span class="hljs-keyword">IS</span> <span class="hljs-built_in">INTEGER</span> <span class="hljs-keyword">RANGE</span> -<span class="hljs-number">100</span> <span class="hljs-keyword">TO</span> <span class="hljs-number">100</span>; 
</div></code></pre>
</li>
<li>
<p>Array</p>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">TYPE</span> array_name <span class="hljs-keyword">IS</span> <span class="hljs-keyword">ARRAY</span>(<span class="hljs-keyword">range</span>) <span class="hljs-keyword">OF</span> dtype;
</div></code></pre>
<p>例：</p>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">TYPE</span> stb <span class="hljs-keyword">IS</span> <span class="hljs-keyword">ARRAY</span>(<span class="hljs-number">7</span> <span class="hljs-keyword">DOWNTO</span> <span class="hljs-number">0</span>) <span class="hljs-keyword">OF</span> <span class="hljs-built_in">std_logic</span>;
</div></code></pre>
</li>
<li>
<p>Records</p>
<ul>
<li>与array类似，只不过records可以包含不同数据类型的元素</li>
</ul>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">TYPE</span> birthday <span class="hljs-keyword">IS</span> <span class="hljs-keyword">RECORD</span>
  day: <span class="hljs-built_in">INTEGER</span> <span class="hljs-keyword">RANGE</span> <span class="hljs-number">1</span> <span class="hljs-keyword">TO</span> <span class="hljs-number">31</span>;
  month: month_name;
<span class="hljs-keyword">END</span> <span class="hljs-keyword">RECORD</span>;
</div></code></pre>
</li>
</ul>
<h3 id="254-data-conversion">2.5.4 Data Conversion</h3>
<img src="file:///c:\Users\Zening Lin\OneDrive\SCUT\Professional Courses\Digital System Design\Notes for Digital System Design\markdown\pictures\2-5-4-Data-Conversion.png" width="500" height="260"/>
<hr>
<h2 id="26-vhdl运算符">2.6 VHDL运算符</h2>
<h3 id="261-算术运算符">2.6.1 算术运算符</h3>
<ul>
<li><code>**</code> 乘方</li>
<li><code>REM</code> 取余
<ul>
<li><code>a REM b</code>所得结果与<code>a</code>符号相同，绝对值小于<code>b</code>绝对值</li>
</ul>
</li>
<li><code>MOD</code> 取模
<ul>
<li><code>a MOD b</code>所得结果与<code>b</code>符号相同，绝对值小于<code>b</code>绝对值</li>
</ul>
</li>
<li><code>SLA</code> <code>SRA</code> 算术左移 算术右移
<ul>
<li>左移保持最低位不变，右移保持最高位不变，所有数据（包括最高位）左移或右移</li>
<li>见书本P21图2-6</li>
</ul>
</li>
</ul>
<p><strong>综合：加减乘可以综合，除要满足除数为2的n次幂才可以综合（移位），其他运算均不可综合</strong></p>
<h3 id="262-逻辑运算符">2.6.2 逻辑运算符</h3>
<p>注意P22图2-7的<code>SLL</code> <code>SRL</code> <code>ROL</code> <code>ROR</code></p>
<h3 id="263-关系运算符">2.6.3 关系运算符</h3>
<ul>
<li><code>/=</code>不等于</li>
<li>所有关系运算符的两个操作数必须<strong>类型相同</strong></li>
</ul>
<hr>
<h2 id="27-vhdl基本语句">2.7 VHDL基本语句</h2>
<h3 id="271-concurrent-statements">2.7.1 Concurrent Statements</h3>
<h4 id="2711-whenelse-statement">2.7.1.1 When...else Statement</h4>
<pre><code class="language-VHDL"><div>赋值目标 &lt;= 表达式 <span class="hljs-keyword">WHEN</span> 赋值条件 <span class="hljs-keyword">ELSE</span>
           表达式 <span class="hljs-keyword">WHEN</span> 赋值条件 <span class="hljs-keyword">ELSE</span>
           表达式 <span class="hljs-keyword">WHEN</span> 赋值条件 <span class="hljs-keyword">ELSE</span>
           ...
           表达式; <span class="hljs-comment">--最后才有&#x27;;&#x27;，其他位置没有</span>
</div></code></pre>
<p><strong>优先级从最上面的语句开始向下逐一递减，按顺序判断</strong></p>
<h4 id="2712-withselect-statement">2.7.1.2 With...select Statement</h4>
<pre><code class="language-VHDL"><div><span class="hljs-comment">-- 类比switch case语句</span>
<span class="hljs-keyword">WITH</span> 选择表达式 <span class="hljs-keyword">SELECT</span>
赋值目标 &lt;= 表达式 <span class="hljs-keyword">WHEN</span> 条件, <span class="hljs-comment">--注意用&#x27;,&#x27;分隔</span>
           表达式 <span class="hljs-keyword">WHEN</span> 条件,
           表达式 <span class="hljs-keyword">WHEN</span> 条件,
           ...
           表达式 <span class="hljs-keyword">WHEN</span> <span class="hljs-keyword">OTHERS</span>;  <span class="hljs-comment">--注意最后用&#x27;;&#x27;</span>
                                <span class="hljs-comment">--最后应当用OTHERS涵盖所有未指定的情况</span>
                                <span class="hljs-comment">--若最后要不做操作，则表达式使用`UNAFFECTED`</span>
</div></code></pre>
<p><strong>所有语句同时(simutaneously)判断，不分优先级</strong></p>
<h4 id="2713-component-instantiation-statement-元件例化语句">2.7.1.3 Component Instantiation Statement (元件例化语句)</h4>
<pre><code class="language-VHDL"><div><span class="hljs-comment">--------- 将设计实体定义为元件，该实体已经预先定义好 ---------</span>
<span class="hljs-keyword">COMPONENT</span> component_name <span class="hljs-keyword">IS</span>
  <span class="hljs-keyword">GENERIC</span>(类属表);  <span class="hljs-comment">--optional</span>
  <span class="hljs-keyword">PORT</span>(端口名表)    <span class="hljs-comment">--compulsory, instantiation</span>
<span class="hljs-keyword">END</span> <span class="hljs-keyword">COMPONENT</span>;

<span class="hljs-comment">------------------------ 调用方式 -------------------------</span>
<span class="hljs-keyword">USE</span> work.components.<span class="hljs-keyword">all</span>;

object_name: component_name <span class="hljs-keyword">GENERIC</span> <span class="hljs-keyword">MAP</span>(...); <span class="hljs-comment">--写入例化的类属参数</span>
                            <span class="hljs-keyword">PORT</span> <span class="hljs-keyword">MAP</span>(...);  <span class="hljs-comment">--写入端口映射</span>
</div></code></pre>
<ul>
<li><strong>在<code>ARCHITECTURE</code>中应放在<code>BEGIN</code>语句前</strong></li>
<li>端口映射有两种方式
<ul>
<li>对照COMPONENT的端口名表，按顺序写入例化的端口</li>
<li>使用 <code>例化端口名&gt;=端口名表中的端口名</code> 的格式</li>
</ul>
</li>
</ul>
<p>实例见P54-55加法器的封装</p>
<h4 id="2714-generate-statement">2.7.1.4 Generate Statement</h4>
<h5 id="for-generate">For Generate</h5>
<pre><code class="language-VHDL"><div><span class="hljs-comment">---------For Generate--------</span>
[标号:]<span class="hljs-keyword">FOR</span> 循环变量 <span class="hljs-keyword">IN</span> 取值范围 <span class="hljs-keyword">GENERATE</span>
        说明部分;
       <span class="hljs-keyword">BEGIN</span>
        并行语句;
       <span class="hljs-keyword">END</span> <span class="hljs-keyword">GENERATE</span>[标号];
</div></code></pre>
<ul>
<li>生成L个component单元，需要长度为L+1的array of signals作为中继连接，形成component单元&quot;链表&quot;，表头表尾需要分配连接到上述array of signals的头尾</li>
</ul>
<h5 id="if-generate">If Generate</h5>
<pre><code class="language-VHDL"><div><span class="hljs-comment">---------If Generate--------</span>
[标号:]<span class="hljs-keyword">IF</span> 条件 <span class="hljs-keyword">GENERATE</span>
        说明部分;
       <span class="hljs-keyword">BEGIN</span>
        并行语句;
       <span class="hljs-keyword">END</span> <span class="hljs-keyword">GENERATE</span>[标号];
</div></code></pre>
<ul>
<li>生成L个component单元，需要长度为L-1的array of signals作为中继连接，形成component单元&quot;链表&quot;，表头表尾不需要分配连接(课本P29例2-13)</li>
</ul>
<h4 id="2715-process-statement">2.7.1.5 Process Statement</h4>
<p><em><code>WAIT</code>语句格式见课本P26例2-10</em></p>
<ul>
<li>启动<code>Process</code>的两种方式：敏感参数表和<code>WAIT</code>语句，两者不能并存</li>
<li>敏感参数表和<code>WAIT</code>语句的内容必须为<code>signal</code></li>
<li><strong>WAIT不能被综合器综合</strong>，只能用于测试基准</li>
</ul>
<h3 id="272-sequential-statements">2.7.2 Sequential Statements</h3>
<h4 id="2721-if-then-else-statements">2.7.2.1 If-then-else statements</h4>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">IF</span> first_conditon <span class="hljs-keyword">THEN</span>
  statements;
<span class="hljs-keyword">ELSIF</span> second_condition <span class="hljs-keyword">THEN</span>     <span class="hljs-comment">--注意为 elsif</span>
  statements;
<span class="hljs-keyword">ELSE</span>
  statements;
<span class="hljs-keyword">END</span> <span class="hljs-keyword">IF</span>;
</div></code></pre>
<ul>
<li>
<p>每一个condition必须为boolean类型，可以为signal, constant, variable</p>
</li>
<li>
<p>If statements are sythesised using <strong>multiplexers</strong></p>
</li>
<li>
<p><strong>Incomplete <code>if</code> statement (without <code>else</code> part) may introduce register: the sequential logic and combinational logic are mixed in the same process (introduce combinational logic in sequential logic or introduce sequential logic in combinational logic), unwanted register may be introduced.</strong><br>
<img src="file:///c:\Users\Zening Lin\OneDrive\SCUT\Professional Courses\Digital System Design\Notes for Digital System Design\markdown\pictures\2-7-2-Incomplete-If-Statement.png" width=500></p>
</li>
</ul>
<h4 id="2722-case-statements">2.7.2.2 Case Statements</h4>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">CASE</span> control_expression <span class="hljs-keyword">IS</span>
  <span class="hljs-keyword">WHEN</span> test_expression1 =&gt; statements1;
  <span class="hljs-keyword">WHEN</span> test_expression2 =&gt; statements2;
  ...
  <span class="hljs-keyword">WHEN</span> <span class="hljs-keyword">OTHERS</span> =&gt; statements_others; <span class="hljs-comment">--used to guarantee that all </span>
                                    <span class="hljs-comment">--the possibilities are covered</span>
                                    <span class="hljs-comment">--`NULL` can be used to represent </span>
                                    <span class="hljs-comment">--&#x27;no operation&#x27;</span>
<span class="hljs-keyword">END</span> <span class="hljs-keyword">CASE</span>;
</div></code></pre>
<h4 id="2723-for-loops">2.7.2.3 For Loops</h4>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">FOR</span> loop_parameter <span class="hljs-keyword">IN</span> conditions <span class="hljs-keyword">LOOP</span>
  statements;
<span class="hljs-keyword">END</span> <span class="hljs-keyword">LOOP</span>;
</div></code></pre>
<ul>
<li>The <code>loop_parameter</code> is <strong>implicitly declared and cannot be references outside the loop</strong></li>
<li><code>loop parameter</code> cannot be modified inside the loop</li>
<li><code>for loops</code> are synthesised by unrolling the loop and generating multiple copies of the hardware described within the loop</li>
</ul>
<h4 id="2724-while-loops">2.7.2.4 While Loops</h4>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">WHILE</span> conditions <span class="hljs-keyword">LOOP</span>
  statements;
<span class="hljs-keyword">END</span> <span class="hljs-keyword">LOOP</span>;
</div></code></pre>
<ul>
<li><strong><code>While loops</code> are not synthesisable since it is not generally known how many iterations will be executed</strong></li>
</ul>
<h4 id="2725-infinite-loop">2.7.2.5 Infinite Loop</h4>
<pre><code class="language-VHDL"><div>标号: <span class="hljs-keyword">LOOP</span>
  statements;
<span class="hljs-keyword">END</span> <span class="hljs-keyword">LOOP</span> 标号;
</div></code></pre>
<p>控制loop的关键字：</p>
<ul>
<li><code>EXIT</code>： 满足条件退出循环
<ul>
<li><code>EXIT 标号 WHEN 条件</code></li>
</ul>
</li>
<li><code>NEXT</code>：满足条件直接进入下一个循环
<ul>
<li><code>NEXT 标号 WHEN 条件</code></li>
</ul>
</li>
</ul>
<h4 id="2726-wait-statement">2.7.2.6 Wait Statement</h4>
<p><strong>综合器要求<code>WAIT</code>语句必须放在进程的首部或者尾部，并且一个进程中的<code>WAIT</code>语句不能超过一个</strong></p>
<ul>
<li><code>WAIT</code></li>
<li><code>WAIT ON</code>
<ul>
<li>Accept multiple signals</li>
</ul>
</li>
<li><code>WAIT UNTIL</code>
<ul>
<li>Accept only one signal</li>
<li>Must be the first statement in the process</li>
</ul>
</li>
<li><code>WAIT FOR</code>
<ul>
<li>intended for <strong>simulation only</strong></li>
<li>example: <code>WAIT FOR 5ns</code></li>
</ul>
</li>
</ul>
<h3 id="273-attributes-statements">2.7.3 Attributes Statements</h3>
<ul>
<li>使用<code>rising_edge(clk)</code>时，<code>clk</code>只能是<code>std_logic</code></li>
</ul>
<h4 id="2731-data-attributes">2.7.3.1 Data Attributes</h4>
<ul>
<li>return information regarding a <code>data vector</code>
<img src="file:///c:\Users\Zening Lin\OneDrive\SCUT\Professional Courses\Digital System Design\Notes for Digital System Design\markdown\pictures\2-7-3-Data-Attributes.png"></li>
</ul>
<h4 id="2731-signal-attributes">2.7.3.1 Signal Attributes</h4>
<ul>
<li>serve to monitor a signal (return <code>TRUE</code> or <code>FALSE</code>)
<img src="file:///c:\Users\Zening Lin\OneDrive\SCUT\Professional Courses\Digital System Design\Notes for Digital System Design\markdown\pictures\2-7-3-Signal-Attributes.png"></li>
</ul>
<hr>
<h2 id="28-测试基准">2.8 测试基准</h2>
<hr>
<h2 id="29-其他构件">2.9 其他构件</h2>
<h3 id="291-block">2.9.1 Block</h3>
<ul>
<li><strong>Concurrent Statements</strong></li>
</ul>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">label</span>: <span class="hljs-keyword">BLOCK</span> (guard expression) <span class="hljs-comment">--BLOCK is excuted only when the </span>
                                <span class="hljs-comment">--guard expression is TRUE</span>
  [declarative part]
<span class="hljs-keyword">BEGIN</span>
  concurrent_guarded_an_unguarded_statements
<span class="hljs-keyword">END</span> <span class="hljs-keyword">BLOCK</span> <span class="hljs-keyword">label</span>;
</div></code></pre>
<h3 id="292-function">2.9.2 Function</h3>
<ul>
<li><strong>Sequential Statements</strong></li>
<li><strong>Cannot</strong> have the statements: <code>WAIT</code>, <code>SIGNAL</code> declarations and <code>COMPONENT</code> instantialtions</li>
</ul>
<pre><code class="language-VHDL"><div><span class="hljs-comment">-------------------------Declaration------------------------</span>
<span class="hljs-keyword">FUNCTION</span> function_name (parameters: parameter_type) <span class="hljs-keyword">RETURN</span> return_dtype;
<span class="hljs-comment">----------------------------Body----------------------------</span>
<span class="hljs-keyword">FUNCTION</span> function_name (parameters: parameter_type) <span class="hljs-keyword">RETURN</span> return_dtype <span class="hljs-keyword">IS</span>
  Statements;
<span class="hljs-keyword">BEGIN</span>
  Sequential Statements;
<span class="hljs-keyword">END</span> function_name
</div></code></pre>
<ul>
<li>
<p>函数的参数显然是输入类型，因此不需要用<code>IN</code> <code>OUT</code>等方向类型说明</p>
</li>
<li>
<p>函数参数只能为<code>constant</code>和<code>signal</code></p>
</li>
<li>
<p>No range specification should be included</p>
</li>
<li>
<p>Only <strong>one</strong> return value</p>
</li>
<li>
<p>不允许在函数中使用元件例化语句</p>
</li>
<li>
<p>如果只在一个结构体中定义并调用函数，则仅在结构体的说明部分定义函数体即可</p>
</li>
<li>
<p>如果将函数封装入<code>package</code>中，那么在程序开始要导入<code>package</code>；函数在<code>package</code>中定义，且要包括<code>Declaration</code>和<code>Body</code>两部分</p>
</li>
</ul>
<h3 id="293-procedure">2.9.3 Procedure</h3>
<pre><code class="language-VHDL"><div><span class="hljs-comment">-------------------------Declaration------------------------</span>
<span class="hljs-comment">--注意没有返回值说明</span>
<span class="hljs-keyword">PROCEDURE</span> procedure_name (parameters: parameter_type); 
<span class="hljs-comment">----------------------------Body----------------------------</span>
<span class="hljs-keyword">PROCEDURE</span> procedure_name (parameters: parameter_type) <span class="hljs-keyword">IS</span>
  Statements;
<span class="hljs-keyword">BEGIN</span>
  Sequential Statements;
<span class="hljs-keyword">END</span> procedure_name
</div></code></pre>
<ul>
<li>参数需要方向类型说明</li>
<li>Return <strong>more than one</strong> value</li>
<li>参数可以为<code>constant</code> <code>signal</code> 和 <code>variable</code></li>
<li>输出默认为<code>variable</code>类型</li>
<li>不允许在过程中使用元件例化语句</li>
</ul>
<h3 id="294-package">2.9.4 Package</h3>
<pre><code class="language-VHDL"><div><span class="hljs-keyword">PACKAGE</span> package_name <span class="hljs-keyword">IS</span>
  Package_head_statements;
<span class="hljs-keyword">END</span> package_name;
<span class="hljs-keyword">PACKAGE</span> <span class="hljs-keyword">BODY</span> package_name <span class="hljs-keyword">IS</span>
  package_somponents_and_statements;
<span class="hljs-keyword">END</span> package_name
</div></code></pre>

    </body>
    </html>