// Seed: 1678715259
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1 = 1;
  wire id_4;
  assign id_2 = id_3;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input wand id_2,
    output wor id_3,
    input tri1 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input tri id_7,
    input wire id_8,
    input uwire id_9,
    input wand id_10,
    input supply1 id_11,
    output uwire id_12
);
  wire id_14;
  wire id_15, id_16;
  integer id_17;
  module_0 modCall_1 (
      id_14,
      id_17
  );
endmodule
