// VERILOG_OUTPUT: a.v
// VERILOG_TB: axi_ms_tb.v

@axi_master shared a int[16]

@axi_slave shared b int[16]

process main() {
}

compile()
writeHdl("a.v")
