;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -1, <-20
	SUB <131, 103
	SLT 100, @20
	DJN -1, <-830
	SUB @121, 106
	SUB @-801, <-27
	SUB 12, @10
	CMP @-127, 100
	MOV -7, <-20
	SUB @127, 106
	MOV -7, <-20
	MOV -5, <-20
	SUB #72, @200
	SUB @127, 106
	SLT 721, 1
	MOV -7, <-20
	SUB #72, @200
	SLT 161, 100
	DJN -1, <-830
	DJN 161, 100
	DJN -1, @-20
	SUB @121, 106
	SUB @10, 1
	ADD #121, 131
	JMN @10, -2
	MOV -7, <-20
	SUB -207, <-120
	SPL 0, <792
	SPL 0, <792
	SUB @-127, 100
	SUB @127, 106
	SUB @-127, 100
	SUB -1, -1
	JMN -1, @-20
	SUB -1, -1
	SLT 100, @10
	SUB @121, 103
	SLT 100, @20
	SLT #-30, 9
	MOV -1, <-20
	JMN @12, #205
	SUB @10, -1
	MOV -1, <-20
	JMN @12, #205
	MOV -1, <-20
