
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
£
Running: %s
333*	simulator2˜
‚C:/HDL/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot led4_axi_lite_slave_tb_behav --prj C:/Users/Masaaki/Documents/Vivado/Zynq/ZYBO/IP_test/led4_axi_lite_slave/led4_axi_lite_slave.sim/sim_1/behav/led4_axi_lite_slave_tb.prj work.led4_axi_lite_slave_tb work.glbl 2default:defaultZ43-3449
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
ö
+Analyzing Verilog file "%s" into library %s165*xsimverific2¥
üC:/Users/Masaaki/Documents/Vivado/Zynq/ZYBO/IP_test/led4_axi_lite_slave/led4_axi_lite_slave.srcs/sim_1/imports/led4_axi_lite_slave/simulaiton/AXI4_Master_BFM.v2default:default2
work2default:defaultZ10-165
ã
+Analyzing Verilog file "%s" into library %s165*xsimverific2•
êC:/Users/Masaaki/Documents/Vivado/Zynq/ZYBO/IP_test/led4_axi_lite_slave/led4_axi_lite_slave.srcs/sources_1/imports/verilog/led4_axi_lite_slave.v2default:default2
work2default:defaultZ10-165
ü
+Analyzing Verilog file "%s" into library %s165*xsimverific2π
§C:/Users/Masaaki/Documents/Vivado/Zynq/ZYBO/IP_test/led4_axi_lite_slave/led4_axi_lite_slave.srcs/sim_1/imports/led4_axi_lite_slave/simulaiton/AXI4_Lite_Master_BFM.v2default:default2
work2default:defaultZ10-165
ñ
+Analyzing Verilog file "%s" into library %s165*xsimverific2∞
õC:/Users/Masaaki/Documents/Vivado/Zynq/ZYBO/IP_test/led4_axi_lite_slave/led4_axi_lite_slave.srcs/sim_1/imports/led4_axi_lite_slave/led4_axi_lite_slave_tb.v2default:default2
work2default:defaultZ10-165
¨
+Analyzing Verilog file "%s" into library %s165*xsimverific2G
3C:/HDL/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
È
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2•
êC:/Users/Masaaki/Documents/Vivado/Zynq/ZYBO/IP_test/led4_axi_lite_slave/led4_axi_lite_slave.srcs/sources_1/imports/verilog/led4_axi_lite_slave.v2default:default2
622default:default2'
led4_axi_lite_slave2default:defaultZ43-4099
È
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2•
êC:/Users/Masaaki/Documents/Vivado/Zynq/ZYBO/IP_test/led4_axi_lite_slave/led4_axi_lite_slave.srcs/sources_1/imports/verilog/led4_axi_lite_slave.v2default:default2
622default:default2'
led4_axi_lite_slave2default:defaultZ43-4099
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
_
Compiling module %s405*	simulator2-
work.led4_axi_lite_slave
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
work.AXI4_Master_BFM(DELAY=10)
2default:defaultZ43-3953
j
Compiling module %s405*	simulator28
$work.AXI4_Lite_Master_BFM(DELAY=10)
2default:defaultZ43-3953
S
Compiling module %s405*	simulator2!
work.clk_gen
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.reset_gen(RESET_STATE=1'b0,RESET...
2default:defaultZ43-3953
b
Compiling module %s405*	simulator20
work.led4_axi_lite_slave_tb
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
l
Built simulation snapshot %s
278*	simulator20
led4_axi_lite_slave_tb_behav2default:defaultZ43-3394


End Record