INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/Counter/Counter.srcs/sources_1/new/bcd_up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/Counter/Counter.srcs/sim_1/new/bcd_up_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_up_down
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/Counter/Counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
