{
    "DESIGN_NAME": "biriscv_mmu",
    "DESIGN_IS_CORE":true,
    "VERILOG_FILES": [
    "error-resilient-processor/biriscv/src/core/biriscv_alu.v",
    "error-resilient-processor/biriscv/src/core/biriscv_csr_regfile.v",
    "error-resilient-processor/biriscv/src/core/biriscv_csr.v",
    "error-resilient-processor/biriscv/src/core/biriscv_decoder.v",
    "error-resilient-processor/biriscv/src/core/biriscv_decode.v",
    "error-resilient-processor/biriscv/src/core/biriscv_defs.v",
    "error-resilient-processor/biriscv/src/core/biriscv_divider.v",
    "error-resilient-processor/biriscv/src/core/biriscv_exec.v",
    "error-resilient-processor/biriscv/src/core/biriscv_fetch.v",
    "error-resilient-processor/biriscv/src/core/biriscv_frontend.v",
    "error-resilient-processor/biriscv/src/core/biriscv_issue.v",
    "error-resilient-processor/biriscv/src/core/biriscv_lsu.v",
    "error-resilient-processor/biriscv/src/core/biriscv_mmu.v",
    "error-resilient-processor/biriscv/src/core/biriscv_multiplier.v",
    "error-resilient-processor/biriscv/src/core/biriscv_npc.v",
    "error-resilient-processor/biriscv/src/core/biriscv_pipe_ctrl.v",
    "error-resilient-processor/biriscv/src/core/biriscv_regfile.v",
    "error-resilient-processor/biriscv/src/core/biriscv_trace_sim.v",
    "error-resilient-processor/biriscv/src/core/biriscv_xilinx_2r1w.v",
    "error-resilient-processor/biriscv/src/core/riscv_core.v",
    "error-resilient-processor/biriscv/src/top/tcm_mem.v",
    "error-resilient-processor/biriscv/src/top/riscv_new_top.v",
    "error-resilient-processor/biriscv/src/core/error_detector.v",
    "error-resilient-processor/biriscv/src/core/mmu_replica.v"],
    "FP_PDN_MULTILAYER": true,
    "FP_PDN_CORE_RING": true,
    "RT_MAX_LAYER": "met5",
    "FP_PDN_VERTICAL_LAYER":"met4",
    "FP_PDN_HORIZONTAL_LAYER":"met5",
    "VDD_NETS":"vccd1",
    "GND_NETS":"vssd1",
    "SYNTH_USE_PG_PINS_DEFINES":"USE_POWER_PINS",
    "FP_PDN_CHECK_NODES":1,
    "FP_PDN_HORIZONTAL_HALO": 10,
    "FP_PDN_VERTICAL_HALO": 10,
    "FP_PDN_VPITCH": 30,
    "FP_PDN_HPITCH": 30,
    "CLOCK_PORT": "clk",
    "SYNTH_CLOCK_UNCERTAINTY":0.1,
    "SYNTH_CLOCK_TRANSITION":0.1,
    "FP_PDN_CORE_RING_VOFFSET": 0.5,
    "FP_PDN_CORE_RING_HOFFSET": 5,
    "CLOCK_PERIOD": 20,
    "SYNTH_NO_FLAT": "True",
    "PL_SKIP_INITIAL_PLACEMENT": "false",
    "FP_CORE_UTIL": 28,
    "PL_TARGET_DENSITY":0.33,
    "ROUTING_CORES": 8,
    "MAGIC_DRC_USE_GDS": 0
}
