/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Apr 19 14:05:37 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AFECNX_3_H__
#define BCHP_AFECNX_3_H__

/***************************************************************************
 *AFECNX_3 - 3 AFECNX Register Set Shared by All Channels
 ***************************************************************************/
#define BCHP_AFECNX_3_GLOBAL_CONFIG              0x01268100 /* Global Config Register */
#define BCHP_AFECNX_3_CHANNEL_ENABLE             0x01268104 /* Channel Enable Configuration Register */
#define BCHP_AFECNX_3_CHANNEL_EMPTY              0x01268108 /* Channel Empty Register */
#define BCHP_AFECNX_3_GLOBAL_RESET               0x0126810c /* Global Reset Register */
#define BCHP_AFECNX_3_BCH_DEC_PARAM              0x01268110 /* BCH Decoder Configuration Register */
#define BCHP_AFECNX_3_QBUF_CTRL                  0x01268114 /* Qbuffer Configuration Register */
#define BCHP_AFECNX_3_QBUF_STATUS                0x01268118 /* Qbuffer Status        Register */
#define BCHP_AFECNX_3_BIST_CTRL                  0x0126811c /* BIST Configuration Register */
#define BCHP_AFECNX_3_LDPC_MEM_POWER             0x01268120 /* Dynamic memory shut down */
#define BCHP_AFECNX_3_BCH_TPCTL                  0x01268124 /* BCH Block Testport Control Register */
#define BCHP_AFECNX_3_BCH_TPIN0                  0x01268128 /* BCH stand alone testport input 0 */
#define BCHP_AFECNX_3_BCH_TPIN1                  0x0126812c /* BCH stand alone testport input 1 */
#define BCHP_AFECNX_3_BCH_TPOUT0                 0x01268130 /* BCH stand alone testport output 0 */
#define BCHP_AFECNX_3_BCH_TPOUT1                 0x01268134 /* BCH stand alone testport output 1 */
#define BCHP_AFECNX_3_TEST_CONFIG                0x01268138 /* AFEC Test Configuration Register */
#define BCHP_AFECNX_3_QBUF_SIG                   0x0126813c /* Qbuffer Signature */
#define BCHP_AFECNX_3_COMB_SMTH_FIFO_MIN         0x01268140 /* Combined Smoother Fifo Min */
#define BCHP_AFECNX_3_COMB_SMTH_FIFO_MAX         0x01268144 /* Combined Smoother Fifo Max */

#endif /* #ifndef BCHP_AFECNX_3_H__ */

/* End of File */
