14:20:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\temp_xsdb_launch_script.tcl
14:20:47 INFO  : XSCT server has started successfully.
14:20:47 INFO  : plnx-install-location is set to ''
14:20:48 INFO  : Successfully done setting XSCT server connection channel  
14:20:48 INFO  : Successfully done query RDI_DATADIR 
14:20:48 INFO  : Successfully done setting workspace for the tool. 
14:20:49 INFO  : Registering command handlers for Vitis TCF services
14:21:51 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:21:51 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:23:49 INFO  : Checking for BSP changes to sync application flags for project 'design_1_app'...
14:24:08 INFO  : Checking for BSP changes to sync application flags for project 'design_1_app'...
14:24:17 INFO  : Checking for BSP changes to sync application flags for project 'design_1_app'...
15:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:10 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
15:52:10 INFO  : 'jtag frequency' command is executed.
15:52:10 INFO  : Context for 'APU' is selected.
15:52:11 INFO  : System reset is completed.
15:52:14 INFO  : 'after 3000' command is executed.
15:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
15:52:15 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit"
15:52:15 INFO  : Context for 'APU' is selected.
15:52:15 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa'.
15:52:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:15 INFO  : Context for 'APU' is selected.
15:52:15 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl' is done.
15:52:16 INFO  : 'ps7_init' command is executed.
15:52:16 INFO  : 'ps7_post_config' command is executed.
15:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:16 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:16 INFO  : Memory regions updated for context APU
15:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:16 INFO  : 'con' command is executed.
15:52:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:16 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1_app_system_standalone.tcl'
15:52:48 INFO  : Disconnected from the channel tcfchan#5.
15:52:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:49 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
15:52:49 INFO  : 'jtag frequency' command is executed.
15:52:49 INFO  : Context for 'APU' is selected.
15:52:49 INFO  : System reset is completed.
15:52:52 INFO  : 'after 3000' command is executed.
15:52:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
15:52:53 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit"
15:52:53 INFO  : Context for 'APU' is selected.
15:52:53 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa'.
15:52:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:53 INFO  : Context for 'APU' is selected.
15:52:53 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl' is done.
15:52:53 INFO  : 'ps7_init' command is executed.
15:52:53 INFO  : 'ps7_post_config' command is executed.
15:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:53 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:54 INFO  : Memory regions updated for context APU
15:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:54 INFO  : 'con' command is executed.
15:52:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:54 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1_app_system_standalone.tcl'
15:53:28 INFO  : Checking for BSP changes to sync application flags for project 'design_1_app'...
15:53:50 INFO  : Disconnected from the channel tcfchan#6.
15:53:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:51 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
15:53:51 INFO  : 'jtag frequency' command is executed.
15:53:51 INFO  : Context for 'APU' is selected.
15:53:51 INFO  : System reset is completed.
15:53:54 INFO  : 'after 3000' command is executed.
15:53:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
15:53:55 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit"
15:53:55 INFO  : Context for 'APU' is selected.
15:53:55 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa'.
15:53:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:55 INFO  : Context for 'APU' is selected.
15:53:55 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl' is done.
15:53:56 INFO  : 'ps7_init' command is executed.
15:53:56 INFO  : 'ps7_post_config' command is executed.
15:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:56 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:56 INFO  : Memory regions updated for context APU
15:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:56 INFO  : 'con' command is executed.
15:53:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:53:56 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1_app_system_standalone.tcl'
15:54:42 INFO  : Checking for BSP changes to sync application flags for project 'design_1_app'...
15:55:15 INFO  : Disconnected from the channel tcfchan#8.
15:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:15 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
15:55:15 INFO  : 'jtag frequency' command is executed.
15:55:16 INFO  : Context for 'APU' is selected.
15:55:16 INFO  : System reset is completed.
15:55:19 INFO  : 'after 3000' command is executed.
15:55:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
15:55:20 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit"
15:55:20 INFO  : Context for 'APU' is selected.
15:55:20 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa'.
15:55:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:20 INFO  : Context for 'APU' is selected.
15:55:20 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl' is done.
15:55:21 INFO  : 'ps7_init' command is executed.
15:55:21 INFO  : 'ps7_post_config' command is executed.
15:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:21 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:21 INFO  : Memory regions updated for context APU
15:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:21 INFO  : 'con' command is executed.
15:55:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:21 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1_app_system_standalone.tcl'
15:55:37 INFO  : Disconnected from the channel tcfchan#10.
15:55:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:37 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
15:55:37 INFO  : 'jtag frequency' command is executed.
15:55:37 INFO  : Context for 'APU' is selected.
15:55:38 INFO  : System reset is completed.
15:55:41 INFO  : 'after 3000' command is executed.
15:55:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
15:55:42 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit"
15:55:42 INFO  : Context for 'APU' is selected.
15:55:42 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa'.
15:55:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:42 INFO  : Context for 'APU' is selected.
15:55:42 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl' is done.
15:55:42 INFO  : 'ps7_init' command is executed.
15:55:42 INFO  : 'ps7_post_config' command is executed.
15:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:43 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:43 INFO  : Memory regions updated for context APU
15:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:43 INFO  : 'con' command is executed.
15:55:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:43 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1_app_system_standalone.tcl'
15:57:26 INFO  : Checking for BSP changes to sync application flags for project 'design_1_app'...
15:57:50 INFO  : Disconnected from the channel tcfchan#11.
15:57:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:50 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
15:57:50 INFO  : 'jtag frequency' command is executed.
15:57:50 INFO  : Context for 'APU' is selected.
15:57:51 INFO  : System reset is completed.
15:57:54 INFO  : 'after 3000' command is executed.
15:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
15:57:55 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit"
15:57:55 INFO  : Context for 'APU' is selected.
15:57:55 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa'.
15:57:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:55 INFO  : Context for 'APU' is selected.
15:57:55 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl' is done.
15:57:55 INFO  : 'ps7_init' command is executed.
15:57:55 INFO  : 'ps7_post_config' command is executed.
15:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:56 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:56 INFO  : Memory regions updated for context APU
15:57:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:56 INFO  : 'con' command is executed.
15:57:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:56 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1_app_system_standalone.tcl'
15:58:23 INFO  : Disconnected from the channel tcfchan#13.
15:59:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\temp_xsdb_launch_script.tcl
15:59:28 INFO  : XSCT server has started successfully.
15:59:28 INFO  : plnx-install-location is set to ''
15:59:28 INFO  : Successfully done setting XSCT server connection channel  
15:59:28 INFO  : Successfully done setting workspace for the tool. 
15:59:32 INFO  : Registering command handlers for Vitis TCF services
15:59:32 INFO  : Successfully done query RDI_DATADIR 
15:59:36 INFO  : Checking for BSP changes to sync application flags for project 'design_1_app'...
15:59:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa is already opened

16:00:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:09 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:00:09 INFO  : 'jtag frequency' command is executed.
16:00:09 INFO  : Context for 'APU' is selected.
16:00:09 INFO  : System reset is completed.
16:00:12 INFO  : 'after 3000' command is executed.
16:00:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:00:14 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit"
16:00:14 INFO  : Context for 'APU' is selected.
16:00:14 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:00:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:14 INFO  : Context for 'APU' is selected.
16:00:14 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl' is done.
16:00:14 INFO  : 'ps7_init' command is executed.
16:00:14 INFO  : 'ps7_post_config' command is executed.
16:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:14 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:15 INFO  : Memory regions updated for context APU
16:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:15 INFO  : 'con' command is executed.
16:00:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:00:15 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1_app_system_standalone.tcl'
16:12:39 ERROR : Failed to read platform from project 'design_1_app_system'.
Reason: Failed to execute command 'platform read {C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app_system/platform.spr}'. Click on details for more information.
16:12:48 ERROR : Failed to read platform from project 'design_1_app_system'.
Reason: Failed to execute command 'platform read {C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app_system/platform.spr}'. Click on details for more information.
16:13:12 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:13:12 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:13:26 INFO  : Hardware specification for platform project 'design_1' is updated.
16:13:32 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:13:33 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:13:33 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:13:36 INFO  : Disconnected from the channel tcfchan#2.
16:13:36 ERROR : Hardware specification file is not configured properly in the launch configuration 'SystemDebugger_design_1_app_system_Standalone'. 
Make sure that the application 'design_1_app' is built properly for configuration 'Debug' before launching.
16:14:52 INFO  : Checking for BSP changes to sync application flags for project 'design_1_app'...
16:14:52 ERROR : Failed to get platform details for the project 'design_1_app'. Cannot sync application flags.
16:14:55 ERROR : Failed to compute checksum of hardware specification file used by project 'design_1_app'
16:15:38 INFO  : Checking for BSP changes to sync application flags for project 'design_1_app'...
16:15:41 INFO  : Updating application flags with new BSP settings...
16:15:41 INFO  : Successfully updated application flags for project design_1_app.
16:15:43 INFO  : The hardware specfication used by project 'design_1_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:15:43 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\design_1_app\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
16:15:43 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\design_1_app\_ide\bitstream\design_1_wrapper.mmi' stored in project is removed.
16:15:43 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\design_1_app\_ide\bitstream' in project 'design_1_app'.
16:15:43 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\design_1_app\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:15:49 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\design_1_app\_ide\psinit' in project 'design_1_app'.
16:16:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:29 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:16:29 INFO  : 'jtag frequency' command is executed.
16:16:29 INFO  : Context for 'APU' is selected.
16:16:29 INFO  : System reset is completed.
16:16:32 INFO  : 'after 3000' command is executed.
16:16:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:16:33 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit"
16:16:33 INFO  : Context for 'APU' is selected.
16:16:33 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:16:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:33 INFO  : Context for 'APU' is selected.
16:16:33 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl' is done.
16:16:34 INFO  : 'ps7_init' command is executed.
16:16:34 INFO  : 'ps7_post_config' command is executed.
16:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:34 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:34 INFO  : Memory regions updated for context APU
16:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:34 INFO  : 'con' command is executed.
16:16:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:16:34 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1_app_system_standalone.tcl'
16:18:16 INFO  : Checking for BSP changes to sync application flags for project 'design_1_app'...
16:27:33 INFO  : Hardware specification for platform project 'design_1' is updated.
16:27:37 WARN  : Failed to closehw "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

16:27:37 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
16:27:40 ERROR : Failed to read mss path for 'standalone_domain'.
16:27:41 ERROR : Failed to execute command 'platform read {C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\design_1\platform.spr}'. Click on details for more information.
16:28:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\temp_xsdb_launch_script.tcl
16:28:08 INFO  : XSCT server has started successfully.
16:28:08 ERROR : Failed to update hardware specification for project 'design_1'.
Reason: Failed to execute command 'platform config -updatehw {C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_wrapper.xsa}'. Click on details for more information.
16:28:59 INFO  : Hardware specification for platform project 'design_1' is updated.
16:30:45 INFO  : Checking for BSP changes to sync application flags for project 'design_1_app'...
16:30:45 WARN  : Failed to closehw "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa"
Reason: Cannot close hw design 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa'.
Design is not opened in the current session.

16:30:46 INFO  : Updating application flags with new BSP settings...
16:30:46 ERROR : Failed to update application flags from BSP for 'design_1_app'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1155)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
16:30:48 INFO  : The hardware specfication used by project 'design_1_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:30:48 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\design_1_app\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
16:30:48 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\design_1_app\_ide\bitstream\design_1_wrapper.mmi' stored in project is removed.
16:30:48 INFO  : The updated bitstream files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\design_1_app\_ide\bitstream' in project 'design_1_app'.
16:30:48 INFO  : The file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\design_1_app\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:30:54 INFO  : The updated ps init files are copied from platform to folder 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\design_1_app\_ide\psinit' in project 'design_1_app'.
16:31:06 WARN  : channel "tcfchan#7" closed
16:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:07 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:31:07 INFO  : 'jtag frequency' command is executed.
16:31:07 INFO  : Context for 'APU' is selected.
16:31:07 INFO  : System reset is completed.
16:31:10 INFO  : 'after 3000' command is executed.
16:31:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:31:11 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit"
16:31:11 INFO  : Context for 'APU' is selected.
16:31:11 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:11 INFO  : Context for 'APU' is selected.
16:31:11 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl' is done.
16:31:12 INFO  : 'ps7_init' command is executed.
16:31:12 INFO  : 'ps7_post_config' command is executed.
16:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:12 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:12 INFO  : Memory regions updated for context APU
16:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:12 INFO  : 'con' command is executed.
16:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:31:12 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1_app_system_standalone.tcl'
16:31:45 ERROR : 
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1155)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.updateSwBuildOptions(ManagedAppCreator.java:82)
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.create(ManagedAppCreator.java:54)
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:78)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2289)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2311)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66)
	at com.xilinx.sdx.npw.ProjectCreationHandler.createApplicationProject(ProjectCreationHandler.java:168)
	at com.xilinx.sdx.npw.ProjectCreationHandler.internalExecute(ProjectCreationHandler.java:288)
	at com.xilinx.sdx.npw.ProjectCreationHandler.access$0(ProjectCreationHandler.java:265)
	at com.xilinx.sdx.npw.ProjectCreationHandler$1.execute(ProjectCreationHandler.java:81)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:107)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2289)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2316)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:128)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
16:31:45 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: Unexpected error occurred. Please check log for further details.
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:147)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2289)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2311)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66)
	at com.xilinx.sdx.npw.ProjectCreationHandler.createApplicationProject(ProjectCreationHandler.java:168)
	at com.xilinx.sdx.npw.ProjectCreationHandler.internalExecute(ProjectCreationHandler.java:288)
	at com.xilinx.sdx.npw.ProjectCreationHandler.access$0(ProjectCreationHandler.java:265)
	at com.xilinx.sdx.npw.ProjectCreationHandler$1.execute(ProjectCreationHandler.java:81)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:107)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2289)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2316)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:128)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
16:32:08 INFO  : Disconnected from the channel tcfchan#4.
16:32:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:09 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
16:32:09 INFO  : 'jtag frequency' command is executed.
16:32:09 INFO  : Context for 'APU' is selected.
16:32:09 INFO  : System reset is completed.
16:32:12 INFO  : 'after 3000' command is executed.
16:32:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
16:32:13 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit"
16:32:13 INFO  : Context for 'APU' is selected.
16:32:13 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa'.
16:32:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:13 INFO  : Context for 'APU' is selected.
16:32:13 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl' is done.
16:32:14 INFO  : 'ps7_init' command is executed.
16:32:14 INFO  : 'ps7_post_config' command is executed.
16:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:14 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1_app/Debug/design_1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:14 INFO  : Memory regions updated for context APU
16:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:14 INFO  : 'con' command is executed.
16:32:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:14 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\.sdk\launch_scripts\single_application_debug\systemdebugger_design_1_app_system_standalone.tcl'
16:32:56 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:33:01 ERROR : Failed to openhw "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/design_1/export/design_1/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:34:38 ERROR : 
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1155)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.updateSwBuildOptions(ManagedAppCreator.java:82)
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.create(ManagedAppCreator.java:54)
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:78)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2289)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2311)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66)
	at com.xilinx.sdx.npw.ProjectCreationHandler.createApplicationProject(ProjectCreationHandler.java:168)
	at com.xilinx.sdx.npw.ProjectCreationHandler.internalExecute(ProjectCreationHandler.java:288)
	at com.xilinx.sdx.npw.ProjectCreationHandler.access$0(ProjectCreationHandler.java:265)
	at com.xilinx.sdx.npw.ProjectCreationHandler$1.execute(ProjectCreationHandler.java:81)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:107)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2289)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2316)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:128)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
16:34:38 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: Unexpected error occurred. Please check log for further details.
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:147)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79)
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2289)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2311)
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66)
	at com.xilinx.sdx.npw.ProjectCreationHandler.createApplicationProject(ProjectCreationHandler.java:168)
	at com.xilinx.sdx.npw.ProjectCreationHandler.internalExecute(ProjectCreationHandler.java:288)
	at com.xilinx.sdx.npw.ProjectCreationHandler.access$0(ProjectCreationHandler.java:265)
	at com.xilinx.sdx.npw.ProjectCreationHandler$1.execute(ProjectCreationHandler.java:81)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:107)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2289)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2316)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:128)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
16:45:52 INFO  : Disconnected from the channel tcfchan#5.
