

================================================================
== Vitis HLS Report for 'tanh_custom_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Mon Nov  4 00:24:18 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cordic_tanh
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.073 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       79|       79|  0.790 us|  0.790 us|   79|   79|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |       77|       77|        18|         15|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 15, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 21 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%xold = alloca i32 1"   --->   Operation 22 'alloca' 'xold' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%z = alloca i32 1"   --->   Operation 23 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pow = alloca i32 1"   --->   Operation 24 'alloca' 'pow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%angle_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %angle"   --->   Operation 26 'read' 'angle_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0.5, i32 %pow"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %angle_read, i32 %z"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 1.2705, i32 %xold"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %y"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.78>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [tanh.c:14]   --->   Operation 33 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.18ns)   --->   "%icmp_ln14 = icmp_eq  i3 %i_1, i3 5" [tanh.c:14]   --->   Operation 35 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.68ns)   --->   "%add_ln14 = add i3 %i_1, i3 1" [tanh.c:14]   --->   Operation 37 'add' 'add_ln14' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.body.split, void %for.end.exitStub" [tanh.c:14]   --->   Operation 38 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%z_load = load i32 %z" [tanh.c:27]   --->   Operation 39 'load' 'z_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%pow_load = load i32 %pow" [tanh.c:29]   --->   Operation 40 'load' 'pow_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_1" [tanh.c:14]   --->   Operation 41 'zext' 'i_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (5.09ns)   --->   "%tmp_1 = fcmp_ogt  i32 %z_load, i32 0" [tanh.c:16]   --->   Operation 42 'fcmp' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tanh_custom_tanh_in_addr = getelementptr i32 %tanh_custom_tanh_in, i64 0, i64 %i_cast" [tanh.c:27]   --->   Operation 43 'getelementptr' 'tanh_custom_tanh_in_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.15ns)   --->   "%tanh_custom_tanh_in_load = load i4 %tanh_custom_tanh_in_addr" [tanh.c:27]   --->   Operation 44 'load' 'tanh_custom_tanh_in_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 13> <ROM>
ST_2 : Operation 45 [4/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [tanh.c:29]   --->   Operation 45 'fmul' 'pow_1' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln14 = store i3 %add_ln14, i3 %i" [tanh.c:14]   --->   Operation 46 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %z_load" [tanh.c:16]   --->   Operation 47 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln16, i32 23, i32 30" [tanh.c:16]   --->   Operation 48 'partselect' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %bitcast_ln16" [tanh.c:16]   --->   Operation 49 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.47ns)   --->   "%icmp_ln16 = icmp_ne  i8 %tmp, i8 255" [tanh.c:16]   --->   Operation 50 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln14)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.40ns)   --->   "%icmp_ln16_1 = icmp_eq  i23 %trunc_ln16, i23 0" [tanh.c:16]   --->   Operation 51 'icmp' 'icmp_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node d)   --->   "%or_ln16 = or i1 %icmp_ln16_1, i1 %icmp_ln16" [tanh.c:16]   --->   Operation 52 'or' 'or_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/2] (5.09ns)   --->   "%tmp_1 = fcmp_ogt  i32 %z_load, i32 0" [tanh.c:16]   --->   Operation 53 'fcmp' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node d)   --->   "%and_ln16 = and i1 %or_ln16, i1 %tmp_1" [tanh.c:16]   --->   Operation 54 'and' 'and_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%d = select i1 %and_ln16, i32 1, i32 -1" [tanh.c:16]   --->   Operation 55 'select' 'd' <Predicate = (!icmp_ln14)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (2.15ns)   --->   "%tanh_custom_tanh_in_load = load i4 %tanh_custom_tanh_in_addr" [tanh.c:27]   --->   Operation 56 'load' 'tanh_custom_tanh_in_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 13> <ROM>
ST_3 : Operation 57 [3/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [tanh.c:29]   --->   Operation 57 'fmul' 'pow_1' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.78>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%y_load = load i32 %y" [tanh.c:26]   --->   Operation 58 'load' 'y_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%xold_load_1 = load i32 %xold" [tanh.c:26]   --->   Operation 59 'load' 'xold_load_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 60 [4/4] (5.78ns)   --->   "%mul = fmul i32 %d, i32 %y_load" [tanh.c:25]   --->   Operation 60 'fmul' 'mul' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [4/4] (5.78ns)   --->   "%mul3 = fmul i32 %d, i32 %xold_load_1" [tanh.c:26]   --->   Operation 61 'fmul' 'mul3' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [2/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [tanh.c:29]   --->   Operation 62 'fmul' 'pow_1' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%y_load_1 = load i32 %y"   --->   Operation 109 'load' 'y_load_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%xold_load = load i32 %xold"   --->   Operation 110 'load' 'xold_load' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %x_2_out, i32 %xold_load"   --->   Operation 111 'write' 'write_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y_out, i32 %y_load_1"   --->   Operation 112 'write' 'write_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.78>
ST_5 : Operation 63 [3/4] (5.78ns)   --->   "%mul = fmul i32 %d, i32 %y_load" [tanh.c:25]   --->   Operation 63 'fmul' 'mul' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [3/4] (5.78ns)   --->   "%mul3 = fmul i32 %d, i32 %xold_load_1" [tanh.c:26]   --->   Operation 64 'fmul' 'mul3' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [4/4] (5.78ns)   --->   "%mul6 = fmul i32 %d, i32 %tanh_custom_tanh_in_load" [tanh.c:27]   --->   Operation 65 'fmul' 'mul6' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [tanh.c:29]   --->   Operation 66 'fmul' 'pow_1' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 67 [2/4] (5.78ns)   --->   "%mul = fmul i32 %d, i32 %y_load" [tanh.c:25]   --->   Operation 67 'fmul' 'mul' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [2/4] (5.78ns)   --->   "%mul3 = fmul i32 %d, i32 %xold_load_1" [tanh.c:26]   --->   Operation 68 'fmul' 'mul3' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [3/4] (5.78ns)   --->   "%mul6 = fmul i32 %d, i32 %tanh_custom_tanh_in_load" [tanh.c:27]   --->   Operation 69 'fmul' 'mul6' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (1.61ns)   --->   "%store_ln14 = store i32 %pow_1, i32 %pow" [tanh.c:14]   --->   Operation 70 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.61>

State 7 <SV = 6> <Delay = 5.78>
ST_7 : Operation 71 [1/4] (5.78ns)   --->   "%mul = fmul i32 %d, i32 %y_load" [tanh.c:25]   --->   Operation 71 'fmul' 'mul' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/4] (5.78ns)   --->   "%mul3 = fmul i32 %d, i32 %xold_load_1" [tanh.c:26]   --->   Operation 72 'fmul' 'mul3' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [2/4] (5.78ns)   --->   "%mul6 = fmul i32 %d, i32 %tanh_custom_tanh_in_load" [tanh.c:27]   --->   Operation 73 'fmul' 'mul6' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.78>
ST_8 : Operation 74 [4/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [tanh.c:25]   --->   Operation 74 'fmul' 'mul2' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [4/4] (5.78ns)   --->   "%mul4 = fmul i32 %mul3, i32 %pow_load" [tanh.c:26]   --->   Operation 75 'fmul' 'mul4' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/4] (5.78ns)   --->   "%mul6 = fmul i32 %d, i32 %tanh_custom_tanh_in_load" [tanh.c:27]   --->   Operation 76 'fmul' 'mul6' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.92>
ST_9 : Operation 77 [3/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [tanh.c:25]   --->   Operation 77 'fmul' 'mul2' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [3/4] (5.78ns)   --->   "%mul4 = fmul i32 %mul3, i32 %pow_load" [tanh.c:26]   --->   Operation 78 'fmul' 'mul4' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [7/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul6" [tanh.c:27]   --->   Operation 79 'fsub' 'z_1' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 80 [2/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [tanh.c:25]   --->   Operation 80 'fmul' 'mul2' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [2/4] (5.78ns)   --->   "%mul4 = fmul i32 %mul3, i32 %pow_load" [tanh.c:26]   --->   Operation 81 'fmul' 'mul4' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [6/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul6" [tanh.c:27]   --->   Operation 82 'fsub' 'z_1' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.92>
ST_11 : Operation 83 [1/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [tanh.c:25]   --->   Operation 83 'fmul' 'mul2' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/4] (5.78ns)   --->   "%mul4 = fmul i32 %mul3, i32 %pow_load" [tanh.c:26]   --->   Operation 84 'fmul' 'mul4' <Predicate = (!icmp_ln14)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [5/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul6" [tanh.c:27]   --->   Operation 85 'fsub' 'z_1' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 86 [7/7] (5.92ns)   --->   "%x = fadd i32 %xold_load_1, i32 %mul2" [tanh.c:25]   --->   Operation 86 'fadd' 'x' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [7/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul4" [tanh.c:26]   --->   Operation 87 'fadd' 'y_1' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [4/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul6" [tanh.c:27]   --->   Operation 88 'fsub' 'z_1' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 89 [6/7] (5.92ns)   --->   "%x = fadd i32 %xold_load_1, i32 %mul2" [tanh.c:25]   --->   Operation 89 'fadd' 'x' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [6/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul4" [tanh.c:26]   --->   Operation 90 'fadd' 'y_1' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [3/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul6" [tanh.c:27]   --->   Operation 91 'fsub' 'z_1' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.92>
ST_14 : Operation 92 [5/7] (5.92ns)   --->   "%x = fadd i32 %xold_load_1, i32 %mul2" [tanh.c:25]   --->   Operation 92 'fadd' 'x' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [5/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul4" [tanh.c:26]   --->   Operation 93 'fadd' 'y_1' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [2/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul6" [tanh.c:27]   --->   Operation 94 'fsub' 'z_1' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.92>
ST_15 : Operation 95 [4/7] (5.92ns)   --->   "%x = fadd i32 %xold_load_1, i32 %mul2" [tanh.c:25]   --->   Operation 95 'fadd' 'x' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [4/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul4" [tanh.c:26]   --->   Operation 96 'fadd' 'y_1' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [1/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul6" [tanh.c:27]   --->   Operation 97 'fsub' 'z_1' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.92>
ST_16 : Operation 98 [3/7] (5.92ns)   --->   "%x = fadd i32 %xold_load_1, i32 %mul2" [tanh.c:25]   --->   Operation 98 'fadd' 'x' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [3/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul4" [tanh.c:26]   --->   Operation 99 'fadd' 'y_1' <Predicate = (!icmp_ln14)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [1/1] (1.61ns)   --->   "%store_ln14 = store i32 %z_1, i32 %z" [tanh.c:14]   --->   Operation 100 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.61>

State 17 <SV = 16> <Delay = 5.92>
ST_17 : Operation 101 [2/7] (5.92ns)   --->   "%x = fadd i32 %xold_load_1, i32 %mul2" [tanh.c:25]   --->   Operation 101 'fadd' 'x' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 102 [2/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul4" [tanh.c:26]   --->   Operation 102 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.92>
ST_18 : Operation 103 [1/7] (5.92ns)   --->   "%x = fadd i32 %xold_load_1, i32 %mul2" [tanh.c:25]   --->   Operation 103 'fadd' 'x' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 104 [1/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul4" [tanh.c:26]   --->   Operation 104 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.61>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [tanh.c:8]   --->   Operation 105 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (1.61ns)   --->   "%store_ln14 = store i32 %x, i32 %xold" [tanh.c:14]   --->   Operation 106 'store' 'store_ln14' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 107 [1/1] (1.61ns)   --->   "%store_ln14 = store i32 %y_1, i32 %y" [tanh.c:14]   --->   Operation 107 'store' 'store_ln14' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body" [tanh.c:14]   --->   Operation 108 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ angle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tanh_custom_tanh_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                        (alloca           ) [ 01111111111111111111]
xold                     (alloca           ) [ 01111111111111111111]
z                        (alloca           ) [ 01111111111111111000]
pow                      (alloca           ) [ 01111110000000000000]
i                        (alloca           ) [ 01100000000000000000]
angle_read               (read             ) [ 00000000000000000000]
store_ln0                (store            ) [ 00000000000000000000]
store_ln0                (store            ) [ 00000000000000000000]
store_ln0                (store            ) [ 00000000000000000000]
store_ln0                (store            ) [ 00000000000000000000]
store_ln0                (store            ) [ 00000000000000000000]
br_ln0                   (br               ) [ 00000000000000000000]
i_1                      (load             ) [ 00000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 00000000000000000000]
icmp_ln14                (icmp             ) [ 01111111111111111000]
empty                    (speclooptripcount) [ 00000000000000000000]
add_ln14                 (add              ) [ 00000000000000000000]
br_ln14                  (br               ) [ 00000000000000000000]
z_load                   (load             ) [ 00011111111111110000]
pow_load                 (load             ) [ 00011111111100000000]
i_cast                   (zext             ) [ 00000000000000000000]
tanh_custom_tanh_in_addr (getelementptr    ) [ 00010000000000000000]
store_ln14               (store            ) [ 00000000000000000000]
bitcast_ln16             (bitcast          ) [ 00000000000000000000]
tmp                      (partselect       ) [ 00000000000000000000]
trunc_ln16               (trunc            ) [ 00000000000000000000]
icmp_ln16                (icmp             ) [ 00000000000000000000]
icmp_ln16_1              (icmp             ) [ 00000000000000000000]
or_ln16                  (or               ) [ 00000000000000000000]
tmp_1                    (fcmp             ) [ 00000000000000000000]
and_ln16                 (and              ) [ 00000000000000000000]
d                        (select           ) [ 00001111100000000000]
tanh_custom_tanh_in_load (load             ) [ 00001111100000000000]
y_load                   (load             ) [ 01110111111111111110]
xold_load_1              (load             ) [ 01110111111111111110]
pow_1                    (fmul             ) [ 00000010000000000000]
store_ln14               (store            ) [ 00000000000000000000]
mul                      (fmul             ) [ 00000000111100000000]
mul3                     (fmul             ) [ 00000000111100000000]
mul6                     (fmul             ) [ 00000000011111110000]
mul2                     (fmul             ) [ 01110000000011111110]
mul4                     (fmul             ) [ 01110000000011111110]
z_1                      (fsub             ) [ 01000000000000001000]
store_ln14               (store            ) [ 00000000000000000000]
x                        (fadd             ) [ 00001000000000000001]
y_1                      (fadd             ) [ 00001000000000000001]
specloopname_ln8         (specloopname     ) [ 00000000000000000000]
store_ln14               (store            ) [ 00000000000000000000]
store_ln14               (store            ) [ 00000000000000000000]
br_ln14                  (br               ) [ 00000000000000000000]
y_load_1                 (load             ) [ 00000000000000000000]
xold_load                (load             ) [ 00000000000000000000]
write_ln0                (write            ) [ 00000000000000000000]
write_ln0                (write            ) [ 00000000000000000000]
ret_ln0                  (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="angle">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angle"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tanh_custom_tanh_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tanh_custom_tanh_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="y_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="xold_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xold/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="z_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="pow_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pow/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="angle_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="angle_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln0_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tanh_custom_tanh_in_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tanh_custom_tanh_in_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tanh_custom_tanh_in_load/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="7"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="z_1/9 x/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="8"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="y_1/12 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="pow_1/2 mul/4 mul6/5 mul2/8 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul3/4 mul4/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pow_1 mul mul2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3 mul4 "/>
</bind>
</comp>

<comp id="145" class="1005" name="reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_1 x "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="3" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_1_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="1"/>
<pin id="176" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln14_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln14_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="z_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_load/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="pow_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln14_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="1"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="bitcast_ln16_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln16_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln16_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln16_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="23" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln16_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="and_ln16_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln16/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="d_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="y_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="3"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="xold_load_1_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="3"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xold_load_1/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln14_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="0" index="1" bw="32" slack="5"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln14_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="0" index="1" bw="32" slack="15"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/16 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln14_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="0" index="1" bw="32" slack="18"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/19 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln14_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="32" slack="18"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/19 "/>
</bind>
</comp>

<comp id="283" class="1004" name="y_load_1_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="3"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load_1/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="xold_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="3"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xold_load/4 "/>
</bind>
</comp>

<comp id="291" class="1005" name="y_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="299" class="1005" name="xold_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="xold "/>
</bind>
</comp>

<comp id="307" class="1005" name="z_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="314" class="1005" name="pow_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pow "/>
</bind>
</comp>

<comp id="321" class="1005" name="i_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln14_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="332" class="1005" name="z_load_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_load "/>
</bind>
</comp>

<comp id="339" class="1005" name="pow_load_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pow_load "/>
</bind>
</comp>

<comp id="346" class="1005" name="tanh_custom_tanh_in_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="1"/>
<pin id="348" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tanh_custom_tanh_in_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="d_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="357" class="1005" name="tanh_custom_tanh_in_load_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="2"/>
<pin id="359" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tanh_custom_tanh_in_load "/>
</bind>
</comp>

<comp id="362" class="1005" name="y_load_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="368" class="1005" name="xold_load_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xold_load_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="mul6_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul6 "/>
</bind>
</comp>

<comp id="379" class="1005" name="y_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="56" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="56" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="119" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="142"><net_src comp="124" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="148"><net_src comp="111" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="78" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="189" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="196"><net_src comp="193" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="200"><net_src comp="174" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="206"><net_src comp="183" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="207" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="210" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="220" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="224" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="128" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="268"><net_src comp="133" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="145" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="145" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="294"><net_src comp="58" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="302"><net_src comp="62" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="310"><net_src comp="66" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="317"><net_src comp="70" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="324"><net_src comp="74" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="331"><net_src comp="177" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="189" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="342"><net_src comp="193" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="349"><net_src comp="98" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="354"><net_src comp="248" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="360"><net_src comp="105" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="365"><net_src comp="256" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="371"><net_src comp="260" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="377"><net_src comp="119" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="382"><net_src comp="115" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="279" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_2_out | {4 }
	Port: y_out | {4 }
 - Input state : 
	Port: tanh_custom_Pipeline_VITIS_LOOP_14_1 : angle | {1 }
	Port: tanh_custom_Pipeline_VITIS_LOOP_14_1 : tanh_custom_tanh_in | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln14 : 1
		add_ln14 : 1
		br_ln14 : 2
		i_cast : 1
		tmp_1 : 1
		tanh_custom_tanh_in_addr : 2
		tanh_custom_tanh_in_load : 3
		pow_1 : 1
		store_ln14 : 2
	State 3
		tmp : 1
		trunc_ln16 : 1
		icmp_ln16 : 2
		icmp_ln16_1 : 2
		or_ln16 : 3
		and_ln16 : 3
		d : 3
	State 4
		mul : 1
		mul3 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_111      |    2    |   306   |   231   |
|          |       grp_fu_115      |    2    |   306   |   231   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_119      |    3    |   143   |   140   |
|          |       grp_fu_124      |    3    |   143   |   140   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln14_fu_177   |    0    |    0    |    8    |
|   icmp   |    icmp_ln16_fu_224   |    0    |    0    |    11   |
|          |   icmp_ln16_1_fu_230  |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|  select  |        d_fu_248       |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln14_fu_183    |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln16_fu_236    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    and   |    and_ln16_fu_242    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|   read   | angle_read_read_fu_78 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_84 |    0    |    0    |    0    |
|          | write_ln0_write_fu_91 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_128      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |     i_cast_fu_197     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|       tmp_fu_210      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln16_fu_220   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    10   |   898   |   823   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|            d_reg_351           |   32   |
|            i_reg_321           |    3   |
|        icmp_ln14_reg_328       |    1   |
|          mul6_reg_374          |   32   |
|        pow_load_reg_339        |   32   |
|           pow_reg_314          |   32   |
|             reg_133            |   32   |
|             reg_139            |   32   |
|             reg_145            |   32   |
|tanh_custom_tanh_in_addr_reg_346|    4   |
|tanh_custom_tanh_in_load_reg_357|   32   |
|       xold_load_1_reg_368      |   32   |
|          xold_reg_299          |   32   |
|           y_1_reg_379          |   32   |
|         y_load_reg_362         |   32   |
|            y_reg_291           |   32   |
|         z_load_reg_332         |   32   |
|            z_reg_307           |   32   |
+--------------------------------+--------+
|              Total             |   488  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_111    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_111    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_119    |  p0  |   4  |  32  |   128  ||    17   |
|     grp_fu_119    |  p1  |   5  |  32  |   160  ||    21   |
|     grp_fu_124    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_124    |  p1  |   3  |  32  |   96   ||    13   |
|     grp_fu_128    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   648  || 13.0746 ||    96   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   898  |   823  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   96   |
|  Register |    -   |    -   |   488  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   13   |  1386  |   919  |
+-----------+--------+--------+--------+--------+
