Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 27 12:33:13 2023
| Host         : DESKTOP-2HQNA93 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             130 |           36 |
| Yes          | No                    | No                     |              68 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------+-----------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |        Enable Signal        |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------+-----------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                             | driver_seg_4/bin_cnt0/sig_cnt_reg[1]_1  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                             | driver_seg_4/bin_cnt0/sig_cnt_reg[2]_0  |                1 |              1 |         1.00 |
|  clk_en3/ce_reg_0    |                             |                                         |                1 |              2 |         2.00 |
|  clk_en3/ce_reg_0    | LED16_G_i_1_n_0             |                                         |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                             | driver_seg_4/bin_cnt0/sig_cnt_reg[1]_0  |                2 |              3 |         1.50 |
|  clk_100mil_BUFG     |                             |                                         |                8 |              9 |         1.12 |
|  CLK100MHZ_IBUF_BUFG |                             |                                         |                9 |             11 |         1.22 |
|  CLK100MHZ_IBUF_BUFG |                             | clk_en2/clear                           |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                             | clk_en3/sig_cnt[0]_i_1__1_n_0           |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                             | driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0 |                8 |             31 |         3.88 |
|  clk_100mil_BUFG     |                             | sig_1000mils_reg[0]_i_1_n_0             |                8 |             32 |         4.00 |
|  clk_100mil_BUFG     | sig_break_time[31]_i_2_n_0  | sig_break_time[31]_i_1_n_0              |               10 |             32 |         3.20 |
|  clk_100mil_BUFG     | sig_round[31]_i_1_n_0       |                                         |                9 |             32 |         3.56 |
|  clk_100mil_BUFG     | sig_round_time[31]_i_2_n_0  | sig_round_time[31]_i_1_n_0              |                9 |             32 |         3.56 |
|  clk_100mil_BUFG     | sig_seconds_set[31]_i_2_n_0 | sig_seconds_set[31]_i_1_n_0             |                9 |             32 |         3.56 |
|  clk_100mil_BUFG     | sig_seconds[31]_i_1_n_0     |                                         |               10 |             34 |         3.40 |
+----------------------+-----------------------------+-----------------------------------------+------------------+----------------+--------------+


