$date
	Fri Sep 16 10:16:31 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0045 $end
$var wire 1 ! clk $end
$var wire 1 " p1 $end
$var reg 1 # p $end
$scope module CLK1 $end
$var reg 1 $ clk $end
$upscope $end
$scope module pulse1 $end
$var wire 1 ! clock $end
$var reg 1 % signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
1"
0!
$end
#4
0%
0"
#8
1%
1"
#12
0%
0"
1$
1!
#24
1%
1"
0$
0!
#28
0%
0"
#32
1%
1"
#36
0%
0"
1$
1!
#48
1%
1"
0$
0!
#52
0%
0"
#56
1%
1"
#60
0%
0"
1$
1!
#72
1%
1"
0$
0!
#76
0%
0"
#80
1%
1"
#84
0%
0"
1$
1!
#96
1%
1"
0$
0!
#100
0%
0"
#104
1%
1"
#108
0%
0"
1$
1!
#120
1%
1"
0$
0!
