{
    "time": 9.393482446670532,
    "sat": "True",
    "synth_result": "(define (gen_impl arg1 arg2)\n\n   (choose\n\n    (apply\n\n     concat\n\n     (list\n\n      (no-op\n\n       (dsl_inst_0\n\n        (bv 0 (bitvector 64))\n\n        (strided-gather arg2 192 0 6 4 8)\n\n        (vector-load arg1 64 0 4 8)\n\n        1\n\n        4\n\n        8\n\n        8))\n\n      (no-op\n\n       (dsl_inst_0\n\n        (bv 0 (bitvector 64))\n\n        (strided-gather arg2 192 1 6 4 8)\n\n        (vector-load arg1 64 0 4 8)\n\n        1\n\n        4\n\n        8\n\n        8))\n\n      (no-op\n\n       (dsl_inst_0\n\n        (bv 0 (bitvector 64))\n\n        (vector-load arg1 64 0 4 8)\n\n        (strided-gather arg2 192 2 6 4 8)\n\n        1\n\n        4\n\n        8\n\n        8))\n\n      (dsl_inst_0\n\n       (bv 0 (bitvector 64))\n\n       (no-op (vector-load arg1 64 0 4 8))\n\n       (strided-gather arg2 192 3 6 4 8)\n\n       1\n\n       4\n\n       8\n\n       8)\n\n      (dsl_inst_0\n\n       (bv 0 (bitvector 64))\n\n       (no-op (vector-load arg1 64 0 4 8))\n\n       (no-op (strided-gather arg2 192 4 6 4 8))\n\n       1\n\n       4\n\n       8\n\n       8)\n\n      (no-op\n\n       (dsl_inst_0\n\n        (bv 0 (bitvector 64))\n\n        (strided-gather arg2 192 5 6 4 8)\n\n        (vector-load arg1 64 0 4 8)\n\n        1\n\n        4\n\n        8\n\n        8))\n\n      (no-op\n\n       (dsl_inst_0\n\n        (bv 0 (bitvector 64))\n\n        arg1\n\n        (strided-gather arg2 192 0 6 4 8)\n\n        1\n\n        4\n\n        8\n\n        8))\n\n      (dsl_inst_0\n\n       (bv 0 (bitvector 64))\n\n       (no-op (strided-gather arg2 192 1 6 4 8))\n\n       arg1\n\n       1\n\n       4\n\n       8\n\n       8)\n\n      (no-op\n\n       (dsl_inst_0\n\n        (bv 0 (bitvector 64))\n\n        (strided-gather arg2 192 2 6 4 8)\n\n        arg1\n\n        1\n\n        4\n\n        8\n\n        8))\n\n      (no-op\n\n       (dsl_inst_0\n\n        (bv 0 (bitvector 64))\n\n        (strided-gather arg2 192 3 6 4 8)\n\n        (vector-load arg1 64 4 4 8)\n\n        1\n\n        4\n\n        8\n\n        8))\n\n      (dsl_inst_0\n\n       (bv 0 (bitvector 64))\n\n       (no-op arg1)\n\n       (strided-gather arg2 192 4 6 4 8)\n\n       1\n\n       4\n\n       8\n\n       8)\n\n      (no-op\n\n       (dsl_inst_0\n\n        (bv 0 (bitvector 64))\n\n        arg1\n\n        (strided-gather arg2 192 5 6 4 8)\n\n        1\n\n        4\n\n        8\n\n        8))))))\n",
    "num_iterations": 2
}