Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 29 18:04:38 2021
| Host         : DESKTOP-SGG39FO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Counter_1Hz_tl_4_timing_summary_routed.rpt -pb Counter_1Hz_tl_4_timing_summary_routed.pb -rpx Counter_1Hz_tl_4_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter_1Hz_tl_4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.931        0.000                      0                  358        0.174        0.000                      0                  358        4.500        0.000                       0                   143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.931        0.000                      0                  358        0.174        0.000                      0                  358        4.500        0.000                       0                   143  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 debouncer_btnR/s_debounceCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/s_debounceCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.857ns (18.687%)  route 3.729ns (81.313%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.731     5.334    debouncer_btnR/clk
    SLICE_X85Y52         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y52         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  debouncer_btnR/s_debounceCnt_reg[1]/Q
                         net (fo=3, routed)           0.970     6.760    debouncer_btnR/s_debounceCnt_reg_n_0_[1]
    SLICE_X82Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.884 f  debouncer_btnR/s_debounceCnt[21]_i_3__1/O
                         net (fo=2, routed)           1.278     8.162    debouncer_btnR/s_debounceCnt[21]_i_3__1_n_0
    SLICE_X82Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  debouncer_btnR/s_debounceCnt[21]_i_2__1/O
                         net (fo=16, routed)          0.826     9.112    debouncer_btnR/s_debounceCnt[21]_i_2__1_n_0
    SLICE_X82Y56         LUT2 (Prop_lut2_I0_O)        0.153     9.265 r  debouncer_btnR/s_debounceCnt[22]_i_2__1/O
                         net (fo=8, routed)           0.655     9.920    debouncer_btnR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X86Y54         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.612    15.035    debouncer_btnR/clk
    SLICE_X86Y54         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[11]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y54         FDRE (Setup_fdre_C_CE)      -0.408    14.850    debouncer_btnR/s_debounceCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 debouncer_btnR/s_debounceCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/s_debounceCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.857ns (18.687%)  route 3.729ns (81.313%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.731     5.334    debouncer_btnR/clk
    SLICE_X85Y52         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y52         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  debouncer_btnR/s_debounceCnt_reg[1]/Q
                         net (fo=3, routed)           0.970     6.760    debouncer_btnR/s_debounceCnt_reg_n_0_[1]
    SLICE_X82Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.884 f  debouncer_btnR/s_debounceCnt[21]_i_3__1/O
                         net (fo=2, routed)           1.278     8.162    debouncer_btnR/s_debounceCnt[21]_i_3__1_n_0
    SLICE_X82Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  debouncer_btnR/s_debounceCnt[21]_i_2__1/O
                         net (fo=16, routed)          0.826     9.112    debouncer_btnR/s_debounceCnt[21]_i_2__1_n_0
    SLICE_X82Y56         LUT2 (Prop_lut2_I0_O)        0.153     9.265 r  debouncer_btnR/s_debounceCnt[22]_i_2__1/O
                         net (fo=8, routed)           0.655     9.920    debouncer_btnR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X86Y54         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.612    15.035    debouncer_btnR/clk
    SLICE_X86Y54         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[9]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y54         FDRE (Setup_fdre_C_CE)      -0.408    14.850    debouncer_btnR/s_debounceCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 debouncer_btnD/s_debounceCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnD/s_debounceCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.854ns (18.839%)  route 3.679ns (81.161%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.730     5.333    debouncer_btnD/clk
    SLICE_X82Y56         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y56         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  debouncer_btnD/s_debounceCnt_reg[14]/Q
                         net (fo=3, routed)           0.837     6.626    debouncer_btnD/s_debounceCnt_reg_n_0_[14]
    SLICE_X82Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.750 r  debouncer_btnD/s_debounceCnt[21]_i_5__0/O
                         net (fo=2, routed)           0.999     7.749    debouncer_btnD/s_debounceCnt[21]_i_5__0_n_0
    SLICE_X82Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.873 r  debouncer_btnD/s_debounceCnt[21]_i_2__0/O
                         net (fo=16, routed)          1.148     9.021    debouncer_btnD/s_debounceCnt[21]_i_2__0_n_0
    SLICE_X83Y57         LUT2 (Prop_lut2_I0_O)        0.150     9.171 r  debouncer_btnD/s_debounceCnt[22]_i_2__0/O
                         net (fo=8, routed)           0.695     9.866    debouncer_btnD/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X82Y52         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.611    15.034    debouncer_btnD/clk
    SLICE_X82Y52         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[11]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X82Y52         FDRE (Setup_fdre_C_CE)      -0.407    14.866    debouncer_btnD/s_debounceCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 debouncer_btnD/s_debounceCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnD/s_debounceCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.854ns (18.839%)  route 3.679ns (81.161%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.730     5.333    debouncer_btnD/clk
    SLICE_X82Y56         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y56         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  debouncer_btnD/s_debounceCnt_reg[14]/Q
                         net (fo=3, routed)           0.837     6.626    debouncer_btnD/s_debounceCnt_reg_n_0_[14]
    SLICE_X82Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.750 r  debouncer_btnD/s_debounceCnt[21]_i_5__0/O
                         net (fo=2, routed)           0.999     7.749    debouncer_btnD/s_debounceCnt[21]_i_5__0_n_0
    SLICE_X82Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.873 r  debouncer_btnD/s_debounceCnt[21]_i_2__0/O
                         net (fo=16, routed)          1.148     9.021    debouncer_btnD/s_debounceCnt[21]_i_2__0_n_0
    SLICE_X83Y57         LUT2 (Prop_lut2_I0_O)        0.150     9.171 r  debouncer_btnD/s_debounceCnt[22]_i_2__0/O
                         net (fo=8, routed)           0.695     9.866    debouncer_btnD/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X82Y52         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.611    15.034    debouncer_btnD/clk
    SLICE_X82Y52         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[6]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X82Y52         FDRE (Setup_fdre_C_CE)      -0.407    14.866    debouncer_btnD/s_debounceCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 debouncer_btnD/s_debounceCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnD/s_debounceCnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.854ns (18.839%)  route 3.679ns (81.161%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.730     5.333    debouncer_btnD/clk
    SLICE_X82Y56         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y56         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  debouncer_btnD/s_debounceCnt_reg[14]/Q
                         net (fo=3, routed)           0.837     6.626    debouncer_btnD/s_debounceCnt_reg_n_0_[14]
    SLICE_X82Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.750 r  debouncer_btnD/s_debounceCnt[21]_i_5__0/O
                         net (fo=2, routed)           0.999     7.749    debouncer_btnD/s_debounceCnt[21]_i_5__0_n_0
    SLICE_X82Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.873 r  debouncer_btnD/s_debounceCnt[21]_i_2__0/O
                         net (fo=16, routed)          1.148     9.021    debouncer_btnD/s_debounceCnt[21]_i_2__0_n_0
    SLICE_X83Y57         LUT2 (Prop_lut2_I0_O)        0.150     9.171 r  debouncer_btnD/s_debounceCnt[22]_i_2__0/O
                         net (fo=8, routed)           0.695     9.866    debouncer_btnD/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X82Y52         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.611    15.034    debouncer_btnD/clk
    SLICE_X82Y52         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[8]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X82Y52         FDRE (Setup_fdre_C_CE)      -0.407    14.866    debouncer_btnD/s_debounceCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 debouncer_btnD/s_debounceCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnD/s_debounceCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.854ns (18.839%)  route 3.679ns (81.161%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.730     5.333    debouncer_btnD/clk
    SLICE_X82Y56         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y56         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  debouncer_btnD/s_debounceCnt_reg[14]/Q
                         net (fo=3, routed)           0.837     6.626    debouncer_btnD/s_debounceCnt_reg_n_0_[14]
    SLICE_X82Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.750 r  debouncer_btnD/s_debounceCnt[21]_i_5__0/O
                         net (fo=2, routed)           0.999     7.749    debouncer_btnD/s_debounceCnt[21]_i_5__0_n_0
    SLICE_X82Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.873 r  debouncer_btnD/s_debounceCnt[21]_i_2__0/O
                         net (fo=16, routed)          1.148     9.021    debouncer_btnD/s_debounceCnt[21]_i_2__0_n_0
    SLICE_X83Y57         LUT2 (Prop_lut2_I0_O)        0.150     9.171 r  debouncer_btnD/s_debounceCnt[22]_i_2__0/O
                         net (fo=8, routed)           0.695     9.866    debouncer_btnD/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X82Y52         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.611    15.034    debouncer_btnD/clk
    SLICE_X82Y52         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[9]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X82Y52         FDRE (Setup_fdre_C_CE)      -0.407    14.866    debouncer_btnD/s_debounceCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 debouncer_btnR/s_debounceCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/s_debounceCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.857ns (19.318%)  route 3.579ns (80.682%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.731     5.334    debouncer_btnR/clk
    SLICE_X85Y52         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y52         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  debouncer_btnR/s_debounceCnt_reg[1]/Q
                         net (fo=3, routed)           0.970     6.760    debouncer_btnR/s_debounceCnt_reg_n_0_[1]
    SLICE_X82Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.884 f  debouncer_btnR/s_debounceCnt[21]_i_3__1/O
                         net (fo=2, routed)           1.278     8.162    debouncer_btnR/s_debounceCnt[21]_i_3__1_n_0
    SLICE_X82Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  debouncer_btnR/s_debounceCnt[21]_i_2__1/O
                         net (fo=16, routed)          0.826     9.112    debouncer_btnR/s_debounceCnt[21]_i_2__1_n_0
    SLICE_X82Y56         LUT2 (Prop_lut2_I0_O)        0.153     9.265 r  debouncer_btnR/s_debounceCnt[22]_i_2__1/O
                         net (fo=8, routed)           0.505     9.770    debouncer_btnR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X82Y53         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.610    15.033    debouncer_btnR/clk
    SLICE_X82Y53         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[6]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y53         FDRE (Setup_fdre_C_CE)      -0.408    14.864    debouncer_btnR/s_debounceCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 debouncer_btnR/s_debounceCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/s_debounceCnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.857ns (19.318%)  route 3.579ns (80.682%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.731     5.334    debouncer_btnR/clk
    SLICE_X85Y52         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y52         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  debouncer_btnR/s_debounceCnt_reg[1]/Q
                         net (fo=3, routed)           0.970     6.760    debouncer_btnR/s_debounceCnt_reg_n_0_[1]
    SLICE_X82Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.884 f  debouncer_btnR/s_debounceCnt[21]_i_3__1/O
                         net (fo=2, routed)           1.278     8.162    debouncer_btnR/s_debounceCnt[21]_i_3__1_n_0
    SLICE_X82Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  debouncer_btnR/s_debounceCnt[21]_i_2__1/O
                         net (fo=16, routed)          0.826     9.112    debouncer_btnR/s_debounceCnt[21]_i_2__1_n_0
    SLICE_X82Y56         LUT2 (Prop_lut2_I0_O)        0.153     9.265 r  debouncer_btnR/s_debounceCnt[22]_i_2__1/O
                         net (fo=8, routed)           0.505     9.770    debouncer_btnR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X82Y53         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.610    15.033    debouncer_btnR/clk
    SLICE_X82Y53         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[8]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y53         FDRE (Setup_fdre_C_CE)      -0.408    14.864    debouncer_btnR/s_debounceCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 debouncer_btnR/s_debounceCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/s_debounceCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.857ns (20.050%)  route 3.417ns (79.950%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.731     5.334    debouncer_btnR/clk
    SLICE_X85Y52         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y52         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  debouncer_btnR/s_debounceCnt_reg[1]/Q
                         net (fo=3, routed)           0.970     6.760    debouncer_btnR/s_debounceCnt_reg_n_0_[1]
    SLICE_X82Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.884 f  debouncer_btnR/s_debounceCnt[21]_i_3__1/O
                         net (fo=2, routed)           1.278     8.162    debouncer_btnR/s_debounceCnt[21]_i_3__1_n_0
    SLICE_X82Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  debouncer_btnR/s_debounceCnt[21]_i_2__1/O
                         net (fo=16, routed)          0.826     9.112    debouncer_btnR/s_debounceCnt[21]_i_2__1_n_0
    SLICE_X82Y56         LUT2 (Prop_lut2_I0_O)        0.153     9.265 r  debouncer_btnR/s_debounceCnt[22]_i_2__1/O
                         net (fo=8, routed)           0.343     9.608    debouncer_btnR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X84Y56         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.610    15.033    debouncer_btnR/clk
    SLICE_X84Y56         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[14]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y56         FDRE (Setup_fdre_C_CE)      -0.372    14.900    debouncer_btnR/s_debounceCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 debouncer_btnR/s_debounceCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/s_debounceCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.857ns (20.050%)  route 3.417ns (79.950%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.731     5.334    debouncer_btnR/clk
    SLICE_X85Y52         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y52         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  debouncer_btnR/s_debounceCnt_reg[1]/Q
                         net (fo=3, routed)           0.970     6.760    debouncer_btnR/s_debounceCnt_reg_n_0_[1]
    SLICE_X82Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.884 f  debouncer_btnR/s_debounceCnt[21]_i_3__1/O
                         net (fo=2, routed)           1.278     8.162    debouncer_btnR/s_debounceCnt[21]_i_3__1_n_0
    SLICE_X82Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  debouncer_btnR/s_debounceCnt[21]_i_2__1/O
                         net (fo=16, routed)          0.826     9.112    debouncer_btnR/s_debounceCnt[21]_i_2__1_n_0
    SLICE_X82Y56         LUT2 (Prop_lut2_I0_O)        0.153     9.265 r  debouncer_btnR/s_debounceCnt[22]_i_2__1/O
                         net (fo=8, routed)           0.343     9.608    debouncer_btnR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X84Y56         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.610    15.033    debouncer_btnR/clk
    SLICE_X84Y56         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[18]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y56         FDRE (Setup_fdre_C_CE)      -0.372    14.900    debouncer_btnR/s_debounceCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  5.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 debouncer_btnU/s_dirtyIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnU/s_previousIn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.606     1.525    debouncer_btnU/clk
    SLICE_X87Y59         FDRE                                         r  debouncer_btnU/s_dirtyIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  debouncer_btnU/s_dirtyIn_reg/Q
                         net (fo=3, routed)           0.119     1.785    debouncer_btnU/s_dirtyIn
    SLICE_X87Y58         FDRE                                         r  debouncer_btnU/s_previousIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.043    debouncer_btnU/clk
    SLICE_X87Y58         FDRE                                         r  debouncer_btnU/s_previousIn_reg/C
                         clock pessimism             -0.501     1.541    
    SLICE_X87Y58         FDRE (Hold_fdre_C_D)         0.070     1.611    debouncer_btnU/s_previousIn_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 debouncer_btnD/s_dirtyIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnD/s_previousIn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.605     1.524    debouncer_btnD/clk
    SLICE_X83Y58         FDRE                                         r  debouncer_btnD/s_dirtyIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  debouncer_btnD/s_dirtyIn_reg/Q
                         net (fo=3, routed)           0.128     1.793    debouncer_btnD/s_dirtyIn
    SLICE_X83Y57         FDRE                                         r  debouncer_btnD/s_previousIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.877     2.042    debouncer_btnD/clk
    SLICE_X83Y57         FDRE                                         r  debouncer_btnD/s_previousIn_reg/C
                         clock pessimism             -0.501     1.540    
    SLICE_X83Y57         FDRE (Hold_fdre_C_D)         0.070     1.610    debouncer_btnD/s_previousIn_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 debouncer_btnR/s_debounceCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/s_pulsedOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.840%)  route 0.130ns (41.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.606     1.525    debouncer_btnR/clk
    SLICE_X82Y55         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  debouncer_btnR/s_debounceCnt_reg[0]/Q
                         net (fo=4, routed)           0.130     1.796    debouncer_btnR/s_debounceCnt_reg_n_0_[0]
    SLICE_X82Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.841 r  debouncer_btnR/s_pulsedOut_i_1__1/O
                         net (fo=1, routed)           0.000     1.841    debouncer_btnR/s_pulsedOut_i_1__1_n_0
    SLICE_X82Y54         FDRE                                         r  debouncer_btnR/s_pulsedOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.043    debouncer_btnR/clk
    SLICE_X82Y54         FDRE                                         r  debouncer_btnR/s_pulsedOut_reg/C
                         clock pessimism             -0.501     1.541    
    SLICE_X82Y54         FDRE (Hold_fdre_C_D)         0.092     1.633    debouncer_btnR/s_pulsedOut_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 debouncer_btnU/s_debounceCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnU/s_debounceCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.607     1.526    debouncer_btnU/clk
    SLICE_X88Y56         FDRE                                         r  debouncer_btnU/s_debounceCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  debouncer_btnU/s_debounceCnt_reg[15]/Q
                         net (fo=3, routed)           0.079     1.769    debouncer_btnU/s_debounceCnt_reg_n_0_[15]
    SLICE_X88Y56         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.898 r  debouncer_btnU/s_debounceCnt0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     1.898    debouncer_btnU/s_debounceCnt0[16]
    SLICE_X88Y56         FDRE                                         r  debouncer_btnU/s_debounceCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.879     2.044    debouncer_btnU/clk
    SLICE_X88Y56         FDRE                                         r  debouncer_btnU/s_debounceCnt_reg[16]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y56         FDRE (Hold_fdre_C_D)         0.134     1.660    debouncer_btnU/s_debounceCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 debouncer_btnC/s_debounceCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnC/s_debounceCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.606     1.525    debouncer_btnC/clk
    SLICE_X84Y53         FDRE                                         r  debouncer_btnC/s_debounceCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  debouncer_btnC/s_debounceCnt_reg[15]/Q
                         net (fo=3, routed)           0.079     1.769    debouncer_btnC/s_debounceCnt_reg_n_0_[15]
    SLICE_X84Y53         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.898 r  debouncer_btnC/s_debounceCnt0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     1.898    debouncer_btnC/s_debounceCnt0_inferred__0/i__carry__2_n_4
    SLICE_X84Y53         FDRE                                         r  debouncer_btnC/s_debounceCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.043    debouncer_btnC/clk
    SLICE_X84Y53         FDRE                                         r  debouncer_btnC/s_debounceCnt_reg[16]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X84Y53         FDRE (Hold_fdre_C_D)         0.134     1.659    debouncer_btnC/s_debounceCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 debouncer_btnC/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnC/s_debounceCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.607     1.526    debouncer_btnC/clk
    SLICE_X84Y50         FDRE                                         r  debouncer_btnC/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  debouncer_btnC/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.079     1.770    debouncer_btnC/s_debounceCnt_reg_n_0_[3]
    SLICE_X84Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.899 r  debouncer_btnC/s_debounceCnt0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     1.899    debouncer_btnC/s_debounceCnt0_inferred__0/i__carry_n_4
    SLICE_X84Y50         FDRE                                         r  debouncer_btnC/s_debounceCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.879     2.044    debouncer_btnC/clk
    SLICE_X84Y50         FDRE                                         r  debouncer_btnC/s_debounceCnt_reg[4]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X84Y50         FDRE (Hold_fdre_C_D)         0.134     1.660    debouncer_btnC/s_debounceCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 debouncer_btnU/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnU/s_debounceCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.607     1.526    debouncer_btnU/clk
    SLICE_X88Y53         FDRE                                         r  debouncer_btnU/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  debouncer_btnU/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.079     1.770    debouncer_btnU/s_debounceCnt_reg_n_0_[3]
    SLICE_X88Y53         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.899 r  debouncer_btnU/s_debounceCnt0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     1.899    debouncer_btnU/s_debounceCnt0[4]
    SLICE_X88Y53         FDRE                                         r  debouncer_btnU/s_debounceCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.879     2.044    debouncer_btnU/clk
    SLICE_X88Y53         FDRE                                         r  debouncer_btnU/s_debounceCnt_reg[4]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y53         FDRE (Hold_fdre_C_D)         0.134     1.660    debouncer_btnU/s_debounceCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 debouncer_btnD/s_debounceCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnD/s_debounceCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.606     1.525    debouncer_btnD/clk
    SLICE_X83Y54         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  debouncer_btnD/s_debounceCnt_reg[15]/Q
                         net (fo=3, routed)           0.078     1.744    debouncer_btnD/s_debounceCnt_reg_n_0_[15]
    SLICE_X83Y54         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.871 r  debouncer_btnD/s_debounceCnt0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     1.871    debouncer_btnD/s_debounceCnt0_inferred__0/i__carry__2_n_4
    SLICE_X83Y54         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.043    debouncer_btnD/clk
    SLICE_X83Y54         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[16]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y54         FDRE (Hold_fdre_C_D)         0.105     1.630    debouncer_btnD/s_debounceCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 debouncer_btnD/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnD/s_debounceCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.607     1.526    debouncer_btnD/clk
    SLICE_X83Y51         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  debouncer_btnD/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.079     1.746    debouncer_btnD/s_debounceCnt_reg_n_0_[3]
    SLICE_X83Y51         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.873 r  debouncer_btnD/s_debounceCnt0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     1.873    debouncer_btnD/s_debounceCnt0_inferred__0/i__carry_n_4
    SLICE_X83Y51         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.879     2.044    debouncer_btnD/clk
    SLICE_X83Y51         FDRE                                         r  debouncer_btnD/s_debounceCnt_reg[4]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X83Y51         FDRE (Hold_fdre_C_D)         0.105     1.631    debouncer_btnD/s_debounceCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 debouncer_btnR/s_debounceCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/s_debounceCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.606     1.525    debouncer_btnR/clk
    SLICE_X85Y55         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  debouncer_btnR/s_debounceCnt_reg[15]/Q
                         net (fo=3, routed)           0.079     1.746    debouncer_btnR/s_debounceCnt_reg_n_0_[15]
    SLICE_X85Y55         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.873 r  debouncer_btnR/s_debounceCnt0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     1.873    debouncer_btnR/s_debounceCnt0_inferred__0/i__carry__2_n_4
    SLICE_X85Y55         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.043    debouncer_btnR/clk
    SLICE_X85Y55         FDRE                                         r  debouncer_btnR/s_debounceCnt_reg[16]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X85Y55         FDRE (Hold_fdre_C_D)         0.105     1.630    debouncer_btnR/s_debounceCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y57    blinking_module/yout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y54    counter/s_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y58    counter/s_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y58    counter/s_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y58    counter/s_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y50    debouncer_btnC/s_debounceCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y52    debouncer_btnC/s_debounceCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y51    debouncer_btnC/s_debounceCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y52    debouncer_btnC/s_debounceCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y56    debouncer_btnR/s_dirtyIn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y56    s_btnR_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y57    blinking_module/yout_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    counter/s_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    counter/s_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    counter/s_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y50    debouncer_btnC/s_debounceCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y52    debouncer_btnC/s_debounceCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y51    debouncer_btnC/s_debounceCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y52    debouncer_btnC/s_debounceCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    debouncer_btnR/s_debounceCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    debouncer_btnR/s_previousIn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y58    debouncer_btnD/s_dirtyIn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    debouncer_btnD/s_previousIn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y58    s_btnD_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y57    blinking_module/yout_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y54    counter/s_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y54    counter/s_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    counter/s_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y58    counter/s_count_reg[2]/C



