/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_ASRC_H_
#define CSLR_ASRC_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for SRC_CONTROL_CFG
**************************************************************************/
typedef struct {
    volatile Uint32 SRCFFCTRL;
    volatile Uint32 SRCCTRL;
    volatile Uint32 SRCSTS;
    volatile Uint8  RSVD0[4];
} CSL_Config_generated_memory_mapsrc_control_cfgRegs;


/**************************************************************************
* Register Overlay Structure for FIFO_SRC_CFG
**************************************************************************/
typedef struct {
    volatile Uint32 GFFCTRL;
    volatile Uint32 GSRCCTRL;
} CSL_Config_generated_memory_mapfifo_src_cfgRegs;


/**************************************************************************
* Register Overlay Structure for CLOCK_CFG
**************************************************************************/
typedef struct {
    volatile Uint32 ICKGENSTL;
    volatile Uint32 ICKGENSTH;
    volatile Uint32 ICKGENRTL;
    volatile Uint32 ICKGENRTH;
    volatile Uint32 ICKLPRTL;
    volatile Uint32 ICKPRTH;
    volatile Uint32 ICKZCNT;
    volatile Uint32 ICKZCTRL;
    volatile Uint32 OCKGENSTL;
    volatile Uint32 OCKGENSTH;
    volatile Uint32 OCKGENRTL;
    volatile Uint32 OCKGENRTH;
    volatile Uint32 OCKLPRTL;
    volatile Uint32 OCKLPRTH;
    volatile Uint32 OCKLPSTL;
    volatile Uint32 OCKLPSTH;
    volatile Uint32 OCKZCNT;
    volatile Uint32 OCKZCTRL;
    volatile Uint32 ICKLPORTL;
    volatile Uint32 ICKLPORTH;
    volatile Uint32 OCKLPORTL;
    volatile Uint32 OCKLPORTH;
    volatile Uint8  RSVD0[40];
} CSL_Config_generated_memory_mapclock_cfgRegs;


/**************************************************************************
* Register Overlay Structure
**************************************************************************/
typedef struct {
    volatile Uint32 PID;
    volatile Uint8  RSVD1[12];
    volatile Uint32 SYSCONFIG;
    volatile Uint8  RSVD2[12];
    volatile Uint32 IRQEOI;
    volatile Uint32 IFIRQRAW;
    volatile Uint32 IFIRQENSTS;
    volatile Uint32 IFIRQENSET;
    volatile Uint32 IFIRQENCLR;
    volatile Uint32 OFIRQRAW;
    volatile Uint32 OFIRQENSTS;
    volatile Uint32 OFIRQENSET;
    volatile Uint32 OFIRQENCLR;
    volatile Uint32 IGIRQRAW;
    volatile Uint32 IGIRQENSTS;
    volatile Uint32 IGIRQENSET;
    volatile Uint32 IGIRQENCLR;
    volatile Uint32 OGIRQRAW;
    volatile Uint32 OGIRQENSTS;
    volatile Uint32 OGIRQENSET;
    volatile Uint32 OGIRQENCLR;
    volatile Uint32 ERIRQRAW;
    volatile Uint32 ERIRQENSTS;
    volatile Uint32 ERIRQENSET;
    volatile Uint32 ERIRQENCLR;
    volatile Uint32 IGRPSEL[4];
    volatile Uint8  RSVD3[16];
    volatile Uint32 OGRPSEL[4];
    volatile Uint8  RSVD4[92];
    CSL_Config_generated_memory_mapsrc_control_cfgRegs	SRC_CONTROL_CFG[8];
    CSL_Config_generated_memory_mapfifo_src_cfgRegs	FIFO_SRC_CFG[4];
    volatile Uint8  RSVD5[96];
    CSL_Config_generated_memory_mapclock_cfgRegs	CLOCK_CFG[4];
    volatile Uint32 ICKDIV;
    volatile Uint32 OCKDIV;
} CSL_ASRC_config_generated_memory_mapRegs;




/**************************************************************************
* Register Overlay Structure for GROUP_INPUT_FIFO
**************************************************************************/
typedef struct {
    volatile Uint32 GIFDATAL;
    volatile Uint32 GIFDATAR;
} CSL_Group_generated_memory_mapgroup_input_fifoRegs;


/**************************************************************************
* Register Overlay Structure for GROUP_OUTPUT_FIFO
**************************************************************************/
typedef struct {
    volatile Uint32 GOFDATAL;
    volatile Uint32 GOFDATAR;
} CSL_Group_generated_memory_mapgroup_output_fifoRegs;


/**************************************************************************
* Register Overlay Structure
**************************************************************************/
typedef struct {
    CSL_Group_generated_memory_mapgroup_input_fifoRegs	GROUP_INPUT_FIFO[8];
    volatile Uint8  RSVD0[64];
    CSL_Group_generated_memory_mapgroup_output_fifoRegs	GROUP_OUTPUT_FIFO[8];
} CSL_ASRC_group_generated_memory_mapRegs;




/**************************************************************************
* Register Overlay Structure for STREAM_INPUT_FIFO
**************************************************************************/
typedef struct {
    volatile Uint32 SIFDATAL;
    volatile Uint8  RSVD0[252];
    volatile Uint32 SIFDATAR;
    volatile Uint8  RSVD1[252];
} CSL_Stream_generated_memory_mapstream_input_fifoRegs;


/**************************************************************************
* Register Overlay Structure for STREAM_OUTPUT_FIFO
**************************************************************************/
typedef struct {
    volatile Uint32 SOFDATAL;
    volatile Uint8  RSVD0[252];
    volatile Uint32 SOFDATAR;
    volatile Uint8  RSVD1[252];
} CSL_Stream_generated_memory_mapstream_output_fifoRegs;


/**************************************************************************
* Register Overlay Structure
**************************************************************************/
typedef struct {
    CSL_Stream_generated_memory_mapstream_input_fifoRegs	STREAM_INPUT_FIFO[8];
    CSL_Stream_generated_memory_mapstream_output_fifoRegs	STREAM_OUTPUT_FIFO[8];
} CSL_ASRC_stream_generated_memory_mapRegs;




/**************************************************************************
* Register Macros
**************************************************************************/

/* Register Macros for config_generated_memory_map */

/* PID */
#define CSL_ASRC_PID                                            (0x0U)

/* IRQEOI */
#define CSL_ASRC_IRQEOI                                         (0x20U)

/* SYSCONFIG */
#define CSL_ASRC_SYSCONFIG                                      (0x10U)

/* IFIRQRAW */
#define CSL_ASRC_IFIRQRAW                                       (0x24U)

/* IFIRQENSTS */
#define CSL_ASRC_IFIRQENSTS                                     (0x28U)

/* IFIRQENSET */
#define CSL_ASRC_IFIRQENSET                                     (0x2CU)

/* IFIRQENCLR */
#define CSL_ASRC_IFIRQENCLR                                     (0x30U)

/* OFIRQRAW */
#define CSL_ASRC_OFIRQRAW                                       (0x34U)

/* OFIRQENSTS */
#define CSL_ASRC_OFIRQENSTS                                     (0x38U)

/* OFIRQENSET */
#define CSL_ASRC_OFIRQENSET                                     (0x3CU)

/* OFIRQENCLR */
#define CSL_ASRC_OFIRQENCLR                                     (0x40U)

/* IGIRQRAW */
#define CSL_ASRC_IGIRQRAW                                       (0x44U)

/* IGIRQENSTS */
#define CSL_ASRC_IGIRQENSTS                                     (0x48U)

/* IGIRQENSET */
#define CSL_ASRC_IGIRQENSET                                     (0x4CU)

/* IGIRQENCLR */
#define CSL_ASRC_IGIRQENCLR                                     (0x50U)

/* OGIRQRAW */
#define CSL_ASRC_OGIRQRAW                                       (0x54U)

/* OGIRQENSTS */
#define CSL_ASRC_OGIRQENSTS                                     (0x58U)

/* OGIRQENSET */
#define CSL_ASRC_OGIRQENSET                                     (0x5CU)

/* OGIRQENCLR */
#define CSL_ASRC_OGIRQENCLR                                     (0x60U)

/* ERIRQRAW */
#define CSL_ASRC_ERIRQRAW                                       (0x64U)

/* ERIRQENSTS */
#define CSL_ASRC_ERIRQENSTS                                     (0x68U)

/* ERIRQENSET */
#define CSL_ASRC_ERIRQENSET                                     (0x6CU)

/* ERIRQENCLR */
#define CSL_ASRC_ERIRQENCLR                                     (0x70U)

/* IGRPSEL */
#define CSL_ASRC_IGRPSEL(i)                                     (0x74U + ((i) * (0x4U)))

/* OGRPSEL */
#define CSL_ASRC_OGRPSEL(i)                                     (0x94U + ((i) * (0x4U)))

/* ICKDIV */
#define CSL_ASRC_ICKDIV                                         (0x400U)

/* OCKDIV */
#define CSL_ASRC_OCKDIV                                         (0x404U)

/* SRCFFCTRL */
#define CSL_ASRC_SRCFFCTRL(n)                                   (0x100U + ((n) * (0x10U)))

/* SRCCTRL */
#define CSL_ASRC_SRCCTRL(n)                                     (0x104U + ((n) * (0x10U)))

/* SRCSTS */
#define CSL_ASRC_SRCSTS(n)                                      (0x108U + ((n) * (0x10U)))

/* GFFCTRL */
#define CSL_ASRC_GFFCTRL(n)                                     (0x180U + ((n) * (0x8U)))

/* GSRCCTRL */
#define CSL_ASRC_GSRCCTRL(n)                                    (0x184U + ((n) * (0x8U)))

/* ICKGENSTL */
#define CSL_ASRC_ICKGENSTL(n)                                   (0x200U + ((n) * (0x80U)))

/* ICKGENSTH */
#define CSL_ASRC_ICKGENSTH(n)                                   (0x204U + ((n) * (0x80U)))

/* ICKGENRTL */
#define CSL_ASRC_ICKGENRTL(n)                                   (0x208U + ((n) * (0x80U)))

/* ICKGENRTH */
#define CSL_ASRC_ICKGENRTH(n)                                   (0x20CU + ((n) * (0x80U)))

/* ICKLPRTL */
#define CSL_ASRC_ICKLPRTL(n)                                    (0x210U + ((n) * (0x80U)))

/* ICKPRTH */
#define CSL_ASRC_ICKPRTH(n)                                     (0x214U + ((n) * (0x80U)))

/* ICKZCNT */
#define CSL_ASRC_ICKZCNT(n)                                     (0x218U + ((n) * (0x80U)))

/* ICKZCTRL */
#define CSL_ASRC_ICKZCTRL(n)                                    (0x21CU + ((n) * (0x80U)))

/* OCKGENSTL */
#define CSL_ASRC_OCKGENSTL(n)                                   (0x220U + ((n) * (0x80U)))

/* OCKGENSTH */
#define CSL_ASRC_OCKGENSTH(n)                                   (0x224U + ((n) * (0x80U)))

/* OCKGENRTL */
#define CSL_ASRC_OCKGENRTL(n)                                   (0x228U + ((n) * (0x80U)))

/* OCKGENRTH */
#define CSL_ASRC_OCKGENRTH(n)                                   (0x22CU + ((n) * (0x80U)))

/* OCKLPRTL */
#define CSL_ASRC_OCKLPRTL(n)                                    (0x230U + ((n) * (0x80U)))

/* OCKLPRTH */
#define CSL_ASRC_OCKLPRTH(n)                                    (0x234U + ((n) * (0x80U)))

/* OCKLPSTL */
#define CSL_ASRC_OCKLPSTL(n)                                    (0x238U + ((n) * (0x80U)))

/* OCKLPSTH */
#define CSL_ASRC_OCKLPSTH(n)                                    (0x23CU + ((n) * (0x80U)))

/* OCKZCNT */
#define CSL_ASRC_OCKZCNT(n)                                     (0x240U + ((n) * (0x80U)))

/* OCKZCTRL */
#define CSL_ASRC_OCKZCTRL(n)                                    (0x244U + ((n) * (0x80U)))

/* ICKLPORTL */
#define CSL_ASRC_ICKLPORTL(n)                                   (0x248U + ((n) * (0x80U)))

/* ICKLPORTH */
#define CSL_ASRC_ICKLPORTH(n)                                   (0x24CU + ((n) * (0x80U)))

/* OCKLPORTL */
#define CSL_ASRC_OCKLPORTL(n)                                   (0x250U + ((n) * (0x80U)))

/* OCKLPORTH */
#define CSL_ASRC_OCKLPORTH(n)                                   (0x254U + ((n) * (0x80U)))

/* Register Macros for group_generated_memory_map */

/* GIFDATAL */
#define CSL_ASRC_GIFDATAL(n)                                    (0x0U + ((n) * (0x8U)))

/* GIFDATAR */
#define CSL_ASRC_GIFDATAR(n)                                    (0x4U + ((n) * (0x8U)))

/* GOFDATAL */
#define CSL_ASRC_GOFDATAL(n)                                    (0x80U + ((n) * (0x8U)))

/* GOFDATAR */
#define CSL_ASRC_GOFDATAR(n)                                    (0x84U + ((n) * (0x8U)))

/* Register Macros for stream_generated_memory_map */

/* SIFDATAL */
#define CSL_ASRC_SIFDATAL(n)                                    (0x0U + ((n) * (0x200U)))

/* SIFDATAR */
#define CSL_ASRC_SIFDATAR(n)                                    (0x100U + ((n) * (0x200U)))

/* SOFDATAL */
#define CSL_ASRC_SOFDATAL(n)                                    (0x1000U + ((n) * (0x200U)))

/* SOFDATAR */
#define CSL_ASRC_SOFDATAR(n)                                    (0x1100U + ((n) * (0x200U)))


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* PID */

#define CSL_ASRC_PID_SCHEME_MASK                                (0xC0000000U)
#define CSL_ASRC_PID_SCHEME_SHIFT                               (30U)
#define CSL_ASRC_PID_SCHEME_RESETVAL                            (0x00000001U)
#define CSL_ASRC_PID_SCHEME_MAX                                 (0x00000003U)

#define CSL_ASRC_PID_BUSINESS_UNIT_MASK                         (0x30000000U)
#define CSL_ASRC_PID_BUSINESS_UNIT_SHIFT                        (28U)
#define CSL_ASRC_PID_BUSINESS_UNIT_RESETVAL                     (0x00000002U)
#define CSL_ASRC_PID_BUSINESS_UNIT_MAX                          (0x00000003U)

#define CSL_ASRC_PID_FUNC_MASK                                  (0x0FFF0000U)
#define CSL_ASRC_PID_FUNC_SHIFT                                 (16U)
#define CSL_ASRC_PID_FUNC_RESETVAL                              (0x00000400U)
#define CSL_ASRC_PID_FUNC_MAX                                   (0x00000fffU)

#define CSL_ASRC_PID_RTL_MASK                                   (0x0000F800U)
#define CSL_ASRC_PID_RTL_SHIFT                                  (11U)
#define CSL_ASRC_PID_RTL_RESETVAL                               (0x00000001U)
#define CSL_ASRC_PID_RTL_MAX                                    (0x0000001fU)

#define CSL_ASRC_PID_MAJOR_MASK                                 (0x00000700U)
#define CSL_ASRC_PID_MAJOR_SHIFT                                (8U)
#define CSL_ASRC_PID_MAJOR_RESETVAL                             (0x00000001U)
#define CSL_ASRC_PID_MAJOR_MAX                                  (0x00000007U)

#define CSL_ASRC_PID_CUSTOM_MASK                                (0x000000C0U)
#define CSL_ASRC_PID_CUSTOM_SHIFT                               (6U)
#define CSL_ASRC_PID_CUSTOM_RESETVAL                            (0x00000000U)
#define CSL_ASRC_PID_CUSTOM_MAX                                 (0x00000003U)

#define CSL_ASRC_PID_MINOR_MASK                                 (0x0000003FU)
#define CSL_ASRC_PID_MINOR_SHIFT                                (0U)
#define CSL_ASRC_PID_MINOR_RESETVAL                             (0x00000000U)
#define CSL_ASRC_PID_MINOR_MAX                                  (0x0000003fU)

#define CSL_ASRC_PID_RESETVAL                                   (0x64000900U)

/* IRQEOI */

#define CSL_ASRC_IRQEOI_EOI_VECTOR_MASK                         (0x000000FFU)
#define CSL_ASRC_IRQEOI_EOI_VECTOR_SHIFT                        (0U)
#define CSL_ASRC_IRQEOI_EOI_VECTOR_RESETVAL                     (0x00000000U)
#define CSL_ASRC_IRQEOI_EOI_VECTOR_MAX                          (0x000000ffU)

#define CSL_ASRC_IRQEOI_RESETVAL                                (0x00000000U)

/* SYSCONFIG */

#define CSL_ASRC_SYSCONFIG_DATA_FORMAT_DISABLE_MASK             (0x00000002U)
#define CSL_ASRC_SYSCONFIG_DATA_FORMAT_DISABLE_SHIFT            (1U)
#define CSL_ASRC_SYSCONFIG_DATA_FORMAT_DISABLE_RESETVAL         (0x00000000U)
#define CSL_ASRC_SYSCONFIG_DATA_FORMAT_DISABLE_MAX              (0x00000001U)

#define CSL_ASRC_SYSCONFIG_SOFTRESET_MASK                       (0x00000001U)
#define CSL_ASRC_SYSCONFIG_SOFTRESET_SHIFT                      (0U)
#define CSL_ASRC_SYSCONFIG_SOFTRESET_RESETVAL                   (0x00000000U)
#define CSL_ASRC_SYSCONFIG_SOFTRESET_MAX                        (0x00000001U)

#define CSL_ASRC_SYSCONFIG_RESETVAL                             (0x00000000U)

/* IFIRQRAW */

#define CSL_ASRC_IFIRQRAW_CHANNEL_15_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00008000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_15_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (15U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_15_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_15_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_14_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00004000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_14_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (14U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_14_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_14_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_13_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00002000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_13_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (13U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_13_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_13_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_12_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00001000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_12_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (12U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_12_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_12_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_11_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000800U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_11_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (11U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_11_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_11_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_10_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000400U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_10_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (10U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_10_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_10_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_9_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000200U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_9_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (9U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_9_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_9_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_8_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000100U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_8_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (8U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_8_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_8_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_7_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000080U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_7_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (7U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_7_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_7_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_6_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000040U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_6_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (6U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_6_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_6_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_5_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000020U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_5_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (5U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_5_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_5_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_4_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000010U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_4_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (4U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_4_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_4_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_3_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000008U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_3_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (3U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_3_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_3_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_2_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000004U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_2_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (2U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_2_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_2_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_1_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000002U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_1_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (1U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_1_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_1_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_CHANNEL_0_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000001U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_0_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (0U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_0_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQRAW_CHANNEL_0_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQRAW_RESETVAL                              (0x00000000U)

/* IFIRQENSTS */

#define CSL_ASRC_IFIRQENSTS_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00008000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (15U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00004000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (14U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00002000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (13U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00001000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (12U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000800U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (11U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000400U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (10U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000200U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (9U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000100U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (8U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000080U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (7U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000040U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (6U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000020U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (5U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000010U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (4U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000008U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (3U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000004U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (2U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000002U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (1U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000001U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (0U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSTS_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSTS_RESETVAL                            (0x00000000U)

/* IFIRQENSET */

#define CSL_ASRC_IFIRQENSET_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00008000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (15U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00004000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (14U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00002000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (13U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00001000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (12U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000800U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (11U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000400U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (10U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000200U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (9U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000100U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (8U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000080U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (7U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000040U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (6U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000020U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (5U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000010U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (4U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000008U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (3U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000004U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (2U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000002U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (1U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000001U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (0U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENSET_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENSET_RESETVAL                            (0x00000000U)

/* IFIRQENCLR */

#define CSL_ASRC_IFIRQENCLR_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00008000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (15U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00004000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (14U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00002000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (13U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00001000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (12U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000800U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (11U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000400U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (10U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000200U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (9U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000100U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (8U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000080U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (7U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000040U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (6U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000020U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (5U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000010U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (4U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000008U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (3U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000004U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (2U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000002U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (1U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000001U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (0U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IFIRQENCLR_CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IFIRQENCLR_RESETVAL                            (0x00000000U)

/* OFIRQRAW */

#define CSL_ASRC_OFIRQRAW_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00008000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (15U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00004000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (14U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00002000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (13U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00001000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (12U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000800U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (11U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000400U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (10U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000200U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (9U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000100U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (8U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000080U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (7U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000040U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (6U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000020U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (5U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000010U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (4U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000008U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (3U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000004U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (2U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000002U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (1U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000001U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (0U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQRAW_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQRAW_RESETVAL                              (0x00000000U)

/* OFIRQENSTS */

#define CSL_ASRC_OFIRQENSTS_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00008000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (15U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00004000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (14U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00002000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (13U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00001000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (12U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000800U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (11U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000400U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (10U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000200U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (9U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000100U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (8U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000080U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (7U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000040U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (6U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000020U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (5U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000010U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (4U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000008U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (3U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000004U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (2U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000002U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (1U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000001U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (0U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSTS_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSTS_RESETVAL                            (0x00000000U)

/* OFIRQENSET */

#define CSL_ASRC_OFIRQENSET_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00008000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (15U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00004000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (14U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00002000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (13U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00001000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (12U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000800U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (11U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000400U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (10U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000200U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (9U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000100U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (8U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000080U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (7U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000040U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (6U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000020U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (5U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000010U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (4U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000008U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (3U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000004U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (2U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000002U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (1U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000001U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (0U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENSET_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENSET_RESETVAL                            (0x00000000U)

/* OFIRQENCLR */

#define CSL_ASRC_OFIRQENCLR_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00008000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (15U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00004000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (14U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00002000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (13U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00001000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (12U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000800U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (11U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000400U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (10U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000200U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (9U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000100U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (8U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000080U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (7U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000040U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (6U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000020U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (5U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000010U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (4U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000008U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (3U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000004U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (2U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000002U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (1U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000001U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (0U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OFIRQENCLR_CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OFIRQENCLR_RESETVAL                            (0x00000000U)

/* IGIRQRAW */

#define CSL_ASRC_IGIRQRAW_GROUP_3_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000008U)
#define CSL_ASRC_IGIRQRAW_GROUP_3_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (3U)
#define CSL_ASRC_IGIRQRAW_GROUP_3_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQRAW_GROUP_3_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQRAW_GROUP_2_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000004U)
#define CSL_ASRC_IGIRQRAW_GROUP_2_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (2U)
#define CSL_ASRC_IGIRQRAW_GROUP_2_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQRAW_GROUP_2_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQRAW_GROUP_1_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000002U)
#define CSL_ASRC_IGIRQRAW_GROUP_1_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (1U)
#define CSL_ASRC_IGIRQRAW_GROUP_1_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQRAW_GROUP_1_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQRAW_GROUP_0_INPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000001U)
#define CSL_ASRC_IGIRQRAW_GROUP_0_INPUT_FIFO_THRESHOLD_RAW_SHIFT  (0U)
#define CSL_ASRC_IGIRQRAW_GROUP_0_INPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQRAW_GROUP_0_INPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQRAW_RESETVAL                              (0x00000000U)

/* IGIRQENSTS */

#define CSL_ASRC_IGIRQENSTS_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000008U)
#define CSL_ASRC_IGIRQENSTS_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (3U)
#define CSL_ASRC_IGIRQENSTS_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQENSTS_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQENSTS_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000004U)
#define CSL_ASRC_IGIRQENSTS_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (2U)
#define CSL_ASRC_IGIRQENSTS_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQENSTS_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQENSTS_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000002U)
#define CSL_ASRC_IGIRQENSTS_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (1U)
#define CSL_ASRC_IGIRQENSTS_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQENSTS_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQENSTS_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000001U)
#define CSL_ASRC_IGIRQENSTS_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (0U)
#define CSL_ASRC_IGIRQENSTS_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQENSTS_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQENSTS_RESETVAL                            (0x00000000U)

/* IGIRQENSET */

#define CSL_ASRC_IGIRQENSET_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000008U)
#define CSL_ASRC_IGIRQENSET_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (3U)
#define CSL_ASRC_IGIRQENSET_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQENSET_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQENSET_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000004U)
#define CSL_ASRC_IGIRQENSET_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (2U)
#define CSL_ASRC_IGIRQENSET_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQENSET_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQENSET_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000002U)
#define CSL_ASRC_IGIRQENSET_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (1U)
#define CSL_ASRC_IGIRQENSET_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQENSET_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQENSET_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000001U)
#define CSL_ASRC_IGIRQENSET_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (0U)
#define CSL_ASRC_IGIRQENSET_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQENSET_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQENSET_RESETVAL                            (0x00000000U)

/* IGIRQENCLR */

#define CSL_ASRC_IGIRQENCLR_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000008U)
#define CSL_ASRC_IGIRQENCLR_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (3U)
#define CSL_ASRC_IGIRQENCLR_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQENCLR_GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQENCLR_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000004U)
#define CSL_ASRC_IGIRQENCLR_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (2U)
#define CSL_ASRC_IGIRQENCLR_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQENCLR_GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQENCLR_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000002U)
#define CSL_ASRC_IGIRQENCLR_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (1U)
#define CSL_ASRC_IGIRQENCLR_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQENCLR_GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQENCLR_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000001U)
#define CSL_ASRC_IGIRQENCLR_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (0U)
#define CSL_ASRC_IGIRQENCLR_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_IGIRQENCLR_GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_IGIRQENCLR_RESETVAL                            (0x00000000U)

/* OGIRQRAW */

#define CSL_ASRC_OGIRQRAW_GROUP_3_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000008U)
#define CSL_ASRC_OGIRQRAW_GROUP_3_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (3U)
#define CSL_ASRC_OGIRQRAW_GROUP_3_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQRAW_GROUP_3_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQRAW_GROUP_2_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000004U)
#define CSL_ASRC_OGIRQRAW_GROUP_2_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (2U)
#define CSL_ASRC_OGIRQRAW_GROUP_2_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQRAW_GROUP_2_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQRAW_GROUP_1_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000002U)
#define CSL_ASRC_OGIRQRAW_GROUP_1_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (1U)
#define CSL_ASRC_OGIRQRAW_GROUP_1_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQRAW_GROUP_1_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQRAW_GROUP_0_OUTPUT_FIFO_THRESHOLD_RAW_MASK  (0x00000001U)
#define CSL_ASRC_OGIRQRAW_GROUP_0_OUTPUT_FIFO_THRESHOLD_RAW_SHIFT  (0U)
#define CSL_ASRC_OGIRQRAW_GROUP_0_OUTPUT_FIFO_THRESHOLD_RAW_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQRAW_GROUP_0_OUTPUT_FIFO_THRESHOLD_RAW_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQRAW_RESETVAL                              (0x00000000U)

/* OGIRQENSTS */

#define CSL_ASRC_OGIRQENSTS_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000008U)
#define CSL_ASRC_OGIRQENSTS_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (3U)
#define CSL_ASRC_OGIRQENSTS_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQENSTS_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQENSTS_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000004U)
#define CSL_ASRC_OGIRQENSTS_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (2U)
#define CSL_ASRC_OGIRQENSTS_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQENSTS_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQENSTS_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000002U)
#define CSL_ASRC_OGIRQENSTS_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (1U)
#define CSL_ASRC_OGIRQENSTS_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQENSTS_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQENSTS_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLED_MASK  (0x00000001U)
#define CSL_ASRC_OGIRQENSTS_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLED_SHIFT  (0U)
#define CSL_ASRC_OGIRQENSTS_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLED_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQENSTS_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLED_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQENSTS_RESETVAL                            (0x00000000U)

/* OGIRQENSET */

#define CSL_ASRC_OGIRQENSET_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000008U)
#define CSL_ASRC_OGIRQENSET_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (3U)
#define CSL_ASRC_OGIRQENSET_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQENSET_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQENSET_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000004U)
#define CSL_ASRC_OGIRQENSET_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (2U)
#define CSL_ASRC_OGIRQENSET_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQENSET_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQENSET_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000002U)
#define CSL_ASRC_OGIRQENSET_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (1U)
#define CSL_ASRC_OGIRQENSET_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQENSET_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQENSET_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_MASK  (0x00000001U)
#define CSL_ASRC_OGIRQENSET_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_SHIFT  (0U)
#define CSL_ASRC_OGIRQENSET_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQENSET_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQENSET_RESETVAL                            (0x00000000U)

/* OGIRQENCLR */

#define CSL_ASRC_OGIRQENCLR_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000008U)
#define CSL_ASRC_OGIRQENCLR_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (3U)
#define CSL_ASRC_OGIRQENCLR_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQENCLR_GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQENCLR_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000004U)
#define CSL_ASRC_OGIRQENCLR_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (2U)
#define CSL_ASRC_OGIRQENCLR_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQENCLR_GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQENCLR_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000002U)
#define CSL_ASRC_OGIRQENCLR_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (1U)
#define CSL_ASRC_OGIRQENCLR_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQENCLR_GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQENCLR_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MASK  (0x00000001U)
#define CSL_ASRC_OGIRQENCLR_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_SHIFT  (0U)
#define CSL_ASRC_OGIRQENCLR_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_OGIRQENCLR_GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR_MAX  (0x00000001U)

#define CSL_ASRC_OGIRQENCLR_RESETVAL                            (0x00000000U)

/* ERIRQRAW */

#define CSL_ASRC_ERIRQRAW_CHANNEL_15_ERROR_RAW_MASK             (0x00008000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_15_ERROR_RAW_SHIFT            (15U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_15_ERROR_RAW_RESETVAL         (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_15_ERROR_RAW_MAX              (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_14_ERROR_RAW_MASK             (0x00004000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_14_ERROR_RAW_SHIFT            (14U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_14_ERROR_RAW_RESETVAL         (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_14_ERROR_RAW_MAX              (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_13_ERROR_RAW_MASK             (0x00002000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_13_ERROR_RAW_SHIFT            (13U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_13_ERROR_RAW_RESETVAL         (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_13_ERROR_RAW_MAX              (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_12_ERROR_RAW_MASK             (0x00001000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_12_ERROR_RAW_SHIFT            (12U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_12_ERROR_RAW_RESETVAL         (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_12_ERROR_RAW_MAX              (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_11_ERROR_RAW_MASK             (0x00000800U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_11_ERROR_RAW_SHIFT            (11U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_11_ERROR_RAW_RESETVAL         (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_11_ERROR_RAW_MAX              (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_10_ERROR_RAW_MASK             (0x00000400U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_10_ERROR_RAW_SHIFT            (10U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_10_ERROR_RAW_RESETVAL         (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_10_ERROR_RAW_MAX              (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_9_ERROR_RAW_MASK              (0x00000200U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_9_ERROR_RAW_SHIFT             (9U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_9_ERROR_RAW_RESETVAL          (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_9_ERROR_RAW_MAX               (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_8_ERROR_RAW_MASK              (0x00000100U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_8_ERROR_RAW_SHIFT             (8U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_8_ERROR_RAW_RESETVAL          (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_8_ERROR_RAW_MAX               (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_7_ERROR_RAW_MASK              (0x00000080U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_7_ERROR_RAW_SHIFT             (7U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_7_ERROR_RAW_RESETVAL          (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_7_ERROR_RAW_MAX               (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_6_ERROR_RAW_MASK              (0x00000040U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_6_ERROR_RAW_SHIFT             (6U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_6_ERROR_RAW_RESETVAL          (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_6_ERROR_RAW_MAX               (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_5_ERROR_RAW_MASK              (0x00000020U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_5_ERROR_RAW_SHIFT             (5U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_5_ERROR_RAW_RESETVAL          (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_5_ERROR_RAW_MAX               (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_4_ERROR_RAW_MASK              (0x00000010U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_4_ERROR_RAW_SHIFT             (4U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_4_ERROR_RAW_RESETVAL          (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_4_ERROR_RAW_MAX               (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_3_ERROR_RAW_MASK              (0x00000008U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_3_ERROR_RAW_SHIFT             (3U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_3_ERROR_RAW_RESETVAL          (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_3_ERROR_RAW_MAX               (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_2_ERROR_RAW_MASK              (0x00000004U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_2_ERROR_RAW_SHIFT             (2U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_2_ERROR_RAW_RESETVAL          (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_2_ERROR_RAW_MAX               (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_1_ERROR_RAW_MASK              (0x00000002U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_1_ERROR_RAW_SHIFT             (1U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_1_ERROR_RAW_RESETVAL          (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_1_ERROR_RAW_MAX               (0x00000001U)

#define CSL_ASRC_ERIRQRAW_CHANNEL_0_ERROR_RAW_MASK              (0x00000001U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_0_ERROR_RAW_SHIFT             (0U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_0_ERROR_RAW_RESETVAL          (0x00000000U)
#define CSL_ASRC_ERIRQRAW_CHANNEL_0_ERROR_RAW_MAX               (0x00000001U)

#define CSL_ASRC_ERIRQRAW_RESETVAL                              (0x00000000U)

/* ERIRQENSTS */

#define CSL_ASRC_ERIRQENSTS_CHANNEL_15_ERROR_ENABLED_MASK       (0x00008000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_15_ERROR_ENABLED_SHIFT      (15U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_15_ERROR_ENABLED_RESETVAL   (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_15_ERROR_ENABLED_MAX        (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_14_ERROR_ENABLED_MASK       (0x00004000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_14_ERROR_ENABLED_SHIFT      (14U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_14_ERROR_ENABLED_RESETVAL   (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_14_ERROR_ENABLED_MAX        (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_13_ERROR_ENABLED_MASK       (0x00002000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_13_ERROR_ENABLED_SHIFT      (13U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_13_ERROR_ENABLED_RESETVAL   (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_13_ERROR_ENABLED_MAX        (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_12_ERROR_ENABLED_MASK       (0x00001000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_12_ERROR_ENABLED_SHIFT      (12U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_12_ERROR_ENABLED_RESETVAL   (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_12_ERROR_ENABLED_MAX        (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_11_ERROR_ENABLED_MASK       (0x00000800U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_11_ERROR_ENABLED_SHIFT      (11U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_11_ERROR_ENABLED_RESETVAL   (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_11_ERROR_ENABLED_MAX        (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_10_ERROR_ENABLED_MASK       (0x00000400U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_10_ERROR_ENABLED_SHIFT      (10U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_10_ERROR_ENABLED_RESETVAL   (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_10_ERROR_ENABLED_MAX        (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_9_ERROR_ENABLED_MASK        (0x00000200U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_9_ERROR_ENABLED_SHIFT       (9U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_9_ERROR_ENABLED_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_9_ERROR_ENABLED_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_8_ERROR_ENABLED_MASK        (0x00000100U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_8_ERROR_ENABLED_SHIFT       (8U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_8_ERROR_ENABLED_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_8_ERROR_ENABLED_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_7_ERROR_ENABLED_MASK        (0x00000080U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_7_ERROR_ENABLED_SHIFT       (7U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_7_ERROR_ENABLED_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_7_ERROR_ENABLED_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_6_ERROR_ENABLED_MASK        (0x00000040U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_6_ERROR_ENABLED_SHIFT       (6U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_6_ERROR_ENABLED_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_6_ERROR_ENABLED_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_5_ERROR_ENABLED_MASK        (0x00000020U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_5_ERROR_ENABLED_SHIFT       (5U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_5_ERROR_ENABLED_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_5_ERROR_ENABLED_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_4_ERROR_ENABLED_MASK        (0x00000010U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_4_ERROR_ENABLED_SHIFT       (4U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_4_ERROR_ENABLED_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_4_ERROR_ENABLED_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_3_ERROR_ENABLED_MASK        (0x00000008U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_3_ERROR_ENABLED_SHIFT       (3U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_3_ERROR_ENABLED_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_3_ERROR_ENABLED_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_2_ERROR_ENABLED_MASK        (0x00000004U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_2_ERROR_ENABLED_SHIFT       (2U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_2_ERROR_ENABLED_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_2_ERROR_ENABLED_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_1_ERROR_ENABLED_MASK        (0x00000002U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_1_ERROR_ENABLED_SHIFT       (1U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_1_ERROR_ENABLED_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_1_ERROR_ENABLED_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_CHANNEL_0_ERROR_ENABLED_MASK        (0x00000001U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_0_ERROR_ENABLED_SHIFT       (0U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_0_ERROR_ENABLED_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSTS_CHANNEL_0_ERROR_ENABLED_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSTS_RESETVAL                            (0x00000000U)

/* ERIRQENSET */

#define CSL_ASRC_ERIRQENSET_CHANNEL_15_ERROR_ENABLE_MASK        (0x00008000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_15_ERROR_ENABLE_SHIFT       (15U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_15_ERROR_ENABLE_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_15_ERROR_ENABLE_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_14_ERROR_ENABLE_MASK        (0x00004000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_14_ERROR_ENABLE_SHIFT       (14U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_14_ERROR_ENABLE_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_14_ERROR_ENABLE_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_13_ERROR_ENABLE_MASK        (0x00002000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_13_ERROR_ENABLE_SHIFT       (13U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_13_ERROR_ENABLE_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_13_ERROR_ENABLE_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_12_ERROR_ENABLE_MASK        (0x00001000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_12_ERROR_ENABLE_SHIFT       (12U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_12_ERROR_ENABLE_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_12_ERROR_ENABLE_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_11_ERROR_ENABLE_MASK        (0x00000800U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_11_ERROR_ENABLE_SHIFT       (11U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_11_ERROR_ENABLE_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_11_ERROR_ENABLE_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_10_ERROR_ENABLE_MASK        (0x00000400U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_10_ERROR_ENABLE_SHIFT       (10U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_10_ERROR_ENABLE_RESETVAL    (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_10_ERROR_ENABLE_MAX         (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_9_ERROR_ENABLE_MASK         (0x00000200U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_9_ERROR_ENABLE_SHIFT        (9U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_9_ERROR_ENABLE_RESETVAL     (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_9_ERROR_ENABLE_MAX          (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_8_ERROR_ENABLE_MASK         (0x00000100U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_8_ERROR_ENABLE_SHIFT        (8U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_8_ERROR_ENABLE_RESETVAL     (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_8_ERROR_ENABLE_MAX          (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_7_ERROR_ENABLE_MASK         (0x00000080U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_7_ERROR_ENABLE_SHIFT        (7U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_7_ERROR_ENABLE_RESETVAL     (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_7_ERROR_ENABLE_MAX          (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_6_ERROR_ENABLE_MASK         (0x00000040U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_6_ERROR_ENABLE_SHIFT        (6U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_6_ERROR_ENABLE_RESETVAL     (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_6_ERROR_ENABLE_MAX          (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_5_ERROR_ENABLE_MASK         (0x00000020U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_5_ERROR_ENABLE_SHIFT        (5U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_5_ERROR_ENABLE_RESETVAL     (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_5_ERROR_ENABLE_MAX          (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_4_ERROR_ENABLE_MASK         (0x00000010U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_4_ERROR_ENABLE_SHIFT        (4U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_4_ERROR_ENABLE_RESETVAL     (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_4_ERROR_ENABLE_MAX          (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_3_ERROR_ENABLE_MASK         (0x00000008U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_3_ERROR_ENABLE_SHIFT        (3U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_3_ERROR_ENABLE_RESETVAL     (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_3_ERROR_ENABLE_MAX          (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_2_ERROR_ENABLE_MASK         (0x00000004U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_2_ERROR_ENABLE_SHIFT        (2U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_2_ERROR_ENABLE_RESETVAL     (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_2_ERROR_ENABLE_MAX          (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_1_ERROR_ENABLE_MASK         (0x00000002U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_1_ERROR_ENABLE_SHIFT        (1U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_1_ERROR_ENABLE_RESETVAL     (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_1_ERROR_ENABLE_MAX          (0x00000001U)

#define CSL_ASRC_ERIRQENSET_CHANNEL_0_ERROR_ENABLE_MASK         (0x00000001U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_0_ERROR_ENABLE_SHIFT        (0U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_0_ERROR_ENABLE_RESETVAL     (0x00000000U)
#define CSL_ASRC_ERIRQENSET_CHANNEL_0_ERROR_ENABLE_MAX          (0x00000001U)

#define CSL_ASRC_ERIRQENSET_RESETVAL                            (0x00000000U)

/* ERIRQENCLR */

#define CSL_ASRC_ERIRQENCLR_CHANNEL_15_ERROR_ENABLE_CLEAR_MASK  (0x00008000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_15_ERROR_ENABLE_CLEAR_SHIFT  (15U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_15_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_15_ERROR_ENABLE_CLEAR_MAX   (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_14_ERROR_ENABLE_CLEAR_MASK  (0x00004000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_14_ERROR_ENABLE_CLEAR_SHIFT  (14U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_14_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_14_ERROR_ENABLE_CLEAR_MAX   (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_13_ERROR_ENABLE_CLEAR_MASK  (0x00002000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_13_ERROR_ENABLE_CLEAR_SHIFT  (13U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_13_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_13_ERROR_ENABLE_CLEAR_MAX   (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_12_ERROR_ENABLE_CLEAR_MASK  (0x00001000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_12_ERROR_ENABLE_CLEAR_SHIFT  (12U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_12_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_12_ERROR_ENABLE_CLEAR_MAX   (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_11_ERROR_ENABLE_CLEAR_MASK  (0x00000800U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_11_ERROR_ENABLE_CLEAR_SHIFT  (11U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_11_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_11_ERROR_ENABLE_CLEAR_MAX   (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_10_ERROR_ENABLE_CLEAR_MASK  (0x00000400U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_10_ERROR_ENABLE_CLEAR_SHIFT  (10U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_10_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_10_ERROR_ENABLE_CLEAR_MAX   (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_9_ERROR_ENABLE_CLEAR_MASK   (0x00000200U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_9_ERROR_ENABLE_CLEAR_SHIFT  (9U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_9_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_9_ERROR_ENABLE_CLEAR_MAX    (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_8_ERROR_ENABLE_CLEAR_MASK   (0x00000100U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_8_ERROR_ENABLE_CLEAR_SHIFT  (8U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_8_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_8_ERROR_ENABLE_CLEAR_MAX    (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_7_ERROR_ENABLE_CLEAR_MASK   (0x00000080U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_7_ERROR_ENABLE_CLEAR_SHIFT  (7U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_7_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_7_ERROR_ENABLE_CLEAR_MAX    (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_6_ERROR_ENABLE_CLEAR_MASK   (0x00000040U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_6_ERROR_ENABLE_CLEAR_SHIFT  (6U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_6_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_6_ERROR_ENABLE_CLEAR_MAX    (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_5_ERROR_ENABLE_CLEAR_MASK   (0x00000020U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_5_ERROR_ENABLE_CLEAR_SHIFT  (5U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_5_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_5_ERROR_ENABLE_CLEAR_MAX    (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_4_ERROR_ENABLE_CLEAR_MASK   (0x00000010U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_4_ERROR_ENABLE_CLEAR_SHIFT  (4U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_4_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_4_ERROR_ENABLE_CLEAR_MAX    (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_3_ERROR_ENABLE_CLEAR_MASK   (0x00000008U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_3_ERROR_ENABLE_CLEAR_SHIFT  (3U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_3_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_3_ERROR_ENABLE_CLEAR_MAX    (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_2_ERROR_ENABLE_CLEAR_MASK   (0x00000004U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_2_ERROR_ENABLE_CLEAR_SHIFT  (2U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_2_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_2_ERROR_ENABLE_CLEAR_MAX    (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_1_ERROR_ENABLE_CLEAR_MASK   (0x00000002U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_1_ERROR_ENABLE_CLEAR_SHIFT  (1U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_1_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_1_ERROR_ENABLE_CLEAR_MAX    (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_CHANNEL_0_ERROR_ENABLE_CLEAR_MASK   (0x00000001U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_0_ERROR_ENABLE_CLEAR_SHIFT  (0U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_0_ERROR_ENABLE_CLEAR_RESETVAL  (0x00000000U)
#define CSL_ASRC_ERIRQENCLR_CHANNEL_0_ERROR_ENABLE_CLEAR_MAX    (0x00000001U)

#define CSL_ASRC_ERIRQENCLR_RESETVAL                            (0x00000000U)

/* IGRPSEL */

#define CSL_ASRC_IGRPSEL_CHANNEL_15_GROUP_ENABLE_MASK           (0x00008000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_15_GROUP_ENABLE_SHIFT          (15U)
#define CSL_ASRC_IGRPSEL_CHANNEL_15_GROUP_ENABLE_RESETVAL       (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_15_GROUP_ENABLE_MAX            (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_14_GROUP_ENABLE_MASK           (0x00004000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_14_GROUP_ENABLE_SHIFT          (14U)
#define CSL_ASRC_IGRPSEL_CHANNEL_14_GROUP_ENABLE_RESETVAL       (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_14_GROUP_ENABLE_MAX            (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_13_GROUP_ENABLE_MASK           (0x00002000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_13_GROUP_ENABLE_SHIFT          (13U)
#define CSL_ASRC_IGRPSEL_CHANNEL_13_GROUP_ENABLE_RESETVAL       (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_13_GROUP_ENABLE_MAX            (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_12_GROUP_ENABLE_MASK           (0x00001000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_12_GROUP_ENABLE_SHIFT          (12U)
#define CSL_ASRC_IGRPSEL_CHANNEL_12_GROUP_ENABLE_RESETVAL       (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_12_GROUP_ENABLE_MAX            (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_11_GROUP_ENABLE_MASK           (0x00000800U)
#define CSL_ASRC_IGRPSEL_CHANNEL_11_GROUP_ENABLE_SHIFT          (11U)
#define CSL_ASRC_IGRPSEL_CHANNEL_11_GROUP_ENABLE_RESETVAL       (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_11_GROUP_ENABLE_MAX            (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_10_GROUP_ENABLE_MASK           (0x00000400U)
#define CSL_ASRC_IGRPSEL_CHANNEL_10_GROUP_ENABLE_SHIFT          (10U)
#define CSL_ASRC_IGRPSEL_CHANNEL_10_GROUP_ENABLE_RESETVAL       (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_10_GROUP_ENABLE_MAX            (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_9_GROUP_ENABLE_MASK            (0x00000200U)
#define CSL_ASRC_IGRPSEL_CHANNEL_9_GROUP_ENABLE_SHIFT           (9U)
#define CSL_ASRC_IGRPSEL_CHANNEL_9_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_9_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_8_GROUP_ENABLE_MASK            (0x00000100U)
#define CSL_ASRC_IGRPSEL_CHANNEL_8_GROUP_ENABLE_SHIFT           (8U)
#define CSL_ASRC_IGRPSEL_CHANNEL_8_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_8_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_7_GROUP_ENABLE_MASK            (0x00000080U)
#define CSL_ASRC_IGRPSEL_CHANNEL_7_GROUP_ENABLE_SHIFT           (7U)
#define CSL_ASRC_IGRPSEL_CHANNEL_7_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_7_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_6_GROUP_ENABLE_MASK            (0x00000040U)
#define CSL_ASRC_IGRPSEL_CHANNEL_6_GROUP_ENABLE_SHIFT           (6U)
#define CSL_ASRC_IGRPSEL_CHANNEL_6_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_6_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_5_GROUP_ENABLE_MASK            (0x00000020U)
#define CSL_ASRC_IGRPSEL_CHANNEL_5_GROUP_ENABLE_SHIFT           (5U)
#define CSL_ASRC_IGRPSEL_CHANNEL_5_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_5_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_4_GROUP_ENABLE_MASK            (0x00000010U)
#define CSL_ASRC_IGRPSEL_CHANNEL_4_GROUP_ENABLE_SHIFT           (4U)
#define CSL_ASRC_IGRPSEL_CHANNEL_4_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_4_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_3_GROUP_ENABLE_MASK            (0x00000008U)
#define CSL_ASRC_IGRPSEL_CHANNEL_3_GROUP_ENABLE_SHIFT           (3U)
#define CSL_ASRC_IGRPSEL_CHANNEL_3_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_3_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_2_GROUP_ENABLE_MASK            (0x00000004U)
#define CSL_ASRC_IGRPSEL_CHANNEL_2_GROUP_ENABLE_SHIFT           (2U)
#define CSL_ASRC_IGRPSEL_CHANNEL_2_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_2_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_1_GROUP_ENABLE_MASK            (0x00000002U)
#define CSL_ASRC_IGRPSEL_CHANNEL_1_GROUP_ENABLE_SHIFT           (1U)
#define CSL_ASRC_IGRPSEL_CHANNEL_1_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_1_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_IGRPSEL_CHANNEL_0_GROUP_ENABLE_MASK            (0x00000001U)
#define CSL_ASRC_IGRPSEL_CHANNEL_0_GROUP_ENABLE_SHIFT           (0U)
#define CSL_ASRC_IGRPSEL_CHANNEL_0_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_IGRPSEL_CHANNEL_0_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_IGRPSEL_RESETVAL                               (0x00000000U)

/* OGRPSEL */

#define CSL_ASRC_OGRPSEL_CHANNEL_15_GROUP_ENABLE_MASK           (0x00008000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_15_GROUP_ENABLE_SHIFT          (15U)
#define CSL_ASRC_OGRPSEL_CHANNEL_15_GROUP_ENABLE_RESETVAL       (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_15_GROUP_ENABLE_MAX            (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_14_GROUP_ENABLE_MASK           (0x00004000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_14_GROUP_ENABLE_SHIFT          (14U)
#define CSL_ASRC_OGRPSEL_CHANNEL_14_GROUP_ENABLE_RESETVAL       (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_14_GROUP_ENABLE_MAX            (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_13_GROUP_ENABLE_MASK           (0x00002000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_13_GROUP_ENABLE_SHIFT          (13U)
#define CSL_ASRC_OGRPSEL_CHANNEL_13_GROUP_ENABLE_RESETVAL       (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_13_GROUP_ENABLE_MAX            (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_12_GROUP_ENABLE_MASK           (0x00001000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_12_GROUP_ENABLE_SHIFT          (12U)
#define CSL_ASRC_OGRPSEL_CHANNEL_12_GROUP_ENABLE_RESETVAL       (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_12_GROUP_ENABLE_MAX            (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_11_GROUP_ENABLE_MASK           (0x00000800U)
#define CSL_ASRC_OGRPSEL_CHANNEL_11_GROUP_ENABLE_SHIFT          (11U)
#define CSL_ASRC_OGRPSEL_CHANNEL_11_GROUP_ENABLE_RESETVAL       (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_11_GROUP_ENABLE_MAX            (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_10_GROUP_ENABLE_MASK           (0x00000400U)
#define CSL_ASRC_OGRPSEL_CHANNEL_10_GROUP_ENABLE_SHIFT          (10U)
#define CSL_ASRC_OGRPSEL_CHANNEL_10_GROUP_ENABLE_RESETVAL       (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_10_GROUP_ENABLE_MAX            (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_9_GROUP_ENABLE_MASK            (0x00000200U)
#define CSL_ASRC_OGRPSEL_CHANNEL_9_GROUP_ENABLE_SHIFT           (9U)
#define CSL_ASRC_OGRPSEL_CHANNEL_9_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_9_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_8_GROUP_ENABLE_MASK            (0x00000100U)
#define CSL_ASRC_OGRPSEL_CHANNEL_8_GROUP_ENABLE_SHIFT           (8U)
#define CSL_ASRC_OGRPSEL_CHANNEL_8_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_8_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_7_GROUP_ENABLE_MASK            (0x00000080U)
#define CSL_ASRC_OGRPSEL_CHANNEL_7_GROUP_ENABLE_SHIFT           (7U)
#define CSL_ASRC_OGRPSEL_CHANNEL_7_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_7_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_6_GROUP_ENABLE_MASK            (0x00000040U)
#define CSL_ASRC_OGRPSEL_CHANNEL_6_GROUP_ENABLE_SHIFT           (6U)
#define CSL_ASRC_OGRPSEL_CHANNEL_6_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_6_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_5_GROUP_ENABLE_MASK            (0x00000020U)
#define CSL_ASRC_OGRPSEL_CHANNEL_5_GROUP_ENABLE_SHIFT           (5U)
#define CSL_ASRC_OGRPSEL_CHANNEL_5_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_5_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_4_GROUP_ENABLE_MASK            (0x00000010U)
#define CSL_ASRC_OGRPSEL_CHANNEL_4_GROUP_ENABLE_SHIFT           (4U)
#define CSL_ASRC_OGRPSEL_CHANNEL_4_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_4_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_3_GROUP_ENABLE_MASK            (0x00000008U)
#define CSL_ASRC_OGRPSEL_CHANNEL_3_GROUP_ENABLE_SHIFT           (3U)
#define CSL_ASRC_OGRPSEL_CHANNEL_3_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_3_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_2_GROUP_ENABLE_MASK            (0x00000004U)
#define CSL_ASRC_OGRPSEL_CHANNEL_2_GROUP_ENABLE_SHIFT           (2U)
#define CSL_ASRC_OGRPSEL_CHANNEL_2_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_2_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_1_GROUP_ENABLE_MASK            (0x00000002U)
#define CSL_ASRC_OGRPSEL_CHANNEL_1_GROUP_ENABLE_SHIFT           (1U)
#define CSL_ASRC_OGRPSEL_CHANNEL_1_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_1_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_OGRPSEL_CHANNEL_0_GROUP_ENABLE_MASK            (0x00000001U)
#define CSL_ASRC_OGRPSEL_CHANNEL_0_GROUP_ENABLE_SHIFT           (0U)
#define CSL_ASRC_OGRPSEL_CHANNEL_0_GROUP_ENABLE_RESETVAL        (0x00000000U)
#define CSL_ASRC_OGRPSEL_CHANNEL_0_GROUP_ENABLE_MAX             (0x00000001U)

#define CSL_ASRC_OGRPSEL_RESETVAL                               (0x00000000U)

/* ICKDIV */

#define CSL_ASRC_ICKDIV_CLOCK_ZONE1_DIVIDE_EN_MASK              (0x40000000U)
#define CSL_ASRC_ICKDIV_CLOCK_ZONE1_DIVIDE_EN_SHIFT             (30U)
#define CSL_ASRC_ICKDIV_CLOCK_ZONE1_DIVIDE_EN_RESETVAL          (0x00000000U)
#define CSL_ASRC_ICKDIV_CLOCK_ZONE1_DIVIDE_EN_MAX               (0x00000001U)

#define CSL_ASRC_ICKDIV_CLOCK_ZONE1_DIVIDE_MASK                 (0x3FFF0000U)
#define CSL_ASRC_ICKDIV_CLOCK_ZONE1_DIVIDE_SHIFT                (16U)
#define CSL_ASRC_ICKDIV_CLOCK_ZONE1_DIVIDE_RESETVAL             (0x00000001U)
#define CSL_ASRC_ICKDIV_CLOCK_ZONE1_DIVIDE_MAX                  (0x00003fffU)

#define CSL_ASRC_ICKDIV_CLOCK_ZONE0_DIVIDE_EN_MASK              (0x00004000U)
#define CSL_ASRC_ICKDIV_CLOCK_ZONE0_DIVIDE_EN_SHIFT             (14U)
#define CSL_ASRC_ICKDIV_CLOCK_ZONE0_DIVIDE_EN_RESETVAL          (0x00000000U)
#define CSL_ASRC_ICKDIV_CLOCK_ZONE0_DIVIDE_EN_MAX               (0x00000001U)

#define CSL_ASRC_ICKDIV_CLOCK_ZONE0_DIVIDE_MASK                 (0x00003FFFU)
#define CSL_ASRC_ICKDIV_CLOCK_ZONE0_DIVIDE_SHIFT                (0U)
#define CSL_ASRC_ICKDIV_CLOCK_ZONE0_DIVIDE_RESETVAL             (0x00000001U)
#define CSL_ASRC_ICKDIV_CLOCK_ZONE0_DIVIDE_MAX                  (0x00003fffU)

#define CSL_ASRC_ICKDIV_RESETVAL                                (0x00010001U)

/* OCKDIV */

#define CSL_ASRC_OCKDIV_CLOCK_ZONE1_DIVIDE_EN_MASK              (0x40000000U)
#define CSL_ASRC_OCKDIV_CLOCK_ZONE1_DIVIDE_EN_SHIFT             (30U)
#define CSL_ASRC_OCKDIV_CLOCK_ZONE1_DIVIDE_EN_RESETVAL          (0x00000000U)
#define CSL_ASRC_OCKDIV_CLOCK_ZONE1_DIVIDE_EN_MAX               (0x00000001U)

#define CSL_ASRC_OCKDIV_CLOCK_ZONE1_DIVIDE_MASK                 (0x3FFF0000U)
#define CSL_ASRC_OCKDIV_CLOCK_ZONE1_DIVIDE_SHIFT                (16U)
#define CSL_ASRC_OCKDIV_CLOCK_ZONE1_DIVIDE_RESETVAL             (0x00000001U)
#define CSL_ASRC_OCKDIV_CLOCK_ZONE1_DIVIDE_MAX                  (0x00003fffU)

#define CSL_ASRC_OCKDIV_CLOCK_ZONE0_DIVIDE_EN_MASK              (0x00004000U)
#define CSL_ASRC_OCKDIV_CLOCK_ZONE0_DIVIDE_EN_SHIFT             (14U)
#define CSL_ASRC_OCKDIV_CLOCK_ZONE0_DIVIDE_EN_RESETVAL          (0x00000000U)
#define CSL_ASRC_OCKDIV_CLOCK_ZONE0_DIVIDE_EN_MAX               (0x00000001U)

#define CSL_ASRC_OCKDIV_CLOCK_ZONE0_DIVIDE_MASK                 (0x00003FFFU)
#define CSL_ASRC_OCKDIV_CLOCK_ZONE0_DIVIDE_SHIFT                (0U)
#define CSL_ASRC_OCKDIV_CLOCK_ZONE0_DIVIDE_RESETVAL             (0x00000001U)
#define CSL_ASRC_OCKDIV_CLOCK_ZONE0_DIVIDE_MAX                  (0x00003fffU)

#define CSL_ASRC_OCKDIV_RESETVAL                                (0x00010001U)

/* SRCFFCTRL */

#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK     (0x08000000U)
#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT    (27U)
#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000U)
#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX      (0x00000001U)

#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK     (0x04000000U)
#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT    (26U)
#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL  (0x00000000U)
#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX      (0x00000001U)

#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_OUTFIFO_OVERFLOW_MASK      (0x02000000U)
#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT     (25U)
#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000U)
#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_OUTFIFO_OVERFLOW_MAX       (0x00000001U)

#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_OUTFIFO_OVERFLOW_MASK      (0x01000000U)
#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT     (24U)
#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL  (0x00000000U)
#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_OUTFIFO_OVERFLOW_MAX       (0x00000001U)

#define CSL_ASRC_SRCFFCTRL_OUTFIFO_THRESHOLD_MASK               (0x00FF0000U)
#define CSL_ASRC_SRCFFCTRL_OUTFIFO_THRESHOLD_SHIFT              (16U)
#define CSL_ASRC_SRCFFCTRL_OUTFIFO_THRESHOLD_RESETVAL           (0x00000001U)
#define CSL_ASRC_SRCFFCTRL_OUTFIFO_THRESHOLD_MAX                (0x000000ffU)

#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_INFIFO_UNDERFLOW_MASK      (0x00000800U)
#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT     (11U)
#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000U)
#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_INFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_INFIFO_UNDERFLOW_MASK      (0x00000400U)
#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT     (10U)
#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_INFIFO_UNDERFLOW_RESETVAL  (0x00000000U)
#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_INFIFO_UNDERFLOW_MAX       (0x00000001U)

#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_INFIFO_OVERFLOW_MASK       (0x00000200U)
#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_INFIFO_OVERFLOW_SHIFT      (9U)
#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_INFIFO_OVERFLOW_RESETVAL   (0x00000000U)
#define CSL_ASRC_SRCFFCTRL_R_CHANNEL_INFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_INFIFO_OVERFLOW_MASK       (0x00000100U)
#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_INFIFO_OVERFLOW_SHIFT      (8U)
#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_INFIFO_OVERFLOW_RESETVAL   (0x00000000U)
#define CSL_ASRC_SRCFFCTRL_L_CHANNEL_INFIFO_OVERFLOW_MAX        (0x00000001U)

#define CSL_ASRC_SRCFFCTRL_INFIFO_THRESHOLD_MASK                (0x000000FFU)
#define CSL_ASRC_SRCFFCTRL_INFIFO_THRESHOLD_SHIFT               (0U)
#define CSL_ASRC_SRCFFCTRL_INFIFO_THRESHOLD_RESETVAL            (0x00000001U)
#define CSL_ASRC_SRCFFCTRL_INFIFO_THRESHOLD_MAX                 (0x000000ffU)

#define CSL_ASRC_SRCFFCTRL_RESETVAL                             (0x00010001U)

/* SRCCTRL */

#define CSL_ASRC_SRCCTRL_CHANNEL_ENABLE_MASK                    (0xC0000000U)
#define CSL_ASRC_SRCCTRL_CHANNEL_ENABLE_SHIFT                   (30U)
#define CSL_ASRC_SRCCTRL_CHANNEL_ENABLE_RESETVAL                (0x00000000U)
#define CSL_ASRC_SRCCTRL_CHANNEL_ENABLE_MAX                     (0x00000003U)

#define CSL_ASRC_SRCCTRL_OUTPUT_WORD_LENGTH_MASK                (0x30000000U)
#define CSL_ASRC_SRCCTRL_OUTPUT_WORD_LENGTH_SHIFT               (28U)
#define CSL_ASRC_SRCCTRL_OUTPUT_WORD_LENGTH_RESETVAL            (0x00000000U)
#define CSL_ASRC_SRCCTRL_OUTPUT_WORD_LENGTH_MAX                 (0x00000003U)

#define CSL_ASRC_SRCCTRL_GROUP_DELAY_MASK                       (0x0C000000U)
#define CSL_ASRC_SRCCTRL_GROUP_DELAY_SHIFT                      (26U)
#define CSL_ASRC_SRCCTRL_GROUP_DELAY_RESETVAL                   (0x00000000U)
#define CSL_ASRC_SRCCTRL_GROUP_DELAY_MAX                        (0x00000003U)

#define CSL_ASRC_SRCCTRL_DE_EMPHASIS_MODE_MASK                  (0x03000000U)
#define CSL_ASRC_SRCCTRL_DE_EMPHASIS_MODE_SHIFT                 (24U)
#define CSL_ASRC_SRCCTRL_DE_EMPHASIS_MODE_RESETVAL              (0x00000000U)
#define CSL_ASRC_SRCCTRL_DE_EMPHASIS_MODE_MAX                   (0x00000003U)

#define CSL_ASRC_SRCCTRL_ATTENUATION_MASK                       (0x00FF0000U)
#define CSL_ASRC_SRCCTRL_ATTENUATION_SHIFT                      (16U)
#define CSL_ASRC_SRCCTRL_ATTENUATION_RESETVAL                   (0x00000000U)
#define CSL_ASRC_SRCCTRL_ATTENUATION_MAX                        (0x000000ffU)

#define CSL_ASRC_SRCCTRL_DIRECT_DOWN_SAMPLE_MASK                (0x00000400U)
#define CSL_ASRC_SRCCTRL_DIRECT_DOWN_SAMPLE_SHIFT               (10U)
#define CSL_ASRC_SRCCTRL_DIRECT_DOWN_SAMPLE_RESETVAL            (0x00000000U)
#define CSL_ASRC_SRCCTRL_DIRECT_DOWN_SAMPLE_MAX                 (0x00000001U)

#define CSL_ASRC_SRCCTRL_MUTE_MASK                              (0x00000200U)
#define CSL_ASRC_SRCCTRL_MUTE_SHIFT                             (9U)
#define CSL_ASRC_SRCCTRL_MUTE_RESETVAL                          (0x00000000U)
#define CSL_ASRC_SRCCTRL_MUTE_MAX                               (0x00000001U)

#define CSL_ASRC_SRCCTRL_DITHER_ENABLE_MASK                     (0x00000100U)
#define CSL_ASRC_SRCCTRL_DITHER_ENABLE_SHIFT                    (8U)
#define CSL_ASRC_SRCCTRL_DITHER_ENABLE_RESETVAL                 (0x00000000U)
#define CSL_ASRC_SRCCTRL_DITHER_ENABLE_MAX                      (0x00000001U)

#define CSL_ASRC_SRCCTRL_INPUT_WORD_LENGTH_MASK                 (0x000000C0U)
#define CSL_ASRC_SRCCTRL_INPUT_WORD_LENGTH_SHIFT                (6U)
#define CSL_ASRC_SRCCTRL_INPUT_WORD_LENGTH_RESETVAL             (0x00000000U)
#define CSL_ASRC_SRCCTRL_INPUT_WORD_LENGTH_MAX                  (0x00000003U)

#define CSL_ASRC_SRCCTRL_OUTPUT_CLOCK_ZONE_SELECT_MASK          (0x00000038U)
#define CSL_ASRC_SRCCTRL_OUTPUT_CLOCK_ZONE_SELECT_SHIFT         (3U)
#define CSL_ASRC_SRCCTRL_OUTPUT_CLOCK_ZONE_SELECT_RESETVAL      (0x00000000U)
#define CSL_ASRC_SRCCTRL_OUTPUT_CLOCK_ZONE_SELECT_MAX           (0x00000007U)

#define CSL_ASRC_SRCCTRL_INPUT_CLOCK_ZONE_SELECT_MASK           (0x00000007U)
#define CSL_ASRC_SRCCTRL_INPUT_CLOCK_ZONE_SELECT_SHIFT          (0U)
#define CSL_ASRC_SRCCTRL_INPUT_CLOCK_ZONE_SELECT_RESETVAL       (0x00000000U)
#define CSL_ASRC_SRCCTRL_INPUT_CLOCK_ZONE_SELECT_MAX            (0x00000007U)

#define CSL_ASRC_SRCCTRL_RESETVAL                               (0x00000000U)

/* SRCSTS */

#define CSL_ASRC_SRCSTS_UPSAMPLE_MASK                           (0x00010000U)
#define CSL_ASRC_SRCSTS_UPSAMPLE_SHIFT                          (16U)
#define CSL_ASRC_SRCSTS_UPSAMPLE_RESETVAL                       (0x00000000U)
#define CSL_ASRC_SRCSTS_UPSAMPLE_MAX                            (0x00000001U)

#define CSL_ASRC_SRCSTS_RATE_RATIO_MASK                         (0x0000FFFFU)
#define CSL_ASRC_SRCSTS_RATE_RATIO_SHIFT                        (0U)
#define CSL_ASRC_SRCSTS_RATE_RATIO_RESETVAL                     (0x00000000U)
#define CSL_ASRC_SRCSTS_RATE_RATIO_MAX                          (0x0000ffffU)

#define CSL_ASRC_SRCSTS_RESETVAL                                (0x00000000U)

/* GFFCTRL */

#define CSL_ASRC_GFFCTRL_R_CHANNEL_OUTFIFO_UNDERFLOW_MASK       (0x08000000U)
#define CSL_ASRC_GFFCTRL_R_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT      (27U)
#define CSL_ASRC_GFFCTRL_R_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL   (0x00000000U)
#define CSL_ASRC_GFFCTRL_R_CHANNEL_OUTFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_ASRC_GFFCTRL_L_CHANNEL_OUTFIFO_UNDERFLOW_MASK       (0x04000000U)
#define CSL_ASRC_GFFCTRL_L_CHANNEL_OUTFIFO_UNDERFLOW_SHIFT      (26U)
#define CSL_ASRC_GFFCTRL_L_CHANNEL_OUTFIFO_UNDERFLOW_RESETVAL   (0x00000000U)
#define CSL_ASRC_GFFCTRL_L_CHANNEL_OUTFIFO_UNDERFLOW_MAX        (0x00000001U)

#define CSL_ASRC_GFFCTRL_R_CHANNEL_OUTFIFO_OVERFLOW_MASK        (0x02000000U)
#define CSL_ASRC_GFFCTRL_R_CHANNEL_OUTFIFO_OVERFLOW_SHIFT       (25U)
#define CSL_ASRC_GFFCTRL_R_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL    (0x00000000U)
#define CSL_ASRC_GFFCTRL_R_CHANNEL_OUTFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_ASRC_GFFCTRL_L_CHANNEL_OUTFIFO_OVERFLOW_MASK        (0x01000000U)
#define CSL_ASRC_GFFCTRL_L_CHANNEL_OUTFIFO_OVERFLOW_SHIFT       (24U)
#define CSL_ASRC_GFFCTRL_L_CHANNEL_OUTFIFO_OVERFLOW_RESETVAL    (0x00000000U)
#define CSL_ASRC_GFFCTRL_L_CHANNEL_OUTFIFO_OVERFLOW_MAX         (0x00000001U)

#define CSL_ASRC_GFFCTRL_OUTFIFO_THRESHOLD_MASK                 (0x00FF0000U)
#define CSL_ASRC_GFFCTRL_OUTFIFO_THRESHOLD_SHIFT                (16U)
#define CSL_ASRC_GFFCTRL_OUTFIFO_THRESHOLD_RESETVAL             (0x00000001U)
#define CSL_ASRC_GFFCTRL_OUTFIFO_THRESHOLD_MAX                  (0x000000ffU)

#define CSL_ASRC_GFFCTRL_R_CHANNEL_INFIFO_UNDERFLOW_MASK        (0x00000800U)
#define CSL_ASRC_GFFCTRL_R_CHANNEL_INFIFO_UNDERFLOW_SHIFT       (11U)
#define CSL_ASRC_GFFCTRL_R_CHANNEL_INFIFO_UNDERFLOW_RESETVAL    (0x00000000U)
#define CSL_ASRC_GFFCTRL_R_CHANNEL_INFIFO_UNDERFLOW_MAX         (0x00000001U)

#define CSL_ASRC_GFFCTRL_L_CHANNEL_INFIFO_UNDERFLOW_MASK        (0x00000400U)
#define CSL_ASRC_GFFCTRL_L_CHANNEL_INFIFO_UNDERFLOW_SHIFT       (10U)
#define CSL_ASRC_GFFCTRL_L_CHANNEL_INFIFO_UNDERFLOW_RESETVAL    (0x00000000U)
#define CSL_ASRC_GFFCTRL_L_CHANNEL_INFIFO_UNDERFLOW_MAX         (0x00000001U)

#define CSL_ASRC_GFFCTRL_R_CHANNEL_INFIFO_OVERFLOW_MASK         (0x00000200U)
#define CSL_ASRC_GFFCTRL_R_CHANNEL_INFIFO_OVERFLOW_SHIFT        (9U)
#define CSL_ASRC_GFFCTRL_R_CHANNEL_INFIFO_OVERFLOW_RESETVAL     (0x00000000U)
#define CSL_ASRC_GFFCTRL_R_CHANNEL_INFIFO_OVERFLOW_MAX          (0x00000001U)

#define CSL_ASRC_GFFCTRL_L_CHANNEL_INFIFO_OVERFLOW_MASK         (0x00000100U)
#define CSL_ASRC_GFFCTRL_L_CHANNEL_INFIFO_OVERFLOW_SHIFT        (8U)
#define CSL_ASRC_GFFCTRL_L_CHANNEL_INFIFO_OVERFLOW_RESETVAL     (0x00000000U)
#define CSL_ASRC_GFFCTRL_L_CHANNEL_INFIFO_OVERFLOW_MAX          (0x00000001U)

#define CSL_ASRC_GFFCTRL_INFIFO_THRESHOLD_MASK                  (0x000000FFU)
#define CSL_ASRC_GFFCTRL_INFIFO_THRESHOLD_SHIFT                 (0U)
#define CSL_ASRC_GFFCTRL_INFIFO_THRESHOLD_RESETVAL              (0x00000001U)
#define CSL_ASRC_GFFCTRL_INFIFO_THRESHOLD_MAX                   (0x000000ffU)

#define CSL_ASRC_GFFCTRL_RESETVAL                               (0x00010001U)

/* GSRCCTRL */

#define CSL_ASRC_GSRCCTRL_CHANNEL_ENABLE_MASK                   (0xC0000000U)
#define CSL_ASRC_GSRCCTRL_CHANNEL_ENABLE_SHIFT                  (30U)
#define CSL_ASRC_GSRCCTRL_CHANNEL_ENABLE_RESETVAL               (0x00000000U)
#define CSL_ASRC_GSRCCTRL_CHANNEL_ENABLE_MAX                    (0x00000003U)

#define CSL_ASRC_GSRCCTRL_OUTPUT_WORD_LENGTH_MASK               (0x30000000U)
#define CSL_ASRC_GSRCCTRL_OUTPUT_WORD_LENGTH_SHIFT              (28U)
#define CSL_ASRC_GSRCCTRL_OUTPUT_WORD_LENGTH_RESETVAL           (0x00000000U)
#define CSL_ASRC_GSRCCTRL_OUTPUT_WORD_LENGTH_MAX                (0x00000003U)

#define CSL_ASRC_GSRCCTRL_GROUP_DELAY_MASK                      (0x0C000000U)
#define CSL_ASRC_GSRCCTRL_GROUP_DELAY_SHIFT                     (26U)
#define CSL_ASRC_GSRCCTRL_GROUP_DELAY_RESETVAL                  (0x00000000U)
#define CSL_ASRC_GSRCCTRL_GROUP_DELAY_MAX                       (0x00000003U)

#define CSL_ASRC_GSRCCTRL_DE_EMPHASIS_MODE_MASK                 (0x03000000U)
#define CSL_ASRC_GSRCCTRL_DE_EMPHASIS_MODE_SHIFT                (24U)
#define CSL_ASRC_GSRCCTRL_DE_EMPHASIS_MODE_RESETVAL             (0x00000000U)
#define CSL_ASRC_GSRCCTRL_DE_EMPHASIS_MODE_MAX                  (0x00000003U)

#define CSL_ASRC_GSRCCTRL_ATTENUATION_MASK                      (0x00FF0000U)
#define CSL_ASRC_GSRCCTRL_ATTENUATION_SHIFT                     (16U)
#define CSL_ASRC_GSRCCTRL_ATTENUATION_RESETVAL                  (0x00000000U)
#define CSL_ASRC_GSRCCTRL_ATTENUATION_MAX                       (0x000000ffU)

#define CSL_ASRC_GSRCCTRL_DIRECT_DOWN_SAMPLE_MASK               (0x00000400U)
#define CSL_ASRC_GSRCCTRL_DIRECT_DOWN_SAMPLE_SHIFT              (10U)
#define CSL_ASRC_GSRCCTRL_DIRECT_DOWN_SAMPLE_RESETVAL           (0x00000000U)
#define CSL_ASRC_GSRCCTRL_DIRECT_DOWN_SAMPLE_MAX                (0x00000001U)

#define CSL_ASRC_GSRCCTRL_MUTE_MASK                             (0x00000200U)
#define CSL_ASRC_GSRCCTRL_MUTE_SHIFT                            (9U)
#define CSL_ASRC_GSRCCTRL_MUTE_RESETVAL                         (0x00000000U)
#define CSL_ASRC_GSRCCTRL_MUTE_MAX                              (0x00000001U)

#define CSL_ASRC_GSRCCTRL_DITHER_ENABLE_MASK                    (0x00000100U)
#define CSL_ASRC_GSRCCTRL_DITHER_ENABLE_SHIFT                   (8U)
#define CSL_ASRC_GSRCCTRL_DITHER_ENABLE_RESETVAL                (0x00000000U)
#define CSL_ASRC_GSRCCTRL_DITHER_ENABLE_MAX                     (0x00000001U)

#define CSL_ASRC_GSRCCTRL_INPUT_WORD_LENGTH_MASK                (0x000000C0U)
#define CSL_ASRC_GSRCCTRL_INPUT_WORD_LENGTH_SHIFT               (6U)
#define CSL_ASRC_GSRCCTRL_INPUT_WORD_LENGTH_RESETVAL            (0x00000000U)
#define CSL_ASRC_GSRCCTRL_INPUT_WORD_LENGTH_MAX                 (0x00000003U)

#define CSL_ASRC_GSRCCTRL_OUTPUT_CLOCK_ZONE_SELECT_MASK         (0x00000038U)
#define CSL_ASRC_GSRCCTRL_OUTPUT_CLOCK_ZONE_SELECT_SHIFT        (3U)
#define CSL_ASRC_GSRCCTRL_OUTPUT_CLOCK_ZONE_SELECT_RESETVAL     (0x00000000U)
#define CSL_ASRC_GSRCCTRL_OUTPUT_CLOCK_ZONE_SELECT_MAX          (0x00000007U)

#define CSL_ASRC_GSRCCTRL_INPUT_CLOCK_ZONE_SELECT_MASK          (0x00000007U)
#define CSL_ASRC_GSRCCTRL_INPUT_CLOCK_ZONE_SELECT_SHIFT         (0U)
#define CSL_ASRC_GSRCCTRL_INPUT_CLOCK_ZONE_SELECT_RESETVAL      (0x00000000U)
#define CSL_ASRC_GSRCCTRL_INPUT_CLOCK_ZONE_SELECT_MAX           (0x00000007U)

#define CSL_ASRC_GSRCCTRL_RESETVAL                              (0x00000000U)

/* ICKGENSTL */

#define CSL_ASRC_ICKGENSTL_STAMP_INT_LO_MASK                    (0xFF000000U)
#define CSL_ASRC_ICKGENSTL_STAMP_INT_LO_SHIFT                   (24U)
#define CSL_ASRC_ICKGENSTL_STAMP_INT_LO_RESETVAL                (0x00000000U)
#define CSL_ASRC_ICKGENSTL_STAMP_INT_LO_MAX                     (0x000000ffU)

#define CSL_ASRC_ICKGENSTL_FRACTIONAL_STAMP_MASK                (0x00FFFFFFU)
#define CSL_ASRC_ICKGENSTL_FRACTIONAL_STAMP_SHIFT               (0U)
#define CSL_ASRC_ICKGENSTL_FRACTIONAL_STAMP_RESETVAL            (0x00000000U)
#define CSL_ASRC_ICKGENSTL_FRACTIONAL_STAMP_MAX                 (0x00ffffffU)

#define CSL_ASRC_ICKGENSTL_RESETVAL                             (0x00000000U)

/* ICKGENSTH */

#define CSL_ASRC_ICKGENSTH_STAMP_INT_HI_MASK                    (0x0000FFFFU)
#define CSL_ASRC_ICKGENSTH_STAMP_INT_HI_SHIFT                   (0U)
#define CSL_ASRC_ICKGENSTH_STAMP_INT_HI_RESETVAL                (0x00000000U)
#define CSL_ASRC_ICKGENSTH_STAMP_INT_HI_MAX                     (0x0000ffffU)

#define CSL_ASRC_ICKGENSTH_RESETVAL                             (0x00000000U)

/* ICKGENRTL */

#define CSL_ASRC_ICKGENRTL_RATE_INT_LO_MASK                     (0xFF000000U)
#define CSL_ASRC_ICKGENRTL_RATE_INT_LO_SHIFT                    (24U)
#define CSL_ASRC_ICKGENRTL_RATE_INT_LO_RESETVAL                 (0x00000000U)
#define CSL_ASRC_ICKGENRTL_RATE_INT_LO_MAX                      (0x000000ffU)

#define CSL_ASRC_ICKGENRTL_FRACTIONAL_STAMP_MASK                (0x00FFFFFFU)
#define CSL_ASRC_ICKGENRTL_FRACTIONAL_STAMP_SHIFT               (0U)
#define CSL_ASRC_ICKGENRTL_FRACTIONAL_STAMP_RESETVAL            (0x00000000U)
#define CSL_ASRC_ICKGENRTL_FRACTIONAL_STAMP_MAX                 (0x00ffffffU)

#define CSL_ASRC_ICKGENRTL_RESETVAL                             (0x00000000U)

/* ICKGENRTH */

#define CSL_ASRC_ICKGENRTH_INPUT_CLK_GEN_EN_MASK                (0x80000000U)
#define CSL_ASRC_ICKGENRTH_INPUT_CLK_GEN_EN_SHIFT               (31U)
#define CSL_ASRC_ICKGENRTH_INPUT_CLK_GEN_EN_RESETVAL            (0x00000000U)
#define CSL_ASRC_ICKGENRTH_INPUT_CLK_GEN_EN_MAX                 (0x00000001U)

#define CSL_ASRC_ICKGENRTH_RATE_INT_HI_MASK                     (0x0000FFFFU)
#define CSL_ASRC_ICKGENRTH_RATE_INT_HI_SHIFT                    (0U)
#define CSL_ASRC_ICKGENRTH_RATE_INT_HI_RESETVAL                 (0x00000000U)
#define CSL_ASRC_ICKGENRTH_RATE_INT_HI_MAX                      (0x0000ffffU)

#define CSL_ASRC_ICKGENRTH_RESETVAL                             (0x00000000U)

/* ICKLPRTL */

#define CSL_ASRC_ICKLPRTL__0_MASK                               (0xFF000000U)
#define CSL_ASRC_ICKLPRTL__0_SHIFT                              (24U)
#define CSL_ASRC_ICKLPRTL__0_RESETVAL                           (0x00000000U)
#define CSL_ASRC_ICKLPRTL__0_MAX                                (0x000000ffU)

#define CSL_ASRC_ICKLPRTL_FRACTIONAL_STAMP_MASK                 (0x00FFFFFFU)
#define CSL_ASRC_ICKLPRTL_FRACTIONAL_STAMP_SHIFT                (0U)
#define CSL_ASRC_ICKLPRTL_FRACTIONAL_STAMP_RESETVAL             (0x00000000U)
#define CSL_ASRC_ICKLPRTL_FRACTIONAL_STAMP_MAX                  (0x00ffffffU)

#define CSL_ASRC_ICKLPRTL_RESETVAL                              (0x00000000U)

/* ICKPRTH */

#define CSL_ASRC_ICKPRTH_RATE_INT_HI_MASK                       (0x0000FFFFU)
#define CSL_ASRC_ICKPRTH_RATE_INT_HI_SHIFT                      (0U)
#define CSL_ASRC_ICKPRTH_RATE_INT_HI_RESETVAL                   (0x00000000U)
#define CSL_ASRC_ICKPRTH_RATE_INT_HI_MAX                        (0x0000ffffU)

#define CSL_ASRC_ICKPRTH_RESETVAL                               (0x00000000U)

/* ICKZCNT */

#define CSL_ASRC_ICKZCNT_INPUT_CLOCK_ZONE_COUNT_MASK            (0x00FFFFFFU)
#define CSL_ASRC_ICKZCNT_INPUT_CLOCK_ZONE_COUNT_SHIFT           (0U)
#define CSL_ASRC_ICKZCNT_INPUT_CLOCK_ZONE_COUNT_RESETVAL        (0x00000000U)
#define CSL_ASRC_ICKZCNT_INPUT_CLOCK_ZONE_COUNT_MAX             (0x00ffffffU)

#define CSL_ASRC_ICKZCNT_RESETVAL                               (0x00000000U)

/* ICKZCTRL */

#define CSL_ASRC_ICKZCTRL_OVERRIDE_SETTLE_VALUE_MASK            (0x00040000U)
#define CSL_ASRC_ICKZCTRL_OVERRIDE_SETTLE_VALUE_SHIFT           (18U)
#define CSL_ASRC_ICKZCTRL_OVERRIDE_SETTLE_VALUE_RESETVAL        (0x00000000U)
#define CSL_ASRC_ICKZCTRL_OVERRIDE_SETTLE_VALUE_MAX             (0x00000001U)

#define CSL_ASRC_ICKZCTRL_OVERRIDE_SETTLE_MASK                  (0x00020000U)
#define CSL_ASRC_ICKZCTRL_OVERRIDE_SETTLE_SHIFT                 (17U)
#define CSL_ASRC_ICKZCTRL_OVERRIDE_SETTLE_RESETVAL              (0x00000000U)
#define CSL_ASRC_ICKZCTRL_OVERRIDE_SETTLE_MAX                   (0x00000001U)

#define CSL_ASRC_ICKZCTRL_LOOP_SETUP_MASK                       (0x0001FE00U)
#define CSL_ASRC_ICKZCTRL_LOOP_SETUP_SHIFT                      (9U)
#define CSL_ASRC_ICKZCTRL_LOOP_SETUP_RESETVAL                   (0x00000000U)
#define CSL_ASRC_ICKZCTRL_LOOP_SETUP_MAX                        (0x000000ffU)

#define CSL_ASRC_ICKZCTRL_SETTLE_MASK                           (0x00000100U)
#define CSL_ASRC_ICKZCTRL_SETTLE_SHIFT                          (8U)
#define CSL_ASRC_ICKZCTRL_SETTLE_RESETVAL                       (0x00000000U)
#define CSL_ASRC_ICKZCTRL_SETTLE_MAX                            (0x00000001U)

#define CSL_ASRC_ICKZCTRL_LOOP_STATE_MASK                       (0x000000F0U)
#define CSL_ASRC_ICKZCTRL_LOOP_STATE_SHIFT                      (4U)
#define CSL_ASRC_ICKZCTRL_LOOP_STATE_RESETVAL                   (0x00000000U)
#define CSL_ASRC_ICKZCTRL_LOOP_STATE_MAX                        (0x0000000fU)

#define CSL_ASRC_ICKZCTRL_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK  (0x0000000FU)
#define CSL_ASRC_ICKZCTRL_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT  (0U)
#define CSL_ASRC_ICKZCTRL_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_RESETVAL  (0x00000000U)
#define CSL_ASRC_ICKZCTRL_INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX  (0x0000000fU)

#define CSL_ASRC_ICKZCTRL_RESETVAL                              (0x00000000U)

/* OCKGENSTL */

#define CSL_ASRC_OCKGENSTL_STAMP_INT_LO_MASK                    (0xFF000000U)
#define CSL_ASRC_OCKGENSTL_STAMP_INT_LO_SHIFT                   (24U)
#define CSL_ASRC_OCKGENSTL_STAMP_INT_LO_RESETVAL                (0x00000000U)
#define CSL_ASRC_OCKGENSTL_STAMP_INT_LO_MAX                     (0x000000ffU)

#define CSL_ASRC_OCKGENSTL_FRACTIONAL_STAMP_MASK                (0x00FFFFFFU)
#define CSL_ASRC_OCKGENSTL_FRACTIONAL_STAMP_SHIFT               (0U)
#define CSL_ASRC_OCKGENSTL_FRACTIONAL_STAMP_RESETVAL            (0x00000000U)
#define CSL_ASRC_OCKGENSTL_FRACTIONAL_STAMP_MAX                 (0x00ffffffU)

#define CSL_ASRC_OCKGENSTL_RESETVAL                             (0x00000000U)

/* OCKGENSTH */

#define CSL_ASRC_OCKGENSTH_STAMP_INT_HI_MASK                    (0x0000FFFFU)
#define CSL_ASRC_OCKGENSTH_STAMP_INT_HI_SHIFT                   (0U)
#define CSL_ASRC_OCKGENSTH_STAMP_INT_HI_RESETVAL                (0x00000000U)
#define CSL_ASRC_OCKGENSTH_STAMP_INT_HI_MAX                     (0x0000ffffU)

#define CSL_ASRC_OCKGENSTH_RESETVAL                             (0x00000000U)

/* OCKGENRTL */

#define CSL_ASRC_OCKGENRTL_RATE_INT_LO_MASK                     (0xFF000000U)
#define CSL_ASRC_OCKGENRTL_RATE_INT_LO_SHIFT                    (24U)
#define CSL_ASRC_OCKGENRTL_RATE_INT_LO_RESETVAL                 (0x00000000U)
#define CSL_ASRC_OCKGENRTL_RATE_INT_LO_MAX                      (0x000000ffU)

#define CSL_ASRC_OCKGENRTL_FRACTIONAL_STAMP_MASK                (0x00FFFFFFU)
#define CSL_ASRC_OCKGENRTL_FRACTIONAL_STAMP_SHIFT               (0U)
#define CSL_ASRC_OCKGENRTL_FRACTIONAL_STAMP_RESETVAL            (0x00000000U)
#define CSL_ASRC_OCKGENRTL_FRACTIONAL_STAMP_MAX                 (0x00ffffffU)

#define CSL_ASRC_OCKGENRTL_RESETVAL                             (0x00000000U)

/* OCKGENRTH */

#define CSL_ASRC_OCKGENRTH_OUTPUT_CLOCK_GEN_EN_MASK             (0x80000000U)
#define CSL_ASRC_OCKGENRTH_OUTPUT_CLOCK_GEN_EN_SHIFT            (31U)
#define CSL_ASRC_OCKGENRTH_OUTPUT_CLOCK_GEN_EN_RESETVAL         (0x00000000U)
#define CSL_ASRC_OCKGENRTH_OUTPUT_CLOCK_GEN_EN_MAX              (0x00000001U)

#define CSL_ASRC_OCKGENRTH_RATE_INT_HI_MASK                     (0x0000FFFFU)
#define CSL_ASRC_OCKGENRTH_RATE_INT_HI_SHIFT                    (0U)
#define CSL_ASRC_OCKGENRTH_RATE_INT_HI_RESETVAL                 (0x00000000U)
#define CSL_ASRC_OCKGENRTH_RATE_INT_HI_MAX                      (0x0000ffffU)

#define CSL_ASRC_OCKGENRTH_RESETVAL                             (0x00000000U)

/* OCKLPRTL */

#define CSL_ASRC_OCKLPRTL_RATE_INT_LO_MASK                      (0xFF000000U)
#define CSL_ASRC_OCKLPRTL_RATE_INT_LO_SHIFT                     (24U)
#define CSL_ASRC_OCKLPRTL_RATE_INT_LO_RESETVAL                  (0x00000000U)
#define CSL_ASRC_OCKLPRTL_RATE_INT_LO_MAX                       (0x000000ffU)

#define CSL_ASRC_OCKLPRTL_FRACTIONAL_STAMP_MASK                 (0x00FFFFFFU)
#define CSL_ASRC_OCKLPRTL_FRACTIONAL_STAMP_SHIFT                (0U)
#define CSL_ASRC_OCKLPRTL_FRACTIONAL_STAMP_RESETVAL             (0x00000000U)
#define CSL_ASRC_OCKLPRTL_FRACTIONAL_STAMP_MAX                  (0x00ffffffU)

#define CSL_ASRC_OCKLPRTL_RESETVAL                              (0x00000000U)

/* OCKLPRTH */

#define CSL_ASRC_OCKLPRTH_RATE_INT_HI_MASK                      (0x0000FFFFU)
#define CSL_ASRC_OCKLPRTH_RATE_INT_HI_SHIFT                     (0U)
#define CSL_ASRC_OCKLPRTH_RATE_INT_HI_RESETVAL                  (0x00000000U)
#define CSL_ASRC_OCKLPRTH_RATE_INT_HI_MAX                       (0x0000ffffU)

#define CSL_ASRC_OCKLPRTH_RESETVAL                              (0x00000000U)

/* OCKLPSTL */

#define CSL_ASRC_OCKLPSTL_STAMP_INT_LO_MASK                     (0xFF000000U)
#define CSL_ASRC_OCKLPSTL_STAMP_INT_LO_SHIFT                    (24U)
#define CSL_ASRC_OCKLPSTL_STAMP_INT_LO_RESETVAL                 (0x00000000U)
#define CSL_ASRC_OCKLPSTL_STAMP_INT_LO_MAX                      (0x000000ffU)

#define CSL_ASRC_OCKLPSTL_FRACTIONAL_STAMP_MASK                 (0x00FFFFFFU)
#define CSL_ASRC_OCKLPSTL_FRACTIONAL_STAMP_SHIFT                (0U)
#define CSL_ASRC_OCKLPSTL_FRACTIONAL_STAMP_RESETVAL             (0x00000000U)
#define CSL_ASRC_OCKLPSTL_FRACTIONAL_STAMP_MAX                  (0x00ffffffU)

#define CSL_ASRC_OCKLPSTL_RESETVAL                              (0x00000000U)

/* OCKLPSTH */

#define CSL_ASRC_OCKLPSTH_STAMP_INT_HI_MASK                     (0x0000FFFFU)
#define CSL_ASRC_OCKLPSTH_STAMP_INT_HI_SHIFT                    (0U)
#define CSL_ASRC_OCKLPSTH_STAMP_INT_HI_RESETVAL                 (0x00000000U)
#define CSL_ASRC_OCKLPSTH_STAMP_INT_HI_MAX                      (0x0000ffffU)

#define CSL_ASRC_OCKLPSTH_RESETVAL                              (0x00000000U)

/* OCKZCNT */

#define CSL_ASRC_OCKZCNT_OUTPUT_CLOCK_ZONE_COUNT_MASK           (0x00FFFFFFU)
#define CSL_ASRC_OCKZCNT_OUTPUT_CLOCK_ZONE_COUNT_SHIFT          (0U)
#define CSL_ASRC_OCKZCNT_OUTPUT_CLOCK_ZONE_COUNT_RESETVAL       (0x00000000U)
#define CSL_ASRC_OCKZCNT_OUTPUT_CLOCK_ZONE_COUNT_MAX            (0x00ffffffU)

#define CSL_ASRC_OCKZCNT_RESETVAL                               (0x00000000U)

/* OCKZCTRL */

#define CSL_ASRC_OCKZCTRL_OVERRIDE_SETTLE_VALUE_MASK            (0x00040000U)
#define CSL_ASRC_OCKZCTRL_OVERRIDE_SETTLE_VALUE_SHIFT           (18U)
#define CSL_ASRC_OCKZCTRL_OVERRIDE_SETTLE_VALUE_RESETVAL        (0x00000000U)
#define CSL_ASRC_OCKZCTRL_OVERRIDE_SETTLE_VALUE_MAX             (0x00000001U)

#define CSL_ASRC_OCKZCTRL_OVERRIDE_SETTLE_MASK                  (0x00020000U)
#define CSL_ASRC_OCKZCTRL_OVERRIDE_SETTLE_SHIFT                 (17U)
#define CSL_ASRC_OCKZCTRL_OVERRIDE_SETTLE_RESETVAL              (0x00000000U)
#define CSL_ASRC_OCKZCTRL_OVERRIDE_SETTLE_MAX                   (0x00000001U)

#define CSL_ASRC_OCKZCTRL_LOOP_SETUP_MASK                       (0x0001FE00U)
#define CSL_ASRC_OCKZCTRL_LOOP_SETUP_SHIFT                      (9U)
#define CSL_ASRC_OCKZCTRL_LOOP_SETUP_RESETVAL                   (0x00000000U)
#define CSL_ASRC_OCKZCTRL_LOOP_SETUP_MAX                        (0x000000ffU)

#define CSL_ASRC_OCKZCTRL_SETTLE_MASK                           (0x00000100U)
#define CSL_ASRC_OCKZCTRL_SETTLE_SHIFT                          (8U)
#define CSL_ASRC_OCKZCTRL_SETTLE_RESETVAL                       (0x00000000U)
#define CSL_ASRC_OCKZCTRL_SETTLE_MAX                            (0x00000001U)

#define CSL_ASRC_OCKZCTRL_LOOP_STATE_MASK                       (0x000000F0U)
#define CSL_ASRC_OCKZCTRL_LOOP_STATE_SHIFT                      (4U)
#define CSL_ASRC_OCKZCTRL_LOOP_STATE_RESETVAL                   (0x00000000U)
#define CSL_ASRC_OCKZCTRL_LOOP_STATE_MAX                        (0x0000000fU)

#define CSL_ASRC_OCKZCTRL_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MASK  (0x0000000FU)
#define CSL_ASRC_OCKZCTRL_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_SHIFT  (0U)
#define CSL_ASRC_OCKZCTRL_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_RESETVAL  (0x00000000U)
#define CSL_ASRC_OCKZCTRL_OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT_MAX  (0x0000000fU)

#define CSL_ASRC_OCKZCTRL_RESETVAL                              (0x00000000U)

/* ICKLPORTL */

#define CSL_ASRC_ICKLPORTL_RATE_INT_LO_MASK                     (0xFF000000U)
#define CSL_ASRC_ICKLPORTL_RATE_INT_LO_SHIFT                    (24U)
#define CSL_ASRC_ICKLPORTL_RATE_INT_LO_RESETVAL                 (0x00000000U)
#define CSL_ASRC_ICKLPORTL_RATE_INT_LO_MAX                      (0x000000ffU)

#define CSL_ASRC_ICKLPORTL_FRACTIONAL_STAMP_MASK                (0x00FFFFFFU)
#define CSL_ASRC_ICKLPORTL_FRACTIONAL_STAMP_SHIFT               (0U)
#define CSL_ASRC_ICKLPORTL_FRACTIONAL_STAMP_RESETVAL            (0x00000000U)
#define CSL_ASRC_ICKLPORTL_FRACTIONAL_STAMP_MAX                 (0x00ffffffU)

#define CSL_ASRC_ICKLPORTL_RESETVAL                             (0x00000000U)

/* ICKLPORTH */

#define CSL_ASRC_ICKLPORTH_OVERRIDE_RATE_MASK                   (0x00010000U)
#define CSL_ASRC_ICKLPORTH_OVERRIDE_RATE_SHIFT                  (16U)
#define CSL_ASRC_ICKLPORTH_OVERRIDE_RATE_RESETVAL               (0x00000000U)
#define CSL_ASRC_ICKLPORTH_OVERRIDE_RATE_MAX                    (0x00000001U)

#define CSL_ASRC_ICKLPORTH_RATE_INT_HI_MASK                     (0x0000FFFFU)
#define CSL_ASRC_ICKLPORTH_RATE_INT_HI_SHIFT                    (0U)
#define CSL_ASRC_ICKLPORTH_RATE_INT_HI_RESETVAL                 (0x00000000U)
#define CSL_ASRC_ICKLPORTH_RATE_INT_HI_MAX                      (0x0000ffffU)

#define CSL_ASRC_ICKLPORTH_RESETVAL                             (0x00000000U)

/* OCKLPORTL */

#define CSL_ASRC_OCKLPORTL_RATE_INT_LO_MASK                     (0xFF000000U)
#define CSL_ASRC_OCKLPORTL_RATE_INT_LO_SHIFT                    (24U)
#define CSL_ASRC_OCKLPORTL_RATE_INT_LO_RESETVAL                 (0x00000000U)
#define CSL_ASRC_OCKLPORTL_RATE_INT_LO_MAX                      (0x000000ffU)

#define CSL_ASRC_OCKLPORTL_FRACTIONAL_STAMP_MASK                (0x00FFFFFFU)
#define CSL_ASRC_OCKLPORTL_FRACTIONAL_STAMP_SHIFT               (0U)
#define CSL_ASRC_OCKLPORTL_FRACTIONAL_STAMP_RESETVAL            (0x00000000U)
#define CSL_ASRC_OCKLPORTL_FRACTIONAL_STAMP_MAX                 (0x00ffffffU)

#define CSL_ASRC_OCKLPORTL_RESETVAL                             (0x00000000U)

/* OCKLPORTH */

#define CSL_ASRC_OCKLPORTH_OVERRIDE_RATE_MASK                   (0x00010000U)
#define CSL_ASRC_OCKLPORTH_OVERRIDE_RATE_SHIFT                  (16U)
#define CSL_ASRC_OCKLPORTH_OVERRIDE_RATE_RESETVAL               (0x00000000U)
#define CSL_ASRC_OCKLPORTH_OVERRIDE_RATE_MAX                    (0x00000001U)

#define CSL_ASRC_OCKLPORTH_RATE_INT_HI_MASK                     (0x0000FFFFU)
#define CSL_ASRC_OCKLPORTH_RATE_INT_HI_SHIFT                    (0U)
#define CSL_ASRC_OCKLPORTH_RATE_INT_HI_RESETVAL                 (0x00000000U)
#define CSL_ASRC_OCKLPORTH_RATE_INT_HI_MAX                      (0x0000ffffU)

#define CSL_ASRC_OCKLPORTH_RESETVAL                             (0x00000000U)

/* GIFDATAL */

#define CSL_ASRC_GIFDATAL_IN_DATA0_MASK                         (0xFFFFFFFFU)
#define CSL_ASRC_GIFDATAL_IN_DATA0_SHIFT                        (0U)
#define CSL_ASRC_GIFDATAL_IN_DATA0_RESETVAL                     (0x00000000U)
#define CSL_ASRC_GIFDATAL_IN_DATA0_MAX                          (0xffffffffU)

#define CSL_ASRC_GIFDATAL_RESETVAL                              (0x00000000U)

/* GIFDATAR */

#define CSL_ASRC_GIFDATAR_IN_DATA1_MASK                         (0xFFFFFFFFU)
#define CSL_ASRC_GIFDATAR_IN_DATA1_SHIFT                        (0U)
#define CSL_ASRC_GIFDATAR_IN_DATA1_RESETVAL                     (0x00000000U)
#define CSL_ASRC_GIFDATAR_IN_DATA1_MAX                          (0xffffffffU)

#define CSL_ASRC_GIFDATAR_RESETVAL                              (0x00000000U)

/* GOFDATAL */

#define CSL_ASRC_GOFDATAL_OUT_DATA0_MASK                        (0xFFFFFFFFU)
#define CSL_ASRC_GOFDATAL_OUT_DATA0_SHIFT                       (0U)
#define CSL_ASRC_GOFDATAL_OUT_DATA0_RESETVAL                    (0x00000000U)
#define CSL_ASRC_GOFDATAL_OUT_DATA0_MAX                         (0xffffffffU)

#define CSL_ASRC_GOFDATAL_RESETVAL                              (0x00000000U)

/* GOFDATAR */

#define CSL_ASRC_GOFDATAR_OUT_DATA1_MASK                        (0xFFFFFFFFU)
#define CSL_ASRC_GOFDATAR_OUT_DATA1_SHIFT                       (0U)
#define CSL_ASRC_GOFDATAR_OUT_DATA1_RESETVAL                    (0x00000000U)
#define CSL_ASRC_GOFDATAR_OUT_DATA1_MAX                         (0xffffffffU)

#define CSL_ASRC_GOFDATAR_RESETVAL                              (0x00000000U)

/* SIFDATAL */

#define CSL_ASRC_SIFDATAL_IN_DATA0_MASK                         (0xFFFFFFFFU)
#define CSL_ASRC_SIFDATAL_IN_DATA0_SHIFT                        (0U)
#define CSL_ASRC_SIFDATAL_IN_DATA0_RESETVAL                     (0x00000000U)
#define CSL_ASRC_SIFDATAL_IN_DATA0_MAX                          (0xffffffffU)

#define CSL_ASRC_SIFDATAL_RESETVAL                              (0x00000000U)

/* SIFDATAR */

#define CSL_ASRC_SIFDATAR_IN_DATA1_MASK                         (0xFFFFFFFFU)
#define CSL_ASRC_SIFDATAR_IN_DATA1_SHIFT                        (0U)
#define CSL_ASRC_SIFDATAR_IN_DATA1_RESETVAL                     (0x00000000U)
#define CSL_ASRC_SIFDATAR_IN_DATA1_MAX                          (0xffffffffU)

#define CSL_ASRC_SIFDATAR_RESETVAL                              (0x00000000U)

/* SOFDATAL */

#define CSL_ASRC_SOFDATAL_OUT_DATA0_MASK                        (0xFFFFFFFFU)
#define CSL_ASRC_SOFDATAL_OUT_DATA0_SHIFT                       (0U)
#define CSL_ASRC_SOFDATAL_OUT_DATA0_RESETVAL                    (0x00000000U)
#define CSL_ASRC_SOFDATAL_OUT_DATA0_MAX                         (0xffffffffU)

#define CSL_ASRC_SOFDATAL_RESETVAL                              (0x00000000U)

/* SOFDATAR */

#define CSL_ASRC_SOFDATAR_OUT_DATA1_MASK                        (0xFFFFFFFFU)
#define CSL_ASRC_SOFDATAR_OUT_DATA1_SHIFT                       (0U)
#define CSL_ASRC_SOFDATAR_OUT_DATA1_RESETVAL                    (0x00000000U)
#define CSL_ASRC_SOFDATAR_OUT_DATA1_MAX                         (0xffffffffU)

#define CSL_ASRC_SOFDATAR_RESETVAL                              (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
