Protel Design System Design Rule Check
PCB File : C:\Users\dell\Desktop\JMU_ETA_Fly-on-The-Sea\´¬Ä£Ö÷¿Ø°å\Control\Control_v1.1.PcbDoc
Date     : 2019/6/13
Time     : 20:35:23

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-2(3004.496mil,2843.165mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-2(4559.614mil,2843.165mil) on Multi-Layer Actual Hole Size = 118.11mil
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.999mil < 10mil) Between Pad C20-2(4227mil,2947mil) on Bottom Layer And Pad P9-1(4329.999mil,2957.426mil) on Multi-Layer [Bottom Solder] Mask Sliver [9.999mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.871mil < 10mil) Between Via (4187mil,4466mil) from Top Layer to Bottom Layer And Pad P3-5(4205.882mil,4521.228mil) on Multi-Layer [Top Solder] Mask Sliver [8.871mil] / [Bottom Solder] Mask Sliver [8.871mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P6-2(4715.024mil,3510.205mil) on Top Layer And Pad P6-1(4715.024mil,3470.835mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P6-3(4715.024mil,3549.575mil) on Top Layer And Pad P6-2(4715.024mil,3510.205mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P6-4(4715.024mil,3588.945mil) on Top Layer And Pad P6-3(4715.024mil,3549.575mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P6-5(4715.024mil,3628.315mil) on Top Layer And Pad P6-4(4715.024mil,3588.945mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P6-6(4715.024mil,3667.685mil) on Top Layer And Pad P6-5(4715.024mil,3628.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P6-7(4715.024mil,3707.055mil) on Top Layer And Pad P6-6(4715.024mil,3667.685mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.769mil < 10mil) Between Via (4769mil,3695mil) from Top Layer to Bottom Layer And Pad P6-6(4715.024mil,3667.685mil) on Top Layer [Top Solder] Mask Sliver [7.769mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P6-8(4715.024mil,3746.425mil) on Top Layer And Pad P6-7(4715.024mil,3707.055mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.48mil < 10mil) Between Via (4769mil,3695mil) from Top Layer to Bottom Layer And Pad P6-7(4715.024mil,3707.055mil) on Top Layer [Top Solder] Mask Sliver [4.48mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.48mil < 10mil) Between Via (4769mil,3722mil) from Top Layer to Bottom Layer And Pad P6-7(4715.024mil,3707.055mil) on Top Layer [Top Solder] Mask Sliver [4.48mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P6-9(4715.024mil,3785.795mil) on Top Layer And Pad P6-8(4715.024mil,3746.425mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.389mil < 10mil) Between Via (4769mil,3722mil) from Top Layer to Bottom Layer And Pad P6-8(4715.024mil,3746.425mil) on Top Layer [Top Solder] Mask Sliver [6.389mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P6-10(4715.024mil,3825.165mil) on Top Layer And Pad P6-9(4715.024mil,3785.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4474mil,3174mil) from Top Layer to Bottom Layer And Pad LED3-1(4524mil,3183mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad P7-2(3907.457mil,2794.575mil) on Top Layer And Pad P7-1(3858.244mil,2794.575mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad P7-3(3956.669mil,2794.575mil) on Top Layer And Pad P7-2(3907.457mil,2794.575mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Via (4128.126mil,2697mil) from Top Layer to Bottom Layer And Pad P7-0(4065.756mil,2683.921mil) on Top Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.63mil < 10mil) Between Pad T2-1(3307mil,3302.047mil) on Top Layer And Pad D6-1(3384mil,3279mil) on Top Layer [Top Solder] Mask Sliver [4.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P8-2(4713.024mil,2817.205mil) on Top Layer And Pad P8-1(4713.024mil,2777.835mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P8-3(4713.024mil,2856.575mil) on Top Layer And Pad P8-2(4713.024mil,2817.205mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P8-4(4713.024mil,2895.945mil) on Top Layer And Pad P8-3(4713.024mil,2856.575mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P8-5(4713.024mil,2935.315mil) on Top Layer And Pad P8-4(4713.024mil,2895.945mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P8-6(4713.024mil,2974.685mil) on Top Layer And Pad P8-5(4713.024mil,2935.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P8-7(4713.024mil,3014.055mil) on Top Layer And Pad P8-6(4713.024mil,2974.685mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P8-8(4713.024mil,3053.425mil) on Top Layer And Pad P8-7(4713.024mil,3014.055mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P8-9(4713.024mil,3092.795mil) on Top Layer And Pad P8-8(4713.024mil,3053.425mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.896mil < 10mil) Between Pad R16-1(4641.795mil,3110.488mil) on Top Layer And Pad P8-8(4713.024mil,3053.425mil) on Top Layer [Top Solder] Mask Sliver [9.896mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.732mil < 10mil) Between Pad R16-1(4641.795mil,3110.488mil) on Top Layer And Pad P8-9(4713.024mil,3092.795mil) on Top Layer [Top Solder] Mask Sliver [6.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P8-10(4713.024mil,3132.165mil) on Top Layer And Pad P8-9(4713.024mil,3092.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.732mil < 10mil) Between Pad R16-1(4641.795mil,3110.488mil) on Top Layer And Pad P8-10(4713.024mil,3132.165mil) on Top Layer [Top Solder] Mask Sliver [6.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U2-63(4134.614mil,4182.928mil) on Top Layer And Pad U2-64(4114.93mil,4182.93mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-62(4154.299mil,4182.93mil) on Top Layer And Pad U2-63(4134.614mil,4182.928mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-61(4173.985mil,4182.93mil) on Top Layer And Pad U2-62(4154.299mil,4182.93mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U2-60(4193.669mil,4182.928mil) on Top Layer And Pad U2-61(4173.985mil,4182.93mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-59(4213.354mil,4182.93mil) on Top Layer And Pad U2-60(4193.669mil,4182.928mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-58(4233.039mil,4182.93mil) on Top Layer And Pad U2-59(4213.354mil,4182.93mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-57(4252.724mil,4182.928mil) on Top Layer And Pad U2-58(4233.039mil,4182.93mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.643mil < 10mil) Between Via (4243mil,4113mil) from Top Layer to Bottom Layer And Pad U2-58(4233.039mil,4182.93mil) on Top Layer [Top Solder] Mask Sliver [8.643mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U2-56(4272.408mil,4182.93mil) on Top Layer And Pad U2-57(4252.724mil,4182.928mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.633mil < 10mil) Between Via (4243mil,4113mil) from Top Layer to Bottom Layer And Pad U2-57(4252.724mil,4182.928mil) on Top Layer [Top Solder] Mask Sliver [8.633mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-55(4292.094mil,4182.93mil) on Top Layer And Pad U2-56(4272.408mil,4182.93mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.622mil < 10mil) Between Via (4277mil,4113mil) from Top Layer to Bottom Layer And Pad U2-56(4272.408mil,4182.93mil) on Top Layer [Top Solder] Mask Sliver [8.622mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-54(4311.78mil,4182.93mil) on Top Layer And Pad U2-55(4292.094mil,4182.93mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.429mil < 10mil) Between Via (4277mil,4113mil) from Top Layer to Bottom Layer And Pad U2-55(4292.094mil,4182.93mil) on Top Layer [Top Solder] Mask Sliver [9.429mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-53(4331.464mil,4182.928mil) on Top Layer And Pad U2-54(4311.78mil,4182.93mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-52(4351.149mil,4182.93mil) on Top Layer And Pad U2-53(4331.464mil,4182.928mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-51(4370.835mil,4182.93mil) on Top Layer And Pad U2-52(4351.149mil,4182.93mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-50(4390.519mil,4182.928mil) on Top Layer And Pad U2-51(4370.835mil,4182.93mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U2-49(4410.204mil,4182.93mil) on Top Layer And Pad U2-50(4390.519mil,4182.928mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-47(4477.133mil,4096.315mil) on Top Layer And Pad U2-48(4477.133mil,4116mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U2-46(4477.134mil,4076.63mil) on Top Layer And Pad U2-47(4477.133mil,4096.315mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-45(4477.133mil,4056.946mil) on Top Layer And Pad U2-46(4477.134mil,4076.63mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-44(4477.133mil,4037.26mil) on Top Layer And Pad U2-45(4477.133mil,4056.946mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-43(4477.134mil,4017.575mil) on Top Layer And Pad U2-44(4477.133mil,4037.26mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-42(4477.134mil,3997.89mil) on Top Layer And Pad U2-43(4477.134mil,4017.575mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U2-41(4477.133mil,3978.205mil) on Top Layer And Pad U2-42(4477.134mil,3997.89mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-40(4477.132mil,3958.519mil) on Top Layer And Pad U2-41(4477.133mil,3978.205mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U2-39(4477.134mil,3938.835mil) on Top Layer And Pad U2-40(4477.132mil,3958.519mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-38(4477.133mil,3919.15mil) on Top Layer And Pad U2-39(4477.134mil,3938.835mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-37(4477.133mil,3899.465mil) on Top Layer And Pad U2-38(4477.133mil,3919.15mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-36(4477.134mil,3879.78mil) on Top Layer And Pad U2-37(4477.133mil,3899.465mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-35(4477.132mil,3860.096mil) on Top Layer And Pad U2-36(4477.134mil,3879.78mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-34(4477.133mil,3840.41mil) on Top Layer And Pad U2-35(4477.132mil,3860.096mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-33(4477.134mil,3820.725mil) on Top Layer And Pad U2-34(4477.133mil,3840.41mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-31(4390.519mil,3753.796mil) on Top Layer And Pad U2-32(4410.205mil,3753.796mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-30(4370.833mil,3753.796mil) on Top Layer And Pad U2-31(4390.519mil,3753.796mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U2-29(4351.149mil,3753.795mil) on Top Layer And Pad U2-30(4370.833mil,3753.796mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-28(4331.464mil,3753.796mil) on Top Layer And Pad U2-29(4351.149mil,3753.795mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-27(4311.779mil,3753.796mil) on Top Layer And Pad U2-28(4331.464mil,3753.796mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-26(4292.094mil,3753.795mil) on Top Layer And Pad U2-27(4311.779mil,3753.796mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-25(4272.41mil,3753.796mil) on Top Layer And Pad U2-26(4292.094mil,3753.795mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-24(4252.724mil,3753.796mil) on Top Layer And Pad U2-25(4272.41mil,3753.796mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-23(4233.039mil,3753.795mil) on Top Layer And Pad U2-24(4252.724mil,3753.796mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U2-22(4213.355mil,3753.796mil) on Top Layer And Pad U2-23(4233.039mil,3753.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-21(4193.669mil,3753.796mil) on Top Layer And Pad U2-22(4213.355mil,3753.796mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-20(4173.983mil,3753.796mil) on Top Layer And Pad U2-21(4193.669mil,3753.796mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-19(4154.299mil,3753.795mil) on Top Layer And Pad U2-20(4173.983mil,3753.796mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-18(4134.614mil,3753.796mil) on Top Layer And Pad U2-19(4154.299mil,3753.795mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-17(4114.928mil,3753.796mil) on Top Layer And Pad U2-18(4134.614mil,3753.796mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-15(4048.001mil,3840.41mil) on Top Layer And Pad U2-16(4047.999mil,3820.725mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-14(4047.999mil,3860.094mil) on Top Layer And Pad U2-15(4048.001mil,3840.41mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-13(4047.999mil,3879.78mil) on Top Layer And Pad U2-14(4047.999mil,3860.094mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.907mil < 10mil) Between Via (4115mil,3872mil) from Top Layer to Bottom Layer And Pad U2-14(4047.999mil,3860.094mil) on Top Layer [Top Solder] Mask Sliver [5.907mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-12(4048.001mil,3899.465mil) on Top Layer And Pad U2-13(4047.999mil,3879.78mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.694mil < 10mil) Between Via (4115mil,3872mil) from Top Layer to Bottom Layer And Pad U2-13(4047.999mil,3879.78mil) on Top Layer [Top Solder] Mask Sliver [5.694mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-11(4048.001mil,3919.15mil) on Top Layer And Pad U2-12(4048.001mil,3899.465mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-10(4047.999mil,3938.835mil) on Top Layer And Pad U2-11(4048.001mil,3919.15mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-9(4047.999mil,3958.521mil) on Top Layer And Pad U2-10(4047.999mil,3938.835mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-8(4048.001mil,3978.205mil) on Top Layer And Pad U2-9(4047.999mil,3958.521mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U2-7(4047.999mil,3997.89mil) on Top Layer And Pad U2-8(4048.001mil,3978.205mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-6(4047.999mil,4017.575mil) on Top Layer And Pad U2-7(4047.999mil,3997.89mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad U2-5(4048.001mil,4037.26mil) on Top Layer And Pad U2-6(4047.999mil,4017.575mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U2-4(4047.999mil,4056.944mil) on Top Layer And Pad U2-5(4048.001mil,4037.26mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-3(4047.999mil,4076.63mil) on Top Layer And Pad U2-4(4047.999mil,4056.944mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U2-2(4048.001mil,4096.315mil) on Top Layer And Pad U2-3(4047.999mil,4076.63mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad U2-1(4048.001mil,4116mil) on Top Layer And Pad U2-2(4048.001mil,4096.315mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.764mil < 10mil) Between Via (4120mil,4370mil) from Top Layer to Bottom Layer And Pad R20-1(4074.512mil,4409.795mil) on Top Layer [Top Solder] Mask Sliver [1.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Via (4598mil,4197mil) from Top Layer to Bottom Layer And Pad C9-1(4594mil,4244mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.563mil < 10mil) Between Pad R4-2(3069mil,3332mil) on Top Layer And Pad T4-3(3018.236mil,3328.228mil) on Top Layer [Top Solder] Mask Sliver [6.563mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.563mil < 10mil) Between Pad R4-1(3069mil,3392mil) on Top Layer And Pad T4-3(3018.236mil,3328.228mil) on Top Layer [Top Solder] Mask Sliver [6.563mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.563mil < 10mil) Between Pad R2-2(3144mil,3331mil) on Top Layer And Pad T4-1(3197.764mil,3328.228mil) on Top Layer [Top Solder] Mask Sliver [9.563mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.563mil < 10mil) Between Pad R2-1(3144mil,3391mil) on Top Layer And Pad T4-1(3197.764mil,3328.228mil) on Top Layer [Top Solder] Mask Sliver [9.563mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.732mil < 10mil) Between Via (3222mil,3731mil) from Top Layer to Bottom Layer And Pad T8-2(3094mil,3771.354mil) on Top Layer [Top Solder] Mask Sliver [1.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.563mil < 10mil) Between Pad R9-2(3056mil,4086mil) on Top Layer And Pad T8-3(3004.236mil,4029.228mil) on Top Layer [Top Solder] Mask Sliver [7.563mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.929mil < 10mil) Between Via (3251mil,3930mil) from Top Layer to Bottom Layer And Pad T6-2(3286mil,3971.953mil) on Top Layer [Top Solder] Mask Sliver [4.929mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.016mil < 10mil) Between Via (3620mil,3583mil) from Top Layer to Bottom Layer And Pad U4-3(3563mil,3582mil) on Top Layer [Top Solder] Mask Sliver [2.016mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.062mil < 10mil) Between Via (3620mil,3634mil) from Top Layer to Bottom Layer And Pad U4-4(3563mil,3632mil) on Top Layer [Top Solder] Mask Sliver [2.062mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.115mil < 10mil) Between Via (3505mil,3761mil) from Top Layer to Bottom Layer And Pad U4-7(3563mil,3782mil) on Top Layer [Top Solder] Mask Sliver [9.115mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.815mil < 10mil) Between Via (3620mil,3634mil) from Top Layer to Bottom Layer And Pad R12-2(3650mil,3677mil) on Top Layer [Top Solder] Mask Sliver [6.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.563mil < 10mil) Between Pad T7-1(3002.236mil,4033.228mil) on Bottom Layer And Pad R6-2(3054mil,4085mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.563mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.551mil < 10mil) Between Via (3305mil,2734mil) from Top Layer to Bottom Layer And Pad D5-1(3360mil,2747mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.551mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.847mil < 10mil) Between Via (4474mil,3174mil) from Top Layer to Bottom Layer And Pad C3-1(4424mil,3217mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.847mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (4622mil,3234mil) from Top Layer to Bottom Layer And Pad C1-2(4551mil,3238.5mil) on Bottom Layer [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.563mil < 10mil) Between Pad R1-1(3070mil,3331mil) on Bottom Layer And Pad T3-1(3018.236mil,3329.228mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.563mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.563mil < 10mil) Between Pad R1-2(3070mil,3391mil) on Bottom Layer And Pad T3-1(3018.236mil,3329.228mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.563mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.732mil < 10mil) Between Via (3222mil,3731mil) from Top Layer to Bottom Layer And Pad T7-2(3092mil,3775.354mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.965mil < 10mil) Between Via (4155mil,3109mil) from Top Layer to Bottom Layer And Pad U1-5(4107.67mil,3129mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.965mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (4843mil,2981mil) from Top Layer to Bottom Layer And Via (4879mil,2981mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Via (4879mil,3014mil) from Top Layer to Bottom Layer And Via (4879mil,2981mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5mil] / [Bottom Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Via (4843mil,3014mil) from Top Layer to Bottom Layer And Via (4843mil,2981mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5mil] / [Bottom Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4808mil,2981mil) from Top Layer to Bottom Layer And Via (4843mil,2981mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
Rule Violations :123

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (3799.512mil,3792.795mil) on Top Overlay And Pad R5-1(3844.512mil,3791.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (3799.512mil,3792.795mil) on Top Overlay And Pad R5-2(3754.512mil,3791.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (3759.567mil,3885.5mil) on Top Overlay And Pad C6-2(3755mil,3886mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (3839.488mil,3885.5mil) on Top Overlay And Pad C6-1(3845mil,3886mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.46mil < 10mil) Between Arc (4048.228mil,4143.961mil) on Top Overlay And Pad U2-1(4048.001mil,4116mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (4029.512mil,4410.795mil) on Top Overlay And Pad R20-1(4074.512mil,4409.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (4029.512mil,4410.795mil) on Top Overlay And Pad R20-2(3984.512mil,4409.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (3994.567mil,4306.705mil) on Top Overlay And Pad C10-2(3990mil,4307.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (4074.488mil,4306.705mil) on Top Overlay And Pad C10-1(4080mil,4307.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (4508.567mil,4243.5mil) on Top Overlay And Pad C9-2(4504mil,4244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (4588.488mil,4243.5mil) on Top Overlay And Pad C9-1(4594mil,4244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (3599.488mil,4296.205mil) on Top Overlay And Pad R19-1(3554.488mil,4297.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (3599.488mil,4296.205mil) on Top Overlay And Pad R19-2(3644.488mil,4297.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (3556.567mil,4181.5mil) on Top Overlay And Pad 1-2(3552mil,4182mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (3636.488mil,4181.5mil) on Top Overlay And Pad 1-1(3642mil,4182mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (3757.567mil,3974.5mil) on Top Overlay And Pad C5-2(3753mil,3975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (3837.488mil,3974.5mil) on Top Overlay And Pad C5-1(3843mil,3975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (3478.433mil,3923.5mil) on Top Overlay And Pad C19-2(3483mil,3923mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (3398.512mil,3923.5mil) on Top Overlay And Pad C19-1(3393mil,3923mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (4427.512mil,3545.795mil) on Top Overlay And Pad R21-1(4472.512mil,3544.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (4427.512mil,3545.795mil) on Top Overlay And Pad R21-2(4382.512mil,3544.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (4470.952mil,3646.019mil) on Top Overlay And Pad C8-2(4475.519mil,3645.519mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (4391.031mil,3646.019mil) on Top Overlay And Pad C8-1(4385.519mil,3645.519mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (4226.433mil,3644.5mil) on Top Overlay And Pad C7-2(4231mil,3644mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (4146.512mil,3644.5mil) on Top Overlay And Pad C7-1(4141mil,3644mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (4528.205mil,3029.512mil) on Top Overlay And Pad R18-1(4529.205mil,3074.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (4528.205mil,3029.512mil) on Top Overlay And Pad R18-2(4529.205mil,2984.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (4642.795mil,3155.488mil) on Top Overlay And Pad R16-1(4641.795mil,3110.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (4642.795mil,3155.488mil) on Top Overlay And Pad R16-2(4641.795mil,3200.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (3264.488mil,4565.205mil) on Top Overlay And Pad R22-2(3309.488mil,4566.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (3264.488mil,4565.205mil) on Top Overlay And Pad R22-1(3219.488mil,4566.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (2971.512mil,2628.795mil) on Top Overlay And Pad R23-1(3016.512mil,2627.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (2971.512mil,2628.795mil) on Top Overlay And Pad R23-2(2926.512mil,2627.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (4609.205mil,3361.512mil) on Top Overlay And Pad R24-2(4610.205mil,3316.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (4609.205mil,3361.512mil) on Top Overlay And Pad R24-1(4610.205mil,3406.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (3525.433mil,3388.5mil) on Top Overlay And Pad C15-2(3530mil,3388mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (3445.512mil,3388.5mil) on Top Overlay And Pad C15-1(3440mil,3388mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (4333.5mil,3639.433mil) on Bottom Overlay And Pad C13-2(4333mil,3644mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (4333.5mil,3559.512mil) on Bottom Overlay And Pad C13-1(4333mil,3554mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (4747.5mil,3605.433mil) on Bottom Overlay And Pad C14-2(4747mil,3610mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (4747.5mil,3525.512mil) on Bottom Overlay And Pad C14-1(4747mil,3520mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (4423.5mil,3131.567mil) on Bottom Overlay And Pad C3-2(4424mil,3127mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (4423.5mil,3211.488mil) on Bottom Overlay And Pad C3-1(4424mil,3217mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (3934.795mil,2832.512mil) on Bottom Overlay And Pad R10-1(3933.795mil,2877.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (3934.795mil,2832.512mil) on Bottom Overlay And Pad R10-2(3933.795mil,2787.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (3503.5mil,2788.567mil) on Bottom Overlay And Pad C17-2(3504mil,2784mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (3503.5mil,2868.488mil) on Bottom Overlay And Pad C17-1(3504mil,2874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (3660.488mil,2972.795mil) on Bottom Overlay And Pad R14-1(3615.488mil,2971.795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (3660.488mil,2972.795mil) on Bottom Overlay And Pad R14-2(3705.488mil,2971.795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (4032.205mil,2788.488mil) on Bottom Overlay And Pad R11-1(4033.205mil,2743.488mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (4032.205mil,2788.488mil) on Bottom Overlay And Pad R11-2(4033.205mil,2833.488mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (3659.512mil,3058.205mil) on Bottom Overlay And Pad R15-1(3704.512mil,3059.205mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (3659.512mil,3058.205mil) on Bottom Overlay And Pad R15-2(3614.512mil,3059.205mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (2853.795mil,4169.512mil) on Bottom Overlay And Pad R17-2(2852.795mil,4124.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Arc (2853.795mil,4169.512mil) on Bottom Overlay And Pad R17-1(2852.795mil,4214.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (4007.5mil,3225.433mil) on Bottom Overlay And Pad C4-2(4007mil,3230mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (4007.5mil,3145.512mil) on Bottom Overlay And Pad C4-1(4007mil,3140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Arc (4226.5mil,2951.567mil) on Bottom Overlay And Pad C18-1(4139mil,2879.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.25mil < 10mil) Between Arc (4226.5mil,2951.567mil) on Bottom Overlay And Pad C20-2(4227mil,2947mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Arc (4226.5mil,3031.488mil) on Bottom Overlay And Pad C20-1(4227mil,3037mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3453.496mil,3028.843mil)(3604.441mil,3028.843mil) on Top Overlay And Pad C16-2(3522.394mil,3048.528mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3453.496mil,3009.157mil)(3604.441mil,3009.157mil) on Top Overlay And Pad C16-2(3522.394mil,3048.528mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3453.496mil,3048.528mil)(3610.976mil,3048.528mil) on Top Overlay And Pad C16-2(3522.394mil,3048.528mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3453.496mil,3068.213mil)(3604.441mil,3068.213mil) on Top Overlay And Pad C16-2(3522.394mil,3048.528mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3453.496mil,3087.898mil)(3604.441mil,3087.898mil) on Top Overlay And Pad C16-2(3522.394mil,3048.528mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "10uF" (4270mil,3390mil) on Bottom Overlay And Pad P2-3(4282.071mil,3370.047mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "10uF" (4270mil,3390mil) on Bottom Overlay And Pad P2-4(4182.071mil,3370.047mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3270.795mil,2596.299mil)(3270.795mil,2833.701mil) on Top Overlay And Pad L1-2(3261mil,2721mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3545.795mil,2596.89mil)(3545.795mil,2842.953mil) on Top Overlay And Pad L1-1(3558mil,2720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (4755mil,3338mil)(4755mil,3433.433mil) on Top Overlay And Pad P6-0(4811mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Track (4866mil,3337mil)(4924mil,3337mil) on Top Overlay And Pad P6-0(4811mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (4755mil,3842.882mil)(4755mil,3959mil) on Top Overlay And Pad P6-0(4811mil,3926mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.819mil < 10mil) Between Track (4868mil,3959mil)(4924mil,3959mil) on Top Overlay And Pad P6-0(4811mil,3926mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.398mil < 10mil) Between Track (4755mil,3842.882mil)(4755mil,3959mil) on Top Overlay And Pad P6-10(4715.024mil,3825.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.197mil < 10mil) Between Track (3748.638mil,4062.236mil)(3748.638mil,4102.236mil) on Top Overlay And Pad XTAL1-1(3834.638mil,4112.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.197mil < 10mil) Between Track (3919.638mil,4062.236mil)(3919.638mil,4107.236mil) on Top Overlay And Pad XTAL1-1(3834.638mil,4112.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.197mil < 10mil) Between Track (3749.638mil,4312.236mil)(3749.638mil,4355.236mil) on Top Overlay And Pad XTAL1-2(3834.638mil,4312.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.197mil < 10mil) Between Track (3919.638mil,4314.236mil)(3919.638mil,4355.236mil) on Top Overlay And Pad XTAL1-2(3834.638mil,4312.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.047mil < 10mil) Between Track (3435mil,4566mil)(3475mil,4566mil) on Top Overlay And Pad LED1-1(3505mil,4566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.047mil < 10mil) Between Track (3435mil,4566mil)(3475mil,4566mil) on Top Overlay And Pad LED1-2(3405mil,4566mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.047mil < 10mil) Between Track (2944mil,2711mil)(2984mil,2711mil) on Top Overlay And Pad LED2-1(3014mil,2711mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.047mil < 10mil) Between Track (2944mil,2711mil)(2984mil,2711mil) on Top Overlay And Pad LED2-2(2914mil,2711mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.047mil < 10mil) Between Track (4524mil,3213mil)(4524mil,3253mil) on Top Overlay And Pad LED3-1(4524mil,3183mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0R" (4585mil,3136mil) on Top Overlay And Pad LED3-1(4524mil,3183mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.047mil < 10mil) Between Track (4524mil,3213mil)(4524mil,3253mil) on Top Overlay And Pad LED3-2(4524mil,3283mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "470pf" (3583mil,3380mil) on Top Overlay And Pad S1-3(3732.847mil,3423.257mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.921mil < 10mil) Between Track (3726.575mil,2767.921mil)(3831.575mil,2767.921mil) on Top Overlay And Pad P7-1(3858.244mil,2794.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Track (3726.575mil,2753.921mil)(3726.575mil,2767.921mil) on Top Overlay And Pad P7-0(3750.244mil,2683.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.488mil < 10mil) Between Track (3984.905mil,2767.921mil)(4089.905mil,2767.921mil) on Top Overlay And Pad P7-3(3956.669mil,2794.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Track (4089.905mil,2753.921mil)(4089.905mil,2767.921mil) on Top Overlay And Pad P7-0(4065.756mil,2683.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.403mil < 10mil) Between Track (3427.795mil,4446.867mil)(3476.535mil,4446.867mil) on Top Overlay And Pad ¸´Î»°´¼ü1-1(3397.795mil,4466.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.403mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.403mil < 10mil) Between Track (3319.055mil,4446.867mil)(3367.795mil,4446.867mil) on Top Overlay And Pad ¸´Î»°´¼ü1-1(3397.795mil,4466.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.403mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.403mil < 10mil) Between Track (3427.795mil,4186.709mil)(3476.535mil,4186.709mil) on Top Overlay And Pad ¸´Î»°´¼ü1-2(3397.795mil,4166.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.403mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.404mil < 10mil) Between Track (3319.055mil,4186.809mil)(3367.794mil,4186.548mil) on Top Overlay And Pad ¸´Î»°´¼ü1-2(3397.795mil,4166.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.224mil < 10mil) Between Text "10K" (3662mil,3955mil) on Top Overlay And Pad D7-1(3582mil,4044mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3563.742mil,3486.228mil)(3566.145mil,4581.228mil) on Top Overlay And Pad D7-1(3582mil,4044mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Track (3597.748mil,4087.504mil)(3597.748mil,4097.15mil) on Top Overlay And Pad D7-1(3582mil,4044mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.071mil < 10mil) Between Track (3597.748mil,3990.85mil)(3597.748mil,4001.48mil) on Top Overlay And Pad D7-1(3582mil,4044mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3595.252mil,3653.118mil)(3595.252mil,4410.126mil) on Top Overlay And Pad D7-1(3582mil,4044mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.859mil < 10mil) Between Track (3385.15mil,4087.308mil)(3385.15mil,4097.15mil) on Top Overlay And Pad D7-2(3400.898mil,4044mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Track (3385.15mil,3990.85mil)(3385.15mil,4001.678mil) on Top Overlay And Pad D7-2(3400.898mil,4044mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Track (3368.252mil,3225.85mil)(3368.252mil,3235.496mil) on Top Overlay And Pad D6-1(3384mil,3279mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.071mil < 10mil) Between Track (3368.252mil,3321.52mil)(3368.252mil,3332.15mil) on Top Overlay And Pad D6-1(3384mil,3279mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.859mil < 10mil) Between Track (3580.85mil,3225.85mil)(3580.85mil,3235.692mil) on Top Overlay And Pad D6-2(3565.102mil,3279mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Track (3580.85mil,3321.322mil)(3580.85mil,3332.15mil) on Top Overlay And Pad D6-2(3565.102mil,3279mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.071mil < 10mil) Between Track (2897.52mil,4032.748mil)(2908.15mil,4032.748mil) on Top Overlay And Pad D4-1(2855mil,4017mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Track (2801.85mil,4032.748mil)(2811.496mil,4032.748mil) on Top Overlay And Pad D4-1(2855mil,4017mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Track (2897.322mil,3820.15mil)(2908.15mil,3820.15mil) on Top Overlay And Pad D4-2(2855mil,3835.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.859mil < 10mil) Between Track (2801.85mil,3820.15mil)(2811.692mil,3820.15mil) on Top Overlay And Pad D4-2(2855mil,3835.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Track (2818.85mil,3250.748mil)(2828.496mil,3250.748mil) on Top Overlay And Pad D2-1(2872mil,3235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.071mil < 10mil) Between Track (2914.52mil,3250.748mil)(2925.15mil,3250.748mil) on Top Overlay And Pad D2-1(2872mil,3235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.859mil < 10mil) Between Track (2818.85mil,3038.15mil)(2828.692mil,3038.15mil) on Top Overlay And Pad D2-2(2872mil,3053.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Track (2914.322mil,3038.15mil)(2925.15mil,3038.15mil) on Top Overlay And Pad D2-2(2872mil,3053.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (4753mil,2645mil)(4753mil,2740.433mil) on Top Overlay And Pad P8-0(4809mil,2677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Track (4864mil,2644mil)(4922mil,2644mil) on Top Overlay And Pad P8-0(4809mil,2677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Track (4753mil,3149.882mil)(4753mil,3266mil) on Top Overlay And Pad P8-0(4809mil,3233mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.819mil < 10mil) Between Track (4866mil,3266mil)(4922mil,3266mil) on Top Overlay And Pad P8-0(4809mil,3233mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4677.795mil,3069.488mil)(4677.795mil,3135.488mil) on Top Overlay And Pad P8-8(4713.024mil,3053.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4605.795mil,3069.488mil)(4677.795mil,3069.488mil) on Top Overlay And Pad P8-8(4713.024mil,3053.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4677.795mil,3069.488mil)(4677.795mil,3135.488mil) on Top Overlay And Pad P8-9(4713.024mil,3092.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.086mil < 10mil) Between Track (4605.795mil,3069.488mil)(4677.795mil,3069.488mil) on Top Overlay And Pad P8-9(4713.024mil,3092.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4677.795mil,3069.488mil)(4677.795mil,3135.488mil) on Top Overlay And Pad P8-10(4713.024mil,3132.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.398mil < 10mil) Between Track (4753mil,3149.882mil)(4753mil,3266mil) on Top Overlay And Pad P8-10(4713.024mil,3132.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3713.512mil,3756.795mil)(3713.512mil,3828.795mil) on Top Overlay And Pad R5-2(3754.512mil,3791.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3713.512mil,3828.795mil)(3779.512mil,3828.795mil) on Top Overlay And Pad R5-2(3754.512mil,3791.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3713.512mil,3755.795mil)(3779.512mil,3755.795mil) on Top Overlay And Pad R5-2(3754.512mil,3791.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3885.512mil,3755.795mil)(3885.512mil,3827.795mil) on Top Overlay And Pad R5-1(3844.512mil,3791.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3819.512mil,3827.795mil)(3885.512mil,3827.795mil) on Top Overlay And Pad R5-1(3844.512mil,3791.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3819.512mil,3755.795mil)(3885.512mil,3755.795mil) on Top Overlay And Pad R5-1(3844.512mil,3791.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3943.512mil,4374.795mil)(3943.512mil,4446.795mil) on Top Overlay And Pad R20-2(3984.512mil,4409.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3943.512mil,4373.795mil)(4009.512mil,4373.795mil) on Top Overlay And Pad R20-2(3984.512mil,4409.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3943.512mil,4446.795mil)(4009.512mil,4446.795mil) on Top Overlay And Pad R20-2(3984.512mil,4409.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3595.252mil,4413.118mil)(4614.189mil,4413.118mil) on Top Overlay And Pad R20-2(3984.512mil,4409.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4115.512mil,4373.795mil)(4115.512mil,4445.795mil) on Top Overlay And Pad R20-1(4074.512mil,4409.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4049.512mil,4373.795mil)(4115.512mil,4373.795mil) on Top Overlay And Pad R20-1(4074.512mil,4409.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4049.512mil,4445.795mil)(4115.512mil,4445.795mil) on Top Overlay And Pad R20-1(4074.512mil,4409.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3595.252mil,4413.118mil)(4614.189mil,4413.118mil) on Top Overlay And Pad R20-1(4074.512mil,4409.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4614.189mil,3653.118mil)(4614.189mil,4413.118mil) on Top Overlay And Pad C9-1(4594mil,4244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3040mil,3298mil)(3095.559mil,3298mil) on Top Overlay And Pad T4-3(3018.236mil,3328.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3040mil,3298mil)(3040mil,3323.433mil) on Top Overlay And Pad T4-3(3018.236mil,3328.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mil < 10mil) Between Track (3173mil,3297mil)(3173mil,3322.433mil) on Top Overlay And Pad T4-1(3197.764mil,3328.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.504mil < 10mil) Between Track (3115mil,3297mil)(3170.559mil,3297mil) on Top Overlay And Pad T4-1(3197.764mil,3328.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3027mil,4052mil)(3027mil,4077.433mil) on Top Overlay And Pad T8-3(3004.236mil,4029.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3027mil,4052mil)(3082.559mil,4052mil) on Top Overlay And Pad T8-3(3004.236mil,4029.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3027mil,4154mil)(3027mil,4179.433mil) on Top Overlay And Pad R9-1(3056mil,4146mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3085mil,4154mil)(3085mil,4179.433mil) on Top Overlay And Pad R9-1(3056mil,4146mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Track (3029.441mil,4179.433mil)(3085mil,4179.433mil) on Top Overlay And Pad R9-1(3056mil,4146mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3027mil,4052mil)(3027mil,4077.433mil) on Top Overlay And Pad R9-2(3056mil,4086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3085mil,4052mil)(3085mil,4077.433mil) on Top Overlay And Pad R9-2(3056mil,4086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (3027mil,4052mil)(3082.559mil,4052mil) on Top Overlay And Pad R9-2(3056mil,4086mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3091mil,4155mil)(3091mil,4180.433mil) on Top Overlay And Pad R7-1(3120mil,4147mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3149mil,4155mil)(3149mil,4180.433mil) on Top Overlay And Pad R7-1(3120mil,4147mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Track (3093.441mil,4180.433mil)(3149mil,4180.433mil) on Top Overlay And Pad R7-1(3120mil,4147mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3091mil,4053mil)(3091mil,4078.433mil) on Top Overlay And Pad R7-2(3120mil,4087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3149mil,4053mil)(3149mil,4078.433mil) on Top Overlay And Pad R7-2(3120mil,4087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (3091mil,4053mil)(3146.559mil,4053mil) on Top Overlay And Pad R7-2(3120mil,4087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Track (3307mil,3329.047mil)(3307mil,3375.047mil) on Top Overlay And Pad T2-1(3307mil,3302.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Track (3307mil,3329.047mil)(3307mil,3375.047mil) on Top Overlay And Pad T2-2(3307mil,3402.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Track (3286mil,3998.953mil)(3286mil,4044.953mil) on Top Overlay And Pad T6-1(3286mil,4071.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Track (3286mil,3998.953mil)(3286mil,4044.953mil) on Top Overlay And Pad T6-2(3286mil,3971.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3513mil,3457mil)(3513mil,3857mil) on Top Overlay And Pad U4-1(3563mil,3482mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3563.742mil,3486.228mil)(3566.145mil,4581.228mil) on Top Overlay And Pad U4-1(3563mil,3482mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3563.742mil,3486.228mil)(3826.787mil,3486.228mil) on Top Overlay And Pad U4-1(3563mil,3482mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3513mil,3457mil)(3513mil,3857mil) on Top Overlay And Pad U4-2(3563mil,3532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3563.742mil,3486.228mil)(3566.145mil,4581.228mil) on Top Overlay And Pad U4-2(3563mil,3532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3513mil,3457mil)(3513mil,3857mil) on Top Overlay And Pad U4-3(3563mil,3582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3563.742mil,3486.228mil)(3566.145mil,4581.228mil) on Top Overlay And Pad U4-3(3563mil,3582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3513mil,3457mil)(3513mil,3857mil) on Top Overlay And Pad U4-4(3563mil,3632mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3563.742mil,3486.228mil)(3566.145mil,4581.228mil) on Top Overlay And Pad U4-4(3563mil,3632mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.286mil < 10mil) Between Track (3595.252mil,3653.118mil)(3595.252mil,4410.126mil) on Top Overlay And Pad U4-4(3563mil,3632mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.286mil < 10mil) Between Track (3595.252mil,3653.118mil)(4614.189mil,3653.118mil) on Top Overlay And Pad U4-4(3563mil,3632mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3513mil,3457mil)(3513mil,3857mil) on Top Overlay And Pad U4-5(3563mil,3682mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3563.742mil,3486.228mil)(3566.145mil,4581.228mil) on Top Overlay And Pad U4-5(3563mil,3682mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3595.252mil,3653.118mil)(3595.252mil,4410.126mil) on Top Overlay And Pad U4-5(3563mil,3682mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3513mil,3457mil)(3513mil,3857mil) on Top Overlay And Pad U4-6(3563mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3563.742mil,3486.228mil)(3566.145mil,4581.228mil) on Top Overlay And Pad U4-6(3563mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3595.252mil,3653.118mil)(3595.252mil,4410.126mil) on Top Overlay And Pad U4-6(3563mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3513mil,3457mil)(3513mil,3857mil) on Top Overlay And Pad U4-7(3563mil,3782mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3563.742mil,3486.228mil)(3566.145mil,4581.228mil) on Top Overlay And Pad U4-7(3563mil,3782mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3595.252mil,3653.118mil)(3595.252mil,4410.126mil) on Top Overlay And Pad U4-7(3563mil,3782mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3513mil,3457mil)(3513mil,3857mil) on Top Overlay And Pad U4-8(3563mil,3832mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3563.742mil,3486.228mil)(3566.145mil,4581.228mil) on Top Overlay And Pad U4-8(3563mil,3832mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3595.252mil,3653.118mil)(3595.252mil,4410.126mil) on Top Overlay And Pad U4-8(3563mil,3832mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3393mil,3457mil)(3393mil,3857mil) on Top Overlay And Pad U4-9(3343mil,3832mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3393mil,3457mil)(3393mil,3857mil) on Top Overlay And Pad U4-10(3343mil,3782mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3393mil,3457mil)(3393mil,3857mil) on Top Overlay And Pad U4-11(3343mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3393mil,3457mil)(3393mil,3857mil) on Top Overlay And Pad U4-12(3343mil,3682mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3393mil,3457mil)(3393mil,3857mil) on Top Overlay And Pad U4-13(3343mil,3632mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3393mil,3457mil)(3393mil,3857mil) on Top Overlay And Pad U4-14(3343mil,3582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3393mil,3457mil)(3393mil,3857mil) on Top Overlay And Pad U4-15(3343mil,3532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.896mil < 10mil) Between Track (3393mil,3457mil)(3393mil,3857mil) on Top Overlay And Pad U4-16(3343mil,3482mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3619.488mil,4260.205mil)(3685.488mil,4260.205mil) on Top Overlay And Pad R19-2(3644.488mil,4297.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3619.488mil,4333.205mil)(3685.488mil,4333.205mil) on Top Overlay And Pad R19-2(3644.488mil,4297.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3685.488mil,4260.205mil)(3685.488mil,4332.205mil) on Top Overlay And Pad R19-2(3644.488mil,4297.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3513.488mil,4261.205mil)(3513.488mil,4333.205mil) on Top Overlay And Pad R19-1(3554.488mil,4297.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3563.742mil,3486.228mil)(3566.145mil,4581.228mil) on Top Overlay And Pad R19-1(3554.488mil,4297.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.764mil < 10mil) Between Track (3595.252mil,3653.118mil)(3595.252mil,4410.126mil) on Top Overlay And Pad R19-1(3554.488mil,4297.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3513.488mil,4261.205mil)(3579.488mil,4261.205mil) on Top Overlay And Pad R19-1(3554.488mil,4297.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3513.488mil,4333.205mil)(3579.488mil,4333.205mil) on Top Overlay And Pad R19-1(3554.488mil,4297.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3563.742mil,3486.228mil)(3566.145mil,4581.228mil) on Top Overlay And Pad 1-2(3552mil,4182mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.252mil < 10mil) Between Track (3595.252mil,3653.118mil)(3595.252mil,4410.126mil) on Top Overlay And Pad 1-2(3552mil,4182mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.428mil < 10mil) Between Text "104" (3593mil,4111mil) on Top Overlay And Pad 1-1(3642mil,4182mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.428mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3621mil,3800.567mil)(3621mil,3826mil) on Top Overlay And Pad R13-1(3650mil,3834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3679mil,3800.567mil)(3679mil,3826mil) on Top Overlay And Pad R13-1(3650mil,3834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Track (3621mil,3800.567mil)(3676.559mil,3800.567mil) on Top Overlay And Pad R13-1(3650mil,3834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3621mil,3902.567mil)(3621mil,3928mil) on Top Overlay And Pad R13-2(3650mil,3894mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (3623.441mil,3928mil)(3679mil,3928mil) on Top Overlay And Pad R13-2(3650mil,3894mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3679mil,3902.567mil)(3679mil,3928mil) on Top Overlay And Pad R13-2(3650mil,3894mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3621mil,3745mil)(3621mil,3770.433mil) on Top Overlay And Pad R12-1(3650mil,3737mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Track (3623.441mil,3770.433mil)(3679mil,3770.433mil) on Top Overlay And Pad R12-1(3650mil,3737mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3679mil,3745mil)(3679mil,3770.433mil) on Top Overlay And Pad R12-1(3650mil,3737mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3621mil,3643mil)(3621mil,3668.433mil) on Top Overlay And Pad R12-2(3650mil,3677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (3621mil,3643mil)(3676.559mil,3643mil) on Top Overlay And Pad R12-2(3650mil,3677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3679mil,3643mil)(3679mil,3668.433mil) on Top Overlay And Pad R12-2(3650mil,3677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3595.252mil,3653.118mil)(4614.189mil,3653.118mil) on Top Overlay And Pad R12-2(3650mil,3677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.755mil < 10mil) Between Text "*" (3358mil,3927mil) on Top Overlay And Pad C19-1(3393mil,3923mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.755mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3173mil,3399mil)(3173mil,3424.433mil) on Top Overlay And Pad R2-1(3144mil,3391mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3115mil,3399mil)(3115mil,3424.433mil) on Top Overlay And Pad R2-1(3144mil,3391mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Track (3117.441mil,3424.433mil)(3173mil,3424.433mil) on Top Overlay And Pad R2-1(3144mil,3391mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3173mil,3297mil)(3173mil,3322.433mil) on Top Overlay And Pad R2-2(3144mil,3331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (3115mil,3297mil)(3170.559mil,3297mil) on Top Overlay And Pad R2-2(3144mil,3331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3115mil,3297mil)(3115mil,3322.433mil) on Top Overlay And Pad R2-2(3144mil,3331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3098mil,3400mil)(3098mil,3425.433mil) on Top Overlay And Pad R4-1(3069mil,3392mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3040mil,3400mil)(3040mil,3425.433mil) on Top Overlay And Pad R4-1(3069mil,3392mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Track (3042.441mil,3425.433mil)(3098mil,3425.433mil) on Top Overlay And Pad R4-1(3069mil,3392mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3098mil,3298mil)(3098mil,3323.433mil) on Top Overlay And Pad R4-2(3069mil,3332mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (3040mil,3298mil)(3095.559mil,3298mil) on Top Overlay And Pad R4-2(3069mil,3332mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3040mil,3298mil)(3040mil,3323.433mil) on Top Overlay And Pad R4-2(3069mil,3332mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4390.882mil,3486.228mil)(4390.882mil,3545.284mil) on Top Overlay And Pad R21-2(4382.512mil,3544.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4341.512mil,3509.795mil)(4341.512mil,3581.795mil) on Top Overlay And Pad R21-2(4382.512mil,3544.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4341.512mil,3508.795mil)(4407.512mil,3508.795mil) on Top Overlay And Pad R21-2(4382.512mil,3544.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4341.512mil,3581.795mil)(4407.512mil,3581.795mil) on Top Overlay And Pad R21-2(4382.512mil,3544.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3826.787mil,3545.284mil)(4390.882mil,3545.284mil) on Top Overlay And Pad R21-2(4382.512mil,3544.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4513.512mil,3508.795mil)(4513.512mil,3580.795mil) on Top Overlay And Pad R21-1(4472.512mil,3544.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4447.512mil,3508.795mil)(4513.512mil,3508.795mil) on Top Overlay And Pad R21-1(4472.512mil,3544.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4447.512mil,3580.795mil)(4513.512mil,3580.795mil) on Top Overlay And Pad R21-1(4472.512mil,3544.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3595.252mil,3653.118mil)(4614.189mil,3653.118mil) on Top Overlay And Pad C8-2(4475.519mil,3645.519mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3595.252mil,3653.118mil)(4614.189mil,3653.118mil) on Top Overlay And Pad C8-1(4385.519mil,3645.519mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3595.252mil,3653.118mil)(4614.189mil,3653.118mil) on Top Overlay And Pad C7-2(4231mil,3644mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3595.252mil,3653.118mil)(4614.189mil,3653.118mil) on Top Overlay And Pad C7-1(4141mil,3644mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4492.205mil,2943.512mil)(4492.205mil,3009.512mil) on Top Overlay And Pad R18-2(4529.205mil,2984.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4565.205mil,2943.512mil)(4565.205mil,3009.512mil) on Top Overlay And Pad R18-2(4529.205mil,2984.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4492.205mil,2943.512mil)(4564.205mil,2943.512mil) on Top Overlay And Pad R18-2(4529.205mil,2984.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4493.205mil,3049.512mil)(4493.205mil,3115.512mil) on Top Overlay And Pad R18-1(4529.205mil,3074.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4565.205mil,3049.512mil)(4565.205mil,3115.512mil) on Top Overlay And Pad R18-1(4529.205mil,3074.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4493.205mil,3115.512mil)(4565.205mil,3115.512mil) on Top Overlay And Pad R18-1(4529.205mil,3074.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4605.795mil,3175.488mil)(4605.795mil,3241.488mil) on Top Overlay And Pad R16-2(4641.795mil,3200.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4678.795mil,3175.488mil)(4678.795mil,3241.488mil) on Top Overlay And Pad R16-2(4641.795mil,3200.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4606.795mil,3241.488mil)(4678.795mil,3241.488mil) on Top Overlay And Pad R16-2(4641.795mil,3200.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4605.795mil,3069.488mil)(4605.795mil,3135.488mil) on Top Overlay And Pad R16-1(4641.795mil,3110.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4677.795mil,3069.488mil)(4677.795mil,3135.488mil) on Top Overlay And Pad R16-1(4641.795mil,3110.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4605.795mil,3069.488mil)(4677.795mil,3069.488mil) on Top Overlay And Pad R16-1(4641.795mil,3110.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3350.488mil,4529.205mil)(3350.488mil,4601.205mil) on Top Overlay And Pad R22-2(3309.488mil,4566.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3284.488mil,4529.205mil)(3350.488mil,4529.205mil) on Top Overlay And Pad R22-2(3309.488mil,4566.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3284.488mil,4602.205mil)(3350.488mil,4602.205mil) on Top Overlay And Pad R22-2(3309.488mil,4566.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3178.488mil,4530.205mil)(3178.488mil,4602.205mil) on Top Overlay And Pad R22-1(3219.488mil,4566.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3178.488mil,4530.205mil)(3244.488mil,4530.205mil) on Top Overlay And Pad R22-1(3219.488mil,4566.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3178.488mil,4602.205mil)(3244.488mil,4602.205mil) on Top Overlay And Pad R22-1(3219.488mil,4566.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2885.512mil,2592.795mil)(2885.512mil,2664.795mil) on Top Overlay And Pad R23-2(2926.512mil,2627.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2885.512mil,2591.795mil)(2951.512mil,2591.795mil) on Top Overlay And Pad R23-2(2926.512mil,2627.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2885.512mil,2664.795mil)(2951.512mil,2664.795mil) on Top Overlay And Pad R23-2(2926.512mil,2627.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3057.512mil,2591.795mil)(3057.512mil,2663.795mil) on Top Overlay And Pad R23-1(3016.512mil,2627.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2991.512mil,2591.795mil)(3057.512mil,2591.795mil) on Top Overlay And Pad R23-1(3016.512mil,2627.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2991.512mil,2663.795mil)(3057.512mil,2663.795mil) on Top Overlay And Pad R23-1(3016.512mil,2627.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (4573.205mil,3275.512mil)(4573.205mil,3341.512mil) on Top Overlay And Pad R24-2(4610.205mil,3316.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4646.205mil,3275.512mil)(4646.205mil,3341.512mil) on Top Overlay And Pad R24-2(4610.205mil,3316.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4573.205mil,3275.512mil)(4645.205mil,3275.512mil) on Top Overlay And Pad R24-2(4610.205mil,3316.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4574.205mil,3381.512mil)(4574.205mil,3447.512mil) on Top Overlay And Pad R24-1(4610.205mil,3406.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4646.205mil,3381.512mil)(4646.205mil,3447.512mil) on Top Overlay And Pad R24-1(4610.205mil,3406.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4574.205mil,3447.512mil)(4646.205mil,3447.512mil) on Top Overlay And Pad R24-1(4610.205mil,3406.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.071mil < 10mil) Between Track (2818.85mil,3250.748mil)(2829.48mil,3250.748mil) on Bottom Overlay And Pad D1-1(2872mil,3235mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Track (2915.504mil,3250.748mil)(2925.15mil,3250.748mil) on Bottom Overlay And Pad D1-1(2872mil,3235mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Track (2818.85mil,3038.15mil)(2829.678mil,3038.15mil) on Bottom Overlay And Pad D1-2(2872mil,3053.898mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.859mil < 10mil) Between Track (2915.308mil,3038.15mil)(2925.15mil,3038.15mil) on Bottom Overlay And Pad D1-2(2872mil,3053.898mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Track (2898.504mil,4034.748mil)(2908.15mil,4034.748mil) on Bottom Overlay And Pad D3-1(2855mil,4019mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.071mil < 10mil) Between Track (2801.85mil,4034.748mil)(2812.48mil,4034.748mil) on Bottom Overlay And Pad D3-1(2855mil,4019mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.859mil < 10mil) Between Track (2898.308mil,3822.15mil)(2908.15mil,3822.15mil) on Bottom Overlay And Pad D3-2(2855mil,3837.898mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Track (2801.85mil,3822.15mil)(2812.678mil,3822.15mil) on Bottom Overlay And Pad D3-2(2855mil,3837.898mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3025mil,4153mil)(3025mil,4178.433mil) on Bottom Overlay And Pad R6-1(3054mil,4145mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3083mil,4153mil)(3083mil,4178.433mil) on Bottom Overlay And Pad R6-1(3054mil,4145mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Track (3025mil,4178.433mil)(3080.559mil,4178.433mil) on Bottom Overlay And Pad R6-1(3054mil,4145mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3025mil,4051mil)(3025mil,4076.433mil) on Bottom Overlay And Pad R6-2(3054mil,4085mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3083mil,4051mil)(3083mil,4076.433mil) on Bottom Overlay And Pad R6-2(3054mil,4085mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (3027.441mil,4051mil)(3083mil,4051mil) on Bottom Overlay And Pad R6-2(3054mil,4085mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3093mil,4154mil)(3093mil,4179.433mil) on Bottom Overlay And Pad R8-1(3122mil,4146mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3151mil,4154mil)(3151mil,4179.433mil) on Bottom Overlay And Pad R8-1(3122mil,4146mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Track (3093mil,4179.433mil)(3148.559mil,4179.433mil) on Bottom Overlay And Pad R8-1(3122mil,4146mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3093mil,4052mil)(3093mil,4077.433mil) on Bottom Overlay And Pad R8-2(3122mil,4086mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3151mil,4052mil)(3151mil,4077.433mil) on Bottom Overlay And Pad R8-2(3122mil,4086mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (3095.441mil,4052mil)(3151mil,4052mil) on Bottom Overlay And Pad R8-2(3122mil,4086mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "TPS7333" (4689mil,3460mil) on Bottom Overlay And Pad U3-8(4639.141mil,3507.937mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Track (3306.85mil,2731.252mil)(3316.496mil,2731.252mil) on Bottom Overlay And Pad D5-1(3360mil,2747mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.071mil < 10mil) Between Track (3402.52mil,2731.252mil)(3413.15mil,2731.252mil) on Bottom Overlay And Pad D5-1(3360mil,2747mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.859mil < 10mil) Between Track (3306.85mil,2943.85mil)(3316.692mil,2943.85mil) on Bottom Overlay And Pad D5-2(3360mil,2928.102mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Track (3402.322mil,2943.85mil)(3413.15mil,2943.85mil) on Bottom Overlay And Pad D5-2(3360mil,2928.102mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Track (3172mil,3298.567mil)(3172mil,3324mil) on Bottom Overlay And Pad T3-3(3197.764mil,3329.228mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Track (3116.441mil,3298.567mil)(3172mil,3298.567mil) on Bottom Overlay And Pad T3-3(3197.764mil,3329.228mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3041mil,3297.567mil)(3041mil,3323mil) on Bottom Overlay And Pad T3-1(3018.236mil,3329.228mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.504mil < 10mil) Between Track (3043.441mil,3297.567mil)(3099mil,3297.567mil) on Bottom Overlay And Pad T3-1(3018.236mil,3329.228mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3151mil,4052mil)(3151mil,4077.433mil) on Bottom Overlay And Pad T7-3(3181.764mil,4033.228mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3095.441mil,4052mil)(3151mil,4052mil) on Bottom Overlay And Pad T7-3(3181.764mil,4033.228mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Text "10K" (3157mil,3987mil) on Bottom Overlay And Pad T7-3(3181.764mil,4033.228mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3025mil,4051mil)(3025mil,4076.433mil) on Bottom Overlay And Pad T7-1(3002.236mil,4033.228mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.504mil < 10mil) Between Track (3027.441mil,4051mil)(3083mil,4051mil) on Bottom Overlay And Pad T7-1(3002.236mil,4033.228mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "33R" (3089mil,3986mil) on Bottom Overlay And Pad T7-1(3002.236mil,4033.228mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Track (3304mil,3332.047mil)(3304mil,3378.047mil) on Bottom Overlay And Pad T1-1(3304mil,3305.047mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Track (3304mil,3332.047mil)(3304mil,3378.047mil) on Bottom Overlay And Pad T1-2(3304mil,3405.047mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Track (3288mil,4005mil)(3288mil,4051mil) on Bottom Overlay And Pad T5-1(3288mil,4078mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.047mil < 10mil) Between Track (3288mil,4005mil)(3288mil,4051mil) on Bottom Overlay And Pad T5-2(3288mil,3978mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.896mil < 10mil) Between Track (3643mil,2710mil)(3643mil,2900mil) on Bottom Overlay And Pad U5-1(3598mil,2730mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.896mil < 10mil) Between Track (3643mil,2710mil)(3643mil,2900mil) on Bottom Overlay And Pad U5-2(3598mil,2780mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.896mil < 10mil) Between Track (3643mil,2710mil)(3643mil,2900mil) on Bottom Overlay And Pad U5-3(3598mil,2830mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.896mil < 10mil) Between Track (3643mil,2710mil)(3643mil,2900mil) on Bottom Overlay And Pad U5-4(3598mil,2880mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.896mil < 10mil) Between Track (3793mil,2710mil)(3793mil,2900mil) on Bottom Overlay And Pad U5-5(3838mil,2880mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.896mil < 10mil) Between Track (3793mil,2710mil)(3793mil,2900mil) on Bottom Overlay And Pad U5-6(3838mil,2830mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.896mil < 10mil) Between Track (3793mil,2710mil)(3793mil,2900mil) on Bottom Overlay And Pad U5-7(3838mil,2780mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.896mil < 10mil) Between Track (3793mil,2710mil)(3793mil,2900mil) on Bottom Overlay And Pad U5-8(3838mil,2730mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3897.795mil,2746.512mil)(3897.795mil,2812.512mil) on Bottom Overlay And Pad R10-2(3933.795mil,2787.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3970.795mil,2746.512mil)(3970.795mil,2812.512mil) on Bottom Overlay And Pad R10-2(3933.795mil,2787.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3898.795mil,2746.512mil)(3970.795mil,2746.512mil) on Bottom Overlay And Pad R10-2(3933.795mil,2787.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3897.795mil,2852.512mil)(3897.795mil,2918.512mil) on Bottom Overlay And Pad R10-1(3933.795mil,2877.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3969.795mil,2852.512mil)(3969.795mil,2918.512mil) on Bottom Overlay And Pad R10-1(3933.795mil,2877.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3897.795mil,2918.512mil)(3969.795mil,2918.512mil) on Bottom Overlay And Pad R10-1(3933.795mil,2877.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.344mil < 10mil) Between Text "470pF" (3463mil,2889mil) on Bottom Overlay And Pad C17-2(3504mil,2784mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.344mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3746.488mil,2936.795mil)(3746.488mil,3008.795mil) on Bottom Overlay And Pad R14-2(3705.488mil,2971.795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3680.488mil,2935.795mil)(3746.488mil,2935.795mil) on Bottom Overlay And Pad R14-2(3705.488mil,2971.795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3680.488mil,3008.795mil)(3746.488mil,3008.795mil) on Bottom Overlay And Pad R14-2(3705.488mil,2971.795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3574.488mil,2935.795mil)(3574.488mil,3007.795mil) on Bottom Overlay And Pad R14-1(3615.488mil,2971.795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3574.488mil,2935.795mil)(3640.488mil,2935.795mil) on Bottom Overlay And Pad R14-1(3615.488mil,2971.795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3574.488mil,3007.795mil)(3640.488mil,3007.795mil) on Bottom Overlay And Pad R14-1(3615.488mil,2971.795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4069.205mil,2808.488mil)(4069.205mil,2874.488mil) on Bottom Overlay And Pad R11-2(4033.205mil,2833.488mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3996.205mil,2808.488mil)(3996.205mil,2874.488mil) on Bottom Overlay And Pad R11-2(4033.205mil,2833.488mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3996.205mil,2874.488mil)(4068.205mil,2874.488mil) on Bottom Overlay And Pad R11-2(4033.205mil,2833.488mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4069.205mil,2702.488mil)(4069.205mil,2768.488mil) on Bottom Overlay And Pad R11-1(4033.205mil,2743.488mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3997.205mil,2702.488mil)(4069.205mil,2702.488mil) on Bottom Overlay And Pad R11-1(4033.205mil,2743.488mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3997.205mil,2702.488mil)(3997.205mil,2768.488mil) on Bottom Overlay And Pad R11-1(4033.205mil,2743.488mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3573.512mil,3022.205mil)(3573.512mil,3094.205mil) on Bottom Overlay And Pad R15-2(3614.512mil,3059.205mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3573.512mil,3022.205mil)(3639.512mil,3022.205mil) on Bottom Overlay And Pad R15-2(3614.512mil,3059.205mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3573.512mil,3095.205mil)(3639.512mil,3095.205mil) on Bottom Overlay And Pad R15-2(3614.512mil,3059.205mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3745.512mil,3023.205mil)(3745.512mil,3095.205mil) on Bottom Overlay And Pad R15-1(3704.512mil,3059.205mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3679.512mil,3023.205mil)(3745.512mil,3023.205mil) on Bottom Overlay And Pad R15-1(3704.512mil,3059.205mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3679.512mil,3095.205mil)(3745.512mil,3095.205mil) on Bottom Overlay And Pad R15-1(3704.512mil,3059.205mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2816.795mil,4083.512mil)(2816.795mil,4149.512mil) on Bottom Overlay And Pad R17-2(2852.795mil,4124.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (2889.795mil,4083.512mil)(2889.795mil,4149.512mil) on Bottom Overlay And Pad R17-2(2852.795mil,4124.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2817.795mil,4083.512mil)(2889.795mil,4083.512mil) on Bottom Overlay And Pad R17-2(2852.795mil,4124.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2816.795mil,4189.512mil)(2816.795mil,4255.512mil) on Bottom Overlay And Pad R17-1(2852.795mil,4214.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2888.795mil,4189.512mil)(2888.795mil,4255.512mil) on Bottom Overlay And Pad R17-1(2852.795mil,4214.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2816.795mil,4255.512mil)(2888.795mil,4255.512mil) on Bottom Overlay And Pad R17-1(2852.795mil,4214.512mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3172mil,3298.567mil)(3172mil,3324mil) on Bottom Overlay And Pad R3-1(3143mil,3332mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3114mil,3298.567mil)(3114mil,3324mil) on Bottom Overlay And Pad R3-1(3143mil,3332mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Track (3116.441mil,3298.567mil)(3172mil,3298.567mil) on Bottom Overlay And Pad R3-1(3143mil,3332mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3172mil,3400.567mil)(3172mil,3426mil) on Bottom Overlay And Pad R3-2(3143mil,3392mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (3114mil,3426mil)(3169.559mil,3426mil) on Bottom Overlay And Pad R3-2(3143mil,3392mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3114mil,3400.567mil)(3114mil,3426mil) on Bottom Overlay And Pad R3-2(3143mil,3392mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3099mil,3297.567mil)(3099mil,3323mil) on Bottom Overlay And Pad R1-1(3070mil,3331mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3041mil,3297.567mil)(3041mil,3323mil) on Bottom Overlay And Pad R1-1(3070mil,3331mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Track (3043.441mil,3297.567mil)(3099mil,3297.567mil) on Bottom Overlay And Pad R1-1(3070mil,3331mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3099mil,3399.567mil)(3099mil,3425mil) on Bottom Overlay And Pad R1-2(3070mil,3391mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (3041mil,3425mil)(3096.559mil,3425mil) on Bottom Overlay And Pad R1-2(3070mil,3391mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3041mil,3399.567mil)(3041mil,3425mil) on Bottom Overlay And Pad R1-2(3070mil,3391mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.992mil < 10mil) Between Track (4178.055mil,2944.5mil)(4198.055mil,2924.5mil) on Bottom Overlay And Pad C20-2(4227mil,2947mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.992mil < 10mil) Between Track (4198.055mil,2844.5mil)(4198.055mil,2924.5mil) on Bottom Overlay And Pad C20-2(4227mil,2947mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.992mil]
Rule Violations :362

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.616mil < 10mil) Between Text "104" (3895mil,3867mil) on Top Overlay And Arc (3839.488mil,3885.5mil) on Top Overlay Silk Text to Silk Clearance [0.616mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "104" (3593mil,4111mil) on Top Overlay And Arc (3636.488mil,4181.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.433mil < 10mil) Between Text "106" (3897mil,3954mil) on Top Overlay And Arc (3837.488mil,3974.5mil) on Top Overlay Silk Text to Silk Clearance [4.433mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "*" (3358mil,3927mil) on Top Overlay And Arc (3398.512mil,3923.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.554mil < 10mil) Between Text "105" (3262mil,3886mil) on Top Overlay And Arc (3398.512mil,3923.5mil) on Top Overlay Silk Text to Silk Clearance [1.554mil]
   Violation between Silk To Silk Clearance Constraint: (2.244mil < 10mil) Between Text "104" (4441mil,3686mil) on Top Overlay And Arc (4470.952mil,3646.019mil) on Top Overlay Silk Text to Silk Clearance [2.244mil]
   Violation between Silk To Silk Clearance Constraint: (2.367mil < 10mil) Between Text "470pf" (3583mil,3380mil) on Top Overlay And Arc (3525.433mil,3388.5mil) on Top Overlay Silk Text to Silk Clearance [2.367mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TPS7333" (4689mil,3460mil) on Bottom Overlay And Arc (4535.811mil,3484.512mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.484mil < 10mil) Between Text "MC34063" (3739mil,2931mil) on Bottom Overlay And Arc (3683mil,2727.5mil) on Bottom Overlay Silk Text to Silk Clearance [2.485mil]
   Violation between Silk To Silk Clearance Constraint: (4.112mil < 10mil) Between Text "470pF" (3463mil,2889mil) on Bottom Overlay And Arc (3503.5mil,2788.567mil) on Bottom Overlay Silk Text to Silk Clearance [4.112mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TPS7350" (4235mil,3328mil) on Bottom Overlay And Arc (4210.999mil,3302.425mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.259mil < 10mil) Between Text "104" (4021mil,3084mil) on Bottom Overlay And Arc (4007.5mil,3145.512mil) on Bottom Overlay Silk Text to Silk Clearance [7.259mil]
   Violation between Silk To Silk Clearance Constraint: (7.708mil < 10mil) Between Text "104" (4262mil,2889mil) on Bottom Overlay And Arc (4226.5mil,2951.567mil) on Bottom Overlay Silk Text to Silk Clearance [7.708mil]
Rule Violations :13

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01