{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459584874364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459584874366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 02 09:14:33 2016 " "Processing started: Sat Apr 02 09:14:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459584874366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459584874366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cu_reg -c cu_reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off cu_reg -c cu_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459584874366 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1459584876941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "RAM.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/RAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584877986 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "RAM.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/RAM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584877986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584877986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buff-behav " "Found design unit 1: buff-behav" {  } { { "buff.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/buff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878017 ""} { "Info" "ISGN_ENTITY_NAME" "1 buff " "Found entity 1: buff" {  } { { "buff.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/buff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progcount-beh " "Found design unit 1: progcount-beh" {  } { { "progcount.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/progcount.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878033 ""} { "Info" "ISGN_ENTITY_NAME" "1 progcount " "Found entity 1: progcount" {  } { { "progcount.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/progcount.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zreg-b " "Found design unit 1: zreg-b" {  } { { "Zreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/Zreg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878048 ""} { "Info" "ISGN_ENTITY_NAME" "1 zreg " "Found entity 1: zreg" {  } { { "Zreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/Zreg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_model-b " "Found design unit 1: top_model-b" {  } { { "top_model.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878079 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_model " "Found entity 1: top_model" {  } { { "top_model.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_bit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file three_bit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_bit_decoder-behave " "Found design unit 1: three_bit_decoder-behave" {  } { { "three_bit_decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/three_bit_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878095 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_bit_decoder " "Found entity 1: three_bit_decoder" {  } { { "three_bit_decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/three_bit_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg-tempreg " "Found design unit 1: tempreg-tempreg" {  } { { "tempreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/tempreg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878111 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg " "Found entity 1: tempreg" {  } { { "tempreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/tempreg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-behave " "Found design unit 1: seg-behave" {  } { { "seg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878142 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rreg-rreg " "Found design unit 1: rreg-rreg" {  } { { "Rreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/Rreg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878157 ""} { "Info" "ISGN_ENTITY_NAME" "1 rreg " "Found entity 1: rreg" {  } { { "Rreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/Rreg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-struct " "Found design unit 1: rom-struct" {  } { { "rom.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878173 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_bit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_decoder-behave " "Found design unit 1: one_bit_decoder-behave" {  } { { "one_bit_decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/one_bit_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878189 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_decoder " "Found entity 1: one_bit_decoder" {  } { { "one_bit_decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/one_bit_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microsequencer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microsequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microsequencer-behavioural " "Found design unit 1: microsequencer-behavioural" {  } { { "microsequencer.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/microsequencer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878220 ""} { "Info" "ISGN_ENTITY_NAME" "1 microsequencer " "Found entity 1: microsequencer" {  } { { "microsequencer.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/microsequencer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instreg-instreg " "Found design unit 1: instreg-instreg" {  } { { "instreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/instreg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878235 ""} { "Info" "ISGN_ENTITY_NAME" "1 instreg " "Found entity 1: instreg" {  } { { "instreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/instreg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_decoder-behave " "Found design unit 1: four_bit_decoder-behave" {  } { { "four_bit_decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/four_bit_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878267 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_decoder " "Found entity 1: four_bit_decoder" {  } { { "four_bit_decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/four_bit_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behave " "Found design unit 1: decoder-behave" {  } { { "decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878282 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behav " "Found design unit 1: counter-behav" {  } { { "counter.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878298 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addreg-addreg " "Found design unit 1: addreg-addreg" {  } { { "addreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/addreg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878329 ""} { "Info" "ISGN_ENTITY_NAME" "1 addreg " "Found entity 1: addreg" {  } { { "addreg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/addreg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitdatareg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8bitdatareg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datareg-datareg " "Found design unit 1: datareg-datareg" {  } { { "8BitDataReg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/8BitDataReg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878345 ""} { "Info" "ISGN_ENTITY_NAME" "1 datareg " "Found entity 1: datareg" {  } { { "8BitDataReg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/8BitDataReg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu_reg-struct " "Found design unit 1: cu_reg-struct" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878360 ""} { "Info" "ISGN_ENTITY_NAME" "1 cu_reg " "Found entity 1: cu_reg" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testram-rtl " "Found design unit 1: testram-rtl" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878391 ""} { "Info" "ISGN_ENTITY_NAME" "1 testram " "Found entity 1: testram" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459584878391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459584878391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cu_reg " "Elaborating entity \"cu_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459584878547 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alus cu_reg.vhd(68) " "Verilog HDL or VHDL warning at cu_reg.vhd(68): object \"alus\" assigned a value but never read" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459584878547 "|cu_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w1 cu_reg.vhd(68) " "Verilog HDL or VHDL warning at cu_reg.vhd(68): object \"w1\" assigned a value but never read" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459584878547 "|cu_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w2 cu_reg.vhd(68) " "Verilog HDL or VHDL warning at cu_reg.vhd(68): object \"w2\" assigned a value but never read" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459584878547 "|cu_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error cu_reg.vhd(71) " "Verilog HDL or VHDL warning at cu_reg.vhd(71): object \"error\" assigned a value but never read" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459584878547 "|cu_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R cu_reg.vhd(71) " "Verilog HDL or VHDL warning at cu_reg.vhd(71): object \"R\" assigned a value but never read" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459584878547 "|cu_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "W cu_reg.vhd(71) " "Verilog HDL or VHDL warning at cu_reg.vhd(71): object \"W\" assigned a value but never read" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459584878547 "|cu_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RLOAD cu_reg.vhd(71) " "Verilog HDL or VHDL warning at cu_reg.vhd(71): object \"RLOAD\" assigned a value but never read" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459584878547 "|cu_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RBUS cu_reg.vhd(71) " "Verilog HDL or VHDL warning at cu_reg.vhd(71): object \"RBUS\" assigned a value but never read" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459584878547 "|cu_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACLOAD cu_reg.vhd(71) " "Verilog HDL or VHDL warning at cu_reg.vhd(71): object \"ACLOAD\" assigned a value but never read" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459584878547 "|cu_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACBUS cu_reg.vhd(71) " "Verilog HDL or VHDL warning at cu_reg.vhd(71): object \"ACBUS\" assigned a value but never read" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459584878547 "|cu_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZLOAD cu_reg.vhd(71) " "Verilog HDL or VHDL warning at cu_reg.vhd(71): object \"ZLOAD\" assigned a value but never read" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459584878547 "|cu_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_model top_model:cu " "Elaborating entity \"top_model\" for hierarchy \"top_model:cu\"" {  } { { "cu_reg.vhd" "cu" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459584878563 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nop1 top_model.vhd(39) " "Verilog HDL or VHDL warning at top_model.vhd(39): object \"nop1\" assigned a value but never read" {  } { { "top_model.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459584878563 "|cu_reg|top_model:cu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nop2 top_model.vhd(39) " "Verilog HDL or VHDL warning at top_model.vhd(39): object \"nop2\" assigned a value but never read" {  } { { "top_model.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459584878563 "|cu_reg|top_model:cu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nop3 top_model.vhd(39) " "Verilog HDL or VHDL warning at top_model.vhd(39): object \"nop3\" assigned a value but never read" {  } { { "top_model.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459584878563 "|cu_reg|top_model:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg top_model:cu\|seg:HDigit " "Elaborating entity \"seg\" for hierarchy \"top_model:cu\|seg:HDigit\"" {  } { { "top_model.vhd" "HDigit" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459584878579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_decoder top_model:cu\|four_bit_decoder:m1_ops " "Elaborating entity \"four_bit_decoder\" for hierarchy \"top_model:cu\|four_bit_decoder:m1_ops\"" {  } { { "top_model.vhd" "m1_ops" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459584878610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_bit_decoder top_model:cu\|three_bit_decoder:m2_ops " "Elaborating entity \"three_bit_decoder\" for hierarchy \"top_model:cu\|three_bit_decoder:m2_ops\"" {  } { { "top_model.vhd" "m2_ops" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459584878610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_decoder top_model:cu\|one_bit_decoder:m3_ops " "Elaborating entity \"one_bit_decoder\" for hierarchy \"top_model:cu\|one_bit_decoder:m3_ops\"" {  } { { "top_model.vhd" "m3_ops" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459584878625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microsequencer top_model:cu\|microsequencer:mseq " "Elaborating entity \"microsequencer\" for hierarchy \"top_model:cu\|microsequencer:mseq\"" {  } { { "top_model.vhd" "mseq" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459584878641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom top_model:cu\|microsequencer:mseq\|rom:microcode " "Elaborating entity \"rom\" for hierarchy \"top_model:cu\|microsequencer:mseq\|rom:microcode\"" {  } { { "microsequencer.vhd" "microcode" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/microsequencer.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459584878735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progcount progcount:pc " "Elaborating entity \"progcount\" for hierarchy \"progcount:pc\"" {  } { { "cu_reg.vhd" "pc" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459584878750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instreg instreg:dr " "Elaborating entity \"instreg\" for hierarchy \"instreg:dr\"" {  } { { "cu_reg.vhd" "dr" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459584878766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testram testram:test_ram " "Elaborating entity \"testram\" for hierarchy \"testram:test_ram\"" {  } { { "cu_reg.vhd" "test_ram" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459584878781 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data testram.vhd(43) " "VHDL Process Statement warning at testram.vhd(43): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i_data testram.vhd(43) " "VHDL Process Statement warning at testram.vhd(43): inferring latch(es) for signal or variable \"i_data\", which holds its previous value in one or more paths through the process" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_data\[0\] testram.vhd(43) " "Inferred latch for \"i_data\[0\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_data\[1\] testram.vhd(43) " "Inferred latch for \"i_data\[1\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_data\[2\] testram.vhd(43) " "Inferred latch for \"i_data\[2\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_data\[3\] testram.vhd(43) " "Inferred latch for \"i_data\[3\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_data\[4\] testram.vhd(43) " "Inferred latch for \"i_data\[4\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_data\[5\] testram.vhd(43) " "Inferred latch for \"i_data\[5\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_data\[6\] testram.vhd(43) " "Inferred latch for \"i_data\[6\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_data\[7\] testram.vhd(43) " "Inferred latch for \"i_data\[7\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] testram.vhd(43) " "Inferred latch for \"data\[0\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] testram.vhd(43) " "Inferred latch for \"data\[1\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] testram.vhd(43) " "Inferred latch for \"data\[2\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] testram.vhd(43) " "Inferred latch for \"data\[3\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] testram.vhd(43) " "Inferred latch for \"data\[4\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] testram.vhd(43) " "Inferred latch for \"data\[5\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] testram.vhd(43) " "Inferred latch for \"data\[6\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] testram.vhd(43) " "Inferred latch for \"data\[7\]\" at testram.vhd(43)" {  } { { "testram.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459584878797 "|cu_reg|testram:test_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram testram:test_ram\|ram:mem " "Elaborating entity \"ram\" for hierarchy \"testram:test_ram\|ram:mem\"" {  } { { "testram.vhd" "mem" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459584878797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buff buff:pcbuf " "Elaborating entity \"buff\" for hierarchy \"buff:pcbuf\"" {  } { { "cu_reg.vhd" "pcbuf" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459584878813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buff buff:drhbuf " "Elaborating entity \"buff\" for hierarchy \"buff:drhbuf\"" {  } { { "cu_reg.vhd" "drhbuf" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459584878828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1459584880357 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459584880357 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cu_reg.vhd" "" { Text "C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459584880763 "|cu_reg|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1459584880763 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1459584880778 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1459584880778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1459584880778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459584880872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 02 09:14:40 2016 " "Processing ended: Sat Apr 02 09:14:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459584880872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459584880872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459584880872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459584880872 ""}
