{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1471846603639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1471846603639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 22 07:16:43 2016 " "Processing started: Mon Aug 22 07:16:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1471846603639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1471846603639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios -c nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios -c nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1471846603639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1471846604207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios-rtl " "Found design unit 1: nios-rtl" {  } { { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604818 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_rst_controller-rtl " "Found design unit 1: nios_rst_controller-rtl" {  } { { "nios/synthesis/nios_rst_controller.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604821 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_rst_controller " "Found entity 1: nios_rst_controller" {  } { { "nios/synthesis/nios_rst_controller.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_rst_controller_001-rtl " "Found design unit 1: nios_rst_controller_001-rtl" {  } { { "nios/synthesis/nios_rst_controller_001.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604824 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_rst_controller_001 " "Found entity 1: nios_rst_controller_001" {  } { { "nios/synthesis/nios_rst_controller_001.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604875 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: nios_mm_interconnect_0_rsp_xbar_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: nios_mm_interconnect_0_rsp_xbar_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: nios_mm_interconnect_0_cmd_xbar_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: nios_mm_interconnect_0_cmd_xbar_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_id_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604902 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_id_router_002 " "Found entity 2: nios_mm_interconnect_0_id_router_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_id_router_default_decode " "Found entity 1: nios_mm_interconnect_0_id_router_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604904 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_id_router " "Found entity 2: nios_mm_interconnect_0_id_router" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_addr_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604907 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_addr_router_001 " "Found entity 2: nios_mm_interconnect_0_addr_router_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_addr_router_default_decode " "Found entity 1: nios_mm_interconnect_0_addr_router_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604910 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_addr_router " "Found entity 2: nios_mm_interconnect_0_addr_router" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led " "Found entity 1: nios_led" {  } { { "nios/synthesis/submodules/nios_led.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_key.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_key " "Found entity 1: nios_key" {  } { { "nios/synthesis/submodules/nios_key.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_sim_scfifo_w " "Found entity 1: nios_jtag_uart_sim_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604940 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_scfifo_w " "Found entity 2: nios_jtag_uart_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604940 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_sim_scfifo_r " "Found entity 3: nios_jtag_uart_sim_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604940 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_scfifo_r " "Found entity 4: nios_jtag_uart_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604940 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart " "Found entity 5: nios_jtag_uart" {  } { { "nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_arbiter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(30) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(30): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846604990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846604990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(137) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(137): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(139) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(139): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(144) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(144): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 144 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(169) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(169): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 169 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(170) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(170): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 170 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(141) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(141): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 141 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(190) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(190): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 190 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(242) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(242): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(243) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(243): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(244) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(244): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 244 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(245) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(245): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(246) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(246): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(247) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(247): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 247 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(248) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(248): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(249) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(249): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 249 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(250) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(250): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 250 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(161) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(161): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 161 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(162) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(162): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(163) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(163): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(164) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(164): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(238) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(238): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 238 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(239) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(239): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(240) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(240): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(241) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(241): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(171) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(171): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 171 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(173) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(173): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846604999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(273) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(273): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(143) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(143): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 143 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(180) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(180): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 180 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(181) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(181): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 181 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(138) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(138): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(140) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(140): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(159) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(159): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(47) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(47): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(48) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(48): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(49) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(49): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(50) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(50): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(51) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(51): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(52) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(52): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(53) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(53): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(54) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(54): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(55) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(55): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(56) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(56): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(57) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(57): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(58) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(58): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(59) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(59): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(20): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(19) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(19): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(21) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(21): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(18) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(18): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(23) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(23): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(24) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(24): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(25) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(25): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605071 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605071 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605119 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605119 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605166 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605210 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 145 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_input_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_list.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(101) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(101): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471846605257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_sideband.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_tbp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_timing_param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_ddr_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_ddr_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ddr_sdram " "Found entity 1: nios_ddr_sdram" {  } { { "nios/synthesis/submodules/nios_ddr_sdram.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ddr_sdram_alt_mem_ddrx_controller_top " "Found entity 1: nios_ddr_sdram_alt_mem_ddrx_controller_top" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ddr_sdram_controller_phy " "Found entity 1: nios_ddr_sdram_controller_phy" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_ddr_sdram_example_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_ddr_sdram_example_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ddr_sdram_example_driver " "Found entity 1: nios_ddr_sdram_example_driver" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_example_driver.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_driver.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_ddr_sdram_example_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_ddr_sdram_example_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ddr_sdram_example_top " "Found entity 1: nios_ddr_sdram_example_top" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_example_top.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_ddr_sdram_ex_lfsr8.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_ddr_sdram_ex_lfsr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ddr_sdram_ex_lfsr8 " "Found entity 1: nios_ddr_sdram_ex_lfsr8" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_ex_lfsr8.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_ex_lfsr8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_ddr_sdram_full_mem_model.v 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_ddr_sdram_full_mem_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ddr_sdram_full_mem_model_ram_module " "Found entity 1: nios_ddr_sdram_full_mem_model_ram_module" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_full_mem_model.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_full_mem_model.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605315 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ddr_sdram_full_mem_model " "Found entity 2: nios_ddr_sdram_full_mem_model" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_full_mem_model.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_full_mem_model.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_ddr_sdram_mem_model.v 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_ddr_sdram_mem_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ddr_sdram_mem_model_ram_module " "Found entity 1: nios_ddr_sdram_mem_model_ram_module" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_mem_model.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_mem_model.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605319 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ddr_sdram_mem_model " "Found entity 2: nios_ddr_sdram_mem_model" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_mem_model.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_mem_model.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_ddr_sdram_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_ddr_sdram_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ddr_sdram_phy " "Found entity 1: nios_ddr_sdram_phy" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v 12 12 " "Found 12 design units, including 12 entities, in source file nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ddr_sdram_phy_alt_mem_phy " "Found entity 1: nios_ddr_sdram_phy_alt_mem_phy" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605340 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ddr_sdram_phy_alt_mem_phy_clk_reset " "Found entity 2: nios_ddr_sdram_phy_alt_mem_phy_clk_reset" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605340 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_ddr_sdram_phy_alt_mem_phy_ac " "Found entity 3: nios_ddr_sdram_phy_alt_mem_phy_ac" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1782 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605340 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_ddr_sdram_phy_alt_mem_phy_addr_cmd " "Found entity 4: nios_ddr_sdram_phy_alt_mem_phy_addr_cmd" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605340 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_ddr_sdram_phy_alt_mem_phy_dp_io " "Found entity 5: nios_ddr_sdram_phy_alt_mem_phy_dp_io" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605340 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_ddr_sdram_phy_alt_mem_phy_read_dp " "Found entity 6: nios_ddr_sdram_phy_alt_mem_phy_read_dp" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605340 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_ddr_sdram_phy_alt_mem_phy_write_dp_fr " "Found entity 7: nios_ddr_sdram_phy_alt_mem_phy_write_dp_fr" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 3409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605340 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_ddr_sdram_phy_alt_mem_phy_rdata_valid " "Found entity 8: nios_ddr_sdram_phy_alt_mem_phy_rdata_valid" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 3724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605340 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_ddr_sdram_phy_alt_mem_phy_mux " "Found entity 9: nios_ddr_sdram_phy_alt_mem_phy_mux" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 3995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605340 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_ddr_sdram_phy_alt_mem_phy_mimic " "Found entity 10: nios_ddr_sdram_phy_alt_mem_phy_mimic" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 4271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605340 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_ddr_sdram_phy_alt_mem_phy_mimic_debug " "Found entity 11: nios_ddr_sdram_phy_alt_mem_phy_mimic_debug" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 4526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605340 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_ddr_sdram_phy_alt_mem_phy_reset_pipe " "Found entity 12: nios_ddr_sdram_phy_alt_mem_phy_reset_pipe" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 4758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ddr_sdram_phy_alt_mem_phy_pll " "Found entity 1: nios_ddr_sdram_phy_alt_mem_phy_pll" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd 25 8 " "Found 25 design units, including 8 entities, in source file nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ddr_sdram_phy_alt_mem_phy_constants_pkg (nios) " "Found design unit 1: nios_ddr_sdram_phy_alt_mem_phy_constants_pkg (nios)" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 nios_ddr_sdram_phy_alt_mem_phy_record_pkg (nios) " "Found design unit 2: nios_ddr_sdram_phy_alt_mem_phy_record_pkg (nios)" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nios_ddr_sdram_phy_alt_mem_phy_record_pkg-body " "Found design unit 3: nios_ddr_sdram_phy_alt_mem_phy_record_pkg-body" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 619 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 nios_ddr_sdram_phy_alt_mem_phy_addr_cmd_pkg (nios) " "Found design unit 4: nios_ddr_sdram_phy_alt_mem_phy_addr_cmd_pkg (nios)" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 1677 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 nios_ddr_sdram_phy_alt_mem_phy_addr_cmd_pkg-body " "Found design unit 5: nios_ddr_sdram_phy_alt_mem_phy_addr_cmd_pkg-body" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 1984 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 nios_ddr_sdram_phy_alt_mem_phy_iram_addr_pkg (nios) " "Found design unit 6: nios_ddr_sdram_phy_alt_mem_phy_iram_addr_pkg (nios)" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 3437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nios_ddr_sdram_phy_alt_mem_phy_iram_addr_pkg-body " "Found design unit 7: nios_ddr_sdram_phy_alt_mem_phy_iram_addr_pkg-body" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 3481 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 nios_ddr_sdram_phy_alt_mem_phy_regs_pkg (nios) " "Found design unit 8: nios_ddr_sdram_phy_alt_mem_phy_regs_pkg (nios)" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 3643 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 nios_ddr_sdram_phy_alt_mem_phy_regs_pkg-body " "Found design unit 9: nios_ddr_sdram_phy_alt_mem_phy_regs_pkg-body" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 3936 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 nios_ddr_sdram_phy_alt_mem_phy_mmi-struct " "Found design unit 10: nios_ddr_sdram_phy_alt_mem_phy_mmi-struct" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 4871 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 nios_ddr_sdram_phy_alt_mem_phy_admin-struct " "Found design unit 11: nios_ddr_sdram_phy_alt_mem_phy_admin-struct" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 5420 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 nios_ddr_sdram_phy_alt_mem_phy_iram_ram-struct " "Found design unit 12: nios_ddr_sdram_phy_alt_mem_phy_iram_ram-struct" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 6801 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 nios_ddr_sdram_phy_alt_mem_phy_iram-struct " "Found design unit 13: nios_ddr_sdram_phy_alt_mem_phy_iram-struct" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 6945 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 nios_ddr_sdram_phy_alt_mem_phy_dgrb-struct " "Found design unit 14: nios_ddr_sdram_phy_alt_mem_phy_dgrb-struct" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 7841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 nios_ddr_sdram_phy_alt_mem_phy_dgwb-rtl " "Found design unit 15: nios_ddr_sdram_phy_alt_mem_phy_dgwb-rtl" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 10974 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 nios_ddr_sdram_phy_alt_mem_phy_ctrl-struct " "Found design unit 16: nios_ddr_sdram_phy_alt_mem_phy_ctrl-struct" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 11624 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 nios_ddr_sdram_phy_alt_mem_phy_seq-struct " "Found design unit 17: nios_ddr_sdram_phy_alt_mem_phy_seq-struct" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 12890 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ddr_sdram_phy_alt_mem_phy_mmi " "Found entity 1: nios_ddr_sdram_phy_alt_mem_phy_mmi" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 4763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ddr_sdram_phy_alt_mem_phy_admin " "Found entity 2: nios_ddr_sdram_phy_alt_mem_phy_admin" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 5343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_ddr_sdram_phy_alt_mem_phy_iram_ram " "Found entity 3: nios_ddr_sdram_phy_alt_mem_phy_iram_ram" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 6784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_ddr_sdram_phy_alt_mem_phy_iram " "Found entity 4: nios_ddr_sdram_phy_alt_mem_phy_iram" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 6888 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_ddr_sdram_phy_alt_mem_phy_dgrb " "Found entity 5: nios_ddr_sdram_phy_alt_mem_phy_dgrb" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 7735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_ddr_sdram_phy_alt_mem_phy_dgwb " "Found entity 6: nios_ddr_sdram_phy_alt_mem_phy_dgwb" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 10907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_ddr_sdram_phy_alt_mem_phy_ctrl " "Found entity 7: nios_ddr_sdram_phy_alt_mem_phy_ctrl" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 11559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_ddr_sdram_phy_alt_mem_phy_seq " "Found entity 8: nios_ddr_sdram_phy_alt_mem_phy_seq" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 12667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper " "Found entity 1: nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_ram " "Found entity 1: nios_onchip_ram" {  } { { "nios/synthesis/submodules/nios_onchip_ram.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_register_bank_a_module " "Found entity 1: nios_cpu_register_bank_a_module" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_register_bank_b_module " "Found entity 2: nios_cpu_register_bank_b_module" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_nios2_oci_debug " "Found entity 3: nios_cpu_nios2_oci_debug" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_ociram_sp_ram_module " "Found entity 4: nios_cpu_ociram_sp_ram_module" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_nios2_ocimem " "Found entity 5: nios_cpu_nios2_ocimem" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_cpu_nios2_avalon_reg " "Found entity 6: nios_cpu_nios2_avalon_reg" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_cpu_nios2_oci_break " "Found entity 7: nios_cpu_nios2_oci_break" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_cpu_nios2_oci_xbrk " "Found entity 8: nios_cpu_nios2_oci_xbrk" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_cpu_nios2_oci_dbrk " "Found entity 9: nios_cpu_nios2_oci_dbrk" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_cpu_nios2_oci_itrace " "Found entity 10: nios_cpu_nios2_oci_itrace" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_cpu_nios2_oci_td_mode " "Found entity 11: nios_cpu_nios2_oci_td_mode" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_cpu_nios2_oci_dtrace " "Found entity 12: nios_cpu_nios2_oci_dtrace" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: nios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: nios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: nios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_cpu_nios2_oci_fifo " "Found entity 16: nios_cpu_nios2_oci_fifo" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_cpu_nios2_oci_pib " "Found entity 17: nios_cpu_nios2_oci_pib" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_cpu_nios2_oci_im " "Found entity 18: nios_cpu_nios2_oci_im" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_cpu_nios2_performance_monitors " "Found entity 19: nios_cpu_nios2_performance_monitors" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_cpu_nios2_oci " "Found entity 20: nios_cpu_nios2_oci" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_cpu " "Found entity 21: nios_cpu" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_jtag_debug_module_sysclk " "Found entity 1: nios_cpu_jtag_debug_module_sysclk" {  } { { "nios/synthesis/submodules/nios_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_jtag_debug_module_tck " "Found entity 1: nios_cpu_jtag_debug_module_tck" {  } { { "nios/synthesis/submodules/nios_cpu_jtag_debug_module_tck.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_jtag_debug_module_wrapper " "Found entity 1: nios_cpu_jtag_debug_module_wrapper" {  } { { "nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_oci_test_bench " "Found entity 1: nios_cpu_oci_test_bench" {  } { { "nios/synthesis/submodules/nios_cpu_oci_test_bench.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_test_bench " "Found entity 1: nios_cpu_test_bench" {  } { { "nios/synthesis/submodules/nios_cpu_test_bench.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846605413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846605413 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_cpu.v(1605) " "Verilog HDL or VHDL warning at nios_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1471846605690 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_cpu.v(1607) " "Verilog HDL or VHDL warning at nios_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1471846605690 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_cpu.v(1763) " "Verilog HDL or VHDL warning at nios_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1471846605690 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_cpu.v(2587) " "Verilog HDL or VHDL warning at nios_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1471846605693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios " "Elaborating entity \"nios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1471846605951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu nios_cpu:cpu " "Elaborating entity \"nios_cpu\" for hierarchy \"nios_cpu:cpu\"" {  } { { "nios/synthesis/nios.vhd" "cpu" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_test_bench nios_cpu:cpu\|nios_cpu_test_bench:the_nios_cpu_test_bench " "Elaborating entity \"nios_cpu_test_bench\" for hierarchy \"nios_cpu:cpu\|nios_cpu_test_bench:the_nios_cpu_test_bench\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_test_bench" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_register_bank_a_module nios_cpu:cpu\|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a " "Elaborating entity \"nios_cpu_register_bank_a_module\" for hierarchy \"nios_cpu:cpu\|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "nios_cpu_register_bank_a" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:cpu\|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:cpu\|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_altsyncram" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:cpu\|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:cpu\|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:cpu\|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:cpu\|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606148 ""}  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846606148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hqf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hqf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hqf1 " "Found entity 1: altsyncram_hqf1" {  } { { "db/altsyncram_hqf1.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altsyncram_hqf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846606227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846606227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hqf1 nios_cpu:cpu\|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hqf1:auto_generated " "Elaborating entity \"altsyncram_hqf1\" for hierarchy \"nios_cpu:cpu\|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hqf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_register_bank_b_module nios_cpu:cpu\|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b " "Elaborating entity \"nios_cpu_register_bank_b_module\" for hierarchy \"nios_cpu:cpu\|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "nios_cpu_register_bank_b" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:cpu\|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:cpu\|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_altsyncram" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:cpu\|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:cpu\|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:cpu\|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:cpu\|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606300 ""}  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846606300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iqf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iqf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iqf1 " "Found entity 1: altsyncram_iqf1" {  } { { "db/altsyncram_iqf1.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altsyncram_iqf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846606361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846606361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iqf1 nios_cpu:cpu\|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iqf1:auto_generated " "Elaborating entity \"altsyncram_iqf1\" for hierarchy \"nios_cpu:cpu\|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iqf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_oci nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci " "Elaborating entity \"nios_cpu_nios2_oci\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_oci" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_oci_debug nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug " "Elaborating entity \"nios_cpu_nios2_oci_debug\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_oci_debug" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_altera_std_synchronizer" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846606435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606435 ""}  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846606435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_ocimem nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem " "Elaborating entity \"nios_cpu_nios2_ocimem\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_ocimem" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_ociram_sp_ram_module nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem\|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram " "Elaborating entity \"nios_cpu_ociram_sp_ram_module\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem\|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "nios_cpu_ociram_sp_ram" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem\|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem\|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_altsyncram" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem\|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem\|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846606451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem\|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem\|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606452 ""}  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846606452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4181.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4181 " "Found entity 1: altsyncram_4181" {  } { { "db/altsyncram_4181.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altsyncram_4181.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846606512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846606512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4181 nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem\|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4181:auto_generated " "Elaborating entity \"altsyncram_4181\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem\|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4181:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_avalon_reg nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg " "Elaborating entity \"nios_cpu_nios2_avalon_reg\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_avalon_reg" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_oci_break nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_break:the_nios_cpu_nios2_oci_break " "Elaborating entity \"nios_cpu_nios2_oci_break\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_break:the_nios_cpu_nios2_oci_break\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_oci_break" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_oci_xbrk nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_xbrk:the_nios_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_cpu_nios2_oci_xbrk\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_xbrk:the_nios_cpu_nios2_oci_xbrk\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_oci_xbrk" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_oci_dbrk nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_dbrk:the_nios_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_cpu_nios2_oci_dbrk\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_dbrk:the_nios_cpu_nios2_oci_dbrk\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_oci_dbrk" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_oci_itrace nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_itrace:the_nios_cpu_nios2_oci_itrace " "Elaborating entity \"nios_cpu_nios2_oci_itrace\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_itrace:the_nios_cpu_nios2_oci_itrace\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_oci_itrace" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_oci_dtrace nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_cpu_nios2_oci_dtrace\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_oci_dtrace\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_oci_dtrace" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_oci_td_mode nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_oci_dtrace\|nios_cpu_nios2_oci_td_mode:nios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_cpu_nios2_oci_td_mode\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_oci_dtrace\|nios_cpu_nios2_oci_td_mode:nios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "nios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_oci_fifo nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo " "Elaborating entity \"nios_cpu_nios2_oci_fifo\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_oci_fifo" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_oci_compute_input_tm_cnt nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo\|nios_cpu_nios2_oci_compute_input_tm_cnt:the_nios_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo\|nios_cpu_nios2_oci_compute_input_tm_cnt:the_nios_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_oci_fifo_wrptr_inc nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo\|nios_cpu_nios2_oci_fifo_wrptr_inc:the_nios_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo\|nios_cpu_nios2_oci_fifo_wrptr_inc:the_nios_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_oci_fifo_cnt_inc nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo\|nios_cpu_nios2_oci_fifo_cnt_inc:the_nios_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo\|nios_cpu_nios2_oci_fifo_cnt_inc:the_nios_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_oci_test_bench nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo\|nios_cpu_oci_test_bench:the_nios_cpu_oci_test_bench " "Elaborating entity \"nios_cpu_oci_test_bench\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo\|nios_cpu_oci_test_bench:the_nios_cpu_oci_test_bench\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_oci_test_bench" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_oci_pib nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_pib:the_nios_cpu_nios2_oci_pib " "Elaborating entity \"nios_cpu_nios2_oci_pib\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_pib:the_nios_cpu_nios2_oci_pib\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_oci_pib" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_oci_im nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_im:the_nios_cpu_nios2_oci_im " "Elaborating entity \"nios_cpu_nios2_oci_im\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_im:the_nios_cpu_nios2_oci_im\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_nios2_oci_im" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_debug_module_wrapper nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper " "Elaborating entity \"nios_cpu_jtag_debug_module_wrapper\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\"" {  } { { "nios/synthesis/submodules/nios_cpu.v" "the_nios_cpu_jtag_debug_module_wrapper" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_debug_module_tck nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck " "Elaborating entity \"nios_cpu_jtag_debug_module_tck\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck\"" {  } { { "nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" "the_nios_cpu_jtag_debug_module_tck" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_debug_module_sysclk nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk " "Elaborating entity \"nios_cpu_jtag_debug_module_sysclk\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk\"" {  } { { "nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" "the_nios_cpu_jtag_debug_module_sysclk" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy\"" {  } { { "nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" "nios_cpu_jtag_debug_module_phy" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy\"" {  } { { "nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846606637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy " "Instantiated megafunction \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606637 ""}  } { { "nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846606637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_ram nios_onchip_ram:onchip_ram " "Elaborating entity \"nios_onchip_ram\" for hierarchy \"nios_onchip_ram:onchip_ram\"" {  } { { "nios/synthesis/nios.vhd" "onchip_ram" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_ram.v" "the_altsyncram" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_onchip_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_ram.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_onchip_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846606656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606656 ""}  } { { "nios/synthesis/submodules/nios_onchip_ram.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_onchip_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846606656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s691 " "Found entity 1: altsyncram_s691" {  } { { "db/altsyncram_s691.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altsyncram_s691.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846606717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846606717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s691 nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_s691:auto_generated " "Elaborating entity \"altsyncram_s691\" for hierarchy \"nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_s691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram nios_ddr_sdram:ddr_sdram " "Elaborating entity \"nios_ddr_sdram\" for hierarchy \"nios_ddr_sdram:ddr_sdram\"" {  } { { "nios/synthesis/nios.vhd" "ddr_sdram" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_controller_phy nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst " "Elaborating entity \"nios_ddr_sdram_controller_phy\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram.v" "nios_ddr_sdram_controller_phy_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_alt_mem_ddrx_controller_top nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst " "Elaborating entity \"nios_ddr_sdram_alt_mem_ddrx_controller_top\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" "nios_ddr_sdram_alt_mem_ddrx_controller_top_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606759 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(141) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(141): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846606761 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_mem_ddrx_controller.v(1009) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1009): truncated value with size 32 to match size of target (2)" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471846606786 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_mem_ddrx_controller.v(1010) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1010): truncated value with size 32 to match size of target (2)" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471846606786 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "burstcount_list" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606925 ""}  } { { "nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846606925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkl1 " "Found entity 1: altsyncram_mkl1" {  } { { "db/altsyncram_mkl1.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altsyncram_mkl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846606985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846606985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkl1 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_mkl1:auto_generated " "Elaborating entity \"altsyncram_mkl1\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_mkl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846606993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607006 ""}  } { { "nios/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846607006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_chl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_chl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_chl1 " "Found entity 1: altsyncram_chl1" {  } { { "db/altsyncram_chl1.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altsyncram_chl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846607062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846607062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_chl1 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_chl1:auto_generated " "Elaborating entity \"altsyncram_chl1\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_chl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846607170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607170 ""}  } { { "nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846607170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s641.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s641.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s641 " "Found entity 1: scfifo_s641" {  } { { "db/scfifo_s641.tdf" "" { Text "C:/altera/13.1/NIOSII/db/scfifo_s641.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846607225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846607225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s641 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated " "Elaborating entity \"scfifo_s641\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5i31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5i31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5i31 " "Found entity 1: a_dpfifo_5i31" {  } { { "db/a_dpfifo_5i31.tdf" "" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_5i31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846607243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846607243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5i31 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\|a_dpfifo_5i31:dpfifo " "Elaborating entity \"a_dpfifo_5i31\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\|a_dpfifo_5i31:dpfifo\"" {  } { { "db/scfifo_s641.tdf" "dpfifo" { Text "C:/altera/13.1/NIOSII/db/scfifo_s641.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aqd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aqd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aqd1 " "Found entity 1: altsyncram_aqd1" {  } { { "db/altsyncram_aqd1.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altsyncram_aqd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846607310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846607310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aqd1 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\|a_dpfifo_5i31:dpfifo\|altsyncram_aqd1:FIFOram " "Elaborating entity \"altsyncram_aqd1\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\|a_dpfifo_5i31:dpfifo\|altsyncram_aqd1:FIFOram\"" {  } { { "db/a_dpfifo_5i31.tdf" "FIFOram" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_5i31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7r8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7r8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7r8 " "Found entity 1: cmpr_7r8" {  } { { "db/cmpr_7r8.tdf" "" { Text "C:/altera/13.1/NIOSII/db/cmpr_7r8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846607369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846607369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7r8 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\|a_dpfifo_5i31:dpfifo\|cmpr_7r8:almost_full_comparer " "Elaborating entity \"cmpr_7r8\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\|a_dpfifo_5i31:dpfifo\|cmpr_7r8:almost_full_comparer\"" {  } { { "db/a_dpfifo_5i31.tdf" "almost_full_comparer" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_5i31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7r8 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\|a_dpfifo_5i31:dpfifo\|cmpr_7r8:three_comparison " "Elaborating entity \"cmpr_7r8\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\|a_dpfifo_5i31:dpfifo\|cmpr_7r8:three_comparison\"" {  } { { "db/a_dpfifo_5i31.tdf" "three_comparison" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_5i31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kmb " "Found entity 1: cntr_kmb" {  } { { "db/cntr_kmb.tdf" "" { Text "C:/altera/13.1/NIOSII/db/cntr_kmb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846607431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846607431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kmb nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\|a_dpfifo_5i31:dpfifo\|cntr_kmb:rd_ptr_msb " "Elaborating entity \"cntr_kmb\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\|a_dpfifo_5i31:dpfifo\|cntr_kmb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_5i31.tdf" "rd_ptr_msb" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_5i31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1n7 " "Found entity 1: cntr_1n7" {  } { { "db/cntr_1n7.tdf" "" { Text "C:/altera/13.1/NIOSII/db/cntr_1n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846607487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846607487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1n7 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\|a_dpfifo_5i31:dpfifo\|cntr_1n7:usedw_counter " "Elaborating entity \"cntr_1n7\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\|a_dpfifo_5i31:dpfifo\|cntr_1n7:usedw_counter\"" {  } { { "db/a_dpfifo_5i31.tdf" "usedw_counter" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_5i31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmb " "Found entity 1: cntr_lmb" {  } { { "db/cntr_lmb.tdf" "" { Text "C:/altera/13.1/NIOSII/db/cntr_lmb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846607543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846607543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmb nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\|a_dpfifo_5i31:dpfifo\|cntr_lmb:wr_ptr " "Elaborating entity \"cntr_lmb\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_s641:auto_generated\|a_dpfifo_5i31:dpfifo\|cntr_lmb:wr_ptr\"" {  } { { "db/a_dpfifo_5i31.tdf" "wr_ptr" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_5i31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 2068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846607598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 43 " "Parameter \"lpm_width\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607598 ""}  } { { "nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846607598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_e841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_e841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_e841 " "Found entity 1: scfifo_e841" {  } { { "db/scfifo_e841.tdf" "" { Text "C:/altera/13.1/NIOSII/db/scfifo_e841.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846607652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846607652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_e841 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_e841:auto_generated " "Elaborating entity \"scfifo_e841\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_e841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_nj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_nj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_nj31 " "Found entity 1: a_dpfifo_nj31" {  } { { "db/a_dpfifo_nj31.tdf" "" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_nj31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846607669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846607669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_nj31 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_e841:auto_generated\|a_dpfifo_nj31:dpfifo " "Elaborating entity \"a_dpfifo_nj31\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_e841:auto_generated\|a_dpfifo_nj31:dpfifo\"" {  } { { "db/scfifo_e841.tdf" "dpfifo" { Text "C:/altera/13.1/NIOSII/db/scfifo_e841.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_etd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_etd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_etd1 " "Found entity 1: altsyncram_etd1" {  } { { "db/altsyncram_etd1.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altsyncram_etd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846607736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846607736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_etd1 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_e841:auto_generated\|a_dpfifo_nj31:dpfifo\|altsyncram_etd1:FIFOram " "Elaborating entity \"altsyncram_etd1\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_e841:auto_generated\|a_dpfifo_nj31:dpfifo\|altsyncram_etd1:FIFOram\"" {  } { { "db/a_dpfifo_nj31.tdf" "FIFOram" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_nj31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8r8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8r8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8r8 " "Found entity 1: cmpr_8r8" {  } { { "db/cmpr_8r8.tdf" "" { Text "C:/altera/13.1/NIOSII/db/cmpr_8r8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846607794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846607794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8r8 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_e841:auto_generated\|a_dpfifo_nj31:dpfifo\|cmpr_8r8:almost_full_comparer " "Elaborating entity \"cmpr_8r8\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_e841:auto_generated\|a_dpfifo_nj31:dpfifo\|cmpr_8r8:almost_full_comparer\"" {  } { { "db/a_dpfifo_nj31.tdf" "almost_full_comparer" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_nj31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8r8 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_e841:auto_generated\|a_dpfifo_nj31:dpfifo\|cmpr_8r8:three_comparison " "Elaborating entity \"cmpr_8r8\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_e841:auto_generated\|a_dpfifo_nj31:dpfifo\|cmpr_8r8:three_comparison\"" {  } { { "db/a_dpfifo_nj31.tdf" "three_comparison" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_nj31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2n7 " "Found entity 1: cntr_2n7" {  } { { "db/cntr_2n7.tdf" "" { Text "C:/altera/13.1/NIOSII/db/cntr_2n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846607859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846607859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2n7 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_e841:auto_generated\|a_dpfifo_nj31:dpfifo\|cntr_2n7:usedw_counter " "Elaborating entity \"cntr_2n7\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_e841:auto_generated\|a_dpfifo_nj31:dpfifo\|cntr_2n7:usedw_counter\"" {  } { { "db/a_dpfifo_nj31.tdf" "usedw_counter" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_nj31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mmb " "Found entity 1: cntr_mmb" {  } { { "db/cntr_mmb.tdf" "" { Text "C:/altera/13.1/NIOSII/db/cntr_mmb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846607915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846607915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mmb nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_e841:auto_generated\|a_dpfifo_nj31:dpfifo\|cntr_mmb:wr_ptr " "Elaborating entity \"cntr_mmb\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_e841:auto_generated\|a_dpfifo_nj31:dpfifo\|cntr_mmb:wr_ptr\"" {  } { { "db/a_dpfifo_nj31.tdf" "wr_ptr" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_nj31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846607960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 37 " "Parameter \"lpm_width\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846607960 ""}  } { { "nios/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846607960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1741 " "Found entity 1: scfifo_1741" {  } { { "db/scfifo_1741.tdf" "" { Text "C:/altera/13.1/NIOSII/db/scfifo_1741.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846608014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846608014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1741 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1741:auto_generated " "Elaborating entity \"scfifo_1741\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1741:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ai31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ai31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ai31 " "Found entity 1: a_dpfifo_ai31" {  } { { "db/a_dpfifo_ai31.tdf" "" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_ai31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846608030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846608030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ai31 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1741:auto_generated\|a_dpfifo_ai31:dpfifo " "Elaborating entity \"a_dpfifo_ai31\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1741:auto_generated\|a_dpfifo_ai31:dpfifo\"" {  } { { "db/scfifo_1741.tdf" "dpfifo" { Text "C:/altera/13.1/NIOSII/db/scfifo_1741.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kqd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kqd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kqd1 " "Found entity 1: altsyncram_kqd1" {  } { { "db/altsyncram_kqd1.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altsyncram_kqd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846608096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846608096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kqd1 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1741:auto_generated\|a_dpfifo_ai31:dpfifo\|altsyncram_kqd1:FIFOram " "Elaborating entity \"altsyncram_kqd1\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_1741:auto_generated\|a_dpfifo_ai31:dpfifo\|altsyncram_kqd1:FIFOram\"" {  } { { "db/a_dpfifo_ai31.tdf" "FIFOram" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_ai31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_ecc_encoder.v(190) " "Verilog HDL assignment warning at alt_mem_ddrx_ecc_encoder.v(190): truncated value with size 32 to match size of target (8)" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471846608135 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "encoder_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32_altecc_encoder\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_altecc_decoder\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_decode nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_decode\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "error_bit_decoder" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst " "Elaborating entity \"nios_ddr_sdram_phy\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" "nios_ddr_sdram_phy_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy.v" "nios_ddr_sdram_phy_alt_mem_phy_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_mem_dqs nios_ddr_sdram_phy_alt_mem_phy.v(462) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(462): object \"ctl_mem_dqs\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846608305 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_dp_io nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_dp_io\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "dpio" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Elaborating entity \"altddio_in\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "dqs_group\[0\].dq\[0\].dqi" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Elaborated megafunction instantiation \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846608345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Instantiated megafunction \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608345 ""}  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846608345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_0fd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_0fd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_0fd " "Found entity 1: ddio_in_0fd" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846608400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846608400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_0fd nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated " "Elaborating entity \"ddio_in_0fd\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_read_dp nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_read_dp\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "rdp" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "full_rate_ram_gen.altsyncram_component" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborated megafunction instantiation \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Instantiated megafunction \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608535 ""}  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846608535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_idh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_idh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_idh1 " "Found entity 1: altsyncram_idh1" {  } { { "db/altsyncram_idh1.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altsyncram_idh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846608597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846608597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_idh1 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_idh1:auto_generated " "Elaborating entity \"altsyncram_idh1\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_idh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_write_dp_fr nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_write_dp_fr\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "full_rate_wdp_gen.wdp" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 nios_ddr_sdram_phy_alt_mem_phy.v(3585) " "Verilog HDL assignment warning at nios_ddr_sdram_phy_alt_mem_phy.v(3585): truncated value with size 2 to match size of target (1)" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 3585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471846608608 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_addr_cmd nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_addr_cmd\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "full_rate_adc_gen.adc" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608611 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_odt\[0\] nios_ddr_sdram_phy_alt_mem_phy.v(2284) " "Output port \"mem_odt\[0\]\" at nios_ddr_sdram_phy_alt_mem_phy.v(2284) has no driver" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1471846608613 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_ac nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_ac\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "addr\[0\].addr_struct" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r nios_ddr_sdram_phy_alt_mem_phy.v(1818) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846608616 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r nios_ddr_sdram_phy_alt_mem_phy.v(1819) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846608617 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r nios_ddr_sdram_phy_alt_mem_phy.v(1820) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846608617 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r nios_ddr_sdram_phy_alt_mem_phy.v(1821) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846608617 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime nios_ddr_sdram_phy_alt_mem_phy.v(1828) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846608617 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r nios_ddr_sdram_phy_alt_mem_phy.v(1829) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846608617 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846608648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high ON " "Parameter \"power_up_high\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608649 ""}  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846608649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_egd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_egd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_egd " "Found entity 1: ddio_out_egd" {  } { { "db/ddio_out_egd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_out_egd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846608703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846608703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_egd nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_egd:auto_generated " "Elaborating entity \"ddio_out_egd\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_egd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_ac nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_ac\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "ba\[0\].ba_struct" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608838 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r nios_ddr_sdram_phy_alt_mem_phy.v(1818) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846608839 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r nios_ddr_sdram_phy_alt_mem_phy.v(1819) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846608839 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r nios_ddr_sdram_phy_alt_mem_phy.v(1820) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846608839 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r nios_ddr_sdram_phy_alt_mem_phy.v(1821) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846608840 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime nios_ddr_sdram_phy_alt_mem_phy.v(1828) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846608840 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r nios_ddr_sdram_phy_alt_mem_phy.v(1829) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846608840 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846608846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608846 ""}  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846608846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_1jd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_1jd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_1jd " "Found entity 1: ddio_out_1jd" {  } { { "db/ddio_out_1jd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_out_1jd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846608901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846608901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_1jd nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_1jd:auto_generated " "Elaborating entity \"ddio_out_1jd\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|nios_ddr_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_1jd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "seq_wrapper" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_seq nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_seq\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper.v" "seq_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608979 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "static_rst_offset nios_ddr_sdram_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at nios_ddr_sdram_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"static_rst_offset\", which holds its previous value in one or more paths through the process" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1471846608985 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "phs_shft_busy_1r nios_ddr_sdram_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at nios_ddr_sdram_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"phs_shft_busy_1r\", which holds its previous value in one or more paths through the process" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1471846608985 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_admin nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst\|nios_ddr_sdram_phy_alt_mem_phy_admin:admin " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_admin\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst\|nios_ddr_sdram_phy_alt_mem_phy_admin:admin\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "admin" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 13079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846608987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_dgrb nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst\|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_dgrb\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst\|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "dgrb" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 13375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609000 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_iram_wds_req nios_ddr_sdram_phy_alt_mem_phy_seq.vhd(9404) " "VHDL Process Statement warning at nios_ddr_sdram_phy_alt_mem_phy_seq.vhd(9404): inferring latch(es) for signal or variable \"sig_iram_wds_req\", which holds its previous value in one or more paths through the process" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 9404 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1471846609017 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_dgwb nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst\|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_dgwb\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst\|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "dgwb" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 13437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_ctrl nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst\|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_ctrl\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst\|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "ctrl" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 13475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_rdata_valid nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_rdata_valid\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "rdv_pipe" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdv_pipe_ip_beat2_r nios_ddr_sdram_phy_alt_mem_phy.v(3772) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(3772): object \"rdv_pipe_ip_beat2_r\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 3772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846609042 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "altsyncram_component" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609054 ""}  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846609054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ni1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ni1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ni1 " "Found entity 1: altsyncram_2ni1" {  } { { "db/altsyncram_2ni1.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altsyncram_2ni1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846609110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846609110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ni1 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_2ni1:auto_generated " "Elaborating entity \"altsyncram_2ni1\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_2ni1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_clk_reset nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_clk_reset\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "clk" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609118 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n nios_ddr_sdram_phy_alt_mem_phy.v(1222) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(1222): object \"global_reset_ams_n\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846609120 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n_r nios_ddr_sdram_phy_alt_mem_phy.v(1223) " "Verilog HDL or VHDL warning at nios_ddr_sdram_phy_alt_mem_phy.v(1223): object \"global_reset_ams_n_r\" assigned a value but never read" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471846609120 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_pll nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_pll\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "pll" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" "altpll_component" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846609185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2500 " "Parameter \"clk2_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 125 " "Parameter \"vco_phase_shift_step\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609186 ""}  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846609186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_65k3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_65k3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_65k3 " "Found entity 1: altpll_65k3" {  } { { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846609249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846609249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_65k3 nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated " "Elaborating entity \"altpll_65k3\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_rfo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_rfo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_rfo " "Found entity 1: altpll_dyn_phase_le_rfo" {  } { { "db/altpll_dyn_phase_le_rfo.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_dyn_phase_le_rfo.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846609268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846609268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_rfo nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2 " "Elaborating entity \"altpll_dyn_phase_le_rfo\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2\"" {  } { { "db/altpll_65k3.tdf" "altpll_dyn_phase_le2" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609270 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_rfo.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_dyn_phase_le_rfo.tdf" 33 2 0 } } { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 52 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1536 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 987 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy.v" 206 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" 381 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram.v" 207 0 0 } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 478 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1471846609271 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_sfo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_sfo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_sfo " "Found entity 1: altpll_dyn_phase_le_sfo" {  } { { "db/altpll_dyn_phase_le_sfo.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_dyn_phase_le_sfo.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846609285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846609285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_sfo nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4 " "Elaborating entity \"altpll_dyn_phase_le_sfo\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4\"" {  } { { "db/altpll_65k3.tdf" "altpll_dyn_phase_le4" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609288 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_sfo.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_dyn_phase_le_sfo.tdf" 33 2 0 } } { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 53 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1536 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 987 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy.v" 206 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" 381 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram.v" 207 0 0 } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 478 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1471846609289 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_tfo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_tfo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_tfo " "Found entity 1: altpll_dyn_phase_le_tfo" {  } { { "db/altpll_dyn_phase_le_tfo.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_dyn_phase_le_tfo.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846609304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846609304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_tfo nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5 " "Elaborating entity \"altpll_dyn_phase_le_tfo\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5\"" {  } { { "db/altpll_65k3.tdf" "altpll_dyn_phase_le5" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609306 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_tfo.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_dyn_phase_le_tfo.tdf" 33 2 0 } } { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 54 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1536 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 987 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy.v" 206 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" 381 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram.v" 207 0 0 } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 478 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1471846609307 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p0e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p0e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p0e " "Found entity 1: cntr_p0e" {  } { { "db/cntr_p0e.tdf" "" { Text "C:/altera/13.1/NIOSII/db/cntr_p0e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846609360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846609360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p0e nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|cntr_p0e:phasestep_counter " "Elaborating entity \"cntr_p0e\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|cntr_p0e:phasestep_counter\"" {  } { { "db/altpll_65k3.tdf" "phasestep_counter" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ffc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ffc " "Found entity 1: cmpr_ffc" {  } { { "db/cmpr_ffc.tdf" "" { Text "C:/altera/13.1/NIOSII/db/cmpr_ffc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846609417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846609417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ffc nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|cntr_p0e:phasestep_counter\|cmpr_ffc:cmpr12 " "Elaborating entity \"cmpr_ffc\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|cntr_p0e:phasestep_counter\|cmpr_ffc:cmpr12\"" {  } { { "db/cntr_p0e.tdf" "cmpr12" { Text "C:/altera/13.1/NIOSII/db/cntr_p0e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vee " "Found entity 1: cntr_vee" {  } { { "db/cntr_vee.tdf" "" { Text "C:/altera/13.1/NIOSII/db/cntr_vee.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846609475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846609475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vee nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|cntr_vee:pll_internal_phasestep " "Elaborating entity \"cntr_vee\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|cntr_vee:pll_internal_phasestep\"" {  } { { "db/altpll_65k3.tdf" "pll_internal_phasestep" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gfc " "Found entity 1: cmpr_gfc" {  } { { "db/cmpr_gfc.tdf" "" { Text "C:/altera/13.1/NIOSII/db/cmpr_gfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846609531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846609531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gfc nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|cntr_vee:pll_internal_phasestep\|cmpr_gfc:cmpr14 " "Elaborating entity \"cmpr_gfc\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|cntr_vee:pll_internal_phasestep\|cmpr_gfc:cmpr14\"" {  } { { "db/cntr_vee.tdf" "cmpr14" { Text "C:/altera/13.1/NIOSII/db/cntr_vee.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Elaborating entity \"altddio_bidir\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_p" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609875 ""}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1611 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 987 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy.v" 206 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" 381 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram.v" 207 0 0 } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 478 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1471846609877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Elaborated megafunction instantiation \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846609878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Instantiated megafunction \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609878 ""}  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846609878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_e4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_e4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_e4h " "Found entity 1: ddio_bidir_e4h" {  } { { "db/ddio_bidir_e4h.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_bidir_e4h.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846609938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846609938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_e4h nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated " "Elaborating entity \"ddio_bidir_e4h\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Elaborating entity \"altddio_bidir\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_n" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609952 ""}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1642 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 987 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy.v" 206 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" 381 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram.v" 207 0 0 } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 478 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1471846609953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Elaborated megafunction instantiation \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846609953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Instantiated megafunction \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846609953 ""}  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846609953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_idf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_idf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_idf " "Found entity 1: ddio_bidir_idf" {  } { { "db/ddio_bidir_idf.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_bidir_idf.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846610008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846610008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_idf nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_idf:auto_generated " "Elaborating entity \"ddio_bidir_idf\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_idf:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_reset_pipe nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_reset_pipe\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "reset_rdp_phy_clk_pipe" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_reset_pipe nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_reset_pipe\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "mem_clk_pipe" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ddr_sdram_phy_alt_mem_phy_mimic nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_mimic:mmc " "Elaborating entity \"nios_ddr_sdram_phy_alt_mem_phy_mimic\" for hierarchy \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_mimic:mmc\"" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "mmc" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart nios_jtag_uart:jtag_uart " "Elaborating entity \"nios_jtag_uart\" for hierarchy \"nios_jtag_uart:jtag_uart\"" {  } { { "nios/synthesis/nios.vhd" "jtag_uart" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_scfifo_w nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w " "Elaborating entity \"nios_jtag_uart_scfifo_w\" for hierarchy \"nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart.v" "the_nios_jtag_uart_scfifo_w" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart.v" "wfifo" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846610072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610072 ""}  } { { "nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846610072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "C:/altera/13.1/NIOSII/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846610127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846610127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846610143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846610143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "C:/altera/13.1/NIOSII/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/altera/13.1/NIOSII/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846610160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846610160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "C:/altera/13.1/NIOSII/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846610218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846610218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/altera/13.1/NIOSII/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "C:/altera/13.1/NIOSII/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846610276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846610276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846610335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846610335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "C:/altera/13.1/NIOSII/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "C:/altera/13.1/NIOSII/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471846610393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471846610393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "C:/altera/13.1/NIOSII/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_scfifo_r nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r " "Elaborating entity \"nios_jtag_uart_scfifo_r\" for hierarchy \"nios_jtag_uart:jtag_uart\|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart.v" "the_nios_jtag_uart_scfifo_r" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart.v" "nios_jtag_uart_alt_jtag_atlantic" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846610523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610523 ""}  } { { "nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471846610523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_key nios_key:key " "Elaborating entity \"nios_key\" for hierarchy \"nios_key:key\"" {  } { { "nios/synthesis/nios.vhd" "key" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led nios_led:led " "Elaborating entity \"nios_led\" for hierarchy \"nios_led:led\"" {  } { { "nios/synthesis/nios.vhd" "led" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0 nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mm_interconnect_0\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios/synthesis/nios.vhd" "mm_interconnect_0" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ddr_sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ddr_sdram_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "ddr_sdram_s1_translator" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "key_s1_translator" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "onchip_ram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_addr_router nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"nios_mm_interconnect_0_addr_router\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router:addr_router\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "addr_router" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_addr_router_default_decode nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router:addr_router\|nios_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router:addr_router\|nios_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_addr_router_001 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"nios_mm_interconnect_0_addr_router_001\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "addr_router_001" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_addr_router_001_default_decode nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router_001:addr_router_001\|nios_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_addr_router_001:addr_router_001\|nios_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_id_router nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router:id_router " "Elaborating entity \"nios_mm_interconnect_0_id_router\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router:id_router\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "id_router" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_id_router_default_decode nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router:id_router\|nios_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_id_router_default_decode\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router:id_router\|nios_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_id_router_002 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"nios_mm_interconnect_0_id_router_002\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "id_router_002" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_id_router_002_default_decode nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router_002:id_router_002\|nios_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_id_router_002:id_router_002\|nios_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_xbar_demux nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846610996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_xbar_demux_001 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_xbar_mux nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_xbar_mux_002 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"nios_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_xbar_demux nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_xbar_demux" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_xbar_demux_002 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_xbar_mux nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_xbar_mux_001 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux_001.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios_irq_mapper:irq_mapper\"" {  } { { "nios/synthesis/nios.vhd" "irq_mapper" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rst_controller nios_rst_controller:rst_controller " "Elaborating entity \"nios_rst_controller\" for hierarchy \"nios_rst_controller:rst_controller\"" {  } { { "nios/synthesis/nios.vhd" "rst_controller" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios/synthesis/nios_rst_controller.vhd" "rst_controller" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rst_controller_001 nios_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios_rst_controller_001\" for hierarchy \"nios_rst_controller_001:rst_controller_001\"" {  } { { "nios/synthesis/nios.vhd" "rst_controller_001" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611083 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at nios_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_rst_controller_001.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1471846611085 "|nios|nios_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios/synthesis/nios_rst_controller_001.vhd" "rst_controller_001" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471846611094 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q decoder_inst 33 32 " "Port \"q\" on the entity instantiation of \"decoder_inst\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 329 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1471846612837 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q decoder_inst 33 32 " "Port \"q\" on the entity instantiation of \"decoder_inst\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 329 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1471846612839 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bg_to_lmr gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst 8 2 " "Port \"bg_to_lmr\" on the entity instantiation of \"gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst\" is connected to a signal of width 8. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1471846612870 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bg_to_lmr gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst 8 2 " "Port \"bg_to_lmr\" on the entity instantiation of \"gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\" is connected to a signal of width 8. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1471846612872 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "itf_cmd_id controller_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1471846612919 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_rd_data_error controller_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1471846612919 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_cmd_id mm_st_converter_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1471846612922 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "itf_rd_data_error mm_st_converter_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1471846612923 "|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\] " "Net \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" "itf_rd_data_error\[1\]" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v" 487 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1471846612927 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1471846612927 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "key_export 0 " "Ignored assignment(s) for \"key_export\[0\]\" because \"key_export\" is not a bus or array" {  } { { "nios/synthesis/nios.vhd" "key_export" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 24 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1471846628266 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "key_export 1 " "Ignored assignment(s) for \"key_export\[1\]\" because \"key_export\" is not a bus or array" {  } { { "nios/synthesis/nios.vhd" "key_export" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 24 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1471846628266 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "key_export 2 " "Ignored assignment(s) for \"key_export\[2\]\" because \"key_export\" is not a bus or array" {  } { { "nios/synthesis/nios.vhd" "key_export" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 24 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1471846628266 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "key_export 3 " "Ignored assignment(s) for \"key_export\[3\]\" because \"key_export\" is not a bus or array" {  } { { "nios/synthesis/nios.vhd" "key_export" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 24 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1471846628266 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "led_export 0 " "Ignored assignment(s) for \"led_export\[0\]\" because \"led_export\" is not a bus or array" {  } { { "nios/synthesis/nios.vhd" "led_export" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 26 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1471846628266 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "led_export 2 " "Ignored assignment(s) for \"led_export\[2\]\" because \"led_export\" is not a bus or array" {  } { { "nios/synthesis/nios.vhd" "led_export" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 26 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1471846628266 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "led_export 3 " "Ignored assignment(s) for \"led_export\[3\]\" because \"led_export\" is not a bus or array" {  } { { "nios/synthesis/nios.vhd" "led_export" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 26 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1471846628267 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1471846628501 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 284 -1 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 13702 -1 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 5383 -1 0 } } { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 181 -1 0 } } { "nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 182 -1 0 } } { "nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 183 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "nios/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_list.v" 124 -1 0 } } { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 3205 -1 0 } } { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 4172 -1 0 } } { "nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 8508 -1 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 11165 -1 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 5917 -1 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 10552 -1 0 } } { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 3780 -1 0 } } { "nios/synthesis/submodules/nios_jtag_uart.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v" 393 -1 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 12783 -1 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 5506 -1 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 3898 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 8344 -1 0 } } { "nios/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_sideband.v" 1086 -1 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 3048 -1 0 } } { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 611 -1 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 8394 -1 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 8379 -1 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 8339 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1471846628758 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1471846628759 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated\|tri_buf1a\[0\] " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_e4h.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_bidir_e4h.tdf" 51 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846633087 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_idf:auto_generated\|tri_buf1a\[0\] " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_idf:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_idf.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_bidir_idf.tdf" 45 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846633087 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1471846633087 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846634194 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "928 " "928 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1471846639854 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2\|combout " "Logic cell \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2\|combout\"" {  } { { "db/altpll_dyn_phase_le_rfo.tdf" "le_comb8" { Text "C:/altera/13.1/NIOSII/db/altpll_dyn_phase_le_rfo.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846639918 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4\|combout " "Logic cell \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4\|combout\"" {  } { { "db/altpll_dyn_phase_le_sfo.tdf" "le_comb9" { Text "C:/altera/13.1/NIOSII/db/altpll_dyn_phase_le_sfo.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846639918 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5\|combout " "Logic cell \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5\|combout\"" {  } { { "db/altpll_dyn_phase_le_tfo.tdf" "le_comb10" { Text "C:/altera/13.1/NIOSII/db/altpll_dyn_phase_le_tfo.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846639918 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|remap_decoy_le3a\[0\] " "Logic cell \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|remap_decoy_le3a\[0\]\"" {  } { { "db/altpll_65k3.tdf" "remap_decoy_le3a\[0\]" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846639918 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|remap_decoy_le3a\[1\] " "Logic cell \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|remap_decoy_le3a\[1\]\"" {  } { { "db/altpll_65k3.tdf" "remap_decoy_le3a\[1\]" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846639918 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|remap_decoy_le3a\[2\] " "Logic cell \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|remap_decoy_le3a\[2\]\"" {  } { { "db/altpll_65k3.tdf" "remap_decoy_le3a\[2\]" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846639918 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1471846639918 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1471846640109 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1471846640109 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471846640180 "|nios|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1471846640180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846640370 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/NIOSII/output_files/nios.map.smsg " "Generated suppressed messages file C:/altera/13.1/NIOSII/output_files/nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1471846640999 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 6 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1471846642355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471846642355 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 42 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1536 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 987 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy.v" 206 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v" 381 0 0 } } { "nios/synthesis/submodules/nios_ddr_sdram.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram.v" 207 0 0 } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 478 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1471846642892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7467 " "Implemented 7467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1471846643588 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1471846643588 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1471846643588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7154 " "Implemented 7154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1471846643588 ""} { "Info" "ICUT_CUT_TM_RAMS" "217 " "Implemented 217 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1471846643588 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1471846643588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1471846643588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1471846643763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 22 07:17:23 2016 " "Processing ended: Mon Aug 22 07:17:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1471846643763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1471846643763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1471846643763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1471846643763 ""}
