%!PS-Adobe-3.0
%%Creator: groff version 1.23.0
%%CreationDate: Thu Dec  4 10:39:22 2025
%%DocumentNeededResources: font Times-Italic
%%+ font Times-Roman
%%+ font Times-Bold
%%+ font Courier
%%DocumentSuppliedResources: procset grops 1.23 0
%%Pages: 14
%%PageOrder: Ascend
%%DocumentMedia: Default 595 842 0 () ()
%%Orientation: Portrait
%%EndComments
%%BeginDefaults
%%PageMedia: Default
%%EndDefaults
%%BeginProlog
%%BeginResource: procset grops 1.23 0
%!PS-Adobe-3.0 Resource-ProcSet
/setpacking where{
pop
currentpacking
true setpacking
}if
/grops 120 dict dup begin
% The ASCII code of the space character.
/SC 32 def
/A/show load def
/B{0 SC 3 -1 roll widthshow}bind def
/C{0 exch ashow}bind def
/D{0 exch 0 SC 5 2 roll awidthshow}bind def
/E{0 rmoveto show}bind def
/F{0 rmoveto 0 SC 3 -1 roll widthshow}bind def
/G{0 rmoveto 0 exch ashow}bind def
/H{0 rmoveto 0 exch 0 SC 5 2 roll awidthshow}bind def
/I{0 exch rmoveto show}bind def
/J{0 exch rmoveto 0 SC 3 -1 roll widthshow}bind def
/K{0 exch rmoveto 0 exch ashow}bind def
/L{0 exch rmoveto 0 exch 0 SC 5 2 roll awidthshow}bind def
/M{rmoveto show}bind def
/N{rmoveto 0 SC 3 -1 roll widthshow}bind def
/O{rmoveto 0 exch ashow}bind def
/P{rmoveto 0 exch 0 SC 5 2 roll awidthshow}bind def
/Q{moveto show}bind def
/R{moveto 0 SC 3 -1 roll widthshow}bind def
/S{moveto 0 exch ashow}bind def
/T{moveto 0 exch 0 SC 5 2 roll awidthshow}bind def
% name size font SF -
/SF{
findfont exch
[exch dup 0 exch 0 exch neg 0 0]makefont
dup setfont
[exch/setfont cvx]cvx bind def
}bind def
% name a c d font MF -
/MF{
findfont
[5 2 roll
0 3 1 roll % b
neg 0 0]makefont
dup setfont
[exch/setfont cvx]cvx bind def
}bind def
/level0 0 def
/RES 0 def
/PL 0 def
/LS 0 def
% Enable manual feed.
% MANUAL -
/MANUAL{
statusdict begin/manualfeed true store end
}bind def
% Guess the page length.
% This assumes that the imageable area is vertically centered on the page.
% PLG - length
/PLG{
gsave newpath clippath pathbbox grestore
exch pop add exch pop
}bind def
% BP -
/BP{
/level0 save def
1 setlinecap
1 setlinejoin
DEFS/BPhook known{DEFS begin BPhook end}if
72 RES div dup scale
LS{
90 rotate
}{
0 PL translate
}ifelse
1 -1 scale
}bind def
/EP{
level0 restore
showpage
}def
% centerx centery radius startangle endangle DA -
/DA{
newpath arcn stroke
}bind def
% x y SN - x' y'
% round a position to nearest (pixel + (.25,.25))
/SN{
transform
.25 sub exch .25 sub exch
round .25 add exch round .25 add exch
itransform
}bind def
% endx endy startx starty DL -
% we round the endpoints of the line, so that parallel horizontal
% and vertical lines will appear even
/DL{
SN
moveto
SN
lineto stroke
}bind def
% centerx centery radius DC -
/DC{
newpath 0 360 arc closepath
}bind def
/TM matrix def
%  width height centerx centery DE -
/DE{
TM currentmatrix pop
translate scale newpath 0 0 .5 0 360 arc closepath
TM setmatrix
}bind def
% these are for splines
/RC/rcurveto load def
/RL/rlineto load def
/ST/stroke load def
/MT/moveto load def
/CL/closepath load def
% fill the last path
% r g b Fr -
/Fr{
setrgbcolor fill
}bind def
% c m y k Fk -
/setcmykcolor where{
pop
/Fk{
setcmykcolor fill
}bind def
}if
% g Fg -
/Fg{
setgray fill
}bind def
% fill with the "current color"
/FL/fill load def
/LW/setlinewidth load def
/Cr/setrgbcolor load def
/setcmykcolor where{
pop
/Ck/setcmykcolor load def
}if
/Cg/setgray load def
% new_font_name encoding_vector old_font_name RE -
/RE{
findfont
dup maxlength 1 index/FontName known not{1 add}if dict begin
{
1 index/FID ne
2 index/UniqueID ne
and
{def}{pop pop}ifelse
}forall
/Encoding exch def
dup/FontName exch def
currentdict end definefont pop
}bind def
/DEFS 0 def
% hpos vpos EBEGIN -
/EBEGIN{
moveto
DEFS begin
}bind def
/EEND/end load def
/CNT 0 def
/level1 0 def
% llx lly newwid wid newht ht newllx newlly PBEGIN -
/PBEGIN{
/level1 save def
translate
div 3 1 roll div exch scale
neg exch neg exch translate
% set the graphics state to default values
0 setgray
0 setlinecap
1 setlinewidth
0 setlinejoin
10 setmiterlimit
[]0 setdash
/setstrokeadjust where{
pop
false setstrokeadjust
}if
/setoverprint where{
pop
false setoverprint
}if
newpath
/CNT countdictstack def
userdict begin
/showpage{}def
%
%  Any included setpagedevice should be ignored.
%  See: http://www.w-beer.de/doc/ps/.
%
/setpagedevice{}def
mark
}bind def
/PEND{
cleartomark
countdictstack CNT sub{end}repeat
level1 restore
}bind def
end def
/setpacking where{
pop
setpacking
}if
%%EndResource
%%EndProlog
%%BeginSetup
%%BeginFeature: *PageSize Default
<< /PageSize [ 595 842 ] /ImagingBBox null >> setpagedevice
%%EndFeature
%%IncludeResource: font Times-Italic
%%IncludeResource: font Times-Roman
%%IncludeResource: font Times-Bold
%%IncludeResource: font Courier
grops begin/DEFS 1 dict def DEFS begin/u{.001 mul}bind def end/RES 72
def/PL 841.89 def/LS false def/ENC0[/asciicircum/asciitilde/Scaron
/Zcaron/scaron/zcaron/Ydieresis/trademark/quotesingle/Euro/.notdef
/.notdef/.notdef/.notdef/.notdef/.notdef/.notdef/.notdef/.notdef/.notdef
/.notdef/.notdef/.notdef/.notdef/.notdef/.notdef/.notdef/.notdef/.notdef
/.notdef/.notdef/.notdef/space/exclam/quotedbl/numbersign/dollar/percent
/ampersand/quoteright/parenleft/parenright/asterisk/plus/comma/hyphen
/period/slash/zero/one/two/three/four/five/six/seven/eight/nine/colon
/semicolon/less/equal/greater/question/at/A/B/C/D/E/F/G/H/I/J/K/L/M/N/O
/P/Q/R/S/T/U/V/W/X/Y/Z/bracketleft/backslash/bracketright/circumflex
/underscore/quoteleft/a/b/c/d/e/f/g/h/i/j/k/l/m/n/o/p/q/r/s/t/u/v/w/x/y
/z/braceleft/bar/braceright/tilde/.notdef/quotesinglbase/guillemotleft
/guillemotright/bullet/florin/fraction/perthousand/dagger/daggerdbl
/endash/emdash/ff/fi/fl/ffi/ffl/dotlessi/dotlessj/grave/hungarumlaut
/dotaccent/breve/caron/ring/ogonek/quotedblleft/quotedblright/oe/lslash
/quotedblbase/OE/Lslash/.notdef/exclamdown/cent/sterling/currency/yen
/brokenbar/section/dieresis/copyright/ordfeminine/guilsinglleft
/logicalnot/minus/registered/macron/degree/plusminus/twosuperior
/threesuperior/acute/mu/paragraph/periodcentered/cedilla/onesuperior
/ordmasculine/guilsinglright/onequarter/onehalf/threequarters
/questiondown/Agrave/Aacute/Acircumflex/Atilde/Adieresis/Aring/AE
/Ccedilla/Egrave/Eacute/Ecircumflex/Edieresis/Igrave/Iacute/Icircumflex
/Idieresis/Eth/Ntilde/Ograve/Oacute/Ocircumflex/Otilde/Odieresis
/multiply/Oslash/Ugrave/Uacute/Ucircumflex/Udieresis/Yacute/Thorn
/germandbls/agrave/aacute/acircumflex/atilde/adieresis/aring/ae/ccedilla
/egrave/eacute/ecircumflex/edieresis/igrave/iacute/icircumflex/idieresis
/eth/ntilde/ograve/oacute/ocircumflex/otilde/odieresis/divide/oslash
/ugrave/uacute/ucircumflex/udieresis/yacute/thorn/ydieresis]def
/Courier@0 ENC0/Courier RE/Times-Bold@0 ENC0/Times-Bold RE/Times-Roman@0
ENC0/Times-Roman RE/Times-Italic@0 ENC0/Times-Italic RE
%%EndSetup
%%Page: 1 1
%%BeginPageSetup
BP
%%EndPageSetup
/F0 10/Times-Italic@0 SF(ver)72.29 48 Q(edit)-.37 E/F1 10/Times-Roman@0
SF 168.14(\(1\) 2025-12-04).68 F F0(ver)170.93 E(edit)-.37 E F1(\(1\))
.68 E/F2 10.95/Times-Bold@0 SF -.219(NA)72 84 S(ME).219 E F1 -.15(ve)108
96 S(redit 3.0.19 \(Dec 4 2025\)).15 E
(Script based editor for structural V)108 112.8 Q(erilog netlists.)-1.11
E F2(SYNOPSYS)72 129.6 Q/F3 10/Courier@0 SF
(veredit <verilog file\(s\)> [<editfile>] [options])132 141.6 Q/F4 10
/Times-Bold@0 SF(Options)87 158.4 Q F3 66(\255writeEdits :)132 170.4 R
(generate default editfile.)6 E 48([\255leafCells] :)144 182.4 R
(include leaf cells.)6 E([\255instLength #])144 194.4 Q 6(:o)36 G
(nly include cells with instantiation names)-6 E(longer than #.)282
206.4 Q 78(\255writeDot :)132 218.4 R(generate Dotty hierarchy file.)6 E
48([\255leafCells] :)144 230.4 R(include leaf cells.)6 E
([\255instLength #])144 242.4 Q 6(:o)36 G
(nly include cells with instantiation names)-6 E(longer than #.)282
254.4 Q(\255install [MODULE\255LIST] : write MPC install file.)132 266.4
Q(\255ifspec [MODULE\255LIST])132 278.4 Q 6(:w)12 G
(rite GenTB ifspec file.)-6 E([\255clk CLOCK\255LIST])144 290.4 Q 6(:s)
24 G(pace separated list of clock names.)-6 E(\255inst [MODULE\255LIST])
132 302.4 Q 6(:w)24 G(rite hierarchical instance names of modules.)-6 E
(\255edt [MODULE\255LIST])132 314.4 Q 6(:w)30 G(rite ED&T library.)-6 E
102(\255hier :)132 326.4 R(write module hierarchy.)6 E 108(\255ver :)132
338.4 R(write Verilog file.)6 E(\255top MODULE\255NAME)132 350.4 Q 6(:s)
42 G(et top module name.)-6 E 90(\255expand :)132 362.4 R
(expand port and net declarations, delete single)6 E(net declarations.)
282 374.4 Q(\255o OUTFILE)132 386.4 Q 6(:s)78 G(et outfile name.)-6 E F4
(Edit Statements)87 403.2 Q F3 18(1B)132 415.2 S
(uffer reentrant outputs)-18 E 18(2I)132 427.2 S
(nsert a buffer \(or inverter\) behind a cell output)-18 E 18(3I)132
439.2 S(nsert a buffer \(or inverter\) before a cell input)-18 E 18(4A)
132 451.2 S(dding input or output observe modules)-18 E 18(5A)132 463.2
S(dding tie cells)-18 E 18(6L)132 475.2 S
(ist instances connected to a certain net)-18 E 18(7A)132 487.2 S
(dding a module)-18 E 18(8D)132 499.2 S(eleting a module)-18 E 18(9A)132
511.2 S(dd ports or net\255declarations to a module)-18 E 6(10 Deleting)
132 523.2 R(ports or net\255declarations from a module)6 E 6(11 Modify)
132 535.2 R(instance names)6 E 6(12 Add/Modify)132 547.2 R
(instances or module connections)6 E 6(13 Modify)132 559.2 R
(instances or module connections)6 E 6(14 Delete)132 571.2 R
(instances or module connections)6 E 6(15 Add/Modify)132 583.2 R
(assigns)6 E 6(16 Delete)132 595.2 R(assigns)6 E 6(17 Create)132 607.2 R
6(as)6 G(hell around a module.)-6 E 6(18 Replace)132 619.2 R
(assigns with buffers.)6 E 6(19 Pull)132 631.2 R(pins to top level.)6 E
6(20 Add/Modify)132 643.2 R(parameter declarations)6 E 6(21 Delete)132
655.2 R(parameter declarations)6 E F2(DESCRIPTION)72 672 Q F1 -1.11(Ve)
108 684 S .074(redit can automate editing of a structural v)1.11 F .074
(erilog netlist. It can automate an)-.15 F 2.574(ye)-.15 G .074
(dit that a designer normally)-2.574 F -.1(wo)108 696 S .004
(uld do with a te).1 F .004(xt editor)-.15 F 2.505(.I)-.55 G 2.505(th)
-2.505 G .005(as a fe)-2.505 F 2.505(ws)-.25 G .005
(marter functions lik)-2.505 F 2.505(ei)-.1 G .005(nsert a b)-2.505 F
(uf)-.2 E(fer)-.25 E 2.505(,b)-.4 G(uf)-2.705 E .005
(fer reentrant outputs, insert)-.25 F(observ)108 708 Q 2.5(em)-.15 G
(odules and sho)-2.5 E 2.5(wt)-.25 G(he hierarch)-2.5 E -.65(y.)-.05 G
-1.11(Ve)108 724.8 S .927(redit has pro)1.11 F -.15(ve)-.15 G 3.427(nt)
.15 G 3.427(ob)-3.427 G 3.427(em)-3.427 G .927(ature, b)-3.427 F .927
(ut the output must al)-.2 F -.1(wa)-.1 G .927(ys be v).1 F .927
(eri\214ed. The motto is: you get what you)-.15 F(perl v5.38.2)72 768 Q
203.17(2025-12-04 1)162.62 F 0 Cg EP
%%Page: 2 2
%%BeginPageSetup
BP
%%EndPageSetup
/F0 10/Times-Italic@0 SF(ver)72.29 48 Q(edit)-.37 E/F1 10/Times-Roman@0
SF 168.14(\(1\) 2025-12-04).68 F F0(ver)170.93 E(edit)-.37 E F1(\(1\))
.68 E(specify)108 84 Q(.)-.65 E/F2 10.95/Times-Bold@0 SF(HIST)72 100.8 Q
(OR)-.197 E(Y)-.383 E F1 .023(The \214rst v)108 112.8 R .023
(ersion of V)-.15 F .023(eredit w)-1.11 F .023
(as made in 1999 during the CP)-.1 F 2.523(A[)-.92 G .023
(1] project by Ondrej Popp. The \214rst function)-2.523 F -.1(wa)108
124.8 S 2.5(st).1 G 2.5(om)-2.5 G
(odify instance names. All other edit functions ha)-2.5 E .3 -.15(ve b)
-.2 H(een added by Erwin W).15 E(aterlander)-.8 E(.)-.55 E -1.11(Ve)108
141.6 S .828(redit has been used in se)1.11 F -.15(ve)-.25 G .828(ral I\
C design projects in Philips Research and Philips Semiconductors \(no)
.15 F(w)-.25 E 2.5(NXP\). V)108 153.6 R(eredit w)-1.11 E(as part of "P)
-.1 E(aradice" \215o)-.15 E -.65(w.)-.25 G -1.11(Ve)108 170.4 S 1.676
(redit w)1.11 F 1.676(as not an of)-.1 F 1.676(\214cial compan)-.25 F
4.176(yt)-.15 G 1.676(ool. It w)-4.176 F 1.676
(as made by IC designers for IC designers.)-.1 F 1.677(See also [1])
6.676 F(chapter 9.)108 182.4 Q -1.11(Ve)108 199.2 S(redit w)1.11 E(as b)
-.1 E(uild with Ondrej Popp')-.2 E 2.5(sC)-.55 G
(3PO: <https://sourcefor)-2.5 E(ge.net/projects/c3po>)-.18 E F2
(REFERENCES)72 216 Q F1([1] CP)108 228 Q 2.5(Ad)-.92 G(esign\215o)-2.5 E
2.5(we)-.25 G -.25(va)-2.75 G(luation \(Go with the \215o).25 E(w!\))
-.25 E(Erwin W)118 240 Q(aterlander)-.8 E 2.5(,A)-.4 G 2.5(dV)-2.5 G
(aassen and Marcel Oosterhuis)-3.61 E(Philips Research Eindho)118 252 Q
-.15(ve)-.15 G(n, NL-Rep 7121, Oct 2000).15 E F2(OPTIONS)72 268.8 Q/F3
10/Times-Bold@0 SF(\255writeDot)108 280.8 Q F1(Display Netlist hierarch)
128 292.8 Q(y)-.05 E -.4(Wi)128 310.8 S .195(th this option v).4 F .195
(eredit generates a Dotty input \214le that sho)-.15 F .195
(ws the hierarch)-.25 F 2.694(yo)-.05 G 2.694(ft)-2.694 G .194(he v)
-2.694 F .194(erilog netlist.)-.15 F(All)5.194 E(declared modules are i\
ncluded. If option \255leafCells is also used, all instantiated modules\
 are included.)128 322.8 Q(Note that library cells can be remo)128 340.8
Q -.15(ve)-.15 G 2.5(dw).15 G(ith the \255no)-2.5 E -.15(ve)-.15 G
(rmod option of ').15 E(dino'.)-.5 E 1.6 -.8(To c)128 358.8 T(on).8 E
-.15(ve)-.4 G(rt the output to PDF type: dot \255Tpdf \255Gsize="7.5,10\
" foo.dot > foo.pdf).15 E(dot can be do)128 376.8 Q
(wnloaded from: <http://www)-.25 E
(.research.att.com/sw/tools/graphviz/>)-.65 E F3
(\255install [MODULE\255LIST])108 393.6 Q F1(Write MPC install \214le)
128 405.6 Q -.4(Wi)128 423.6 S 2(th the \255install option V).4 F 2
(eredit will generate MPC install vie)-1.11 F 2(ws of v)-.25 F 2
(erilog modules. Install \214les)-.15 F(contain abstract vie)128 435.6 Q
(ws of leaf cells used by MPC.)-.25 E .233(MPC \(Multi Purpose Netw)128
453.6 R .233(ork Compiler\) is a program to automatically generate stru\
cture \(e.g. the top)-.1 F(le)128 465.6 Q -.15(ve)-.25 G 2.5(ls).15 G
(tructure of a chip\). Its output is VHDL or V)-2.5 E(erilog.)-1.11 E
(<https://sourcefor)128 483.6 Q(ge.net/projects/mpsc>)-.18 E
(MPC can also generate Y)128 501.6 Q(API application structure.)-1.2 E
.359(MODULE-LIST is an optional space seperated list of module names wh\
ich will be written out. When)128 519.6 R
(no MODULE-LIST is speci\214ed all modules will be written.)128 531.6 Q
F3(\255ifspec [MODULE\255LIST] [\255clk CLOCK\255LIST])108 548.4 Q F1
(Write GenTB ifspec \214le)128 560.4 Q -.4(Wi)128 578.4 S
(th the \255ifspec option V).4 E(eredit will generate GenTB ifspec vie)
-1.11 E(ws of v)-.25 E(erilog modules.)-.15 E .419
(GenTB is an automatic testbench generator)128 596.4 R 2.919(.I)-.55 G
2.919(tc)-2.919 G .419
(an read a VHDL package or ifspec \214le and generate a)-2.919 F 1.654
(testbench for the selected entity)128 608.4 R 4.154(.T)-.65 G 1.654
(he testbench needs a stimuli \214le and e)-4.154 F 1.654
(xpected output data. The)-.15 F(output is check)128 620.4 Q
(ed on the \215y)-.1 E(.)-.65 E .359(MODULE-LIST is an optional space s\
eperated list of module names which will be written out. When)128 638.4
R(no MODULE-LIST is speci\214ed all modules will be written.)128 650.4 Q
.929(with \255clk CLOCK-LIST a list of clocks can be gi)128 668.4 R -.15
(ve)-.25 G .929(n. The same as with the \255clk option of GenTB.).15 F
(The gi)128 680.4 Q -.15(ve)-.25 G 2.5(nc).15 G
(locks will not be in the ifspec \214le.)-2.5 E F3
(\255edt [MODULE\255LIST])108 697.2 Q F1(Write ED&T library)128 709.2 Q
-.4(Wi)128 727.2 S .946(th opition \255edt one can create a simple ED&T\
 library with the interf).4 F .945(aces of the v)-.1 F .945
(erilog modules.)-.15 F(perl v5.38.2)72 768 Q 203.17(2025-12-04 2)162.62
F 0 Cg EP
%%Page: 3 3
%%BeginPageSetup
BP
%%EndPageSetup
/F0 10/Times-Italic@0 SF(ver)72.29 48 Q(edit)-.37 E/F1 10/Times-Roman@0
SF 168.14(\(1\) 2025-12-04).68 F F0(ver)170.93 E(edit)-.37 E F1(\(1\))
.68 E .773(There are also f)128 84 R .774(anout, f)-.1 F .774
(anin and area \214gures written in the library)-.1 F 3.274(,b)-.65 G
.774(ut that are dummy v)-3.474 F .774(alues just to)-.25 F(pre)128 96 Q
-.15(ve)-.25 G(nt complaining of the ED&T tools.).15 E 1.637(MODULE-LIS\
T is an optional space seperated list of module names which will be wri\
tten in the)128 114 R(ED&T library)128 126 Q 2.5(.W)-.65 G
(hen no MODULE-LIST is speci\214ed all modules will be written.)-2.5 E
(Examples:)128 144 Q/F2 10/Courier@0 SF
(veredit foo.v \255edt top \255o foo.edt_lib)152 162 Q
(veredit foo.v \255edt)152 186 Q/F3 10/Times-Bold@0 SF<ad76>108 202.8 Q
(er)-.1 E F1(Write V)128 214.8 Q(erilog \214le)-1.11 E 1.147
(When there are edit statements a V)128 232.8 R 1.147
(erilog output \214le will al)-1.11 F -.1(wa)-.1 G 1.147
(ys be written. When there are no edit).1 F
(statements this option \255v)128 244.8 Q(er can be used to force v)-.15
E(eredit to write out the parsed V)-.15 E(erilog in a \214le.)-1.11 E F3
(\255top MODULE-N)108 261.6 Q(AME)-.2 E F1(Write V)128 273.6 Q
(erilog \214le)-1.11 E 2.913(When \255top is used V)128 291.6 R 2.913
(eredit will write out a v)-1.11 F 2.912
(erilog \214le with only the hierarch)-.15 F 5.412(yf)-.05 G 2.912
(rom module)-5.412 F(MODULE-N)128 303.6 Q(AME and do)-.35 E(wn.)-.25 E
(Option \255top is optional. If \255top is not used V)128 321.6 Q
(eredit will write out all modules as usual.)-1.11 E F3(\255expand)108
338.4 Q F1
(Expand port and net declarations, delete single net declarations.)128
350.4 Q -.4(Wi)128 368.4 S(th this option V).4 E(eredit e)-1.11 E
(xpands all port and net declarations and remo)-.15 E -.15(ve)-.15 G 2.5
(ss).15 G(ingle wire declarations.)-2.5 E .355(This is handy when you w)
128 386.4 R .355(ant to run some A)-.1 F .355
(WK or Perl script on your netlist.)-.9 F .356(It mak)5.356 F .356
(es parsing much)-.1 F(simpler)128 398.4 Q(.)-.55 E(E.g.)128 416.4 Q F2
(output [2:0] a, b;)152 434.4 Q(input c, d;)152 446.4 Q
(wire [2:0] a, b;)152 458.4 Q(wire c, d;)152 470.4 Q F1(becomes:)128
488.4 Q F2(output [2:0] a;)152 506.4 Q(output [2:0] b;)152 518.4 Q
(input c;)152 530.4 Q(input d;)152 542.4 Q(wire [2:0] a;)152 554.4 Q
(wire [2:0] b;)152 566.4 Q F3(\255inst [MODULE\255LIST])108 583.2 Q F1
(Write hierarchical instance names of modules.)128 595.2 Q .783
(Write hierarchal instance names to \214le.)128 613.2 R .783
(Names are also written to stdout.)5.783 F .782(When MODULE-LIST is)
5.783 F(omitted hierachical names of all modules are printed.)128 625.2
Q(Only modules that are in the netlist are listed.)128 643.2 Q F3
(\255hier)108 660 Q F1(Write module hierarch)128 672 Q(y)-.05 E
(Write module hierarch)128 690 Q 2.5(yt)-.05 G 2.5<6f8c>-2.5 G 2.5
(le. Modules)-2.5 F(are only listed once per hierarch)2.5 E 2.5(yl)-.05
G -2.15 -.25(ev e)-2.5 H(l.).25 E F3(\255o OUTFILE)108 706.8 Q F1
(Set the name of the output V)128 718.8 Q(erilog \214le.)-1.11 E
(perl v5.38.2)72 768 Q 203.17(2025-12-04 3)162.62 F 0 Cg EP
%%Page: 4 4
%%BeginPageSetup
BP
%%EndPageSetup
/F0 10/Times-Italic@0 SF(ver)72.29 48 Q(edit)-.37 E/F1 10/Times-Roman@0
SF 168.14(\(1\) 2025-12-04).68 F F0(ver)170.93 E(edit)-.37 E F1(\(1\))
.68 E/F2 10.95/Times-Bold@0 SF(EDIT)72 84 Q(-ST)-1.007 E -1.04(AT)-.986
G(EMENTS SYNT)1.04 E(AX)-.986 E F1 -1.11(Ve)108 96 S .866(redit e)1.11 F
.866(xpects \214rst v)-.15 F .866(erilog and then edit-statements.)-.15
F .867(Edit statements w)5.867 F .867(ork on a module. An edit section)
-.1 F(for one module looks lik)108 108 Q 2.5(et)-.1 G(his:)-2.5 E/F3 10
/Courier@0 SF(MODULE <modulename>)132 124.8 Q({)132 136.8 Q
([edit\255statements]*)150 148.8 Q(})132 160.8 Q F1 -.15(Fo)108 177.6 S
2.5(re).15 G(ach module you w)-2.5 E
(ant to edit you can place such a section in an edit command \214le.)-.1
E(E.g.:)108 194.4 Q F3(MODULE module_1)132 211.2 Q({)132 223.2 Q
(edit\255statement_1)150 235.2 Q(edit\255statement_2)150 247.2 Q(})132
259.2 Q(MODULE module_2)132 283.2 Q({)132 295.2 Q(edit\255statement_3)
150 307.2 Q(edit\255statement_4)150 319.2 Q(edit\255statement_5)150
331.2 Q(})132 343.2 Q F1 .089
(Edit-statements are applied in the order the)108 360 R 2.589(ya)-.15 G
.089(re written do)-2.589 F .089(wn. A ne)-.25 F .089
(xt edit statement can immediate edit the)-.15 F .057(result of a pre)
108 372 R .057(vious one.)-.25 F .057
(Only the editing of instance names \(\255instance ...\) is al)5.057 F
-.1(wa)-.1 G .058(ys done last during netlist).1 F(write out.)108 384 Q
.663(Edit statements can ha)108 400.8 R .963 -.15(ve m)-.2 H .663
(ultiple options. The order of the options is \214x).15 F .663
(ed as is sho)-.15 F .662(wn in this README)-.25 F .821
(\214le. Changing the order will result in a syntax error)108 412.8 R
5.822(.S)-.55 G .822(ome options in this \214le are sho)-5.822 F .822
(wn between square)-.25 F(brack)108 424.8 Q
(ets. This means that these options are optional.)-.1 E -.15(Fo)108
441.6 S 3.604(ri).15 G 1.104(nstance the edit statement '\255b)-3.604 F
(uf)-.2 E 1.104(fer' has three options. The options \255input and \255o\
utput are optional.)-.25 F
(The <instantiation\255list outputs> option is required.)108 453.6 Q
(One cannot change the order of the three options.)5 E F3
(MODULE <modulename>)132 470.4 Q({)132 482.4 Q(\255buffer <buffer name>)
150 494.4 Q 6<5bad>150 506.4 S(input <buffer input pin name> ])-6 E 6
<5bad>150 518.4 S(output <buffer output pin name> ])-6 E
(<instantiation\255list outputs>)150 530.4 Q(})132 542.4 Q F1 .533(The \
<modulename> may contain one or more asterisk wildcard characters `*'.)
108 559.2 R .534(The matching algorithm is)5.534 F .169
(similar to \214le name matching.)108 571.2 R -.15(Fo)5.169 G 2.669(ri)
.15 G .168(nstance to apply a certain edit-statement on all modules, on\
e can do the)-2.669 F(follo)108 583.2 Q(wing:)-.25 E F3(MODULE *)132 600
Q({)132 612 Q(edit\255statement_1)150 624 Q(})132 636 Q/F4 10
/Times-Bold@0 SF 7.5(1B)87 652.8 S(uffer r)-7.5 E(eentrant outputs)-.18
E F1 -.15(ve)108 664.8 S 1.353(redit inserts b).15 F(uf)-.2 E 1.353(fer\
s before outputs of the module if the output net is connected to an inp\
ut pin of an)-.25 F(instance of that module.)108 676.8 Q 3.234 -.8(To d)
108 693.6 T 1.634(etermine the pins of the b).8 F(uf)-.2 E 1.634
(fer and the direction of submodule pins it is required that the module)
-.25 F(declarations are in the input \214le.)108 705.6 Q(syntax:)108
722.4 Q(perl v5.38.2)72 768 Q 203.17(2025-12-04 4)162.62 F 0 Cg EP
%%Page: 5 5
%%BeginPageSetup
BP
%%EndPageSetup
/F0 10/Times-Italic@0 SF(ver)72.29 48 Q(edit)-.37 E/F1 10/Times-Roman@0
SF 168.14(\(1\) 2025-12-04).68 F F0(ver)170.93 E(edit)-.37 E F1(\(1\))
.68 E/F2 10/Courier@0 SF(MODULE <modulename>)132 84 Q({)132 96 Q
(\255bufferoutputs <buffer name> [ \255exclude <signal list> ])150 108 Q
(})132 120 Q F1(The \255e)108 136.8 Q(xclude option is optional.)-.15 E
(Example:)108 153.6 Q F2(MODULE MACRO_DBESS)132 170.4 Q({)132 182.4 Q
(\255bufferoutputs BF4TX32_P \255exclude TIMB0CLK,TIMMCORE_CLOCKDR)144
194.4 Q(})132 206.4 Q/F3 10/Times-Bold@0 SF 7.5(2I)87 223.2 S(nsert a b)
-7.5 E(uffer \(or in)-.2 E -.1(ve)-.4 G(rter\) behind a cell output).1 E
F1 -1.11(Ve)108 235.2 S .127(redit can insert a b)1.11 F(uf)-.2 E .127
(fer in the netlist BEHIND A CELL OUTPUT)-.25 F 2.627(,c)-.74 G .128
(reating a ne)-2.627 F 2.628(wu)-.25 G .128(nique net name and a)-2.628
F(ne)108 247.2 Q 2.5(wu)-.25 G(nique instance name.)-2.5 E .858(It has \
not much intelligence yet: \255 The feature does only single bit until \
no)108 264 R 4.658 -.65(w. \255)-.25 H .858(you ha)4.008 F 1.158 -.15
(ve t)-.2 H 3.358(op).15 G(ro)-3.358 E .858(vide the)-.15 F
(name of the instance output pin\(s\) whereto)108 276 Q(the b)113 288 Q
(uf)-.2 E(fer has to be connected.)-.25 E 2.5<ad54>5 G
(he input pin name of the b)-2.5 E(uf)-.2 E
(fer can be speci\214ed with the optional)-.25 E .48
(parameter \255input. The def)113 300 R .48(ault input pin name is A.)
-.1 F 2.98<ad54>5.48 G .48(he output pin name of the b)-2.98 F(uf)-.2 E
.48(fer can be speci\214ed)-.25 F(with the optional)108 312 Q
(parameter \255output. The def)113 324 Q(ault input pin name is Z.)-.1 E
-1.1(Yo)108 340.8 S 2.5(un)1.1 G
(eed to specify only the outputs to which the b)-2.5 E(uf)-.2 E
(fer will be connected.)-.25 E(Syntax:)108 357.6 Q F2
(MODULE <modulename>)132 374.4 Q({)132 386.4 Q(\255buffer <buffer name>)
150 398.4 Q 6<5bad>150 410.4 S(input <buffer input pin name> ])-6 E 6
<5bad>150 422.4 S(output <buffer output pin name> ])-6 E
(<instantiation\255list outputs>)150 434.4 Q(})132 446.4 Q F1
(Example \(will add 3 b)108 463.2 Q(uf)-.2 E(fers\):)-.25 E F2
(MODULE test)132 480 Q({)132 492 Q(\255buffer BF4TX32_P)150 504 Q 6
(AO39_P inst_a\(.Z\(\)\);)162 516 R(FD1SQ_P inst_b\(.Q\(\)\);)162 528 Q
12(ND2_P inst_C\(.Z\(\)\);)162 540 R(})132 552 Q F3 7.5(3I)87 568.8 S
(nsert a b)-7.5 E(uffer \(or in)-.2 E -.1(ve)-.4 G(rter\) bef).1 E(or)
-.25 E 2.5(eac)-.18 G(ell input)-2.5 E F1 1.935(This command w)108 580.8
R 1.935(orks the same as the one abo)-.1 F 2.234 -.15(ve \()-.15 H<ad62>
.15 E(uf)-.2 E 1.934(fer\), e)-.25 F 1.934
(xcept that this command inserts a b)-.15 F(uf)-.2 E(fer)-.25 E
(BEFORE A CELL INPUT)108 592.8 Q(.)-.74 E(Syntax:)108 609.6 Q F2
(MODULE <modulename>)132 626.4 Q({)132 638.4 Q
(\255bufferinput <buffer name>)150 650.4 Q 6<5bad>150 662.4 S
(input <buffer input pin name> ])-6 E 6<5bad>150 674.4 S
(output <buffer output pin name> ])-6 E(<instantiation\255list outputs>)
150 686.4 Q(})132 698.4 Q F1(Example \(will add 3 b)108 715.2 Q(uf)-.2 E
(fers\):)-.25 E(perl v5.38.2)72 768 Q 203.17(2025-12-04 5)162.62 F 0 Cg
EP
%%Page: 6 6
%%BeginPageSetup
BP
%%EndPageSetup
/F0 10/Times-Italic@0 SF(ver)72.29 48 Q(edit)-.37 E/F1 10/Times-Roman@0
SF 168.14(\(1\) 2025-12-04).68 F F0(ver)170.93 E(edit)-.37 E F1(\(1\))
.68 E/F2 10/Courier@0 SF(MODULE test)132 84 Q({)132 96 Q
(\255bufferinput BF4TX32_P)150 108 Q 6(AO39_P inst_a\(.A\(\)\);)162 120
R(FD1SQ_P inst_b\(.D\(\)\);)162 132 Q 12(ND2_P inst_C\(.A\(\)\);)162 144
R(})132 156 Q F1(Example, b)108 172.8 Q(uf)-.2 E(fer has non-def)-.25 E
(ault pin names)-.1 E F2(MODULE test)132 189.6 Q({)132 201.6 Q
(\255bufferinput BUFFD)150 213.6 Q(\255input I)150 225.6 Q(\255output X)
150 237.6 Q 6(AO39_P inst_a\(.A\(\)\);)162 249.6 R
(FD1SQ_P inst_b\(.D\(\)\);)162 261.6 Q 12(ND2_P inst_C\(.A\(\)\);)162
273.6 R(})132 285.6 Q/F3 10/Times-Bold@0 SF 2.5(4A)87 302.4 S
(dding input or output obser)-2.5 E .2 -.1(ve m)-.1 H(odules).1 E F1
.243(This function is used to insert observ)108 314.4 R 2.744(em)-.15 G
.244(odules for boundary scan test, b)-2.744 F .244
(ut can also be used for insertion of)-.2 F
(other modules \(for instance \215ip\215ops\).)108 326.4 Q .194(One has\
 to specify the input pin and output pin of the module to insert.)108
343.2 R -.4(Wi)5.194 G .194(th the '\255other' directi).4 F .494 -.15
(ve o)-.25 H .194(ne can).15 F .547(specify common nets that are connec\
ted to all of the inserted modules \(for instance the clock\). In addit\
ion)108 355.2 R(the nets for which this has to be applied ha)108 367.2 Q
.3 -.15(ve t)-.2 H 2.5(ob).15 G 2.5(eg)-2.5 G -2.15 -.25(iv e)-2.5 H(n.)
.25 E -.4(Wi)108 384 S 1.982
(th \255insertobsinput one can insert a module in an input net. A ne).4
F 4.482(wu)-.25 G 1.982(nique net name is created for)-4.482 F .414(con\
nection to the output of the module. In the module connections of the o\
ther instances the original input)108 396 R
(net name is also changed to the ne)108 408 Q 2.5(wc)-.25 G
(reated net name.)-2.5 E(to add input observ)108 424.8 Q 2.5(em)-.15 G
(odules:)-2.5 E F2(MODULE <top module name>)132 441.6 Q({)132 453.6 Q
(\255insertobsinput <observe module name>)144 465.6 Q
(\255input <input pin name of obs module>)156 477.6 Q
(\255output <output pin name of obs module>)156 489.6 Q 6<5bad>144 501.6
S(other <other pins that must be connected> ])-6 E
(\255nets <net names were obs module must be inserted>)156 513.6 Q(})132
525.6 Q F1(The construct)108 542.4 Q
(\255other <other pins that must be connected> is optional.)118 554.4 Q
-.4(Wi)108 571.2 S 1.427
(th \255insertobsoutput one can insert a module in an output net. A ne)
.4 F 3.926(wu)-.25 G 1.426(nique net name is created for)-3.926 F .414(\
connection to the input of the module. In the module connections of the\
 other instances the original output)108 583.2 R
(net name is also changed to the ne)108 595.2 Q 2.5(wc)-.25 G
(reated net name.)-2.5 E(to add output observ)108 612 Q 2.5(em)-.15 G
(odule:)-2.5 E F2(MODULE <top module name>)132 628.8 Q({)132 640.8 Q
(\255insertobsoutput <observe module name>)144 652.8 Q
(\255input <input pin name of obs module>)156 664.8 Q
(\255output <output pin name of obs module>)156 676.8 Q 6<5bad>144 688.8
S(other <other pins that must be connected> ])-6 E
(\255nets <net names were obs module must be inserted>)156 700.8 Q(})132
712.8 Q F1(The construct)108 729.6 Q(perl v5.38.2)72 768 Q 203.17
(2025-12-04 6)162.62 F 0 Cg EP
%%Page: 7 7
%%BeginPageSetup
BP
%%EndPageSetup
/F0 10/Times-Italic@0 SF(ver)72.29 48 Q(edit)-.37 E/F1 10/Times-Roman@0
SF 168.14(\(1\) 2025-12-04).68 F F0(ver)170.93 E(edit)-.37 E F1(\(1\))
.68 E(\255other <other pins that must be connected> is optional.)118 84
Q(Example:)108 100.8 Q/F2 10/Courier@0 SF(MODULE psys_1801)132 117.6 Q
({)132 129.6 Q(\255insertobsinput dft_obs_ctrl_comb)150 141.6 Q
(\255input D)180 153.6 Q(\255output Q)180 165.6 Q
(\255other .CP\(dtl_mmio_clk\), .HOLD\(hold_inputs\))180 177.6 Q
(\255nets dtl_mmio_rst_an pi_sel[2:0] pi_tout)180 189.6 Q
(\255insertobsoutput dft_obs_ctrl_ff)156 213.6 Q(\255input D)180 225.6 Q
(\255output Q)180 237.6 Q
(\255other .CP\(dtl_mmio_clk\), .HOLD\(hold_inputs\), .X\(X\))180 249.6
Q(\255nets pi_ack[2:0] dtl_mmio_abort_all)180 261.6 Q(})132 273.6 Q F1
.453(Note that you are allo)108 290.4 R .453(wed to omit the v)-.25 F
.453(ector range if the net is a v)-.15 F .453(ector \(b)-.15 F .453
(us\) and you w)-.2 F .453(ant to apply to the)-.1 F(complete v)108
302.4 Q(ector)-.15 E(.)-.55 E/F3 10/Times-Bold@0 SF 5(5A)87 319.2 S
(dding tie cells)-5 E F1 -1.11(Ve)108 331.2 S .767
(redit can add tie cells to your design.)1.11 F -1.1(Yo)5.767 G 3.267
(uc)1.1 G .767(an add an)-3.267 F 3.267(yk)-.15 G .767
(ind of tie cell. One you made yourself or one)-3.267 F
(from the corelib library)108 343.2 Q(.)-.65 E F2(MODULE <module name>)
132 360 Q({)132 372 Q(\255tiecell <module name of the tie cell>)156 384
Q(\255output <output pin name of the tie cell>)156 396 Q 6<5bad>144 408
S(other <other pins that must be connected> ])-6 E
(\255net <net name that needs to be connected to tie cell>)156 420 Q 6
<5bad>144 432 S(exclude <pins to exclude> ])-6 E 6<5bad>144 444 S
(inst <instance names> ])-6 E 6<5bad>144 456 S
(label <instance name label>])-6 E(})132 468 Q F3(\255tiecell)108 484.8
Q F1(Name of the tiecell. This can be a library cell or a cell you made\
 yourself.)128 496.8 Q F3(\255output)108 513.6 Q F1
(Name of the output pin of the tie cell.)128 525.6 Q F3(\255other)108
542.4 Q F1 .382(Optional parameter to specify other pins. This is for s\
elfmade tiecells. F)128 554.4 R .382(or instance to connect a clock)-.15
F(and a reset pin. Use the V)128 566.4 Q
(erilog portmap syntax to specify connections.)-1.11 E F3(\255net)108
583.2 Q F1 .048(Specify the nets for which a tiecell has to be inserted\
. This can be a list separated by spaces. Only non-)128 595.2 R -.2(bu)
128 607.2 S 2.5(sn).2 G(ets are supported.)-2.5 E F3(\255exclude)108 624
Q F1 .382(Optional parameter)128 636 R 2.882(.W)-.55 G .381
(ith this option one can specify a list of pins which will be e)-3.282 F
.381(xcluded from tieing)-.15 F(to a tiecell. F)128 648 Q
(or instance testpins lik)-.15 E 2.5(es)-.1 G 2.5(ia)-2.5 G(nd ssi.)-2.5
E(The list is separated by spaces.)5 E F3(\255inst)108 664.8 Q F1 .441
(Optional parameter)128 676.8 R 2.941(.W)-.55 G .441(ith this option on\
e can specify instance names. Only the instances in this space)-3.341 F
.256(separated list will get a tiecell connection, all others are skipp\
ed. W)128 688.8 R .256(ithout this option all instances will)-.4 F
(get a tiecell connection if needed. W)128 700.8 Q
(ildcard `*' is supported.)-.4 E(perl v5.38.2)72 768 Q 203.17
(2025-12-04 7)162.62 F 0 Cg EP
%%Page: 8 8
%%BeginPageSetup
BP
%%EndPageSetup
/F0 10/Times-Italic@0 SF(ver)72.29 48 Q(edit)-.37 E/F1 10/Times-Roman@0
SF 168.14(\(1\) 2025-12-04).68 F F0(ver)170.93 E(edit)-.37 E F1(\(1\))
.68 E/F2 10/Times-Bold@0 SF(\255label)108 84 Q F1 4.876(Al)128 96 S
2.376(abel will be added in the instance name of the tiecell.)-4.876 F
2.377(The instance name will be "<tiecell)7.377 F(name><label>_inst")128
108 Q(An e)108 124.8 Q(xample to insert tie cells in all modules:)-.15 E
/F3 10/Courier@0 SF(MODULE *)132 141.6 Q({)132 153.6 Q
(\255tiecell tie_down)150 165.6 Q(\255output Z)150 177.6 Q
(\255other .rst_n\(rst_n\))150 189.6 Q(\255net 1\010b0)150 201.6 Q
(\255exclude si ssi ssi_q)150 213.6 Q(\255label _low)150 225.6 Q
(\255tiecell tie_up)150 249.6 Q(\255output Z)150 261.6 Q
(\255other .rst_n\(rst_n\))150 273.6 Q(\255net 1\010b1 vdd)150 285.6 Q
(\255label _high)150 297.6 Q(})132 309.6 Q F1 -.35(Ti)108 326.4 S 2.5
(eo).35 G .5 -.25(ff a s)-2.5 H(peci\214c instance in module "top".).25
E F3(MODULE top)132 343.2 Q({)132 355.2 Q(\255tiecell tohx1)156 367.2 Q
(\255output TH)156 379.2 Q(\255net 1\010b1)156 391.2 Q(\255inst i_34 U*)
156 403.2 Q(})132 415.2 Q F2 5(6L)87 432 S
(ist instances connected to a certain net)-5 E F1 -1.11(Ve)108 444 S
.001(redit will create a \214le named "MODULE\255N)1.11 F 0
(AME\255<net name>.instlist" with a list of all the instances that)-.35
F(ha)108 456 Q .3 -.15(ve a p)-.2 H(ort connected to <net name>.).15 E
(This function is un\214nished w)108 472.8 Q(ork and w)-.1 E
(orks only correct on single nets that are not part of a v)-.1 E(ector)
-.15 E(.)-.55 E F3(MODULE <modulename>)132 489.6 Q({)132 501.6 Q
(\255listinst)144 513.6 Q(\255net <net name>)144 525.6 Q(})132 549.6 Q
F1(Example:)108 566.4 Q F3(MODULE rdt_router_data)132 583.2 Q({)132
595.2 Q(\255listinst)144 607.2 Q(\255net clk)144 619.2 Q(})132 643.2 Q
F2 10(7A)87 660 S(dding a module)-10 E F1(Add module to the v)108 672 Q
(erilog \214les you read in, or add it at the top of the edit-\214le.)
-.15 E F2 10(8D)87 688.8 S(eleting a module)-10 E F1(perl v5.38.2)72 768
Q 203.17(2025-12-04 8)162.62 F 0 Cg EP
%%Page: 9 9
%%BeginPageSetup
BP
%%EndPageSetup
/F0 10/Times-Italic@0 SF(ver)72.29 48 Q(edit)-.37 E/F1 10/Times-Roman@0
SF 168.14(\(1\) 2025-12-04).68 F F0(ver)170.93 E(edit)-.37 E F1(\(1\))
.68 E/F2 10/Courier@0 SF(MODULE <modulename>)132 84 Q({)132 96 Q
(\255delete [ \255empty ])150 108 Q(})132 120 Q F1 .526(If the optional\
 construct \255empty is used the module is only deleted if it has no in\
stances an no continuous)108 136.8 R(assigns.)108 148.8 Q(Example:)108
165.6 Q F2(MODULE *)132 182.4 Q({)132 194.4 Q(\255delete \255empty)144
206.4 Q(})132 218.4 Q/F3 10/Times-Bold@0 SF 2.5(9A)87 235.2 S
(dd ports or net-declarations to a module)-2.5 E F1(Specify ne)108 247.2
Q 2.5(wp)-.25 G(orts or nets with the v)-2.5 E
(erilog declaration list syntax.)-.15 E -.15(Fo)108 264 S 2.5(rp).15 G
(orts this command will add a port and a port-declaration.)-2.5 E .273(\
When you try to add a port or net that is already in the module it will\
 be ignored. Y)108 280.8 R .273(ou ha)-1.1 F .573 -.15(ve t)-.2 H 2.773
(od).15 G .272(elete it \214rst)-2.773 F(with \255delports.)108 292.8 Q
(Example:)108 309.6 Q F2(MODULE modulename)132 326.4 Q({)132 338.4 Q
(\255addports)150 350.4 Q(input Aap,Noot ;)162 362.4 Q
(output [2:0] Banaan;)162 374.4 Q(inout Boom ;)162 386.4 Q
(wire [2:0] Banaan;)162 398.4 Q(})132 410.4 Q F3 2.5(10 Deleting)87
427.2 R(ports or net-declarations fr)2.5 E(om a module)-.18 E F1 .331
(Specify the ports with the v)108 439.2 R .331(erilog port-list syntax.)
-.15 F .332(This command will delete the port, port-declaration and)
5.331 F 2.5(net-declaration. \(W)108 451.2 R(ires are also deleted.\))
-.4 E 1.294(This command can also be used to delete a net declaration \
\(wire\) when there is no port with that same)108 468 R(name. Y)108 480
Q(ou will get a w)-1.1 E(arning that there w)-.1 E
(as no port found with that name.)-.1 E(Examples:)108 496.8 Q F2
(MODULE modulename)132 513.6 Q({)132 525.6 Q(\255delports)144 537.6 Q
(TCP_CAS, TCP_WE, boot)156 549.6 Q
(// remove only these ports and net declarations.)12 E(})132 561.6 Q
(MODULE modulename)132 585.6 Q({)132 597.6 Q 42(\255delports //)144
609.6 R(remove all ports and their net declarations.)6 E(\255ALL)156
621.6 Q(})132 633.6 Q F1 .978
(When using \255rmports the net declarations \(wires\) are not deleted.)
108 650.4 R .978(Net declarations are added when the)5.978 F(y)-.15 E
(don')108 662.4 Q 2.5(te)-.18 G(xist yet.)-2.65 E(perl v5.38.2)72 768 Q
203.17(2025-12-04 9)162.62 F 0 Cg EP
%%Page: 10 10
%%BeginPageSetup
BP
%%EndPageSetup
/F0 10/Times-Italic@0 SF(ver)72.29 48 Q(edit)-.37 E/F1 10/Times-Roman@0
SF 168.14(\(1\) 2025-12-04).68 F F0(ver)170.93 E(edit)-.37 E F1(\(1\))
.68 E/F2 10/Courier@0 SF(MODULE modulename)132 84 Q({)132 96 Q
(\255rmports)144 108 Q(TCP_CAS, TCP_WE, boot)156 120 Q
(// remove only these ports and add wires.)12 E(})132 132 Q
(MODULE modulename)132 156 Q({)132 168 Q(\255rmports)144 180 Q 42
(\255ALL //)156 192 R
(this will remove all ports and place wires instead.)6 E(})132 204 Q F1
(When using \255delnets only net declarations are deleted.)108 220.8 Q
F2(MODULE modulename)132 237.6 Q({)132 249.6 Q(\255delnets)144 261.6 Q
(TCP_CAS, TCP_WE, boot)156 273.6 Q(// remove only these nets.)12 E(})132
285.6 Q(MODULE modulename)132 309.6 Q({)132 321.6 Q(\255delnets)144
333.6 Q 42(\255ALL //)156 345.6 R(this will remove all nets.)6 E(})132
357.6 Q/F3 10/Times-Bold@0 SF(11 Modify instance names)87 374.4 Q F1 -.4
(Wi)108 386.4 S(th this command instantiaton names can be modi\214ed.).4
E F2(MODULE <modulename>)132 403.2 Q({)132 415.2 Q
(\255instance oldname = newname)150 427.2 Q(})132 439.2 Q F1
(These edits are al)108 456 Q -.1(wa)-.1 G
(ys applied last, during netlist write out.).1 E 2.5(Ad)108 472.8 S(ef)
-2.5 E(ault edit\214le with all instantiation names can be generated wi\
th the \255writeEdits option.)-.1 E .984(Additional options \255leafCel\
ls and \255instLength can be used to generate a def)108 489.6 R .983
(ault edit \214le. F)-.1 F .983(or instance to)-.15 F(include all leaf \
cells and only instantiation names longer than 10 characters:)108 501.6
Q F2(veredit input.v \255writeEdits \255leafCells \255instLength 10)132
518.4 Q F3 2.5(12 Add/Modify)87 535.2 R(instances or module connections)
2.5 E F1(Specify with the v)108 547.2 Q(erilog instance syntax.)-.15 E
(This statement can)5 E F2 6<ad61>114 564 S(dd a new instance)-6 E 6
<ad6d>114 576 S(odify module name of an instance)-6 E 6<ad6d>114 588 S
(odify net name if port name exists)-6 E 6<ad63>114 600 S
(reate a new port connection with new net name)-6 E(MODULE modulename)
132 636 Q({)132 648 Q(\255addinst)150 660 Q 6<5bad>150 672 S
(keepmodname ])-6 E
(newmodname instancename \( .portname\(newnetname\)\) ;)162 684 Q(})132
696 Q F1 -1.11(Ve)108 712.8 S 1.622
(redit does only use the instance name to \214nd an instance.)1.11 F
1.623(When option \255k)6.623 F 1.623(eepmodname is used the)-.1 F
(module name of the instance will not be changed.)108 724.8 Q
(Then the module name of the instance is a don')5 E 2.5(tc)-.18 G(are.)
-2.5 E(perl v5.38.2)72 768 Q 198.17(2025-12-04 10)162.62 F 0 Cg EP
%%Page: 11 11
%%BeginPageSetup
BP
%%EndPageSetup
/F0 10/Times-Italic@0 SF(ver)72.29 48 Q(edit)-.37 E/F1 10/Times-Roman@0
SF 168.14(\(1\) 2025-12-04).68 F F0(ver)170.93 E(edit)-.37 E F1(\(1\))
.68 E(Examples:)108 84 Q/F2 10/Courier@0 SF(MODULE cpa)132 100.8 Q({)132
112.8 Q(\255addinst)144 124.8 Q(newcell i0 \(.CK\(CK\), .Z\(Z\)\);)156
136.8 Q(// add a new cell connected to \010CK\010 and \010Z\010)12 E
(newname i1 \(\);)156 148.8 Q(// change module name only)96 E 18
(cell i2)156 160.8 R(\(.myport\(newnet\)\); // connect \010newnet\010 t\
o port \010myport\010.)6 E 12(cell2 i3)156 172.8 R(\(.newport\(reset\)\
\); // add \010newport\010 and connect to \010reset\010)6 E(})132 184.8
Q F1 2.125(Be a)108 201.6 R -.1(wa)-.15 G 2.125
(re that the module name of the instance will al).1 F -.1(wa)-.1 G 2.124
(ys be changed, also when you specify ne).1 F(w)-.25 E
(connections, unless you use option \255k)108 213.6 Q(eepmodname.)-.1 E
F2(MODULE top)132 230.4 Q({)132 242.4 Q(\255addinst \255keepmodname)156
254.4 Q(module_Y inst_2 \(.a\(a\)\);)156 266.4 Q
(// module_Y is a don\010t care here.)24 E(})132 278.4 Q/F3 10
/Times-Bold@0 SF 2.5(13 Modify)87 295.2 R
(instances or module connections)2.5 E F1(Specify with the v)108 307.2 Q
(erilog instance syntax.)-.15 E(This statement can)5 E F2 6<ad6d>114 324
S(odify module name of an instance)-6 E 6<ad6d>114 336 S
(odify net name if port name exists)-6 E 6<ad63>114 348 S
(reate a new port connection with new net name)-6 E(MODULE modulename)
132 384 Q({)132 396 Q(\255modinst)150 408 Q 6<5bad>150 420 S
(keepmodname ])-6 E
(newmodname instancename \( .portname\(newnetname\)\) ;)162 432 Q(})132
444 Q F1 1.101(This command w)108 460.8 R 1.101
(orks the same as \255addinst with the e)-.1 F 1.101
(xception that it will ne)-.15 F -.15(ve)-.25 G 3.601(ra).15 G 1.101
(dd a ne)-3.601 F 3.601(wi)-.25 G 1.101(nstance if it)-3.601 F(doesn')
108 472.8 Q 2.5(te)-.18 G(xist and it will issue a w)-2.65 E
(arning if the instance doesn')-.1 E 2.5(te)-.18 G(xist.)-2.65 E -1.11
(Ve)108 489.6 S 1.623
(redit does only use the instance name to \214nd an instance.)1.11 F
1.622(When option \255k)6.622 F 1.622(eepmodname is used the)-.1 F
(module name of the instance will not be changed.)108 501.6 Q
(Then the module name of the instance is a don')5 E 2.5(tc)-.18 G(are.)
-2.5 E(Examples:)108 518.4 Q F2(MODULE cpa)132 535.2 Q({)132 547.2 Q
(\255modinst)144 559.2 Q 6(newname i1)156 571.2 R 96(\(\); //)6 F
(change module name only)6 E 12(mycell i2)156 583.2 R 6
(\(.myport\(newnet\)\); //)6 F
(connect \010newnet\010 to port \010myport\010.)6 E 6(mycell2 i3)156
595.2 R 6(\(.newport\(reset\)\); //)6 F
(add \010newport\010 and connect to \010reset\010)6 E(})132 607.2 Q F1
2.124(Be a)108 624 R -.1(wa)-.15 G 2.125
(re that the module name of the instance will al).1 F -.1(wa)-.1 G 2.125
(ys be changed, also when you specify ne).1 F(w)-.25 E
(connections, unless you use option \255k)108 636 Q(eepmodname.)-.1 E F2
(MODULE top)132 652.8 Q({)132 664.8 Q(\255modinst \255keepmodname)156
676.8 Q(module_Y inst_2 \(.a\(a\)\);)156 688.8 Q
(// module_Y is a don\010t care here.)24 E(})132 700.8 Q F1
(perl v5.38.2)72 768 Q 198.17(2025-12-04 11)162.62 F 0 Cg EP
%%Page: 12 12
%%BeginPageSetup
BP
%%EndPageSetup
/F0 10/Times-Italic@0 SF(ver)72.29 48 Q(edit)-.37 E/F1 10/Times-Roman@0
SF 168.14(\(1\) 2025-12-04).68 F F0(ver)170.93 E(edit)-.37 E F1(\(1\))
.68 E/F2 10/Times-Bold@0 SF 2.5(14 Delete)87 84 R
(instances or module connections)2.5 E F1(Specify with the v)108 96 Q
(erilog instance syntax.)-.15 E(This statement can)5 E/F3 10/Courier@0
SF 6<ad64>114 112.8 S(elete an instance)-6 E 6<ad64>114 124.8 S
(elete a connection from an instance)-6 E 6<ad64>114 136.8 S
(elete all instances)-6 E F1(When there are no module connections gi)108
153.6 Q -.15(ve)-.25 G 2.5(nv).15 G
(eredit deletes the complete instance.)-2.65 E 1.6 -.8(To s)108 170.4 T
(elect an instance only the instance name has to match. The cell name i\
s a don').8 E 2.5(tc)-.18 G(are.)-2.5 E 2.033 -.8(To d)108 187.2 T .433
(elete a connection you don').8 F 2.933(tn)-.18 G .433(eed to pro)-2.933
F .433(vide the net-name to which the port is connected. It is a don')
-.15 F(t)-.18 E(care.)108 199.2 Q F3(MODULE modulename)132 216 Q({)132
228 Q(\255delinst)144 240 Q(cellname instname \(.portname\(netname\)\);)
156 252 Q(})132 264 Q(MODULE modulename)132 288 Q({)132 300 Q
(\255delinst)144 312 Q(\255ALL)156 324 Q(})132 336 Q F1(Examples:)108
352.8 Q F3(MODULE cpa_top)132 369.6 Q({)132 381.6 Q(\255delinst)150
393.6 Q(IOP IOP_inst \(\);)156 405.6 Q(// remove complete instance)66 E
6(MT MT_inst)156 417.6 R 6(\(.TIMC0SDA\(\), //)6 F
(remove 3 connections from instance)6 E(.TIMXZ2L0B0\(\), .A\(Z\)\);)192
429.6 Q(})132 441.6 Q(MODULE global_controller)132 465.6 Q({)132 477.6 Q
(\255delinst)150 489.6 Q 78(\255ALL //)162 501.6 R(delete all instances)
6 E(})132 513.6 Q F2 2.5(15 Add/Modify)87 530.4 R(assigns)2.5 E F1
(use assign syntax.)108 542.4 Q(This statement can)5 E F3 6<ad61>114
559.2 S(dd a new assign statement)-6 E 6<ad6d>114 571.2 S
(odify an assign statement)-6 E F1(Example:)108 588 Q F3
(MODULE modulename)132 604.8 Q({)132 616.8 Q(\255addassign)150 628.8 Q
(assign clkout[3:0] = TD[7:4] ;)162 640.8 Q
(assign clkout[10:9] = wat[1:0];)162 652.8 Q(assign a = b ;)162 664.8 Q
(})132 676.8 Q F2 2.5(16 Delete)87 693.6 R(assigns)2.5 E F1
(This statement can)108 705.6 Q(perl v5.38.2)72 768 Q 198.17
(2025-12-04 12)162.62 F 0 Cg EP
%%Page: 13 13
%%BeginPageSetup
BP
%%EndPageSetup
/F0 10/Times-Italic@0 SF(ver)72.29 48 Q(edit)-.37 E/F1 10/Times-Roman@0
SF 168.14(\(1\) 2025-12-04).68 F F0(ver)170.93 E(edit)-.37 E F1(\(1\))
.68 E/F2 10/Courier@0 SF 6<ad64>114 84 S(elete an assign statement)-6 E
6<ad64>114 96 S(elete all assign statements)-6 E F1(Examples:)108 112.8
Q F2(MODULE modulename)132 129.6 Q({)132 141.6 Q(\255delassign)150 153.6
Q(assign clkout = TQ[5] ;)162 165.6 Q(assign c = TQ[5] ;)162 177.6 Q(})
132 189.6 Q(MODULE modulename2)132 213.6 Q({)132 225.6 Q(\255delassign)
150 237.6 Q(\255ALL)162 249.6 Q(})132 261.6 Q/F3 10/Times-Bold@0 SF 2.5
(17 Cr)87 278.4 R(eate a shell ar)-.18 E(ound a module.)-.18 E F1 1.039
(This statement will create a ne)108 290.4 R 3.539(wm)-.25 G 1.04
(odule which is a shell \(wrapper\) around the module. IO ports will be)
-3.539 F .083(mapped one to one.)108 302.4 R -1.1(Yo)5.083 G 2.583(uh)
1.1 G -2.25 -.2(av e)-2.583 H .083(to specify the ne)2.783 F 2.583(wm)
-.25 G .083(odule name and tak)-2.583 F 2.583(ec)-.1 G .083
(are that it is unique.)-2.583 F .083(The instance)5.083 F(name of the \
original module in the shell will be the module name with "_inst" conca\
tenated.)108 314.4 Q F2(MODULE MODULE\255NAME)132 331.2 Q({)132 343.2 Q
(\255shell <shell module name>)144 355.2 Q(})132 367.2 Q F1
(After this statement you can direct run edit statements on the ne)108
384 Q 2.5(wm)-.25 G(odule.)-2.5 E(Example:)108 400.8 Q F2(MODULE top)132
417.6 Q({)132 429.6 Q(\255shell top_shell)144 441.6 Q(})132 453.6 Q F3
2.5(18 Replace)87 470.4 R(assigns with b)2.5 E(uffers.)-.2 E F1 .783(Th\
is statement will replace simple single bit continuous assigns with a b)
108 482.4 R(uf)-.2 E(fer)-.25 E 5.783(.T)-.55 G .783
(he input pin name of the)-5.783 F -.2(bu)108 494.4 S -.25(ff).2 G .162
(er can be speci\214ed with the optional parameter \255input. The def)
.25 F .162(ault input pin name is)-.1 F F2(A)2.661 E F1 5.161(.T)C .161
(he output pin)-5.161 F(name of the b)108 506.4 Q(uf)-.2 E
(fer can be speci\214ed with the optional parameter \255output. The def)
-.25 E(ault input pin name is)-.1 E F2(Z)2.5 E F1(.)A F2
(MODULE MODULE\255NAME)132 523.2 Q({)132 535.2 Q
(\255bufferassigns <buffer name>)150 547.2 Q 6<5bad>150 559.2 S
(input <buffer input pin name> ])-6 E 6<5bad>150 571.2 S
(output <buffer output pin name> ])-6 E(})132 583.2 Q F1(Example:)108
600 Q F2(MODULE *)132 616.8 Q({)132 628.8 Q(\255bufferassigns bfx1)150
640.8 Q(})132 652.8 Q(MODULE *)132 676.8 Q({)132 688.8 Q
(\255bufferassigns BUFFD1 \255input I)150 700.8 Q(})132 712.8 Q F1
(perl v5.38.2)72 768 Q 198.17(2025-12-04 13)162.62 F 0 Cg EP
%%Page: 14 14
%%BeginPageSetup
BP
%%EndPageSetup
/F0 10/Times-Italic@0 SF(ver)72.29 48 Q(edit)-.37 E/F1 10/Times-Roman@0
SF 168.14(\(1\) 2025-12-04).68 F F0(ver)170.93 E(edit)-.37 E F1(\(1\))
.68 E/F2 10/Times-Bold@0 SF 2.5(19 Pull)87 84 R(pins to top le)2.5 E -.1
(ve)-.15 G(l.).1 E F1 .715(Pull pins to top le)108 96 R -.15(ve)-.25 G
.715(l. Pins are mer).15 F .715(ged up in the hierarch)-.18 F 4.516 -.65
(y. T)-.05 H .716(his counts for pins that already e).65 F .716
(xist and for)-.15 F(pins that meet each other)108 108 Q 2.5(,b)-.4 G
(ecause there are multiple instances of the module in the hierarch)-2.5
E -.65(y.)-.05 G/F3 10/Courier@0 SF(MODULE MODULE\255NAME)132 124.8 Q({)
132 136.8 Q(\255pulluppin <pin list>)156 148.8 Q(})132 160.8 Q F1(<pin \
list> is a list of pin names separated by spaces. Bus names are also su\
pported.)108 177.6 Q(Example:)108 194.4 Q F3(MODULE a)132 211.2 Q({)132
223.2 Q(// this will pull up pins Q and DBUS to toplevel.)156 235.2 Q
(\255pulluppin Q DBUS)156 247.2 Q(})132 259.2 Q F2 2.5(20 Add/Modify)87
276 R(parameter declarations)2.5 E F1(use parameter declaration syntax.)
108 288 Q(This statement can)5 E F3 6<ad61>114 304.8 S
(dd a new parameter declaration statement)-6 E 6<ad6d>114 316.8 S
(odify a parameter declaration statement)-6 E F1(Example:)108 333.6 Q F3
(MODULE modulename)132 350.4 Q({)132 362.4 Q(\255addparameterdecl)150
374.4 Q(parameter x = 300 ;)156 386.4 Q(parameter y = 200 ;)156 398.4 Q
(})132 422.4 Q F2 2.5(21 Delete)87 439.2 R(parameter declarations)2.5 E
F1(This statement can)108 451.2 Q F3 6<ad64>114 468 S
(elete a parameter declaration statement)-6 E 6<ad64>114 480 S
(elete all parameter declaration statements)-6 E F1(Examples:)108 496.8
Q F3(MODULE modulename)132 513.6 Q({)132 525.6 Q(\255delparameterdecl)
150 537.6 Q(parameter y = 200 ;)156 549.6 Q(})132 561.6 Q
(MODULE modulename2)132 585.6 Q({)132 597.6 Q(\255delparameterdecl)150
609.6 Q(\255ALL)162 621.6 Q(})132 633.6 Q/F4 10.95/Times-Bold@0 SF -.548
(AU)72 650.4 S(THORS).548 E F1 -1.11(Ve)108 662.4 S
(redit is made by C3PO, Ondrej Popp and Erwin W)1.11 E(aterlander)-.8 E
(Erwin W)108 679.2 Q(aterlander <w)-.8 E(aterlan@xs4all.nl>)-.1 E
(Ondrej Popp <ondrejpopp@users.sourcefor)108 696 Q(ge.net>)-.18 E
(C3PO: <http://sourcefor)108 712.8 Q(ge.net/projects/c3po>)-.18 E
(perl v5.38.2)72 768 Q 198.17(2025-12-04 14)162.62 F 0 Cg EP
%%Trailer
end
%%EOF
