--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 46971071 paths analyzed, 655 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.438ns.
--------------------------------------------------------------------------------
Slack:                  0.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.403ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   gl/gc/M_player_pos_q[0]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X8Y25.A3       net (fanout=579)      1.979   gl/gc/M_player_pos_q[0]
    SLICE_X8Y25.AMUX     Tilo                  0.326   gl/gc/Sh14902
                                                       gl/gc/Sh148611
    SLICE_X13Y34.A1      net (fanout=4)        2.515   gl/gc/Sh14861
    SLICE_X13Y34.A       Tilo                  0.259   gl/gc/Sh19181
                                                       gl/gc/Sh19195_SW0
    SLICE_X13Y34.B6      net (fanout=1)        0.143   gl/gc/N507
    SLICE_X13Y34.B       Tilo                  0.259   gl/gc/Sh19181
                                                       gl/gc/Sh19195
    SLICE_X14Y35.C4      net (fanout=3)        0.616   gl/gc/Sh19195
    SLICE_X14Y35.C       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh191917
    SLICE_X10Y30.D1      net (fanout=237)      2.361   gl/gc/Sh1919
    SLICE_X10Y30.D       Tilo                  0.235   gl/gc/up_level_state[2]_AND_3_o110113
                                                       gl/gc/up_level_state[2]_AND_3_o126121
    SLICE_X8Y23.C6       net (fanout=84)       1.797   gl/gc/up_level_state[2]_AND_3_o110113
    SLICE_X8Y23.C        Tilo                  0.255   gl/gc/left_level_state[2]_AND_1350_o11091
                                                       gl/gc/up_level_state[2]_AND_3_o12171
    SLICE_X11Y27.B4      net (fanout=1)        1.012   gl/gc/up_level_state[2]_AND_3_o_mmx_out203
    SLICE_X11Y27.B       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o18751
                                                       gl/gc/left_level_state[2]_AND_1350_o1953
    SLICE_X11Y27.A5      net (fanout=1)        0.230   gl/gc/left_level_state[2]_AND_1350_o1952
    SLICE_X11Y27.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o18751
                                                       gl/gc/left_level_state[2]_AND_1350_o1954
    SLICE_X7Y25.C2       net (fanout=3)        2.311   gl/gc/left_level_state[2]_AND_1350_o_mmx_out146
    SLICE_X7Y25.CMUX     Tilo                  0.337   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<48>29
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<82>2321
    SLICE_X10Y22.A6      net (fanout=2)        1.612   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<82>232
    SLICE_X10Y22.A       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d27815
                                                       gl/gc/Mmux_M_tiles_type_d278110
    SLICE_X10Y22.B5      net (fanout=2)        0.564   gl/gc/Mmux_M_tiles_type_d2781
    SLICE_X10Y22.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d27815
                                                       gl/gc/Mmux_M_tiles_type_d2806
    SLICE_X11Y25.A6      net (fanout=1)        0.566   gl/gc/Mmux_M_tiles_type_d2805
    SLICE_X11Y25.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[83]
                                                       gl/gc/Mmux_M_tiles_type_d2807
                                                       gl/gc/M_tiles_type_q_82
    -------------------------------------------------  ---------------------------
    Total                                     19.403ns (3.697ns logic, 15.706ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.419ns (Levels of Logic = 13)
  Clock Path Skew:      0.037ns (0.652 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.CQ      Tcko                  0.525   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X17Y40.C5      net (fanout=247)      0.483   gl/gc/M_player_pos_q[1]
    SLICE_X17Y40.C       Tilo                  0.259   gl/gc/M_player_pos_q[0]
                                                       gl/gc/n3945<1>1
    SLICE_X18Y40.AX      net (fanout=79)       0.525   gl/gc/n3945[1]
    SLICE_X18Y40.CMUX    Taxc                  0.410   gl/gc/Maddsub_n47311_Madd2_cy[4]
                                                       gl/gc/Maddsub_n47311_Madd2_cy<4>
    SLICE_X17Y31.A4      net (fanout=58)       1.618   gl/gc/Maddsub_n47311_3
    SLICE_X17Y31.A       Tilo                  0.259   gl/gc/Sh14331
                                                       gl/gc/Maddsub_n47311_Madd1_xor<5>11
    SLICE_X9Y27.B4       net (fanout=17)       1.399   gl/gc/n2489<5>1
    SLICE_X9Y27.B        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58222
    SLICE_X9Y27.A3       net (fanout=1)        0.814   gl/gc/Sh58222
    SLICE_X9Y27.A        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58224
    SLICE_X14Y35.A6      net (fanout=3)        1.304   gl/gc/Sh5822
    SLICE_X14Y35.A       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh5825
    SLICE_X11Y50.C3      net (fanout=316)      3.992   gl/gc/Sh582
    SLICE_X11Y50.C       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13494
    SLICE_X11Y50.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o13493
    SLICE_X11Y50.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13499
    SLICE_X11Y49.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o_mmx_out269
    SLICE_X11Y49.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/left_level_state[2]_AND_1350_o12003
    SLICE_X11Y49.B3      net (fanout=3)        2.535   gl/gc/left_level_state[2]_AND_1350_o_mmx_out198
    SLICE_X11Y49.B       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>2111
    SLICE_X10Y53.B5      net (fanout=2)        0.669   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>_mmx_out5
    SLICE_X10Y53.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>145
    SLICE_X10Y53.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X10Y53.A       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X13Y54.A2      net (fanout=1)        1.145   gl/gc/Mmux_M_tiles_type_d<10>147
    SLICE_X13Y54.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1413
                                                       gl/gc/M_tiles_type_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.419ns (4.085ns logic, 15.334ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.372ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.295 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.CQ      Tcko                  0.525   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y28.C1      net (fanout=247)      2.368   gl/gc/M_player_pos_q[1]
    SLICE_X13Y28.CMUX    Tilo                  0.337   gl/gc/Sh1302
                                                       gl/gc/Madd_n2855_Madd_xor<5>111
    SLICE_X12Y54.A2      net (fanout=48)       6.451   gl/gc/Madd_n2855_Madd_xor<5>11
    SLICE_X12Y54.A       Tilo                  0.254   gl/gc/Madd_n2855_Madd_lut[2]
                                                       gl/gc/_n7570<6>1
    SLICE_X7Y30.B6       net (fanout=12)       2.273   gl/gc/_n7570
    SLICE_X7Y30.B        Tilo                  0.259   gl/gc/Sh14911
                                                       gl/gc/left_level_state[2]_AND_1350_o1164_SW0
    SLICE_X14Y46.B6      net (fanout=1)        3.461   gl/gc/N157
    SLICE_X14Y46.B       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<25>_mmx_out
                                                       gl/gc/left_level_state[2]_AND_1350_o1164
    SLICE_X13Y46.D5      net (fanout=3)        0.438   gl/gc/left_level_state[2]_AND_1350_o_mmx_out180
    SLICE_X13Y46.D       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<24>232
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<24>2321
    SLICE_X13Y47.A3      net (fanout=2)        0.549   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<24>232
    SLICE_X13Y47.A       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_680_OUT[25]
                                                       gl/gc/Mmux_M_tiles_type_d1002317
    SLICE_X12Y48.C3      net (fanout=2)        0.568   gl/gc/Mmux_M_tiles_type_d100231
    SLICE_X12Y48.C       Tilo                  0.255   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<24>295
                                                       gl/gc/Mmux_M_tiles_type_d<10>1212
    SLICE_X12Y47.A3      net (fanout=1)        0.542   gl/gc/Mmux_M_tiles_type_d<10>125
    SLICE_X12Y47.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1217
                                                       gl/gc/M_tiles_type_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.372ns (2.722ns logic, 16.650ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.402ns (Levels of Logic = 13)
  Clock Path Skew:      0.037ns (0.652 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.CQ      Tcko                  0.525   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X17Y40.C5      net (fanout=247)      0.483   gl/gc/M_player_pos_q[1]
    SLICE_X17Y40.C       Tilo                  0.259   gl/gc/M_player_pos_q[0]
                                                       gl/gc/n3945<1>1
    SLICE_X18Y40.AX      net (fanout=79)       0.525   gl/gc/n3945[1]
    SLICE_X18Y40.BMUX    Taxb                  0.310   gl/gc/Maddsub_n47311_Madd2_cy[4]
                                                       gl/gc/Maddsub_n47311_Madd2_cy<4>
    SLICE_X12Y25.A3      net (fanout=118)      1.769   gl/gc/Maddsub_n47311_2
    SLICE_X12Y25.A       Tilo                  0.254   gl/gc/Sh58211
                                                       gl/gc/Maddsub_n47311_Madd1_xor<3>11
    SLICE_X14Y34.C2      net (fanout=17)       2.880   gl/gc/n2489<3>1
    SLICE_X14Y34.C       Tilo                  0.235   gl/gc/Sh58217
                                                       gl/gc/Sh58218
    SLICE_X14Y35.B5      net (fanout=1)        0.417   gl/gc/Sh58218
    SLICE_X14Y35.B       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh58219
    SLICE_X14Y35.A5      net (fanout=3)        0.205   gl/gc/Sh5821
    SLICE_X14Y35.A       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh5825
    SLICE_X11Y50.C3      net (fanout=316)      3.992   gl/gc/Sh582
    SLICE_X11Y50.C       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13494
    SLICE_X11Y50.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o13493
    SLICE_X11Y50.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13499
    SLICE_X11Y49.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o_mmx_out269
    SLICE_X11Y49.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/left_level_state[2]_AND_1350_o12003
    SLICE_X11Y49.B3      net (fanout=3)        2.535   gl/gc/left_level_state[2]_AND_1350_o_mmx_out198
    SLICE_X11Y49.B       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>2111
    SLICE_X10Y53.B5      net (fanout=2)        0.669   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>_mmx_out5
    SLICE_X10Y53.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>145
    SLICE_X10Y53.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X10Y53.A       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X13Y54.A2      net (fanout=1)        1.145   gl/gc/Mmux_M_tiles_type_d<10>147
    SLICE_X13Y54.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1413
                                                       gl/gc/M_tiles_type_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.402ns (3.932ns logic, 15.470ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.424ns (Levels of Logic = 11)
  Clock Path Skew:      0.079ns (0.694 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.CQ      Tcko                  0.525   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X19Y32.B4      net (fanout=247)      1.210   gl/gc/M_player_pos_q[1]
    SLICE_X19Y32.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d162
                                                       gl/gc/n4624<1>1
    SLICE_X20Y31.AX      net (fanout=2)        0.960   gl/gc/n4624[1]
    SLICE_X20Y31.BMUX    Taxb                  0.292   gl/gc/Maddsub_n47371_Madd2_cy[4]
                                                       gl/gc/Maddsub_n47371_Madd2_cy<4>
    SLICE_X13Y29.C2      net (fanout=20)       1.782   gl/gc/Maddsub_n47371_2
    SLICE_X13Y29.CMUX    Tilo                  0.337   gl/gc/Sh125013
                                                       gl/gc/Maddsub_n47371_Madd1_xor<3>11
    SLICE_X9Y28.A4       net (fanout=13)       1.544   gl/gc/n3229<3>1
    SLICE_X9Y28.A        Tilo                  0.259   gl/gc/N484
                                                       gl/gc/Sh125113
    SLICE_X13Y29.B3      net (fanout=1)        1.084   gl/gc/Sh125113
    SLICE_X13Y29.B       Tilo                  0.259   gl/gc/Sh125013
                                                       gl/gc/Sh125115
    SLICE_X15Y33.A6      net (fanout=1)        0.636   gl/gc/Sh125115
    SLICE_X15Y33.A       Tilo                  0.259   gl/gc/Sh125011
                                                       gl/gc/Sh125116
    SLICE_X16Y44.C1      net (fanout=18)       4.158   gl/gc/Sh1251
    SLICE_X16Y44.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d100133
                                                       gl/gc/Mmux_M_tiles_type_d1001341
    SLICE_X6Y49.A2       net (fanout=7)        2.226   gl/gc/Mmux_M_tiles_type_d100134
    SLICE_X6Y49.A        Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<9>_mmx_out4
                                                       gl/gc/Mmux_M_tiles_type_d<10>1264
    SLICE_X6Y49.C1       net (fanout=1)        0.538   gl/gc/Mmux_M_tiles_type_d<10>1263
    SLICE_X6Y49.C        Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<9>_mmx_out4
                                                       gl/gc/Mmux_M_tiles_type_d<10>1265
    SLICE_X8Y50.A4       net (fanout=1)        0.768   gl/gc/Mmux_M_tiles_type_d<10>1264
    SLICE_X8Y50.A        Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<8>2
                                                       gl/gc/Mmux_M_tiles_type_d<10>1268
    SLICE_X6Y52.C4       net (fanout=1)        1.000   gl/gc/Mmux_M_tiles_type_d<10>1267
    SLICE_X6Y52.CLK      Tas                   0.349   gl/gc/M_tiles_type_q[9]
                                                       gl/gc/Mmux_M_tiles_type_d<10>12613
                                                       gl/gc/M_tiles_type_q_9
    -------------------------------------------------  ---------------------------
    Total                                     19.424ns (3.518ns logic, 15.906ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_74 (FF)
  Destination:          gl/gc/M_tiles_type_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.264ns (Levels of Logic = 11)
  Clock Path Skew:      -0.072ns (0.740 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_74 to gl/gc/M_tiles_type_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.AQ        Tcko                  0.476   gl/gc/M_tiles_type_q[75]
                                                       gl/gc/M_tiles_type_q_74
    SLICE_X7Y30.D3       net (fanout=6)        2.454   gl/gc/M_tiles_type_q[74]
    SLICE_X7Y30.D        Tilo                  0.259   gl/gc/Sh14911
                                                       gl/gc/Sh149111
    SLICE_X9Y25.C2       net (fanout=4)        2.435   gl/gc/Sh14911
    SLICE_X9Y25.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d2804
                                                       gl/gc/Sh58223
    SLICE_X9Y27.A4       net (fanout=1)        0.513   gl/gc/Sh58223
    SLICE_X9Y27.A        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58224
    SLICE_X14Y35.A6      net (fanout=3)        1.304   gl/gc/Sh5822
    SLICE_X14Y35.A       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh5825
    SLICE_X11Y50.C3      net (fanout=316)      3.992   gl/gc/Sh582
    SLICE_X11Y50.C       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13494
    SLICE_X11Y50.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o13493
    SLICE_X11Y50.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13499
    SLICE_X11Y49.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o_mmx_out269
    SLICE_X11Y49.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/left_level_state[2]_AND_1350_o12003
    SLICE_X11Y49.B3      net (fanout=3)        2.535   gl/gc/left_level_state[2]_AND_1350_o_mmx_out198
    SLICE_X11Y49.B       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>2111
    SLICE_X10Y53.B5      net (fanout=2)        0.669   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>_mmx_out5
    SLICE_X10Y53.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>145
    SLICE_X10Y53.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X10Y53.A       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X13Y54.A2      net (fanout=1)        1.145   gl/gc/Mmux_M_tiles_type_d<10>147
    SLICE_X13Y54.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1413
                                                       gl/gc/M_tiles_type_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.264ns (3.367ns logic, 15.897ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.315ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.295 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.CQ      Tcko                  0.525   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y28.C1      net (fanout=247)      2.368   gl/gc/M_player_pos_q[1]
    SLICE_X13Y28.CMUX    Tilo                  0.337   gl/gc/Sh1302
                                                       gl/gc/Madd_n2855_Madd_xor<5>111
    SLICE_X12Y54.A2      net (fanout=48)       6.451   gl/gc/Madd_n2855_Madd_xor<5>11
    SLICE_X12Y54.A       Tilo                  0.254   gl/gc/Madd_n2855_Madd_lut[2]
                                                       gl/gc/_n7570<6>1
    SLICE_X7Y30.B6       net (fanout=12)       2.273   gl/gc/_n7570
    SLICE_X7Y30.B        Tilo                  0.259   gl/gc/Sh14911
                                                       gl/gc/left_level_state[2]_AND_1350_o1164_SW0
    SLICE_X14Y46.B6      net (fanout=1)        3.461   gl/gc/N157
    SLICE_X14Y46.B       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<25>_mmx_out
                                                       gl/gc/left_level_state[2]_AND_1350_o1164
    SLICE_X13Y47.C6      net (fanout=3)        0.510   gl/gc/left_level_state[2]_AND_1350_o_mmx_out180
    SLICE_X13Y47.C       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_680_OUT[25]
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<24>2101
    SLICE_X15Y47.B3      net (fanout=2)        0.580   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<24>_mmx_out4
    SLICE_X15Y47.B       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o14702
                                                       gl/gc/Mmux_M_tiles_type_d<10>1210
    SLICE_X15Y47.A5      net (fanout=1)        0.230   gl/gc/Mmux_M_tiles_type_d<10>122
    SLICE_X15Y47.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o14702
                                                       gl/gc/Mmux_M_tiles_type_d<10>1211
    SLICE_X12Y47.A2      net (fanout=1)        0.716   gl/gc/Mmux_M_tiles_type_d<10>123
    SLICE_X12Y47.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1217
                                                       gl/gc/M_tiles_type_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.315ns (2.726ns logic, 16.589ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_73 (FF)
  Destination:          gl/gc/M_tiles_type_q_61 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.250ns (Levels of Logic = 10)
  Clock Path Skew:      -0.058ns (0.653 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_73 to gl/gc/M_tiles_type_q_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.CQ        Tcko                  0.525   gl/gc/M_tiles_type_q[73]
                                                       gl/gc/M_tiles_type_q_73
    SLICE_X10Y25.A2      net (fanout=4)        2.204   gl/gc/M_tiles_type_q[73]
    SLICE_X10Y25.AMUX    Tilo                  0.298   gl/gc/down_level_state[2]_AND_1310_o1888
                                                       gl/gc/Sh148911
    SLICE_X14Y30.A2      net (fanout=4)        1.355   gl/gc/Sh14891
    SLICE_X14Y30.A       Tilo                  0.235   gl/gc/Sh258614
                                                       gl/gc/Sh258616
    SLICE_X14Y30.C1      net (fanout=1)        0.538   gl/gc/Sh258616
    SLICE_X14Y30.CMUX    Tilo                  0.403   gl/gc/Sh258614
                                                       gl/gc/Sh258618_G
                                                       gl/gc/Sh258618
    SLICE_X13Y39.A1      net (fanout=6)        1.990   gl/gc/Sh25861
    SLICE_X13Y39.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o11161
                                                       gl/gc/Sh25883
    SLICE_X9Y31.B1       net (fanout=281)      1.672   gl/gc/Sh2588
    SLICE_X9Y31.B        Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<53>232
                                                       gl/gc/Mmux_M_tiles_type_d100161311
    SLICE_X12Y5.B2       net (fanout=80)       5.801   gl/gc/Mmux_M_tiles_type_d10016131
    SLICE_X12Y5.B        Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o_mmx_out44
                                                       gl/gc/Mmux_M_tiles_type_d18616
    SLICE_X12Y5.A5       net (fanout=1)        0.247   gl/gc/Mmux_M_tiles_type_d18616
    SLICE_X12Y5.A        Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o_mmx_out44
                                                       gl/gc/Mmux_M_tiles_type_d18617
    SLICE_X18Y5.B5       net (fanout=1)        0.733   gl/gc/Mmux_M_tiles_type_d18617
    SLICE_X18Y5.B        Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>292
                                                       gl/gc/Mmux_M_tiles_type_d18618
    SLICE_X18Y5.A5       net (fanout=2)        0.204   gl/gc/Mmux_M_tiles_type_d1861
    SLICE_X18Y5.A        Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>292
                                                       gl/gc/Mmux_M_tiles_type_d1885
    SLICE_X18Y9.C4       net (fanout=1)        1.200   gl/gc/Mmux_M_tiles_type_d1884
    SLICE_X18Y9.CLK      Tas                   0.349   gl/gc/M_tiles_type_q[61]
                                                       gl/gc/Mmux_M_tiles_type_d1886
                                                       gl/gc/M_tiles_type_q_61
    -------------------------------------------------  ---------------------------
    Total                                     19.250ns (3.306ns logic, 15.944ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  0.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.342ns (Levels of Logic = 13)
  Clock Path Skew:      0.037ns (0.652 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.CQ      Tcko                  0.525   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X17Y40.C5      net (fanout=247)      0.483   gl/gc/M_player_pos_q[1]
    SLICE_X17Y40.C       Tilo                  0.259   gl/gc/M_player_pos_q[0]
                                                       gl/gc/n3945<1>1
    SLICE_X18Y40.BX      net (fanout=79)       0.518   gl/gc/n3945[1]
    SLICE_X18Y40.CMUX    Taxc                  0.340   gl/gc/Maddsub_n47311_Madd2_cy[4]
                                                       gl/gc/Maddsub_n47311_Madd2_cy<4>
    SLICE_X17Y31.A4      net (fanout=58)       1.618   gl/gc/Maddsub_n47311_3
    SLICE_X17Y31.A       Tilo                  0.259   gl/gc/Sh14331
                                                       gl/gc/Maddsub_n47311_Madd1_xor<5>11
    SLICE_X9Y27.B4       net (fanout=17)       1.399   gl/gc/n2489<5>1
    SLICE_X9Y27.B        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58222
    SLICE_X9Y27.A3       net (fanout=1)        0.814   gl/gc/Sh58222
    SLICE_X9Y27.A        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58224
    SLICE_X14Y35.A6      net (fanout=3)        1.304   gl/gc/Sh5822
    SLICE_X14Y35.A       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh5825
    SLICE_X11Y50.C3      net (fanout=316)      3.992   gl/gc/Sh582
    SLICE_X11Y50.C       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13494
    SLICE_X11Y50.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o13493
    SLICE_X11Y50.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13499
    SLICE_X11Y49.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o_mmx_out269
    SLICE_X11Y49.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/left_level_state[2]_AND_1350_o12003
    SLICE_X11Y49.B3      net (fanout=3)        2.535   gl/gc/left_level_state[2]_AND_1350_o_mmx_out198
    SLICE_X11Y49.B       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>2111
    SLICE_X10Y53.B5      net (fanout=2)        0.669   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>_mmx_out5
    SLICE_X10Y53.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>145
    SLICE_X10Y53.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X10Y53.A       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X13Y54.A2      net (fanout=1)        1.145   gl/gc/Mmux_M_tiles_type_d<10>147
    SLICE_X13Y54.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1413
                                                       gl/gc/M_tiles_type_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.342ns (4.015ns logic, 15.327ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_59 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.334ns (Levels of Logic = 10)
  Clock Path Skew:      0.031ns (0.739 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.CQ      Tcko                  0.525   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y28.C1      net (fanout=247)      2.368   gl/gc/M_player_pos_q[1]
    SLICE_X13Y28.C       Tilo                  0.259   gl/gc/Sh1302
                                                       gl/gc/Madd_n2855_Madd_cy<4>11
    SLICE_X6Y30.A2       net (fanout=51)       1.398   gl/gc/Madd_n2855_Madd_cy[4]
    SLICE_X6Y30.A        Tilo                  0.235   gl/gc/Sh5824
                                                       gl/gc/Sh258641
    SLICE_X12Y30.D5      net (fanout=2)        1.186   gl/gc/Sh25864
    SLICE_X12Y30.D       Tilo                  0.254   gl/gc/Sh25866
                                                       gl/gc/Sh25864
    SLICE_X12Y30.C4      net (fanout=3)        0.469   gl/gc/Sh25866
    SLICE_X12Y30.C       Tilo                  0.255   gl/gc/Sh25866
                                                       gl/gc/Sh25865
    SLICE_X12Y21.A1      net (fanout=409)      3.533   gl/gc/Sh2586
    SLICE_X12Y21.A       Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d27411
                                                       gl/gc/Mmux_M_tiles_type_d162131
    SLICE_X12Y9.D1       net (fanout=77)       3.639   gl/gc/Mmux_M_tiles_type_d16213
    SLICE_X12Y9.D        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d17411
                                                       gl/gc/Mmux_M_tiles_type_d17411
    SLICE_X17Y7.B4       net (fanout=1)        1.461   gl/gc/Mmux_M_tiles_type_d17411
    SLICE_X17Y7.B        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d17415
                                                       gl/gc/Mmux_M_tiles_type_d17414
    SLICE_X18Y6.B5       net (fanout=1)        0.468   gl/gc/Mmux_M_tiles_type_d17414
    SLICE_X18Y6.B        Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d1764
                                                       gl/gc/Mmux_M_tiles_type_d17418
    SLICE_X18Y6.D1       net (fanout=2)        0.554   gl/gc/Mmux_M_tiles_type_d1741
    SLICE_X18Y6.D        Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d1764
                                                       gl/gc/Mmux_M_tiles_type_d1765
    SLICE_X19Y7.C3       net (fanout=1)        1.120   gl/gc/Mmux_M_tiles_type_d1764
    SLICE_X19Y7.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[59]
                                                       gl/gc/Mmux_M_tiles_type_d1766
                                                       gl/gc/M_tiles_type_q_59
    -------------------------------------------------  ---------------------------
    Total                                     19.334ns (3.138ns logic, 16.196ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_56 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.329ns (Levels of Logic = 11)
  Clock Path Skew:      0.038ns (0.744 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   gl/gc/M_player_pos_q[0]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X8Y25.A3       net (fanout=579)      1.979   gl/gc/M_player_pos_q[0]
    SLICE_X8Y25.AMUX     Tilo                  0.326   gl/gc/Sh14902
                                                       gl/gc/Sh148611
    SLICE_X13Y34.A1      net (fanout=4)        2.515   gl/gc/Sh14861
    SLICE_X13Y34.A       Tilo                  0.259   gl/gc/Sh19181
                                                       gl/gc/Sh19195_SW0
    SLICE_X13Y34.B6      net (fanout=1)        0.143   gl/gc/N507
    SLICE_X13Y34.B       Tilo                  0.259   gl/gc/Sh19181
                                                       gl/gc/Sh19195
    SLICE_X14Y35.C4      net (fanout=3)        0.616   gl/gc/Sh19195
    SLICE_X14Y35.C       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh191917
    SLICE_X12Y32.B1      net (fanout=237)      2.501   gl/gc/Sh1919
    SLICE_X12Y32.BMUX    Tilo                  0.326   gl/gc/Sh1331
                                                       gl/gc/up_level_state[2]_AND_3_o126021
    SLICE_X20Y9.C6       net (fanout=70)       4.032   gl/gc/up_level_state[2]_AND_3_o12582
    SLICE_X20Y9.C        Tilo                  0.255   gl/gc/down_level_state[2]_AND_1310_o18521
                                                       gl/gc/down_level_state[2]_AND_1310_o110492
    SLICE_X17Y9.A4       net (fanout=1)        1.144   gl/gc/down_level_state[2]_AND_1310_o110491
    SLICE_X17Y9.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1842
                                                       gl/gc/down_level_state[2]_AND_1310_o110493
    SLICE_X19Y8.B1       net (fanout=2)        0.763   gl/gc/down_level_state[2]_AND_1310_o_mmx_out72
    SLICE_X19Y8.B        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1642
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>292
    SLICE_X19Y8.A4       net (fanout=1)        0.503   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>291
    SLICE_X19Y8.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1642
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>295
    SLICE_X19Y8.C2       net (fanout=2)        0.535   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>_mmx_out3
    SLICE_X19Y8.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1642
                                                       gl/gc/Mmux_M_tiles_type_d1644
    SLICE_X20Y8.A2       net (fanout=1)        1.133   gl/gc/Mmux_M_tiles_type_d1643
    SLICE_X20Y8.CLK      Tas                   0.339   gl/gc/M_tiles_type_q[57]
                                                       gl/gc/Mmux_M_tiles_type_d1646
                                                       gl/gc/M_tiles_type_q_56
    -------------------------------------------------  ---------------------------
    Total                                     19.329ns (3.465ns logic, 15.864ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  0.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.278ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.706 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.CQ      Tcko                  0.525   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y28.C1      net (fanout=247)      2.368   gl/gc/M_player_pos_q[1]
    SLICE_X13Y28.C       Tilo                  0.259   gl/gc/Sh1302
                                                       gl/gc/Madd_n2855_Madd_cy<4>11
    SLICE_X6Y30.A2       net (fanout=51)       1.398   gl/gc/Madd_n2855_Madd_cy[4]
    SLICE_X6Y30.A        Tilo                  0.235   gl/gc/Sh5824
                                                       gl/gc/Sh258641
    SLICE_X12Y30.D5      net (fanout=2)        1.186   gl/gc/Sh25864
    SLICE_X12Y30.D       Tilo                  0.254   gl/gc/Sh25866
                                                       gl/gc/Sh25864
    SLICE_X12Y30.C4      net (fanout=3)        0.469   gl/gc/Sh25866
    SLICE_X12Y30.C       Tilo                  0.255   gl/gc/Sh25866
                                                       gl/gc/Sh25865
    SLICE_X13Y39.B3      net (fanout=409)      3.328   gl/gc/Sh2586
    SLICE_X13Y39.BMUX    Tilo                  0.337   gl/gc/left_level_state[2]_AND_1350_o11161
                                                       gl/gc/left_level_state[2]_AND_1350_o110711
    SLICE_X11Y27.A2      net (fanout=179)      2.172   gl/gc/left_level_state[2]_AND_1350_o11071
    SLICE_X11Y27.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o18751
                                                       gl/gc/left_level_state[2]_AND_1350_o1954
    SLICE_X7Y25.C2       net (fanout=3)        2.311   gl/gc/left_level_state[2]_AND_1350_o_mmx_out146
    SLICE_X7Y25.CMUX     Tilo                  0.337   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<48>29
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<82>2321
    SLICE_X10Y22.A6      net (fanout=2)        1.612   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<82>232
    SLICE_X10Y22.A       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d27815
                                                       gl/gc/Mmux_M_tiles_type_d278110
    SLICE_X10Y22.B5      net (fanout=2)        0.564   gl/gc/Mmux_M_tiles_type_d2781
    SLICE_X10Y22.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d27815
                                                       gl/gc/Mmux_M_tiles_type_d2806
    SLICE_X11Y25.A6      net (fanout=1)        0.566   gl/gc/Mmux_M_tiles_type_d2805
    SLICE_X11Y25.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[83]
                                                       gl/gc/Mmux_M_tiles_type_d2807
                                                       gl/gc/M_tiles_type_q_82
    -------------------------------------------------  ---------------------------
    Total                                     19.278ns (3.304ns logic, 15.974ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  0.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.318ns (Levels of Logic = 13)
  Clock Path Skew:      0.039ns (0.652 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   gl/gc/M_player_pos_q[0]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X17Y40.C3      net (fanout=579)      0.477   gl/gc/M_player_pos_q[0]
    SLICE_X17Y40.C       Tilo                  0.259   gl/gc/M_player_pos_q[0]
                                                       gl/gc/n3945<1>1
    SLICE_X18Y40.AX      net (fanout=79)       0.525   gl/gc/n3945[1]
    SLICE_X18Y40.CMUX    Taxc                  0.410   gl/gc/Maddsub_n47311_Madd2_cy[4]
                                                       gl/gc/Maddsub_n47311_Madd2_cy<4>
    SLICE_X17Y31.A4      net (fanout=58)       1.618   gl/gc/Maddsub_n47311_3
    SLICE_X17Y31.A       Tilo                  0.259   gl/gc/Sh14331
                                                       gl/gc/Maddsub_n47311_Madd1_xor<5>11
    SLICE_X9Y27.B4       net (fanout=17)       1.399   gl/gc/n2489<5>1
    SLICE_X9Y27.B        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58222
    SLICE_X9Y27.A3       net (fanout=1)        0.814   gl/gc/Sh58222
    SLICE_X9Y27.A        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58224
    SLICE_X14Y35.A6      net (fanout=3)        1.304   gl/gc/Sh5822
    SLICE_X14Y35.A       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh5825
    SLICE_X11Y50.C3      net (fanout=316)      3.992   gl/gc/Sh582
    SLICE_X11Y50.C       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13494
    SLICE_X11Y50.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o13493
    SLICE_X11Y50.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13499
    SLICE_X11Y49.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o_mmx_out269
    SLICE_X11Y49.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/left_level_state[2]_AND_1350_o12003
    SLICE_X11Y49.B3      net (fanout=3)        2.535   gl/gc/left_level_state[2]_AND_1350_o_mmx_out198
    SLICE_X11Y49.B       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>2111
    SLICE_X10Y53.B5      net (fanout=2)        0.669   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>_mmx_out5
    SLICE_X10Y53.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>145
    SLICE_X10Y53.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X10Y53.A       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X13Y54.A2      net (fanout=1)        1.145   gl/gc/Mmux_M_tiles_type_d<10>147
    SLICE_X13Y54.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1413
                                                       gl/gc/M_tiles_type_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.318ns (3.990ns logic, 15.328ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_39 (FF)
  Destination:          gl/gc/M_tiles_type_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.298ns (Levels of Logic = 12)
  Clock Path Skew:      0.026ns (0.740 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_39 to gl/gc/M_tiles_type_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.CQ      Tcko                  0.476   gl/gc/M_tiles_type_q[39]
                                                       gl/gc/M_tiles_type_q_39
    SLICE_X13Y26.B2      net (fanout=4)        1.857   gl/gc/M_tiles_type_q[39]
    SLICE_X13Y26.BMUX    Tilo                  0.337   gl/gc/Sh125023
                                                       gl/gc/Sh11911
    SLICE_X17Y35.C3      net (fanout=4)        1.732   gl/gc/Sh1191
    SLICE_X17Y35.C       Tilo                  0.259   gl/gc/Sh5841
                                                       gl/gc/Sh58232
    SLICE_X15Y30.B4      net (fanout=1)        1.804   gl/gc/Sh58233
    SLICE_X15Y30.B       Tilo                  0.259   gl/gc/Sh12519
                                                       gl/gc/Sh58233
    SLICE_X15Y30.A5      net (fanout=2)        0.237   gl/gc/Sh5823
    SLICE_X15Y30.A       Tilo                  0.259   gl/gc/Sh12519
                                                       gl/gc/Sh5824
    SLICE_X14Y35.A4      net (fanout=2)        0.773   gl/gc/Sh5826
    SLICE_X14Y35.A       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh5825
    SLICE_X11Y50.C3      net (fanout=316)      3.992   gl/gc/Sh582
    SLICE_X11Y50.C       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13494
    SLICE_X11Y50.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o13493
    SLICE_X11Y50.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13499
    SLICE_X11Y49.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o_mmx_out269
    SLICE_X11Y49.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/left_level_state[2]_AND_1350_o12003
    SLICE_X11Y49.B3      net (fanout=3)        2.535   gl/gc/left_level_state[2]_AND_1350_o_mmx_out198
    SLICE_X11Y49.B       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>2111
    SLICE_X10Y53.B5      net (fanout=2)        0.669   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>_mmx_out5
    SLICE_X10Y53.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>145
    SLICE_X10Y53.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X10Y53.A       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X13Y54.A2      net (fanout=1)        1.145   gl/gc/Mmux_M_tiles_type_d<10>147
    SLICE_X13Y54.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1413
                                                       gl/gc/M_tiles_type_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.298ns (3.704ns logic, 15.594ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_56 (FF)
  Destination:          gl/gc/M_tiles_type_q_61 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.246ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_56 to gl/gc/M_tiles_type_q_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.AQ       Tcko                  0.525   gl/gc/M_tiles_type_q[57]
                                                       gl/gc/M_tiles_type_q_56
    SLICE_X17Y21.A2      net (fanout=4)        1.851   gl/gc/M_tiles_type_q[56]
    SLICE_X17Y21.A       Tilo                  0.259   gl/gc/N285
                                                       gl/gc/Sh13711
    SLICE_X16Y34.B2      net (fanout=4)        1.488   gl/gc/Sh1371
    SLICE_X16Y34.B       Tilo                  0.254   gl/gc/Sh19198
                                                       gl/gc/Sh258613
    SLICE_X14Y30.D4      net (fanout=1)        0.775   gl/gc/Sh258613
    SLICE_X14Y30.CMUX    Topdc                 0.402   gl/gc/Sh258614
                                                       gl/gc/Sh258618_F
                                                       gl/gc/Sh258618
    SLICE_X13Y39.A1      net (fanout=6)        1.990   gl/gc/Sh25861
    SLICE_X13Y39.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o11161
                                                       gl/gc/Sh25883
    SLICE_X9Y31.B1       net (fanout=281)      1.672   gl/gc/Sh2588
    SLICE_X9Y31.B        Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<53>232
                                                       gl/gc/Mmux_M_tiles_type_d100161311
    SLICE_X12Y5.B2       net (fanout=80)       5.801   gl/gc/Mmux_M_tiles_type_d10016131
    SLICE_X12Y5.B        Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o_mmx_out44
                                                       gl/gc/Mmux_M_tiles_type_d18616
    SLICE_X12Y5.A5       net (fanout=1)        0.247   gl/gc/Mmux_M_tiles_type_d18616
    SLICE_X12Y5.A        Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o_mmx_out44
                                                       gl/gc/Mmux_M_tiles_type_d18617
    SLICE_X18Y5.B5       net (fanout=1)        0.733   gl/gc/Mmux_M_tiles_type_d18617
    SLICE_X18Y5.B        Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>292
                                                       gl/gc/Mmux_M_tiles_type_d18618
    SLICE_X18Y5.A5       net (fanout=2)        0.204   gl/gc/Mmux_M_tiles_type_d1861
    SLICE_X18Y5.A        Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>292
                                                       gl/gc/Mmux_M_tiles_type_d1885
    SLICE_X18Y9.C4       net (fanout=1)        1.200   gl/gc/Mmux_M_tiles_type_d1884
    SLICE_X18Y9.CLK      Tas                   0.349   gl/gc/M_tiles_type_q[61]
                                                       gl/gc/Mmux_M_tiles_type_d1886
                                                       gl/gc/M_tiles_type_q_61
    -------------------------------------------------  ---------------------------
    Total                                     19.246ns (3.285ns logic, 15.961ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.301ns (Levels of Logic = 13)
  Clock Path Skew:      0.039ns (0.652 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   gl/gc/M_player_pos_q[0]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X17Y40.C3      net (fanout=579)      0.477   gl/gc/M_player_pos_q[0]
    SLICE_X17Y40.C       Tilo                  0.259   gl/gc/M_player_pos_q[0]
                                                       gl/gc/n3945<1>1
    SLICE_X18Y40.AX      net (fanout=79)       0.525   gl/gc/n3945[1]
    SLICE_X18Y40.BMUX    Taxb                  0.310   gl/gc/Maddsub_n47311_Madd2_cy[4]
                                                       gl/gc/Maddsub_n47311_Madd2_cy<4>
    SLICE_X12Y25.A3      net (fanout=118)      1.769   gl/gc/Maddsub_n47311_2
    SLICE_X12Y25.A       Tilo                  0.254   gl/gc/Sh58211
                                                       gl/gc/Maddsub_n47311_Madd1_xor<3>11
    SLICE_X14Y34.C2      net (fanout=17)       2.880   gl/gc/n2489<3>1
    SLICE_X14Y34.C       Tilo                  0.235   gl/gc/Sh58217
                                                       gl/gc/Sh58218
    SLICE_X14Y35.B5      net (fanout=1)        0.417   gl/gc/Sh58218
    SLICE_X14Y35.B       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh58219
    SLICE_X14Y35.A5      net (fanout=3)        0.205   gl/gc/Sh5821
    SLICE_X14Y35.A       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh5825
    SLICE_X11Y50.C3      net (fanout=316)      3.992   gl/gc/Sh582
    SLICE_X11Y50.C       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13494
    SLICE_X11Y50.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o13493
    SLICE_X11Y50.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13499
    SLICE_X11Y49.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o_mmx_out269
    SLICE_X11Y49.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/left_level_state[2]_AND_1350_o12003
    SLICE_X11Y49.B3      net (fanout=3)        2.535   gl/gc/left_level_state[2]_AND_1350_o_mmx_out198
    SLICE_X11Y49.B       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>2111
    SLICE_X10Y53.B5      net (fanout=2)        0.669   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>_mmx_out5
    SLICE_X10Y53.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>145
    SLICE_X10Y53.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X10Y53.A       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X13Y54.A2      net (fanout=1)        1.145   gl/gc/Mmux_M_tiles_type_d<10>147
    SLICE_X13Y54.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1413
                                                       gl/gc/M_tiles_type_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.301ns (3.837ns logic, 15.464ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.289ns (Levels of Logic = 13)
  Clock Path Skew:      0.039ns (0.652 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   gl/gc/M_player_pos_q[0]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X16Y41.A3      net (fanout=579)      0.704   gl/gc/M_player_pos_q[0]
    SLICE_X16Y41.A       Tilo                  0.254   gl/gc/M_player_pos_q[1]
                                                       gl/gc/n3945<3>1
    SLICE_X18Y40.CX      net (fanout=2)        0.648   gl/gc/n3945[3]
    SLICE_X18Y40.DMUX    Tcxd                  0.281   gl/gc/Maddsub_n47311_Madd2_cy[4]
                                                       gl/gc/Maddsub_n47311_Madd2_cy<4>
    SLICE_X17Y35.A5      net (fanout=43)       1.034   gl/gc/Maddsub_n47311_4
    SLICE_X17Y35.A       Tilo                  0.259   gl/gc/Sh5841
                                                       gl/gc/Maddsub_n47311_Madd1_cy<4>11
    SLICE_X17Y30.D6      net (fanout=63)       2.013   gl/gc/Maddsub_n47311_Madd1_cy[4]
    SLICE_X17Y30.D       Tilo                  0.259   gl/gc/Sh5825
                                                       gl/gc/Sh5823
    SLICE_X15Y30.A3      net (fanout=1)        1.070   gl/gc/Sh5825
    SLICE_X15Y30.A       Tilo                  0.259   gl/gc/Sh12519
                                                       gl/gc/Sh5824
    SLICE_X14Y35.A4      net (fanout=2)        0.773   gl/gc/Sh5826
    SLICE_X14Y35.A       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh5825
    SLICE_X11Y50.C3      net (fanout=316)      3.992   gl/gc/Sh582
    SLICE_X11Y50.C       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13494
    SLICE_X11Y50.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o13493
    SLICE_X11Y50.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13499
    SLICE_X11Y49.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o_mmx_out269
    SLICE_X11Y49.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/left_level_state[2]_AND_1350_o12003
    SLICE_X11Y49.B3      net (fanout=3)        2.535   gl/gc/left_level_state[2]_AND_1350_o_mmx_out198
    SLICE_X11Y49.B       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>2111
    SLICE_X10Y53.B5      net (fanout=2)        0.669   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>_mmx_out5
    SLICE_X10Y53.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>145
    SLICE_X10Y53.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X10Y53.A       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X13Y54.A2      net (fanout=1)        1.145   gl/gc/Mmux_M_tiles_type_d<10>147
    SLICE_X13Y54.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1413
                                                       gl/gc/M_tiles_type_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.289ns (3.856ns logic, 15.433ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.318ns (Levels of Logic = 14)
  Clock Path Skew:      0.079ns (0.694 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.CQ      Tcko                  0.525   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X17Y40.C5      net (fanout=247)      0.483   gl/gc/M_player_pos_q[1]
    SLICE_X17Y40.C       Tilo                  0.259   gl/gc/M_player_pos_q[0]
                                                       gl/gc/n3945<1>1
    SLICE_X18Y40.AX      net (fanout=79)       0.525   gl/gc/n3945[1]
    SLICE_X18Y40.BMUX    Taxb                  0.310   gl/gc/Maddsub_n47311_Madd2_cy[4]
                                                       gl/gc/Maddsub_n47311_Madd2_cy<4>
    SLICE_X12Y25.A3      net (fanout=118)      1.769   gl/gc/Maddsub_n47311_2
    SLICE_X12Y25.A       Tilo                  0.254   gl/gc/Sh58211
                                                       gl/gc/Maddsub_n47311_Madd1_xor<3>11
    SLICE_X14Y34.C2      net (fanout=17)       2.880   gl/gc/n2489<3>1
    SLICE_X14Y34.C       Tilo                  0.235   gl/gc/Sh58217
                                                       gl/gc/Sh58218
    SLICE_X14Y35.B5      net (fanout=1)        0.417   gl/gc/Sh58218
    SLICE_X14Y35.B       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh58219
    SLICE_X11Y26.A5      net (fanout=3)        1.312   gl/gc/Sh5821
    SLICE_X11Y26.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o11831
                                                       gl/gc/Sh5843
    SLICE_X11Y35.B6      net (fanout=316)      1.034   gl/gc/Sh584
    SLICE_X11Y35.B       Tilo                  0.259   gl/gc/up_level_state[2]_AND_3_o12581
                                                       gl/gc/down_level_state[2]_AND_1310_o125211
    SLICE_X11Y35.A4      net (fanout=2)        0.508   gl/gc/down_level_state[2]_AND_1310_o12521
    SLICE_X11Y35.A       Tilo                  0.259   gl/gc/up_level_state[2]_AND_3_o12581
                                                       gl/gc/down_level_state[2]_AND_1310_o12573
    SLICE_X10Y48.A1      net (fanout=2)        3.247   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<9>2
    SLICE_X10Y48.A       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o_mmx_out159
                                                       gl/gc/down_level_state[2]_AND_1310_o12574
    SLICE_X9Y49.B5       net (fanout=4)        0.608   gl/gc/down_level_state[2]_AND_1310_o_mmx_out223
    SLICE_X9Y49.B        Tilo                  0.259   led_g_4_OBUF
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<9>262
    SLICE_X10Y49.B5      net (fanout=1)        0.642   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<9>261
    SLICE_X10Y49.B       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<9>_mmx_out1
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<9>266
    SLICE_X5Y51.D2       net (fanout=2)        1.098   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<9>_mmx_out2
    SLICE_X5Y51.D        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>1261
                                                       gl/gc/Mmux_M_tiles_type_d<10>1262
    SLICE_X5Y51.C6       net (fanout=1)        0.143   gl/gc/Mmux_M_tiles_type_d<10>1261
    SLICE_X5Y51.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>1261
                                                       gl/gc/Mmux_M_tiles_type_d<10>1263
    SLICE_X6Y52.C5       net (fanout=1)        0.461   gl/gc/Mmux_M_tiles_type_d<10>1262
    SLICE_X6Y52.CLK      Tas                   0.349   gl/gc/M_tiles_type_q[9]
                                                       gl/gc/Mmux_M_tiles_type_d<10>12613
                                                       gl/gc/M_tiles_type_q_9
    -------------------------------------------------  ---------------------------
    Total                                     19.318ns (4.191ns logic, 15.127ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_22 (FF)
  Destination:          gl/gc/M_tiles_type_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.204ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.285 - 0.317)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_22 to gl/gc/M_tiles_type_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y50.AQ      Tcko                  0.476   gl/gc/M_tiles_type_q[23]
                                                       gl/gc/M_tiles_type_q_22
    SLICE_X13Y32.A2      net (fanout=6)        3.352   gl/gc/M_tiles_type_q[22]
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/Sh191832
                                                       gl/gc/Sh191831
    SLICE_X13Y33.C6      net (fanout=1)        0.327   gl/gc/Sh191831
    SLICE_X13Y33.C       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o15001
                                                       gl/gc/Sh191834
    SLICE_X13Y31.C2      net (fanout=2)        1.804   gl/gc/Sh19183
    SLICE_X13Y31.C       Tilo                  0.259   gl/gc/Sh19184
                                                       gl/gc/Sh19184
    SLICE_X13Y31.A2      net (fanout=3)        0.548   gl/gc/Sh19186
    SLICE_X13Y31.A       Tilo                  0.259   gl/gc/Sh19184
                                                       gl/gc/Sh19185
    SLICE_X11Y45.D6      net (fanout=236)      2.312   gl/gc/Sh1918
    SLICE_X11Y45.D       Tilo                  0.259   gl/gc/Sh1919_mmx_out77
                                                       gl/gc/Sh19191551
    SLICE_X11Y50.B2      net (fanout=2)        2.109   gl/gc/Sh1919_mmx_out77
    SLICE_X11Y50.B       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13498
    SLICE_X11Y50.A5      net (fanout=1)        0.230   gl/gc/down_level_state[2]_AND_1310_o13497
    SLICE_X11Y50.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13499
    SLICE_X11Y49.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o_mmx_out269
    SLICE_X11Y49.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/left_level_state[2]_AND_1350_o12003
    SLICE_X11Y49.B3      net (fanout=3)        2.535   gl/gc/left_level_state[2]_AND_1350_o_mmx_out198
    SLICE_X11Y49.B       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>2111
    SLICE_X10Y53.B5      net (fanout=2)        0.669   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>_mmx_out5
    SLICE_X10Y53.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>145
    SLICE_X10Y53.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X10Y53.A       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X13Y54.A2      net (fanout=1)        1.145   gl/gc/Mmux_M_tiles_type_d<10>147
    SLICE_X13Y54.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1413
                                                       gl/gc/M_tiles_type_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.204ns (3.650ns logic, 15.554ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_3 (FF)
  Destination:          gl/gc/M_tiles_type_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.209ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_3 to gl/gc/M_tiles_type_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y60.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[3]
                                                       gl/gc/M_tiles_type_q_3
    SLICE_X13Y35.B3      net (fanout=4)        2.813   gl/gc/M_tiles_type_q[3]
    SLICE_X13Y35.BMUX    Tilo                  0.337   gl/gc/Sh1142
                                                       gl/gc/Sh141921
    SLICE_X9Y27.B3       net (fanout=4)        1.688   gl/gc/Sh14192
    SLICE_X9Y27.B        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58222
    SLICE_X9Y27.A3       net (fanout=1)        0.814   gl/gc/Sh58222
    SLICE_X9Y27.A        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58224
    SLICE_X14Y35.A6      net (fanout=3)        1.304   gl/gc/Sh5822
    SLICE_X14Y35.A       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh5825
    SLICE_X11Y50.C3      net (fanout=316)      3.992   gl/gc/Sh582
    SLICE_X11Y50.C       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13494
    SLICE_X11Y50.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o13493
    SLICE_X11Y50.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13499
    SLICE_X11Y49.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o_mmx_out269
    SLICE_X11Y49.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/left_level_state[2]_AND_1350_o12003
    SLICE_X11Y49.B3      net (fanout=3)        2.535   gl/gc/left_level_state[2]_AND_1350_o_mmx_out198
    SLICE_X11Y49.B       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>2111
    SLICE_X10Y53.B5      net (fanout=2)        0.669   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>_mmx_out5
    SLICE_X10Y53.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>145
    SLICE_X10Y53.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X10Y53.A       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X13Y54.A2      net (fanout=1)        1.145   gl/gc/Mmux_M_tiles_type_d<10>147
    SLICE_X13Y54.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1413
                                                       gl/gc/M_tiles_type_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.209ns (3.399ns logic, 15.810ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/M_game_states_q_FSM_FFd1 (FF)
  Destination:          gl/gc/M_tiles_type_q_78 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.253ns (Levels of Logic = 10)
  Clock Path Skew:      0.020ns (0.772 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/M_game_states_q_FSM_FFd1 to gl/gc/M_tiles_type_q_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y38.AQ       Tcko                  0.476   gl/M_game_states_q_FSM_FFd2
                                                       gl/M_game_states_q_FSM_FFd1
    SLICE_X7Y46.B1       net (fanout=12)       2.343   gl/M_game_states_q_FSM_FFd1
    SLICE_X7Y46.B        Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1011
                                                       gl/M_game_states_q_M_gc_level_state<1>1
    SLICE_X9Y44.A1       net (fanout=131)      1.120   gl/M_gc_level_state[1]
    SLICE_X9Y44.A        Tilo                  0.259   gl/gc/N9
                                                       gl/gc/up_level_state[2]_AND_3_o<0>1
    SLICE_X9Y44.C2       net (fanout=308)      0.612   gl/gc/up_level_state[2]_AND_3_o
    SLICE_X9Y44.C        Tilo                  0.259   gl/gc/N9
                                                       gl/gc/up_level_state[2]_AND_3_o110011
    SLICE_X10Y27.B3      net (fanout=25)       3.768   gl/gc/up_level_state[2]_AND_3_o110011
    SLICE_X10Y27.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out56
                                                       gl/gc/up_level_state[2]_AND_3_o1101121
    SLICE_X7Y5.A2        net (fanout=80)       4.115   gl/gc/up_level_state[2]_AND_3_o110112
    SLICE_X7Y5.A         Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1151
                                                       gl/gc/down_level_state[2]_AND_1310_o11514
    SLICE_X7Y5.B1        net (fanout=1)        1.785   gl/gc/down_level_state[2]_AND_1310_o_mmx_out172
    SLICE_X7Y5.B         Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1151
                                                       gl/gc/left_level_state[2]_AND_1350_o1511
    SLICE_X8Y6.A5        net (fanout=4)        0.771   gl/gc/left_level_state[2]_AND_1350_o_mmx_out124
    SLICE_X8Y6.A         Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<78>_mmx_out
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<78>2321
    SLICE_X9Y5.B5        net (fanout=2)        0.419   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<78>232
    SLICE_X9Y5.B         Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d2602
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<78>295
    SLICE_X8Y5.B1        net (fanout=2)        0.724   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<78>_mmx_out3
    SLICE_X8Y5.B         Tilo                  0.254   gl/gc/M_tiles_type_q[79]
                                                       gl/gc/Mmux_M_tiles_type_d2601
    SLICE_X8Y5.A3        net (fanout=1)        0.484   gl/gc/Mmux_M_tiles_type_d260
    SLICE_X8Y5.CLK       Tas                   0.339   gl/gc/M_tiles_type_q[79]
                                                       gl/gc/Mmux_M_tiles_type_d2606
                                                       gl/gc/M_tiles_type_q_78
    -------------------------------------------------  ---------------------------
    Total                                     19.253ns (3.112ns logic, 16.141ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/M_game_states_q_FSM_FFd1 (FF)
  Destination:          gl/gc/M_tiles_type_q_78 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.250ns (Levels of Logic = 10)
  Clock Path Skew:      0.020ns (0.772 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/M_game_states_q_FSM_FFd1 to gl/gc/M_tiles_type_q_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y38.AQ       Tcko                  0.476   gl/M_game_states_q_FSM_FFd2
                                                       gl/M_game_states_q_FSM_FFd1
    SLICE_X7Y46.B1       net (fanout=12)       2.343   gl/M_game_states_q_FSM_FFd1
    SLICE_X7Y46.B        Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1011
                                                       gl/M_game_states_q_M_gc_level_state<1>1
    SLICE_X9Y44.A1       net (fanout=131)      1.120   gl/M_gc_level_state[1]
    SLICE_X9Y44.A        Tilo                  0.259   gl/gc/N9
                                                       gl/gc/up_level_state[2]_AND_3_o<0>1
    SLICE_X9Y44.C2       net (fanout=308)      0.612   gl/gc/up_level_state[2]_AND_3_o
    SLICE_X9Y44.C        Tilo                  0.259   gl/gc/N9
                                                       gl/gc/up_level_state[2]_AND_3_o110011
    SLICE_X10Y27.B3      net (fanout=25)       3.768   gl/gc/up_level_state[2]_AND_3_o110011
    SLICE_X10Y27.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out56
                                                       gl/gc/up_level_state[2]_AND_3_o1101121
    SLICE_X7Y5.A2        net (fanout=80)       4.115   gl/gc/up_level_state[2]_AND_3_o110112
    SLICE_X7Y5.A         Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1151
                                                       gl/gc/down_level_state[2]_AND_1310_o11514
    SLICE_X7Y5.B1        net (fanout=1)        1.785   gl/gc/down_level_state[2]_AND_1310_o_mmx_out172
    SLICE_X7Y5.B         Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1151
                                                       gl/gc/left_level_state[2]_AND_1350_o1511
    SLICE_X8Y6.A5        net (fanout=4)        0.771   gl/gc/left_level_state[2]_AND_1350_o_mmx_out124
    SLICE_X8Y6.A         Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<78>_mmx_out
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<78>2321
    SLICE_X8Y6.B4        net (fanout=2)        0.441   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<78>232
    SLICE_X8Y6.B         Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<78>_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d25818
    SLICE_X8Y5.B4        net (fanout=2)        0.704   gl/gc/Mmux_M_tiles_type_d2581
    SLICE_X8Y5.B         Tilo                  0.254   gl/gc/M_tiles_type_q[79]
                                                       gl/gc/Mmux_M_tiles_type_d2601
    SLICE_X8Y5.A3        net (fanout=1)        0.484   gl/gc/Mmux_M_tiles_type_d260
    SLICE_X8Y5.CLK       Tas                   0.339   gl/gc/M_tiles_type_q[79]
                                                       gl/gc/Mmux_M_tiles_type_d2606
                                                       gl/gc/M_tiles_type_q_78
    -------------------------------------------------  ---------------------------
    Total                                     19.250ns (3.107ns logic, 16.143ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_61 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.262ns (Levels of Logic = 10)
  Clock Path Skew:      0.035ns (0.741 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   gl/gc/M_player_pos_q[0]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X17Y21.A4      net (fanout=579)      1.962   gl/gc/M_player_pos_q[0]
    SLICE_X17Y21.A       Tilo                  0.259   gl/gc/N285
                                                       gl/gc/Sh13711
    SLICE_X16Y34.B2      net (fanout=4)        1.488   gl/gc/Sh1371
    SLICE_X16Y34.B       Tilo                  0.254   gl/gc/Sh19198
                                                       gl/gc/Sh258613
    SLICE_X14Y30.D4      net (fanout=1)        0.775   gl/gc/Sh258613
    SLICE_X14Y30.CMUX    Topdc                 0.402   gl/gc/Sh258614
                                                       gl/gc/Sh258618_F
                                                       gl/gc/Sh258618
    SLICE_X13Y39.A1      net (fanout=6)        1.990   gl/gc/Sh25861
    SLICE_X13Y39.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o11161
                                                       gl/gc/Sh25883
    SLICE_X9Y31.B1       net (fanout=281)      1.672   gl/gc/Sh2588
    SLICE_X9Y31.B        Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<53>232
                                                       gl/gc/Mmux_M_tiles_type_d100161311
    SLICE_X12Y5.B2       net (fanout=80)       5.801   gl/gc/Mmux_M_tiles_type_d10016131
    SLICE_X12Y5.B        Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o_mmx_out44
                                                       gl/gc/Mmux_M_tiles_type_d18616
    SLICE_X12Y5.A5       net (fanout=1)        0.247   gl/gc/Mmux_M_tiles_type_d18616
    SLICE_X12Y5.A        Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o_mmx_out44
                                                       gl/gc/Mmux_M_tiles_type_d18617
    SLICE_X18Y5.B5       net (fanout=1)        0.733   gl/gc/Mmux_M_tiles_type_d18617
    SLICE_X18Y5.B        Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>292
                                                       gl/gc/Mmux_M_tiles_type_d18618
    SLICE_X18Y5.A5       net (fanout=2)        0.204   gl/gc/Mmux_M_tiles_type_d1861
    SLICE_X18Y5.A        Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>292
                                                       gl/gc/Mmux_M_tiles_type_d1885
    SLICE_X18Y9.C4       net (fanout=1)        1.200   gl/gc/Mmux_M_tiles_type_d1884
    SLICE_X18Y9.CLK      Tas                   0.349   gl/gc/M_tiles_type_q[61]
                                                       gl/gc/Mmux_M_tiles_type_d1886
                                                       gl/gc/M_tiles_type_q_61
    -------------------------------------------------  ---------------------------
    Total                                     19.262ns (3.190ns logic, 16.072ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.265ns (Levels of Logic = 14)
  Clock Path Skew:      0.039ns (0.652 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   gl/gc/M_player_pos_q[0]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X16Y41.A3      net (fanout=579)      0.704   gl/gc/M_player_pos_q[0]
    SLICE_X16Y41.A       Tilo                  0.254   gl/gc/M_player_pos_q[1]
                                                       gl/gc/n3945<3>1
    SLICE_X18Y40.CX      net (fanout=2)        0.648   gl/gc/n3945[3]
    SLICE_X18Y40.COUT    Tcxcy                 0.134   gl/gc/Maddsub_n47311_Madd2_cy[4]
                                                       gl/gc/Maddsub_n47311_Madd2_cy<4>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   gl/gc/Maddsub_n47311_Madd2_cy[4]
    SLICE_X18Y41.AMUX    Tcina                 0.210   gl/gc/down_level_state[2]_AND_1310_o_mmx_out340
                                                       gl/gc/Maddsub_n47311_Madd2_xor<6>
    SLICE_X17Y31.A5      net (fanout=66)       1.283   gl/gc/Maddsub_n47311_5
    SLICE_X17Y31.A       Tilo                  0.259   gl/gc/Sh14331
                                                       gl/gc/Maddsub_n47311_Madd1_xor<5>11
    SLICE_X9Y27.B4       net (fanout=17)       1.399   gl/gc/n2489<5>1
    SLICE_X9Y27.B        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58222
    SLICE_X9Y27.A3       net (fanout=1)        0.814   gl/gc/Sh58222
    SLICE_X9Y27.A        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58224
    SLICE_X14Y35.A6      net (fanout=3)        1.304   gl/gc/Sh5822
    SLICE_X14Y35.A       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh5825
    SLICE_X11Y50.C3      net (fanout=316)      3.992   gl/gc/Sh582
    SLICE_X11Y50.C       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13494
    SLICE_X11Y50.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o13493
    SLICE_X11Y50.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13499
    SLICE_X11Y49.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o_mmx_out269
    SLICE_X11Y49.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/left_level_state[2]_AND_1350_o12003
    SLICE_X11Y49.B3      net (fanout=3)        2.535   gl/gc/left_level_state[2]_AND_1350_o_mmx_out198
    SLICE_X11Y49.B       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>2111
    SLICE_X10Y53.B5      net (fanout=2)        0.669   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>_mmx_out5
    SLICE_X10Y53.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>145
    SLICE_X10Y53.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X10Y53.A       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X13Y54.A2      net (fanout=1)        1.145   gl/gc/Mmux_M_tiles_type_d<10>147
    SLICE_X13Y54.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1413
                                                       gl/gc/M_tiles_type_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.265ns (3.919ns logic, 15.346ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_59 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.247ns (Levels of Logic = 11)
  Clock Path Skew:      0.031ns (0.739 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.CQ      Tcko                  0.525   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y28.C1      net (fanout=247)      2.368   gl/gc/M_player_pos_q[1]
    SLICE_X13Y28.CMUX    Tilo                  0.337   gl/gc/Sh1302
                                                       gl/gc/Madd_n2855_Madd_xor<5>111
    SLICE_X13Y28.A1      net (fanout=48)       0.838   gl/gc/Madd_n2855_Madd_xor<5>11
    SLICE_X13Y28.A       Tilo                  0.259   gl/gc/Sh1302
                                                       gl/gc/Sh258633
    SLICE_X12Y30.A1      net (fanout=1)        0.933   gl/gc/Sh258633
    SLICE_X12Y30.A       Tilo                  0.254   gl/gc/Sh25866
                                                       gl/gc/Sh258634
    SLICE_X12Y30.D3      net (fanout=2)        0.370   gl/gc/Sh25863
    SLICE_X12Y30.D       Tilo                  0.254   gl/gc/Sh25866
                                                       gl/gc/Sh25864
    SLICE_X12Y30.C4      net (fanout=3)        0.469   gl/gc/Sh25866
    SLICE_X12Y30.C       Tilo                  0.255   gl/gc/Sh25866
                                                       gl/gc/Sh25865
    SLICE_X12Y21.A1      net (fanout=409)      3.533   gl/gc/Sh2586
    SLICE_X12Y21.A       Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d27411
                                                       gl/gc/Mmux_M_tiles_type_d162131
    SLICE_X12Y9.D1       net (fanout=77)       3.639   gl/gc/Mmux_M_tiles_type_d16213
    SLICE_X12Y9.D        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d17411
                                                       gl/gc/Mmux_M_tiles_type_d17411
    SLICE_X17Y7.B4       net (fanout=1)        1.461   gl/gc/Mmux_M_tiles_type_d17411
    SLICE_X17Y7.B        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d17415
                                                       gl/gc/Mmux_M_tiles_type_d17414
    SLICE_X18Y6.B5       net (fanout=1)        0.468   gl/gc/Mmux_M_tiles_type_d17414
    SLICE_X18Y6.B        Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d1764
                                                       gl/gc/Mmux_M_tiles_type_d17418
    SLICE_X18Y6.D1       net (fanout=2)        0.554   gl/gc/Mmux_M_tiles_type_d1741
    SLICE_X18Y6.D        Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d1764
                                                       gl/gc/Mmux_M_tiles_type_d1765
    SLICE_X19Y7.C3       net (fanout=1)        1.120   gl/gc/Mmux_M_tiles_type_d1764
    SLICE_X19Y7.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[59]
                                                       gl/gc/Mmux_M_tiles_type_d1766
                                                       gl/gc/M_tiles_type_q_59
    -------------------------------------------------  ---------------------------
    Total                                     19.247ns (3.494ns logic, 15.753ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.282ns (Levels of Logic = 12)
  Clock Path Skew:      0.066ns (0.772 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   gl/gc/M_player_pos_q[0]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X8Y25.A3       net (fanout=579)      1.979   gl/gc/M_player_pos_q[0]
    SLICE_X8Y25.AMUX     Tilo                  0.326   gl/gc/Sh14902
                                                       gl/gc/Sh148611
    SLICE_X13Y34.A1      net (fanout=4)        2.515   gl/gc/Sh14861
    SLICE_X13Y34.A       Tilo                  0.259   gl/gc/Sh19181
                                                       gl/gc/Sh19195_SW0
    SLICE_X13Y34.B6      net (fanout=1)        0.143   gl/gc/N507
    SLICE_X13Y34.B       Tilo                  0.259   gl/gc/Sh19181
                                                       gl/gc/Sh19195
    SLICE_X14Y35.C4      net (fanout=3)        0.616   gl/gc/Sh19195
    SLICE_X14Y35.C       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh191917
    SLICE_X12Y32.B1      net (fanout=237)      2.501   gl/gc/Sh1919
    SLICE_X12Y32.BMUX    Tilo                  0.326   gl/gc/Sh1331
                                                       gl/gc/up_level_state[2]_AND_3_o126021
    SLICE_X14Y3.A5       net (fanout=70)       4.690   gl/gc/up_level_state[2]_AND_3_o12582
    SLICE_X14Y3.A        Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<79>2
                                                       gl/gc/down_level_state[2]_AND_1310_o11782
    SLICE_X13Y3.A1       net (fanout=1)        0.743   gl/gc/down_level_state[2]_AND_1310_o11781
    SLICE_X13Y3.A        Tilo                  0.259   gl/gc/up_level_state[2]_AND_3_o11731
                                                       gl/gc/down_level_state[2]_AND_1310_o11781_SW0
    SLICE_X10Y5.C5       net (fanout=1)        0.829   gl/gc/N358
    SLICE_X10Y5.C        Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<79>291
                                                       gl/gc/down_level_state[2]_AND_1310_o11783
    SLICE_X10Y5.D5       net (fanout=2)        0.257   gl/gc/down_level_state[2]_AND_1310_o_mmx_out185
    SLICE_X10Y5.D        Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<79>291
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<79>292
    SLICE_X10Y4.A6       net (fanout=1)        0.327   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<79>291
    SLICE_X10Y4.A        Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d2642
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<79>295
    SLICE_X8Y5.D5        net (fanout=2)        0.599   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<79>_mmx_out3
    SLICE_X8Y5.D         Tilo                  0.254   gl/gc/M_tiles_type_q[79]
                                                       gl/gc/Mmux_M_tiles_type_d2641
    SLICE_X8Y5.C4        net (fanout=1)        0.456   gl/gc/Mmux_M_tiles_type_d264
    SLICE_X8Y5.CLK       Tas                   0.339   gl/gc/M_tiles_type_q[79]
                                                       gl/gc/Mmux_M_tiles_type_d2646
                                                       gl/gc/M_tiles_type_q_79
    -------------------------------------------------  ---------------------------
    Total                                     19.282ns (3.627ns logic, 15.655ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.252ns (Levels of Logic = 14)
  Clock Path Skew:      0.039ns (0.652 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   gl/gc/M_player_pos_q[0]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X16Y41.A3      net (fanout=579)      0.704   gl/gc/M_player_pos_q[0]
    SLICE_X16Y41.A       Tilo                  0.254   gl/gc/M_player_pos_q[1]
                                                       gl/gc/n3945<3>1
    SLICE_X18Y40.DX      net (fanout=2)        0.648   gl/gc/n3945[3]
    SLICE_X18Y40.COUT    Tdxcy                 0.121   gl/gc/Maddsub_n47311_Madd2_cy[4]
                                                       gl/gc/Maddsub_n47311_Madd2_cy<4>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   gl/gc/Maddsub_n47311_Madd2_cy[4]
    SLICE_X18Y41.AMUX    Tcina                 0.210   gl/gc/down_level_state[2]_AND_1310_o_mmx_out340
                                                       gl/gc/Maddsub_n47311_Madd2_xor<6>
    SLICE_X17Y31.A5      net (fanout=66)       1.283   gl/gc/Maddsub_n47311_5
    SLICE_X17Y31.A       Tilo                  0.259   gl/gc/Sh14331
                                                       gl/gc/Maddsub_n47311_Madd1_xor<5>11
    SLICE_X9Y27.B4       net (fanout=17)       1.399   gl/gc/n2489<5>1
    SLICE_X9Y27.B        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58222
    SLICE_X9Y27.A3       net (fanout=1)        0.814   gl/gc/Sh58222
    SLICE_X9Y27.A        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58224
    SLICE_X14Y35.A6      net (fanout=3)        1.304   gl/gc/Sh5822
    SLICE_X14Y35.A       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh5825
    SLICE_X11Y50.C3      net (fanout=316)      3.992   gl/gc/Sh582
    SLICE_X11Y50.C       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13494
    SLICE_X11Y50.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o13493
    SLICE_X11Y50.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13499
    SLICE_X11Y49.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o_mmx_out269
    SLICE_X11Y49.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/left_level_state[2]_AND_1350_o12003
    SLICE_X11Y49.B3      net (fanout=3)        2.535   gl/gc/left_level_state[2]_AND_1350_o_mmx_out198
    SLICE_X11Y49.B       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>2111
    SLICE_X10Y53.B5      net (fanout=2)        0.669   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>_mmx_out5
    SLICE_X10Y53.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>145
    SLICE_X10Y53.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X10Y53.A       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X13Y54.A2      net (fanout=1)        1.145   gl/gc/Mmux_M_tiles_type_d<10>147
    SLICE_X13Y54.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1413
                                                       gl/gc/M_tiles_type_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.252ns (3.906ns logic, 15.346ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_22 (FF)
  Destination:          gl/gc/M_tiles_type_q_56 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.166ns (Levels of Logic = 10)
  Clock Path Skew:      -0.040ns (0.744 - 0.784)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_22 to gl/gc/M_tiles_type_q_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y50.AQ      Tcko                  0.476   gl/gc/M_tiles_type_q[23]
                                                       gl/gc/M_tiles_type_q_22
    SLICE_X13Y32.A2      net (fanout=6)        3.352   gl/gc/M_tiles_type_q[22]
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/Sh191832
                                                       gl/gc/Sh191831
    SLICE_X13Y33.C6      net (fanout=1)        0.327   gl/gc/Sh191831
    SLICE_X13Y33.C       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o15001
                                                       gl/gc/Sh191834
    SLICE_X13Y31.C2      net (fanout=2)        1.804   gl/gc/Sh19183
    SLICE_X13Y31.C       Tilo                  0.259   gl/gc/Sh19184
                                                       gl/gc/Sh19184
    SLICE_X13Y31.A2      net (fanout=3)        0.548   gl/gc/Sh19186
    SLICE_X13Y31.A       Tilo                  0.259   gl/gc/Sh19184
                                                       gl/gc/Sh19185
    SLICE_X13Y37.B6      net (fanout=236)      0.889   gl/gc/Sh1918
    SLICE_X13Y37.B       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<12>292
                                                       gl/gc/up_level_state[2]_AND_3_o11221
    SLICE_X18Y5.D2       net (fanout=87)       6.708   gl/gc/up_level_state[2]_AND_3_o1122
    SLICE_X18Y5.D        Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>292
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>293
    SLICE_X18Y5.C6       net (fanout=1)        0.143   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>292
    SLICE_X18Y5.C        Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>292
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>294
    SLICE_X19Y8.A6       net (fanout=1)        0.629   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>293
    SLICE_X19Y8.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1642
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>295
    SLICE_X19Y8.C2       net (fanout=2)        0.535   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<56>_mmx_out3
    SLICE_X19Y8.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1642
                                                       gl/gc/Mmux_M_tiles_type_d1644
    SLICE_X20Y8.A2       net (fanout=1)        1.133   gl/gc/Mmux_M_tiles_type_d1643
    SLICE_X20Y8.CLK      Tas                   0.339   gl/gc/M_tiles_type_q[57]
                                                       gl/gc/Mmux_M_tiles_type_d1646
                                                       gl/gc/M_tiles_type_q_56
    -------------------------------------------------  ---------------------------
    Total                                     19.166ns (3.098ns logic, 16.068ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.241ns (Levels of Logic = 13)
  Clock Path Skew:      0.039ns (0.652 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   gl/gc/M_player_pos_q[0]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X17Y40.C3      net (fanout=579)      0.477   gl/gc/M_player_pos_q[0]
    SLICE_X17Y40.C       Tilo                  0.259   gl/gc/M_player_pos_q[0]
                                                       gl/gc/n3945<1>1
    SLICE_X18Y40.BX      net (fanout=79)       0.518   gl/gc/n3945[1]
    SLICE_X18Y40.CMUX    Taxc                  0.340   gl/gc/Maddsub_n47311_Madd2_cy[4]
                                                       gl/gc/Maddsub_n47311_Madd2_cy<4>
    SLICE_X17Y31.A4      net (fanout=58)       1.618   gl/gc/Maddsub_n47311_3
    SLICE_X17Y31.A       Tilo                  0.259   gl/gc/Sh14331
                                                       gl/gc/Maddsub_n47311_Madd1_xor<5>11
    SLICE_X9Y27.B4       net (fanout=17)       1.399   gl/gc/n2489<5>1
    SLICE_X9Y27.B        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58222
    SLICE_X9Y27.A3       net (fanout=1)        0.814   gl/gc/Sh58222
    SLICE_X9Y27.A        Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58224
    SLICE_X14Y35.A6      net (fanout=3)        1.304   gl/gc/Sh5822
    SLICE_X14Y35.A       Tilo                  0.235   gl/gc/Sh191911
                                                       gl/gc/Sh5825
    SLICE_X11Y50.C3      net (fanout=316)      3.992   gl/gc/Sh582
    SLICE_X11Y50.C       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13494
    SLICE_X11Y50.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o13493
    SLICE_X11Y50.A       Tilo                  0.259   gl/gc/down_level_state[2]_AND_1310_o1349
                                                       gl/gc/down_level_state[2]_AND_1310_o13499
    SLICE_X11Y49.A6      net (fanout=1)        0.327   gl/gc/down_level_state[2]_AND_1310_o_mmx_out269
    SLICE_X11Y49.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/left_level_state[2]_AND_1350_o12003
    SLICE_X11Y49.B3      net (fanout=3)        2.535   gl/gc/left_level_state[2]_AND_1350_o_mmx_out198
    SLICE_X11Y49.B       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o_mmx_out194
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>2111
    SLICE_X10Y53.B5      net (fanout=2)        0.669   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<26>_mmx_out5
    SLICE_X10Y53.B       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>145
    SLICE_X10Y53.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X10Y53.A       Tilo                  0.235   gl/gc/Sh1919_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>146
    SLICE_X13Y54.A2      net (fanout=1)        1.145   gl/gc/Mmux_M_tiles_type_d<10>147
    SLICE_X13Y54.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1413
                                                       gl/gc/M_tiles_type_q_26
    -------------------------------------------------  ---------------------------
    Total                                     19.241ns (3.920ns logic, 15.321ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.270ns (Levels of Logic = 11)
  Clock Path Skew:      0.068ns (0.681 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   gl/gc/M_player_pos_q[0]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X16Y41.A3      net (fanout=579)      0.704   gl/gc/M_player_pos_q[0]
    SLICE_X16Y41.A       Tilo                  0.254   gl/gc/M_player_pos_q[1]
                                                       gl/gc/n3945<3>1
    SLICE_X18Y40.CX      net (fanout=2)        0.648   gl/gc/n3945[3]
    SLICE_X18Y40.DMUX    Tcxd                  0.281   gl/gc/Maddsub_n47311_Madd2_cy[4]
                                                       gl/gc/Maddsub_n47311_Madd2_cy<4>
    SLICE_X17Y35.A5      net (fanout=43)       1.034   gl/gc/Maddsub_n47311_4
    SLICE_X17Y35.A       Tilo                  0.259   gl/gc/Sh5841
                                                       gl/gc/Maddsub_n47311_Madd1_cy<4>11
    SLICE_X20Y45.C3      net (fanout=63)       2.478   gl/gc/Maddsub_n47311_Madd1_cy[4]
    SLICE_X20Y45.C       Tilo                  0.255   gl/gc/_n7038_mmx_out1
                                                       gl/gc/_n7033<6>11
    SLICE_X8Y57.D4       net (fanout=81)       2.689   gl/gc/_n7033<6>1
    SLICE_X8Y57.D        Tilo                  0.254   gl/gc/_n7232_mmx_out1
                                                       gl/gc/_n723211
    SLICE_X15Y37.B1      net (fanout=2)        2.880   gl/gc/_n7232_mmx_out1
    SLICE_X15Y37.B       Tilo                  0.259   gl/gc/_n7105_mmx_out1
                                                       gl/gc/down_level_state[2]_AND_1310_o1100511
    SLICE_X8Y56.C5       net (fanout=2)        3.414   gl/gc/down_level_state[2]_AND_1310_o110051
    SLICE_X8Y56.C        Tilo                  0.255   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<0>231
                                                       gl/gc/down_level_state[2]_AND_1310_o12003
    SLICE_X8Y56.D5       net (fanout=2)        0.247   gl/gc/down_level_state[2]_AND_1310_o_mmx_out196
    SLICE_X8Y56.D        Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<0>231
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<0>232
    SLICE_X9Y54.C1       net (fanout=1)        0.760   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<0>231
    SLICE_X9Y54.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d44
                                                       gl/gc/M_player_pos_q[4]_Decoder_680_OUT<0>235
    SLICE_X9Y54.D5       net (fanout=2)        0.242   gl/gc/M_player_pos_q[4]_Decoder_680_OUT<0>_mmx_out1
    SLICE_X9Y54.D        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d44
                                                       gl/gc/Mmux_M_tiles_type_d46
    SLICE_X9Y57.A3       net (fanout=1)        0.782   gl/gc/Mmux_M_tiles_type_d44
    SLICE_X9Y57.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[1]
                                                       gl/gc/Mmux_M_tiles_type_d49
                                                       gl/gc/M_tiles_type_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.270ns (3.392ns logic, 15.878ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_0/CK
  Location pin: SLICE_X0Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_1/CK
  Location pin: SLICE_X0Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_2/CK
  Location pin: SLICE_X0Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_3/CK
  Location pin: SLICE_X0Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_4/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_5/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_6/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_7/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_8/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_9/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_10/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_11/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_12/CK
  Location pin: SLICE_X0Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_13/CK
  Location pin: SLICE_X0Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_14/CK
  Location pin: SLICE_X0Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_15/CK
  Location pin: SLICE_X0Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_16/CK
  Location pin: SLICE_X0Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_17/CK
  Location pin: SLICE_X0Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_18/CK
  Location pin: SLICE_X0Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_19/CK
  Location pin: SLICE_X0Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_20/CK
  Location pin: SLICE_X0Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_21/CK
  Location pin: SLICE_X0Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_22/CK
  Location pin: SLICE_X0Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[73]/CLK
  Logical resource: gl/gc/M_tiles_type_q_72/CK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[73]/CLK
  Logical resource: gl/gc/M_tiles_type_q_73/CK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[67]/CLK
  Logical resource: gl/gc/M_tiles_type_q_66/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[67]/CLK
  Logical resource: gl/gc/M_tiles_type_q_67/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_up_cond_q_0/CLK
  Logical resource: gl/gc/M_up_cond_q_0/CK
  Location pin: SLICE_X4Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_step_counter_q[2]/CLK
  Logical resource: gl/gc/M_step_counter_q_1/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.438|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 46971071 paths, 0 nets, and 28939 connections

Design statistics:
   Minimum period:  19.438ns{1}   (Maximum frequency:  51.446MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 19:27:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 296 MB



