INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/CPU_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/extend_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/funcCodeDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module funcCodeDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/register32x32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register32x32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/selector32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/selector5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sim_1/new/CPU_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_core_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
