$date
	Fri Dec 12 05:02:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_CPU $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 # branch_target [31:0] $end
$var wire 1 $ branch_taken_o $end
$var wire 1 % Zero $end
$var wire 32 & WB_WriteData [31:0] $end
$var wire 5 ' WB_WriteAddr_sig [4:0] $end
$var wire 5 ( WB_WriteAddr [4:0] $end
$var wire 1 ) WB_RegWrite_sig $end
$var wire 1 * WB_RegWrite $end
$var wire 32 + WB_ReadData [31:0] $end
$var wire 1 , WB_MemtoReg $end
$var wire 32 - WB_ALU_result [31:0] $end
$var wire 1 . PC_Write $end
$var wire 32 / MEM_rt_data [31:0] $end
$var wire 5 0 MEM_WriteAddr_pass [4:0] $end
$var wire 5 1 MEM_WriteAddr [4:0] $end
$var wire 1 2 MEM_RegWrite_pass $end
$var wire 1 3 MEM_RegWrite $end
$var wire 32 4 MEM_ReadData [31:0] $end
$var wire 1 5 MEM_MemtoReg_pass $end
$var wire 1 6 MEM_MemtoReg $end
$var wire 1 7 MEM_MemWrite $end
$var wire 1 8 MEM_MemRead $end
$var wire 32 9 MEM_ALU_result_pass [31:0] $end
$var wire 32 : MEM_ALU_result [31:0] $end
$var wire 32 ; IF_pc_plus4 [31:0] $end
$var wire 32 < IF_instr [31:0] $end
$var wire 1 = IF_ID_Write $end
$var wire 32 > ID_rt_data [31:0] $end
$var wire 5 ? ID_rt_addr [4:0] $end
$var wire 32 @ ID_rs_data [31:0] $end
$var wire 5 A ID_rs_addr [4:0] $end
$var wire 5 B ID_rd_addr [4:0] $end
$var wire 32 C ID_pc_plus4 [31:0] $end
$var wire 32 D ID_instr [31:0] $end
$var wire 32 E ID_imm [31:0] $end
$var wire 6 F ID_funct [5:0] $end
$var wire 1 G ID_RegWrite $end
$var wire 1 H ID_MemtoReg $end
$var wire 1 I ID_MemWrite $end
$var wire 1 J ID_MemRead $end
$var wire 1 K ID_EX_Flush $end
$var wire 1 L ID_ALUSrc $end
$var wire 2 M ID_ALUOp [1:0] $end
$var wire 2 N ForwardB [1:0] $end
$var wire 2 O ForwardA [1:0] $end
$var wire 32 P EX_rt_forwarded [31:0] $end
$var wire 32 Q EX_rt_data [31:0] $end
$var wire 5 R EX_rt_addr_pass [4:0] $end
$var wire 5 S EX_rt_addr [4:0] $end
$var wire 32 T EX_rs_data [31:0] $end
$var wire 5 U EX_rs_addr_pass [4:0] $end
$var wire 5 V EX_rs_addr [4:0] $end
$var wire 5 W EX_rd_addr [4:0] $end
$var wire 32 X EX_imm [31:0] $end
$var wire 6 Y EX_funct [5:0] $end
$var wire 5 Z EX_dest_reg [4:0] $end
$var wire 1 [ EX_RegWrite_pass $end
$var wire 1 \ EX_RegWrite $end
$var wire 1 ] EX_MemtoReg_pass $end
$var wire 1 ^ EX_MemtoReg $end
$var wire 1 _ EX_MemWrite_pass $end
$var wire 1 ` EX_MemWrite $end
$var wire 1 a EX_MemRead_pass $end
$var wire 1 b EX_MemRead $end
$var wire 32 c EX_ALU_result [31:0] $end
$var wire 1 d EX_ALUSrc $end
$var wire 2 e EX_ALUOp [1:0] $end
$var wire 1 f Branch $end
$scope module EX_MEM_reg $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 g rt_i [31:0] $end
$var wire 5 h rd_i [4:0] $end
$var wire 1 [ RegWrite_i $end
$var wire 1 ] MemtoReg_i $end
$var wire 1 _ MemWrite_i $end
$var wire 1 a MemRead_i $end
$var wire 32 i ALU_i [31:0] $end
$var reg 32 j ALU_o [31:0] $end
$var reg 1 8 MemRead_o $end
$var reg 1 7 MemWrite_o $end
$var reg 1 6 MemtoReg_o $end
$var reg 1 3 RegWrite_o $end
$var reg 5 k rd_o [4:0] $end
$var reg 32 l rt_o [31:0] $end
$upscope $end
$scope module EX_stage $end
$var wire 32 m ALU_result_o [31:0] $end
$var wire 32 n EXMEM_ALU_i [31:0] $end
$var wire 1 a MemRead_o $end
$var wire 1 _ MemWrite_o $end
$var wire 1 ] MemtoReg_o $end
$var wire 1 [ RegWrite_o $end
$var wire 5 o dest_reg_o [4:0] $end
$var wire 5 p rs_addr_o [4:0] $end
$var wire 5 q rt_addr_o [4:0] $end
$var wire 32 r rt_data_o [31:0] $end
$var wire 32 s rt_data_i [31:0] $end
$var wire 5 t rt_addr_i [4:0] $end
$var wire 32 u rs_data_i [31:0] $end
$var wire 5 v rs_addr_i [4:0] $end
$var wire 5 w rd_addr_i [4:0] $end
$var wire 32 x imm_i [31:0] $end
$var wire 6 y funct_i [5:0] $end
$var wire 5 z dest_reg [4:0] $end
$var wire 1 \ RegWrite_i $end
$var wire 1 ^ MemtoReg_i $end
$var wire 1 ` MemWrite_i $end
$var wire 1 b MemRead_i $end
$var wire 32 { MEMWB_WriteData_i [31:0] $end
$var wire 2 | ForwardB_i [1:0] $end
$var wire 2 } ForwardA_i [1:0] $end
$var wire 32 ~ ALU_src2 [31:0] $end
$var wire 32 !" ALU_result [31:0] $end
$var wire 1 d ALUSrc_i $end
$var wire 2 "" ALUOp_i [1:0] $end
$var reg 4 #" ALU_control [3:0] $end
$var reg 32 $" ALU_src1 [31:0] $end
$var reg 32 %" rt_forwarded [31:0] $end
$scope module alu $end
$var wire 4 &" ALU_control [3:0] $end
$var wire 32 '" src1 [31:0] $end
$var wire 32 (" src2 [31:0] $end
$var reg 32 )" result [31:0] $end
$upscope $end
$upscope $end
$scope module ID_EX_reg $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 *" rt_i [31:0] $end
$var wire 5 +" rt_addr_i [4:0] $end
$var wire 32 ," rs_i [31:0] $end
$var wire 5 -" rs_addr_i [4:0] $end
$var wire 5 ." rd_addr_i [4:0] $end
$var wire 32 /" imm_i [31:0] $end
$var wire 6 0" funct_i [5:0] $end
$var wire 1 G RegWrite_i $end
$var wire 1 H MemtoReg_i $end
$var wire 1 I MemWrite_i $end
$var wire 1 J MemRead_i $end
$var wire 1 K ID_EX_Flush $end
$var wire 1 L ALUSrc_i $end
$var wire 2 1" ALUOp_i [1:0] $end
$var reg 2 2" ALUOp_o [1:0] $end
$var reg 1 d ALUSrc_o $end
$var reg 1 b MemRead_o $end
$var reg 1 ` MemWrite_o $end
$var reg 1 ^ MemtoReg_o $end
$var reg 1 \ RegWrite_o $end
$var reg 6 3" funct_o [5:0] $end
$var reg 32 4" imm_o [31:0] $end
$var reg 5 5" rd_addr_o [4:0] $end
$var reg 5 6" rs_addr_o [4:0] $end
$var reg 32 7" rs_o [31:0] $end
$var reg 5 8" rt_addr_o [4:0] $end
$var reg 32 9" rt_o [31:0] $end
$upscope $end
$scope module ID_stage $end
$var wire 1 ! clk $end
$var wire 6 :" funct_o [5:0] $end
$var wire 5 ;" rd_addr_o [4:0] $end
$var wire 5 <" rs_addr_o [4:0] $end
$var wire 1 " rst $end
$var wire 5 =" rt_addr_o [4:0] $end
$var wire 32 >" rt_data_o [31:0] $end
$var wire 5 ?" rt [4:0] $end
$var wire 32 @" rs_data_o [31:0] $end
$var wire 5 A" rs [4:0] $end
$var wire 5 B" rd [4:0] $end
$var wire 32 C" pc_plus4_i [31:0] $end
$var wire 6 D" opcode [5:0] $end
$var wire 32 E" instr_i [31:0] $end
$var wire 32 F" imm_o [31:0] $end
$var wire 16 G" imm16 [15:0] $end
$var wire 6 H" funct [5:0] $end
$var wire 32 I" branch_target_o [31:0] $end
$var wire 1 % Zero_o $end
$var wire 32 J" WB_WriteData_i [31:0] $end
$var wire 5 K" WB_WriteAddr_i [4:0] $end
$var wire 1 * WB_RegWrite_i $end
$var wire 1 G RegWrite_o $end
$var wire 1 H MemtoReg_o $end
$var wire 1 I MemWrite_o $end
$var wire 1 J MemRead_o $end
$var wire 1 f Branch_o $end
$var wire 1 L ALUSrc_o $end
$var wire 2 L" ALUOp_o [1:0] $end
$scope module DEC $end
$var wire 6 M" instr_op_i [5:0] $end
$var reg 2 N" ALUOp_o [1:0] $end
$var reg 1 L ALUSrc_o $end
$var reg 1 f Branch_o $end
$var reg 1 J MemRead_o $end
$var reg 1 I MemWrite_o $end
$var reg 1 H MemtoReg_o $end
$var reg 1 G RegWrite_o $end
$upscope $end
$scope module RF $end
$var wire 5 O" RSaddr_i [4:0] $end
$var wire 5 P" RTaddr_i [4:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 * RegWrite_i $end
$var wire 32 Q" RTdata_o [31:0] $end
$var wire 32 R" RSdata_o [31:0] $end
$var wire 32 S" RDdata_i [31:0] $end
$var wire 5 T" RDaddr_i [4:0] $end
$var integer 32 U" i [31:0] $end
$upscope $end
$scope module SE $end
$var wire 16 V" data_i [15:0] $end
$var wire 32 W" data_o [31:0] $end
$upscope $end
$upscope $end
$scope module IF_ID_reg $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 X" pc_i [31:0] $end
$var wire 32 Y" instr_i [31:0] $end
$var wire 1 = IF_ID_Write $end
$var reg 32 Z" instr_o [31:0] $end
$var reg 32 [" pc_o [31:0] $end
$upscope $end
$scope module IF_stage $end
$var wire 1 f Branch_i $end
$var wire 1 % Zero_i $end
$var wire 1 \" branch_taken $end
$var wire 1 $ branch_taken_o $end
$var wire 32 ]" branch_target_i [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 ^" pc_plus4_o [31:0] $end
$var wire 32 _" pc_next [31:0] $end
$var wire 32 `" instr_o [31:0] $end
$var wire 1 . PC_Write $end
$var reg 32 a" pc_reg [31:0] $end
$scope module IMEM $end
$var wire 32 b" addr_i [31:0] $end
$var wire 32 c" instr_o [31:0] $end
$upscope $end
$upscope $end
$scope module MEM_WB_reg $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 d" read_data_i [31:0] $end
$var wire 5 e" rd_i [4:0] $end
$var wire 1 2 RegWrite_i $end
$var wire 1 5 MemtoReg_i $end
$var wire 32 f" ALU_i [31:0] $end
$var reg 32 g" ALU_o [31:0] $end
$var reg 1 , MemtoReg_o $end
$var reg 1 * RegWrite_o $end
$var reg 5 h" rd_o [4:0] $end
$var reg 32 i" read_data_o [31:0] $end
$upscope $end
$scope module MEM_stage $end
$var wire 32 j" ALU_result_i [31:0] $end
$var wire 32 k" ALU_result_o [31:0] $end
$var wire 1 8 MemRead_i $end
$var wire 1 7 MemWrite_i $end
$var wire 1 6 MemtoReg_i $end
$var wire 1 5 MemtoReg_o $end
$var wire 1 3 RegWrite_i $end
$var wire 1 2 RegWrite_o $end
$var wire 1 ! clk $end
$var wire 5 l" dest_reg_i [4:0] $end
$var wire 5 m" dest_reg_o [4:0] $end
$var wire 1 " rst $end
$var wire 32 n" rt_data_i [31:0] $end
$var wire 32 o" read_data_o [31:0] $end
$scope module DMEM $end
$var wire 1 8 MemRead_i $end
$var wire 1 7 MemWrite_i $end
$var wire 32 p" addr_i [31:0] $end
$var wire 1 ! clk $end
$var wire 32 q" write_data_i [31:0] $end
$var wire 32 r" read_data_o [31:0] $end
$upscope $end
$upscope $end
$scope module WB_stage $end
$var wire 32 s" ALU_result_i [31:0] $end
$var wire 1 , MemtoReg_i $end
$var wire 1 * RegWrite_i $end
$var wire 1 ) WB_RegWrite_o $end
$var wire 5 t" WB_WriteAddr_o [4:0] $end
$var wire 5 u" dest_reg_i [4:0] $end
$var wire 32 v" read_data_i [31:0] $end
$var wire 32 w" WB_WriteData_o [31:0] $end
$upscope $end
$scope module forward $end
$var wire 1 3 EX_MEM_RegWrite $end
$var wire 5 x" EX_MEM_rd [4:0] $end
$var wire 5 y" ID_EX_rs [4:0] $end
$var wire 5 z" ID_EX_rt [4:0] $end
$var wire 1 * MEM_WB_RegWrite $end
$var wire 5 {" MEM_WB_rd [4:0] $end
$var reg 2 |" ForwardA [1:0] $end
$var reg 2 }" ForwardB [1:0] $end
$upscope $end
$scope module hazard $end
$var wire 1 3 EX_MEM_RegWrite $end
$var wire 5 ~" EX_MEM_writeReg [4:0] $end
$var wire 1 b ID_EX_MemRead $end
$var wire 1 \ ID_EX_RegWrite $end
$var wire 5 !# ID_EX_rt [4:0] $end
$var wire 5 "# ID_EX_writeReg [4:0] $end
$var wire 1 $ IF_ID_isBranch $end
$var wire 5 ## IF_ID_rs [4:0] $end
$var wire 5 $# IF_ID_rt [4:0] $end
$var wire 1 * MEM_WB_RegWrite $end
$var wire 5 %# MEM_WB_writeReg [4:0] $end
$var reg 1 K ID_EX_Flush $end
$var reg 1 = IF_ID_Write $end
$var reg 1 . PC_Write $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b100000000000010000000000000101 c"
b0 b"
b0 a"
b100000000000010000000000000101 `"
b100 _"
b100 ^"
b0 ]"
0\"
b0 ["
b0 Z"
b100000000000010000000000000101 Y"
b100 X"
b0 W"
b0 V"
b100000 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b10 N"
b0 M"
b10 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b10 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b10 &"
b0 %"
b0 $"
b10 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
0f
b0 e
0d
b0 c
0b
0a
0`
0_
0^
0]
0\
0[
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b10 M
0L
0K
0J
0I
0H
1G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
1=
b100000000000010000000000000101 <
b100 ;
b0 :
b0 9
08
07
06
05
b0 4
03
02
b0 1
b0 0
b0 /
1.
b0 -
0,
b0 +
0*
0)
b0 (
b0 '
b0 &
1%
0$
b0 #
1"
0!
$end
#5000
b100000 U"
1!
#10000
0!
#15000
b100000 U"
1!
#20000
0!
0"
#25000
1L
b0 M
b0 1"
b0 L"
b0 N"
1G
b101 E
b101 /"
b101 F"
b101 W"
b101 G"
b101 V"
b101 F
b101 0"
b101 :"
b101 H"
b1 ?
b1 +"
b1 ="
b1 $#
b1 ?"
b1 P"
b1000 D"
b1000 M"
b1000 _"
b10000001000010000000000000010 <
b10000001000010000000000000010 Y"
b10000001000010000000000000010 `"
b10000001000010000000000000010 c"
b10 e
b10 ""
b10 2"
1[
1\
b11000 #
b11000 I"
b11000 ]"
b100 C
b100 C"
b100 ["
b100000000000010000000000000101 D
b100000000000010000000000000101 E"
b100000000000010000000000000101 Z"
b1000 ;
b1000 X"
b1000 ^"
b100 a"
b100 b"
1!
#30000
0!
#35000
1K
0=
0.
1$
1\"
1f
0L
0G
b101 c
b101 i
b101 m
b101 !"
b101 )"
b10000 _"
b100000000000100000000000001001 <
b100000000000100000000000001001 Y"
b100000000000100000000000001001 `"
b100000000000100000000000001001 c"
b10 E
b10 /"
b10 F"
b10 W"
b10 G"
b10 V"
b10 F
b10 0"
b10 :"
b10 H"
b1 A
b1 -"
b1 <"
b1 ##
b1 A"
b1 O"
b100 D"
b100 M"
b101 ~
b101 ("
b1 Z
b1 h
b1 o
b1 z
b1100 ;
b1100 X"
b1100 ^"
b1000 a"
b1000 b"
b10000 #
b10000 I"
b10000 ]"
b1000 C
b1000 C"
b1000 ["
b10000001000010000000000000010 D
b10000001000010000000000000010 E"
b10000001000010000000000000010 Z"
b1 R
b1 q
b1 S
b1 t
b1 8"
b1 z"
b1 !#
b1 "#
b101 X
b101 x
b101 4"
b101 Y
b101 y
b101 3"
1d
b0 e
b0 ""
b0 2"
12
13
1!
#40000
0!
#45000
b0 c
b0 i
b0 m
b0 !"
b0 )"
b0 Z
b0 h
b0 o
b0 z
b0 ~
b0 ("
1K
0=
0.
1)
1*
b1 0
b1 e"
b1 m"
b1 1
b1 k
b1 l"
b1 x"
b1 ~"
b101 9
b101 f"
b101 k"
b101 :
b101 j
b101 n
b101 j"
b101 p"
b0 R
b0 q
b0 S
b0 t
b0 8"
b0 z"
b0 !#
b0 "#
b0 X
b0 x
b0 4"
b0 Y
b0 y
b0 3"
0d
0[
0\
1!
#50000
0!
#55000
b101 >
b101 *"
b101 >"
b101 Q"
1%
b101 @
b101 ,"
b101 @"
b101 R"
1K
0=
0.
b101 &
b101 {
b101 J"
b101 S"
b101 w"
b0 0
b0 e"
b0 m"
b0 1
b0 k
b0 l"
b0 x"
b0 ~"
b0 9
b0 f"
b0 k"
b0 :
b0 j
b0 n
b0 j"
b0 p"
02
03
b1 '
b1 t"
b1 (
b1 K"
b1 T"
b1 h"
b1 u"
b1 {"
b1 %#
b101 -
b101 g"
b101 s"
1!
#60000
0!
#65000
b0 &
b0 {
b0 J"
b0 S"
b0 w"
0K
1=
1.
b0 '
b0 t"
b0 (
b0 K"
b0 T"
b0 h"
b0 u"
b0 {"
b0 %#
b0 -
b0 g"
b0 s"
0)
0*
1!
#70000
0!
#75000
0$
0\"
b0 >
b0 *"
b0 >"
b0 Q"
1%
b0 @
b0 ,"
b0 @"
b0 R"
1L
1G
0f
b101 ~
b101 ("
b1010 c
b1010 i
b1010 m
b1010 !"
b1010 )"
b100000000000100000000000000111 <
b100000000000100000000000000111 Y"
b100000000000100000000000000111 `"
b100000000000100000000000000111 c"
b10100 _"
b1001 E
b1001 /"
b1001 F"
b1001 W"
b1001 G"
b1001 V"
b1001 F
b1001 0"
b1001 :"
b1001 H"
b10 ?
b10 +"
b10 ="
b10 $#
b10 ?"
b10 P"
b0 A
b0 -"
b0 <"
b0 ##
b0 A"
b0 O"
b1000 D"
b1000 M"
b1 Z
b1 h
b1 o
b1 z
b101 P
b101 g
b101 r
b101 %"
b101 $"
b101 '"
b10100 ;
b10100 X"
b10100 ^"
b10000 a"
b10000 b"
b110000 #
b110000 I"
b110000 ]"
b1100 C
b1100 C"
b1100 ["
b100000000000100000000000001001 D
b100000000000100000000000001001 E"
b100000000000100000000000001001 Z"
b1 R
b1 q
b1 S
b1 t
b1 8"
b1 z"
b1 !#
b1 "#
b1 U
b1 p
b1 V
b1 v
b1 6"
b1 y"
b10 X
b10 x
b10 4"
b101 Q
b101 s
b101 9"
b101 T
b101 u
b101 7"
b10 Y
b10 y
b10 3"
1!
#80000
0!
#85000
b1001 c
b1001 i
b1001 m
b1001 !"
b1001 )"
b10 Z
b10 h
b10 o
b10 z
b0 P
b0 g
b0 r
b0 %"
b0 $"
b0 '"
b1001 ~
b1001 ("
b111 E
b111 /"
b111 F"
b111 W"
b111 G"
b111 V"
b111 F
b111 0"
b111 :"
b111 H"
b11000 _"
bx <
bx Y"
bx `"
bx c"
b1 0
b1 e"
b1 m"
b1 1
b1 k
b1 l"
b1 x"
b1 ~"
b101 /
b101 l
b101 n"
b101 q"
b1010 9
b1010 f"
b1010 k"
b1010 :
b1010 j
b1010 n
b1010 j"
b1010 p"
b10 R
b10 q
b10 S
b10 t
b10 8"
b10 z"
b10 !#
b10 "#
b0 U
b0 p
b0 V
b0 v
b0 6"
b0 y"
b1001 X
b1001 x
b1001 4"
b0 Q
b0 s
b0 9"
b0 T
b0 u
b0 7"
b1001 Y
b1001 y
b1001 3"
1d
1[
1\
b110000 #
b110000 I"
b110000 ]"
b10100 C
b10100 C"
b10100 ["
b100000000000100000000000000111 D
b100000000000100000000000000111 E"
b100000000000100000000000000111 Z"
b11000 ;
b11000 X"
b11000 ^"
b10100 a"
b10100 b"
1!
#90000
0!
#95000
bx >
bx *"
bx >"
bx Q"
x%
bx @
bx ,"
bx @"
bx R"
0L
0G
b111 c
b111 i
b111 m
b111 !"
b111 )"
b11100 _"
bx E
bx /"
bx F"
bx W"
bx G"
bx V"
bx F
bx 0"
bx :"
bx H"
bx B
bx ."
bx ;"
bx B"
bx ?
bx +"
bx ="
bx $#
bx ?"
bx P"
bx A
bx -"
bx <"
bx ##
bx A"
bx O"
bx D"
bx M"
b111 ~
b111 ("
b1001 P
b1001 g
b1001 r
b1001 %"
b10 N
b10 |
b10 }"
b1010 &
b1010 {
b1010 J"
b1010 S"
b1010 w"
b11100 ;
b11100 X"
b11100 ^"
b11000 a"
b11000 b"
bx #
bx I"
bx ]"
b11000 C
b11000 C"
b11000 ["
bx D
bx E"
bx Z"
b111 X
b111 x
b111 4"
b111 Y
b111 y
b111 3"
b10 0
b10 e"
b10 m"
b10 1
b10 k
b10 l"
b10 x"
b10 ~"
b0 /
b0 l
b0 n"
b0 q"
b1001 9
b1001 f"
b1001 k"
b1001 :
b1001 j
b1001 n
b1001 j"
b1001 p"
12
13
b1 '
b1 t"
b1 (
b1 K"
b1 T"
b1 h"
b1 u"
b1 {"
b1 %#
b1010 -
b1010 g"
b1010 s"
1!
#100000
0!
#105000
bx c
bx i
bx m
bx !"
bx )"
b1001 &
b1001 {
b1001 J"
b1001 S"
b1001 w"
bx Z
bx h
bx o
bx z
b0 N
b0 |
b0 }"
bx P
bx g
bx r
bx %"
bx $"
bx '"
bx ~
bx ("
b100000 _"
b10 '
b10 t"
b10 (
b10 K"
b10 T"
b10 h"
b10 u"
b10 {"
b10 %#
b1001 -
b1001 g"
b1001 s"
1)
1*
b1001 /
b1001 l
b1001 n"
b1001 q"
b111 9
b111 f"
b111 k"
b111 :
b111 j
b111 n
b111 j"
b111 p"
bx W
bx w
bx 5"
bx R
bx q
bx S
bx t
bx 8"
bx z"
bx !#
bx "#
bx U
bx p
bx V
bx v
bx 6"
bx y"
bx X
bx x
bx 4"
bx Q
bx s
bx 9"
bx T
bx u
bx 7"
bx Y
bx y
bx 3"
0d
0[
0\
b11100 C
b11100 C"
b11100 ["
b100000 ;
b100000 X"
b100000 ^"
b11100 a"
b11100 b"
1!
#110000
0!
#115000
b100100 _"
b111 &
b111 {
b111 J"
b111 S"
b111 w"
b100100 ;
b100100 X"
b100100 ^"
b100000 a"
b100000 b"
b100000 C
b100000 C"
b100000 ["
bx 0
bx e"
bx m"
bx 1
bx k
bx l"
bx x"
bx ~"
bx /
bx l
bx n"
bx q"
bx 9
bx f"
bx k"
bx :
bx j
bx n
bx j"
bx p"
02
03
b111 -
b111 g"
b111 s"
1!
#120000
0!
#125000
bx &
bx {
bx J"
bx S"
bx w"
b101000 _"
bx '
bx t"
bx (
bx K"
bx T"
bx h"
bx u"
bx {"
bx %#
bx -
bx g"
bx s"
0)
0*
b100100 C
b100100 C"
b100100 ["
b101000 ;
b101000 X"
b101000 ^"
b100100 a"
b100100 b"
1!
#130000
0!
#135000
b101100 _"
b101100 ;
b101100 X"
b101100 ^"
b101000 a"
b101000 b"
b101000 C
b101000 C"
b101000 ["
1!
#140000
0!
#145000
b110000 _"
b101100 C
b101100 C"
b101100 ["
b110000 ;
b110000 X"
b110000 ^"
b101100 a"
b101100 b"
1!
#150000
0!
#155000
b110100 _"
b110100 ;
b110100 X"
b110100 ^"
b110000 a"
b110000 b"
b110000 C
b110000 C"
b110000 ["
1!
#160000
0!
#165000
b111000 _"
b110100 C
b110100 C"
b110100 ["
b111000 ;
b111000 X"
b111000 ^"
b110100 a"
b110100 b"
1!
#170000
0!
#175000
b111100 _"
b111100 ;
b111100 X"
b111100 ^"
b111000 a"
b111000 b"
b111000 C
b111000 C"
b111000 ["
1!
#180000
0!
#185000
b1000000 _"
b111100 C
b111100 C"
b111100 ["
b1000000 ;
b1000000 X"
b1000000 ^"
b111100 a"
b111100 b"
1!
#190000
0!
#195000
b1000100 _"
b1000100 ;
b1000100 X"
b1000100 ^"
b1000000 a"
b1000000 b"
b1000000 C
b1000000 C"
b1000000 ["
1!
#200000
0!
#205000
b1001000 _"
b1000100 C
b1000100 C"
b1000100 ["
b1001000 ;
b1001000 X"
b1001000 ^"
b1000100 a"
b1000100 b"
1!
#210000
0!
#215000
b1001100 _"
b1001100 ;
b1001100 X"
b1001100 ^"
b1001000 a"
b1001000 b"
b1001000 C
b1001000 C"
b1001000 ["
1!
#220000
0!
#225000
b1010000 _"
b1001100 C
b1001100 C"
b1001100 ["
b1010000 ;
b1010000 X"
b1010000 ^"
b1001100 a"
b1001100 b"
1!
#230000
0!
#235000
b1010100 _"
b1010100 ;
b1010100 X"
b1010100 ^"
b1010000 a"
b1010000 b"
b1010000 C
b1010000 C"
b1010000 ["
1!
#240000
0!
#245000
b1011000 _"
b1010100 C
b1010100 C"
b1010100 ["
b1011000 ;
b1011000 X"
b1011000 ^"
b1010100 a"
b1010100 b"
1!
#250000
0!
#255000
b1011100 _"
b1011100 ;
b1011100 X"
b1011100 ^"
b1011000 a"
b1011000 b"
b1011000 C
b1011000 C"
b1011000 ["
1!
#260000
0!
#265000
b1100000 _"
b1011100 C
b1011100 C"
b1011100 ["
b1100000 ;
b1100000 X"
b1100000 ^"
b1011100 a"
b1011100 b"
1!
#270000
0!
#275000
b1100100 _"
b1100100 ;
b1100100 X"
b1100100 ^"
b1100000 a"
b1100000 b"
b1100000 C
b1100000 C"
b1100000 ["
1!
#280000
0!
#285000
b1101000 _"
b1100100 C
b1100100 C"
b1100100 ["
b1101000 ;
b1101000 X"
b1101000 ^"
b1100100 a"
b1100100 b"
1!
#290000
0!
#295000
b1101100 _"
b1101100 ;
b1101100 X"
b1101100 ^"
b1101000 a"
b1101000 b"
b1101000 C
b1101000 C"
b1101000 ["
1!
#300000
0!
#305000
b1110000 _"
b1101100 C
b1101100 C"
b1101100 ["
b1110000 ;
b1110000 X"
b1110000 ^"
b1101100 a"
b1101100 b"
1!
#310000
0!
#315000
b1110100 _"
b1110100 ;
b1110100 X"
b1110100 ^"
b1110000 a"
b1110000 b"
b1110000 C
b1110000 C"
b1110000 ["
1!
#320000
0!
#325000
b1111000 _"
b1110100 C
b1110100 C"
b1110100 ["
b1111000 ;
b1111000 X"
b1111000 ^"
b1110100 a"
b1110100 b"
1!
#330000
0!
#335000
b1111100 _"
b1111100 ;
b1111100 X"
b1111100 ^"
b1111000 a"
b1111000 b"
b1111000 C
b1111000 C"
b1111000 ["
1!
#340000
0!
#345000
b10000000 _"
b1111100 C
b1111100 C"
b1111100 ["
b10000000 ;
b10000000 X"
b10000000 ^"
b1111100 a"
b1111100 b"
1!
#350000
0!
#355000
b10000100 _"
b10000100 ;
b10000100 X"
b10000100 ^"
b10000000 a"
b10000000 b"
b10000000 C
b10000000 C"
b10000000 ["
1!
#360000
0!
#365000
b10001000 _"
b10000100 C
b10000100 C"
b10000100 ["
b10001000 ;
b10001000 X"
b10001000 ^"
b10000100 a"
b10000100 b"
1!
#370000
0!
#375000
b10001100 _"
b10001100 ;
b10001100 X"
b10001100 ^"
b10001000 a"
b10001000 b"
b10001000 C
b10001000 C"
b10001000 ["
1!
#380000
0!
#385000
b10010000 _"
b10001100 C
b10001100 C"
b10001100 ["
b10010000 ;
b10010000 X"
b10010000 ^"
b10001100 a"
b10001100 b"
1!
#390000
0!
#395000
b10010100 _"
b10010100 ;
b10010100 X"
b10010100 ^"
b10010000 a"
b10010000 b"
b10010000 C
b10010000 C"
b10010000 ["
1!
#400000
0!
#405000
b10011000 _"
b10010100 C
b10010100 C"
b10010100 ["
b10011000 ;
b10011000 X"
b10011000 ^"
b10010100 a"
b10010100 b"
1!
#410000
0!
#415000
b10011100 _"
b10011100 ;
b10011100 X"
b10011100 ^"
b10011000 a"
b10011000 b"
b10011000 C
b10011000 C"
b10011000 ["
1!
#420000
0!
#425000
b10100000 _"
b10011100 C
b10011100 C"
b10011100 ["
b10100000 ;
b10100000 X"
b10100000 ^"
b10011100 a"
b10011100 b"
1!
#430000
0!
#435000
b10100100 _"
b10100100 ;
b10100100 X"
b10100100 ^"
b10100000 a"
b10100000 b"
b10100000 C
b10100000 C"
b10100000 ["
1!
#440000
0!
#445000
b10101000 _"
b10100100 C
b10100100 C"
b10100100 ["
b10101000 ;
b10101000 X"
b10101000 ^"
b10100100 a"
b10100100 b"
1!
#450000
0!
#455000
b10101100 _"
b10101100 ;
b10101100 X"
b10101100 ^"
b10101000 a"
b10101000 b"
b10101000 C
b10101000 C"
b10101000 ["
1!
#460000
0!
#465000
b10110000 _"
b10101100 C
b10101100 C"
b10101100 ["
b10110000 ;
b10110000 X"
b10110000 ^"
b10101100 a"
b10101100 b"
1!
#470000
0!
#475000
b10110100 _"
b10110100 ;
b10110100 X"
b10110100 ^"
b10110000 a"
b10110000 b"
b10110000 C
b10110000 C"
b10110000 ["
1!
#480000
0!
#485000
b10111000 _"
b10110100 C
b10110100 C"
b10110100 ["
b10111000 ;
b10111000 X"
b10111000 ^"
b10110100 a"
b10110100 b"
1!
#490000
0!
#495000
b10111100 _"
b10111100 ;
b10111100 X"
b10111100 ^"
b10111000 a"
b10111000 b"
b10111000 C
b10111000 C"
b10111000 ["
1!
#500000
0!
