// Seed: 1822491743
module module_0 (
    id_1
);
  output wire id_1;
  wor id_2 = 1'd0, id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output uwire id_4,
    input tri void id_5
    , id_10,
    output wor id_6,
    input uwire id_7,
    input wor id_8
);
  wire id_11;
  wire id_12;
  assign id_10 = (id_10) * id_2;
  module_0 modCall_1 (id_12);
  assign modCall_1.id_2 = 0;
  assign id_10 = id_8;
  wire id_13;
  assign id_6 = id_5;
endmodule
