Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Mon Sep 21 20:54:18 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file partA_wrapper_timing_summary_routed.rpt -rpx partA_wrapper_timing_summary_routed.rpx
| Design       : partA_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 513 register/latch pins with no clock driven by root clock pin: cur_state_reg[0]/C (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: cur_state_reg[0]_rep/C (HIGH)

 There are 513 register/latch pins with no clock driven by root clock pin: cur_state_reg[1]/C (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: cur_state_reg[1]_rep/C (HIGH)

 There are 513 register/latch pins with no clock driven by root clock pin: cur_state_reg[2]/C (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: cur_state_reg[2]_rep/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: delayRamReadCnt_reg[0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: delayRamReadCnt_reg[1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: delayRamReadCnt_reg[2]/G (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.932        0.000                      0                 3168        0.027        0.000                      0                 3168        4.020        0.000                       0                  1775  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.932        0.000                      0                 3168        0.027        0.000                      0                 3168        4.020        0.000                       0                  1775  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.646ns  (logic 1.554ns (20.325%)  route 6.092ns (79.675%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.651     2.945    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y55         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.597     4.998    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.152     5.150 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.792     5.942    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.326     6.268 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.449     6.717    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.841 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.465     7.306    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.430 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.646     8.075    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.199 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.712     8.911    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.442     9.477    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.989    10.591    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X48Y61         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.474    12.653    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X48Y61         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[40]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X48Y61         FDRE (Setup_fdre_C_CE)      -0.205    12.523    partA_i/OLED_ip_0/inst/Init/after_state_reg[40]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 1.554ns (20.565%)  route 6.003ns (79.435%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.651     2.945    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y55         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.597     4.998    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.152     5.150 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.792     5.942    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.326     6.268 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.449     6.717    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.841 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.465     7.306    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.430 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.646     8.075    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.199 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.712     8.911    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.442     9.477    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.900    10.502    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X44Y61         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.475    12.654    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y61         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[78]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X44Y61         FDRE (Setup_fdre_C_CE)      -0.205    12.558    partA_i/OLED_ip_0/inst/Init/after_state_reg[78]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 1.554ns (20.480%)  route 6.034ns (79.520%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.651     2.945    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y55         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.597     4.998    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.152     5.150 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.792     5.942    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.326     6.268 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.449     6.717    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.841 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.465     7.306    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.430 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.646     8.075    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.199 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.712     8.911    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.442     9.477    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.932    10.533    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.475    12.654    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X46Y61         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[9]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X46Y61         FDRE (Setup_fdre_C_CE)      -0.169    12.594    partA_i/OLED_ip_0/inst/Init/after_state_reg[9]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 1.554ns (20.694%)  route 5.955ns (79.306%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.651     2.945    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y55         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.597     4.998    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.152     5.150 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.792     5.942    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.326     6.268 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.449     6.717    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.841 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.465     7.306    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.430 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.646     8.075    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.199 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.712     8.911    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.442     9.477    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.853    10.454    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.477    12.656    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X41Y60         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[28]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X41Y60         FDRE (Setup_fdre_C_CE)      -0.205    12.526    partA_i/OLED_ip_0/inst/Init/after_state_reg[28]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 1.554ns (20.621%)  route 5.982ns (79.379%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.651     2.945    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y55         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.597     4.998    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.152     5.150 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.792     5.942    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.326     6.268 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.449     6.717    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.841 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.465     7.306    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.430 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.646     8.075    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.199 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.712     8.911    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.442     9.477    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.880    10.481    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X42Y60         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.477    12.656    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X42Y60         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[54]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X42Y60         FDRE (Setup_fdre_C_CE)      -0.169    12.562    partA_i/OLED_ip_0/inst/Init/after_state_reg[54]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 1.554ns (20.776%)  route 5.926ns (79.224%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.651     2.945    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y55         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.597     4.998    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.152     5.150 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.792     5.942    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.326     6.268 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.449     6.717    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.841 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.465     7.306    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.430 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.646     8.075    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.199 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.712     8.911    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.442     9.477    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.823    10.425    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.476    12.655    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X41Y61         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[35]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X41Y61         FDRE (Setup_fdre_C_CE)      -0.205    12.525    partA_i/OLED_ip_0/inst/Init/after_state_reg[35]
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 1.554ns (20.700%)  route 5.953ns (79.300%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.651     2.945    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y55         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.597     4.998    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.152     5.150 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.792     5.942    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.326     6.268 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.449     6.717    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.841 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.465     7.306    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.430 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.646     8.075    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.199 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.712     8.911    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.442     9.477    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.851    10.452    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X45Y60         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.476    12.655    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X45Y60         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[48]/C
                         clock pessimism              0.263    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X45Y60         FDRE (Setup_fdre_C_CE)      -0.205    12.559    partA_i/OLED_ip_0/inst/Init/after_state_reg[48]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 1.554ns (20.835%)  route 5.905ns (79.165%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.651     2.945    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y55         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.597     4.998    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.152     5.150 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.792     5.942    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.326     6.268 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.449     6.717    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.841 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.465     7.306    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.430 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.646     8.075    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.199 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.712     8.911    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.442     9.477    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.802    10.404    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.476    12.655    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X49Y58         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[0]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.205    12.525    partA_i/OLED_ip_0/inst/Init/after_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 1.554ns (20.778%)  route 5.925ns (79.222%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.651     2.945    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y55         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.597     4.998    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.152     5.150 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.792     5.942    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.326     6.268 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.449     6.717    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.841 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.465     7.306    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.430 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.646     8.075    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.199 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.712     8.911    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.442     9.477    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.823    10.424    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.476    12.655    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y60         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[34]/C
                         clock pessimism              0.263    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.205    12.559    partA_i/OLED_ip_0/inst/Init/after_state_reg[34]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 1.554ns (20.778%)  route 5.925ns (79.222%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.651     2.945    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y55         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.597     4.998    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.152     5.150 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.792     5.942    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.326     6.268 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.449     6.717    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.841 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.465     7.306    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.430 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.646     8.075    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.199 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.712     8.911    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.442     9.477    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.601 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.823    10.424    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X44Y60         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        1.476    12.655    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y60         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[41]/C
                         clock pessimism              0.263    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.205    12.559    partA_i/OLED_ip_0/inst/Init/after_state_reg[41]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  2.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.637%)  route 0.161ns (53.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.659     0.995    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/Q
                         net (fo=1, routed)           0.161     1.297    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[2]
    SLICE_X30Y99         SRL16E                                       r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.845     1.211    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.423%)  route 0.167ns (56.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.659     0.995    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.167     1.290    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X30Y99         SRL16E                                       r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.845     1.211    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.232    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.144%)  route 0.191ns (59.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.577     0.913    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.191     1.231    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.931     1.297    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.170    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.144%)  route 0.191ns (59.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.577     0.913    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.191     1.231    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.931     1.297    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.170    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.144%)  route 0.191ns (59.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.577     0.913    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.191     1.231    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.931     1.297    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.170    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.144%)  route 0.191ns (59.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.577     0.913    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.191     1.231    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.931     1.297    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.170    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.144%)  route 0.191ns (59.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.577     0.913    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.191     1.231    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.931     1.297    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.170    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.144%)  route 0.191ns (59.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.577     0.913    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.191     1.231    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.931     1.297    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.170    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.144%)  route 0.191ns (59.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.577     0.913    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.191     1.231    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.931     1.297    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_CE)       -0.092     1.170    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.540%)  route 0.204ns (61.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.577     0.913    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.204     1.245    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X31Y101        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1775, routed)        0.931     1.297    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y101        FDRE (Hold_fdre_C_CE)       -0.092     1.170    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y6   partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y6   partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y2   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y2   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y3   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y3   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y0   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y0   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y93  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y93  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y93  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y93  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y95  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y95  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y95  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y95  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y93  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK



