# Written by Synplify Pro version map202109act, Build 055R. Synopsys Run ID: sid1652700867 
# Top Level Design Parameters 

# Clocks 
create_clock -period 6.400 -waveform {0.000 3.200} -name {REF_CLK_PAD_P} [get_ports {REF_CLK_PAD_P}] 
create_clock -period 16.000 -waveform {0.000 8.000} -name {SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R} [get_pins {SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R}] 
create_clock -period 16.000 -waveform {0.000 8.000} -name {SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R} [get_pins {SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R}] 

# Virtual Clocks 

# Generated Clocks 

# Paths Between Clocks 

# Multicycle Constraints 

# Point-to-point Delay Constraints 

# False Path Constraints 

# Output Load Constraints 

# Driving Cell Constraints 

# Input Delay Constraints 

# Output Delay Constraints 

# Wire Loads 

# Other Constraints 

# syn_hier Attributes 

# set_case Attributes 

# Clock Delay Constraints 

# syn_mode Attributes 

# Cells 

# Port DRC Rules 

# Input Transition Constraints 

# Unused constraints (intentionally commented out) 


# Non-forward-annotatable constraints (intentionally commented out) 

# Block Path constraints 

