16:11:11 INFO  : Registering command handlers for SDK TCF services
16:11:13 INFO  : Launching XSCT server: xsct -n -interactive /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/temp_xsdb_launch_script.tcl
16:11:16 INFO  : XSCT server has started successfully.
16:11:16 INFO  : Successfully done setting XSCT server connection channel  
16:11:17 INFO  : Successfully done setting SDK workspace  
16:11:17 INFO  : Processing command line option -hwspec /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper.hdf.
16:12:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:12:50 INFO  : FPGA configured successfully with bitstream "/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/adc_design_wrapper.bit"
16:13:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:13:15 INFO  : 'fpga -state' command is executed.
16:13:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:13:15 INFO  : 'jtag frequency' command is executed.
16:13:15 INFO  : Sourcing of '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:16 INFO  : Context for 'APU' is selected.
16:13:16 INFO  : Hardware design information is loaded from '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf'.
16:13:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:16 INFO  : Context for 'APU' is selected.
16:13:16 INFO  : 'stop' command is executed.
16:13:16 INFO  : 'ps7_init' command is executed.
16:13:16 INFO  : 'ps7_post_config' command is executed.
16:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:17 INFO  : The application '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:17 INFO  : 'con' command is executed.
16:13:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:13:17 INFO  : Disconnected from the channel tcfchan#1.
16:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:25:49 INFO  : FPGA configured successfully with bitstream "/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/adc_design_wrapper.bit"
16:30:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:30:10 INFO  : 'fpga -state' command is executed.
16:30:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:10 INFO  : 'jtag frequency' command is executed.
16:30:10 INFO  : Sourcing of '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:10 INFO  : Context for 'APU' is selected.
16:30:10 INFO  : Hardware design information is loaded from '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf'.
16:30:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:10 INFO  : Context for 'APU' is selected.
16:30:10 INFO  : 'stop' command is executed.
16:30:10 INFO  : 'ps7_init' command is executed.
16:30:10 INFO  : 'ps7_post_config' command is executed.
16:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:11 INFO  : The application '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:11 INFO  : 'con' command is executed.
16:30:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:30:11 INFO  : Disconnected from the channel tcfchan#2.
16:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:34:09 INFO  : FPGA configured successfully with bitstream "/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/adc_design_wrapper.bit"
16:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:36:22 INFO  : 'fpga -state' command is executed.
16:36:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:36:22 INFO  : 'jtag frequency' command is executed.
16:36:22 INFO  : Sourcing of '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:22 INFO  : Context for 'APU' is selected.
16:36:22 INFO  : Hardware design information is loaded from '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf'.
16:36:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:22 INFO  : Context for 'APU' is selected.
16:36:22 INFO  : 'stop' command is executed.
16:36:23 INFO  : 'ps7_init' command is executed.
16:36:23 INFO  : 'ps7_post_config' command is executed.
16:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:23 INFO  : The application '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:23 INFO  : 'con' command is executed.
16:36:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:36:23 INFO  : Disconnected from the channel tcfchan#3.
16:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:37:56 INFO  : FPGA configured successfully with bitstream "/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/adc_design_wrapper.bit"
16:38:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:38:19 INFO  : 'fpga -state' command is executed.
16:38:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:38:19 INFO  : 'jtag frequency' command is executed.
16:38:19 INFO  : Sourcing of '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:19 INFO  : Context for 'APU' is selected.
16:38:19 INFO  : Hardware design information is loaded from '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf'.
16:38:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:19 INFO  : Context for 'APU' is selected.
16:38:19 INFO  : 'stop' command is executed.
16:38:20 INFO  : 'ps7_init' command is executed.
16:38:20 INFO  : 'ps7_post_config' command is executed.
16:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:20 INFO  : The application '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:20 INFO  : 'con' command is executed.
16:38:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:38:20 INFO  : Disconnected from the channel tcfchan#4.
16:39:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:39:15 INFO  : 'fpga -state' command is executed.
16:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:39:15 INFO  : 'jtag frequency' command is executed.
16:39:15 INFO  : Sourcing of '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:15 INFO  : Context for 'APU' is selected.
16:39:17 INFO  : Hardware design information is loaded from '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf'.
16:39:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:17 INFO  : Context for 'APU' is selected.
16:39:17 INFO  : 'stop' command is executed.
16:39:17 INFO  : 'ps7_init' command is executed.
16:39:17 INFO  : 'ps7_post_config' command is executed.
16:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:18 INFO  : The application '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:18 INFO  : 'con' command is executed.
16:39:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:39:18 INFO  : Disconnected from the channel tcfchan#5.
16:43:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:43:48 INFO  : FPGA configured successfully with bitstream "/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/adc_design_wrapper.bit"
16:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:43:55 INFO  : 'fpga -state' command is executed.
16:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:43:55 INFO  : 'jtag frequency' command is executed.
16:43:55 INFO  : Sourcing of '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:56 INFO  : Context for 'APU' is selected.
16:43:56 INFO  : Hardware design information is loaded from '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf'.
16:43:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:56 INFO  : Context for 'APU' is selected.
16:43:56 INFO  : 'stop' command is executed.
16:43:56 INFO  : 'ps7_init' command is executed.
16:43:56 INFO  : 'ps7_post_config' command is executed.
16:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:56 INFO  : The application '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:56 INFO  : 'con' command is executed.
16:43:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:43:56 INFO  : Disconnected from the channel tcfchan#6.
16:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:44:50 INFO  : 'fpga -state' command is executed.
16:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:44:50 INFO  : 'jtag frequency' command is executed.
16:44:50 INFO  : Sourcing of '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:50 INFO  : Context for 'APU' is selected.
16:44:52 INFO  : Hardware design information is loaded from '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf'.
16:44:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:52 INFO  : Context for 'APU' is selected.
16:44:52 INFO  : 'stop' command is executed.
16:44:52 INFO  : 'ps7_init' command is executed.
16:44:53 INFO  : 'ps7_post_config' command is executed.
16:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:53 INFO  : The application '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:53 INFO  : 'con' command is executed.
16:44:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:44:53 INFO  : Disconnected from the channel tcfchan#7.
17:22:24 INFO  : Registering command handlers for SDK TCF services
17:22:25 INFO  : Launching XSCT server: xsct -n -interactive /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/temp_xsdb_launch_script.tcl
17:22:28 INFO  : XSCT server has started successfully.
17:22:28 INFO  : Successfully done setting XSCT server connection channel  
17:22:29 INFO  : Successfully done setting SDK workspace  
17:22:29 INFO  : Processing command line option -hwspec /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper.hdf.
17:22:29 INFO  : Checking for hwspec changes in the project adc_design_wrapper_hw_platform_0.
17:23:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:23:51 INFO  : FPGA configured successfully with bitstream "/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/adc_design_wrapper.bit"
17:25:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:25:01 INFO  : 'fpga -state' command is executed.
17:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:25:01 INFO  : 'jtag frequency' command is executed.
17:25:01 INFO  : Sourcing of '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:01 INFO  : Context for 'APU' is selected.
17:25:02 INFO  : Hardware design information is loaded from '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf'.
17:25:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:02 INFO  : Context for 'APU' is selected.
17:25:02 INFO  : 'stop' command is executed.
17:25:02 INFO  : 'ps7_init' command is executed.
17:25:02 INFO  : 'ps7_post_config' command is executed.
17:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:02 INFO  : The application '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:03 INFO  : 'con' command is executed.
17:25:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:25:03 INFO  : Disconnected from the channel tcfchan#1.
17:26:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:26:26 INFO  : FPGA configured successfully with bitstream "/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/adc_design_wrapper.bit"
17:26:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:26:45 INFO  : 'fpga -state' command is executed.
17:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:26:45 INFO  : 'jtag frequency' command is executed.
17:26:45 INFO  : Sourcing of '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:45 INFO  : Context for 'APU' is selected.
17:26:46 INFO  : Hardware design information is loaded from '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf'.
17:26:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:46 INFO  : Context for 'APU' is selected.
17:26:46 INFO  : 'stop' command is executed.
17:26:46 INFO  : 'ps7_init' command is executed.
17:26:46 INFO  : 'ps7_post_config' command is executed.
17:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:46 INFO  : The application '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:47 INFO  : 'con' command is executed.
17:26:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:26:47 INFO  : Disconnected from the channel tcfchan#2.
09:45:25 INFO  : Registering command handlers for SDK TCF services
09:45:28 INFO  : Launching XSCT server: xsct -n -interactive /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/temp_xsdb_launch_script.tcl
09:45:32 INFO  : XSCT server has started successfully.
09:45:32 INFO  : Successfully done setting XSCT server connection channel  
09:45:32 INFO  : Successfully done setting SDK workspace  
09:45:32 INFO  : Processing command line option -hwspec /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper.hdf.
09:45:32 INFO  : Checking for hwspec changes in the project adc_design_wrapper_hw_platform_0.
09:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:48:11 INFO  : FPGA configured successfully with bitstream "/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/adc_design_wrapper.bit"
09:49:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:49:03 INFO  : 'fpga -state' command is executed.
09:49:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:49:03 INFO  : 'jtag frequency' command is executed.
09:49:03 INFO  : Sourcing of '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:49:03 INFO  : Context for 'APU' is selected.
09:49:03 INFO  : Hardware design information is loaded from '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf'.
09:49:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:03 INFO  : Context for 'APU' is selected.
09:49:03 INFO  : 'stop' command is executed.
09:49:04 INFO  : 'ps7_init' command is executed.
09:49:04 INFO  : 'ps7_post_config' command is executed.
09:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:04 INFO  : The application '/home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:04 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/rasmus/Documents/RobTek/RE/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:04 INFO  : 'con' command is executed.
09:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:49:04 INFO  : Disconnected from the channel tcfchan#1.
11:25:29 INFO  : Registering command handlers for SDK TCF services
11:25:30 INFO  : Launching XSCT server: xsct -n -interactive /home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/temp_xsdb_launch_script.tcl
11:25:32 INFO  : XSCT server has started successfully.
11:25:32 INFO  : Successfully done setting XSCT server connection channel  
11:25:32 INFO  : Successfully done setting SDK workspace  
11:25:32 INFO  : Processing command line option -hwspec /home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper.hdf.
11:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:26:57 INFO  : FPGA configured successfully with bitstream "/home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/adc_design_wrapper.bit"
11:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:27:50 INFO  : 'fpga -state' command is executed.
11:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:27:51 INFO  : 'jtag frequency' command is executed.
11:27:51 INFO  : Sourcing of '/home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:51 INFO  : Context for 'APU' is selected.
11:27:51 INFO  : Hardware design information is loaded from '/home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf'.
11:27:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:51 INFO  : Context for 'APU' is selected.
11:27:51 INFO  : 'stop' command is executed.
11:27:51 INFO  : 'ps7_init' command is executed.
11:27:51 INFO  : 'ps7_post_config' command is executed.
11:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:52 INFO  : The application '/home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:52 INFO  : 'con' command is executed.
11:27:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:27:52 INFO  : Disconnected from the channel tcfchan#1.
11:30:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:30:47 INFO  : 'fpga -state' command is executed.
11:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:30:47 INFO  : 'jtag frequency' command is executed.
11:30:47 INFO  : Sourcing of '/home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:30:47 INFO  : Context for 'APU' is selected.
11:30:47 INFO  : Hardware design information is loaded from '/home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf'.
11:30:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:47 INFO  : Context for 'APU' is selected.
11:30:47 INFO  : 'stop' command is executed.
11:30:48 INFO  : 'ps7_init' command is executed.
11:30:48 INFO  : 'ps7_post_config' command is executed.
11:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:48 INFO  : The application '/home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/adc_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/johan/Downloads/lab_adc_test/lab_adc_test.sdk/test_adc/Debug/test_adc.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:48 INFO  : 'con' command is executed.
11:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:30:48 INFO  : Disconnected from the channel tcfchan#2.
