/*
 * $Id: miim.c,v 1.26.6.1 Broadcom SDK $
 * $Copyright: Copyright 2011 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * MII Management (MDIO) bus access routines for reading and writing PHY
 * registers.
 *
 * BCM5690 has an internal MDIO bus in addition to the external one.
 * The internal bus is accessed by setting bit 7 in the PHY ID.
 */

#include <sal/core/libc.h>
#include <sal/core/boot.h>

#include <soc/mem.h>
#include <soc/debug.h>
#include <soc/cm.h>
#include <soc/drv.h>
#include <soc/error.h>
#include <soc/cmic.h>
#include <soc/phyreg.h>

#ifdef BCM_SBX_SUPPORT
#include <soc/sbx/sbx_drv.h>
#endif

/*
 * Function:
 *      soc_esw_miim_write
 * Purpose:
 *      New interface to write a value to a MIIM register.
 * Parameters:
 *      unit - StrataSwitch Unit #.
 *      phy_id - Phy ID to write (MIIM address)
 *      phy_reg_addr - PHY register to write
 *      phy_wr_data - Data to write.
 * Returns:
 *      SOC_E_XXX
 * Notes:
 * Added to have the same interface for PHY register access among 
 * ESW, ROBO, SBX
 */
int 
soc_esw_miim_write(int unit, uint32 phy_id,
                   uint32 phy_reg_addr, uint16 phy_wr_data)
{
    return soc_miim_write(unit, (uint16)phy_id,
                          (uint16)phy_reg_addr, phy_wr_data);
}

/*
 * Function:
 *      soc_esw_miim_read
 * Purpose:
 *      New interface to read a value from a MIIM register.
 * Parameters:
 *      unit - StrataSwitch Unit #.
 *      phy_id - Phy ID to write (MIIM address)
 *      phy_reg_addr - PHY register to write
 *      phy_rd_data - Data read.
 * Returns:
 *      SOC_E_XXX
 * Notes:
 * Added to have the same interface for PHY register access among 
 * ESW, ROBO, SBX.
 */
int
soc_esw_miim_read(int unit, uint32 phy_id,
                  uint32 phy_reg_addr, uint16 *phy_rd_data)
{
    return soc_miim_read(unit, (uint16)phy_id, 
                         (uint16)phy_reg_addr, phy_rd_data);
}

/*
 * Function:
 *      soc_miim_modify
 * Purpose:
 *      Modify a value from an MII register.
 * Parameters:
 *      unit - StrataSwitch Unit #.
 *      phy_id - Phy ID to write (MIIM address)
 *      phy_reg_addr - PHY register to write
 *      phy_rd_data - 16bit data to write into
 *      phy_rd_mask - 16bit mask to indicate the bits to modify.
 * Returns:
 *      SOC_E_XXX
 * Notes:
 */

int
soc_miim_modify(int unit, uint16 phy_id, uint16 phy_reg_addr, 
                uint16 phy_rd_data, uint16 phy_rd_mask)
{
    uint16  tmp, otmp;

    phy_rd_data = phy_rd_data & phy_rd_mask;

    SOC_IF_ERROR_RETURN
        (soc_miim_read(unit, phy_id, phy_reg_addr, &tmp));
    otmp = tmp;
    tmp &= ~(phy_rd_mask);
    tmp |= phy_rd_data;

    if (otmp != tmp) {
        SOC_IF_ERROR_RETURN
            (soc_miim_write(unit, phy_id, phy_reg_addr, tmp));
    }
    return SOC_E_NONE;
}

/*
 * Function:
 *      soc_esw_miimc45_write
 * Purpose:
 *      Write a value from an MII register.
 * Parameters:
 *      unit - StrataSwitch Unit #.
 *      phy_id - Phy ID to write (MIIM address)
 *      phy_reg_addr - PHY register to write (Encoded with PMA/PMD, PCS, PHY XS)
 *      phy_rd_data - 16bit data to write into
 * Returns:
 *      SOC_E_XXX
 * Notes:
 */
int
soc_esw_miimc45_write(int unit, uint32 phy_id,
                     uint32 phy_reg_addr, uint16 phy_wr_data)
{
    uint8  dev_addr;
    uint16 reg_addr;

    dev_addr = SOC_PHY_CLAUSE45_DEVAD(phy_reg_addr);
    reg_addr = SOC_PHY_CLAUSE45_REGAD(phy_reg_addr);
 
    return soc_miimc45_write(unit, (uint16)phy_id, dev_addr,
                            reg_addr, phy_wr_data);
}

/*
 * Function:
 *      soc_esw_miimc45_write
 * Purpose:
 *      Write a value from an MII register.
 * Parameters:
 *      unit - StrataSwitch Unit #.
 *      phy_id - Phy ID to write (MIIM address)
 *      phy_reg_addr - PHY register to write (Encoded with PMA/PMD, PCS, PHY XS)
 *      phy_rd_data - 16bit data to write into
 * Returns:
 *      SOC_E_XXX
 * Notes:
 */
int
soc_esw_miimc45_read(int unit, uint32 phy_id,
                    uint32 phy_reg_addr, uint16 *phy_rd_data)
{
    uint8  dev_addr;
    uint16 reg_addr;

    dev_addr   = SOC_PHY_CLAUSE45_DEVAD(phy_reg_addr);
    reg_addr   = SOC_PHY_CLAUSE45_REGAD(phy_reg_addr);
 
    return soc_miimc45_read(unit, (uint16)phy_id, dev_addr,
                          reg_addr, phy_rd_data);
}
/*
 * Function:
 *      soc_miimc45_modify
 * Purpose:
 *      Modify a value from an MII register.
 * Parameters:
 *      unit - StrataSwitch Unit #.
 *      phy_id - Phy ID to write (MIIM address)
 *      phy_devad - Device type (PMA/PMD, PCS, PHY XS)
 *      phy_reg_addr - PHY register to write
 *      phy_rd_data - 16bit data to write into
 *      phy_rd_mask - 16bit mask to indicate the bits to modify.
 * Returns:
 *      SOC_E_XXX
 * Notes:
 */

int
soc_miimc45_modify(int unit, uint16 phy_id, uint8 phy_devad,
                 uint16 phy_reg_addr, uint16 phy_rd_data, uint16 phy_rd_mask)
{
    uint16  tmp, otmp;

    phy_rd_data = phy_rd_data & phy_rd_mask;

    SOC_IF_ERROR_RETURN
        (soc_miimc45_read(unit, phy_id, phy_devad, phy_reg_addr, &tmp));
    otmp = tmp;
    tmp &= ~(phy_rd_mask);
    tmp |= phy_rd_data;

    if (otmp != tmp) {
        SOC_IF_ERROR_RETURN
            (soc_miimc45_write(unit, phy_id, phy_devad, phy_reg_addr, tmp));
    }
    return SOC_E_NONE;
}

/*
 * Customer specific MDIO wrapper support
 *
 * Some customers of the SDK wish to wrap the underlying MDIO access
 * routines (both clause 22 and clasue 45) with customer specific
 * functions that may provide an alternate access method, some predicate
 * controls on whether actual operations occur, or some translation
 * mechanisms.
 *
 * The method discussed here is an interim mechanism that is sufficient
 * for release to selected customers.  A more extensible long term
 * mechanism will be defined in a future SDK release.  This method will
 * work for Enterprise Switch (XGS) operations but will not work for
 * SMB/Robo or SBX switch operations.
 *
 * 1. Replace the file $SDK/soc/common/miim.c with this file.
 *    It moves the basic miim access functions to the end of the file
 *    and provides mechanism to rename them to _soc_miim*.
 * 2. Compile the entire SDK with the following defines on the command line:
 *	-Dsoc_miim_read=cust_miim_read
 *	-Dsoc_miim_write=cust_miim_write
 *	-Dsoc_miimc45_read=cust_miimc45_read
 *	-Dsoc_miimc45_write=cust_miic45_write
 * 3. Provide implementation of the cust_miim* functions.
 *    They are defined identically to the soc_miim* functions below:
 *	int cust_miim_write(int unit, uint8 phy_id,
 *			    uint8 phy_reg_addr, uint16 phy_wr_data)
 *	int cust_miim_read(int unit, uint8 phy_id,
 *			   uint8 phy_reg_addr, uint16 *phy_rd_data)
 *	int cust_miimc45_write(int unit, uint8 phy_id, uint8 phy_devad,
 *			       uint16 phy_reg_addr, uint16 phy_wr_data)
 *	int cust_miimc45_read(int unit, uint8 phy_id, uint8 phy_devad,
 *			      uint16 phy_reg_addr, uint16 *phy_rd_data)
 * 4. If the cust_miim* functions need to access the original defintions
 *    of the soc_miim* functions, they need to refer to them as _soc_miim*
 *    and provide extern definitions of those functions:
 *	extern int _soc_miim_write(int unit, uint8 phy_id,
 *			           uint8 phy_reg_addr, uint16 phy_wr_data);
 *	extern int _soc_miim_read(int unit, uint8 phy_id,
 *			          uint8 phy_reg_addr, uint16 *phy_rd_data);
 *	extern int _soc_miimc45_write(int unit, uint8 phy_id, uint8 phy_devad,
 *			              uint16 phy_reg_addr, uint16 phy_wr_data);
 *	extern int _soc_miimc45_read(int unit, uint8 phy_id, uint8 phy_devad,
 *			             uint16 phy_reg_addr, uint16 *phy_rd_data);
 */
#ifdef soc_miim_read
	#undef soc_miim_read
	#define soc_miim_read _soc_miim_read
#endif
#ifdef soc_miim_write
	#undef soc_miim_write
	#define soc_miim_write _soc_miim_write
#endif
#ifdef soc_miimc45_read
	#undef soc_miimc45_read
	#define soc_miimc45_read _soc_miimc45_read
#endif
#ifdef soc_miimc45_write
	#undef soc_miimc45_write
	#define soc_miimc45_write _soc_miimc45_write
#endif

/*
 * Function:
 *      soc_miim_write
 * Purpose:
 *      Write a value to a MIIM register.
 * Parameters:
 *      unit - StrataSwitch Unit #.
 *      phy_id - Phy ID to write (MIIM address)
 *      phy_reg_addr - PHY register to write
 *      phy_wr_data - Data to write.
 * Returns:
 *      SOC_E_XXX
 * Notes:
 *      Temporarily disables auto link scan if it was enabled.  The MIIM
 *      registers are locked during the operation to prevent multiple
 *      tasks from trying to access PHY registers simultaneously.
 */

int 
soc_miim_write(int unit, uint16 phy_id,
               uint8 phy_reg_addr, uint16 phy_wr_data)
{
    int                 rv = SOC_E_NONE;
#ifdef BCM_ESW_SUPPORT
    int                 clause45;
    uint32              phy_param;
#endif

#ifdef BCM_ROBO_SUPPORT
    if (SOC_IS_ROBO(unit)) {
	    soc_cm_debug(DK_MIIM,
			 "soc_miim_write: id=0x%02x, drive to ROBO miim_write.\n",
			 phy_id);
        return ((DRV_SERVICES(unit)->miim_write)
            (unit, phy_id, phy_reg_addr, phy_wr_data));
    }
#endif
#ifdef BCM_SBX_SUPPORT
    if (SOC_IS_SBX(unit)) {
        return (soc_sbx_miim_write(unit, phy_id, phy_reg_addr, phy_wr_data));
    }
#endif
#ifdef BCM_ESW_SUPPORT
    assert(!sal_int_context());

    soc_cm_debug(DK_MIIM,
                 "soc_miim_write: id=0x%02x addr=0x%02x data=0x%04x\n",
                 phy_id, phy_reg_addr, phy_wr_data);

    clause45 = soc_feature(unit, soc_feature_phy_cl45);

#ifdef BCM_TRIDENT_SUPPORT
    /*
     * Trident Switch
     * internal select bit 25
     * BUS_ID  bit 22-24
     * C45_SEL bit 21
     */
    if (SOC_IS_TD_TT(unit)) {

        uint32 bus_sel = PHY_ID_BUS_NUM(phy_id);

        /* set 5-bit PHY MDIO address */
        phy_param = (uint32)phy_wr_data |
                    (((uint32)phy_id & 0x1f) << MIIM_PARAM_ID_OFFSET);

        /* select internal MDIO bus if set */
        if (phy_id & 0x80) { /* Internal/External select */
            phy_param |= (1 << (MIIM_PARAM_ID_OFFSET + 9));
        }

        /* set MDIO bus number */
        phy_param |= (bus_sel << (MIIM_PARAM_ID_OFFSET + 6));
    } else
#endif
#ifdef BCM_SHADOW_SUPPORT
    if (SOC_IS_SHADOW(unit)) {

        uint32 bus_sel = PHY_ID_BUS_NUM(phy_id);

        /* set 5-bit PHY MDIO address */
        phy_param = (uint32)phy_wr_data |
                    (((uint32)phy_id & 0x1f) << MIIM_PARAM_ID_OFFSET);

        /* select internal MDIO bus if set */
        if (phy_id & 0x80) { /* Internal/External select */
            phy_param |= (1 << (MIIM_PARAM_ID_OFFSET + 9));
        }

        /* set MDIO bus number */
        phy_param |= (bus_sel << (MIIM_PARAM_ID_OFFSET + 6));
    } else
#endif /* BCM_SHADOW_SUPPORT */

#ifdef BCM_TRX_SUPPORT
    
    if (SOC_IS_TRX(unit)) {
        int bus_sel = (phy_id & 0x60) >> 5;
    
        phy_param = (uint32)phy_wr_data |
                    (((uint32)phy_id & 0x1f) << MIIM_PARAM_ID_OFFSET);

        if (phy_id & 0x80) { /* Internal/External select */
            phy_param |= (1 << (MIIM_PARAM_ID_OFFSET + 7));
        }
        if (bus_sel == 1) {
            phy_param |= (1 << (MIIM_PARAM_ID_OFFSET + 6));
        } else if (bus_sel == 2) {
            phy_param |= (1 << (MIIM_PARAM_ID_OFFSET + 8));
        }
    } else
#endif /* BCM_TRX_SUPPORT */
    {
        phy_param = ((uint32)phy_id << MIIM_PARAM_ID_OFFSET |
                     (uint32)phy_wr_data);
    }

    /* Pause link scanning - and hold MIIM lock */
    soc_linkscan_pause(unit);
    MIIM_LOCK(unit);

    /* Write parameter register and tell CMIC to start */

    /* Clause 45 support changes Clause 22 access method */
    if (clause45) {
        WRITE_CMIC_MIIM_ADDRESSr(unit, phy_reg_addr);
    } else {
        phy_param |= (uint32)phy_reg_addr << MIIM_PARAM_REG_ADDR_OFFSET;
    }

    soc_pci_write(unit, CMIC_MIIM_PARAM, phy_param);

    soc_pci_write(unit, CMIC_SCHAN_CTRL, SC_MIIM_WR_START_SET);

    /* Wait for completion using either the interrupt or polling method */

    if (SOC_CONTROL(unit)->miimIntrEnb) {
        soc_intr_enable(unit, IRQ_MIIM_OP_DONE);

        if (sal_sem_take(SOC_CONTROL(unit)->miimIntr,
                         SOC_CONTROL(unit)->miimTimeout) != 0) {
            rv = SOC_E_TIMEOUT;
        } else {
            soc_cm_debug(DK_MIIM | DK_VERBOSE,
                         "  Interrupt received\n");
        }

        soc_intr_disable(unit, IRQ_MIIM_OP_DONE);
    } else {
        soc_timeout_t to;

        soc_timeout_init(&to, SOC_CONTROL(unit)->miimTimeout, 250);

        while ((soc_pci_read(unit, CMIC_SCHAN_CTRL) &
                SC_MIIM_OP_DONE_TST) == 0) {
            if (soc_timeout_check(&to)) {
                rv = SOC_E_TIMEOUT;
                break;
            }
        }

        if (rv == SOC_E_NONE) {
            soc_cm_debug(DK_MIIM | DK_VERBOSE,
                         "  Done in %d polls\n", to.polls);
        }

        soc_pci_write(unit, CMIC_SCHAN_CTRL, SC_MIIM_OP_DONE_CLR);
    }

    if (rv == SOC_E_TIMEOUT) {
        soc_cm_debug(DK_ERR,
                     "soc_miim_write: "
                     "timeout (id=0x%02x addr=0x%02x data=0x%04x)\n",
                     phy_id, phy_reg_addr, phy_wr_data);
        SOC_CONTROL(unit)->stat.err_mii_tmo++;
    }

    /* Release linkscan pause and MIIM lock */

    MIIM_UNLOCK(unit);

    soc_linkscan_continue(unit);
#endif
    return rv;

}

/*
 * Function:
 *      soc_miim_read
 * Purpose:
 *      Read a value from an MII register.
 * Parameters:
 *      unit - StrataSwitch Unit #.
 *      phy_id - Phy ID to write (MIIM address)
 *      phy_reg_addr - PHY register to write
 *      phy_rd_data - 16bit data to write into
 * Returns:
 *      SOC_E_XXX
 * Notes:
 *      Temporarily disables auto link scan if it was enabled.  The MIIM
 *      registers are locked during the operation to prevent multiple
 *      tasks from trying to access PHY registers simultaneously.
 */

int
soc_miim_read(int unit, uint16 phy_id,
              uint8 phy_reg_addr, uint16 *phy_rd_data)
{
    int                 rv = SOC_E_NONE;
#ifdef BCM_ESW_SUPPORT
    int                 clause45;
    uint32              phy_param;
#endif
    assert(!sal_int_context());
    assert(phy_rd_data);

#ifdef BCM_ROBO_SUPPORT
    soc_cm_debug(DK_MIIM,
                 "soc_miim_read: id=0x%02x, drive to ROBO miim_read.\n",
                 phy_id);
    if (SOC_IS_ROBO(unit)) {
        return ((DRV_SERVICES(unit)->miim_read)
            (unit, phy_id, phy_reg_addr, phy_rd_data));
    }
#endif
#ifdef BCM_SBX_SUPPORT
    if (SOC_IS_SBX(unit)) {
        return (soc_sbx_miim_read(unit, phy_id, phy_reg_addr, phy_rd_data));
    }
#endif
#ifdef BCM_ESW_SUPPORT
    soc_cm_debug(DK_MIIM,
                 "soc_miim_read: id=0x%02x addr=0x%02x  ",
                 phy_id, phy_reg_addr);

    clause45 = soc_feature(unit, soc_feature_phy_cl45);
#ifdef BCM_TRIDENT_SUPPORT
    /* 
     * Trident Switch
     * internal select bit 25
     * BUS_ID  bit 22-24
     * C45_SEL bit 21
     */
    if (SOC_IS_TD_TT(unit)) {
        
        uint32 bus_sel = PHY_ID_BUS_NUM(phy_id);
        
        /* set 5-bit PHY MDIO address */ 
        phy_param = (((uint32)phy_id & 0x1f) << MIIM_PARAM_ID_OFFSET);

        /* select internal MDIO bus if set */
        if (phy_id & 0x80) { /* Internal/External select */
            phy_param |= (1 << (MIIM_PARAM_ID_OFFSET + 9));
        }
  
        /* set MDIO bus number */
        phy_param |= (bus_sel << (MIIM_PARAM_ID_OFFSET + 6));
    } else
#endif
#ifdef BCM_SHADOW_SUPPORT
    /* 
     * Shadow device
     * internal select bit 25
     * BUS_ID  bit 22-24
     * C45_SEL bit 21
     */
    if (SOC_IS_SHADOW(unit)) {
        
        uint32 bus_sel = PHY_ID_BUS_NUM(phy_id);
        
        /* set 5-bit PHY MDIO address */ 
        phy_param = (((uint32)phy_id & 0x1f) << MIIM_PARAM_ID_OFFSET);

        /* select internal MDIO bus if set */
        if (phy_id & 0x80) { /* Internal/External select */
            phy_param |= (1 << (MIIM_PARAM_ID_OFFSET + 9));
        }
  
        /* set MDIO bus number */
        phy_param |= (bus_sel << (MIIM_PARAM_ID_OFFSET + 6));
    } else
#endif /* BCM_SHADOW_SUPPORT */


#ifdef BCM_TRX_SUPPORT
    
    if (SOC_IS_TRX(unit)) {
        int bus_sel = (phy_id & 0x60) >> 5;

        phy_param = (((uint32)phy_id & 0x1f) << MIIM_PARAM_ID_OFFSET);

        if (phy_id & 0x80) { /* Internal/External select */
            phy_param |= (1 << (MIIM_PARAM_ID_OFFSET + 7));
        }
        if (bus_sel == 1) {
            phy_param |= (1 << (MIIM_PARAM_ID_OFFSET + 6));
        } else if (bus_sel == 2) {
            phy_param |= (1 << (MIIM_PARAM_ID_OFFSET + 8));
        }
    } else
#endif /* BCM_TRX_SUPPORT */
    {
        phy_param = (uint32)phy_id << MIIM_PARAM_ID_OFFSET;
    }

    /* Pause link scanning - and hold MIIM lock */
    soc_linkscan_pause(unit);
    MIIM_LOCK(unit);

    /* Write parameter register and tell CMIC to start */

    /* Clause 45 support changes Clause 22 access method */
    if (clause45) {
        WRITE_CMIC_MIIM_ADDRESSr(unit, phy_reg_addr);
    } else {
        phy_param |= (uint32)phy_reg_addr << MIIM_PARAM_REG_ADDR_OFFSET;
    }

    soc_pci_write(unit, CMIC_MIIM_PARAM, phy_param);

    soc_pci_write(unit, CMIC_SCHAN_CTRL, SC_MIIM_RD_START_SET);

    /* Wait for completion using either the interrupt or polling method */

    if (SOC_CONTROL(unit)->miimIntrEnb) {
        soc_intr_enable(unit, IRQ_MIIM_OP_DONE);

        if (sal_sem_take(SOC_CONTROL(unit)->miimIntr,
                         SOC_CONTROL(unit)->miimTimeout) != 0) {
            rv = SOC_E_TIMEOUT;
        } else {
            soc_cm_debug(DK_MIIM | DK_VERBOSE,
                         "  Interrupt received\n");
        }

        soc_intr_disable(unit, IRQ_MIIM_OP_DONE);
    } else {
        soc_timeout_t to;

        soc_timeout_init(&to, SOC_CONTROL(unit)->miimTimeout, 250);

        while ((soc_pci_read(unit, CMIC_SCHAN_CTRL) &
                SC_MIIM_OP_DONE_TST) == 0) {
            if (soc_timeout_check(&to)) {
                rv = SOC_E_TIMEOUT;
                break;
            }
        }

        if (rv == SOC_E_NONE) {
            soc_cm_debug(DK_MIIM | DK_VERBOSE,
                         "  Done in %d polls\n", to.polls);
        }

        soc_pci_write(unit, CMIC_SCHAN_CTRL, SC_MIIM_OP_DONE_CLR);
    }

    if (rv == SOC_E_TIMEOUT) {
        soc_cm_debug(DK_ERR,
                     "soc_miim_read: "
                     "timeout (id=0x%02x addr=0x%02x)\n",
                     phy_id, phy_reg_addr);
        SOC_CONTROL(unit)->stat.err_mii_tmo++;
    } else {
        *phy_rd_data = (uint16)soc_pci_read(unit, CMIC_MIIM_READ_DATA);

        soc_cm_debug(DK_MIIM,
                     "data=0x%04x\n", *phy_rd_data);
    }

    /* Release linkscan pause and MIIM lock */

    MIIM_UNLOCK(unit);

    soc_linkscan_continue(unit);
#endif    
    return rv;

}

/*
 * Function:
 *      soc_miimc45_write
 * Purpose:
 *      Write a value to a MIIM register.
 * Parameters:
 *      unit - StrataSwitch Unit #.
 *      phy_id - Phy ID to write (MIIM address)
 *      phy_devad - Device type (PMA/PMD, PCS, PHY XS)
 *      phy_reg_addr - PHY register to write
 *      phy_wr_data - Data to write.
 * Returns:
 *      SOC_E_XXX
 * Notes:
 *      Temporarily disables auto link scan if it was enabled.  The MIIM
 *      registers are locked during the operation to prevent multiple
 *      tasks from trying to access PHY registers simultaneously.
 */

int 
soc_miimc45_write(int unit, uint16 phy_id, uint8 phy_devad,
                  uint16 phy_reg_addr, uint16 phy_wr_data)
{
    int                 rv = SOC_E_NONE;
    assert(!sal_int_context());

    if (SOC_WARM_BOOT(unit)) {
        return SOC_E_NONE;
    }

    soc_cm_debug(DK_MIIM,
                 "soc_miimc45_write: id=0x%02x phy_devad=0x%02x "
                 "addr=0x%02x data=0x%04x\n",
                 phy_id, phy_devad, phy_reg_addr, phy_wr_data);

    if (!soc_feature(unit, soc_feature_phy_cl45)) {
        return SOC_E_UNAVAIL;
    }
#ifdef BCM_SBX_SUPPORT
    if (SOC_IS_SBX(unit)) {
        return (soc_sbx_miimc45_write(unit, phy_id,
                                      SOC_PHY_CLAUSE45_ADDR(phy_devad,
                                                            phy_reg_addr),
                                      phy_wr_data));
    }
#endif
#ifdef BCM_ESW_SUPPORT

    if (SOC_IS_RELOADING(unit)) {
        return SOC_E_NONE;
    }

#if defined(BCM_LYNX_SUPPORT) || defined(BCM_XGS3_SWITCH_SUPPORT)
    {
        uint32          phy_param;
        uint32          phy_miim_addr;
#if defined(BCM_LYNX_SUPPORT)
        uint32          cmic_config = 0;
        uint32          cmic_config_save = 0;
#endif

    /* Pause link scanning - and hold MIIM lock */
        soc_linkscan_pause(unit);
        MIIM_LOCK(unit);

    /* Write parameter registers and tell CMIC to start */
        phy_param = 0;
        soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param,
                          MIIM_CYCLEf, MIIM_CYCLE_AUTO);
        if (phy_id & 0x80) {
            phy_id &= (~0x80);
            soc_reg_field_set(unit, CMIC_MIIM_PARAMr,
                              &phy_param, INTERNAL_SELf, 1);
            /* Not in FB/ER */
#if defined(BCM_LYNX_SUPPORT)
            if (!soc_feature(unit, soc_feature_mdio_enhanced)) {
                cmic_config_save =
                cmic_config = soc_pci_read(unit, CMIC_CONFIG);
                soc_reg_field_set(unit, CMIC_CONFIGr, &cmic_config,
                                  INT_PHY_CLAUSE_45f, 1);
                soc_pci_write(unit, CMIC_CONFIG, cmic_config);
            }
#endif /* BCM_LYNX_SUPPORT */
        }
#if defined(BCM_XGS3_SWITCH_SUPPORT)
        if (soc_feature(unit, soc_feature_mdio_enhanced)) {
            soc_reg_field_set(unit, CMIC_MIIM_PARAMr,
                              &phy_param, C45_SELf, 1);
#if defined(BCM_TRIDENT_SUPPORT)
            if (SOC_IS_TD_TT(unit)) {
                uint32 bus_sel = PHY_ID_BUS_NUM(phy_id);
                soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param,
                                  BUS_IDf, bus_sel);
                phy_id &= ~(PHY_ID_BUS_UPPER_MASK | PHY_ID_BUS_LOWER_MASK);
            } else
#endif
#if defined(BCM_SHADOW_SUPPORT)
            if (SOC_IS_SHADOW(unit)) {
                uint32 bus_sel = PHY_ID_BUS_NUM(phy_id);
                soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param,
                                  BUS_IDf, bus_sel);
                phy_id &= ~(PHY_ID_BUS_UPPER_MASK | PHY_ID_BUS_LOWER_MASK);
            } else
#endif
#if defined(BCM_TRX_SUPPORT)
            if (SOC_IS_TRX(unit)) {
                soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param, 
                                  BUS0_1_SELf, ((phy_id & 0x20) ? 1 : 0));
                phy_id &= (~0x20);

                soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param, 
                                  BUS2_SELf, ((phy_id & 0x40) ? 1 : 0));
                phy_id &= (~0x40);
            } else 
#endif /* BCM_TRX_SUPPORT */
            {
                soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param, HG_SELf,
                                  ((phy_id & 0x40) ? 1 : 0));
                phy_id &= (~0x40);
            }
        }
#endif /* BCM_XGS3_SWITCH_SUPPORT */
        soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param, PHY_IDf, phy_id);
        soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param,
                          PHY_DATAf, phy_wr_data);
        phy_miim_addr = 0;
        soc_reg_field_set(unit, CMIC_MIIM_ADDRESSr, &phy_miim_addr,
                          CLAUSE_45_DTYPEf, phy_devad);
        soc_reg_field_set(unit, CMIC_MIIM_ADDRESSr, &phy_miim_addr,
                          CLAUSE_45_REGADRf, phy_reg_addr);

#if defined(BCM_LYNX_SUPPORT)
        if (!soc_feature(unit, soc_feature_mdio_enhanced)) {
            WRITE_CMIC_MIIM_PROTOCOL_MAPr(unit, 0xffffffff);
        }
#endif /* BCM_LYNX_SUPPORT */

        WRITE_CMIC_MIIM_ADDRESSr(unit, phy_miim_addr);

        soc_pci_write(unit, CMIC_MIIM_PARAM, phy_param);

        soc_pci_write(unit, CMIC_SCHAN_CTRL, SC_MIIM_WR_START_SET);

        /* Wait for completion using either the interrupt or polling method */

        if (SOC_CONTROL(unit)->miimIntrEnb) {
            soc_intr_enable(unit, IRQ_MIIM_OP_DONE);

            if (sal_sem_take(SOC_CONTROL(unit)->miimIntr,
                             SOC_CONTROL(unit)->miimTimeout) != 0) {
                rv = SOC_E_TIMEOUT;
            } else {
                soc_cm_debug(DK_MIIM | DK_VERBOSE,
                             "  Interrupt received\n");
            }

            soc_intr_disable(unit, IRQ_MIIM_OP_DONE);
        } else {
            soc_timeout_t to;

            soc_timeout_init(&to, SOC_CONTROL(unit)->miimTimeout, 250);

            while ((soc_pci_read(unit, CMIC_SCHAN_CTRL) &
                    SC_MIIM_OP_DONE_TST) == 0) {
                if (soc_timeout_check(&to)) {
                    rv = SOC_E_TIMEOUT;
                    break;
                }
            }

            if (rv == SOC_E_NONE) {
                soc_cm_debug(DK_MIIM | DK_VERBOSE,
                             "  Done in %d polls\n", to.polls);
            }

            soc_pci_write(unit, CMIC_SCHAN_CTRL, SC_MIIM_OP_DONE_CLR);
        }

        if (rv == SOC_E_TIMEOUT) {
            soc_cm_debug(DK_ERR,
                         "soc_miimc45_write: "
                         "timeout (id=0x%02x addr=0x%02x data=0x%04x)\n",
                         phy_id, phy_reg_addr, phy_wr_data);
            SOC_CONTROL(unit)->stat.err_mii_tmo++;
        }

        /* Not required in FB/ER */ 
#if defined(BCM_LYNX_SUPPORT)
        if (!soc_feature(unit, soc_feature_mdio_enhanced)) {
            if (cmic_config) {
                soc_pci_write(unit, CMIC_CONFIG, cmic_config_save);
            }
            WRITE_CMIC_MIIM_PROTOCOL_MAPr(unit, 0x0);
        }
#endif /* BCM_LYNX_SUPPORT */

        /* Release linkscan pause and MIIM lock */
        MIIM_UNLOCK(unit);

        soc_linkscan_continue(unit);
    }
#endif
#endif
    return rv;

}

/*
 * Function:
 *      soc_miimc45_read
 * Purpose:
 *      Read a value from an MII register.
 * Parameters:
 *      unit - StrataSwitch Unit #.
 *      phy_id - Phy ID to write (MIIM address)
 *      phy_devad - Device type (PMA/PMD, PCS, PHY XS)
 *      phy_reg_addr - PHY register to write
 *      phy_rd_data - 16bit data to write into
 * Returns:
 *      SOC_E_XXX
 * Notes:
 *      Temporarily disables auto link scan if it was enabled.  The MIIM
 *      registers are locked during the operation to prevent multiple
 *      tasks from trying to access PHY registers simultaneously.
 */

int
soc_miimc45_read(int unit, uint16 phy_id, uint8 phy_devad,
                 uint16 phy_reg_addr, uint16 *phy_rd_data)
{
    int                 rv = SOC_E_NONE;    
    assert(!sal_int_context());
    assert(phy_rd_data);

    soc_cm_debug(DK_MIIM,
                 "soc_miimc45_read: id=0x%02x "
                 "phy_devad=0x%02x addr=0x%02x\n",
                 phy_id, phy_devad, phy_reg_addr);

    if (!soc_feature(unit, soc_feature_phy_cl45)) {
        return SOC_E_UNAVAIL;
    }
#ifdef BCM_SBX_SUPPORT
    if (SOC_IS_SBX(unit)) {
        return (soc_sbx_miimc45_read(unit, phy_id,
                                     SOC_PHY_CLAUSE45_ADDR(phy_devad,
                                                           phy_reg_addr),
                                     phy_rd_data));
    }
#endif
#ifdef BCM_ESW_SUPPORT

#if defined(BCM_LYNX_SUPPORT) || defined(BCM_XGS3_SWITCH_SUPPORT)
    {
        uint32          phy_param;
        uint32          phy_miim_addr;
#if defined(BCM_LYNX_SUPPORT)
        uint32          cmic_config = 0;
        uint32          cmic_config_save = 0;
#endif

        /* Pause link scanning - and hold MIIM lock */
        soc_linkscan_pause(unit);
        MIIM_LOCK(unit);

    /* Write parameter registers and tell CMIC to start */
        phy_param = 0;
        soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param,
                          MIIM_CYCLEf, MIIM_CYCLE_AUTO);
        if (phy_id & 0x80) {
            phy_id &= (~0x80);
            soc_reg_field_set(unit, CMIC_MIIM_PARAMr,
                              &phy_param, INTERNAL_SELf, 1);
#if defined(BCM_LYNX_SUPPORT)
            /* Not required in FB/ER */ 
            if (!soc_feature(unit, soc_feature_mdio_enhanced)) {
                cmic_config_save =
                cmic_config = soc_pci_read(unit, CMIC_CONFIG);
                soc_reg_field_set(unit, CMIC_CONFIGr, &cmic_config,
                                  INT_PHY_CLAUSE_45f, 1);
                soc_pci_write(unit, CMIC_CONFIG, cmic_config);
            }
#endif
        }
#if defined(BCM_XGS3_SWITCH_SUPPORT)
        if (soc_feature(unit, soc_feature_mdio_enhanced)) {
            soc_reg_field_set(unit, CMIC_MIIM_PARAMr,
                              &phy_param, C45_SELf, 1);
#if defined(BCM_TRIDENT_SUPPORT)
            if (SOC_IS_TD_TT(unit)) {
                uint32 bus_sel = PHY_ID_BUS_NUM(phy_id);
                soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param,
                                  BUS_IDf, bus_sel);
                phy_id &= ~(PHY_ID_BUS_UPPER_MASK | PHY_ID_BUS_LOWER_MASK);
            } else
#endif
#if defined(BCM_SHADOW_SUPPORT)
            if (SOC_IS_SHADOW(unit)) {
                uint32 bus_sel = PHY_ID_BUS_NUM(phy_id);
                soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param,
                                  BUS_IDf, bus_sel);
                phy_id &= ~(PHY_ID_BUS_UPPER_MASK | PHY_ID_BUS_LOWER_MASK);
            } else
#endif
#if defined(BCM_TRX_SUPPORT)
            if (SOC_IS_TRX(unit)) {
                soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param,
                                  BUS0_1_SELf, ((phy_id & 0x20) ? 1 : 0));
                phy_id &= (~0x20);

                soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param,
                                  BUS2_SELf, ((phy_id & 0x40) ? 1 : 0));
                phy_id &= (~0x40);
            } else
#endif
            {
                soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param, HG_SELf,
                                  ((phy_id & 0x40) ? 1 : 0));
                phy_id &= (~0x40);
            }
        }
#endif
        soc_reg_field_set(unit, CMIC_MIIM_PARAMr, &phy_param, PHY_IDf, phy_id);
        phy_miim_addr = 0;
        soc_reg_field_set(unit, CMIC_MIIM_ADDRESSr, &phy_miim_addr,
                          CLAUSE_45_DTYPEf, phy_devad);
        soc_reg_field_set(unit, CMIC_MIIM_ADDRESSr, &phy_miim_addr,
                          CLAUSE_45_REGADRf, phy_reg_addr);

#if defined(BCM_LYNX_SUPPORT)
        if (!soc_feature(unit, soc_feature_mdio_enhanced)) {
            WRITE_CMIC_MIIM_PROTOCOL_MAPr(unit, 0xffffffff);
        }
#endif

        WRITE_CMIC_MIIM_ADDRESSr(unit, phy_miim_addr);

        soc_pci_write(unit, CMIC_MIIM_PARAM, phy_param);

        soc_pci_write(unit, CMIC_SCHAN_CTRL, SC_MIIM_RD_START_SET);

        /* Wait for completion using either the interrupt or polling method */

        if (SOC_CONTROL(unit)->miimIntrEnb) {
            soc_intr_enable(unit, IRQ_MIIM_OP_DONE);

            if (sal_sem_take(SOC_CONTROL(unit)->miimIntr,
                             SOC_CONTROL(unit)->miimTimeout) != 0) {
                rv = SOC_E_TIMEOUT;
            } else {
                soc_cm_debug(DK_MIIM | DK_VERBOSE,
                             "  Interrupt received\n");
            }

            soc_intr_disable(unit, IRQ_MIIM_OP_DONE);
        } else {
            soc_timeout_t to;

            soc_timeout_init(&to, SOC_CONTROL(unit)->miimTimeout, 250);

            while ((soc_pci_read(unit, CMIC_SCHAN_CTRL) &
                    SC_MIIM_OP_DONE_TST) == 0) {
                if (soc_timeout_check(&to)) {
                    rv = SOC_E_TIMEOUT;
                    break;
                }
            }

            if (rv == SOC_E_NONE) {
                soc_cm_debug(DK_MIIM | DK_VERBOSE,
                             "  Done in %d polls\n", to.polls);
            }

            soc_pci_write(unit, CMIC_SCHAN_CTRL, SC_MIIM_OP_DONE_CLR);
        }

        if (rv == SOC_E_TIMEOUT) {
            soc_cm_debug(DK_ERR,
                         "soc_miimc45_read: "
                         "timeout (id=0x%02x addr=0x%02x)\n",
                         phy_id, phy_reg_addr);
            SOC_CONTROL(unit)->stat.err_mii_tmo++;
        } else {
            *phy_rd_data = (uint16)soc_pci_read(unit, CMIC_MIIM_READ_DATA);

            soc_cm_debug(DK_MIIM,
                         "soc_miimc45_read: read data=0x%04x\n", *phy_rd_data);
        }

#if defined(BCM_LYNX_SUPPORT)
        if (!soc_feature(unit, soc_feature_mdio_enhanced)) {
            if (cmic_config) {
                soc_pci_write(unit, CMIC_CONFIG, cmic_config_save);
            }
            WRITE_CMIC_MIIM_PROTOCOL_MAPr(unit, 0x0);
        }
#endif

    /* Release linkscan pause and MIIM lock */
        MIIM_UNLOCK(unit);

        soc_linkscan_continue(unit);
    }
#endif
#endif
    return rv;

}
