#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e1ff8b3f30 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x55e1ff8deeb0_0 .var "error", 0 0;
v0x55e1ff8def90_0 .var "error_R", 0 0;
v0x55e1ff8df050_0 .var "error_c", 0 0;
v0x55e1ff8df0f0_0 .var "error_s", 0 0;
v0x55e1ff8df1b0_0 .var "error_z", 0 0;
v0x55e1ff8df270_0 .var/i "errores", 31 0;
v0x55e1ff8df350_0 .var "t_A", 3 0;
v0x55e1ff8df410_0 .var "t_B", 3 0;
v0x55e1ff8df520_0 .var "t_Op", 1 0;
v0x55e1ff8df5e0_0 .net "t_R", 3 0, L_0x55e1ff8f4de0;  1 drivers
v0x55e1ff8df6a0_0 .net "t_c", 0 0, L_0x55e1ff8f2780;  1 drivers
v0x55e1ff8df740_0 .var "t_cin", 0 0;
v0x55e1ff8df7e0_0 .var "t_l", 0 0;
v0x55e1ff8df8d0_0 .net "t_s", 0 0, L_0x55e1ff8f5490;  1 drivers
v0x55e1ff8df970_0 .net "t_z", 0 0, L_0x55e1ff8f5350;  1 drivers
S_0x55e1ff8b26b0 .scope task, "check" "check" 2 57, 2 57 0, S_0x55e1ff8b3f30;
 .timescale -9 -11;
v0x55e1ff89dee0_0 .var "expected_R", 4 0;
v0x55e1ff8d0030_0 .var "expected_c", 0 0;
v0x55e1ff8d00f0_0 .var "expected_s", 0 0;
v0x55e1ff8d0190_0 .var "expected_z", 0 0;
TD_alu_tb.check ;
    %vpi_call 2 62 "$write", "tiempo=%0d A=%b B=%b c_in=%b L=%b OP=%b R=%b, Z=%b, C=%b, S=%b.", $time, v0x55e1ff8df350_0, v0x55e1ff8df410_0, v0x55e1ff8df740_0, v0x55e1ff8df7e0_0, v0x55e1ff8df520_0, v0x55e1ff8df5e0_0, v0x55e1ff8df970_0, v0x55e1ff8df6a0_0, v0x55e1ff8df8d0_0 {0 0 0};
    %load/vec4 v0x55e1ff8df7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55e1ff8df520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 72 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x55e1ff8df520_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x55e1ff8df350_0;
    %load/vec4 v0x55e1ff8df410_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e1ff89dee0_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x55e1ff8df350_0;
    %load/vec4 v0x55e1ff8df410_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e1ff89dee0_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x55e1ff8df350_0;
    %load/vec4 v0x55e1ff8df410_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e1ff89dee0_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x55e1ff8df350_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55e1ff89dee0_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1ff8d0030_0, 0, 1;
    %load/vec4 v0x55e1ff89dee0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x55e1ff8d00f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1ff8df0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1ff8df050_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55e1ff8df520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 88 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x55e1ff8df520_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x55e1ff8df350_0;
    %pad/u 5;
    %load/vec4 v0x55e1ff8df740_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55e1ff89dee0_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x55e1ff8df350_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %load/vec4 v0x55e1ff8df740_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55e1ff89dee0_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x55e1ff8df350_0;
    %pad/u 5;
    %load/vec4 v0x55e1ff8df410_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55e1ff8df740_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55e1ff89dee0_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x55e1ff8df350_0;
    %pad/u 5;
    %addi 1, 0, 5;
    %load/vec4 v0x55e1ff8df740_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55e1ff89dee0_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x55e1ff89dee0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x55e1ff8d0030_0, 0, 1;
    %load/vec4 v0x55e1ff89dee0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x55e1ff8d00f0_0, 0, 1;
    %load/vec4 v0x55e1ff8d00f0_0;
    %load/vec4 v0x55e1ff8df8d0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %store/vec4 v0x55e1ff8df0f0_0, 0, 1;
    %load/vec4 v0x55e1ff8d0030_0;
    %load/vec4 v0x55e1ff8df6a0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %store/vec4 v0x55e1ff8df050_0, 0, 1;
T_0.1 ;
    %load/vec4 v0x55e1ff89dee0_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x55e1ff8d0190_0, 0, 1;
    %load/vec4 v0x55e1ff89dee0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55e1ff8df5e0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %store/vec4 v0x55e1ff8def90_0, 0, 1;
    %load/vec4 v0x55e1ff8d0190_0;
    %load/vec4 v0x55e1ff8df970_0;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %store/vec4 v0x55e1ff8df1b0_0, 0, 1;
    %load/vec4 v0x55e1ff8def90_0;
    %load/vec4 v0x55e1ff8df1b0_0;
    %or;
    %load/vec4 v0x55e1ff8df0f0_0;
    %or;
    %load/vec4 v0x55e1ff8df050_0;
    %or;
    %store/vec4 v0x55e1ff8deeb0_0, 0, 1;
    %load/vec4 v0x55e1ff8deeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x55e1ff8df270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e1ff8df270_0, 0, 32;
    %vpi_call 2 105 "$display", " ---- ERROR" {0 0 0};
    %load/vec4 v0x55e1ff8def90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 107 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x55e1ff89dee0_0, 0, 4>, v0x55e1ff8df5e0_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x55e1ff8df1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 109 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x55e1ff8d0190_0, v0x55e1ff8df970_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x55e1ff8df0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %vpi_call 2 111 "$display", "\011Flag de signo esperado %b, obtenido %b", v0x55e1ff8d00f0_0, v0x55e1ff8df8d0_0 {0 0 0};
T_0.20 ;
    %load/vec4 v0x55e1ff8df050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %vpi_call 2 113 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x55e1ff8d0030_0, v0x55e1ff8df6a0_0 {0 0 0};
T_0.22 ;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 116 "$display", " ---- OK" {0 0 0};
T_0.15 ;
    %end;
S_0x55e1ff8d0250 .scope module, "mat" "alu" 2 16, 3 1 0, S_0x55e1ff8b3f30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 1 "c_in"
    .port_info 7 /INPUT 2 "ALUOP"
    .port_info 8 /INPUT 1 "l"
L_0x55e1ff8f5580 .functor NOT 1, v0x55e1ff8df7e0_0, C4<0>, C4<0>, C4<0>;
L_0x55e1ff8f5760 .functor AND 1, L_0x55e1ff8f5580, L_0x55e1ff8f5680, C4<1>, C4<1>;
L_0x55e1ff8f59b0 .functor NOT 1, L_0x55e1ff8f58c0, C4<0>, C4<0>, C4<0>;
L_0x55e1ff8f5a70 .functor AND 1, L_0x55e1ff8f5820, L_0x55e1ff8f59b0, C4<1>, C4<1>;
L_0x55e1ff8f5b80 .functor OR 1, L_0x55e1ff8f5a70, v0x55e1ff8df7e0_0, C4<0>, C4<0>;
L_0x55e1ff8f5de0 .functor NOT 1, L_0x55e1ff8f5ce0, C4<0>, C4<0>, C4<0>;
L_0x55e1ff8f5e90 .functor AND 1, L_0x55e1ff8f5c40, L_0x55e1ff8f5de0, C4<1>, C4<1>;
L_0x55e1ff8f6250 .functor NOT 1, L_0x55e1ff8f5fa0, C4<0>, C4<0>, C4<0>;
L_0x55e1ff8f6360 .functor AND 1, v0x55e1ff8df7e0_0, L_0x55e1ff8f6250, C4<1>, C4<1>;
L_0x55e1ff8f6420 .functor OR 1, L_0x55e1ff8f5e90, L_0x55e1ff8f6360, C4<0>, C4<0>;
L_0x55e1ff8f6590 .functor NOT 1, v0x55e1ff8df7e0_0, C4<0>, C4<0>, C4<0>;
L_0x55e1ff8f6710 .functor NOT 1, L_0x55e1ff8f6600, C4<0>, C4<0>, C4<0>;
L_0x55e1ff8f67f0 .functor AND 1, L_0x55e1ff8f6590, L_0x55e1ff8f6710, C4<1>, C4<1>;
L_0x55e1ff8f69a0 .functor AND 1, L_0x55e1ff8f67f0, L_0x55e1ff8f6900, C4<1>, C4<1>;
v0x55e1ff8dc630_0 .net "A", 3 0, v0x55e1ff8df350_0;  1 drivers
v0x55e1ff8dc760_0 .net "ALUOP", 1 0, v0x55e1ff8df520_0;  1 drivers
v0x55e1ff8dc820_0 .net "B", 3 0, v0x55e1ff8df410_0;  1 drivers
v0x55e1ff8dc8c0_0 .net "R", 3 0, L_0x55e1ff8f4de0;  alias, 1 drivers
v0x55e1ff8dc990_0 .net *"_s10", 0 0, L_0x55e1ff8f5120;  1 drivers
L_0x7f553483e768 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8dca80_0 .net/2s *"_s12", 1 0, L_0x7f553483e768;  1 drivers
L_0x7f553483e7b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8dcb60_0 .net/2s *"_s14", 1 0, L_0x7f553483e7b0;  1 drivers
v0x55e1ff8dcc40_0 .net *"_s16", 1 0, L_0x55e1ff8f51c0;  1 drivers
v0x55e1ff8dcd20_0 .net *"_s22", 0 0, L_0x55e1ff8f5580;  1 drivers
v0x55e1ff8dce00_0 .net *"_s25", 0 0, L_0x55e1ff8f5680;  1 drivers
v0x55e1ff8dcee0_0 .net *"_s29", 0 0, L_0x55e1ff8f5820;  1 drivers
v0x55e1ff8dcfc0_0 .net *"_s31", 0 0, L_0x55e1ff8f58c0;  1 drivers
v0x55e1ff8dd0a0_0 .net *"_s32", 0 0, L_0x55e1ff8f59b0;  1 drivers
v0x55e1ff8dd180_0 .net *"_s34", 0 0, L_0x55e1ff8f5a70;  1 drivers
v0x55e1ff8dd260_0 .net *"_s39", 0 0, L_0x55e1ff8f5c40;  1 drivers
v0x55e1ff8dd340_0 .net *"_s4", 31 0, L_0x55e1ff8f4ff0;  1 drivers
v0x55e1ff8dd420_0 .net *"_s41", 0 0, L_0x55e1ff8f5ce0;  1 drivers
v0x55e1ff8dd500_0 .net *"_s42", 0 0, L_0x55e1ff8f5de0;  1 drivers
v0x55e1ff8dd5e0_0 .net *"_s44", 0 0, L_0x55e1ff8f5e90;  1 drivers
v0x55e1ff8dd6c0_0 .net *"_s47", 0 0, L_0x55e1ff8f5fa0;  1 drivers
v0x55e1ff8dd7a0_0 .net *"_s48", 0 0, L_0x55e1ff8f6250;  1 drivers
v0x55e1ff8dd880_0 .net *"_s50", 0 0, L_0x55e1ff8f6360;  1 drivers
v0x55e1ff8dd960_0 .net *"_s54", 0 0, L_0x55e1ff8f6590;  1 drivers
v0x55e1ff8dda40_0 .net *"_s57", 0 0, L_0x55e1ff8f6600;  1 drivers
v0x55e1ff8ddb20_0 .net *"_s58", 0 0, L_0x55e1ff8f6710;  1 drivers
v0x55e1ff8ddc00_0 .net *"_s60", 0 0, L_0x55e1ff8f67f0;  1 drivers
v0x55e1ff8ddce0_0 .net *"_s63", 0 0, L_0x55e1ff8f6900;  1 drivers
L_0x7f553483e6d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8dddc0_0 .net *"_s7", 27 0, L_0x7f553483e6d8;  1 drivers
L_0x7f553483e720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8ddea0_0 .net/2u *"_s8", 31 0, L_0x7f553483e720;  1 drivers
v0x55e1ff8ddf80_0 .net "add1", 0 0, L_0x55e1ff8f5760;  1 drivers
v0x55e1ff8de020_0 .net "c_in", 0 0, v0x55e1ff8df740_0;  1 drivers
v0x55e1ff8de0c0_0 .net "c_out", 0 0, L_0x55e1ff8f2780;  alias, 1 drivers
v0x55e1ff8de1b0_0 .net "cpl", 0 0, L_0x55e1ff8f69a0;  1 drivers
v0x55e1ff8de460_0 .net "l", 0 0, v0x55e1ff8df7e0_0;  1 drivers
v0x55e1ff8de500_0 .net "op1_A", 0 0, L_0x55e1ff8f5b80;  1 drivers
v0x55e1ff8de5d0_0 .net "op2_B", 0 0, L_0x55e1ff8f6420;  1 drivers
v0x55e1ff8de6a0_0 .net "out_OP1", 3 0, L_0x55e1ff8f09a0;  1 drivers
v0x55e1ff8de740_0 .net "out_OP2", 3 0, L_0x55e1ff8f0150;  1 drivers
v0x55e1ff8de7e0_0 .net "out_add1", 3 0, L_0x55e1ff8f0550;  1 drivers
v0x55e1ff8de8d0_0 .net "out_mux2_4_1", 3 0, L_0x55e1ff8efca0;  1 drivers
v0x55e1ff8de9c0_0 .net "out_suma", 3 0, L_0x55e1ff8f2f20;  1 drivers
v0x55e1ff8deab0_0 .net "out_ul4", 3 0, L_0x55e1ff8f4850;  1 drivers
v0x55e1ff8debc0_0 .net "sign", 0 0, L_0x55e1ff8f5490;  alias, 1 drivers
v0x55e1ff8dec80_0 .net "zero", 0 0, L_0x55e1ff8f5350;  alias, 1 drivers
L_0x55e1ff8f4ff0 .concat [ 4 28 0 0], L_0x55e1ff8f4de0, L_0x7f553483e6d8;
L_0x55e1ff8f5120 .cmp/eq 32, L_0x55e1ff8f4ff0, L_0x7f553483e720;
L_0x55e1ff8f51c0 .functor MUXZ 2, L_0x7f553483e7b0, L_0x7f553483e768, L_0x55e1ff8f5120, C4<>;
L_0x55e1ff8f5350 .part L_0x55e1ff8f51c0, 0, 1;
L_0x55e1ff8f5490 .part L_0x55e1ff8f4de0, 3, 1;
L_0x55e1ff8f5680 .part v0x55e1ff8df520_0, 0, 1;
L_0x55e1ff8f5820 .part v0x55e1ff8df520_0, 1, 1;
L_0x55e1ff8f58c0 .part v0x55e1ff8df520_0, 0, 1;
L_0x55e1ff8f5c40 .part v0x55e1ff8df520_0, 1, 1;
L_0x55e1ff8f5ce0 .part v0x55e1ff8df520_0, 0, 1;
L_0x55e1ff8f5fa0 .part v0x55e1ff8df520_0, 1, 1;
L_0x55e1ff8f6600 .part v0x55e1ff8df520_0, 1, 1;
L_0x55e1ff8f6900 .part v0x55e1ff8df520_0, 0, 1;
S_0x55e1ff8d0570 .scope module, "Final" "mux2_4" 3 14, 4 1 0, S_0x55e1ff8d0250;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x55e1ff8d07b0_0 .net "A", 3 0, L_0x55e1ff8f2f20;  alias, 1 drivers
v0x55e1ff8d08b0_0 .net "B", 3 0, L_0x55e1ff8f4850;  alias, 1 drivers
v0x55e1ff8d0990_0 .net "Out", 3 0, L_0x55e1ff8f4de0;  alias, 1 drivers
v0x55e1ff8d0a50_0 .net *"_s0", 31 0, L_0x55e1ff8f4c00;  1 drivers
L_0x7f553483e648 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d0b30_0 .net *"_s3", 30 0, L_0x7f553483e648;  1 drivers
L_0x7f553483e690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d0c60_0 .net/2u *"_s4", 31 0, L_0x7f553483e690;  1 drivers
v0x55e1ff8d0d40_0 .net *"_s6", 0 0, L_0x55e1ff8f4ca0;  1 drivers
v0x55e1ff8d0e00_0 .net "s", 0 0, v0x55e1ff8df7e0_0;  alias, 1 drivers
L_0x55e1ff8f4c00 .concat [ 1 31 0 0], v0x55e1ff8df7e0_0, L_0x7f553483e648;
L_0x55e1ff8f4ca0 .cmp/eq 32, L_0x55e1ff8f4c00, L_0x7f553483e690;
L_0x55e1ff8f4de0 .functor MUXZ 4, L_0x55e1ff8f4850, L_0x55e1ff8f2f20, L_0x55e1ff8f4ca0, C4<>;
S_0x55e1ff8d0f40 .scope module, "add_1" "mux2_4" 3 8, 4 1 0, S_0x55e1ff8d0250;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
L_0x7f553483e1c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d11a0_0 .net "A", 3 0, L_0x7f553483e1c8;  1 drivers
L_0x7f553483e210 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d1280_0 .net "B", 3 0, L_0x7f553483e210;  1 drivers
v0x55e1ff8d1360_0 .net "Out", 3 0, L_0x55e1ff8f0550;  alias, 1 drivers
v0x55e1ff8d1420_0 .net *"_s0", 31 0, L_0x55e1ff8f0280;  1 drivers
L_0x7f553483e138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d1500_0 .net *"_s3", 30 0, L_0x7f553483e138;  1 drivers
L_0x7f553483e180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d1630_0 .net/2u *"_s4", 31 0, L_0x7f553483e180;  1 drivers
v0x55e1ff8d1710_0 .net *"_s6", 0 0, L_0x55e1ff8f0410;  1 drivers
v0x55e1ff8d17d0_0 .net "s", 0 0, L_0x55e1ff8f5760;  alias, 1 drivers
L_0x55e1ff8f0280 .concat [ 1 31 0 0], L_0x55e1ff8f5760, L_0x7f553483e138;
L_0x55e1ff8f0410 .cmp/eq 32, L_0x55e1ff8f0280, L_0x7f553483e180;
L_0x55e1ff8f0550 .functor MUXZ 4, L_0x7f553483e210, L_0x7f553483e1c8, L_0x55e1ff8f0410, C4<>;
S_0x55e1ff8d1910 .scope module, "complemento_1" "compl1" 3 7, 5 1 0, S_0x55e1ff8d0250;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "Inp"
    .port_info 2 /INPUT 1 "cpl"
L_0x55e1ff8f0050 .functor NOT 4, L_0x55e1ff8efca0, C4<0000>, C4<0000>, C4<0000>;
v0x55e1ff8d1b30_0 .net "Inp", 3 0, L_0x55e1ff8efca0;  alias, 1 drivers
v0x55e1ff8d1c30_0 .net "Out", 3 0, L_0x55e1ff8f0150;  alias, 1 drivers
v0x55e1ff8d1d10_0 .net *"_s0", 31 0, L_0x55e1ff8efe20;  1 drivers
L_0x7f553483e0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d1dd0_0 .net *"_s3", 30 0, L_0x7f553483e0a8;  1 drivers
L_0x7f553483e0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d1eb0_0 .net/2u *"_s4", 31 0, L_0x7f553483e0f0;  1 drivers
v0x55e1ff8d1fe0_0 .net *"_s6", 0 0, L_0x55e1ff8eff10;  1 drivers
v0x55e1ff8d20a0_0 .net *"_s8", 3 0, L_0x55e1ff8f0050;  1 drivers
v0x55e1ff8d2180_0 .net "cpl", 0 0, L_0x55e1ff8f69a0;  alias, 1 drivers
L_0x55e1ff8efe20 .concat [ 1 31 0 0], L_0x55e1ff8f69a0, L_0x7f553483e0a8;
L_0x55e1ff8eff10 .cmp/eq 32, L_0x55e1ff8efe20, L_0x7f553483e0f0;
L_0x55e1ff8f0150 .functor MUXZ 4, L_0x55e1ff8efca0, L_0x55e1ff8f0050, L_0x55e1ff8eff10, C4<>;
S_0x55e1ff8d22c0 .scope module, "mux_1" "mux2_4" 3 6, 4 1 0, S_0x55e1ff8d0250;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x55e1ff8d2500_0 .net "A", 3 0, v0x55e1ff8df350_0;  alias, 1 drivers
v0x55e1ff8d25e0_0 .net "B", 3 0, v0x55e1ff8df410_0;  alias, 1 drivers
v0x55e1ff8d26c0_0 .net "Out", 3 0, L_0x55e1ff8efca0;  alias, 1 drivers
v0x55e1ff8d27c0_0 .net *"_s0", 31 0, L_0x55e1ff8dfa10;  1 drivers
L_0x7f553483e018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d2880_0 .net *"_s3", 30 0, L_0x7f553483e018;  1 drivers
L_0x7f553483e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d29b0_0 .net/2u *"_s4", 31 0, L_0x7f553483e060;  1 drivers
v0x55e1ff8d2a90_0 .net *"_s6", 0 0, L_0x55e1ff8efb60;  1 drivers
v0x55e1ff8d2b50_0 .net "s", 0 0, L_0x55e1ff8f6420;  alias, 1 drivers
L_0x55e1ff8dfa10 .concat [ 1 31 0 0], L_0x55e1ff8f6420, L_0x7f553483e018;
L_0x55e1ff8efb60 .cmp/eq 32, L_0x55e1ff8dfa10, L_0x7f553483e060;
L_0x55e1ff8efca0 .functor MUXZ 4, v0x55e1ff8df410_0, v0x55e1ff8df350_0, L_0x55e1ff8efb60, C4<>;
S_0x55e1ff8d2c90 .scope module, "mux_2" "mux2_4" 3 9, 4 1 0, S_0x55e1ff8d0250;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x55e1ff8d2f20_0 .net "A", 3 0, L_0x55e1ff8f0550;  alias, 1 drivers
v0x55e1ff8d3000_0 .net "B", 3 0, v0x55e1ff8df350_0;  alias, 1 drivers
v0x55e1ff8d30d0_0 .net "Out", 3 0, L_0x55e1ff8f09a0;  alias, 1 drivers
v0x55e1ff8d31a0_0 .net *"_s0", 31 0, L_0x55e1ff8f06e0;  1 drivers
L_0x7f553483e258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d3280_0 .net *"_s3", 30 0, L_0x7f553483e258;  1 drivers
L_0x7f553483e2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d33b0_0 .net/2u *"_s4", 31 0, L_0x7f553483e2a0;  1 drivers
v0x55e1ff8d3490_0 .net *"_s6", 0 0, L_0x55e1ff8f08b0;  1 drivers
v0x55e1ff8d3550_0 .net "s", 0 0, L_0x55e1ff8f5b80;  alias, 1 drivers
L_0x55e1ff8f06e0 .concat [ 1 31 0 0], L_0x55e1ff8f5b80, L_0x7f553483e258;
L_0x55e1ff8f08b0 .cmp/eq 32, L_0x55e1ff8f06e0, L_0x7f553483e2a0;
L_0x55e1ff8f09a0 .functor MUXZ 4, v0x55e1ff8df350_0, L_0x55e1ff8f0550, L_0x55e1ff8f08b0, C4<>;
S_0x55e1ff8d3690 .scope module, "suma_12" "sum4" 3 11, 6 1 0, S_0x55e1ff8d0250;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /INPUT 1 "c_in"
v0x55e1ff8d7210_0 .net "A", 3 0, L_0x55e1ff8f09a0;  alias, 1 drivers
v0x55e1ff8d72f0_0 .net "B", 3 0, L_0x55e1ff8f0150;  alias, 1 drivers
v0x55e1ff8d73c0_0 .net "S", 3 0, L_0x55e1ff8f2f20;  alias, 1 drivers
v0x55e1ff8d74c0_0 .net "c_in", 0 0, v0x55e1ff8df740_0;  alias, 1 drivers
v0x55e1ff8d7590_0 .net "c_out", 0 0, L_0x55e1ff8f2780;  alias, 1 drivers
v0x55e1ff8d7630_0 .net "out_carry1", 0 0, L_0x55e1ff8f0b60;  1 drivers
v0x55e1ff8d7720_0 .net "out_carry2", 0 0, L_0x55e1ff8f14c0;  1 drivers
v0x55e1ff8d7810_0 .net "out_carry3", 0 0, L_0x55e1ff8f1e60;  1 drivers
L_0x55e1ff8f12e0 .part L_0x55e1ff8f09a0, 0, 1;
L_0x55e1ff8f13d0 .part L_0x55e1ff8f0150, 0, 1;
L_0x55e1ff8f1c50 .part L_0x55e1ff8f09a0, 1, 1;
L_0x55e1ff8f1d40 .part L_0x55e1ff8f0150, 1, 1;
L_0x55e1ff8f2560 .part L_0x55e1ff8f09a0, 2, 1;
L_0x55e1ff8f2650 .part L_0x55e1ff8f0150, 2, 1;
L_0x55e1ff8f2f20 .concat8 [ 1 1 1 1], L_0x55e1ff8f0c00, L_0x55e1ff8f1560, L_0x55e1ff8f1f00, L_0x55e1ff8f28b0;
L_0x55e1ff8f3100 .part L_0x55e1ff8f09a0, 3, 1;
L_0x55e1ff8f3350 .part L_0x55e1ff8f0150, 3, 1;
S_0x55e1ff8d3860 .scope module, "fa_1" "fa" 6 5, 7 1 0, S_0x55e1ff8d3690;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f553483e330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d3b00_0 .net *"_s10", 0 0, L_0x7f553483e330;  1 drivers
v0x55e1ff8d3c00_0 .net *"_s11", 1 0, L_0x55e1ff8f0e80;  1 drivers
v0x55e1ff8d3ce0_0 .net *"_s13", 1 0, L_0x55e1ff8f1030;  1 drivers
L_0x7f553483e378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d3dd0_0 .net *"_s16", 0 0, L_0x7f553483e378;  1 drivers
v0x55e1ff8d3eb0_0 .net *"_s17", 1 0, L_0x55e1ff8f11a0;  1 drivers
v0x55e1ff8d3fe0_0 .net *"_s3", 1 0, L_0x55e1ff8f0ca0;  1 drivers
L_0x7f553483e2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d40c0_0 .net *"_s6", 0 0, L_0x7f553483e2e8;  1 drivers
v0x55e1ff8d41a0_0 .net *"_s7", 1 0, L_0x55e1ff8f0d90;  1 drivers
v0x55e1ff8d4280_0 .net "a", 0 0, L_0x55e1ff8f12e0;  1 drivers
v0x55e1ff8d4340_0 .net "b", 0 0, L_0x55e1ff8f13d0;  1 drivers
v0x55e1ff8d4400_0 .net "c_in", 0 0, v0x55e1ff8df740_0;  alias, 1 drivers
v0x55e1ff8d44c0_0 .net "c_out", 0 0, L_0x55e1ff8f0b60;  alias, 1 drivers
v0x55e1ff8d4580_0 .net "sum", 0 0, L_0x55e1ff8f0c00;  1 drivers
L_0x55e1ff8f0b60 .part L_0x55e1ff8f11a0, 1, 1;
L_0x55e1ff8f0c00 .part L_0x55e1ff8f11a0, 0, 1;
L_0x55e1ff8f0ca0 .concat [ 1 1 0 0], L_0x55e1ff8f12e0, L_0x7f553483e2e8;
L_0x55e1ff8f0d90 .concat [ 1 1 0 0], L_0x55e1ff8f13d0, L_0x7f553483e330;
L_0x55e1ff8f0e80 .arith/sum 2, L_0x55e1ff8f0ca0, L_0x55e1ff8f0d90;
L_0x55e1ff8f1030 .concat [ 1 1 0 0], v0x55e1ff8df740_0, L_0x7f553483e378;
L_0x55e1ff8f11a0 .arith/sum 2, L_0x55e1ff8f0e80, L_0x55e1ff8f1030;
S_0x55e1ff8d46e0 .scope module, "fa_2" "fa" 6 6, 7 1 0, S_0x55e1ff8d3690;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f553483e408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d4900_0 .net *"_s10", 0 0, L_0x7f553483e408;  1 drivers
v0x55e1ff8d49e0_0 .net *"_s11", 1 0, L_0x55e1ff8f1860;  1 drivers
v0x55e1ff8d4ac0_0 .net *"_s13", 1 0, L_0x55e1ff8f19a0;  1 drivers
L_0x7f553483e450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d4bb0_0 .net *"_s16", 0 0, L_0x7f553483e450;  1 drivers
v0x55e1ff8d4c90_0 .net *"_s17", 1 0, L_0x55e1ff8f1b10;  1 drivers
v0x55e1ff8d4dc0_0 .net *"_s3", 1 0, L_0x55e1ff8f1650;  1 drivers
L_0x7f553483e3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d4ea0_0 .net *"_s6", 0 0, L_0x7f553483e3c0;  1 drivers
v0x55e1ff8d4f80_0 .net *"_s7", 1 0, L_0x55e1ff8f1740;  1 drivers
v0x55e1ff8d5060_0 .net "a", 0 0, L_0x55e1ff8f1c50;  1 drivers
v0x55e1ff8d51b0_0 .net "b", 0 0, L_0x55e1ff8f1d40;  1 drivers
v0x55e1ff8d5270_0 .net "c_in", 0 0, L_0x55e1ff8f0b60;  alias, 1 drivers
v0x55e1ff8d5310_0 .net "c_out", 0 0, L_0x55e1ff8f14c0;  alias, 1 drivers
v0x55e1ff8d53b0_0 .net "sum", 0 0, L_0x55e1ff8f1560;  1 drivers
L_0x55e1ff8f14c0 .part L_0x55e1ff8f1b10, 1, 1;
L_0x55e1ff8f1560 .part L_0x55e1ff8f1b10, 0, 1;
L_0x55e1ff8f1650 .concat [ 1 1 0 0], L_0x55e1ff8f1c50, L_0x7f553483e3c0;
L_0x55e1ff8f1740 .concat [ 1 1 0 0], L_0x55e1ff8f1d40, L_0x7f553483e408;
L_0x55e1ff8f1860 .arith/sum 2, L_0x55e1ff8f1650, L_0x55e1ff8f1740;
L_0x55e1ff8f19a0 .concat [ 1 1 0 0], L_0x55e1ff8f0b60, L_0x7f553483e450;
L_0x55e1ff8f1b10 .arith/sum 2, L_0x55e1ff8f1860, L_0x55e1ff8f19a0;
S_0x55e1ff8d5540 .scope module, "fa_3" "fa" 6 7, 7 1 0, S_0x55e1ff8d3690;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f553483e4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d5770_0 .net *"_s10", 0 0, L_0x7f553483e4e0;  1 drivers
v0x55e1ff8d5850_0 .net *"_s11", 1 0, L_0x55e1ff8f2200;  1 drivers
v0x55e1ff8d5930_0 .net *"_s13", 1 0, L_0x55e1ff8f2340;  1 drivers
L_0x7f553483e528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d5a20_0 .net *"_s16", 0 0, L_0x7f553483e528;  1 drivers
v0x55e1ff8d5b00_0 .net *"_s17", 1 0, L_0x55e1ff8f2420;  1 drivers
v0x55e1ff8d5c30_0 .net *"_s3", 1 0, L_0x55e1ff8f1ff0;  1 drivers
L_0x7f553483e498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d5d10_0 .net *"_s6", 0 0, L_0x7f553483e498;  1 drivers
v0x55e1ff8d5df0_0 .net *"_s7", 1 0, L_0x55e1ff8f20e0;  1 drivers
v0x55e1ff8d5ed0_0 .net "a", 0 0, L_0x55e1ff8f2560;  1 drivers
v0x55e1ff8d6020_0 .net "b", 0 0, L_0x55e1ff8f2650;  1 drivers
v0x55e1ff8d60e0_0 .net "c_in", 0 0, L_0x55e1ff8f14c0;  alias, 1 drivers
v0x55e1ff8d6180_0 .net "c_out", 0 0, L_0x55e1ff8f1e60;  alias, 1 drivers
v0x55e1ff8d6220_0 .net "sum", 0 0, L_0x55e1ff8f1f00;  1 drivers
L_0x55e1ff8f1e60 .part L_0x55e1ff8f2420, 1, 1;
L_0x55e1ff8f1f00 .part L_0x55e1ff8f2420, 0, 1;
L_0x55e1ff8f1ff0 .concat [ 1 1 0 0], L_0x55e1ff8f2560, L_0x7f553483e498;
L_0x55e1ff8f20e0 .concat [ 1 1 0 0], L_0x55e1ff8f2650, L_0x7f553483e4e0;
L_0x55e1ff8f2200 .arith/sum 2, L_0x55e1ff8f1ff0, L_0x55e1ff8f20e0;
L_0x55e1ff8f2340 .concat [ 1 1 0 0], L_0x55e1ff8f14c0, L_0x7f553483e528;
L_0x55e1ff8f2420 .arith/sum 2, L_0x55e1ff8f2200, L_0x55e1ff8f2340;
S_0x55e1ff8d63b0 .scope module, "fa_4" "fa" 6 8, 7 1 0, S_0x55e1ff8d3690;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f553483e5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d65b0_0 .net *"_s10", 0 0, L_0x7f553483e5b8;  1 drivers
v0x55e1ff8d66b0_0 .net *"_s11", 1 0, L_0x55e1ff8f2b30;  1 drivers
v0x55e1ff8d6790_0 .net *"_s13", 1 0, L_0x55e1ff8f2c70;  1 drivers
L_0x7f553483e600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d6880_0 .net *"_s16", 0 0, L_0x7f553483e600;  1 drivers
v0x55e1ff8d6960_0 .net *"_s17", 1 0, L_0x55e1ff8f2de0;  1 drivers
v0x55e1ff8d6a90_0 .net *"_s3", 1 0, L_0x55e1ff8f2950;  1 drivers
L_0x7f553483e570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d6b70_0 .net *"_s6", 0 0, L_0x7f553483e570;  1 drivers
v0x55e1ff8d6c50_0 .net *"_s7", 1 0, L_0x55e1ff8f2a40;  1 drivers
v0x55e1ff8d6d30_0 .net "a", 0 0, L_0x55e1ff8f3100;  1 drivers
v0x55e1ff8d6e80_0 .net "b", 0 0, L_0x55e1ff8f3350;  1 drivers
v0x55e1ff8d6f40_0 .net "c_in", 0 0, L_0x55e1ff8f1e60;  alias, 1 drivers
v0x55e1ff8d6fe0_0 .net "c_out", 0 0, L_0x55e1ff8f2780;  alias, 1 drivers
v0x55e1ff8d7080_0 .net "sum", 0 0, L_0x55e1ff8f28b0;  1 drivers
L_0x55e1ff8f2780 .part L_0x55e1ff8f2de0, 1, 1;
L_0x55e1ff8f28b0 .part L_0x55e1ff8f2de0, 0, 1;
L_0x55e1ff8f2950 .concat [ 1 1 0 0], L_0x55e1ff8f3100, L_0x7f553483e570;
L_0x55e1ff8f2a40 .concat [ 1 1 0 0], L_0x55e1ff8f3350, L_0x7f553483e5b8;
L_0x55e1ff8f2b30 .arith/sum 2, L_0x55e1ff8f2950, L_0x55e1ff8f2a40;
L_0x55e1ff8f2c70 .concat [ 1 1 0 0], L_0x55e1ff8f1e60, L_0x7f553483e600;
L_0x55e1ff8f2de0 .arith/sum 2, L_0x55e1ff8f2b30, L_0x55e1ff8f2c70;
S_0x55e1ff8d7920 .scope module, "ul4_12" "ul4" 3 12, 8 1 0, S_0x55e1ff8d0250;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 2 "S"
v0x55e1ff8dc250_0 .net "A", 3 0, L_0x55e1ff8f09a0;  alias, 1 drivers
v0x55e1ff8dc360_0 .net "B", 3 0, L_0x55e1ff8f0150;  alias, 1 drivers
v0x55e1ff8dc470_0 .net "Out", 3 0, L_0x55e1ff8f4850;  alias, 1 drivers
v0x55e1ff8dc510_0 .net "S", 1 0, v0x55e1ff8df520_0;  alias, 1 drivers
L_0x55e1ff8f3880 .part L_0x55e1ff8f09a0, 0, 1;
L_0x55e1ff8f3920 .part L_0x55e1ff8f0150, 0, 1;
L_0x55e1ff8f3d50 .part L_0x55e1ff8f09a0, 1, 1;
L_0x55e1ff8f3df0 .part L_0x55e1ff8f0150, 1, 1;
L_0x55e1ff8f42b0 .part L_0x55e1ff8f09a0, 2, 1;
L_0x55e1ff8f4350 .part L_0x55e1ff8f0150, 2, 1;
L_0x55e1ff8f4850 .concat8 [ 1 1 1 1], v0x55e1ff8d84d0_0, v0x55e1ff8d9660_0, v0x55e1ff8da810_0, v0x55e1ff8db9f0_0;
L_0x55e1ff8f49e0 .part L_0x55e1ff8f09a0, 3, 1;
L_0x55e1ff8f4ad0 .part L_0x55e1ff8f0150, 3, 1;
S_0x55e1ff8d7b60 .scope module, "cl1" "cl" 8 4, 9 1 0, S_0x55e1ff8d7920;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55e1ff8f0f20 .functor AND 1, L_0x55e1ff8f3880, L_0x55e1ff8f3920, C4<1>, C4<1>;
L_0x55e1ff8f35a0 .functor OR 1, L_0x55e1ff8f3880, L_0x55e1ff8f3920, C4<0>, C4<0>;
L_0x55e1ff8f3700 .functor XOR 1, L_0x55e1ff8f3880, L_0x55e1ff8f3920, C4<0>, C4<0>;
L_0x55e1ff8f37c0 .functor NOT 1, L_0x55e1ff8f3880, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d8650_0 .net "S", 1 0, v0x55e1ff8df520_0;  alias, 1 drivers
v0x55e1ff8d8730_0 .net "a", 0 0, L_0x55e1ff8f3880;  1 drivers
v0x55e1ff8d87d0_0 .net "b", 0 0, L_0x55e1ff8f3920;  1 drivers
v0x55e1ff8d88a0_0 .net "out", 0 0, v0x55e1ff8d84d0_0;  1 drivers
v0x55e1ff8d8970_0 .net "out_and", 0 0, L_0x55e1ff8f0f20;  1 drivers
v0x55e1ff8d8a60_0 .net "out_not", 0 0, L_0x55e1ff8f37c0;  1 drivers
v0x55e1ff8d8b30_0 .net "out_or", 0 0, L_0x55e1ff8f35a0;  1 drivers
v0x55e1ff8d8c00_0 .net "out_xor", 0 0, L_0x55e1ff8f3700;  1 drivers
S_0x55e1ff8d7dc0 .scope module, "mux" "mux4_1" 9 10, 10 1 0, S_0x55e1ff8d7b60;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55e1ff8d80a0_0 .net "S", 1 0, v0x55e1ff8df520_0;  alias, 1 drivers
v0x55e1ff8d81a0_0 .net "a", 0 0, L_0x55e1ff8f0f20;  alias, 1 drivers
v0x55e1ff8d8260_0 .net "b", 0 0, L_0x55e1ff8f35a0;  alias, 1 drivers
v0x55e1ff8d8300_0 .net "c", 0 0, L_0x55e1ff8f3700;  alias, 1 drivers
v0x55e1ff8d83c0_0 .net "d", 0 0, L_0x55e1ff8f37c0;  alias, 1 drivers
v0x55e1ff8d84d0_0 .var "out", 0 0;
E_0x55e1ff877290/0 .event edge, v0x55e1ff8d80a0_0, v0x55e1ff8d83c0_0, v0x55e1ff8d8300_0, v0x55e1ff8d8260_0;
E_0x55e1ff877290/1 .event edge, v0x55e1ff8d81a0_0;
E_0x55e1ff877290 .event/or E_0x55e1ff877290/0, E_0x55e1ff877290/1;
S_0x55e1ff8d8d00 .scope module, "cl2" "cl" 8 5, 9 1 0, S_0x55e1ff8d7920;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55e1ff8f39c0 .functor AND 1, L_0x55e1ff8f3d50, L_0x55e1ff8f3df0, C4<1>, C4<1>;
L_0x55e1ff8f3a30 .functor OR 1, L_0x55e1ff8f3d50, L_0x55e1ff8f3df0, C4<0>, C4<0>;
L_0x55e1ff8f3b40 .functor XOR 1, L_0x55e1ff8f3d50, L_0x55e1ff8f3df0, C4<0>, C4<0>;
L_0x55e1ff8f3c00 .functor NOT 1, L_0x55e1ff8f3d50, C4<0>, C4<0>, C4<0>;
v0x55e1ff8d97e0_0 .net "S", 1 0, v0x55e1ff8df520_0;  alias, 1 drivers
v0x55e1ff8d98c0_0 .net "a", 0 0, L_0x55e1ff8f3d50;  1 drivers
v0x55e1ff8d9980_0 .net "b", 0 0, L_0x55e1ff8f3df0;  1 drivers
v0x55e1ff8d9a20_0 .net "out", 0 0, v0x55e1ff8d9660_0;  1 drivers
v0x55e1ff8d9af0_0 .net "out_and", 0 0, L_0x55e1ff8f39c0;  1 drivers
v0x55e1ff8d9be0_0 .net "out_not", 0 0, L_0x55e1ff8f3c00;  1 drivers
v0x55e1ff8d9cb0_0 .net "out_or", 0 0, L_0x55e1ff8f3a30;  1 drivers
v0x55e1ff8d9d80_0 .net "out_xor", 0 0, L_0x55e1ff8f3b40;  1 drivers
S_0x55e1ff8d8f40 .scope module, "mux" "mux4_1" 9 10, 10 1 0, S_0x55e1ff8d8d00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55e1ff8d9200_0 .net "S", 1 0, v0x55e1ff8df520_0;  alias, 1 drivers
v0x55e1ff8d9330_0 .net "a", 0 0, L_0x55e1ff8f39c0;  alias, 1 drivers
v0x55e1ff8d93f0_0 .net "b", 0 0, L_0x55e1ff8f3a30;  alias, 1 drivers
v0x55e1ff8d9490_0 .net "c", 0 0, L_0x55e1ff8f3b40;  alias, 1 drivers
v0x55e1ff8d9550_0 .net "d", 0 0, L_0x55e1ff8f3c00;  alias, 1 drivers
v0x55e1ff8d9660_0 .var "out", 0 0;
E_0x55e1ff8756f0/0 .event edge, v0x55e1ff8d80a0_0, v0x55e1ff8d9550_0, v0x55e1ff8d9490_0, v0x55e1ff8d93f0_0;
E_0x55e1ff8756f0/1 .event edge, v0x55e1ff8d9330_0;
E_0x55e1ff8756f0 .event/or E_0x55e1ff8756f0/0, E_0x55e1ff8756f0/1;
S_0x55e1ff8d9e80 .scope module, "cl3" "cl" 8 6, 9 1 0, S_0x55e1ff8d7920;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55e1ff8f3f20 .functor AND 1, L_0x55e1ff8f42b0, L_0x55e1ff8f4350, C4<1>, C4<1>;
L_0x55e1ff8f3f90 .functor OR 1, L_0x55e1ff8f42b0, L_0x55e1ff8f4350, C4<0>, C4<0>;
L_0x55e1ff8f40a0 .functor XOR 1, L_0x55e1ff8f42b0, L_0x55e1ff8f4350, C4<0>, C4<0>;
L_0x55e1ff8f4160 .functor NOT 1, L_0x55e1ff8f42b0, C4<0>, C4<0>, C4<0>;
v0x55e1ff8da9d0_0 .net "S", 1 0, v0x55e1ff8df520_0;  alias, 1 drivers
v0x55e1ff8daab0_0 .net "a", 0 0, L_0x55e1ff8f42b0;  1 drivers
v0x55e1ff8dab70_0 .net "b", 0 0, L_0x55e1ff8f4350;  1 drivers
v0x55e1ff8dac10_0 .net "out", 0 0, v0x55e1ff8da810_0;  1 drivers
v0x55e1ff8dace0_0 .net "out_and", 0 0, L_0x55e1ff8f3f20;  1 drivers
v0x55e1ff8dadd0_0 .net "out_not", 0 0, L_0x55e1ff8f4160;  1 drivers
v0x55e1ff8daea0_0 .net "out_or", 0 0, L_0x55e1ff8f3f90;  1 drivers
v0x55e1ff8daf70_0 .net "out_xor", 0 0, L_0x55e1ff8f40a0;  1 drivers
S_0x55e1ff8da0f0 .scope module, "mux" "mux4_1" 9 10, 10 1 0, S_0x55e1ff8d9e80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55e1ff8da390_0 .net "S", 1 0, v0x55e1ff8df520_0;  alias, 1 drivers
v0x55e1ff8da500_0 .net "a", 0 0, L_0x55e1ff8f3f20;  alias, 1 drivers
v0x55e1ff8da5c0_0 .net "b", 0 0, L_0x55e1ff8f3f90;  alias, 1 drivers
v0x55e1ff8da690_0 .net "c", 0 0, L_0x55e1ff8f40a0;  alias, 1 drivers
v0x55e1ff8da750_0 .net "d", 0 0, L_0x55e1ff8f4160;  alias, 1 drivers
v0x55e1ff8da810_0 .var "out", 0 0;
E_0x55e1ff8b6200/0 .event edge, v0x55e1ff8d80a0_0, v0x55e1ff8da750_0, v0x55e1ff8da690_0, v0x55e1ff8da5c0_0;
E_0x55e1ff8b6200/1 .event edge, v0x55e1ff8da500_0;
E_0x55e1ff8b6200 .event/or E_0x55e1ff8b6200/0, E_0x55e1ff8b6200/1;
S_0x55e1ff8db070 .scope module, "cl4" "cl" 8 7, 9 1 0, S_0x55e1ff8d7920;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55e1ff8f44c0 .functor AND 1, L_0x55e1ff8f49e0, L_0x55e1ff8f4ad0, C4<1>, C4<1>;
L_0x55e1ff8f4530 .functor OR 1, L_0x55e1ff8f49e0, L_0x55e1ff8f4ad0, C4<0>, C4<0>;
L_0x55e1ff8f4640 .functor XOR 1, L_0x55e1ff8f49e0, L_0x55e1ff8f4ad0, C4<0>, C4<0>;
L_0x55e1ff8f4700 .functor NOT 1, L_0x55e1ff8f49e0, C4<0>, C4<0>, C4<0>;
v0x55e1ff8dbbb0_0 .net "S", 1 0, v0x55e1ff8df520_0;  alias, 1 drivers
v0x55e1ff8dbc90_0 .net "a", 0 0, L_0x55e1ff8f49e0;  1 drivers
v0x55e1ff8dbd50_0 .net "b", 0 0, L_0x55e1ff8f4ad0;  1 drivers
v0x55e1ff8dbdf0_0 .net "out", 0 0, v0x55e1ff8db9f0_0;  1 drivers
v0x55e1ff8dbec0_0 .net "out_and", 0 0, L_0x55e1ff8f44c0;  1 drivers
v0x55e1ff8dbfb0_0 .net "out_not", 0 0, L_0x55e1ff8f4700;  1 drivers
v0x55e1ff8dc080_0 .net "out_or", 0 0, L_0x55e1ff8f4530;  1 drivers
v0x55e1ff8dc150_0 .net "out_xor", 0 0, L_0x55e1ff8f4640;  1 drivers
S_0x55e1ff8db2b0 .scope module, "mux" "mux4_1" 9 10, 10 1 0, S_0x55e1ff8db070;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55e1ff8db5b0_0 .net "S", 1 0, v0x55e1ff8df520_0;  alias, 1 drivers
v0x55e1ff8db690_0 .net "a", 0 0, L_0x55e1ff8f44c0;  alias, 1 drivers
v0x55e1ff8db750_0 .net "b", 0 0, L_0x55e1ff8f4530;  alias, 1 drivers
v0x55e1ff8db820_0 .net "c", 0 0, L_0x55e1ff8f4640;  alias, 1 drivers
v0x55e1ff8db8e0_0 .net "d", 0 0, L_0x55e1ff8f4700;  alias, 1 drivers
v0x55e1ff8db9f0_0 .var "out", 0 0;
E_0x55e1ff8db520/0 .event edge, v0x55e1ff8d80a0_0, v0x55e1ff8db8e0_0, v0x55e1ff8db820_0, v0x55e1ff8db750_0;
E_0x55e1ff8db520/1 .event edge, v0x55e1ff8db690_0;
E_0x55e1ff8db520 .event/or E_0x55e1ff8db520/0, E_0x55e1ff8db520/1;
    .scope S_0x55e1ff8d7dc0;
T_1 ;
    %wait E_0x55e1ff877290;
    %load/vec4 v0x55e1ff8d80a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55e1ff8d84d0_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x55e1ff8d81a0_0;
    %store/vec4 v0x55e1ff8d84d0_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x55e1ff8d8260_0;
    %store/vec4 v0x55e1ff8d84d0_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55e1ff8d8300_0;
    %store/vec4 v0x55e1ff8d84d0_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x55e1ff8d83c0_0;
    %store/vec4 v0x55e1ff8d84d0_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55e1ff8d8f40;
T_2 ;
    %wait E_0x55e1ff8756f0;
    %load/vec4 v0x55e1ff8d9200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55e1ff8d9660_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x55e1ff8d9330_0;
    %store/vec4 v0x55e1ff8d9660_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x55e1ff8d93f0_0;
    %store/vec4 v0x55e1ff8d9660_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x55e1ff8d9490_0;
    %store/vec4 v0x55e1ff8d9660_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x55e1ff8d9550_0;
    %store/vec4 v0x55e1ff8d9660_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55e1ff8da0f0;
T_3 ;
    %wait E_0x55e1ff8b6200;
    %load/vec4 v0x55e1ff8da390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55e1ff8da810_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x55e1ff8da500_0;
    %store/vec4 v0x55e1ff8da810_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x55e1ff8da5c0_0;
    %store/vec4 v0x55e1ff8da810_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x55e1ff8da690_0;
    %store/vec4 v0x55e1ff8da810_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x55e1ff8da750_0;
    %store/vec4 v0x55e1ff8da810_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55e1ff8db2b0;
T_4 ;
    %wait E_0x55e1ff8db520;
    %load/vec4 v0x55e1ff8db5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55e1ff8db9f0_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x55e1ff8db690_0;
    %store/vec4 v0x55e1ff8db9f0_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x55e1ff8db750_0;
    %store/vec4 v0x55e1ff8db9f0_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x55e1ff8db820_0;
    %store/vec4 v0x55e1ff8db9f0_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x55e1ff8db8e0_0;
    %store/vec4 v0x55e1ff8db9f0_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55e1ff8b3f30;
T_5 ;
    %vpi_call 2 20 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e1ff8df270_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1ff8df7e0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e1ff8df520_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1ff8df740_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e1ff8df350_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e1ff8df410_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %fork TD_alu_tb.check, S_0x55e1ff8b26b0;
    %join;
    %delay 999, 0;
    %load/vec4 v0x55e1ff8df410_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55e1ff8df410_0, 0, 4;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55e1ff8df350_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55e1ff8df350_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55e1ff8df740_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55e1ff8df740_0, 0, 1;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55e1ff8df520_0;
    %addi 1, 0, 2;
    %store/vec4 v0x55e1ff8df520_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55e1ff8df7e0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55e1ff8df7e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 51 "$display", "Encontradas %d operaciones erroneas", v0x55e1ff8df270_0 {0 0 0};
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "mux2_4.v";
    "compl1.v";
    "sum4.v";
    "fa.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
