
*** Running vivado
    with args -log VGAController.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGAController.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source VGAController.tcl -notrace
Command: synth_design -top VGAController -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 361.117 ; gain = 101.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/VGAController.vhd:18]
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/ClockDivider.vhd:12' bound to instance 'Component1' of component 'ClockDivider' [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/VGAController.vhd:34]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/ClockDivider.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/ClockDivider.vhd:17]
INFO: [Synth 8-3491] module 'Sync' declared at 'C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/Sync.vhd:15' bound to instance 'Component2' of component 'Sync' [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/VGAController.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Sync' [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/Sync.vhd:22]
INFO: [Synth 8-3491] module 'BallController' declared at 'C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/BallController.vhd:14' bound to instance 'ballControl' of component 'BallController' [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/Sync.vhd:58]
INFO: [Synth 8-638] synthesizing module 'BallController' [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/BallController.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element wallHorizontalBounce_reg was removed.  [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/BallController.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element paddleSurfaceBounce_reg was removed.  [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/BallController.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element paddleSideBounce_reg was removed.  [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/BallController.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element paddleAISurfaceBounce_reg was removed.  [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/BallController.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element paddleAISideBounce_reg was removed.  [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/BallController.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'BallController' (2#1) [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/BallController.vhd:23]
WARNING: [Synth 8-3848] Net frameVisible in module/entity Sync does not have driver. [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/Sync.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Sync' (3#1) [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/Sync.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (4#1) [C:/Users/Rahma/Downloads/PongGameVHDL-master/PongGameVHDL-master/VGAController.vhd:18]
WARNING: [Synth 8-3331] design VGAController has unconnected port upButton
WARNING: [Synth 8-3331] design VGAController has unconnected port downButton
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 417.672 ; gain = 157.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 417.672 ; gain = 157.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 417.672 ; gain = 157.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Rahma/Downloads/zedboard_master.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/Rahma/Downloads/zedboard_master.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/Rahma/Downloads/zedboard_master.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/Rahma/Downloads/zedboard_master.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/Rahma/Downloads/zedboard_master.xdc:375]
Finished Parsing XDC File [C:/Users/Rahma/Downloads/zedboard_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Rahma/Downloads/zedboard_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGAController_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGAController_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 787.977 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 787.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 787.977 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 788.277 ; gain = 0.301
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 788.277 ; gain = 528.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 788.277 ; gain = 528.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 788.277 ; gain = 528.398
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "ballMovement" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ballMovementCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ballMovement" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ballMovementCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "paddleWidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "message[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result1[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result2[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gameLabel[0]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 788.277 ; gain = 528.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Sync__GB0     |           1|     28467|
|2     |Sync__GB1     |           1|     18912|
|3     |Sync__GB2     |           1|     11825|
|4     |Sync__GB3     |           1|     18248|
|5     |Sync__GB4     |           1|     18219|
|6     |ClockDivider  |           1|         4|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   2 Input     12 Bit       Adders := 34    
	   3 Input     11 Bit       Adders := 17    
	   4 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 55    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     12 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClockDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module BallController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
	   2 Input     12 Bit       Adders := 12    
	   2 Input     10 Bit       Adders := 24    
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module Sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 22    
	   3 Input     11 Bit       Adders := 17    
	   4 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 31    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design VGAController has unconnected port upButton
WARNING: [Synth 8-3331] design VGAController has unconnected port downButton
INFO: [Synth 8-5545] ROM "ballMovementCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ballMovement" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP paddleAIRight4, operation Mode is: A*B.
DSP Report: operator paddleAIRight4 is absorbed into DSP paddleAIRight4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:57 . Memory (MB): peak = 788.277 ; gain = 528.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Sync        | logo[0]    | 256x200       | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Sync        | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Sync__GB0     |           1|      3080|
|2     |Sync__GB1     |           1|      1410|
|3     |Sync__GB2     |           1|      4956|
|4     |Sync__GB3     |           1|      1338|
|5     |Sync__GB4     |           1|      1254|
|6     |ClockDivider  |           1|         4|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:44 ; elapsed = 00:03:32 . Memory (MB): peak = 827.602 ; gain = 567.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:44 ; elapsed = 00:03:32 . Memory (MB): peak = 828.273 ; gain = 568.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Sync__GB0     |           1|      3080|
|2     |Sync__GB1     |           1|      1410|
|3     |Sync__GB2     |           1|      4956|
|4     |Sync__GB3     |           1|      1338|
|5     |Sync__GB4     |           1|      1254|
|6     |ClockDivider  |           1|         4|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:50 ; elapsed = 00:03:39 . Memory (MB): peak = 920.141 ; gain = 660.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:54 ; elapsed = 00:03:42 . Memory (MB): peak = 920.141 ; gain = 660.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:54 ; elapsed = 00:03:43 . Memory (MB): peak = 920.141 ; gain = 660.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:54 ; elapsed = 00:03:43 . Memory (MB): peak = 920.141 ; gain = 660.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:54 ; elapsed = 00:03:43 . Memory (MB): peak = 920.141 ; gain = 660.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:55 ; elapsed = 00:03:43 . Memory (MB): peak = 920.141 ; gain = 660.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:55 ; elapsed = 00:03:43 . Memory (MB): peak = 920.141 ; gain = 660.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |   307|
|3     |DSP48E1 |     1|
|4     |LUT1    |   313|
|5     |LUT2    |   163|
|6     |LUT3    |   181|
|7     |LUT4    |   421|
|8     |LUT5    |   479|
|9     |LUT6    |  1943|
|10    |MUXF7   |   354|
|11    |MUXF8   |    86|
|12    |FDRE    |   208|
|13    |FDSE    |    46|
|14    |IBUF    |     6|
|15    |OBUF    |    14|
+------+--------+------+

Report Instance Areas: 
+------+----------------+---------------+------+
|      |Instance        |Module         |Cells |
+------+----------------+---------------+------+
|1     |top             |               |  4525|
|2     |  Component1    |ClockDivider   |     4|
|3     |  Component2    |Sync           |  4354|
|4     |    ballControl |BallController |  1033|
+------+----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:55 ; elapsed = 00:03:43 . Memory (MB): peak = 920.141 ; gain = 660.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:30 ; elapsed = 00:03:32 . Memory (MB): peak = 920.141 ; gain = 289.656
Synthesis Optimization Complete : Time (s): cpu = 00:02:55 ; elapsed = 00:03:47 . Memory (MB): peak = 920.141 ; gain = 660.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 920.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:01 ; elapsed = 00:03:55 . Memory (MB): peak = 920.141 ; gain = 673.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 920.141 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rahma/project_4/project_4.runs/synth_1/VGAController.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGAController_utilization_synth.rpt -pb VGAController_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 11:44:56 2019...
