/*
 Copyright (c) 2004-2018 Microsemi Corporation "Microsemi".

 Permission is hereby granted, free of charge, to any person obtaining a copy
 of this software and associated documentation files (the "Software"), to deal
 in the Software without restriction, including without limitation the rights
 to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 copies of the Software, and to permit persons to whom the Software is
 furnished to do so, subject to the following conditions:

 The above copyright notice and this permission notice shall be included in all
 copies or substantial portions of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 SOFTWARE.
*/

#ifndef _MSCC_FA_REGS_DDR_PHY_H_
#define _MSCC_FA_REGS_DDR_PHY_H_

#include "mscc_fa_regs_common.h"

#define MSCC_DDR_PHY_RIDR                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x0)
#define  MSCC_F_DDR_PHY_RIDR_PUBID(x)                   (GENMASK(11,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RIDR_PUBID                      GENMASK(11,0)
#define  MSCC_X_DDR_PHY_RIDR_PUBID(x)                   (((x) >> 0) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_RIDR_PHYID(x)                   (GENMASK(23,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_RIDR_PHYID                      GENMASK(23,12)
#define  MSCC_X_DDR_PHY_RIDR_PHYID(x)                   (((x) >> 12) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_RIDR_UDRID(x)                   (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_RIDR_UDRID                      GENMASK(31,24)
#define  MSCC_X_DDR_PHY_RIDR_UDRID(x)                   (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_PIR                     MSCC_IOREG(MSCC_TO_DDR_PHY,0x1)
#define  MSCC_F_DDR_PHY_PIR_INIT(x)                     ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_PIR_INIT                        BIT(0)
#define  MSCC_X_DDR_PHY_PIR_INIT(x)                     ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_ZCAL(x)                     ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_PIR_ZCAL                        BIT(1)
#define  MSCC_X_DDR_PHY_PIR_ZCAL(x)                     ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_CA(x)                       ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_PIR_CA                          BIT(2)
#define  MSCC_X_DDR_PHY_PIR_CA(x)                       ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_PIR_RESERVED_3(x)           ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_PIR_PIR_RESERVED_3              BIT(3)
#define  MSCC_X_DDR_PHY_PIR_PIR_RESERVED_3(x)           ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_PLLINIT(x)                  ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_PIR_PLLINIT                     BIT(4)
#define  MSCC_X_DDR_PHY_PIR_PLLINIT(x)                  ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_DCAL(x)                     ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_PIR_DCAL                        BIT(5)
#define  MSCC_X_DDR_PHY_PIR_DCAL(x)                     ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_PHYRST(x)                   ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_PIR_PHYRST                      BIT(6)
#define  MSCC_X_DDR_PHY_PIR_PHYRST(x)                   ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_DRAMRST(x)                  ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_PIR_DRAMRST                     BIT(7)
#define  MSCC_X_DDR_PHY_PIR_DRAMRST(x)                  ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_DRAMINIT(x)                 ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_PIR_DRAMINIT                    BIT(8)
#define  MSCC_X_DDR_PHY_PIR_DRAMINIT(x)                 ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_WL(x)                       ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_PIR_WL                          BIT(9)
#define  MSCC_X_DDR_PHY_PIR_WL(x)                       ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_QSGATE(x)                   ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_PHY_PIR_QSGATE                      BIT(10)
#define  MSCC_X_DDR_PHY_PIR_QSGATE(x)                   ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_WLADJ(x)                    ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_PIR_WLADJ                       BIT(11)
#define  MSCC_X_DDR_PHY_PIR_WLADJ(x)                    ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_RDDSKW(x)                   ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_PIR_RDDSKW                      BIT(12)
#define  MSCC_X_DDR_PHY_PIR_RDDSKW(x)                   ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_WRDSKW(x)                   ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_PIR_WRDSKW                      BIT(13)
#define  MSCC_X_DDR_PHY_PIR_WRDSKW(x)                   ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_RDEYE(x)                    ((x) ? BIT(14) : 0)
#define  MSCC_M_DDR_PHY_PIR_RDEYE                       BIT(14)
#define  MSCC_X_DDR_PHY_PIR_RDEYE(x)                    ((x) & BIT(14) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_WREYE(x)                    ((x) ? BIT(15) : 0)
#define  MSCC_M_DDR_PHY_PIR_WREYE                       BIT(15)
#define  MSCC_X_DDR_PHY_PIR_WREYE(x)                    ((x) & BIT(15) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_SRD(x)                      ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_PIR_SRD                         BIT(16)
#define  MSCC_X_DDR_PHY_PIR_SRD(x)                      ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_VREF(x)                     ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_PIR_VREF                        BIT(17)
#define  MSCC_X_DDR_PHY_PIR_VREF(x)                     ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_CTLDINIT(x)                 ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_PIR_CTLDINIT                    BIT(18)
#define  MSCC_X_DDR_PHY_PIR_CTLDINIT(x)                 ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_RDIMMINIT(x)                ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_PIR_RDIMMINIT                   BIT(19)
#define  MSCC_X_DDR_PHY_PIR_RDIMMINIT(x)                ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_RESERVED_28_20(x)           (GENMASK(28,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_PIR_RESERVED_28_20              GENMASK(28,20)
#define  MSCC_X_DDR_PHY_PIR_RESERVED_28_20(x)           (((x) >> 20) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_PIR_DCALPSE(x)                  ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_PIR_DCALPSE                     BIT(29)
#define  MSCC_X_DDR_PHY_PIR_DCALPSE(x)                  ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_ZCALBYP(x)                  ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_PIR_ZCALBYP                     BIT(30)
#define  MSCC_X_DDR_PHY_PIR_ZCALBYP(x)                  ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PIR_PIR_RESERVED_31(x)          ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_PIR_PIR_RESERVED_31             BIT(31)
#define  MSCC_X_DDR_PHY_PIR_PIR_RESERVED_31(x)          ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_CGCR                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x2)
#define  MSCC_F_DDR_PHY_CGCR_GICGEN(x)                  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_CGCR_GICGEN                     BIT(0)
#define  MSCC_X_DDR_PHY_CGCR_GICGEN(x)                  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_CGCR_CFGICGEN(x)                ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_CGCR_CFGICGEN                   BIT(1)
#define  MSCC_X_DDR_PHY_CGCR_CFGICGEN(x)                ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_CGCR_INITICGEN(x)               ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_CGCR_INITICGEN                  BIT(2)
#define  MSCC_X_DDR_PHY_CGCR_INITICGEN(x)               ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_CGCR_TRAINICGEN(x)              ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_CGCR_TRAINICGEN                 BIT(3)
#define  MSCC_X_DDR_PHY_CGCR_TRAINICGEN(x)              ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_CGCR_BISTICGEN(x)               ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_CGCR_BISTICGEN                  BIT(4)
#define  MSCC_X_DDR_PHY_CGCR_BISTICGEN(x)               ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_CGCR_DCUICGEN(x)                ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_CGCR_DCUICGEN                   BIT(5)
#define  MSCC_X_DDR_PHY_CGCR_DCUICGEN(x)                ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_CGCR_SCHICGEN(x)                ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_CGCR_SCHICGEN                   BIT(6)
#define  MSCC_X_DDR_PHY_CGCR_SCHICGEN(x)                ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_CGCR_DFIICGEN(x)                ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_CGCR_DFIICGEN                   BIT(7)
#define  MSCC_X_DDR_PHY_CGCR_DFIICGEN(x)                ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_CGCR_CGCR_RESERVED_31_8(x)      (GENMASK(31,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_CGCR_CGCR_RESERVED_31_8         GENMASK(31,8)
#define  MSCC_X_DDR_PHY_CGCR_CGCR_RESERVED_31_8(x)      (((x) >> 8) & GENMASK(23,0))

#define MSCC_DDR_PHY_CGCR1                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x3)
#define  MSCC_F_DDR_PHY_CGCR1_GATEACCTLCLK(x)           ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_CGCR1_GATEACCTLCLK              BIT(0)
#define  MSCC_X_DDR_PHY_CGCR1_GATEACCTLCLK(x)           ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_CGCR1_GATEACDDRCLK(x)           ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_CGCR1_GATEACDDRCLK              BIT(1)
#define  MSCC_X_DDR_PHY_CGCR1_GATEACDDRCLK(x)           ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_CGCR1_GATEACRDCLK(x)            ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_CGCR1_GATEACRDCLK               BIT(2)
#define  MSCC_X_DDR_PHY_CGCR1_GATEACRDCLK(x)            ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_CGCR1_GATEDXCTLCLK(x)           (GENMASK(11,3) & ((x) << 3))
#define  MSCC_M_DDR_PHY_CGCR1_GATEDXCTLCLK              GENMASK(11,3)
#define  MSCC_X_DDR_PHY_CGCR1_GATEDXCTLCLK(x)           (((x) >> 3) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_CGCR1_GATEDXDDRCLK(x)           (GENMASK(20,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_CGCR1_GATEDXDDRCLK              GENMASK(20,12)
#define  MSCC_X_DDR_PHY_CGCR1_GATEDXDDRCLK(x)           (((x) >> 12) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_CGCR1_GATEDXRDCLK(x)            (GENMASK(29,21) & ((x) << 21))
#define  MSCC_M_DDR_PHY_CGCR1_GATEDXRDCLK               GENMASK(29,21)
#define  MSCC_X_DDR_PHY_CGCR1_GATEDXRDCLK(x)            (((x) >> 21) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_CGCR1_CGCR1_RESERVED_31_30(x)   (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_CGCR1_CGCR1_RESERVED_31_30      GENMASK(31,30)
#define  MSCC_X_DDR_PHY_CGCR1_CGCR1_RESERVED_31_30(x)   (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_PGCR0                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x4)
#define  MSCC_F_DDR_PHY_PGCR0_ICPC(x)                   ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_PGCR0_ICPC                      BIT(0)
#define  MSCC_X_DDR_PHY_PGCR0_ICPC(x)                   ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR0_CLRZCAL(x)                ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_PGCR0_CLRZCAL                   BIT(1)
#define  MSCC_X_DDR_PHY_PGCR0_CLRZCAL(x)                ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR0_PLLFSMBYP(x)              ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_PGCR0_PLLFSMBYP                 BIT(2)
#define  MSCC_X_DDR_PHY_PGCR0_PLLFSMBYP(x)              ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR0_INITFSMBYP(x)             ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_PGCR0_INITFSMBYP                BIT(3)
#define  MSCC_X_DDR_PHY_PGCR0_INITFSMBYP(x)             ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR0_CLRPERR(x)                ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_PGCR0_CLRPERR                   BIT(4)
#define  MSCC_X_DDR_PHY_PGCR0_CLRPERR(x)                ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR0_CLRTSTAT(x)               ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_PGCR0_CLRTSTAT                  BIT(5)
#define  MSCC_X_DDR_PHY_PGCR0_CLRTSTAT(x)               ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR0_DLTMODE(x)                ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_PGCR0_DLTMODE                   BIT(6)
#define  MSCC_X_DDR_PHY_PGCR0_DLTMODE(x)                ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR0_DLTST(x)                  ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_PGCR0_DLTST                     BIT(7)
#define  MSCC_X_DDR_PHY_PGCR0_DLTST(x)                  ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR0_OSCEN(x)                  ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_PGCR0_OSCEN                     BIT(8)
#define  MSCC_X_DDR_PHY_PGCR0_OSCEN(x)                  ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR0_OSCDIV(x)                 (GENMASK(12,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_PGCR0_OSCDIV                    GENMASK(12,9)
#define  MSCC_X_DDR_PHY_PGCR0_OSCDIV(x)                 (((x) >> 9) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_PGCR0_ACWLPON(x)                ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_PGCR0_ACWLPON                   BIT(13)
#define  MSCC_X_DDR_PHY_PGCR0_ACWLPON(x)                ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR0_DTOSEL(x)                 (GENMASK(18,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_PGCR0_DTOSEL                    GENMASK(18,14)
#define  MSCC_X_DDR_PHY_PGCR0_DTOSEL(x)                 (((x) >> 14) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_PGCR0_OSCWDL(x)                 (GENMASK(20,19) & ((x) << 19))
#define  MSCC_M_DDR_PHY_PGCR0_OSCWDL                    GENMASK(20,19)
#define  MSCC_X_DDR_PHY_PGCR0_OSCWDL(x)                 (((x) >> 19) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR0_PGCR0_RESERVED_21(x)      ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_PGCR0_PGCR0_RESERVED_21         BIT(21)
#define  MSCC_X_DDR_PHY_PGCR0_PGCR0_RESERVED_21(x)      ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR0_OSCWDDL(x)                (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_PGCR0_OSCWDDL                   GENMASK(23,22)
#define  MSCC_X_DDR_PHY_PGCR0_OSCWDDL(x)                (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR0_OSCACDL(x)                (GENMASK(25,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_PGCR0_OSCACDL                   GENMASK(25,24)
#define  MSCC_X_DDR_PHY_PGCR0_OSCACDL(x)                (((x) >> 24) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR0_PHYFRST(x)                ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_PGCR0_PHYFRST                   BIT(26)
#define  MSCC_X_DDR_PHY_PGCR0_PHYFRST(x)                ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR0_X4OSCWDL(x)               (GENMASK(28,27) & ((x) << 27))
#define  MSCC_M_DDR_PHY_PGCR0_X4OSCWDL                  GENMASK(28,27)
#define  MSCC_X_DDR_PHY_PGCR0_X4OSCWDL(x)               (((x) >> 27) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR0_X4OSCWDDL(x)              (GENMASK(30,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_PGCR0_X4OSCWDDL                 GENMASK(30,29)
#define  MSCC_X_DDR_PHY_PGCR0_X4OSCWDDL(x)              (((x) >> 29) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR0_ADCP(x)                   ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_PGCR0_ADCP                      BIT(31)
#define  MSCC_X_DDR_PHY_PGCR0_ADCP(x)                   ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_PGCR1                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x5)
#define  MSCC_F_DDR_PHY_PGCR1_DTOMODE(x)                ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_DTOMODE                   BIT(0)
#define  MSCC_X_DDR_PHY_PGCR1_DTOMODE(x)                ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_WLMODE(x)                 ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_WLMODE                    BIT(1)
#define  MSCC_X_DDR_PHY_PGCR1_WLMODE(x)                 ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_WLSTEP(x)                 ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_WLSTEP                    BIT(2)
#define  MSCC_X_DDR_PHY_PGCR1_WLSTEP(x)                 ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_WLUNCRT(x)                ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_WLUNCRT                   BIT(3)
#define  MSCC_X_DDR_PHY_PGCR1_WLUNCRT(x)                ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_DDLBYPMODE(x)             (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_PGCR1_DDLBYPMODE                GENMASK(5,4)
#define  MSCC_X_DDR_PHY_PGCR1_DDLBYPMODE(x)             (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR1_PUBMODE(x)                ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_PUBMODE                   BIT(6)
#define  MSCC_X_DDR_PHY_PGCR1_PUBMODE(x)                ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_IODDRM(x)                 (GENMASK(8,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_PGCR1_IODDRM                    GENMASK(8,7)
#define  MSCC_X_DDR_PHY_PGCR1_IODDRM(x)                 (((x) >> 7) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR1_PGCR1_MDLEN(x)            ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_PGCR1_MDLEN               BIT(9)
#define  MSCC_X_DDR_PHY_PGCR1_PGCR1_MDLEN(x)            ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_LPFEN(x)                  ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_LPFEN                     BIT(10)
#define  MSCC_X_DDR_PHY_PGCR1_LPFEN(x)                  ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_LPFDEPTH(x)               (GENMASK(12,11) & ((x) << 11))
#define  MSCC_M_DDR_PHY_PGCR1_LPFDEPTH                  GENMASK(12,11)
#define  MSCC_X_DDR_PHY_PGCR1_LPFDEPTH(x)               (((x) >> 11) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR1_FDEPTH(x)                 (GENMASK(14,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_PGCR1_FDEPTH                    GENMASK(14,13)
#define  MSCC_X_DDR_PHY_PGCR1_FDEPTH(x)                 (((x) >> 13) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR1_DUALCHN(x)                ((x) ? BIT(15) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_DUALCHN                   BIT(15)
#define  MSCC_X_DDR_PHY_PGCR1_DUALCHN(x)                ((x) & BIT(15) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_ACPDDC(x)                 ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_ACPDDC                    BIT(16)
#define  MSCC_X_DDR_PHY_PGCR1_ACPDDC(x)                 ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_LPMSTRC0(x)               ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_LPMSTRC0                  BIT(17)
#define  MSCC_X_DDR_PHY_PGCR1_LPMSTRC0(x)               ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_UPDMSTRC0(x)              ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_UPDMSTRC0                 BIT(18)
#define  MSCC_X_DDR_PHY_PGCR1_UPDMSTRC0(x)              ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_PRCFG_EN(x)               ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_PRCFG_EN                  BIT(19)
#define  MSCC_X_DDR_PHY_PGCR1_PRCFG_EN(x)               ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_LRDIMMST(x)               ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_LRDIMMST                  BIT(20)
#define  MSCC_X_DDR_PHY_PGCR1_LRDIMMST(x)               ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_ACVLDDLY(x)               (GENMASK(23,21) & ((x) << 21))
#define  MSCC_M_DDR_PHY_PGCR1_ACVLDDLY                  GENMASK(23,21)
#define  MSCC_X_DDR_PHY_PGCR1_ACVLDDLY(x)               (((x) >> 21) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_PGCR1_ACVLDTRN(x)               ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_ACVLDTRN                  BIT(24)
#define  MSCC_X_DDR_PHY_PGCR1_ACVLDTRN(x)               ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_PHYHRST(x)                ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_PHYHRST                   BIT(25)
#define  MSCC_X_DDR_PHY_PGCR1_PHYHRST(x)                ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_DLYLDTM(x)                ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_DLYLDTM                   BIT(26)
#define  MSCC_X_DDR_PHY_PGCR1_DLYLDTM(x)                ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_IOLB(x)                   ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_IOLB                      BIT(27)
#define  MSCC_X_DDR_PHY_PGCR1_IOLB(x)                   ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_LBDQSS(x)                 ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_LBDQSS                    BIT(28)
#define  MSCC_X_DDR_PHY_PGCR1_LBDQSS(x)                 ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR1_LBGDQS(x)                 (GENMASK(30,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_PGCR1_LBGDQS                    GENMASK(30,29)
#define  MSCC_X_DDR_PHY_PGCR1_LBGDQS(x)                 (((x) >> 29) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR1_LBMODE(x)                 ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_PGCR1_LBMODE                    BIT(31)
#define  MSCC_X_DDR_PHY_PGCR1_LBMODE(x)                 ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_PGCR2                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x6)
#define  MSCC_F_DDR_PHY_PGCR2_TREFPRD(x)                (GENMASK(17,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_PGCR2_TREFPRD                   GENMASK(17,0)
#define  MSCC_X_DDR_PHY_PGCR2_TREFPRD(x)                (((x) >> 0) & GENMASK(17,0))
#define  MSCC_F_DDR_PHY_PGCR2_CSNCIDMUX(x)              ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_PGCR2_CSNCIDMUX                 BIT(18)
#define  MSCC_X_DDR_PHY_PGCR2_CSNCIDMUX(x)              ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR2_FXDLAT(x)                 ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_PGCR2_FXDLAT                    BIT(19)
#define  MSCC_X_DDR_PHY_PGCR2_FXDLAT(x)                 ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR2_DTPMXTMR(x)               (GENMASK(27,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_PGCR2_DTPMXTMR                  GENMASK(27,20)
#define  MSCC_X_DDR_PHY_PGCR2_DTPMXTMR(x)               (((x) >> 20) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_PGCR2_FXDLATINCR(x)             ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_PGCR2_FXDLATINCR                BIT(28)
#define  MSCC_X_DDR_PHY_PGCR2_FXDLATINCR(x)             ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR2_RFSHMODE(x)               (GENMASK(30,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_PGCR2_RFSHMODE                  GENMASK(30,29)
#define  MSCC_X_DDR_PHY_PGCR2_RFSHMODE(x)               (((x) >> 29) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR2_PGCR2_RESERVED_31(x)      ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_PGCR2_PGCR2_RESERVED_31         BIT(31)
#define  MSCC_X_DDR_PHY_PGCR2_PGCR2_RESERVED_31(x)      ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_PGCR3                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x7)
#define  MSCC_F_DDR_PHY_PGCR3_CLKLEVEL(x)               (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_PGCR3_CLKLEVEL                  GENMASK(1,0)
#define  MSCC_X_DDR_PHY_PGCR3_CLKLEVEL(x)               (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR3_DISRST(x)                 ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_PGCR3_DISRST                    BIT(2)
#define  MSCC_X_DDR_PHY_PGCR3_DISRST(x)                 ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR3_RDMODE(x)                 (GENMASK(4,3) & ((x) << 3))
#define  MSCC_M_DDR_PHY_PGCR3_RDMODE                    GENMASK(4,3)
#define  MSCC_X_DDR_PHY_PGCR3_RDMODE(x)                 (((x) >> 3) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR3_RDBICL(x)                 (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_PGCR3_RDBICL                    GENMASK(7,5)
#define  MSCC_X_DDR_PHY_PGCR3_RDBICL(x)                 (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_PGCR3_RESERVED_8(x)             ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_PGCR3_RESERVED_8                BIT(8)
#define  MSCC_X_DDR_PHY_PGCR3_RESERVED_8(x)             ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR3_LPACCTLCLKGEN(x)          ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_PGCR3_LPACCTLCLKGEN             BIT(9)
#define  MSCC_X_DDR_PHY_PGCR3_LPACCTLCLKGEN(x)          ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR3_LPACDDRCLKGEN(x)          ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_PHY_PGCR3_LPACDDRCLKGEN             BIT(10)
#define  MSCC_X_DDR_PHY_PGCR3_LPACDDRCLKGEN(x)          ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR3_LPACRDCLKGEN(x)           ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_PGCR3_LPACRDCLKGEN              BIT(11)
#define  MSCC_X_DDR_PHY_PGCR3_LPACRDCLKGEN(x)           ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR3_DISACOE(x)                ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_PGCR3_DISACOE                   BIT(12)
#define  MSCC_X_DDR_PHY_PGCR3_DISACOE(x)                ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR3_LPDXCTLCLKGEN(x)          ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_PGCR3_LPDXCTLCLKGEN             BIT(13)
#define  MSCC_X_DDR_PHY_PGCR3_LPDXCTLCLKGEN(x)          ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR3_LPDXDDRCLKGEN(x)          ((x) ? BIT(14) : 0)
#define  MSCC_M_DDR_PHY_PGCR3_LPDXDDRCLKGEN             BIT(14)
#define  MSCC_X_DDR_PHY_PGCR3_LPDXDDRCLKGEN(x)          ((x) & BIT(14) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR3_LPDXRDCLKGEN(x)           ((x) ? BIT(15) : 0)
#define  MSCC_M_DDR_PHY_PGCR3_LPDXRDCLKGEN              BIT(15)
#define  MSCC_X_DDR_PHY_PGCR3_LPDXRDCLKGEN(x)           ((x) & BIT(15) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR3_CKEN(x)                   (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_PGCR3_CKEN                      GENMASK(23,16)
#define  MSCC_X_DDR_PHY_PGCR3_CKEN(x)                   (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_PGCR3_PRFBYP(x)                 ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_PGCR3_PRFBYP                    BIT(24)
#define  MSCC_X_DDR_PHY_PGCR3_PRFBYP(x)                 ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR3_PGCR3_WDBI(x)             ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_PGCR3_PGCR3_WDBI                BIT(25)
#define  MSCC_X_DDR_PHY_PGCR3_PGCR3_WDBI(x)             ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR3_PGCR3_RDBI(x)             ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_PGCR3_PGCR3_RDBI                BIT(26)
#define  MSCC_X_DDR_PHY_PGCR3_PGCR3_RDBI(x)             ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR3_RDBICLSEL(x)              ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_PGCR3_RDBICLSEL                 BIT(27)
#define  MSCC_X_DDR_PHY_PGCR3_RDBICLSEL(x)              ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR3_LPWAKEUP_THRSH(x)         (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_PGCR3_LPWAKEUP_THRSH            GENMASK(31,28)
#define  MSCC_X_DDR_PHY_PGCR3_LPWAKEUP_THRSH(x)         (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_PGCR4                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x8)
#define  MSCC_F_DDR_PHY_PGCR4_DXDDLBYP(x)               (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_PGCR4_DXDDLBYP                  GENMASK(15,0)
#define  MSCC_X_DDR_PHY_PGCR4_DXDDLBYP(x)               (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_PGCR4_DXDDLLD(x)                (GENMASK(20,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_PGCR4_DXDDLLD                   GENMASK(20,16)
#define  MSCC_X_DDR_PHY_PGCR4_DXDDLLD(x)                (((x) >> 16) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_PGCR4_RESERVED_22_21(x)         (GENMASK(22,21) & ((x) << 21))
#define  MSCC_M_DDR_PHY_PGCR4_RESERVED_22_21            GENMASK(22,21)
#define  MSCC_X_DDR_PHY_PGCR4_RESERVED_22_21(x)         (((x) >> 21) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR4_ACVLDTRNP(x)              ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_PGCR4_ACVLDTRNP                 BIT(23)
#define  MSCC_X_DDR_PHY_PGCR4_ACVLDTRNP(x)              ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR4_ACDDLBYP(x)               (GENMASK(28,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_PGCR4_ACDDLBYP                  GENMASK(28,24)
#define  MSCC_X_DDR_PHY_PGCR4_ACDDLBYP(x)               (((x) >> 24) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_PGCR4_ACDDLLD(x)                ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_PGCR4_ACDDLLD                   BIT(29)
#define  MSCC_X_DDR_PHY_PGCR4_ACDDLLD(x)                ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR4_ACDCCBYP(x)               ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_PGCR4_ACDCCBYP                  BIT(30)
#define  MSCC_X_DDR_PHY_PGCR4_ACDCCBYP(x)               ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR4_ACRDMODE(x)               ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_PGCR4_ACRDMODE                  BIT(31)
#define  MSCC_X_DDR_PHY_PGCR4_ACRDMODE(x)               ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_PGCR5                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x9)
#define  MSCC_F_DDR_PHY_PGCR5_FRQCHANGE(x)              ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_PGCR5_FRQCHANGE                 BIT(0)
#define  MSCC_X_DDR_PHY_PGCR5_FRQCHANGE(x)              ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR5_FRQACT(x)                 ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_PGCR5_FRQACT                    BIT(1)
#define  MSCC_X_DDR_PHY_PGCR5_FRQACT(x)                 ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR5_FFCDCAL(x)                ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_PGCR5_FFCDCAL                   BIT(2)
#define  MSCC_X_DDR_PHY_PGCR5_FFCDCAL(x)                ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR5_FFCDFIEN(x)               ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_PGCR5_FFCDFIEN                  BIT(3)
#define  MSCC_X_DDR_PHY_PGCR5_FFCDFIEN(x)               ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR5_RESERVED_11_4(x)          (GENMASK(11,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_PGCR5_RESERVED_11_4             GENMASK(11,4)
#define  MSCC_X_DDR_PHY_PGCR5_RESERVED_11_4(x)          (((x) >> 4) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_PGCR5_FRQBSEL(x)                (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_PGCR5_FRQBSEL                   GENMASK(15,12)
#define  MSCC_X_DDR_PHY_PGCR5_FRQBSEL(x)                (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_PGCR5_FRQAT(x)                  (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_PGCR5_FRQAT                     GENMASK(23,16)
#define  MSCC_X_DDR_PHY_PGCR5_FRQAT(x)                  (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_PGCR5_FRQBT(x)                  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_PGCR5_FRQBT                     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_PGCR5_FRQBT(x)                  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_PGCR6                   MSCC_IOREG(MSCC_TO_DDR_PHY,0xa)
#define  MSCC_F_DDR_PHY_PGCR6_INHVT(x)                  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_INHVT                     BIT(0)
#define  MSCC_X_DDR_PHY_PGCR6_INHVT(x)                  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_FVT(x)                    ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_FVT                       BIT(1)
#define  MSCC_X_DDR_PHY_PGCR6_FVT(x)                    ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_RESERVED_2(x)             ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_RESERVED_2                BIT(2)
#define  MSCC_X_DDR_PHY_PGCR6_RESERVED_2(x)             ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_PARBVT(x)                 ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_PARBVT                    BIT(3)
#define  MSCC_X_DDR_PHY_PGCR6_PARBVT(x)                 ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_ACTNBVT(x)                ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_ACTNBVT                   BIT(4)
#define  MSCC_X_DDR_PHY_PGCR6_ACTNBVT(x)                ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_A17BVT(x)                 ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_A17BVT                    BIT(5)
#define  MSCC_X_DDR_PHY_PGCR6_A17BVT(x)                 ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_A16BVT(x)                 ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_A16BVT                    BIT(6)
#define  MSCC_X_DDR_PHY_PGCR6_A16BVT(x)                 ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_CIDBVT(x)                 ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_CIDBVT                    BIT(7)
#define  MSCC_X_DDR_PHY_PGCR6_CIDBVT(x)                 ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_CKBVT(x)                  ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_CKBVT                     BIT(8)
#define  MSCC_X_DDR_PHY_PGCR6_CKBVT(x)                  ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_CSNBVT(x)                 ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_CSNBVT                    BIT(9)
#define  MSCC_X_DDR_PHY_PGCR6_CSNBVT(x)                 ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_CKEBVT(x)                 ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_CKEBVT                    BIT(10)
#define  MSCC_X_DDR_PHY_PGCR6_CKEBVT(x)                 ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_ODTBVT(x)                 ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_ODTBVT                    BIT(11)
#define  MSCC_X_DDR_PHY_PGCR6_ODTBVT(x)                 ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_A9_0BVT(x)                ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_A9_0BVT                   BIT(12)
#define  MSCC_X_DDR_PHY_PGCR6_A9_0BVT(x)                ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_ACDLVT(x)                 ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_ACDLVT                    BIT(13)
#define  MSCC_X_DDR_PHY_PGCR6_ACDLVT(x)                 ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_A15_10BVT(x)              ((x) ? BIT(14) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_A15_10BVT                 BIT(14)
#define  MSCC_X_DDR_PHY_PGCR6_A15_10BVT(x)              ((x) & BIT(14) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_BABVT(x)                  ((x) ? BIT(15) : 0)
#define  MSCC_M_DDR_PHY_PGCR6_BABVT                     BIT(15)
#define  MSCC_X_DDR_PHY_PGCR6_BABVT(x)                  ((x) & BIT(15) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR6_DLDLMT(x)                 (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_PGCR6_DLDLMT                    GENMASK(23,16)
#define  MSCC_X_DDR_PHY_PGCR6_DLDLMT(x)                 (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_PGCR6_PGCR6_RESERVED_31_24(x)   (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_PGCR6_PGCR6_RESERVED_31_24      GENMASK(31,24)
#define  MSCC_X_DDR_PHY_PGCR6_PGCR6_RESERVED_31_24(x)   (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_PGCR7                   MSCC_IOREG(MSCC_TO_DDR_PHY,0xb)
#define  MSCC_F_DDR_PHY_PGCR7_ACTMODE(x)                ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_ACTMODE                   BIT(0)
#define  MSCC_X_DDR_PHY_PGCR7_ACTMODE(x)                ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_ACDTOSEL(x)               ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_ACDTOSEL                  BIT(1)
#define  MSCC_X_DDR_PHY_PGCR7_ACDTOSEL(x)               ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_ACRSVD_2(x)               ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_ACRSVD_2                  BIT(2)
#define  MSCC_X_DDR_PHY_PGCR7_ACRSVD_2(x)               ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_ACDLDT(x)                 ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_ACDLDT                    BIT(3)
#define  MSCC_X_DDR_PHY_PGCR7_ACDLDT(x)                 ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_ACRCLKMD(x)               ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_ACRCLKMD                  BIT(4)
#define  MSCC_X_DDR_PHY_PGCR7_ACRCLKMD(x)               ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_ACCALCLK(x)               ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_ACCALCLK                  BIT(5)
#define  MSCC_X_DDR_PHY_PGCR7_ACCALCLK(x)               ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_ACDTOMUX(x)               ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_ACDTOMUX                  BIT(6)
#define  MSCC_X_DDR_PHY_PGCR7_ACDTOMUX(x)               ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_CKNSTOPL(x)               ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_CKNSTOPL                  BIT(7)
#define  MSCC_X_DDR_PHY_PGCR7_CKNSTOPL(x)               ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_PGCR7_RESERVED_15_8(x)    (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_PGCR7_PGCR7_RESERVED_15_8       GENMASK(15,8)
#define  MSCC_X_DDR_PHY_PGCR7_PGCR7_RESERVED_15_8(x)    (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_PGCR7_DXTMODE(x)                ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_DXTMODE                   BIT(16)
#define  MSCC_X_DDR_PHY_PGCR7_DXTMODE(x)                ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_DXGDBYP(x)                ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_DXGDBYP                   BIT(17)
#define  MSCC_X_DDR_PHY_PGCR7_DXGDBYP(x)                ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_DXQSDBYP(x)               ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_DXQSDBYP                  BIT(18)
#define  MSCC_X_DDR_PHY_PGCR7_DXQSDBYP(x)               ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_DXDDLLDT(x)               ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_DXDDLLDT                  BIT(19)
#define  MSCC_X_DDR_PHY_PGCR7_DXDDLLDT(x)               ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_DXGSMD(x)                 ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_DXGSMD                    BIT(20)
#define  MSCC_X_DDR_PHY_PGCR7_DXGSMD(x)                 ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_DXDTOSEL(x)               (GENMASK(22,21) & ((x) << 21))
#define  MSCC_M_DDR_PHY_PGCR7_DXDTOSEL                  GENMASK(22,21)
#define  MSCC_X_DDR_PHY_PGCR7_DXDTOSEL(x)               (((x) >> 21) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PGCR7_DXQSGSEL(x)               ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_DXQSGSEL                  BIT(23)
#define  MSCC_X_DDR_PHY_PGCR7_DXQSGSEL(x)               ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_DXRCLKMD(x)               ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_DXRCLKMD                  BIT(24)
#define  MSCC_X_DDR_PHY_PGCR7_DXRCLKMD(x)               ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_DXCALCLK(x)               ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_DXCALCLK                  BIT(25)
#define  MSCC_X_DDR_PHY_PGCR7_DXCALCLK(x)               ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_DXDTOMUX(x)               ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_DXDTOMUX                  BIT(26)
#define  MSCC_X_DDR_PHY_PGCR7_DXDTOMUX(x)               ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR7_DXRSVD(x)                 (GENMASK(30,27) & ((x) << 27))
#define  MSCC_M_DDR_PHY_PGCR7_DXRSVD                    GENMASK(30,27)
#define  MSCC_X_DDR_PHY_PGCR7_DXRSVD(x)                 (((x) >> 27) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_PGCR7_WRPSTEX(x)                ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_PGCR7_WRPSTEX                   BIT(31)
#define  MSCC_X_DDR_PHY_PGCR7_WRPSTEX(x)                ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_PGCR8                   MSCC_IOREG(MSCC_TO_DDR_PHY,0xc)
#define  MSCC_F_DDR_PHY_PGCR8_DCALSVAL(x)               (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_PGCR8_DCALSVAL                  GENMASK(8,0)
#define  MSCC_X_DDR_PHY_PGCR8_DCALSVAL(x)               (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_PGCR8_DCALTYPE(x)               ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_PGCR8_DCALTYPE                  BIT(9)
#define  MSCC_X_DDR_PHY_PGCR8_DCALTYPE(x)               ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGCR8_PGCR8_RESERVED_31_10(x)   (GENMASK(31,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_PGCR8_PGCR8_RESERVED_31_10      GENMASK(31,10)
#define  MSCC_X_DDR_PHY_PGCR8_PGCR8_RESERVED_31_10(x)   (((x) >> 10) & GENMASK(21,0))

#define MSCC_DDR_PHY_PGSR0                   MSCC_IOREG(MSCC_TO_DDR_PHY,0xd)
#define  MSCC_F_DDR_PHY_PGSR0_IDONE(x)                  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_IDONE                     BIT(0)
#define  MSCC_X_DDR_PHY_PGSR0_IDONE(x)                  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_PLDONE(x)                 ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_PLDONE                    BIT(1)
#define  MSCC_X_DDR_PHY_PGSR0_PLDONE(x)                 ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_DCDONE(x)                 ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_DCDONE                    BIT(2)
#define  MSCC_X_DDR_PHY_PGSR0_DCDONE(x)                 ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_ZCDONE(x)                 ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_ZCDONE                    BIT(3)
#define  MSCC_X_DDR_PHY_PGSR0_ZCDONE(x)                 ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_DIDONE(x)                 ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_DIDONE                    BIT(4)
#define  MSCC_X_DDR_PHY_PGSR0_DIDONE(x)                 ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_PGSR0_WLDONE(x)           ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_PGSR0_WLDONE              BIT(5)
#define  MSCC_X_DDR_PHY_PGSR0_PGSR0_WLDONE(x)           ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_QSGDONE(x)                ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_QSGDONE                   BIT(6)
#define  MSCC_X_DDR_PHY_PGSR0_QSGDONE(x)                ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_WLADONE(x)                ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_WLADONE                   BIT(7)
#define  MSCC_X_DDR_PHY_PGSR0_WLADONE(x)                ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_RDDONE(x)                 ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_RDDONE                    BIT(8)
#define  MSCC_X_DDR_PHY_PGSR0_RDDONE(x)                 ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_WDDONE(x)                 ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_WDDONE                    BIT(9)
#define  MSCC_X_DDR_PHY_PGSR0_WDDONE(x)                 ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_REDONE(x)                 ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_REDONE                    BIT(10)
#define  MSCC_X_DDR_PHY_PGSR0_REDONE(x)                 ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_WEDONE(x)                 ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_WEDONE                    BIT(11)
#define  MSCC_X_DDR_PHY_PGSR0_WEDONE(x)                 ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_CADONE(x)                 ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_CADONE                    BIT(12)
#define  MSCC_X_DDR_PHY_PGSR0_CADONE(x)                 ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_SRDDONE(x)                ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_SRDDONE                   BIT(13)
#define  MSCC_X_DDR_PHY_PGSR0_SRDDONE(x)                ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_VDONE(x)                  ((x) ? BIT(14) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_VDONE                     BIT(14)
#define  MSCC_X_DDR_PHY_PGSR0_VDONE(x)                  ((x) & BIT(14) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_RESERVED_18_15(x)         (GENMASK(18,15) & ((x) << 15))
#define  MSCC_M_DDR_PHY_PGSR0_RESERVED_18_15            GENMASK(18,15)
#define  MSCC_X_DDR_PHY_PGSR0_RESERVED_18_15(x)         (((x) >> 15) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_PGSR0_VERR(x)                   ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_VERR                      BIT(19)
#define  MSCC_X_DDR_PHY_PGSR0_VERR(x)                   ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_ZCERR(x)                  ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_ZCERR                     BIT(20)
#define  MSCC_X_DDR_PHY_PGSR0_ZCERR(x)                  ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_PGSR0_WLERR(x)            ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_PGSR0_WLERR               BIT(21)
#define  MSCC_X_DDR_PHY_PGSR0_PGSR0_WLERR(x)            ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_PGSR0_QSGERR(x)           ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_PGSR0_QSGERR              BIT(22)
#define  MSCC_X_DDR_PHY_PGSR0_PGSR0_QSGERR(x)           ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_PGSR0_WLAERR(x)           ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_PGSR0_WLAERR              BIT(23)
#define  MSCC_X_DDR_PHY_PGSR0_PGSR0_WLAERR(x)           ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_PGSR0_RDERR(x)            ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_PGSR0_RDERR               BIT(24)
#define  MSCC_X_DDR_PHY_PGSR0_PGSR0_RDERR(x)            ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_PGSR0_WDERR(x)            ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_PGSR0_WDERR               BIT(25)
#define  MSCC_X_DDR_PHY_PGSR0_PGSR0_WDERR(x)            ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_PGSR0_REERR(x)            ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_PGSR0_REERR               BIT(26)
#define  MSCC_X_DDR_PHY_PGSR0_PGSR0_REERR(x)            ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_PGSR0_WEERR(x)            ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_PGSR0_WEERR               BIT(27)
#define  MSCC_X_DDR_PHY_PGSR0_PGSR0_WEERR(x)            ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_CAERR(x)                  ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_CAERR                     BIT(28)
#define  MSCC_X_DDR_PHY_PGSR0_CAERR(x)                  ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_CAWRN(x)                  ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_CAWRN                     BIT(29)
#define  MSCC_X_DDR_PHY_PGSR0_CAWRN(x)                  ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_PGSR0_SRDERR(x)           ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_PGSR0_SRDERR              BIT(30)
#define  MSCC_X_DDR_PHY_PGSR0_PGSR0_SRDERR(x)           ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR0_APLOCK(x)                 ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_PGSR0_APLOCK                    BIT(31)
#define  MSCC_X_DDR_PHY_PGSR0_APLOCK(x)                 ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_PGSR1                   MSCC_IOREG(MSCC_TO_DDR_PHY,0xe)
#define  MSCC_F_DDR_PHY_PGSR1_PGSR1_DLTDONE(x)          ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_PGSR1_PGSR1_DLTDONE             BIT(0)
#define  MSCC_X_DDR_PHY_PGSR1_PGSR1_DLTDONE(x)          ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR1_PGSR1_DLTCODE(x)          (GENMASK(24,1) & ((x) << 1))
#define  MSCC_M_DDR_PHY_PGSR1_PGSR1_DLTCODE             GENMASK(24,1)
#define  MSCC_X_DDR_PHY_PGSR1_PGSR1_DLTCODE(x)          (((x) >> 1) & GENMASK(23,0))
#define  MSCC_F_DDR_PHY_PGSR1_PGSR1_RESERVED_28_25(x)   (GENMASK(28,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_PGSR1_PGSR1_RESERVED_28_25      GENMASK(28,25)
#define  MSCC_X_DDR_PHY_PGSR1_PGSR1_RESERVED_28_25(x)   (((x) >> 25) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_PGSR1_FFCDONE(x)                ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_PGSR1_FFCDONE                   BIT(29)
#define  MSCC_X_DDR_PHY_PGSR1_FFCDONE(x)                ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR1_VTSTOP(x)                 ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_PGSR1_VTSTOP                    BIT(30)
#define  MSCC_X_DDR_PHY_PGSR1_VTSTOP(x)                 ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PGSR1_PARERR(x)                 ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_PGSR1_PARERR                    BIT(31)
#define  MSCC_X_DDR_PHY_PGSR1_PARERR(x)                 ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_PTR0                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x10)
#define  MSCC_F_DDR_PHY_PTR0_TPHYRST(x)                 (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_PTR0_TPHYRST                    GENMASK(5,0)
#define  MSCC_X_DDR_PHY_PTR0_TPHYRST(x)                 (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_PTR0_TPLLGS(x)                  (GENMASK(20,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_PTR0_TPLLGS                     GENMASK(20,6)
#define  MSCC_X_DDR_PHY_PTR0_TPLLGS(x)                  (((x) >> 6) & GENMASK(14,0))
#define  MSCC_F_DDR_PHY_PTR0_TPLLPD(x)                  (GENMASK(31,21) & ((x) << 21))
#define  MSCC_M_DDR_PHY_PTR0_TPLLPD                     GENMASK(31,21)
#define  MSCC_X_DDR_PHY_PTR0_TPLLPD(x)                  (((x) >> 21) & GENMASK(10,0))

#define MSCC_DDR_PHY_PTR1                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x11)
#define  MSCC_F_DDR_PHY_PTR1_TPLLRST(x)                 (GENMASK(12,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_PTR1_TPLLRST                    GENMASK(12,0)
#define  MSCC_X_DDR_PHY_PTR1_TPLLRST(x)                 (((x) >> 0) & GENMASK(12,0))
#define  MSCC_F_DDR_PHY_PTR1_RESERVED_14_13(x)          (GENMASK(14,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_PTR1_RESERVED_14_13             GENMASK(14,13)
#define  MSCC_X_DDR_PHY_PTR1_RESERVED_14_13(x)          (((x) >> 13) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PTR1_TPLLLOCK(x)                (GENMASK(31,15) & ((x) << 15))
#define  MSCC_M_DDR_PHY_PTR1_TPLLLOCK                   GENMASK(31,15)
#define  MSCC_X_DDR_PHY_PTR1_TPLLLOCK(x)                (((x) >> 15) & GENMASK(16,0))

#define MSCC_DDR_PHY_PTR2                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x12)
#define  MSCC_F_DDR_PHY_PTR2_TCALON(x)                  (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_PTR2_TCALON                     GENMASK(4,0)
#define  MSCC_X_DDR_PHY_PTR2_TCALON(x)                  (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_PTR2_TCALS(x)                   (GENMASK(9,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_PTR2_TCALS                      GENMASK(9,5)
#define  MSCC_X_DDR_PHY_PTR2_TCALS(x)                   (((x) >> 5) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_PTR2_TCALH(x)                   (GENMASK(14,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_PTR2_TCALH                      GENMASK(14,10)
#define  MSCC_X_DDR_PHY_PTR2_TCALH(x)                   (((x) >> 10) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_PTR2_TWLDLYS(x)                 (GENMASK(19,15) & ((x) << 15))
#define  MSCC_M_DDR_PHY_PTR2_TWLDLYS                    GENMASK(19,15)
#define  MSCC_X_DDR_PHY_PTR2_TWLDLYS(x)                 (((x) >> 15) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_PTR2_PTR2_RESERVED_31_20(x)     (GENMASK(31,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_PTR2_PTR2_RESERVED_31_20        GENMASK(31,20)
#define  MSCC_X_DDR_PHY_PTR2_PTR2_RESERVED_31_20(x)     (((x) >> 20) & GENMASK(11,0))

#define MSCC_DDR_PHY_PTR3                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x13)
#define  MSCC_F_DDR_PHY_PTR3_TDINIT0(x)                 (GENMASK(19,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_PTR3_TDINIT0                    GENMASK(19,0)
#define  MSCC_X_DDR_PHY_PTR3_TDINIT0(x)                 (((x) >> 0) & GENMASK(19,0))
#define  MSCC_F_DDR_PHY_PTR3_TDINIT1(x)                 (GENMASK(29,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_PTR3_TDINIT1                    GENMASK(29,20)
#define  MSCC_X_DDR_PHY_PTR3_TDINIT1(x)                 (((x) >> 20) & GENMASK(9,0))
#define  MSCC_F_DDR_PHY_PTR3_PTR3_RESERVED_31_30(x)     (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_PTR3_PTR3_RESERVED_31_30        GENMASK(31,30)
#define  MSCC_X_DDR_PHY_PTR3_PTR3_RESERVED_31_30(x)     (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_PTR4                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x14)
#define  MSCC_F_DDR_PHY_PTR4_TDINIT2(x)                 (GENMASK(17,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_PTR4_TDINIT2                    GENMASK(17,0)
#define  MSCC_X_DDR_PHY_PTR4_TDINIT2(x)                 (((x) >> 0) & GENMASK(17,0))
#define  MSCC_F_DDR_PHY_PTR4_TDINIT3(x)                 (GENMASK(28,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_PTR4_TDINIT3                    GENMASK(28,18)
#define  MSCC_X_DDR_PHY_PTR4_TDINIT3(x)                 (((x) >> 18) & GENMASK(10,0))
#define  MSCC_F_DDR_PHY_PTR4_PTR4_RESERVED_31_29(x)     (GENMASK(31,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_PTR4_PTR4_RESERVED_31_29        GENMASK(31,29)
#define  MSCC_X_DDR_PHY_PTR4_PTR4_RESERVED_31_29(x)     (((x) >> 29) & GENMASK(2,0))

#define MSCC_DDR_PHY_PTR5                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x15)
#define  MSCC_F_DDR_PHY_PTR5_TPLLFFCGS(x)               (GENMASK(11,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_PTR5_TPLLFFCGS                  GENMASK(11,0)
#define  MSCC_X_DDR_PHY_PTR5_TPLLFFCGS(x)               (((x) >> 0) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_PTR5_PTR5_RESERVED_13_12(x)     (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_PTR5_PTR5_RESERVED_13_12        GENMASK(13,12)
#define  MSCC_X_DDR_PHY_PTR5_PTR5_RESERVED_13_12(x)     (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PTR5_TPLLFFCRGS(x)              (GENMASK(23,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_PTR5_TPLLFFCRGS                 GENMASK(23,14)
#define  MSCC_X_DDR_PHY_PTR5_TPLLFFCRGS(x)              (((x) >> 14) & GENMASK(9,0))
#define  MSCC_F_DDR_PHY_PTR5_RESERVED_25_24(x)          (GENMASK(25,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_PTR5_RESERVED_25_24             GENMASK(25,24)
#define  MSCC_X_DDR_PHY_PTR5_RESERVED_25_24(x)          (((x) >> 24) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PTR5_TPLLFRQSEL(x)              (GENMASK(31,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_PTR5_TPLLFRQSEL                 GENMASK(31,26)
#define  MSCC_X_DDR_PHY_PTR5_TPLLFRQSEL(x)              (((x) >> 26) & GENMASK(5,0))

#define MSCC_DDR_PHY_PTR6                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x16)
#define  MSCC_F_DDR_PHY_PTR6_TPLLRLCK1(x)               (GENMASK(13,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_PTR6_TPLLRLCK1                  GENMASK(13,0)
#define  MSCC_X_DDR_PHY_PTR6_TPLLRLCK1(x)               (((x) >> 0) & GENMASK(13,0))
#define  MSCC_F_DDR_PHY_PTR6_RESERVED_31_14(x)          (GENMASK(31,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_PTR6_RESERVED_31_14             GENMASK(31,14)
#define  MSCC_X_DDR_PHY_PTR6_RESERVED_31_14(x)          (((x) >> 14) & GENMASK(17,0))

#define MSCC_DDR_PHY_PLLCR0                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x1a)
#define  MSCC_F_DDR_PHY_PLLCR0_PLLCR0_DTC(x)            (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_PLLCR0_PLLCR0_DTC               GENMASK(3,0)
#define  MSCC_X_DDR_PHY_PLLCR0_PLLCR0_DTC(x)            (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_PLLCR0_PLLCR0_ATC(x)            (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_PLLCR0_PLLCR0_ATC               GENMASK(7,4)
#define  MSCC_X_DDR_PHY_PLLCR0_PLLCR0_ATC(x)            (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_PLLCR0_PLLCR0_ATOEN(x)          (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_PLLCR0_PLLCR0_ATOEN             GENMASK(11,8)
#define  MSCC_X_DDR_PHY_PLLCR0_PLLCR0_ATOEN(x)          (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_PLLCR0_PLLCR0_GSHIFT(x)         ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_PLLCR0_PLLCR0_GSHIFT            BIT(12)
#define  MSCC_X_DDR_PHY_PLLCR0_PLLCR0_GSHIFT(x)         ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR0_PLLCR0_CPIC(x)           (GENMASK(16,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_PLLCR0_PLLCR0_CPIC              GENMASK(16,13)
#define  MSCC_X_DDR_PHY_PLLCR0_PLLCR0_CPIC(x)           (((x) >> 13) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_PLLCR0_PLLCR0_CPPC(x)           (GENMASK(22,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_PLLCR0_PLLCR0_CPPC              GENMASK(22,17)
#define  MSCC_X_DDR_PHY_PLLCR0_PLLCR0_CPPC(x)           (((x) >> 17) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_PLLCR0_RLOCKM(x)                ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_PLLCR0_RLOCKM                   BIT(23)
#define  MSCC_X_DDR_PHY_PLLCR0_RLOCKM(x)                ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR0_PLLCR0_FRQSEL(x)         (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_PLLCR0_PLLCR0_FRQSEL            GENMASK(27,24)
#define  MSCC_X_DDR_PHY_PLLCR0_PLLCR0_FRQSEL(x)         (((x) >> 24) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_PLLCR0_RSTOPM(x)                ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_PLLCR0_RSTOPM                   BIT(28)
#define  MSCC_X_DDR_PHY_PLLCR0_RSTOPM(x)                ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR0_PLLCR0_PLLPD(x)          ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_PLLCR0_PLLCR0_PLLPD             BIT(29)
#define  MSCC_X_DDR_PHY_PLLCR0_PLLCR0_PLLPD(x)          ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR0_PLLCR0_PLLRST(x)         ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_PLLCR0_PLLCR0_PLLRST            BIT(30)
#define  MSCC_X_DDR_PHY_PLLCR0_PLLCR0_PLLRST(x)         ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR0_PLLCR0_PLLBYP(x)         ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_PLLCR0_PLLCR0_PLLBYP            BIT(31)
#define  MSCC_X_DDR_PHY_PLLCR0_PLLCR0_PLLBYP(x)         ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_PLLCR1                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x1b)
#define  MSCC_F_DDR_PHY_PLLCR1_PLLCR1_LOCKDS(x)         ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_PLLCR1_PLLCR1_LOCKDS            BIT(0)
#define  MSCC_X_DDR_PHY_PLLCR1_PLLCR1_LOCKDS(x)         ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR1_PLLCR1_LOCKCS(x)         ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_PLLCR1_PLLCR1_LOCKCS            BIT(1)
#define  MSCC_X_DDR_PHY_PLLCR1_PLLCR1_LOCKCS(x)         ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR1_PLLCR1_LOCKPS(x)         ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_PLLCR1_PLLCR1_LOCKPS            BIT(2)
#define  MSCC_X_DDR_PHY_PLLCR1_PLLCR1_LOCKPS(x)         ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR1_BYPVDD(x)                ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_PLLCR1_BYPVDD                   BIT(3)
#define  MSCC_X_DDR_PHY_PLLCR1_BYPVDD(x)                ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR1_BYPVREGDIG(x)            ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_PLLCR1_BYPVREGDIG               BIT(4)
#define  MSCC_X_DDR_PHY_PLLCR1_BYPVREGDIG(x)            ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR1_BYPVREGCP(x)             ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_PLLCR1_BYPVREGCP                BIT(5)
#define  MSCC_X_DDR_PHY_PLLCR1_BYPVREGCP(x)             ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR1_RESERVED_15_6(x)         (GENMASK(15,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_PLLCR1_RESERVED_15_6            GENMASK(15,6)
#define  MSCC_X_DDR_PHY_PLLCR1_RESERVED_15_6(x)         (((x) >> 6) & GENMASK(9,0))
#define  MSCC_F_DDR_PHY_PLLCR1_PLLPROG(x)               (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_PLLCR1_PLLPROG                  GENMASK(31,16)
#define  MSCC_X_DDR_PHY_PLLCR1_PLLPROG(x)               (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_PLLCR2                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x1c)
#define  MSCC_F_DDR_PHY_PLLCR2_PLLCTRL_31_0(x)          (x)
#define  MSCC_M_DDR_PHY_PLLCR2_PLLCTRL_31_0             0xffffffff
#define  MSCC_X_DDR_PHY_PLLCR2_PLLCTRL_31_0(x)          (x)

#define MSCC_DDR_PHY_PLLCR3                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x1d)
#define  MSCC_F_DDR_PHY_PLLCR3_PLLCTRL_63_32(x)         (x)
#define  MSCC_M_DDR_PHY_PLLCR3_PLLCTRL_63_32            0xffffffff
#define  MSCC_X_DDR_PHY_PLLCR3_PLLCTRL_63_32(x)         (x)

#define MSCC_DDR_PHY_PLLCR4                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x1e)
#define  MSCC_F_DDR_PHY_PLLCR4_PLLCTRL_95_64(x)         (x)
#define  MSCC_M_DDR_PHY_PLLCR4_PLLCTRL_95_64            0xffffffff
#define  MSCC_X_DDR_PHY_PLLCR4_PLLCTRL_95_64(x)         (x)

#define MSCC_DDR_PHY_PLLCR5                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x1f)
#define  MSCC_F_DDR_PHY_PLLCR5_PLLCTRL_103_96(x)        (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_PLLCR5_PLLCTRL_103_96           GENMASK(7,0)
#define  MSCC_X_DDR_PHY_PLLCR5_PLLCTRL_103_96(x)        (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_PLLCR5_PLLCR5_RESERVED_31_8(x)  (GENMASK(31,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_PLLCR5_PLLCR5_RESERVED_31_8     GENMASK(31,8)
#define  MSCC_X_DDR_PHY_PLLCR5_PLLCR5_RESERVED_31_8(x)  (((x) >> 8) & GENMASK(23,0))

#define MSCC_DDR_PHY_PLLCR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x20)
#define  MSCC_F_DDR_PHY_PLLCR_PLLCR_DTC(x)              (GENMASK(2,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_PLLCR_PLLCR_DTC                 GENMASK(2,0)
#define  MSCC_X_DDR_PHY_PLLCR_PLLCR_DTC(x)              (((x) >> 0) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_PLLCR_PLLCR_ATC(x)              (GENMASK(6,3) & ((x) << 3))
#define  MSCC_M_DDR_PHY_PLLCR_PLLCR_ATC                 GENMASK(6,3)
#define  MSCC_X_DDR_PHY_PLLCR_PLLCR_ATC(x)              (((x) >> 3) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_PLLCR_PLLCR_ATOEN(x)            (GENMASK(10,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_PLLCR_PLLCR_ATOEN               GENMASK(10,7)
#define  MSCC_X_DDR_PHY_PLLCR_PLLCR_ATOEN(x)            (((x) >> 7) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_PLLCR_PLLCR_GSHIFT(x)           ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_PLLCR_PLLCR_GSHIFT              BIT(11)
#define  MSCC_X_DDR_PHY_PLLCR_PLLCR_GSHIFT(x)           ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR_PLLCR_CPIC(x)             (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_PLLCR_PLLCR_CPIC                GENMASK(13,12)
#define  MSCC_X_DDR_PHY_PLLCR_PLLCR_CPIC(x)             (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PLLCR_PLLCR_CPPC(x)             (GENMASK(17,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_PLLCR_PLLCR_CPPC                GENMASK(17,14)
#define  MSCC_X_DDR_PHY_PLLCR_PLLCR_CPPC(x)             (((x) >> 14) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_PLLCR_RGSHIFT(x)                ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_PLLCR_RGSHIFT                   BIT(18)
#define  MSCC_X_DDR_PHY_PLLCR_RGSHIFT(x)                ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR_PLLCR_FRQSEL(x)           (GENMASK(20,19) & ((x) << 19))
#define  MSCC_M_DDR_PHY_PLLCR_PLLCR_FRQSEL              GENMASK(20,19)
#define  MSCC_X_DDR_PHY_PLLCR_PLLCR_FRQSEL(x)           (((x) >> 19) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_PLLCR_RGVINT(x)                 ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_PLLCR_RGVINT                    BIT(21)
#define  MSCC_X_DDR_PHY_PLLCR_RGVINT(x)                 ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR_PLLCR_LOCKDS(x)           ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_PLLCR_PLLCR_LOCKDS              BIT(22)
#define  MSCC_X_DDR_PHY_PLLCR_PLLCR_LOCKDS(x)           ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR_PLLCR_LOCKCS(x)           ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_PLLCR_PLLCR_LOCKCS              BIT(23)
#define  MSCC_X_DDR_PHY_PLLCR_PLLCR_LOCKCS(x)           ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR_PLLCR_LOCKPS(x)           ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_PLLCR_PLLCR_LOCKPS              BIT(24)
#define  MSCC_X_DDR_PHY_PLLCR_PLLCR_LOCKPS(x)           ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR_PLLCR_RESERVED_28_25(x)   (GENMASK(28,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_PLLCR_PLLCR_RESERVED_28_25      GENMASK(28,25)
#define  MSCC_X_DDR_PHY_PLLCR_PLLCR_RESERVED_28_25(x)   (((x) >> 25) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_PLLCR_PLLCR_PLLPD(x)            ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_PLLCR_PLLCR_PLLPD               BIT(29)
#define  MSCC_X_DDR_PHY_PLLCR_PLLCR_PLLPD(x)            ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR_PLLCR_PLLRST(x)           ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_PLLCR_PLLCR_PLLRST              BIT(30)
#define  MSCC_X_DDR_PHY_PLLCR_PLLCR_PLLRST(x)           ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_PLLCR_PLLCR_PLLBYP(x)           ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_PLLCR_PLLCR_PLLBYP              BIT(31)
#define  MSCC_X_DDR_PHY_PLLCR_PLLCR_PLLBYP(x)           ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DXCCR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x22)
#define  MSCC_F_DDR_PHY_DXCCR_DXODT(x)                  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DXCCR_DXODT                     BIT(0)
#define  MSCC_X_DDR_PHY_DXCCR_DXODT(x)                  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DXCCR_DXCCR_DXIOM(x)            ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DXCCR_DXCCR_DXIOM               BIT(1)
#define  MSCC_X_DDR_PHY_DXCCR_DXCCR_DXIOM(x)            ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DXCCR_DXCCR_MDLEN(x)            ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DXCCR_DXCCR_MDLEN               BIT(2)
#define  MSCC_X_DDR_PHY_DXCCR_DXCCR_MDLEN(x)            ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DXCCR_DQSGLB(x)                 (GENMASK(4,3) & ((x) << 3))
#define  MSCC_M_DDR_PHY_DXCCR_DQSGLB                    GENMASK(4,3)
#define  MSCC_X_DDR_PHY_DXCCR_DQSGLB(x)                 (((x) >> 3) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DXCCR_DQSRES(x)                 (GENMASK(8,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_DXCCR_DQSRES                    GENMASK(8,5)
#define  MSCC_X_DDR_PHY_DXCCR_DQSRES(x)                 (((x) >> 5) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DXCCR_DQSNRES(x)                (GENMASK(12,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DXCCR_DQSNRES                   GENMASK(12,9)
#define  MSCC_X_DDR_PHY_DXCCR_DQSNRES(x)                (((x) >> 9) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DXCCR_DXSR(x)                   (GENMASK(14,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_DXCCR_DXSR                      GENMASK(14,13)
#define  MSCC_X_DDR_PHY_DXCCR_DXSR(x)                   (((x) >> 13) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DXCCR_MSBUDQ(x)                 (GENMASK(17,15) & ((x) << 15))
#define  MSCC_M_DDR_PHY_DXCCR_MSBUDQ                    GENMASK(17,15)
#define  MSCC_X_DDR_PHY_DXCCR_MSBUDQ(x)                 (((x) >> 15) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DXCCR_RESERVED_20_18(x)         (GENMASK(20,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_DXCCR_RESERVED_20_18            GENMASK(20,18)
#define  MSCC_X_DDR_PHY_DXCCR_RESERVED_20_18(x)         (((x) >> 18) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DXCCR_UDQIOM(x)                 ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DXCCR_UDQIOM                    BIT(21)
#define  MSCC_X_DDR_PHY_DXCCR_UDQIOM(x)                 ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DXCCR_QSCNTEN(x)                ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DXCCR_QSCNTEN                   BIT(22)
#define  MSCC_X_DDR_PHY_DXCCR_QSCNTEN(x)                ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DXCCR_DXDCCBYP(x)               ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_DXCCR_DXDCCBYP                  BIT(23)
#define  MSCC_X_DDR_PHY_DXCCR_DXDCCBYP(x)               ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DXCCR_RESERVED_28_24(x)         (GENMASK(28,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DXCCR_RESERVED_28_24            GENMASK(28,24)
#define  MSCC_X_DDR_PHY_DXCCR_RESERVED_28_24(x)         (((x) >> 24) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DXCCR_RKLOOP(x)                 ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_DXCCR_RKLOOP                    BIT(29)
#define  MSCC_X_DDR_PHY_DXCCR_RKLOOP(x)                 ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DXCCR_X4DQSMD(x)                ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DXCCR_X4DQSMD                   BIT(30)
#define  MSCC_X_DDR_PHY_DXCCR_X4DQSMD(x)                ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DXCCR_X4MODE(x)                 ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DXCCR_X4MODE                    BIT(31)
#define  MSCC_X_DDR_PHY_DXCCR_X4MODE(x)                 ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DSGCR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x24)
#define  MSCC_F_DDR_PHY_DSGCR_PUREN(x)                  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_PUREN                     BIT(0)
#define  MSCC_X_DDR_PHY_DSGCR_PUREN(x)                  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_BDISEN(x)                 ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_BDISEN                    BIT(1)
#define  MSCC_X_DDR_PHY_DSGCR_BDISEN(x)                 ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_CTLZUEN(x)                ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_CTLZUEN                   BIT(2)
#define  MSCC_X_DDR_PHY_DSGCR_CTLZUEN(x)                ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_LPIOPD(x)                 ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_LPIOPD                    BIT(3)
#define  MSCC_X_DDR_PHY_DSGCR_LPIOPD(x)                 ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_LPPLLPD(x)                ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_LPPLLPD                   BIT(4)
#define  MSCC_X_DDR_PHY_DSGCR_LPPLLPD(x)                ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_CUAEN(x)                  ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_CUAEN                     BIT(5)
#define  MSCC_X_DDR_PHY_DSGCR_CUAEN(x)                  ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_DQSGX(x)                  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DSGCR_DQSGX                     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DSGCR_DQSGX(x)                  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DSGCR_PUAD(x)                   (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DSGCR_PUAD                      GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DSGCR_PUAD(x)                   (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DSGCR_DTOODT(x)                 ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_DTOODT                    BIT(12)
#define  MSCC_X_DDR_PHY_DSGCR_DTOODT(x)                 ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_RESERVED_13(x)            ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_RESERVED_13               BIT(13)
#define  MSCC_X_DDR_PHY_DSGCR_RESERVED_13(x)            ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_DTOPDR(x)                 ((x) ? BIT(14) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_DTOPDR                    BIT(14)
#define  MSCC_X_DDR_PHY_DSGCR_DTOPDR(x)                 ((x) & BIT(14) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_DTOIOM(x)                 ((x) ? BIT(15) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_DTOIOM                    BIT(15)
#define  MSCC_X_DDR_PHY_DSGCR_DTOIOM(x)                 ((x) & BIT(15) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_DTOOE(x)                  ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_DTOOE                     BIT(16)
#define  MSCC_X_DDR_PHY_DSGCR_DTOOE(x)                  ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_ATOAE(x)                  ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_ATOAE                     BIT(17)
#define  MSCC_X_DDR_PHY_DSGCR_ATOAE(x)                  ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_WRRMODE(x)                ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_WRRMODE                   BIT(18)
#define  MSCC_X_DDR_PHY_DSGCR_WRRMODE(x)                ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_SDRMODE(x)                (GENMASK(20,19) & ((x) << 19))
#define  MSCC_M_DDR_PHY_DSGCR_SDRMODE                   GENMASK(20,19)
#define  MSCC_X_DDR_PHY_DSGCR_SDRMODE(x)                (((x) >> 19) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DSGCR_RSTOE(x)                  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_RSTOE                     BIT(21)
#define  MSCC_X_DDR_PHY_DSGCR_RSTOE(x)                  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_RRRMODE(x)                ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_RRRMODE                   BIT(22)
#define  MSCC_X_DDR_PHY_DSGCR_RRRMODE(x)                ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_PHYZUEN(x)                ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_DSGCR_PHYZUEN                   BIT(23)
#define  MSCC_X_DDR_PHY_DSGCR_PHYZUEN(x)                ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DSGCR_DSGCR_RESERVED_31_24(x)   (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DSGCR_DSGCR_RESERVED_31_24      GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DSGCR_DSGCR_RESERVED_31_24(x)   (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_ODTCR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x26)
#define  MSCC_F_DDR_PHY_ODTCR_RDODT(x)                  (GENMASK(11,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ODTCR_RDODT                     GENMASK(11,0)
#define  MSCC_X_DDR_PHY_ODTCR_RDODT(x)                  (((x) >> 0) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_ODTCR_ODTCR_RESERVED_15_12(x)   (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_ODTCR_ODTCR_RESERVED_15_12      GENMASK(15,12)
#define  MSCC_X_DDR_PHY_ODTCR_ODTCR_RESERVED_15_12(x)   (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ODTCR_WRODT(x)                  (GENMASK(27,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ODTCR_WRODT                     GENMASK(27,16)
#define  MSCC_X_DDR_PHY_ODTCR_WRODT(x)                  (((x) >> 16) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_ODTCR_ODTCR_RESERVED_31_28(x)   (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_ODTCR_ODTCR_RESERVED_31_28      GENMASK(31,28)
#define  MSCC_X_DDR_PHY_ODTCR_ODTCR_RESERVED_31_28(x)   (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_AACR                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x28)
#define  MSCC_F_DDR_PHY_AACR_AATR(x)                    (GENMASK(29,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_AACR_AATR                       GENMASK(29,0)
#define  MSCC_X_DDR_PHY_AACR_AATR(x)                    (((x) >> 0) & GENMASK(29,0))
#define  MSCC_F_DDR_PHY_AACR_AAENC(x)                   ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_AACR_AAENC                      BIT(30)
#define  MSCC_X_DDR_PHY_AACR_AAENC(x)                   ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_AACR_AAOENC(x)                  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_AACR_AAOENC                     BIT(31)
#define  MSCC_X_DDR_PHY_AACR_AAOENC(x)                  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_GPR0                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x30)
#define  MSCC_F_DDR_PHY_GPR0_GPR0(x)                    (x)
#define  MSCC_M_DDR_PHY_GPR0_GPR0                       0xffffffff
#define  MSCC_X_DDR_PHY_GPR0_GPR0(x)                    (x)

#define MSCC_DDR_PHY_GPR1                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x31)
#define  MSCC_F_DDR_PHY_GPR1_GPR1(x)                    (x)
#define  MSCC_M_DDR_PHY_GPR1_GPR1                       0xffffffff
#define  MSCC_X_DDR_PHY_GPR1_GPR1(x)                    (x)

#define MSCC_DDR_PHY_DCR                     MSCC_IOREG(MSCC_TO_DDR_PHY,0x40)
#define  MSCC_F_DDR_PHY_DCR_DDRMD(x)                    (GENMASK(2,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DCR_DDRMD                       GENMASK(2,0)
#define  MSCC_X_DDR_PHY_DCR_DDRMD(x)                    (((x) >> 0) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DCR_DDR8BNK(x)                  ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DCR_DDR8BNK                     BIT(3)
#define  MSCC_X_DDR_PHY_DCR_DDR8BNK(x)                  ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCR_PDQ(x)                      (GENMASK(6,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DCR_PDQ                         GENMASK(6,4)
#define  MSCC_X_DDR_PHY_DCR_PDQ(x)                      (((x) >> 4) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DCR_MPRDQ(x)                    ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DCR_MPRDQ                       BIT(7)
#define  MSCC_X_DDR_PHY_DCR_MPRDQ(x)                    ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCR_DDRTYPE(x)                  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DCR_DDRTYPE                     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DCR_DDRTYPE(x)                  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DCR_BYTEMASK(x)                 (GENMASK(17,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DCR_BYTEMASK                    GENMASK(17,10)
#define  MSCC_X_DDR_PHY_DCR_BYTEMASK(x)                 (((x) >> 10) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DCR_RESERVED_26_18(x)           (GENMASK(26,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_DCR_RESERVED_26_18              GENMASK(26,18)
#define  MSCC_X_DDR_PHY_DCR_RESERVED_26_18(x)           (((x) >> 18) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DCR_NOSRA(x)                    ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_DCR_NOSRA                       BIT(27)
#define  MSCC_X_DDR_PHY_DCR_NOSRA(x)                    ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCR_DDR2T(x)                    ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DCR_DDR2T                       BIT(28)
#define  MSCC_X_DDR_PHY_DCR_DDR2T(x)                    ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCR_UDIMM(x)                    ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_DCR_UDIMM                       BIT(29)
#define  MSCC_X_DDR_PHY_DCR_UDIMM(x)                    ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCR_UBG(x)                      ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DCR_UBG                         BIT(30)
#define  MSCC_X_DDR_PHY_DCR_UBG(x)                      ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCR_DCR_RESERVED_31(x)          ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DCR_DCR_RESERVED_31             BIT(31)
#define  MSCC_X_DDR_PHY_DCR_DCR_RESERVED_31(x)          ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DTPR0                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x44)
#define  MSCC_F_DDR_PHY_DTPR0_TRTP(x)                   (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTPR0_TRTP                      GENMASK(3,0)
#define  MSCC_X_DDR_PHY_DTPR0_TRTP(x)                   (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DTPR0_DTPR0_RESERVED_7_4(x)     (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DTPR0_DTPR0_RESERVED_7_4        GENMASK(7,4)
#define  MSCC_X_DDR_PHY_DTPR0_DTPR0_RESERVED_7_4(x)     (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DTPR0_TRP(x)                    (GENMASK(14,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DTPR0_TRP                       GENMASK(14,8)
#define  MSCC_X_DDR_PHY_DTPR0_TRP(x)                    (((x) >> 8) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DTPR0_DTPR0_RESERVED_15(x)      ((x) ? BIT(15) : 0)
#define  MSCC_M_DDR_PHY_DTPR0_DTPR0_RESERVED_15         BIT(15)
#define  MSCC_X_DDR_PHY_DTPR0_DTPR0_RESERVED_15(x)      ((x) & BIT(15) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTPR0_TRAS(x)                   (GENMASK(22,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DTPR0_TRAS                      GENMASK(22,16)
#define  MSCC_X_DDR_PHY_DTPR0_TRAS(x)                   (((x) >> 16) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DTPR0_DTPR0_RESERVED_23(x)      ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_DTPR0_DTPR0_RESERVED_23         BIT(23)
#define  MSCC_X_DDR_PHY_DTPR0_DTPR0_RESERVED_23(x)      ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTPR0_TRRD(x)                   (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DTPR0_TRRD                      GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DTPR0_TRRD(x)                   (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DTPR0_DTPR0_RESERVED_31_30(x)   (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DTPR0_DTPR0_RESERVED_31_30      GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DTPR0_DTPR0_RESERVED_31_30(x)   (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DTPR1                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x45)
#define  MSCC_F_DDR_PHY_DTPR1_TMRD(x)                   (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTPR1_TMRD                      GENMASK(4,0)
#define  MSCC_X_DDR_PHY_DTPR1_TMRD(x)                   (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DTPR1_DTPR1_RESERVED_7_5(x)     (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_DTPR1_DTPR1_RESERVED_7_5        GENMASK(7,5)
#define  MSCC_X_DDR_PHY_DTPR1_DTPR1_RESERVED_7_5(x)     (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DTPR1_TMOD(x)                   (GENMASK(10,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DTPR1_TMOD                      GENMASK(10,8)
#define  MSCC_X_DDR_PHY_DTPR1_TMOD(x)                   (((x) >> 8) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DTPR1_DTPR1_RESERVED_15_11(x)   (GENMASK(15,11) & ((x) << 11))
#define  MSCC_M_DDR_PHY_DTPR1_DTPR1_RESERVED_15_11      GENMASK(15,11)
#define  MSCC_X_DDR_PHY_DTPR1_DTPR1_RESERVED_15_11(x)   (((x) >> 11) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DTPR1_TFAW(x)                   (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DTPR1_TFAW                      GENMASK(23,16)
#define  MSCC_X_DDR_PHY_DTPR1_TFAW(x)                   (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DTPR1_TWLMRD(x)                 (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DTPR1_TWLMRD                    GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DTPR1_TWLMRD(x)                 (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DTPR1_DTPR1_RESERVED_31_30(x)   (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DTPR1_DTPR1_RESERVED_31_30      GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DTPR1_DTPR1_RESERVED_31_30(x)   (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DTPR2                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x46)
#define  MSCC_F_DDR_PHY_DTPR2_TXS(x)                    (GENMASK(9,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTPR2_TXS                       GENMASK(9,0)
#define  MSCC_X_DDR_PHY_DTPR2_TXS(x)                    (((x) >> 0) & GENMASK(9,0))
#define  MSCC_F_DDR_PHY_DTPR2_RESERVED_15_10(x)         (GENMASK(15,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DTPR2_RESERVED_15_10            GENMASK(15,10)
#define  MSCC_X_DDR_PHY_DTPR2_RESERVED_15_10(x)         (((x) >> 10) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DTPR2_TCKE(x)                   (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DTPR2_TCKE                      GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DTPR2_TCKE(x)                   (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DTPR2_RESERVED_23_20(x)         (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DTPR2_RESERVED_23_20            GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DTPR2_RESERVED_23_20(x)         (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DTPR2_TRTODT(x)                 ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_DTPR2_TRTODT                    BIT(24)
#define  MSCC_X_DDR_PHY_DTPR2_TRTODT(x)                 ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTPR2_RESERVED_27_25(x)         (GENMASK(27,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DTPR2_RESERVED_27_25            GENMASK(27,25)
#define  MSCC_X_DDR_PHY_DTPR2_RESERVED_27_25(x)         (((x) >> 25) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DTPR2_TRTW(x)                   ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DTPR2_TRTW                      BIT(28)
#define  MSCC_X_DDR_PHY_DTPR2_TRTW(x)                   ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTPR2_DTPR2_RESERVED_31_29(x)   (GENMASK(31,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_DTPR2_DTPR2_RESERVED_31_29      GENMASK(31,29)
#define  MSCC_X_DDR_PHY_DTPR2_DTPR2_RESERVED_31_29(x)   (((x) >> 29) & GENMASK(2,0))

#define MSCC_DDR_PHY_DTPR3                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x47)
#define  MSCC_F_DDR_PHY_DTPR3_TDQSCK(x)                 (GENMASK(2,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTPR3_TDQSCK                    GENMASK(2,0)
#define  MSCC_X_DDR_PHY_DTPR3_TDQSCK(x)                 (((x) >> 0) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DTPR3_DTPR3_RESERVED_7_3(x)     (GENMASK(7,3) & ((x) << 3))
#define  MSCC_M_DDR_PHY_DTPR3_DTPR3_RESERVED_7_3        GENMASK(7,3)
#define  MSCC_X_DDR_PHY_DTPR3_DTPR3_RESERVED_7_3(x)     (((x) >> 3) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DTPR3_TDQSCKMAX(x)              (GENMASK(10,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DTPR3_TDQSCKMAX                 GENMASK(10,8)
#define  MSCC_X_DDR_PHY_DTPR3_TDQSCKMAX(x)              (((x) >> 8) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DTPR3_DTPR3_RESERVED_15_11(x)   (GENMASK(15,11) & ((x) << 11))
#define  MSCC_M_DDR_PHY_DTPR3_DTPR3_RESERVED_15_11      GENMASK(15,11)
#define  MSCC_X_DDR_PHY_DTPR3_DTPR3_RESERVED_15_11(x)   (((x) >> 11) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DTPR3_TDLLK(x)                  (GENMASK(25,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DTPR3_TDLLK                     GENMASK(25,16)
#define  MSCC_X_DDR_PHY_DTPR3_TDLLK(x)                  (((x) >> 16) & GENMASK(9,0))
#define  MSCC_F_DDR_PHY_DTPR3_TCCD(x)                   (GENMASK(28,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DTPR3_TCCD                      GENMASK(28,26)
#define  MSCC_X_DDR_PHY_DTPR3_TCCD(x)                   (((x) >> 26) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DTPR3_TOFDX(x)                  (GENMASK(31,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_DTPR3_TOFDX                     GENMASK(31,29)
#define  MSCC_X_DDR_PHY_DTPR3_TOFDX(x)                  (((x) >> 29) & GENMASK(2,0))

#define MSCC_DDR_PHY_DTPR4                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x48)
#define  MSCC_F_DDR_PHY_DTPR4_TXP(x)                    (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTPR4_TXP                       GENMASK(4,0)
#define  MSCC_X_DDR_PHY_DTPR4_TXP(x)                    (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DTPR4_DTPR4_RESERVED_7_5(x)     (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_DTPR4_DTPR4_RESERVED_7_5        GENMASK(7,5)
#define  MSCC_X_DDR_PHY_DTPR4_DTPR4_RESERVED_7_5(x)     (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DTPR4_TWLO(x)                   (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DTPR4_TWLO                      GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DTPR4_TWLO(x)                   (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DTPR4_DTPR4_RESERVED_15_12(x)   (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DTPR4_DTPR4_RESERVED_15_12      GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DTPR4_DTPR4_RESERVED_15_12(x)   (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DTPR4_TRFC(x)                   (GENMASK(25,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DTPR4_TRFC                      GENMASK(25,16)
#define  MSCC_X_DDR_PHY_DTPR4_TRFC(x)                   (((x) >> 16) & GENMASK(9,0))
#define  MSCC_F_DDR_PHY_DTPR4_DTPR4_RESERVED_27_26(x)   (GENMASK(27,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DTPR4_DTPR4_RESERVED_27_26      GENMASK(27,26)
#define  MSCC_X_DDR_PHY_DTPR4_DTPR4_RESERVED_27_26(x)   (((x) >> 26) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DTPR4_TAOND_TAOFD(x)            (GENMASK(29,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_DTPR4_TAOND_TAOFD               GENMASK(29,28)
#define  MSCC_X_DDR_PHY_DTPR4_TAOND_TAOFD(x)            (((x) >> 28) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DTPR4_DTPR4_RESERVED_31_30(x)   (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DTPR4_DTPR4_RESERVED_31_30      GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DTPR4_DTPR4_RESERVED_31_30(x)   (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DTPR5                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x49)
#define  MSCC_F_DDR_PHY_DTPR5_TWTR(x)                   (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTPR5_TWTR                      GENMASK(4,0)
#define  MSCC_X_DDR_PHY_DTPR5_TWTR(x)                   (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DTPR5_DTPR5_RESERVED_7_5(x)     (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_DTPR5_DTPR5_RESERVED_7_5        GENMASK(7,5)
#define  MSCC_X_DDR_PHY_DTPR5_DTPR5_RESERVED_7_5(x)     (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DTPR5_TRCD(x)                   (GENMASK(14,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DTPR5_TRCD                      GENMASK(14,8)
#define  MSCC_X_DDR_PHY_DTPR5_TRCD(x)                   (((x) >> 8) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DTPR5_DTPR5_RESERVED_15(x)      ((x) ? BIT(15) : 0)
#define  MSCC_M_DDR_PHY_DTPR5_DTPR5_RESERVED_15         BIT(15)
#define  MSCC_X_DDR_PHY_DTPR5_DTPR5_RESERVED_15(x)      ((x) & BIT(15) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTPR5_TRC(x)                    (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DTPR5_TRC                       GENMASK(23,16)
#define  MSCC_X_DDR_PHY_DTPR5_TRC(x)                    (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DTPR5_DTPR5_RESERVED_31_24(x)   (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DTPR5_DTPR5_RESERVED_31_24      GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DTPR5_DTPR5_RESERVED_31_24(x)   (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DTPR6                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x4a)
#define  MSCC_F_DDR_PHY_DTPR6_PUBRL(x)                  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTPR6_PUBRL                     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DTPR6_PUBRL(x)                  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DTPR6_DTPR6_RESERVED_7_6(x)     (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DTPR6_DTPR6_RESERVED_7_6        GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DTPR6_DTPR6_RESERVED_7_6(x)     (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DTPR6_PUBWL(x)                  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DTPR6_PUBWL                     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DTPR6_PUBWL(x)                  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DTPR6_RESERVED_29_14(x)         (GENMASK(29,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DTPR6_RESERVED_29_14            GENMASK(29,14)
#define  MSCC_X_DDR_PHY_DTPR6_RESERVED_29_14(x)         (((x) >> 14) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DTPR6_PUBRLEN(x)                ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DTPR6_PUBRLEN                   BIT(30)
#define  MSCC_X_DDR_PHY_DTPR6_PUBRLEN(x)                ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTPR6_PUBWLEN(x)                ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DTPR6_PUBWLEN                   BIT(31)
#define  MSCC_X_DDR_PHY_DTPR6_PUBWLEN(x)                ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_RDIMMGCR0               MSCC_IOREG(MSCC_TO_DDR_PHY,0x50)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_RDIMM(x)              ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_RDIMM                 BIT(0)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_RDIMM(x)              ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_ERRNOREG(x)           ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_ERRNOREG              BIT(1)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_ERRNOREG(x)           ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_SOPERR(x)             ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_SOPERR                BIT(2)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_SOPERR(x)             ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_PERRDIS(x)            ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_PERRDIS               BIT(3)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_PERRDIS(x)            ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_RESERVED_13_4(x)      (GENMASK(13,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_RDIMMGCR0_RESERVED_13_4         GENMASK(13,4)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_RESERVED_13_4(x)      (((x) >> 4) & GENMASK(9,0))
#define  MSCC_F_DDR_PHY_RDIMMGCR0_PARINODT(x)           ((x) ? BIT(14) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_PARINODT              BIT(14)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_PARINODT(x)           ((x) & BIT(14) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_RDIMMGCR0_RESERVED_15(x)  ((x) ? BIT(15) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_RDIMMGCR0_RESERVED_15     BIT(15)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_RDIMMGCR0_RESERVED_15(x)  ((x) & BIT(15) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_PARINPDR(x)           ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_PARINPDR              BIT(16)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_PARINPDR(x)           ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_PARINIOM(x)           ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_PARINIOM              BIT(17)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_PARINIOM(x)           ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_LRDIMM(x)             ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_LRDIMM                BIT(18)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_LRDIMM(x)             ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_ERROUTODT(x)          ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_ERROUTODT             BIT(19)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_ERROUTODT(x)          ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_RDIMMGCR0_RESERVED_20(x)  ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_RDIMMGCR0_RESERVED_20     BIT(20)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_RDIMMGCR0_RESERVED_20(x)  ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_ERROUTPDR(x)          ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_ERROUTPDR             BIT(21)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_ERROUTPDR(x)          ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_ERROUTIOM(x)          ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_ERROUTIOM             BIT(22)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_ERROUTIOM(x)          ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_ERROUTOE(x)           ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_ERROUTOE              BIT(23)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_ERROUTOE(x)           ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_RDIMMODT(x)           ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_RDIMMODT              BIT(24)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_RDIMMODT(x)           ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_RESERVED_25(x)        ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_RESERVED_25           BIT(25)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_RESERVED_25(x)        ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_RDIMMPDR(x)           ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_RDIMMPDR              BIT(26)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_RDIMMPDR(x)           ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_RDIMMIOM(x)           ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_RDIMMIOM              BIT(27)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_RDIMMIOM(x)           ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_QCSENOE(x)            ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_QCSENOE               BIT(28)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_QCSENOE(x)            ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_MIRROROE(x)           ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_MIRROROE              BIT(29)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_MIRROROE(x)           ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_QCSEN(x)              ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_QCSEN                 BIT(30)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_QCSEN(x)              ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR0_MIRROR(x)             ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR0_MIRROR                BIT(31)
#define  MSCC_X_DDR_PHY_RDIMMGCR0_MIRROR(x)             ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_RDIMMGCR1               MSCC_IOREG(MSCC_TO_DDR_PHY,0x51)
#define  MSCC_F_DDR_PHY_RDIMMGCR1_TBCSTAB(x)            (GENMASK(13,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RDIMMGCR1_TBCSTAB               GENMASK(13,0)
#define  MSCC_X_DDR_PHY_RDIMMGCR1_TBCSTAB(x)            (((x) >> 0) & GENMASK(13,0))
#define  MSCC_F_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_RDIMMGCR1_TBCMRD(x)             (GENMASK(18,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_RDIMMGCR1_TBCMRD                GENMASK(18,16)
#define  MSCC_X_DDR_PHY_RDIMMGCR1_TBCMRD(x)             (((x) >> 16) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_19(x)  ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_19     BIT(19)
#define  MSCC_X_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_19(x)  ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR1_TBCMRD_L(x)           (GENMASK(22,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_RDIMMGCR1_TBCMRD_L              GENMASK(22,20)
#define  MSCC_X_DDR_PHY_RDIMMGCR1_TBCMRD_L(x)           (((x) >> 20) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_23(x)  ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_23     BIT(23)
#define  MSCC_X_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_23(x)  ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR1_TBCMRD_L2(x)          (GENMASK(26,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_RDIMMGCR1_TBCMRD_L2             GENMASK(26,24)
#define  MSCC_X_DDR_PHY_RDIMMGCR1_TBCMRD_L2(x)          (((x) >> 24) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_27(x)  ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_27     BIT(27)
#define  MSCC_X_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_27(x)  ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_RDIMMGCR1_A17BID(x)             (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_RDIMMGCR1_A17BID                GENMASK(31,28)
#define  MSCC_X_DDR_PHY_RDIMMGCR1_A17BID(x)             (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_RDIMMGCR2               MSCC_IOREG(MSCC_TO_DDR_PHY,0x52)
#define  MSCC_F_DDR_PHY_RDIMMGCR2_CRINT(x)              (x)
#define  MSCC_M_DDR_PHY_RDIMMGCR2_CRINT                 0xffffffff
#define  MSCC_X_DDR_PHY_RDIMMGCR2_CRINT(x)              (x)

#define MSCC_DDR_PHY_RDIMMCR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x54)
#define  MSCC_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC0(x)        (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC0           GENMASK(3,0)
#define  MSCC_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC0(x)        (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC1(x)        (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC1           GENMASK(7,4)
#define  MSCC_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC1(x)        (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC2(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC2           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC2(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC3(x)        (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC3           GENMASK(15,12)
#define  MSCC_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC3(x)        (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC4(x)        (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC4           GENMASK(19,16)
#define  MSCC_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC4(x)        (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC5(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC5           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC5(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC6(x)        (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC6           GENMASK(27,24)
#define  MSCC_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC6(x)        (((x) >> 24) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC7(x)        (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC7           GENMASK(31,28)
#define  MSCC_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC7(x)        (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_RDIMMCR0_DDR4           MSCC_IOREG(MSCC_TO_DDR_PHY,0x54)
#define  MSCC_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC0(x)  (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC0     GENMASK(3,0)
#define  MSCC_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC0(x)  (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC1(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC1     GENMASK(7,4)
#define  MSCC_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC1(x)  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC2(x)  (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC2     GENMASK(11,8)
#define  MSCC_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC2(x)  (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC3(x)  (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC3     GENMASK(15,12)
#define  MSCC_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC3(x)  (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC4(x)  (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC4     GENMASK(19,16)
#define  MSCC_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC4(x)  (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC5(x)  (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC5     GENMASK(23,20)
#define  MSCC_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC5(x)  (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC6(x)  (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC6     GENMASK(27,24)
#define  MSCC_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC6(x)  (((x) >> 24) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC7(x)  (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC7     GENMASK(31,28)
#define  MSCC_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC7(x)  (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_RDIMMCR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x55)
#define  MSCC_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC8(x)        (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC8           GENMASK(3,0)
#define  MSCC_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC8(x)        (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC9(x)        (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC9           GENMASK(7,4)
#define  MSCC_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC9(x)        (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC10(x)       (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC10          GENMASK(11,8)
#define  MSCC_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC10(x)       (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC11(x)       (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC11          GENMASK(15,12)
#define  MSCC_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC11(x)       (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC12(x)       (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC12          GENMASK(19,16)
#define  MSCC_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC12(x)       (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC13(x)       (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC13          GENMASK(23,20)
#define  MSCC_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC13(x)       (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC14(x)       (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC14          GENMASK(27,24)
#define  MSCC_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC14(x)       (((x) >> 24) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC15(x)       (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC15          GENMASK(31,28)
#define  MSCC_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC15(x)       (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_RDIMMCR1_DDR4           MSCC_IOREG(MSCC_TO_DDR_PHY,0x55)
#define  MSCC_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC8(x)  (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC8     GENMASK(3,0)
#define  MSCC_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC8(x)  (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC9(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC9     GENMASK(7,4)
#define  MSCC_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC9(x)  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC10(x)  (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC10     GENMASK(11,8)
#define  MSCC_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC10(x)  (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC11(x)  (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC11     GENMASK(15,12)
#define  MSCC_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC11(x)  (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC12(x)  (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC12     GENMASK(19,16)
#define  MSCC_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC12(x)  (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC13(x)  (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC13     GENMASK(23,20)
#define  MSCC_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC13(x)  (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC14(x)  (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC14     GENMASK(27,24)
#define  MSCC_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC14(x)  (((x) >> 24) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC15(x)  (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC15     GENMASK(31,28)
#define  MSCC_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC15(x)  (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_RDIMMCR2                MSCC_IOREG(MSCC_TO_DDR_PHY,0x56)
#define  MSCC_F_DDR_PHY_RDIMMCR2_RC1X(x)                (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RDIMMCR2_RC1X                   GENMASK(7,0)
#define  MSCC_X_DDR_PHY_RDIMMCR2_RC1X(x)                (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_RDIMMCR2_RC2X(x)                (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_RDIMMCR2_RC2X                   GENMASK(15,8)
#define  MSCC_X_DDR_PHY_RDIMMCR2_RC2X(x)                (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_RDIMMCR2_RC3X(x)                (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_RDIMMCR2_RC3X                   GENMASK(23,16)
#define  MSCC_X_DDR_PHY_RDIMMCR2_RC3X(x)                (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_RDIMMCR2_RC4X(x)                (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_RDIMMCR2_RC4X                   GENMASK(31,24)
#define  MSCC_X_DDR_PHY_RDIMMCR2_RC4X(x)                (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_RDIMMCR3                MSCC_IOREG(MSCC_TO_DDR_PHY,0x57)
#define  MSCC_F_DDR_PHY_RDIMMCR3_RC5X(x)                (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RDIMMCR3_RC5X                   GENMASK(7,0)
#define  MSCC_X_DDR_PHY_RDIMMCR3_RC5X(x)                (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_RDIMMCR3_RC6X(x)                (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_RDIMMCR3_RC6X                   GENMASK(15,8)
#define  MSCC_X_DDR_PHY_RDIMMCR3_RC6X(x)                (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_RDIMMCR3_RC7X(x)                (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_RDIMMCR3_RC7X                   GENMASK(23,16)
#define  MSCC_X_DDR_PHY_RDIMMCR3_RC7X(x)                (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_RDIMMCR3_RC8X(x)                (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_RDIMMCR3_RC8X                   GENMASK(31,24)
#define  MSCC_X_DDR_PHY_RDIMMCR3_RC8X(x)                (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_RDIMMCR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x58)
#define  MSCC_F_DDR_PHY_RDIMMCR4_RC9X(x)                (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RDIMMCR4_RC9X                   GENMASK(7,0)
#define  MSCC_X_DDR_PHY_RDIMMCR4_RC9X(x)                (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_RDIMMCR4_RCAX(x)                (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_RDIMMCR4_RCAX                   GENMASK(15,8)
#define  MSCC_X_DDR_PHY_RDIMMCR4_RCAX(x)                (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_RDIMMCR4_RCBX(x)                (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_RDIMMCR4_RCBX                   GENMASK(23,16)
#define  MSCC_X_DDR_PHY_RDIMMCR4_RCBX(x)                (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_RDIMMCR4_RCXX(x)                (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_RDIMMCR4_RCXX                   GENMASK(31,24)
#define  MSCC_X_DDR_PHY_RDIMMCR4_RCXX(x)                (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_SCHCR0                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x5a)
#define  MSCC_F_DDR_PHY_SCHCR0_SCHTRIG(x)               (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_SCHCR0_SCHTRIG                  GENMASK(3,0)
#define  MSCC_X_DDR_PHY_SCHCR0_SCHTRIG(x)               (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_SCHCR0_CMD(x)                   (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_SCHCR0_CMD                      GENMASK(7,4)
#define  MSCC_X_DDR_PHY_SCHCR0_CMD(x)                   (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_SCHCR0_SP_CMD(x)                (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_SCHCR0_SP_CMD                   GENMASK(11,8)
#define  MSCC_X_DDR_PHY_SCHCR0_SP_CMD(x)                (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_SCHCR0_SCHCR0_RESERVED_13_12(x)  (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_SCHCR0_SCHCR0_RESERVED_13_12     GENMASK(13,12)
#define  MSCC_X_DDR_PHY_SCHCR0_SCHCR0_RESERVED_13_12(x)  (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_SCHCR0_SCHDQV(x)                (GENMASK(31,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_SCHCR0_SCHDQV                   GENMASK(31,14)
#define  MSCC_X_DDR_PHY_SCHCR0_SCHDQV(x)                (((x) >> 14) & GENMASK(17,0))

#define MSCC_DDR_PHY_SCHCR1                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x5b)
#define  MSCC_F_DDR_PHY_SCHCR1_SCHCR1_RESERVED_1_0(x)   (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_SCHCR1_SCHCR1_RESERVED_1_0      GENMASK(1,0)
#define  MSCC_X_DDR_PHY_SCHCR1_SCHCR1_RESERVED_1_0(x)   (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_SCHCR1_ALLRANK(x)               ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_SCHCR1_ALLRANK                  BIT(2)
#define  MSCC_X_DDR_PHY_SCHCR1_ALLRANK(x)               ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_SCHCR1_SCHCR1_RESERVED_3(x)     ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_SCHCR1_SCHCR1_RESERVED_3        BIT(3)
#define  MSCC_X_DDR_PHY_SCHCR1_SCHCR1_RESERVED_3(x)     ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_SCHCR1_SCBK(x)                  (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_SCHCR1_SCBK                     GENMASK(5,4)
#define  MSCC_X_DDR_PHY_SCHCR1_SCBK(x)                  (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_SCHCR1_SCBG(x)                  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_SCHCR1_SCBG                     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_SCHCR1_SCBG(x)                  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_SCHCR1_SCADDR(x)                (GENMASK(27,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_SCHCR1_SCADDR                   GENMASK(27,8)
#define  MSCC_X_DDR_PHY_SCHCR1_SCADDR(x)                (((x) >> 8) & GENMASK(19,0))
#define  MSCC_F_DDR_PHY_SCHCR1_SCRNK(x)                 (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_SCHCR1_SCRNK                    GENMASK(31,28)
#define  MSCC_X_DDR_PHY_SCHCR1_SCRNK(x)                 (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_MR0                     MSCC_IOREG(MSCC_TO_DDR_PHY,0x60)
#define  MSCC_F_DDR_PHY_MR0_MR0_BL(x)                   (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR0_MR0_BL                      GENMASK(1,0)
#define  MSCC_X_DDR_PHY_MR0_MR0_BL(x)                   (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR0_MR0_CL_2(x)                 ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_MR0_MR0_CL_2                    BIT(2)
#define  MSCC_X_DDR_PHY_MR0_MR0_CL_2(x)                 ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR0_MR0_BT(x)                   ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_MR0_MR0_BT                      BIT(3)
#define  MSCC_X_DDR_PHY_MR0_MR0_BT(x)                   ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR0_MR0_CL_6_4(x)               (GENMASK(6,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_MR0_MR0_CL_6_4                  GENMASK(6,4)
#define  MSCC_X_DDR_PHY_MR0_MR0_CL_6_4(x)               (((x) >> 4) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR0_MR0_TM(x)                   ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_MR0_MR0_TM                      BIT(7)
#define  MSCC_X_DDR_PHY_MR0_MR0_TM(x)                   ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR0_MR0_DR(x)                   ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_MR0_MR0_DR                      BIT(8)
#define  MSCC_X_DDR_PHY_MR0_MR0_DR(x)                   ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR0_WR(x)                       (GENMASK(11,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_MR0_WR                          GENMASK(11,9)
#define  MSCC_X_DDR_PHY_MR0_WR(x)                       (((x) >> 9) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR0_PD(x)                       ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_MR0_PD                          BIT(12)
#define  MSCC_X_DDR_PHY_MR0_PD(x)                       ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR0_MR0_RSVD_15_13(x)           (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_MR0_MR0_RSVD_15_13              GENMASK(15,13)
#define  MSCC_X_DDR_PHY_MR0_MR0_RSVD_15_13(x)           (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR0_MR0_RESERVED_31_16(x)       (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR0_MR0_RESERVED_31_16          GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR0_MR0_RESERVED_31_16(x)       (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR0_DDR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x60)
#define  MSCC_F_DDR_PHY_MR0_DDR4_MR0_DDR4_BL(x)         (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR0_DDR4_MR0_DDR4_BL            GENMASK(1,0)
#define  MSCC_X_DDR_PHY_MR0_DDR4_MR0_DDR4_BL(x)         (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR0_DDR4_MR0_DDR4_CL_2(x)       ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_MR0_DDR4_MR0_DDR4_CL_2          BIT(2)
#define  MSCC_X_DDR_PHY_MR0_DDR4_MR0_DDR4_CL_2(x)       ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR0_DDR4_MR0_DDR4_BT(x)         ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_MR0_DDR4_MR0_DDR4_BT            BIT(3)
#define  MSCC_X_DDR_PHY_MR0_DDR4_MR0_DDR4_BT(x)         ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR0_DDR4_MR0_DDR4_CL_6_4(x)     (GENMASK(6,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_MR0_DDR4_MR0_DDR4_CL_6_4        GENMASK(6,4)
#define  MSCC_X_DDR_PHY_MR0_DDR4_MR0_DDR4_CL_6_4(x)     (((x) >> 4) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR0_DDR4_MR0_DDR4_TM(x)         ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_MR0_DDR4_MR0_DDR4_TM            BIT(7)
#define  MSCC_X_DDR_PHY_MR0_DDR4_MR0_DDR4_TM(x)         ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR0_DDR4_MR0_DDR4_DR(x)         ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_MR0_DDR4_MR0_DDR4_DR            BIT(8)
#define  MSCC_X_DDR_PHY_MR0_DDR4_MR0_DDR4_DR(x)         ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR0_DDR4_WR_11_9(x)             (GENMASK(11,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_MR0_DDR4_WR_11_9                GENMASK(11,9)
#define  MSCC_X_DDR_PHY_MR0_DDR4_WR_11_9(x)             (((x) >> 9) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR0_DDR4_CL_12(x)               ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_MR0_DDR4_CL_12                  BIT(12)
#define  MSCC_X_DDR_PHY_MR0_DDR4_CL_12(x)               ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR0_DDR4_WR_13(x)               ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_MR0_DDR4_WR_13                  BIT(13)
#define  MSCC_X_DDR_PHY_MR0_DDR4_WR_13(x)               ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR0_DDR4_RSVD_15_14(x)          (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_MR0_DDR4_RSVD_15_14             GENMASK(15,14)
#define  MSCC_X_DDR_PHY_MR0_DDR4_RSVD_15_14(x)          (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR0_DDR4_MR0_DDR4_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR0_DDR4_MR0_DDR4_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR0_DDR4_MR0_DDR4_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR0_LPDDR2              MSCC_IOREG(MSCC_TO_DDR_PHY,0x60)
#define  MSCC_F_DDR_PHY_MR0_LPDDR2_MR0_LPDDR2_RSVD_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR0_LPDDR2_MR0_LPDDR2_RSVD_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR0_LPDDR2_MR0_LPDDR2_RSVD_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR0_LPDDR2_MR0_LPDDR2_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR0_LPDDR2_MR0_LPDDR2_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR0_LPDDR2_MR0_LPDDR2_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR0_LPDDR3              MSCC_IOREG(MSCC_TO_DDR_PHY,0x60)
#define  MSCC_F_DDR_PHY_MR0_LPDDR3_MR0_LPDDR3_RSVD_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR0_LPDDR3_MR0_LPDDR3_RSVD_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR0_LPDDR3_MR0_LPDDR3_RSVD_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR0_LPDDR3_MR0_LPDDR3_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR0_LPDDR3_MR0_LPDDR3_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR0_LPDDR3_MR0_LPDDR3_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR1                     MSCC_IOREG(MSCC_TO_DDR_PHY,0x61)
#define  MSCC_F_DDR_PHY_MR1_MR1_DE(x)                   ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_MR1_MR1_DE                      BIT(0)
#define  MSCC_X_DDR_PHY_MR1_MR1_DE(x)                   ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_DIC_1(x)                    ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_MR1_DIC_1                       BIT(1)
#define  MSCC_X_DDR_PHY_MR1_DIC_1(x)                    ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_RTT_2(x)                    ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_MR1_RTT_2                       BIT(2)
#define  MSCC_X_DDR_PHY_MR1_RTT_2(x)                    ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_MR1_AL(x)                   (GENMASK(4,3) & ((x) << 3))
#define  MSCC_M_DDR_PHY_MR1_MR1_AL                      GENMASK(4,3)
#define  MSCC_X_DDR_PHY_MR1_MR1_AL(x)                   (((x) >> 3) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR1_DIC_5(x)                    ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_MR1_DIC_5                       BIT(5)
#define  MSCC_X_DDR_PHY_MR1_DIC_5(x)                    ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_RTT_6(x)                    ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_MR1_RTT_6                       BIT(6)
#define  MSCC_X_DDR_PHY_MR1_RTT_6(x)                    ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_MR1_LEVEL(x)                ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_MR1_MR1_LEVEL                   BIT(7)
#define  MSCC_X_DDR_PHY_MR1_MR1_LEVEL(x)                ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_MR1_RSVD_8(x)               ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_MR1_MR1_RSVD_8                  BIT(8)
#define  MSCC_X_DDR_PHY_MR1_MR1_RSVD_8(x)               ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_RTT_9(x)                    ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_MR1_RTT_9                       BIT(9)
#define  MSCC_X_DDR_PHY_MR1_RTT_9(x)                    ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_RSVD_10(x)                  ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_PHY_MR1_RSVD_10                     BIT(10)
#define  MSCC_X_DDR_PHY_MR1_RSVD_10(x)                  ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_MR1_TDQS(x)                 ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_MR1_MR1_TDQS                    BIT(11)
#define  MSCC_X_DDR_PHY_MR1_MR1_TDQS(x)                 ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_MR1_QOFF(x)                 ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_MR1_MR1_QOFF                    BIT(12)
#define  MSCC_X_DDR_PHY_MR1_MR1_QOFF(x)                 ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_MR1_RSVD_15_13(x)           (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_MR1_MR1_RSVD_15_13              GENMASK(15,13)
#define  MSCC_X_DDR_PHY_MR1_MR1_RSVD_15_13(x)           (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR1_MR1_RESERVED_31_16(x)       (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR1_MR1_RESERVED_31_16          GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR1_MR1_RESERVED_31_16(x)       (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR1_DDR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x61)
#define  MSCC_F_DDR_PHY_MR1_DDR4_MR1_DDR4_DE(x)         ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_MR1_DDR4_MR1_DDR4_DE            BIT(0)
#define  MSCC_X_DDR_PHY_MR1_DDR4_MR1_DDR4_DE(x)         ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_DDR4_DIC(x)                 (GENMASK(2,1) & ((x) << 1))
#define  MSCC_M_DDR_PHY_MR1_DDR4_DIC                    GENMASK(2,1)
#define  MSCC_X_DDR_PHY_MR1_DDR4_DIC(x)                 (((x) >> 1) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR1_DDR4_MR1_DDR4_AL(x)         (GENMASK(4,3) & ((x) << 3))
#define  MSCC_M_DDR_PHY_MR1_DDR4_MR1_DDR4_AL            GENMASK(4,3)
#define  MSCC_X_DDR_PHY_MR1_DDR4_MR1_DDR4_AL(x)         (((x) >> 3) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR1_DDR4_RSVD_6_5(x)            (GENMASK(6,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_MR1_DDR4_RSVD_6_5               GENMASK(6,5)
#define  MSCC_X_DDR_PHY_MR1_DDR4_RSVD_6_5(x)            (((x) >> 5) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR1_DDR4_MR1_DDR4_LEVEL(x)      ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_MR1_DDR4_MR1_DDR4_LEVEL         BIT(7)
#define  MSCC_X_DDR_PHY_MR1_DDR4_MR1_DDR4_LEVEL(x)      ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_DDR4_RTT(x)                 (GENMASK(10,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_MR1_DDR4_RTT                    GENMASK(10,8)
#define  MSCC_X_DDR_PHY_MR1_DDR4_RTT(x)                 (((x) >> 8) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR1_DDR4_MR1_DDR4_TDQS(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_MR1_DDR4_MR1_DDR4_TDQS          BIT(11)
#define  MSCC_X_DDR_PHY_MR1_DDR4_MR1_DDR4_TDQS(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_DDR4_MR1_DDR4_QOFF(x)       ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_MR1_DDR4_MR1_DDR4_QOFF          BIT(12)
#define  MSCC_X_DDR_PHY_MR1_DDR4_MR1_DDR4_QOFF(x)       ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_DDR4_MR1_DDR4_RSVD_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_MR1_DDR4_MR1_DDR4_RSVD_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_MR1_DDR4_MR1_DDR4_RSVD_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR1_DDR4_MR1_DDR4_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR1_DDR4_MR1_DDR4_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR1_DDR4_MR1_DDR4_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR1_LPDDR2              MSCC_IOREG(MSCC_TO_DDR_PHY,0x61)
#define  MSCC_F_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_BL(x)     (GENMASK(2,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_BL        GENMASK(2,0)
#define  MSCC_X_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_BL(x)     (((x) >> 0) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_BT(x)     ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_BT        BIT(3)
#define  MSCC_X_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_BT(x)     ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_WC(x)     ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_WC        BIT(4)
#define  MSCC_X_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_WC(x)     ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_NWR(x)    (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_NWR       GENMASK(7,5)
#define  MSCC_X_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_NWR(x)    (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_RSVD_15_8(x)  (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_RSVD_15_8     GENMASK(15,8)
#define  MSCC_X_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_RSVD_15_8(x)  (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR1_LPDDR3              MSCC_IOREG(MSCC_TO_DDR_PHY,0x61)
#define  MSCC_F_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_BL(x)     (GENMASK(2,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_BL        GENMASK(2,0)
#define  MSCC_X_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_BL(x)     (((x) >> 0) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_BT(x)     ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_BT        BIT(3)
#define  MSCC_X_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_BT(x)     ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_WC(x)     ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_WC        BIT(4)
#define  MSCC_X_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_WC(x)     ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_NWR(x)    (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_NWR       GENMASK(7,5)
#define  MSCC_X_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_NWR(x)    (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_RSVD_15_8(x)  (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_RSVD_15_8     GENMASK(15,8)
#define  MSCC_X_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_RSVD_15_8(x)  (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR2                     MSCC_IOREG(MSCC_TO_DDR_PHY,0x62)
#define  MSCC_F_DDR_PHY_MR2_PASR(x)                     (GENMASK(2,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR2_PASR                        GENMASK(2,0)
#define  MSCC_X_DDR_PHY_MR2_PASR(x)                     (((x) >> 0) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR2_MR2_CWL(x)                  (GENMASK(5,3) & ((x) << 3))
#define  MSCC_M_DDR_PHY_MR2_MR2_CWL                     GENMASK(5,3)
#define  MSCC_X_DDR_PHY_MR2_MR2_CWL(x)                  (((x) >> 3) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR2_ASR(x)                      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_MR2_ASR                         BIT(6)
#define  MSCC_X_DDR_PHY_MR2_ASR(x)                      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR2_SRT(x)                      ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_MR2_SRT                         BIT(7)
#define  MSCC_X_DDR_PHY_MR2_SRT(x)                      ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR2_MR2_RSVD_8(x)               ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_MR2_MR2_RSVD_8                  BIT(8)
#define  MSCC_X_DDR_PHY_MR2_MR2_RSVD_8(x)               ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR2_MR2_RTT_WR(x)               (GENMASK(10,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_MR2_MR2_RTT_WR                  GENMASK(10,9)
#define  MSCC_X_DDR_PHY_MR2_MR2_RTT_WR(x)               (((x) >> 9) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR2_RSVD_15_11(x)               (GENMASK(15,11) & ((x) << 11))
#define  MSCC_M_DDR_PHY_MR2_RSVD_15_11                  GENMASK(15,11)
#define  MSCC_X_DDR_PHY_MR2_RSVD_15_11(x)               (((x) >> 11) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_MR2_MR2_RESERVED_31_16(x)       (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR2_MR2_RESERVED_31_16          GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR2_MR2_RESERVED_31_16(x)       (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR2_DDR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x62)
#define  MSCC_F_DDR_PHY_MR2_DDR4_RSVD_2_0(x)            (GENMASK(2,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR2_DDR4_RSVD_2_0               GENMASK(2,0)
#define  MSCC_X_DDR_PHY_MR2_DDR4_RSVD_2_0(x)            (((x) >> 0) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR2_DDR4_MR2_DDR4_CWL(x)        (GENMASK(5,3) & ((x) << 3))
#define  MSCC_M_DDR_PHY_MR2_DDR4_MR2_DDR4_CWL           GENMASK(5,3)
#define  MSCC_X_DDR_PHY_MR2_DDR4_MR2_DDR4_CWL(x)        (((x) >> 3) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR2_DDR4_LPASR(x)               (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_MR2_DDR4_LPASR                  GENMASK(7,6)
#define  MSCC_X_DDR_PHY_MR2_DDR4_LPASR(x)               (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR2_DDR4_MR2_DDR4_RSVD_8(x)     ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_MR2_DDR4_MR2_DDR4_RSVD_8        BIT(8)
#define  MSCC_X_DDR_PHY_MR2_DDR4_MR2_DDR4_RSVD_8(x)     ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR2_DDR4_MR2_DDR4_RTT_WR(x)     (GENMASK(10,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_MR2_DDR4_MR2_DDR4_RTT_WR        GENMASK(10,9)
#define  MSCC_X_DDR_PHY_MR2_DDR4_MR2_DDR4_RTT_WR(x)     (((x) >> 9) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR2_DDR4_RSVD_11(x)             ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_MR2_DDR4_RSVD_11                BIT(11)
#define  MSCC_X_DDR_PHY_MR2_DDR4_RSVD_11(x)             ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR2_DDR4_WRCRC(x)               ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_MR2_DDR4_WRCRC                  BIT(12)
#define  MSCC_X_DDR_PHY_MR2_DDR4_WRCRC(x)               ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR2_DDR4_MR2_DDR4_RSVD_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_MR2_DDR4_MR2_DDR4_RSVD_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_MR2_DDR4_MR2_DDR4_RSVD_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR2_DDR4_MR2_DDR4_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR2_DDR4_MR2_DDR4_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR2_DDR4_MR2_DDR4_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR2_LPDDR2              MSCC_IOREG(MSCC_TO_DDR_PHY,0x62)
#define  MSCC_F_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RL_WL(x)  (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RL_WL     GENMASK(3,0)
#define  MSCC_X_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RL_WL(x)  (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RSVD_15_4(x)  (GENMASK(15,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RSVD_15_4     GENMASK(15,4)
#define  MSCC_X_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RSVD_15_4(x)  (((x) >> 4) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR2_LPDDR3              MSCC_IOREG(MSCC_TO_DDR_PHY,0x62)
#define  MSCC_F_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RL_WL(x)  (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RL_WL     GENMASK(3,0)
#define  MSCC_X_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RL_WL(x)  (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_MR2_LPDDR3_NWRE(x)              ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_MR2_LPDDR3_NWRE                 BIT(4)
#define  MSCC_X_DDR_PHY_MR2_LPDDR3_NWRE(x)              ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RSVD_5(x)  ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RSVD_5     BIT(5)
#define  MSCC_X_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RSVD_5(x)  ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR2_LPDDR3_WLSEL(x)             ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_MR2_LPDDR3_WLSEL                BIT(6)
#define  MSCC_X_DDR_PHY_MR2_LPDDR3_WLSEL(x)             ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR2_LPDDR3_WRLVL(x)             ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_MR2_LPDDR3_WRLVL                BIT(7)
#define  MSCC_X_DDR_PHY_MR2_LPDDR3_WRLVL(x)             ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RSVD_15_8(x)  (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RSVD_15_8     GENMASK(15,8)
#define  MSCC_X_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RSVD_15_8(x)  (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR3                     MSCC_IOREG(MSCC_TO_DDR_PHY,0x63)
#define  MSCC_F_DDR_PHY_MR3_MR3_MPRLOC(x)               (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR3_MR3_MPRLOC                  GENMASK(1,0)
#define  MSCC_X_DDR_PHY_MR3_MR3_MPRLOC(x)               (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR3_MPR(x)                      ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_MR3_MPR                         BIT(2)
#define  MSCC_X_DDR_PHY_MR3_MPR(x)                      ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR3_RSVD_15_3(x)                (GENMASK(15,3) & ((x) << 3))
#define  MSCC_M_DDR_PHY_MR3_RSVD_15_3                   GENMASK(15,3)
#define  MSCC_X_DDR_PHY_MR3_RSVD_15_3(x)                (((x) >> 3) & GENMASK(12,0))
#define  MSCC_F_DDR_PHY_MR3_MR3_RESERVED_31_16(x)       (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR3_MR3_RESERVED_31_16          GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR3_MR3_RESERVED_31_16(x)       (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR3_DDR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x63)
#define  MSCC_F_DDR_PHY_MR3_DDR4_MPRPSEL(x)             (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR3_DDR4_MPRPSEL                GENMASK(1,0)
#define  MSCC_X_DDR_PHY_MR3_DDR4_MPRPSEL(x)             (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR3_DDR4_MPRO(x)                ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_MR3_DDR4_MPRO                   BIT(2)
#define  MSCC_X_DDR_PHY_MR3_DDR4_MPRO(x)                ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR3_DDR4_GDM(x)                 ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_MR3_DDR4_GDM                    BIT(3)
#define  MSCC_X_DDR_PHY_MR3_DDR4_GDM(x)                 ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR3_DDR4_PDA(x)                 ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_MR3_DDR4_PDA                    BIT(4)
#define  MSCC_X_DDR_PHY_MR3_DDR4_PDA(x)                 ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR3_DDR4_TSR(x)                 ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_MR3_DDR4_TSR                    BIT(5)
#define  MSCC_X_DDR_PHY_MR3_DDR4_TSR(x)                 ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR3_DDR4_FGRM(x)                (GENMASK(8,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_MR3_DDR4_FGRM                   GENMASK(8,6)
#define  MSCC_X_DDR_PHY_MR3_DDR4_FGRM(x)                (((x) >> 6) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR3_DDR4_WCL(x)                 (GENMASK(10,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_MR3_DDR4_WCL                    GENMASK(10,9)
#define  MSCC_X_DDR_PHY_MR3_DDR4_WCL(x)                 (((x) >> 9) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR3_DDR4_MPRRF(x)               (GENMASK(12,11) & ((x) << 11))
#define  MSCC_M_DDR_PHY_MR3_DDR4_MPRRF                  GENMASK(12,11)
#define  MSCC_X_DDR_PHY_MR3_DDR4_MPRRF(x)               (((x) >> 11) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR3_DDR4_MR3_DDR4_RSVD_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_MR3_DDR4_MR3_DDR4_RSVD_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_MR3_DDR4_MR3_DDR4_RSVD_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR3_DDR4_MR3_DDR4_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR3_DDR4_MR3_DDR4_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR3_DDR4_MR3_DDR4_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR3_LPDDR2              MSCC_IOREG(MSCC_TO_DDR_PHY,0x63)
#define  MSCC_F_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_DS(x)     (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_DS        GENMASK(3,0)
#define  MSCC_X_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_DS(x)     (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_RSVD_15_4(x)  (GENMASK(15,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_RSVD_15_4     GENMASK(15,4)
#define  MSCC_X_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_RSVD_15_4(x)  (((x) >> 4) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR3_LPDDR3              MSCC_IOREG(MSCC_TO_DDR_PHY,0x63)
#define  MSCC_F_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_DS(x)     (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_DS        GENMASK(3,0)
#define  MSCC_X_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_DS(x)     (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_RSVD_15_4(x)  (GENMASK(15,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_RSVD_15_4     GENMASK(15,4)
#define  MSCC_X_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_RSVD_15_4(x)  (((x) >> 4) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR4                     MSCC_IOREG(MSCC_TO_DDR_PHY,0x64)
#define  MSCC_F_DDR_PHY_MR4_MR4_RSVD_15_0(x)            (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR4_MR4_RSVD_15_0               GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR4_MR4_RSVD_15_0(x)            (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR4_MR4_RESERVED_31_16(x)       (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR4_MR4_RESERVED_31_16          GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR4_MR4_RESERVED_31_16(x)       (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR4_DDR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x64)
#define  MSCC_F_DDR_PHY_MR4_DDR4_RSVD_0(x)              ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_MR4_DDR4_RSVD_0                 BIT(0)
#define  MSCC_X_DDR_PHY_MR4_DDR4_RSVD_0(x)              ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR4_DDR4_MPDM(x)                ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_MR4_DDR4_MPDM                   BIT(1)
#define  MSCC_X_DDR_PHY_MR4_DDR4_MPDM(x)                ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR4_DDR4_TCRR(x)                ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_MR4_DDR4_TCRR                   BIT(2)
#define  MSCC_X_DDR_PHY_MR4_DDR4_TCRR(x)                ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR4_DDR4_TCRM(x)                ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_MR4_DDR4_TCRM                   BIT(3)
#define  MSCC_X_DDR_PHY_MR4_DDR4_TCRM(x)                ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR4_DDR4_IVM(x)                 ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_MR4_DDR4_IVM                    BIT(4)
#define  MSCC_X_DDR_PHY_MR4_DDR4_IVM(x)                 ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR4_DDR4_MR4_DDR4_RSVD_5(x)     ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_MR4_DDR4_MR4_DDR4_RSVD_5        BIT(5)
#define  MSCC_X_DDR_PHY_MR4_DDR4_MR4_DDR4_RSVD_5(x)     ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR4_DDR4_CS2CMDL(x)             (GENMASK(8,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_MR4_DDR4_CS2CMDL                GENMASK(8,6)
#define  MSCC_X_DDR_PHY_MR4_DDR4_CS2CMDL(x)             (((x) >> 6) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR4_DDR4_SRA(x)                 ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_MR4_DDR4_SRA                    BIT(9)
#define  MSCC_X_DDR_PHY_MR4_DDR4_SRA(x)                 ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR4_DDR4_RPTM(x)                ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_PHY_MR4_DDR4_RPTM                   BIT(10)
#define  MSCC_X_DDR_PHY_MR4_DDR4_RPTM(x)                ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR4_DDR4_RDP(x)                 ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_MR4_DDR4_RDP                    BIT(11)
#define  MSCC_X_DDR_PHY_MR4_DDR4_RDP(x)                 ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR4_DDR4_WRP(x)                 ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_MR4_DDR4_WRP                    BIT(12)
#define  MSCC_X_DDR_PHY_MR4_DDR4_WRP(x)                 ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR4_DDR4_MR4_DDR4_RSVD_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_MR4_DDR4_MR4_DDR4_RSVD_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_MR4_DDR4_MR4_DDR4_RSVD_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR4_DDR4_MR4_DDR4_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR4_DDR4_MR4_DDR4_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR4_DDR4_MR4_DDR4_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR4_LPDDR2              MSCC_IOREG(MSCC_TO_DDR_PHY,0x64)
#define  MSCC_F_DDR_PHY_MR4_LPDDR2_MR4_LPDDR2_RSVD_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR4_LPDDR2_MR4_LPDDR2_RSVD_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR4_LPDDR2_MR4_LPDDR2_RSVD_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR4_LPDDR2_MR4_LPDDR2_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR4_LPDDR2_MR4_LPDDR2_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR4_LPDDR2_MR4_LPDDR2_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR4_LPDDR3              MSCC_IOREG(MSCC_TO_DDR_PHY,0x64)
#define  MSCC_F_DDR_PHY_MR4_LPDDR3_MR4_LPDDR3_RSVD_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR4_LPDDR3_MR4_LPDDR3_RSVD_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR4_LPDDR3_MR4_LPDDR3_RSVD_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR4_LPDDR3_MR4_LPDDR3_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR4_LPDDR3_MR4_LPDDR3_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR4_LPDDR3_MR4_LPDDR3_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR5                     MSCC_IOREG(MSCC_TO_DDR_PHY,0x65)
#define  MSCC_F_DDR_PHY_MR5_MR5_RSVD_15_0(x)            (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR5_MR5_RSVD_15_0               GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR5_MR5_RSVD_15_0(x)            (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR5_MR5_RESERVED_31_16(x)       (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR5_MR5_RESERVED_31_16          GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR5_MR5_RESERVED_31_16(x)       (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR5_DDR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x65)
#define  MSCC_F_DDR_PHY_MR5_DDR4_CAPM(x)                (GENMASK(2,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR5_DDR4_CAPM                   GENMASK(2,0)
#define  MSCC_X_DDR_PHY_MR5_DDR4_CAPM(x)                (((x) >> 0) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR5_DDR4_CRCEC(x)               ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_MR5_DDR4_CRCEC                  BIT(3)
#define  MSCC_X_DDR_PHY_MR5_DDR4_CRCEC(x)               ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR5_DDR4_CAPES(x)               ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_MR5_DDR4_CAPES                  BIT(4)
#define  MSCC_X_DDR_PHY_MR5_DDR4_CAPES(x)               ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR5_DDR4_ODTIBPD(x)             ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_MR5_DDR4_ODTIBPD                BIT(5)
#define  MSCC_X_DDR_PHY_MR5_DDR4_ODTIBPD(x)             ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR5_DDR4_RTTPARK(x)             (GENMASK(8,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_MR5_DDR4_RTTPARK                GENMASK(8,6)
#define  MSCC_X_DDR_PHY_MR5_DDR4_RTTPARK(x)             (((x) >> 6) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR5_DDR4_CAPPE(x)               ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_MR5_DDR4_CAPPE                  BIT(9)
#define  MSCC_X_DDR_PHY_MR5_DDR4_CAPPE(x)               ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR5_DDR4_DM(x)                  ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_PHY_MR5_DDR4_DM                     BIT(10)
#define  MSCC_X_DDR_PHY_MR5_DDR4_DM(x)                  ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR5_DDR4_MR5_DDR4_WDBI(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_MR5_DDR4_MR5_DDR4_WDBI          BIT(11)
#define  MSCC_X_DDR_PHY_MR5_DDR4_MR5_DDR4_WDBI(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR5_DDR4_MR5_DDR4_RDBI(x)       ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_MR5_DDR4_MR5_DDR4_RDBI          BIT(12)
#define  MSCC_X_DDR_PHY_MR5_DDR4_MR5_DDR4_RDBI(x)       ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR5_DDR4_MR5_DDR4_RSVD_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_MR5_DDR4_MR5_DDR4_RSVD_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_MR5_DDR4_MR5_DDR4_RSVD_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR5_DDR4_MR5_DDR4_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR5_DDR4_MR5_DDR4_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR5_DDR4_MR5_DDR4_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR5_LPDDR2              MSCC_IOREG(MSCC_TO_DDR_PHY,0x65)
#define  MSCC_F_DDR_PHY_MR5_LPDDR2_MR5_LPDDR2_RSVD_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR5_LPDDR2_MR5_LPDDR2_RSVD_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR5_LPDDR2_MR5_LPDDR2_RSVD_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR5_LPDDR2_MR5_LPDDR2_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR5_LPDDR2_MR5_LPDDR2_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR5_LPDDR2_MR5_LPDDR2_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR5_LPDDR3              MSCC_IOREG(MSCC_TO_DDR_PHY,0x65)
#define  MSCC_F_DDR_PHY_MR5_LPDDR3_MR5_LPDDR3_RSVD_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR5_LPDDR3_MR5_LPDDR3_RSVD_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR5_LPDDR3_MR5_LPDDR3_RSVD_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR5_LPDDR3_MR5_LPDDR3_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR5_LPDDR3_MR5_LPDDR3_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR5_LPDDR3_MR5_LPDDR3_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR6                     MSCC_IOREG(MSCC_TO_DDR_PHY,0x66)
#define  MSCC_F_DDR_PHY_MR6_MR6_RSVD_15_0(x)            (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR6_MR6_RSVD_15_0               GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR6_MR6_RSVD_15_0(x)            (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR6_MR6_RESERVED_31_16(x)       (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR6_MR6_RESERVED_31_16          GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR6_MR6_RESERVED_31_16(x)       (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR6_DDR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x66)
#define  MSCC_F_DDR_PHY_MR6_DDR4_VDQTVAL(x)             (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR6_DDR4_VDQTVAL                GENMASK(5,0)
#define  MSCC_X_DDR_PHY_MR6_DDR4_VDQTVAL(x)             (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_MR6_DDR4_VDQTRG(x)              ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_MR6_DDR4_VDQTRG                 BIT(6)
#define  MSCC_X_DDR_PHY_MR6_DDR4_VDQTRG(x)              ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR6_DDR4_VDDQTEN(x)             ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_MR6_DDR4_VDDQTEN                BIT(7)
#define  MSCC_X_DDR_PHY_MR6_DDR4_VDDQTEN(x)             ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR6_DDR4_RSVD_9_8(x)            (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_MR6_DDR4_RSVD_9_8               GENMASK(9,8)
#define  MSCC_X_DDR_PHY_MR6_DDR4_RSVD_9_8(x)            (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR6_DDR4_TCCD_L(x)              (GENMASK(12,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_MR6_DDR4_TCCD_L                 GENMASK(12,10)
#define  MSCC_X_DDR_PHY_MR6_DDR4_TCCD_L(x)              (((x) >> 10) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR6_DDR4_MR6_DDR4_RSVD_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_MR6_DDR4_MR6_DDR4_RSVD_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_MR6_DDR4_MR6_DDR4_RSVD_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_MR6_DDR4_MR6_DDR4_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR6_DDR4_MR6_DDR4_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR6_DDR4_MR6_DDR4_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR6_LPDDR2              MSCC_IOREG(MSCC_TO_DDR_PHY,0x66)
#define  MSCC_F_DDR_PHY_MR6_LPDDR2_MR6_LPDDR2_RSVD_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR6_LPDDR2_MR6_LPDDR2_RSVD_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR6_LPDDR2_MR6_LPDDR2_RSVD_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR6_LPDDR2_MR6_LPDDR2_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR6_LPDDR2_MR6_LPDDR2_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR6_LPDDR2_MR6_LPDDR2_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR6_LPDDR3              MSCC_IOREG(MSCC_TO_DDR_PHY,0x66)
#define  MSCC_F_DDR_PHY_MR6_LPDDR3_MR6_LPDDR3_RSVD_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR6_LPDDR3_MR6_LPDDR3_RSVD_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR6_LPDDR3_MR6_LPDDR3_RSVD_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR6_LPDDR3_MR6_LPDDR3_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR6_LPDDR3_MR6_LPDDR3_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR6_LPDDR3_MR6_LPDDR3_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR7                     MSCC_IOREG(MSCC_TO_DDR_PHY,0x67)
#define  MSCC_F_DDR_PHY_MR7_MR7_RSVD_15_0(x)            (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR7_MR7_RSVD_15_0               GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR7_MR7_RSVD_15_0(x)            (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR7_MR7_RESERVED_31_16(x)       (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR7_MR7_RESERVED_31_16          GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR7_MR7_RESERVED_31_16(x)       (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR7_DDR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x67)
#define  MSCC_F_DDR_PHY_MR7_DDR4_MR7_DDR4_RSVD_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR7_DDR4_MR7_DDR4_RSVD_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR7_DDR4_MR7_DDR4_RSVD_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR7_DDR4_MR7_DDR4_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR7_DDR4_MR7_DDR4_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR7_DDR4_MR7_DDR4_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR7_LPDDR2              MSCC_IOREG(MSCC_TO_DDR_PHY,0x67)
#define  MSCC_F_DDR_PHY_MR7_LPDDR2_MR7_LPDDR2_RSVD_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR7_LPDDR2_MR7_LPDDR2_RSVD_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR7_LPDDR2_MR7_LPDDR2_RSVD_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR7_LPDDR2_MR7_LPDDR2_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR7_LPDDR2_MR7_LPDDR2_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR7_LPDDR2_MR7_LPDDR2_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR7_LPDDR3              MSCC_IOREG(MSCC_TO_DDR_PHY,0x67)
#define  MSCC_F_DDR_PHY_MR7_LPDDR3_MR7_LPDDR3_RSVD_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR7_LPDDR3_MR7_LPDDR3_RSVD_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR7_LPDDR3_MR7_LPDDR3_RSVD_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR7_LPDDR3_MR7_LPDDR3_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR7_LPDDR3_MR7_LPDDR3_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR7_LPDDR3_MR7_LPDDR3_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR11                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x6b)
#define  MSCC_F_DDR_PHY_MR11_MR11_RSVD_15_0(x)          (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR11_MR11_RSVD_15_0             GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR11_MR11_RSVD_15_0(x)          (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR11_MR11_RESERVED_31_16(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR11_MR11_RESERVED_31_16        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR11_MR11_RESERVED_31_16(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR11_DDR4               MSCC_IOREG(MSCC_TO_DDR_PHY,0x6b)
#define  MSCC_F_DDR_PHY_MR11_DDR4_MR11_DDR4_RSVD_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR11_DDR4_MR11_DDR4_RSVD_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR11_DDR4_MR11_DDR4_RSVD_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR11_DDR4_MR11_DDR4_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR11_DDR4_MR11_DDR4_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR11_DDR4_MR11_DDR4_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR11_LPDDR2             MSCC_IOREG(MSCC_TO_DDR_PHY,0x6b)
#define  MSCC_F_DDR_PHY_MR11_LPDDR2_MR11_LPDDR2_RSVD_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR11_LPDDR2_MR11_LPDDR2_RSVD_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_MR11_LPDDR2_MR11_LPDDR2_RSVD_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_MR11_LPDDR2_MR11_LPDDR2_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR11_LPDDR2_MR11_LPDDR2_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR11_LPDDR2_MR11_LPDDR2_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_MR11_LPDDR3             MSCC_IOREG(MSCC_TO_DDR_PHY,0x6b)
#define  MSCC_F_DDR_PHY_MR11_LPDDR3_DQODT(x)            (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_MR11_LPDDR3_DQODT               GENMASK(1,0)
#define  MSCC_X_DDR_PHY_MR11_LPDDR3_DQODT(x)            (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_MR11_LPDDR3_PDCTL(x)            ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_MR11_LPDDR3_PDCTL               BIT(2)
#define  MSCC_X_DDR_PHY_MR11_LPDDR3_PDCTL(x)            ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_MR11_LPDDR3_MR11_LPDDR3_RSVD_15_0(x)  (GENMASK(15,3) & ((x) << 3))
#define  MSCC_M_DDR_PHY_MR11_LPDDR3_MR11_LPDDR3_RSVD_15_0     GENMASK(15,3)
#define  MSCC_X_DDR_PHY_MR11_LPDDR3_MR11_LPDDR3_RSVD_15_0(x)  (((x) >> 3) & GENMASK(12,0))
#define  MSCC_F_DDR_PHY_MR11_LPDDR3_MR11_LPDDR3_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_MR11_LPDDR3_MR11_LPDDR3_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_MR11_LPDDR3_MR11_LPDDR3_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DTCR0                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x80)
#define  MSCC_F_DDR_PHY_DTCR0_DTRPTN(x)                 (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTCR0_DTRPTN                    GENMASK(3,0)
#define  MSCC_X_DDR_PHY_DTCR0_DTRPTN(x)                 (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DTCR0_RESERVED_5_4(x)           (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DTCR0_RESERVED_5_4              GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DTCR0_RESERVED_5_4(x)           (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DTCR0_DTMPR(x)                  ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DTCR0_DTMPR                     BIT(6)
#define  MSCC_X_DDR_PHY_DTCR0_DTMPR(x)                  ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR0_DTCMPD(x)                 ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DTCR0_DTCMPD                    BIT(7)
#define  MSCC_X_DDR_PHY_DTCR0_DTCMPD(x)                 ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR0_RESERVED_10_8(x)          (GENMASK(10,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DTCR0_RESERVED_10_8             GENMASK(10,8)
#define  MSCC_X_DDR_PHY_DTCR0_RESERVED_10_8(x)          (((x) >> 8) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DTCR0_DTDBS4(x)                 ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_DTCR0_DTDBS4                    BIT(11)
#define  MSCC_X_DDR_PHY_DTCR0_DTDBS4(x)                 ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR0_DTWBDDM(x)                ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_DTCR0_DTWBDDM                   BIT(12)
#define  MSCC_X_DDR_PHY_DTCR0_DTWBDDM(x)                ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR0_DTBDC(x)                  ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_DTCR0_DTBDC                     BIT(13)
#define  MSCC_X_DDR_PHY_DTCR0_DTBDC(x)                  ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR0_DTRDBITR(x)               (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DTCR0_DTRDBITR                  GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DTCR0_DTRDBITR(x)               (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DTCR0_DTDBS(x)                  (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DTCR0_DTDBS                     GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DTCR0_DTDBS(x)                  (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DTCR0_DTDEN(x)                  ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DTCR0_DTDEN                     BIT(20)
#define  MSCC_X_DDR_PHY_DTCR0_DTDEN(x)                  ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR0_DTDSTP(x)                 ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DTCR0_DTDSTP                    BIT(21)
#define  MSCC_X_DDR_PHY_DTCR0_DTDSTP(x)                 ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR0_DTEXD(x)                  ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DTCR0_DTEXD                     BIT(22)
#define  MSCC_X_DDR_PHY_DTCR0_DTEXD(x)                  ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR0_DTEXG(x)                  ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_DTCR0_DTEXG                     BIT(23)
#define  MSCC_X_DDR_PHY_DTCR0_DTEXG(x)                  ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR0_DTDRS(x)                  (GENMASK(25,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DTCR0_DTDRS                     GENMASK(25,24)
#define  MSCC_X_DDR_PHY_DTCR0_DTDRS(x)                  (((x) >> 24) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DTCR0_DTCR0_RESERVED_27_26(x)   (GENMASK(27,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DTCR0_DTCR0_RESERVED_27_26      GENMASK(27,26)
#define  MSCC_X_DDR_PHY_DTCR0_DTCR0_RESERVED_27_26(x)   (((x) >> 26) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DTCR0_RFSHDT(x)                 (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_DTCR0_RFSHDT                    GENMASK(31,28)
#define  MSCC_X_DDR_PHY_DTCR0_RFSHDT(x)                 (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_DTCR1                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x81)
#define  MSCC_F_DDR_PHY_DTCR1_BSTEN(x)                  ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DTCR1_BSTEN                     BIT(0)
#define  MSCC_X_DDR_PHY_DTCR1_BSTEN(x)                  ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR1_RDLVLEN(x)                ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DTCR1_RDLVLEN                   BIT(1)
#define  MSCC_X_DDR_PHY_DTCR1_RDLVLEN(x)                ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR1_RDPRMBL_TRN(x)            ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DTCR1_RDPRMBL_TRN               BIT(2)
#define  MSCC_X_DDR_PHY_DTCR1_RDPRMBL_TRN(x)            ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR1_DTCR1_RESERVED_3(x)       ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DTCR1_DTCR1_RESERVED_3          BIT(3)
#define  MSCC_X_DDR_PHY_DTCR1_DTCR1_RESERVED_3(x)       ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR1_RDLVLGS(x)                (GENMASK(6,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DTCR1_RDLVLGS                   GENMASK(6,4)
#define  MSCC_X_DDR_PHY_DTCR1_RDLVLGS(x)                (((x) >> 4) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DTCR1_DTCR1_RESERVED_7(x)       ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DTCR1_DTCR1_RESERVED_7          BIT(7)
#define  MSCC_X_DDR_PHY_DTCR1_DTCR1_RESERVED_7(x)       ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR1_RDLVLGDIFF(x)             (GENMASK(10,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DTCR1_RDLVLGDIFF                GENMASK(10,8)
#define  MSCC_X_DDR_PHY_DTCR1_RDLVLGDIFF(x)             (((x) >> 8) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DTCR1_DTCR1_RESERVED_11(x)      ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_DTCR1_DTCR1_RESERVED_11         BIT(11)
#define  MSCC_X_DDR_PHY_DTCR1_DTCR1_RESERVED_11(x)      ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DTCR1_DTRANK(x)                 (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DTCR1_DTRANK                    GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DTCR1_DTRANK(x)                 (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DTCR1_DTCR1_RESERVED_15_14(x)   (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DTCR1_DTCR1_RESERVED_15_14      GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DTCR1_DTCR1_RESERVED_15_14(x)   (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DTCR1_RANKEN(x)                 (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DTCR1_RANKEN                    GENMASK(17,16)
#define  MSCC_X_DDR_PHY_DTCR1_RANKEN(x)                 (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DTCR1_RANKEN_RSVD(x)            (GENMASK(31,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_DTCR1_RANKEN_RSVD               GENMASK(31,18)
#define  MSCC_X_DDR_PHY_DTCR1_RANKEN_RSVD(x)            (((x) >> 18) & GENMASK(13,0))

#define MSCC_DDR_PHY_DTAR0                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x82)
#define  MSCC_F_DDR_PHY_DTAR0_DTROW(x)                  (GENMASK(17,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTAR0_DTROW                     GENMASK(17,0)
#define  MSCC_X_DDR_PHY_DTAR0_DTROW(x)                  (((x) >> 0) & GENMASK(17,0))
#define  MSCC_F_DDR_PHY_DTAR0_RESERVED_19_18(x)         (GENMASK(19,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_DTAR0_RESERVED_19_18            GENMASK(19,18)
#define  MSCC_X_DDR_PHY_DTAR0_RESERVED_19_18(x)         (((x) >> 18) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DTAR0_DTBGBK0(x)                (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DTAR0_DTBGBK0                   GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DTAR0_DTBGBK0(x)                (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DTAR0_DTBGBK1(x)                (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DTAR0_DTBGBK1                   GENMASK(27,24)
#define  MSCC_X_DDR_PHY_DTAR0_DTBGBK1(x)                (((x) >> 24) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DTAR0_DTAR0_MPRLOC(x)           (GENMASK(29,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_DTAR0_DTAR0_MPRLOC              GENMASK(29,28)
#define  MSCC_X_DDR_PHY_DTAR0_DTAR0_MPRLOC(x)           (((x) >> 28) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DTAR0_DTAR0_RESERVED_31_30(x)   (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DTAR0_DTAR0_RESERVED_31_30      GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DTAR0_DTAR0_RESERVED_31_30(x)   (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DTAR1                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x83)
#define  MSCC_F_DDR_PHY_DTAR1_DTCOL0(x)                 (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTAR1_DTCOL0                    GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DTAR1_DTCOL0(x)                 (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DTAR1_DTAR1_RESERVED_15_9(x)    (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DTAR1_DTAR1_RESERVED_15_9       GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DTAR1_DTAR1_RESERVED_15_9(x)    (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DTAR1_DTCOL1(x)                 (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DTAR1_DTCOL1                    GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DTAR1_DTCOL1(x)                 (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DTAR1_DTAR1_RESERVED_31_25(x)   (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DTAR1_DTAR1_RESERVED_31_25      GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DTAR1_DTAR1_RESERVED_31_25(x)   (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DTAR2                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x84)
#define  MSCC_F_DDR_PHY_DTAR2_DTCOL2(x)                 (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTAR2_DTCOL2                    GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DTAR2_DTCOL2(x)                 (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DTAR2_DTAR2_RESERVED_15_9(x)    (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DTAR2_DTAR2_RESERVED_15_9       GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DTAR2_DTAR2_RESERVED_15_9(x)    (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DTAR2_DTCOL3(x)                 (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DTAR2_DTCOL3                    GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DTAR2_DTCOL3(x)                 (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DTAR2_DTAR2_RESERVED_31_25(x)   (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DTAR2_DTAR2_RESERVED_31_25      GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DTAR2_DTAR2_RESERVED_31_25(x)   (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DTDR0                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x86)
#define  MSCC_F_DDR_PHY_DTDR0_DTBYTE0(x)                (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTDR0_DTBYTE0                   GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DTDR0_DTBYTE0(x)                (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DTDR0_DTBYTE1(x)                (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DTDR0_DTBYTE1                   GENMASK(15,8)
#define  MSCC_X_DDR_PHY_DTDR0_DTBYTE1(x)                (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DTDR0_DTBYTE2(x)                (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DTDR0_DTBYTE2                   GENMASK(23,16)
#define  MSCC_X_DDR_PHY_DTDR0_DTBYTE2(x)                (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DTDR0_DTBYTE3(x)                (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DTDR0_DTBYTE3                   GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DTDR0_DTBYTE3(x)                (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DTDR1                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x87)
#define  MSCC_F_DDR_PHY_DTDR1_DTBYTE4(x)                (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTDR1_DTBYTE4                   GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DTDR1_DTBYTE4(x)                (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DTDR1_DTBYTE5(x)                (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DTDR1_DTBYTE5                   GENMASK(15,8)
#define  MSCC_X_DDR_PHY_DTDR1_DTBYTE5(x)                (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DTDR1_DTBYTE6(x)                (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DTDR1_DTBYTE6                   GENMASK(23,16)
#define  MSCC_X_DDR_PHY_DTDR1_DTBYTE6(x)                (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DTDR1_DTBYTE7(x)                (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DTDR1_DTBYTE7                   GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DTDR1_DTBYTE7(x)                (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_UDDR0                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x88)
#define  MSCC_F_DDR_PHY_UDDR0_UDBEAT0(x)                (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_UDDR0_UDBEAT0                   GENMASK(7,0)
#define  MSCC_X_DDR_PHY_UDDR0_UDBEAT0(x)                (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_UDDR0_UDBEAT1(x)                (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_UDDR0_UDBEAT1                   GENMASK(15,8)
#define  MSCC_X_DDR_PHY_UDDR0_UDBEAT1(x)                (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_UDDR0_UDBEAT2(x)                (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_UDDR0_UDBEAT2                   GENMASK(23,16)
#define  MSCC_X_DDR_PHY_UDDR0_UDBEAT2(x)                (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_UDDR0_UDBEAT3(x)                (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_UDDR0_UDBEAT3                   GENMASK(31,24)
#define  MSCC_X_DDR_PHY_UDDR0_UDBEAT3(x)                (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_UDDR1                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x89)
#define  MSCC_F_DDR_PHY_UDDR1_UDBEAT4(x)                (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_UDDR1_UDBEAT4                   GENMASK(7,0)
#define  MSCC_X_DDR_PHY_UDDR1_UDBEAT4(x)                (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_UDDR1_UDBEAT5(x)                (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_UDDR1_UDBEAT5                   GENMASK(15,8)
#define  MSCC_X_DDR_PHY_UDDR1_UDBEAT5(x)                (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_UDDR1_UDBEAT6(x)                (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_UDDR1_UDBEAT6                   GENMASK(23,16)
#define  MSCC_X_DDR_PHY_UDDR1_UDBEAT6(x)                (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_UDDR1_UDBEAT7(x)                (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_UDDR1_UDBEAT7                   GENMASK(31,24)
#define  MSCC_X_DDR_PHY_UDDR1_UDBEAT7(x)                (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DTEDR0                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x8c)
#define  MSCC_F_DDR_PHY_DTEDR0_DTWLMN(x)                (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTEDR0_DTWLMN                   GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DTEDR0_DTWLMN(x)                (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DTEDR0_DTWLMX(x)                (GENMASK(17,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DTEDR0_DTWLMX                   GENMASK(17,9)
#define  MSCC_X_DDR_PHY_DTEDR0_DTWLMX(x)                (((x) >> 9) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DTEDR0_DTWBMN(x)                (GENMASK(23,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_DTEDR0_DTWBMN                   GENMASK(23,18)
#define  MSCC_X_DDR_PHY_DTEDR0_DTWBMN(x)                (((x) >> 18) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DTEDR0_DTWBMX(x)                (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DTEDR0_DTWBMX                   GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DTEDR0_DTWBMX(x)                (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DTEDR0_DTEDR0_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DTEDR0_DTEDR0_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DTEDR0_DTEDR0_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DTEDR1                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x8d)
#define  MSCC_F_DDR_PHY_DTEDR1_DTEDR1_DTRLMN(x)         (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTEDR1_DTEDR1_DTRLMN            GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DTEDR1_DTEDR1_DTRLMN(x)         (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DTEDR1_DTEDR1_DTRLMX(x)         (GENMASK(17,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DTEDR1_DTEDR1_DTRLMX            GENMASK(17,9)
#define  MSCC_X_DDR_PHY_DTEDR1_DTEDR1_DTRLMX(x)         (((x) >> 9) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DTEDR1_DTEDR1_DTRBMN(x)         (GENMASK(23,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_DTEDR1_DTEDR1_DTRBMN            GENMASK(23,18)
#define  MSCC_X_DDR_PHY_DTEDR1_DTEDR1_DTRBMN(x)         (((x) >> 18) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DTEDR1_DTEDR1_DTRBMX(x)         (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DTEDR1_DTEDR1_DTRBMX            GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DTEDR1_DTEDR1_DTRBMX(x)         (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DTEDR1_DTEDR1_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DTEDR1_DTEDR1_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DTEDR1_DTEDR1_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DTEDR2                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x8e)
#define  MSCC_F_DDR_PHY_DTEDR2_DTEDR2_DTRLMN(x)         (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DTEDR2_DTEDR2_DTRLMN            GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DTEDR2_DTEDR2_DTRLMN(x)         (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DTEDR2_DTEDR2_DTRLMX(x)         (GENMASK(17,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DTEDR2_DTEDR2_DTRLMX            GENMASK(17,9)
#define  MSCC_X_DDR_PHY_DTEDR2_DTEDR2_DTRLMX(x)         (((x) >> 9) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DTEDR2_DTEDR2_DTRBMN(x)         (GENMASK(23,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_DTEDR2_DTEDR2_DTRBMN            GENMASK(23,18)
#define  MSCC_X_DDR_PHY_DTEDR2_DTEDR2_DTRBMN(x)         (((x) >> 18) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DTEDR2_DTEDR2_DTRBMX(x)         (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DTEDR2_DTEDR2_DTRBMX            GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DTEDR2_DTEDR2_DTRBMX(x)         (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DTEDR2_DTEDR2_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DTEDR2_DTEDR2_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DTEDR2_DTEDR2_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_VTDR                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x8f)
#define  MSCC_F_DDR_PHY_VTDR_DVREFMN(x)                 (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_VTDR_DVREFMN                    GENMASK(5,0)
#define  MSCC_X_DDR_PHY_VTDR_DVREFMN(x)                 (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_VTDR_VTDR_RESERVED_7_6(x)       (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_VTDR_VTDR_RESERVED_7_6          GENMASK(7,6)
#define  MSCC_X_DDR_PHY_VTDR_VTDR_RESERVED_7_6(x)       (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_VTDR_DVREFMX(x)                 (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_VTDR_DVREFMX                    GENMASK(13,8)
#define  MSCC_X_DDR_PHY_VTDR_DVREFMX(x)                 (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_VTDR_VTDR_RESERVED_15_14(x)     (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_VTDR_VTDR_RESERVED_15_14        GENMASK(15,14)
#define  MSCC_X_DDR_PHY_VTDR_VTDR_RESERVED_15_14(x)     (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_VTDR_HVREFMN(x)                 (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_VTDR_HVREFMN                    GENMASK(21,16)
#define  MSCC_X_DDR_PHY_VTDR_HVREFMN(x)                 (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_VTDR_VTDR_RESERVED_23_22(x)     (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_VTDR_VTDR_RESERVED_23_22        GENMASK(23,22)
#define  MSCC_X_DDR_PHY_VTDR_VTDR_RESERVED_23_22(x)     (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_VTDR_HVREFMX(x)                 (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_VTDR_HVREFMX                    GENMASK(29,24)
#define  MSCC_X_DDR_PHY_VTDR_HVREFMX(x)                 (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_VTDR_VTDR_RESERVED_31_30(x)     (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_VTDR_VTDR_RESERVED_31_30        GENMASK(31,30)
#define  MSCC_X_DDR_PHY_VTDR_VTDR_RESERVED_31_30(x)     (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_CATR0                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x90)
#define  MSCC_F_DDR_PHY_CATR0_CA1BYTE0(x)               (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_CATR0_CA1BYTE0                  GENMASK(3,0)
#define  MSCC_X_DDR_PHY_CATR0_CA1BYTE0(x)               (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_CATR0_CA1BYTE1(x)               (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_CATR0_CA1BYTE1                  GENMASK(7,4)
#define  MSCC_X_DDR_PHY_CATR0_CA1BYTE1(x)               (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_CATR0_CAADR(x)                  (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_CATR0_CAADR                     GENMASK(12,8)
#define  MSCC_X_DDR_PHY_CATR0_CAADR(x)                  (((x) >> 8) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_CATR0_CATR0_RESERVED_15_13(x)   (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_CATR0_CATR0_RESERVED_15_13      GENMASK(15,13)
#define  MSCC_X_DDR_PHY_CATR0_CATR0_RESERVED_15_13(x)   (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_CATR0_CACD(x)                   (GENMASK(20,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_CATR0_CACD                      GENMASK(20,16)
#define  MSCC_X_DDR_PHY_CATR0_CACD(x)                   (((x) >> 16) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_CATR0_RESERVED_31_21(x)         (GENMASK(31,21) & ((x) << 21))
#define  MSCC_M_DDR_PHY_CATR0_RESERVED_31_21            GENMASK(31,21)
#define  MSCC_X_DDR_PHY_CATR0_RESERVED_31_21(x)         (((x) >> 21) & GENMASK(10,0))

#define MSCC_DDR_PHY_CATR1                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x91)
#define  MSCC_F_DDR_PHY_CATR1_CAENT(x)                  (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_CATR1_CAENT                     GENMASK(3,0)
#define  MSCC_X_DDR_PHY_CATR1_CAENT(x)                  (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_CATR1_CAEXT(x)                  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_CATR1_CAEXT                     GENMASK(7,4)
#define  MSCC_X_DDR_PHY_CATR1_CAEXT(x)                  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_CATR1_CACKEL(x)                 (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_CATR1_CACKEL                    GENMASK(11,8)
#define  MSCC_X_DDR_PHY_CATR1_CACKEL(x)                 (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_CATR1_CACKEH(x)                 (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_CATR1_CACKEH                    GENMASK(15,12)
#define  MSCC_X_DDR_PHY_CATR1_CACKEH(x)                 (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_CATR1_CAMRZ(x)                  (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_CATR1_CAMRZ                     GENMASK(19,16)
#define  MSCC_X_DDR_PHY_CATR1_CAMRZ(x)                  (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_CATR1_CA0BYTE0(x)               (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_CATR1_CA0BYTE0                  GENMASK(23,20)
#define  MSCC_X_DDR_PHY_CATR1_CA0BYTE0(x)               (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_CATR1_CA0BYTE1(x)               (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_CATR1_CA0BYTE1                  GENMASK(27,24)
#define  MSCC_X_DDR_PHY_CATR1_CA0BYTE1(x)               (((x) >> 24) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_CATR1_CATR1_RESERVED_31_28(x)   (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_CATR1_CATR1_RESERVED_31_28      GENMASK(31,28)
#define  MSCC_X_DDR_PHY_CATR1_CATR1_RESERVED_31_28(x)   (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_DQSDR0                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x94)
#define  MSCC_F_DDR_PHY_DQSDR0_DFTDTEN(x)               ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DQSDR0_DFTDTEN                  BIT(0)
#define  MSCC_X_DDR_PHY_DQSDR0_DFTDTEN(x)               ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DQSDR0_DFTDTMODE(x)             ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DQSDR0_DFTDTMODE                BIT(1)
#define  MSCC_X_DDR_PHY_DQSDR0_DFTDTMODE(x)             ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DQSDR0_DFTUPMODE(x)             (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DQSDR0_DFTUPMODE                GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DQSDR0_DFTUPMODE(x)             (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DQSDR0_DFTGPULSE(x)             ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DQSDR0_DFTGPULSE                BIT(4)
#define  MSCC_X_DDR_PHY_DQSDR0_DFTGPULSE(x)             ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DQSDR0_DFTSRMODE(x)             ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DQSDR0_DFTSRMODE                BIT(5)
#define  MSCC_X_DDR_PHY_DQSDR0_DFTSRMODE(x)             ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DQSDR0_DFTPDMODE(x)             ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DQSDR0_DFTPDMODE                BIT(6)
#define  MSCC_X_DDR_PHY_DQSDR0_DFTPDMODE(x)             ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DQSDR0_DQSDR0_RESERVED_7(x)     ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DQSDR0_DQSDR0_RESERVED_7        BIT(7)
#define  MSCC_X_DDR_PHY_DQSDR0_DQSDR0_RESERVED_7(x)     ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DQSDR0_DFTUPDRD(x)              (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DQSDR0_DFTUPDRD                 GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DQSDR0_DFTUPDRD(x)              (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DQSDR0_PHYUPDRD(x)              (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DQSDR0_PHYUPDRD                 GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DQSDR0_PHYUPDRD(x)              (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DQSDR0_CTLUPDRD(x)              (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DQSDR0_CTLUPDRD                 GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DQSDR0_CTLUPDRD(x)              (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DQSDR0_DFTRDSPC(x)              (GENMASK(21,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DQSDR0_DFTRDSPC                 GENMASK(21,20)
#define  MSCC_X_DDR_PHY_DQSDR0_DFTRDSPC(x)              (((x) >> 20) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DQSDR0_DFTIDLRD(x)              (GENMASK(25,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DQSDR0_DFTIDLRD                 GENMASK(25,22)
#define  MSCC_X_DDR_PHY_DQSDR0_DFTIDLRD(x)              (((x) >> 22) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DQSDR0_DFTDDLUP(x)              ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_DQSDR0_DFTDDLUP                 BIT(26)
#define  MSCC_X_DDR_PHY_DQSDR0_DFTDDLUP(x)              ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DQSDR0_DFTZQUP(x)               ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_DQSDR0_DFTZQUP                  BIT(27)
#define  MSCC_X_DDR_PHY_DQSDR0_DFTZQUP(x)               ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DQSDR0_DFTDLY(x)                (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_DQSDR0_DFTDLY                   GENMASK(31,28)
#define  MSCC_X_DDR_PHY_DQSDR0_DFTDLY(x)                (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_DQSDR1                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x95)
#define  MSCC_F_DDR_PHY_DQSDR1_DFTRDIDLC(x)             (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DQSDR1_DFTRDIDLC                GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DQSDR1_DFTRDIDLC(x)             (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DQSDR1_DFTRDB2BC(x)             (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DQSDR1_DFTRDB2BC                GENMASK(15,8)
#define  MSCC_X_DDR_PHY_DQSDR1_DFTRDB2BC(x)             (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DQSDR1_DFTRDIDLF(x)             (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DQSDR1_DFTRDIDLF                GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DQSDR1_DFTRDIDLF(x)             (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DQSDR1_DFTRDB2BF(x)             (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DQSDR1_DFTRDB2BF                GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DQSDR1_DFTRDB2BF(x)             (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DQSDR1_PUDFTUP(x)               ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_DQSDR1_PUDFTUP                  BIT(24)
#define  MSCC_X_DDR_PHY_DQSDR1_PUDFTUP(x)               ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DQSDR1_CUDFTUP(x)               ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DQSDR1_CUDFTUP                  BIT(25)
#define  MSCC_X_DDR_PHY_DQSDR1_CUDFTUP(x)               ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DQSDR1_DFTB2BRD(x)              (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DQSDR1_DFTB2BRD                 GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DQSDR1_DFTB2BRD(x)              (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DQSDR1_DQSDR1_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DQSDR1_DQSDR1_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DQSDR1_DQSDR1_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DQSDR2                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x96)
#define  MSCC_F_DDR_PHY_DQSDR2_DFTMNTPRD(x)             (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DQSDR2_DFTMNTPRD                GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DQSDR2_DFTMNTPRD(x)             (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DQSDR2_DFTTHRSH(x)              (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DQSDR2_DFTTHRSH                 GENMASK(23,16)
#define  MSCC_X_DDR_PHY_DQSDR2_DFTTHRSH(x)              (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DQSDR2_DQSDR2_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DQSDR2_DQSDR2_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DQSDR2_DQSDR2_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DCUAR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0xc0)
#define  MSCC_F_DDR_PHY_DCUAR_CWADDR_W(x)               (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DCUAR_CWADDR_W                  GENMASK(3,0)
#define  MSCC_X_DDR_PHY_DCUAR_CWADDR_W(x)               (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DCUAR_CSADDR_W(x)               (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DCUAR_CSADDR_W                  GENMASK(7,4)
#define  MSCC_X_DDR_PHY_DCUAR_CSADDR_W(x)               (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DCUAR_CSEL(x)                   (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DCUAR_CSEL                      GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DCUAR_CSEL(x)                   (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DCUAR_INCA(x)                   ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_PHY_DCUAR_INCA                      BIT(10)
#define  MSCC_X_DDR_PHY_DCUAR_INCA(x)                   ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCUAR_ATYPE(x)                  ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_DCUAR_ATYPE                     BIT(11)
#define  MSCC_X_DDR_PHY_DCUAR_ATYPE(x)                  ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCUAR_CWADDR_R(x)               (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DCUAR_CWADDR_R                  GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DCUAR_CWADDR_R(x)               (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DCUAR_CSADDR_R(x)               (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DCUAR_CSADDR_R                  GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DCUAR_CSADDR_R(x)               (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DCUAR_DCUAR_RESERVED_31_20(x)   (GENMASK(31,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DCUAR_DCUAR_RESERVED_31_20      GENMASK(31,20)
#define  MSCC_X_DDR_PHY_DCUAR_DCUAR_RESERVED_31_20(x)   (((x) >> 20) & GENMASK(11,0))

#define MSCC_DDR_PHY_DCUDR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0xc1)
#define  MSCC_F_DDR_PHY_DCUDR_CDATA(x)                  (x)
#define  MSCC_M_DDR_PHY_DCUDR_CDATA                     0xffffffff
#define  MSCC_X_DDR_PHY_DCUDR_CDATA(x)                  (x)

#define MSCC_DDR_PHY_DCURR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0xc2)
#define  MSCC_F_DDR_PHY_DCURR_DINST(x)                  (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DCURR_DINST                     GENMASK(3,0)
#define  MSCC_X_DDR_PHY_DCURR_DINST(x)                  (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DCURR_SADDR(x)                  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DCURR_SADDR                     GENMASK(7,4)
#define  MSCC_X_DDR_PHY_DCURR_SADDR(x)                  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DCURR_EADDR(x)                  (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DCURR_EADDR                     GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DCURR_EADDR(x)                  (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DCURR_DCURR_NFAIL(x)            (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DCURR_DCURR_NFAIL               GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DCURR_DCURR_NFAIL(x)            (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DCURR_SONF(x)                   ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DCURR_SONF                      BIT(20)
#define  MSCC_X_DDR_PHY_DCURR_SONF(x)                   ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCURR_SCOF(x)                   ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DCURR_SCOF                      BIT(21)
#define  MSCC_X_DDR_PHY_DCURR_SCOF(x)                   ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCURR_RCEN(x)                   ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DCURR_RCEN                      BIT(22)
#define  MSCC_X_DDR_PHY_DCURR_RCEN(x)                   ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCURR_XCEN(x)                   ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_DCURR_XCEN                      BIT(23)
#define  MSCC_X_DDR_PHY_DCURR_XCEN(x)                   ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCURR_DCURR_RESERVED_31_24(x)   (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DCURR_DCURR_RESERVED_31_24      GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DCURR_DCURR_RESERVED_31_24(x)   (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DCULR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0xc3)
#define  MSCC_F_DDR_PHY_DCULR_LSADDR(x)                 (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DCULR_LSADDR                    GENMASK(3,0)
#define  MSCC_X_DDR_PHY_DCULR_LSADDR(x)                 (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DCULR_LEADDR(x)                 (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DCULR_LEADDR                    GENMASK(7,4)
#define  MSCC_X_DDR_PHY_DCULR_LEADDR(x)                 (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DCULR_LCNT(x)                   (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DCULR_LCNT                      GENMASK(15,8)
#define  MSCC_X_DDR_PHY_DCULR_LCNT(x)                   (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DCULR_LINF(x)                   ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DCULR_LINF                      BIT(16)
#define  MSCC_X_DDR_PHY_DCULR_LINF(x)                   ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCULR_IDA(x)                    ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DCULR_IDA                       BIT(17)
#define  MSCC_X_DDR_PHY_DCULR_IDA(x)                    ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCULR_RESERVED_27_18(x)         (GENMASK(27,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_DCULR_RESERVED_27_18            GENMASK(27,18)
#define  MSCC_X_DDR_PHY_DCULR_RESERVED_27_18(x)         (((x) >> 18) & GENMASK(9,0))
#define  MSCC_F_DDR_PHY_DCULR_XLEADDR(x)                (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_DCULR_XLEADDR                   GENMASK(31,28)
#define  MSCC_X_DDR_PHY_DCULR_XLEADDR(x)                (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_DCUGCR                  MSCC_IOREG(MSCC_TO_DDR_PHY,0xc4)
#define  MSCC_F_DDR_PHY_DCUGCR_RCSW(x)                  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DCUGCR_RCSW                     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DCUGCR_RCSW(x)                  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DCUGCR_DCUGCR_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DCUGCR_DCUGCR_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DCUGCR_DCUGCR_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DCUTPR                  MSCC_IOREG(MSCC_TO_DDR_PHY,0xc5)
#define  MSCC_F_DDR_PHY_DCUTPR_TDCUT0(x)                (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DCUTPR_TDCUT0                   GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DCUTPR_TDCUT0(x)                (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DCUTPR_TDCUT1(x)                (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DCUTPR_TDCUT1                   GENMASK(15,8)
#define  MSCC_X_DDR_PHY_DCUTPR_TDCUT1(x)                (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DCUTPR_TDCUT2(x)                (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DCUTPR_TDCUT2                   GENMASK(23,16)
#define  MSCC_X_DDR_PHY_DCUTPR_TDCUT2(x)                (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DCUTPR_DCUTPR_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DCUTPR_DCUTPR_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DCUTPR_DCUTPR_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DCUSR0                  MSCC_IOREG(MSCC_TO_DDR_PHY,0xc6)
#define  MSCC_F_DDR_PHY_DCUSR0_RDONE(x)                 ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DCUSR0_RDONE                    BIT(0)
#define  MSCC_X_DDR_PHY_DCUSR0_RDONE(x)                 ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCUSR0_CFAIL(x)                 ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DCUSR0_CFAIL                    BIT(1)
#define  MSCC_X_DDR_PHY_DCUSR0_CFAIL(x)                 ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCUSR0_CFULL(x)                 ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DCUSR0_CFULL                    BIT(2)
#define  MSCC_X_DDR_PHY_DCUSR0_CFULL(x)                 ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DCUSR0_RESERVED_31_3(x)         (GENMASK(31,3) & ((x) << 3))
#define  MSCC_M_DDR_PHY_DCUSR0_RESERVED_31_3            GENMASK(31,3)
#define  MSCC_X_DDR_PHY_DCUSR0_RESERVED_31_3(x)         (((x) >> 3) & GENMASK(28,0))

#define MSCC_DDR_PHY_DCUSR1                  MSCC_IOREG(MSCC_TO_DDR_PHY,0xc7)
#define  MSCC_F_DDR_PHY_DCUSR1_RDCNT(x)                 (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DCUSR1_RDCNT                    GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DCUSR1_RDCNT(x)                 (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DCUSR1_FLCNT(x)                 (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DCUSR1_FLCNT                    GENMASK(23,16)
#define  MSCC_X_DDR_PHY_DCUSR1_FLCNT(x)                 (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DCUSR1_LPCNT(x)                 (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DCUSR1_LPCNT                    GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DCUSR1_LPCNT(x)                 (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_BISTRR                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x100)
#define  MSCC_F_DDR_PHY_BISTRR_BINST(x)                 (GENMASK(2,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTRR_BINST                    GENMASK(2,0)
#define  MSCC_X_DDR_PHY_BISTRR_BINST(x)                 (((x) >> 0) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_BISTRR_BMODE(x)                 ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_BISTRR_BMODE                    BIT(3)
#define  MSCC_X_DDR_PHY_BISTRR_BMODE(x)                 ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTRR_BINF(x)                  ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_BISTRR_BINF                     BIT(4)
#define  MSCC_X_DDR_PHY_BISTRR_BINF(x)                  ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTRR_BISTRR_NFAIL(x)          (GENMASK(12,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_BISTRR_BISTRR_NFAIL             GENMASK(12,5)
#define  MSCC_X_DDR_PHY_BISTRR_BISTRR_NFAIL(x)          (((x) >> 5) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_BISTRR_BSONF(x)                 ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_BISTRR_BSONF                    BIT(13)
#define  MSCC_X_DDR_PHY_BISTRR_BSONF(x)                 ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTRR_BDXEN(x)                 ((x) ? BIT(14) : 0)
#define  MSCC_M_DDR_PHY_BISTRR_BDXEN                    BIT(14)
#define  MSCC_X_DDR_PHY_BISTRR_BDXEN(x)                 ((x) & BIT(14) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTRR_BACEN(x)                 ((x) ? BIT(15) : 0)
#define  MSCC_M_DDR_PHY_BISTRR_BACEN                    BIT(15)
#define  MSCC_X_DDR_PHY_BISTRR_BACEN(x)                 ((x) & BIT(15) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTRR_BDMEN(x)                 ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_BISTRR_BDMEN                    BIT(16)
#define  MSCC_X_DDR_PHY_BISTRR_BDMEN(x)                 ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTRR_BDPAT(x)                 (GENMASK(21,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_BISTRR_BDPAT                    GENMASK(21,17)
#define  MSCC_X_DDR_PHY_BISTRR_BDPAT(x)                 (((x) >> 17) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_BISTRR_BDXSEL(x)                (GENMASK(25,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_BISTRR_BDXSEL                   GENMASK(25,22)
#define  MSCC_X_DDR_PHY_BISTRR_BDXSEL(x)                (((x) >> 22) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_BISTRR_BCKSEL(x)                (GENMASK(27,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_BISTRR_BCKSEL                   GENMASK(27,26)
#define  MSCC_X_DDR_PHY_BISTRR_BCKSEL(x)                (((x) >> 26) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_BISTRR_BCCSEL(x)                (GENMASK(29,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_BISTRR_BCCSEL                   GENMASK(29,28)
#define  MSCC_X_DDR_PHY_BISTRR_BCCSEL(x)                (((x) >> 28) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_BISTRR_BSOMA(x)                 ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_BISTRR_BSOMA                    BIT(30)
#define  MSCC_X_DDR_PHY_BISTRR_BSOMA(x)                 ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTRR_BISTRR_RESERVED_31(x)    ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_BISTRR_BISTRR_RESERVED_31       BIT(31)
#define  MSCC_X_DDR_PHY_BISTRR_BISTRR_RESERVED_31(x)    ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_BISTWCR                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x101)
#define  MSCC_F_DDR_PHY_BISTWCR_BWCNT(x)                (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTWCR_BWCNT                   GENMASK(15,0)
#define  MSCC_X_DDR_PHY_BISTWCR_BWCNT(x)                (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_BISTWCR_BISTWCR_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_BISTWCR_BISTWCR_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_BISTWCR_BISTWCR_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_BISTMSKR0               MSCC_IOREG(MSCC_TO_DDR_PHY,0x102)
#define  MSCC_F_DDR_PHY_BISTMSKR0_AMSK(x)               (GENMASK(17,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTMSKR0_AMSK                  GENMASK(17,0)
#define  MSCC_X_DDR_PHY_BISTMSKR0_AMSK(x)               (((x) >> 0) & GENMASK(17,0))
#define  MSCC_F_DDR_PHY_BISTMSKR0_BISTMSKR0_RESERVED_18(x)  ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_BISTMSKR0_BISTMSKR0_RESERVED_18     BIT(18)
#define  MSCC_X_DDR_PHY_BISTMSKR0_BISTMSKR0_RESERVED_18(x)  ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTMSKR0_ACTMSK(x)             ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_BISTMSKR0_ACTMSK                BIT(19)
#define  MSCC_X_DDR_PHY_BISTMSKR0_ACTMSK(x)             ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTMSKR0_CSMSK(x)              (GENMASK(21,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_BISTMSKR0_CSMSK                 GENMASK(21,20)
#define  MSCC_X_DDR_PHY_BISTMSKR0_CSMSK(x)              (((x) >> 20) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_BISTMSKR0_CSMSK_RSVD(x)         (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_BISTMSKR0_CSMSK_RSVD            GENMASK(31,22)
#define  MSCC_X_DDR_PHY_BISTMSKR0_CSMSK_RSVD(x)         (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_BISTMSKR1               MSCC_IOREG(MSCC_TO_DDR_PHY,0x103)
#define  MSCC_F_DDR_PHY_BISTMSKR1_X4DMMSK(x)            (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTMSKR1_X4DMMSK               GENMASK(3,0)
#define  MSCC_X_DDR_PHY_BISTMSKR1_X4DMMSK(x)            (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_BISTMSKR1_BAMSK(x)              (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_BISTMSKR1_BAMSK                 GENMASK(7,4)
#define  MSCC_X_DDR_PHY_BISTMSKR1_BAMSK(x)              (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_BISTMSKR1_CKEMSK(x)             (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_BISTMSKR1_CKEMSK                GENMASK(9,8)
#define  MSCC_X_DDR_PHY_BISTMSKR1_CKEMSK(x)             (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_BISTMSKR1_CKEMSK_RSVD(x)        (GENMASK(15,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_BISTMSKR1_CKEMSK_RSVD           GENMASK(15,10)
#define  MSCC_X_DDR_PHY_BISTMSKR1_CKEMSK_RSVD(x)        (((x) >> 10) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_BISTMSKR1_ODTMSK(x)             (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_BISTMSKR1_ODTMSK                GENMASK(17,16)
#define  MSCC_X_DDR_PHY_BISTMSKR1_ODTMSK(x)             (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_BISTMSKR1_ODTMSK_RSVD(x)        (GENMASK(23,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_BISTMSKR1_ODTMSK_RSVD           GENMASK(23,18)
#define  MSCC_X_DDR_PHY_BISTMSKR1_ODTMSK_RSVD(x)        (((x) >> 18) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_BISTMSKR1_CIDMSK(x)             ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_BISTMSKR1_CIDMSK                BIT(24)
#define  MSCC_X_DDR_PHY_BISTMSKR1_CIDMSK(x)             ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTMSKR1_CIDMSK_RSVD(x)        (GENMASK(26,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_BISTMSKR1_CIDMSK_RSVD           GENMASK(26,25)
#define  MSCC_X_DDR_PHY_BISTMSKR1_CIDMSK_RSVD(x)        (((x) >> 25) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_BISTMSKR1_PARINMSK(x)           ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_BISTMSKR1_PARINMSK              BIT(27)
#define  MSCC_X_DDR_PHY_BISTMSKR1_PARINMSK(x)           ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTMSKR1_DMMSK(x)              (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_BISTMSKR1_DMMSK                 GENMASK(31,28)
#define  MSCC_X_DDR_PHY_BISTMSKR1_DMMSK(x)              (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_BISTMSKR2               MSCC_IOREG(MSCC_TO_DDR_PHY,0x104)
#define  MSCC_F_DDR_PHY_BISTMSKR2_DQMSK(x)              (x)
#define  MSCC_M_DDR_PHY_BISTMSKR2_DQMSK                 0xffffffff
#define  MSCC_X_DDR_PHY_BISTMSKR2_DQMSK(x)              (x)

#define MSCC_DDR_PHY_BISTLSR                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x105)
#define  MSCC_F_DDR_PHY_BISTLSR_SEED(x)                 (x)
#define  MSCC_M_DDR_PHY_BISTLSR_SEED                    0xffffffff
#define  MSCC_X_DDR_PHY_BISTLSR_SEED(x)                 (x)

#define MSCC_DDR_PHY_BISTAR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x106)
#define  MSCC_F_DDR_PHY_BISTAR0_BCOL(x)                 (GENMASK(11,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTAR0_BCOL                    GENMASK(11,0)
#define  MSCC_X_DDR_PHY_BISTAR0_BCOL(x)                 (((x) >> 0) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_BISTAR0_BISTAR0_RESERVED_27_12(x)  (GENMASK(27,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_BISTAR0_BISTAR0_RESERVED_27_12     GENMASK(27,12)
#define  MSCC_X_DDR_PHY_BISTAR0_BISTAR0_RESERVED_27_12(x)  (((x) >> 12) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_BISTAR0_BBANK(x)                (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_BISTAR0_BBANK                   GENMASK(31,28)
#define  MSCC_X_DDR_PHY_BISTAR0_BBANK(x)                (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_BISTAR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x107)
#define  MSCC_F_DDR_PHY_BISTAR1_BRANK(x)                (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTAR1_BRANK                   GENMASK(3,0)
#define  MSCC_X_DDR_PHY_BISTAR1_BRANK(x)                (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_BISTAR1_BAINC(x)                (GENMASK(15,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_BISTAR1_BAINC                   GENMASK(15,4)
#define  MSCC_X_DDR_PHY_BISTAR1_BAINC(x)                (((x) >> 4) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_BISTAR1_BMRANK(x)               (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_BISTAR1_BMRANK                  GENMASK(19,16)
#define  MSCC_X_DDR_PHY_BISTAR1_BMRANK(x)               (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_BISTAR1_BISTAR1_RESERVED_31_20(x)  (GENMASK(31,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_BISTAR1_BISTAR1_RESERVED_31_20     GENMASK(31,20)
#define  MSCC_X_DDR_PHY_BISTAR1_BISTAR1_RESERVED_31_20(x)  (((x) >> 20) & GENMASK(11,0))

#define MSCC_DDR_PHY_BISTAR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x108)
#define  MSCC_F_DDR_PHY_BISTAR2_BMCOL(x)                (GENMASK(11,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTAR2_BMCOL                   GENMASK(11,0)
#define  MSCC_X_DDR_PHY_BISTAR2_BMCOL(x)                (((x) >> 0) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_BISTAR2_BISTAR2_RESERVED_27_12(x)  (GENMASK(27,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_BISTAR2_BISTAR2_RESERVED_27_12     GENMASK(27,12)
#define  MSCC_X_DDR_PHY_BISTAR2_BISTAR2_RESERVED_27_12(x)  (((x) >> 12) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_BISTAR2_BMBANK(x)               (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_BISTAR2_BMBANK                  GENMASK(31,28)
#define  MSCC_X_DDR_PHY_BISTAR2_BMBANK(x)               (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_BISTAR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x109)
#define  MSCC_F_DDR_PHY_BISTAR3_BROW(x)                 (GENMASK(17,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTAR3_BROW                    GENMASK(17,0)
#define  MSCC_X_DDR_PHY_BISTAR3_BROW(x)                 (((x) >> 0) & GENMASK(17,0))
#define  MSCC_F_DDR_PHY_BISTAR3_BISTAR3_RESERVED_31_18(x)  (GENMASK(31,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_BISTAR3_BISTAR3_RESERVED_31_18     GENMASK(31,18)
#define  MSCC_X_DDR_PHY_BISTAR3_BISTAR3_RESERVED_31_18(x)  (((x) >> 18) & GENMASK(13,0))

#define MSCC_DDR_PHY_BISTAR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x10a)
#define  MSCC_F_DDR_PHY_BISTAR4_BMROW(x)                (GENMASK(17,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTAR4_BMROW                   GENMASK(17,0)
#define  MSCC_X_DDR_PHY_BISTAR4_BMROW(x)                (((x) >> 0) & GENMASK(17,0))
#define  MSCC_F_DDR_PHY_BISTAR4_BISTAR4_RESERVED_31_18(x)  (GENMASK(31,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_BISTAR4_BISTAR4_RESERVED_31_18     GENMASK(31,18)
#define  MSCC_X_DDR_PHY_BISTAR4_BISTAR4_RESERVED_31_18(x)  (((x) >> 18) & GENMASK(13,0))

#define MSCC_DDR_PHY_BISTUDPR                MSCC_IOREG(MSCC_TO_DDR_PHY,0x10b)
#define  MSCC_F_DDR_PHY_BISTUDPR_BUDP0(x)               (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTUDPR_BUDP0                  GENMASK(15,0)
#define  MSCC_X_DDR_PHY_BISTUDPR_BUDP0(x)               (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_BISTUDPR_BUDP1(x)               (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_BISTUDPR_BUDP1                  GENMASK(31,16)
#define  MSCC_X_DDR_PHY_BISTUDPR_BUDP1(x)               (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_BISTGSR                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x10c)
#define  MSCC_F_DDR_PHY_BISTGSR_BDONE(x)                ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_BISTGSR_BDONE                   BIT(0)
#define  MSCC_X_DDR_PHY_BISTGSR_BDONE(x)                ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTGSR_BACERR(x)               ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_BISTGSR_BACERR                  BIT(1)
#define  MSCC_X_DDR_PHY_BISTGSR_BACERR(x)               ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTGSR_BDXERR(x)               (GENMASK(10,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_BISTGSR_BDXERR                  GENMASK(10,2)
#define  MSCC_X_DDR_PHY_BISTGSR_BDXERR(x)               (((x) >> 2) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_BISTGSR_X4DMBER(x)              (GENMASK(14,11) & ((x) << 11))
#define  MSCC_M_DDR_PHY_BISTGSR_X4DMBER                 GENMASK(14,11)
#define  MSCC_X_DDR_PHY_BISTGSR_X4DMBER(x)              (((x) >> 11) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_BISTGSR_RESERVED_19_15(x)       (GENMASK(19,15) & ((x) << 15))
#define  MSCC_M_DDR_PHY_BISTGSR_RESERVED_19_15          GENMASK(19,15)
#define  MSCC_X_DDR_PHY_BISTGSR_RESERVED_19_15(x)       (((x) >> 15) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_BISTGSR_DMBER(x)                (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_BISTGSR_DMBER                   GENMASK(23,20)
#define  MSCC_X_DDR_PHY_BISTGSR_DMBER(x)                (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_BISTGSR_RESERVED_27_24(x)       (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_BISTGSR_RESERVED_27_24          GENMASK(27,24)
#define  MSCC_X_DDR_PHY_BISTGSR_RESERVED_27_24(x)       (((x) >> 24) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_BISTGSR_RASBER(x)               ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_BISTGSR_RASBER                  BIT(28)
#define  MSCC_X_DDR_PHY_BISTGSR_RASBER(x)               ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTGSR_RESERVED_29(x)          ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_BISTGSR_RESERVED_29             BIT(29)
#define  MSCC_X_DDR_PHY_BISTGSR_RESERVED_29(x)          ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTGSR_PARBER(x)               ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_BISTGSR_PARBER                  BIT(30)
#define  MSCC_X_DDR_PHY_BISTGSR_PARBER(x)               ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTGSR_BISTGSR_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_BISTGSR_BISTGSR_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_BISTGSR_BISTGSR_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_BISTWER0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x10d)
#define  MSCC_F_DDR_PHY_BISTWER0_ACWER(x)               (GENMASK(17,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTWER0_ACWER                  GENMASK(17,0)
#define  MSCC_X_DDR_PHY_BISTWER0_ACWER(x)               (((x) >> 0) & GENMASK(17,0))
#define  MSCC_F_DDR_PHY_BISTWER0_BISTWER0_RESERVED_31_18(x)  (GENMASK(31,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_BISTWER0_BISTWER0_RESERVED_31_18     GENMASK(31,18)
#define  MSCC_X_DDR_PHY_BISTWER0_BISTWER0_RESERVED_31_18(x)  (((x) >> 18) & GENMASK(13,0))

#define MSCC_DDR_PHY_BISTWER1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x10e)
#define  MSCC_F_DDR_PHY_BISTWER1_DXWER(x)               (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTWER1_DXWER                  GENMASK(15,0)
#define  MSCC_X_DDR_PHY_BISTWER1_DXWER(x)               (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_BISTWER1_BISTWER1_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_BISTWER1_BISTWER1_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_BISTWER1_BISTWER1_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_BISTBER0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x10f)
#define  MSCC_F_DDR_PHY_BISTBER0_BISTBER0_ABER(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTBER0_BISTBER0_ABER          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_BISTBER0_BISTBER0_ABER(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_BISTBER0_BISTBER0_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_BISTBER0_BISTBER0_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_BISTBER0_BISTBER0_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_BISTBER1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x110)
#define  MSCC_F_DDR_PHY_BISTBER1_BABER(x)               (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTBER1_BABER                  GENMASK(3,0)
#define  MSCC_X_DDR_PHY_BISTBER1_BABER(x)               (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_BISTBER1_BISTBER1_RESERVED_7_4(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_BISTBER1_BISTBER1_RESERVED_7_4     GENMASK(7,4)
#define  MSCC_X_DDR_PHY_BISTBER1_BISTBER1_RESERVED_7_4(x)  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_BISTBER1_CSBER(x)               (GENMASK(19,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_BISTBER1_CSBER                  GENMASK(19,8)
#define  MSCC_X_DDR_PHY_BISTBER1_CSBER(x)               (((x) >> 8) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_BISTBER1_BISTBER1_RESERVED_31_20(x)  (GENMASK(31,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_BISTBER1_BISTBER1_RESERVED_31_20     GENMASK(31,20)
#define  MSCC_X_DDR_PHY_BISTBER1_BISTBER1_RESERVED_31_20(x)  (((x) >> 20) & GENMASK(11,0))

#define MSCC_DDR_PHY_BISTBER2                MSCC_IOREG(MSCC_TO_DDR_PHY,0x111)
#define  MSCC_F_DDR_PHY_BISTBER2_DQBER0(x)              (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTBER2_DQBER0                 GENMASK(15,0)
#define  MSCC_X_DDR_PHY_BISTBER2_DQBER0(x)              (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_BISTBER2_BISTBER2_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_BISTBER2_BISTBER2_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_BISTBER2_BISTBER2_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_BISTBER3                MSCC_IOREG(MSCC_TO_DDR_PHY,0x112)
#define  MSCC_F_DDR_PHY_BISTBER3_DQBER1(x)              (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTBER3_DQBER1                 GENMASK(15,0)
#define  MSCC_X_DDR_PHY_BISTBER3_DQBER1(x)              (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_BISTBER3_BISTBER3_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_BISTBER3_BISTBER3_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_BISTBER3_BISTBER3_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_BISTBER4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x113)
#define  MSCC_F_DDR_PHY_BISTBER4_BISTBER4_ABER(x)       (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTBER4_BISTBER4_ABER          GENMASK(1,0)
#define  MSCC_X_DDR_PHY_BISTBER4_BISTBER4_ABER(x)       (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_BISTBER4_BISTBER4_RESERVED_7_2(x)  (GENMASK(7,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_BISTBER4_BISTBER4_RESERVED_7_2     GENMASK(7,2)
#define  MSCC_X_DDR_PHY_BISTBER4_BISTBER4_RESERVED_7_2(x)  (((x) >> 2) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_BISTBER4_CIDBER(x)              (GENMASK(10,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_BISTBER4_CIDBER                 GENMASK(10,8)
#define  MSCC_X_DDR_PHY_BISTBER4_CIDBER(x)              (((x) >> 8) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_BISTBER4_RESERVED_31_11(x)      (GENMASK(31,11) & ((x) << 11))
#define  MSCC_M_DDR_PHY_BISTBER4_RESERVED_31_11         GENMASK(31,11)
#define  MSCC_X_DDR_PHY_BISTBER4_RESERVED_31_11(x)      (((x) >> 11) & GENMASK(20,0))

#define MSCC_DDR_PHY_BISTWCSR                MSCC_IOREG(MSCC_TO_DDR_PHY,0x114)
#define  MSCC_F_DDR_PHY_BISTWCSR_ACWCNT(x)              (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTWCSR_ACWCNT                 GENMASK(15,0)
#define  MSCC_X_DDR_PHY_BISTWCSR_ACWCNT(x)              (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_BISTWCSR_DXWCNT(x)              (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_BISTWCSR_DXWCNT                 GENMASK(31,16)
#define  MSCC_X_DDR_PHY_BISTWCSR_DXWCNT(x)              (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_BISTFWR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x115)
#define  MSCC_F_DDR_PHY_BISTFWR0_AWEBS(x)               (GENMASK(17,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTFWR0_AWEBS                  GENMASK(17,0)
#define  MSCC_X_DDR_PHY_BISTFWR0_AWEBS(x)               (((x) >> 0) & GENMASK(17,0))
#define  MSCC_F_DDR_PHY_BISTFWR0_ACTWEBS(x)             ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_BISTFWR0_ACTWEBS                BIT(18)
#define  MSCC_X_DDR_PHY_BISTFWR0_ACTWEBS(x)             ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTFWR0_BISTFWR0_RESERVED_19(x)  ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_BISTFWR0_BISTFWR0_RESERVED_19     BIT(19)
#define  MSCC_X_DDR_PHY_BISTFWR0_BISTFWR0_RESERVED_19(x)  ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTFWR0_CSWEBS(x)              (GENMASK(31,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_BISTFWR0_CSWEBS                 GENMASK(31,20)
#define  MSCC_X_DDR_PHY_BISTFWR0_CSWEBS(x)              (((x) >> 20) & GENMASK(11,0))

#define MSCC_DDR_PHY_BISTFWR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x116)
#define  MSCC_F_DDR_PHY_BISTFWR1_CKEWEBS(x)             (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTFWR1_CKEWEBS                GENMASK(7,0)
#define  MSCC_X_DDR_PHY_BISTFWR1_CKEWEBS(x)             (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_BISTFWR1_ODTWEBS(x)             (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_BISTFWR1_ODTWEBS                GENMASK(15,8)
#define  MSCC_X_DDR_PHY_BISTFWR1_ODTWEBS(x)             (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_BISTFWR1_BAWEBS(x)              (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_BISTFWR1_BAWEBS                 GENMASK(19,16)
#define  MSCC_X_DDR_PHY_BISTFWR1_BAWEBS(x)              (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_BISTFWR1_CIDWEBS(x)             (GENMASK(22,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_BISTFWR1_CIDWEBS                GENMASK(22,20)
#define  MSCC_X_DDR_PHY_BISTFWR1_CIDWEBS(x)             (((x) >> 20) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_BISTFWR1_BISTFWR1_RESERVED_23(x)  ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_BISTFWR1_BISTFWR1_RESERVED_23     BIT(23)
#define  MSCC_X_DDR_PHY_BISTFWR1_BISTFWR1_RESERVED_23(x)  ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_BISTFWR1_X4DMWEBS(x)            (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_BISTFWR1_X4DMWEBS               GENMASK(27,24)
#define  MSCC_X_DDR_PHY_BISTFWR1_X4DMWEBS(x)            (((x) >> 24) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_BISTFWR1_DMWEBS(x)              (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_BISTFWR1_DMWEBS                 GENMASK(31,28)
#define  MSCC_X_DDR_PHY_BISTFWR1_DMWEBS(x)              (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_BISTFWR2                MSCC_IOREG(MSCC_TO_DDR_PHY,0x117)
#define  MSCC_F_DDR_PHY_BISTFWR2_DQWEBS(x)              (x)
#define  MSCC_M_DDR_PHY_BISTFWR2_DQWEBS                 0xffffffff
#define  MSCC_X_DDR_PHY_BISTFWR2_DQWEBS(x)              (x)

#define MSCC_DDR_PHY_BISTBER5                MSCC_IOREG(MSCC_TO_DDR_PHY,0x118)
#define  MSCC_F_DDR_PHY_BISTBER5_CKEBER(x)              (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_BISTBER5_CKEBER                 GENMASK(7,0)
#define  MSCC_X_DDR_PHY_BISTBER5_CKEBER(x)              (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_BISTBER5_BISTBER5_RESERVED_15_8(x)  (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_BISTBER5_BISTBER5_RESERVED_15_8     GENMASK(15,8)
#define  MSCC_X_DDR_PHY_BISTBER5_BISTBER5_RESERVED_15_8(x)  (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_BISTBER5_ODTBER(x)              (GENMASK(23,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_BISTBER5_ODTBER                 GENMASK(23,16)
#define  MSCC_X_DDR_PHY_BISTBER5_ODTBER(x)              (((x) >> 16) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_BISTBER5_BISTBER5_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_BISTBER5_BISTBER5_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_BISTBER5_BISTBER5_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_RANKIDR                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x137)
#define  MSCC_F_DDR_PHY_RANKIDR_RANKWID(x)              (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RANKIDR_RANKWID                 GENMASK(3,0)
#define  MSCC_X_DDR_PHY_RANKIDR_RANKWID(x)              (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RANKIDR_RESERVED_15_4(x)        (GENMASK(15,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_RANKIDR_RESERVED_15_4           GENMASK(15,4)
#define  MSCC_X_DDR_PHY_RANKIDR_RESERVED_15_4(x)        (((x) >> 4) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_RANKIDR_RANKRID(x)              (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_RANKIDR_RANKRID                 GENMASK(19,16)
#define  MSCC_X_DDR_PHY_RANKIDR_RANKRID(x)              (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RANKIDR_RANKIDR_RESERVED_31_20(x)  (GENMASK(31,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_RANKIDR_RANKIDR_RESERVED_31_20     GENMASK(31,20)
#define  MSCC_X_DDR_PHY_RANKIDR_RANKIDR_RESERVED_31_20(x)  (((x) >> 20) & GENMASK(11,0))

#define MSCC_DDR_PHY_RIOCR0                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x138)
#define  MSCC_F_DDR_PHY_RIOCR0_CSODT(x)                 (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RIOCR0_CSODT                    GENMASK(1,0)
#define  MSCC_X_DDR_PHY_RIOCR0_CSODT(x)                 (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_RIOCR0_CSODT_RSVD(x)            (GENMASK(11,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_RIOCR0_CSODT_RSVD               GENMASK(11,2)
#define  MSCC_X_DDR_PHY_RIOCR0_CSODT_RSVD(x)            (((x) >> 2) & GENMASK(9,0))
#define  MSCC_F_DDR_PHY_RIOCR0_RIOCR0_RESERVED_15_12(x)  (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_RIOCR0_RIOCR0_RESERVED_15_12     GENMASK(15,12)
#define  MSCC_X_DDR_PHY_RIOCR0_RIOCR0_RESERVED_15_12(x)  (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RIOCR0_CSPDR(x)                 (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_RIOCR0_CSPDR                    GENMASK(17,16)
#define  MSCC_X_DDR_PHY_RIOCR0_CSPDR(x)                 (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_RIOCR0_CSPDR_RSVD(x)            (GENMASK(27,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_RIOCR0_CSPDR_RSVD               GENMASK(27,18)
#define  MSCC_X_DDR_PHY_RIOCR0_CSPDR_RSVD(x)            (((x) >> 18) & GENMASK(9,0))
#define  MSCC_F_DDR_PHY_RIOCR0_RIOCR0_RESERVED_31_28(x)  (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_RIOCR0_RIOCR0_RESERVED_31_28     GENMASK(31,28)
#define  MSCC_X_DDR_PHY_RIOCR0_RIOCR0_RESERVED_31_28(x)  (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_RIOCR1                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x139)
#define  MSCC_F_DDR_PHY_RIOCR1_CKEODT(x)                (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RIOCR1_CKEODT                   GENMASK(1,0)
#define  MSCC_X_DDR_PHY_RIOCR1_CKEODT(x)                (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_RIOCR1_CKEODT_RSVD(x)           (GENMASK(7,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_RIOCR1_CKEODT_RSVD              GENMASK(7,2)
#define  MSCC_X_DDR_PHY_RIOCR1_CKEODT_RSVD(x)           (((x) >> 2) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_RIOCR1_CKEPDR(x)                (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_RIOCR1_CKEPDR                   GENMASK(9,8)
#define  MSCC_X_DDR_PHY_RIOCR1_CKEPDR(x)                (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_RIOCR1_CKEPDR_RSVD(x)           (GENMASK(15,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_RIOCR1_CKEPDR_RSVD              GENMASK(15,10)
#define  MSCC_X_DDR_PHY_RIOCR1_CKEPDR_RSVD(x)           (((x) >> 10) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_RIOCR1_ODTODT(x)                (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_RIOCR1_ODTODT                   GENMASK(17,16)
#define  MSCC_X_DDR_PHY_RIOCR1_ODTODT(x)                (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_RIOCR1_ODTODT_RSVD(x)           (GENMASK(23,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_RIOCR1_ODTODT_RSVD              GENMASK(23,18)
#define  MSCC_X_DDR_PHY_RIOCR1_ODTODT_RSVD(x)           (((x) >> 18) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_RIOCR1_ODTPDR(x)                (GENMASK(25,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_RIOCR1_ODTPDR                   GENMASK(25,24)
#define  MSCC_X_DDR_PHY_RIOCR1_ODTPDR(x)                (((x) >> 24) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_RIOCR1_ODTPDR_RSVD(x)           (GENMASK(31,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_RIOCR1_ODTPDR_RSVD              GENMASK(31,26)
#define  MSCC_X_DDR_PHY_RIOCR1_ODTPDR_RSVD(x)           (((x) >> 26) & GENMASK(5,0))

#define MSCC_DDR_PHY_RIOCR2                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x13a)
#define  MSCC_F_DDR_PHY_RIOCR2_CSOEMODE(x)              (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RIOCR2_CSOEMODE                 GENMASK(3,0)
#define  MSCC_X_DDR_PHY_RIOCR2_CSOEMODE(x)              (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RIOCR2_CSOEMODE_RSVD(x)         (GENMASK(23,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_RIOCR2_CSOEMODE_RSVD            GENMASK(23,4)
#define  MSCC_X_DDR_PHY_RIOCR2_CSOEMODE_RSVD(x)         (((x) >> 4) & GENMASK(19,0))
#define  MSCC_F_DDR_PHY_RIOCR2_COEMODE(x)               (GENMASK(25,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_RIOCR2_COEMODE                  GENMASK(25,24)
#define  MSCC_X_DDR_PHY_RIOCR2_COEMODE(x)               (((x) >> 24) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_RIOCR2_COEMODE_RSVD(x)          (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_RIOCR2_COEMODE_RSVD             GENMASK(29,26)
#define  MSCC_X_DDR_PHY_RIOCR2_COEMODE_RSVD(x)          (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RIOCR2_RIOCR2_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_RIOCR2_RIOCR2_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_RIOCR2_RIOCR2_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_RIOCR3                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x13b)
#define  MSCC_F_DDR_PHY_RIOCR3_RIOCR3_RESERVED_31_0(x)  (x)
#define  MSCC_M_DDR_PHY_RIOCR3_RIOCR3_RESERVED_31_0     0xffffffff
#define  MSCC_X_DDR_PHY_RIOCR3_RIOCR3_RESERVED_31_0(x)  (x)

#define MSCC_DDR_PHY_RIOCR4                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x13c)
#define  MSCC_F_DDR_PHY_RIOCR4_CKEOEMODE(x)             (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RIOCR4_CKEOEMODE                GENMASK(3,0)
#define  MSCC_X_DDR_PHY_RIOCR4_CKEOEMODE(x)             (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RIOCR4_CKEOEMODE_RSVD(x)        (GENMASK(15,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_RIOCR4_CKEOEMODE_RSVD           GENMASK(15,4)
#define  MSCC_X_DDR_PHY_RIOCR4_CKEOEMODE_RSVD(x)        (((x) >> 4) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_RIOCR4_RIOCR4_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_RIOCR4_RIOCR4_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_RIOCR4_RIOCR4_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_RIOCR5                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x13d)
#define  MSCC_F_DDR_PHY_RIOCR5_ODTOEMODE(x)             (GENMASK(3,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_RIOCR5_ODTOEMODE                GENMASK(3,0)
#define  MSCC_X_DDR_PHY_RIOCR5_ODTOEMODE(x)             (((x) >> 0) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_RIOCR5_ODTOEMODE_RSVD(x)        (GENMASK(15,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_RIOCR5_ODTOEMODE_RSVD           GENMASK(15,4)
#define  MSCC_X_DDR_PHY_RIOCR5_ODTOEMODE_RSVD(x)        (((x) >> 4) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_RIOCR5_RIOCR5_RESERVED_31_16(x)  (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_RIOCR5_RIOCR5_RESERVED_31_16     GENMASK(31,16)
#define  MSCC_X_DDR_PHY_RIOCR5_RIOCR5_RESERVED_31_16(x)  (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_ACIOCR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x140)
#define  MSCC_F_DDR_PHY_ACIOCR0_ACIOM(x)                ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_ACIOCR0_ACIOM                   BIT(0)
#define  MSCC_X_DDR_PHY_ACIOCR0_ACIOM(x)                ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ACIOCR0_RESERVED_1(x)           ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_ACIOCR0_RESERVED_1              BIT(1)
#define  MSCC_X_DDR_PHY_ACIOCR0_RESERVED_1(x)           ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ACIOCR0_ACODT(x)                ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_ACIOCR0_ACODT                   BIT(2)
#define  MSCC_X_DDR_PHY_ACIOCR0_ACODT(x)                ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ACIOCR0_ACIOCR0_RESERVED_3(x)   ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_ACIOCR0_ACIOCR0_RESERVED_3      BIT(3)
#define  MSCC_X_DDR_PHY_ACIOCR0_ACIOCR0_RESERVED_3(x)   ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ACIOCR0_ACPDR(x)                ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_ACIOCR0_ACPDR                   BIT(4)
#define  MSCC_X_DDR_PHY_ACIOCR0_ACPDR(x)                ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ACIOCR0_CKODT(x)                ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_ACIOCR0_CKODT                   BIT(5)
#define  MSCC_X_DDR_PHY_ACIOCR0_CKODT(x)                ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ACIOCR0_CKODT_RSVD(x)           (GENMASK(8,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACIOCR0_CKODT_RSVD              GENMASK(8,6)
#define  MSCC_X_DDR_PHY_ACIOCR0_CKODT_RSVD(x)           (((x) >> 6) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_ACIOCR0_RESERVED_9(x)           ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_ACIOCR0_RESERVED_9              BIT(9)
#define  MSCC_X_DDR_PHY_ACIOCR0_RESERVED_9(x)           ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ACIOCR0_CKPDR(x)                ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_PHY_ACIOCR0_CKPDR                   BIT(10)
#define  MSCC_X_DDR_PHY_ACIOCR0_CKPDR(x)                ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ACIOCR0_CKPDR_RSVD(x)           (GENMASK(13,11) & ((x) << 11))
#define  MSCC_M_DDR_PHY_ACIOCR0_CKPDR_RSVD              GENMASK(13,11)
#define  MSCC_X_DDR_PHY_ACIOCR0_CKPDR_RSVD(x)           (((x) >> 11) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_ACIOCR0_RESERVED_25_14(x)       (GENMASK(25,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACIOCR0_RESERVED_25_14          GENMASK(25,14)
#define  MSCC_X_DDR_PHY_ACIOCR0_RESERVED_25_14(x)       (((x) >> 14) & GENMASK(11,0))
#define  MSCC_F_DDR_PHY_ACIOCR0_RSTODT(x)               ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_ACIOCR0_RSTODT                  BIT(26)
#define  MSCC_X_DDR_PHY_ACIOCR0_RSTODT(x)               ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ACIOCR0_ACIOCR0_RESERVED_27(x)  ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_ACIOCR0_ACIOCR0_RESERVED_27     BIT(27)
#define  MSCC_X_DDR_PHY_ACIOCR0_ACIOCR0_RESERVED_27(x)  ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ACIOCR0_RSTPDR(x)               ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_ACIOCR0_RSTPDR                  BIT(28)
#define  MSCC_X_DDR_PHY_ACIOCR0_RSTPDR(x)               ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ACIOCR0_RSTIOM(x)               ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_ACIOCR0_RSTIOM                  BIT(29)
#define  MSCC_X_DDR_PHY_ACIOCR0_RSTIOM(x)               ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ACIOCR0_ACSR(x)                 (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACIOCR0_ACSR                    GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACIOCR0_ACSR(x)                 (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACIOCR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x141)
#define  MSCC_F_DDR_PHY_ACIOCR1_AOEMODE(x)              (x)
#define  MSCC_M_DDR_PHY_ACIOCR1_AOEMODE                 0xffffffff
#define  MSCC_X_DDR_PHY_ACIOCR1_AOEMODE(x)              (x)

#define MSCC_DDR_PHY_ACIOCR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x142)
#define  MSCC_F_DDR_PHY_ACIOCR2_ACIOCR2_RESERVED_31_0(x)  (x)
#define  MSCC_M_DDR_PHY_ACIOCR2_ACIOCR2_RESERVED_31_0     0xffffffff
#define  MSCC_X_DDR_PHY_ACIOCR2_ACIOCR2_RESERVED_31_0(x)  (x)

#define MSCC_DDR_PHY_ACIOCR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x143)
#define  MSCC_F_DDR_PHY_ACIOCR3_CKOEMODE(x)             (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACIOCR3_CKOEMODE                GENMASK(1,0)
#define  MSCC_X_DDR_PHY_ACIOCR3_CKOEMODE(x)             (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACIOCR3_CKOEMODE_RSVD(x)        (GENMASK(7,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_ACIOCR3_CKOEMODE_RSVD           GENMASK(7,2)
#define  MSCC_X_DDR_PHY_ACIOCR3_CKOEMODE_RSVD(x)        (((x) >> 2) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACIOCR3_ACIOCR3_RESERVED_15_8(x)  (GENMASK(15,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACIOCR3_ACIOCR3_RESERVED_15_8     GENMASK(15,8)
#define  MSCC_X_DDR_PHY_ACIOCR3_ACIOCR3_RESERVED_15_8(x)  (((x) >> 8) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_ACIOCR3_ACTOEMODE(x)            (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACIOCR3_ACTOEMODE               GENMASK(17,16)
#define  MSCC_X_DDR_PHY_ACIOCR3_ACTOEMODE(x)            (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACIOCR3_A16OEMODE(x)            (GENMASK(19,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_ACIOCR3_A16OEMODE               GENMASK(19,18)
#define  MSCC_X_DDR_PHY_ACIOCR3_A16OEMODE(x)            (((x) >> 18) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACIOCR3_A17OEMODE(x)            (GENMASK(21,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_ACIOCR3_A17OEMODE               GENMASK(21,20)
#define  MSCC_X_DDR_PHY_ACIOCR3_A17OEMODE(x)            (((x) >> 20) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACIOCR3_BAOEMODE(x)             (GENMASK(25,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACIOCR3_BAOEMODE                GENMASK(25,22)
#define  MSCC_X_DDR_PHY_ACIOCR3_BAOEMODE(x)             (((x) >> 22) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ACIOCR3_BGOEMODE(x)             (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_ACIOCR3_BGOEMODE                GENMASK(29,26)
#define  MSCC_X_DDR_PHY_ACIOCR3_BGOEMODE(x)             (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ACIOCR3_PAROEMODE(x)            (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACIOCR3_PAROEMODE               GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACIOCR3_PAROEMODE(x)            (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACIOCR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x144)
#define  MSCC_F_DDR_PHY_ACIOCR4_ACIOCR4_RESERVED_31_0(x)  (x)
#define  MSCC_M_DDR_PHY_ACIOCR4_ACIOCR4_RESERVED_31_0     0xffffffff
#define  MSCC_X_DDR_PHY_ACIOCR4_ACIOCR4_RESERVED_31_0(x)  (x)

#define MSCC_DDR_PHY_IOVCR0                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x148)
#define  MSCC_F_DDR_PHY_IOVCR0_ACVREFISEL(x)            (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_IOVCR0_ACVREFISEL               GENMASK(5,0)
#define  MSCC_X_DDR_PHY_IOVCR0_ACVREFISEL(x)            (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_IOVCR0_IOVCR0_RESERVED_7_6(x)   (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_IOVCR0_IOVCR0_RESERVED_7_6      GENMASK(7,6)
#define  MSCC_X_DDR_PHY_IOVCR0_IOVCR0_RESERVED_7_6(x)   (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_IOVCR0_ACVREFSSEL(x)            (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_IOVCR0_ACVREFSSEL               GENMASK(13,8)
#define  MSCC_X_DDR_PHY_IOVCR0_ACVREFSSEL(x)            (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_IOVCR0_IOVCR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_IOVCR0_IOVCR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_IOVCR0_IOVCR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_IOVCR0_ACVREFESEL(x)            (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_IOVCR0_ACVREFESEL               GENMASK(21,16)
#define  MSCC_X_DDR_PHY_IOVCR0_ACVREFESEL(x)            (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_IOVCR0_IOVCR0_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_IOVCR0_IOVCR0_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_IOVCR0_IOVCR0_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_IOVCR0_ACVREFIEN(x)             ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_IOVCR0_ACVREFIEN                BIT(24)
#define  MSCC_X_DDR_PHY_IOVCR0_ACVREFIEN(x)             ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_IOVCR0_ACVREFSEN(x)             ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_IOVCR0_ACVREFSEN                BIT(25)
#define  MSCC_X_DDR_PHY_IOVCR0_ACVREFSEN(x)             ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_IOVCR0_ACVREFEEN(x)             (GENMASK(27,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_IOVCR0_ACVREFEEN                GENMASK(27,26)
#define  MSCC_X_DDR_PHY_IOVCR0_ACVREFEEN(x)             (((x) >> 26) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_IOVCR0_ACVREFPEN(x)             ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_IOVCR0_ACVREFPEN                BIT(28)
#define  MSCC_X_DDR_PHY_IOVCR0_ACVREFPEN(x)             ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_IOVCR0_ACVREFIOM(x)             (GENMASK(31,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_IOVCR0_ACVREFIOM                GENMASK(31,29)
#define  MSCC_X_DDR_PHY_IOVCR0_ACVREFIOM(x)             (((x) >> 29) & GENMASK(2,0))

#define MSCC_DDR_PHY_IOVCR1                  MSCC_IOREG(MSCC_TO_DDR_PHY,0x149)
#define  MSCC_F_DDR_PHY_IOVCR1_ZQVREFISEL(x)            (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_IOVCR1_ZQVREFISEL               GENMASK(5,0)
#define  MSCC_X_DDR_PHY_IOVCR1_ZQVREFISEL(x)            (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_IOVCR1_IOVCR1_RESERVED_7_6(x)   (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_IOVCR1_IOVCR1_RESERVED_7_6      GENMASK(7,6)
#define  MSCC_X_DDR_PHY_IOVCR1_IOVCR1_RESERVED_7_6(x)   (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_IOVCR1_ZQVREFIEN(x)             ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_IOVCR1_ZQVREFIEN                BIT(8)
#define  MSCC_X_DDR_PHY_IOVCR1_ZQVREFIEN(x)             ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_IOVCR1_ZQVREFPEN(x)             ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_IOVCR1_ZQVREFPEN                BIT(9)
#define  MSCC_X_DDR_PHY_IOVCR1_ZQVREFPEN(x)             ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_IOVCR1_IOVCR1_RESERVED_31_10(x)  (GENMASK(31,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_IOVCR1_IOVCR1_RESERVED_31_10     GENMASK(31,10)
#define  MSCC_X_DDR_PHY_IOVCR1_IOVCR1_RESERVED_31_10(x)  (((x) >> 10) & GENMASK(21,0))

#define MSCC_DDR_PHY_VTCR0                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x14a)
#define  MSCC_F_DDR_PHY_VTCR0_DVINIT(x)                 (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_VTCR0_DVINIT                    GENMASK(5,0)
#define  MSCC_X_DDR_PHY_VTCR0_DVINIT(x)                 (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_VTCR0_DVMIN(x)                  (GENMASK(11,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_VTCR0_DVMIN                     GENMASK(11,6)
#define  MSCC_X_DDR_PHY_VTCR0_DVMIN(x)                  (((x) >> 6) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_VTCR0_DVMAX(x)                  (GENMASK(17,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_VTCR0_DVMAX                     GENMASK(17,12)
#define  MSCC_X_DDR_PHY_VTCR0_DVMAX(x)                  (((x) >> 12) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_VTCR0_DVSS(x)                   (GENMASK(21,18) & ((x) << 18))
#define  MSCC_M_DDR_PHY_VTCR0_DVSS                      GENMASK(21,18)
#define  MSCC_X_DDR_PHY_VTCR0_DVSS(x)                   (((x) >> 18) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_VTCR0_RESERVED_26_22(x)         (GENMASK(26,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_VTCR0_RESERVED_26_22            GENMASK(26,22)
#define  MSCC_X_DDR_PHY_VTCR0_RESERVED_26_22(x)         (((x) >> 22) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_VTCR0_PDAEN(x)                  ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_VTCR0_PDAEN                     BIT(27)
#define  MSCC_X_DDR_PHY_VTCR0_PDAEN(x)                  ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_VTCR0_DVEN(x)                   ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_VTCR0_DVEN                      BIT(28)
#define  MSCC_X_DDR_PHY_VTCR0_DVEN(x)                   ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_VTCR0_TVREF(x)                  (GENMASK(31,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_VTCR0_TVREF                     GENMASK(31,29)
#define  MSCC_X_DDR_PHY_VTCR0_TVREF(x)                  (((x) >> 29) & GENMASK(2,0))

#define MSCC_DDR_PHY_VTCR1                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x14b)
#define  MSCC_F_DDR_PHY_VTCR1_HVIO(x)                   ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_VTCR1_HVIO                      BIT(0)
#define  MSCC_X_DDR_PHY_VTCR1_HVIO(x)                   ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_VTCR1_HVEN(x)                   ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_VTCR1_HVEN                      BIT(1)
#define  MSCC_X_DDR_PHY_VTCR1_HVEN(x)                   ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_VTCR1_ENUM(x)                   ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_VTCR1_ENUM                      BIT(2)
#define  MSCC_X_DDR_PHY_VTCR1_ENUM(x)                   ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_VTCR1_EOFF(x)                   (GENMASK(4,3) & ((x) << 3))
#define  MSCC_M_DDR_PHY_VTCR1_EOFF                      GENMASK(4,3)
#define  MSCC_X_DDR_PHY_VTCR1_EOFF(x)                   (((x) >> 3) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_VTCR1_TVREFIO(x)                (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_VTCR1_TVREFIO                   GENMASK(7,5)
#define  MSCC_X_DDR_PHY_VTCR1_TVREFIO(x)                (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_VTCR1_SHREN(x)                  ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_VTCR1_SHREN                     BIT(8)
#define  MSCC_X_DDR_PHY_VTCR1_SHREN(x)                  ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_VTCR1_SHRNK(x)                  (GENMASK(10,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_VTCR1_SHRNK                     GENMASK(10,9)
#define  MSCC_X_DDR_PHY_VTCR1_SHRNK(x)                  (((x) >> 9) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_VTCR1_VTCR1_RESERVED_11(x)      ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_VTCR1_VTCR1_RESERVED_11         BIT(11)
#define  MSCC_X_DDR_PHY_VTCR1_VTCR1_RESERVED_11(x)      ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_VTCR1_VWCR(x)                   (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_VTCR1_VWCR                      GENMASK(15,12)
#define  MSCC_X_DDR_PHY_VTCR1_VWCR(x)                   (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_VTCR1_HVMIN(x)                  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_VTCR1_HVMIN                     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_VTCR1_HVMIN(x)                  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_VTCR1_HVMAX(x)                  (GENMASK(27,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_VTCR1_HVMAX                     GENMASK(27,22)
#define  MSCC_X_DDR_PHY_VTCR1_HVMAX(x)                  (((x) >> 22) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_VTCR1_HVSS(x)                   (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_VTCR1_HVSS                      GENMASK(31,28)
#define  MSCC_X_DDR_PHY_VTCR1_HVSS(x)                   (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_ACBDLR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x150)
#define  MSCC_F_DDR_PHY_ACBDLR0_CK0BD(x)                (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR0_CK0BD                   GENMASK(5,0)
#define  MSCC_X_DDR_PHY_ACBDLR0_CK0BD(x)                (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR0_CK1BD(x)                (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR0_CK1BD                   GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR0_CK1BD(x)                (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR0_CK2BD(x)                (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR0_CK2BD                   GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR0_CK2BD(x)                (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR0_CK3BD(x)                (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR0_CK3BD                   GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR0_CK3BD(x)                (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACBDLR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x151)
#define  MSCC_F_DDR_PHY_ACBDLR1_ACTBD(x)                (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR1_ACTBD                   GENMASK(5,0)
#define  MSCC_X_DDR_PHY_ACBDLR1_ACTBD(x)                (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR1_A17BD(x)                (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR1_A17BD                   GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR1_A17BD(x)                (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR1_A16BD(x)                (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR1_A16BD                   GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR1_A16BD(x)                (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR1_PARBD(x)                (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR1_PARBD                   GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR1_PARBD(x)                (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACBDLR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x152)
#define  MSCC_F_DDR_PHY_ACBDLR2_BA0BD(x)                (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR2_BA0BD                   GENMASK(5,0)
#define  MSCC_X_DDR_PHY_ACBDLR2_BA0BD(x)                (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR2_BA1BD(x)                (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR2_BA1BD                   GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR2_BA1BD(x)                (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR2_BG0BD(x)                (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR2_BG0BD                   GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR2_BG0BD(x)                (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR2_BG1BD(x)                (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR2_BG1BD                   GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR2_BG1BD(x)                (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACBDLR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x153)
#define  MSCC_F_DDR_PHY_ACBDLR3_CS0BD(x)                (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR3_CS0BD                   GENMASK(5,0)
#define  MSCC_X_DDR_PHY_ACBDLR3_CS0BD(x)                (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR3_CS1BD(x)                (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR3_CS1BD                   GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR3_CS1BD(x)                (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR3_CS2BD(x)                (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR3_CS2BD                   GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR3_CS2BD(x)                (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR3_CS3BD(x)                (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR3_CS3BD                   GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR3_CS3BD(x)                (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACBDLR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x154)
#define  MSCC_F_DDR_PHY_ACBDLR4_ODT0BD(x)               (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR4_ODT0BD                  GENMASK(5,0)
#define  MSCC_X_DDR_PHY_ACBDLR4_ODT0BD(x)               (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR4_ODT1BD(x)               (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR4_ODT1BD                  GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR4_ODT1BD(x)               (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR4_ODT2BD(x)               (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR4_ODT2BD                  GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR4_ODT2BD(x)               (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR4_ODT3BD(x)               (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR4_ODT3BD                  GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR4_ODT3BD(x)               (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACBDLR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x155)
#define  MSCC_F_DDR_PHY_ACBDLR5_CKE0BD(x)               (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR5_CKE0BD                  GENMASK(5,0)
#define  MSCC_X_DDR_PHY_ACBDLR5_CKE0BD(x)               (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR5_CKE1BD(x)               (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR5_CKE1BD                  GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR5_CKE1BD(x)               (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR5_CKE2BD(x)               (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR5_CKE2BD                  GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR5_CKE2BD(x)               (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR5_CKE3BD(x)               (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR5_CKE3BD                  GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR5_CKE3BD(x)               (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACBDLR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x156)
#define  MSCC_F_DDR_PHY_ACBDLR6_A00BD(x)                (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR6_A00BD                   GENMASK(5,0)
#define  MSCC_X_DDR_PHY_ACBDLR6_A00BD(x)                (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR6_A01BD(x)                (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR6_A01BD                   GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR6_A01BD(x)                (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR6_A02BD(x)                (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR6_A02BD                   GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR6_A02BD(x)                (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR6_A03BD(x)                (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR6_A03BD                   GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR6_A03BD(x)                (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACBDLR7                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x157)
#define  MSCC_F_DDR_PHY_ACBDLR7_A04BD(x)                (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR7_A04BD                   GENMASK(5,0)
#define  MSCC_X_DDR_PHY_ACBDLR7_A04BD(x)                (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR7_A05BD(x)                (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR7_A05BD                   GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR7_A05BD(x)                (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR7_A06BD(x)                (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR7_A06BD                   GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR7_A06BD(x)                (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR7_A07BD(x)                (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR7_A07BD                   GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR7_A07BD(x)                (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACBDLR8                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x158)
#define  MSCC_F_DDR_PHY_ACBDLR8_A08BD(x)                (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR8_A08BD                   GENMASK(5,0)
#define  MSCC_X_DDR_PHY_ACBDLR8_A08BD(x)                (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR8_A09BD(x)                (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR8_A09BD                   GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR8_A09BD(x)                (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR8_A10BD(x)                (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR8_A10BD                   GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR8_A10BD(x)                (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR8_A11BD(x)                (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR8_A11BD                   GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR8_A11BD(x)                (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACBDLR9                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x159)
#define  MSCC_F_DDR_PHY_ACBDLR9_A12BD(x)                (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR9_A12BD                   GENMASK(5,0)
#define  MSCC_X_DDR_PHY_ACBDLR9_A12BD(x)                (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR9_A13BD(x)                (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR9_A13BD                   GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR9_A13BD(x)                (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR9_A14BD(x)                (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR9_A14BD                   GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR9_A14BD(x)                (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR9_A15BD(x)                (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR9_A15BD                   GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR9_A15BD(x)                (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACBDLR10                MSCC_IOREG(MSCC_TO_DDR_PHY,0x15a)
#define  MSCC_F_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_ACBDLR10_CID0BD(x)              (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR10_CID0BD                 GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR10_CID0BD(x)              (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR10_CID1BD(x)              (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR10_CID1BD                 GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR10_CID1BD(x)              (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR10_CID2BD(x)              (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR10_CID2BD                 GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR10_CID2BD(x)              (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACBDLR11                MSCC_IOREG(MSCC_TO_DDR_PHY,0x15b)
#define  MSCC_F_DDR_PHY_ACBDLR11_CS4BD(x)               (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR11_CS4BD                  GENMASK(5,0)
#define  MSCC_X_DDR_PHY_ACBDLR11_CS4BD(x)               (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR11_CS5BD(x)               (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR11_CS5BD                  GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR11_CS5BD(x)               (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR11_CS6BD(x)               (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR11_CS6BD                  GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR11_CS6BD(x)               (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR11_CS7BD(x)               (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR11_CS7BD                  GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR11_CS7BD(x)               (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACBDLR12                MSCC_IOREG(MSCC_TO_DDR_PHY,0x15c)
#define  MSCC_F_DDR_PHY_ACBDLR12_CS8BD(x)               (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR12_CS8BD                  GENMASK(5,0)
#define  MSCC_X_DDR_PHY_ACBDLR12_CS8BD(x)               (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR12_CS9BD(x)               (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR12_CS9BD                  GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR12_CS9BD(x)               (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR12_CS10BD(x)              (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR12_CS10BD                 GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR12_CS10BD(x)              (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR12_CS11BD(x)              (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR12_CS11BD                 GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR12_CS11BD(x)              (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACBDLR13                MSCC_IOREG(MSCC_TO_DDR_PHY,0x15d)
#define  MSCC_F_DDR_PHY_ACBDLR13_ODT4BD(x)              (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR13_ODT4BD                 GENMASK(5,0)
#define  MSCC_X_DDR_PHY_ACBDLR13_ODT4BD(x)              (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR13_ODT5BD(x)              (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR13_ODT5BD                 GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR13_ODT5BD(x)              (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR13_ODT6BD(x)              (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR13_ODT6BD                 GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR13_ODT6BD(x)              (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR13_ODT7BD(x)              (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR13_ODT7BD                 GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR13_ODT7BD(x)              (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACBDLR14                MSCC_IOREG(MSCC_TO_DDR_PHY,0x15e)
#define  MSCC_F_DDR_PHY_ACBDLR14_CKE4BD(x)              (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACBDLR14_CKE4BD                 GENMASK(5,0)
#define  MSCC_X_DDR_PHY_ACBDLR14_CKE4BD(x)              (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR14_CKE5BD(x)              (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ACBDLR14_CKE5BD                 GENMASK(13,8)
#define  MSCC_X_DDR_PHY_ACBDLR14_CKE5BD(x)              (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR14_CKE6BD(x)              (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACBDLR14_CKE6BD                 GENMASK(21,16)
#define  MSCC_X_DDR_PHY_ACBDLR14_CKE6BD(x)              (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ACBDLR14_CKE7BD(x)              (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ACBDLR14_CKE7BD                 GENMASK(29,24)
#define  MSCC_X_DDR_PHY_ACBDLR14_CKE7BD(x)              (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_ACLCDLR                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x160)
#define  MSCC_F_DDR_PHY_ACLCDLR_ACD(x)                  (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACLCDLR_ACD                     GENMASK(8,0)
#define  MSCC_X_DDR_PHY_ACLCDLR_ACD(x)                  (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_ACLCDLR_ACLCDLR_RESERVED_31_9(x)  (GENMASK(31,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_ACLCDLR_ACLCDLR_RESERVED_31_9     GENMASK(31,9)
#define  MSCC_X_DDR_PHY_ACLCDLR_ACLCDLR_RESERVED_31_9(x)  (((x) >> 9) & GENMASK(22,0))

#define MSCC_DDR_PHY_ACMDLR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x168)
#define  MSCC_F_DDR_PHY_ACMDLR0_ACMDLR0_IPRD(x)         (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACMDLR0_ACMDLR0_IPRD            GENMASK(8,0)
#define  MSCC_X_DDR_PHY_ACMDLR0_ACMDLR0_IPRD(x)         (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_ACMDLR0_ACMDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_ACMDLR0_ACMDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_ACMDLR0_ACMDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_ACMDLR0_ACMDLR0_TPRD(x)         (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ACMDLR0_ACMDLR0_TPRD            GENMASK(24,16)
#define  MSCC_X_DDR_PHY_ACMDLR0_ACMDLR0_TPRD(x)         (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_ACMDLR0_ACMDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_ACMDLR0_ACMDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_ACMDLR0_ACMDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_ACMDLR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x169)
#define  MSCC_F_DDR_PHY_ACMDLR1_ACMDLR1_MDLD(x)         (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ACMDLR1_ACMDLR1_MDLD            GENMASK(8,0)
#define  MSCC_X_DDR_PHY_ACMDLR1_ACMDLR1_MDLD(x)         (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_ACMDLR1_ACMDLR1_RESERVED_31_9(x)  (GENMASK(31,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_ACMDLR1_ACMDLR1_RESERVED_31_9     GENMASK(31,9)
#define  MSCC_X_DDR_PHY_ACMDLR1_ACMDLR1_RESERVED_31_9(x)  (((x) >> 9) & GENMASK(22,0))

#define MSCC_DDR_PHY_ZQCR                    MSCC_IOREG(MSCC_TO_DDR_PHY,0x1a0)
#define  MSCC_F_DDR_PHY_ZQCR_RESERVED_0(x)              ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_ZQCR_RESERVED_0                 BIT(0)
#define  MSCC_X_DDR_PHY_ZQCR_RESERVED_0(x)              ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQCR_TERM_OFF(x)                ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_ZQCR_TERM_OFF                   BIT(1)
#define  MSCC_X_DDR_PHY_ZQCR_TERM_OFF(x)                ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQCR_ZQPD(x)                    ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_ZQCR_ZQPD                       BIT(2)
#define  MSCC_X_DDR_PHY_ZQCR_ZQPD(x)                    ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQCR_ZQCR_RESERVED_7_3(x)       (GENMASK(7,3) & ((x) << 3))
#define  MSCC_M_DDR_PHY_ZQCR_ZQCR_RESERVED_7_3          GENMASK(7,3)
#define  MSCC_X_DDR_PHY_ZQCR_ZQCR_RESERVED_7_3(x)       (((x) >> 3) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_ZQCR_PGWAIT(x)                  (GENMASK(10,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ZQCR_PGWAIT                     GENMASK(10,8)
#define  MSCC_X_DDR_PHY_ZQCR_PGWAIT(x)                  (((x) >> 8) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_ZQCR_ZCALT(x)                   (GENMASK(13,11) & ((x) << 11))
#define  MSCC_M_DDR_PHY_ZQCR_ZCALT                      GENMASK(13,11)
#define  MSCC_X_DDR_PHY_ZQCR_ZCALT(x)                   (((x) >> 11) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_ZQCR_AVGMAX(x)                  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_ZQCR_AVGMAX                     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_ZQCR_AVGMAX(x)                  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQCR_AVGEN(x)                   ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_ZQCR_AVGEN                      BIT(16)
#define  MSCC_X_DDR_PHY_ZQCR_AVGEN(x)                   ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQCR_IODLMT(x)                  (GENMASK(23,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_ZQCR_IODLMT                     GENMASK(23,17)
#define  MSCC_X_DDR_PHY_ZQCR_IODLMT(x)                  (((x) >> 17) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_ZQCR_ASYM_DRV_EN(x)             ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_ZQCR_ASYM_DRV_EN                BIT(24)
#define  MSCC_X_DDR_PHY_ZQCR_ASYM_DRV_EN(x)             ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQCR_PU_ODT_ONLY(x)             ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_ZQCR_PU_ODT_ONLY                BIT(25)
#define  MSCC_X_DDR_PHY_ZQCR_PU_ODT_ONLY(x)             ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQCR_DIS_NON_LIN_COMP(x)        ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_ZQCR_DIS_NON_LIN_COMP           BIT(26)
#define  MSCC_X_DDR_PHY_ZQCR_DIS_NON_LIN_COMP(x)        ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQCR_FORCE_ZCAL_VT_UPDATE(x)    ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_ZQCR_FORCE_ZCAL_VT_UPDATE       BIT(27)
#define  MSCC_X_DDR_PHY_ZQCR_FORCE_ZCAL_VT_UPDATE(x)    ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQCR_ZQCR_ZCTRL_UPPER(x)        (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_ZQCR_ZQCR_ZCTRL_UPPER           GENMASK(31,28)
#define  MSCC_X_DDR_PHY_ZQCR_ZQCR_ZCTRL_UPPER(x)        (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_ZQ0PR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x1a1)
#define  MSCC_F_DDR_PHY_ZQ0PR_ZQ0PR_ZQDIV(x)            (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ZQ0PR_ZQ0PR_ZQDIV               GENMASK(7,0)
#define  MSCC_X_DDR_PHY_ZQ0PR_ZQ0PR_ZQDIV(x)            (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_ASYM_DRV_PU(x)  (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_ASYM_DRV_PU     GENMASK(11,8)
#define  MSCC_X_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_ASYM_DRV_PU(x)  (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_ASYM_DRV_PD(x)  (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_ASYM_DRV_PD     GENMASK(15,12)
#define  MSCC_X_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_ASYM_DRV_PD(x)  (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_PU_ODT_ONLY(x)  (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_PU_ODT_ONLY     GENMASK(19,16)
#define  MSCC_X_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_PU_ODT_ONLY(x)  (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ0PR_ZQ0PR_PU_DRV_ADJUST(x)    (GENMASK(21,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_ZQ0PR_ZQ0PR_PU_DRV_ADJUST       GENMASK(21,20)
#define  MSCC_X_DDR_PHY_ZQ0PR_ZQ0PR_PU_DRV_ADJUST(x)    (((x) >> 20) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ0PR_ZQ0PR_PD_DRV_ADJUST(x)    (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ZQ0PR_ZQ0PR_PD_DRV_ADJUST       GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ZQ0PR_ZQ0PR_PD_DRV_ADJUST(x)    (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ0PR_ZQ0PR_ZCTRL_UPPER(x)      (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ZQ0PR_ZQ0PR_ZCTRL_UPPER         GENMASK(27,24)
#define  MSCC_X_DDR_PHY_ZQ0PR_ZQ0PR_ZCTRL_UPPER(x)      (((x) >> 24) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ0PR_ZQ0PR_RESERVED_31_28(x)   (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_ZQ0PR_ZQ0PR_RESERVED_31_28      GENMASK(31,28)
#define  MSCC_X_DDR_PHY_ZQ0PR_ZQ0PR_RESERVED_31_28(x)   (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_ZQ0DR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x1a2)
#define  MSCC_F_DDR_PHY_ZQ0DR_ZQ0DR_ZDATA(x)            (GENMASK(27,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ZQ0DR_ZQ0DR_ZDATA               GENMASK(27,0)
#define  MSCC_X_DDR_PHY_ZQ0DR_ZQ0DR_ZDATA(x)            (((x) >> 0) & GENMASK(27,0))
#define  MSCC_F_DDR_PHY_ZQ0DR_ZQ0DR_RESERVED_28(x)      ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_ZQ0DR_ZQ0DR_RESERVED_28         BIT(28)
#define  MSCC_X_DDR_PHY_ZQ0DR_ZQ0DR_RESERVED_28(x)      ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ0DR_ZQ0DR_ZSEGBYP(x)          ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_ZQ0DR_ZQ0DR_ZSEGBYP             BIT(29)
#define  MSCC_X_DDR_PHY_ZQ0DR_ZQ0DR_ZSEGBYP(x)          ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ0DR_ZQ0DR_ODT_ZDEN(x)         ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_ZQ0DR_ZQ0DR_ODT_ZDEN            BIT(30)
#define  MSCC_X_DDR_PHY_ZQ0DR_ZQ0DR_ODT_ZDEN(x)         ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ0DR_ZQ0DR_DRV_ZDEN(x)         ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_ZQ0DR_ZQ0DR_DRV_ZDEN            BIT(31)
#define  MSCC_X_DDR_PHY_ZQ0DR_ZQ0DR_DRV_ZDEN(x)         ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_ZQ0SR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x1a3)
#define  MSCC_F_DDR_PHY_ZQ0SR_ZQ0SR_ZPD(x)              (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ZQ0SR_ZQ0SR_ZPD                 GENMASK(1,0)
#define  MSCC_X_DDR_PHY_ZQ0SR_ZQ0SR_ZPD(x)              (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ0SR_ZQ0SR_ZPU(x)              (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_ZQ0SR_ZQ0SR_ZPU                 GENMASK(3,2)
#define  MSCC_X_DDR_PHY_ZQ0SR_ZQ0SR_ZPU(x)              (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ0SR_ZQ0SR_OPD(x)              (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_ZQ0SR_ZQ0SR_OPD                 GENMASK(5,4)
#define  MSCC_X_DDR_PHY_ZQ0SR_ZQ0SR_OPD(x)              (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ0SR_ZQ0SR_OPU(x)              (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ZQ0SR_ZQ0SR_OPU                 GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ZQ0SR_ZQ0SR_OPU(x)              (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ0SR_ZQ0SR_ZERR(x)             ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_ZQ0SR_ZQ0SR_ZERR                BIT(8)
#define  MSCC_X_DDR_PHY_ZQ0SR_ZQ0SR_ZERR(x)             ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ0SR_ZQ0SR_ZDONE(x)            ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_ZQ0SR_ZQ0SR_ZDONE               BIT(9)
#define  MSCC_X_DDR_PHY_ZQ0SR_ZQ0SR_ZDONE(x)            ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ0SR_ZQ0SR_PU_DRV_SAT(x)       ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_PHY_ZQ0SR_ZQ0SR_PU_DRV_SAT          BIT(10)
#define  MSCC_X_DDR_PHY_ZQ0SR_ZQ0SR_PU_DRV_SAT(x)       ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ0SR_ZQ0SR_PD_DRV_SAT(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_ZQ0SR_ZQ0SR_PD_DRV_SAT          BIT(11)
#define  MSCC_X_DDR_PHY_ZQ0SR_ZQ0SR_PD_DRV_SAT(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ0SR_ZQ0SR_RESERVED_31_12(x)   (GENMASK(31,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_ZQ0SR_ZQ0SR_RESERVED_31_12      GENMASK(31,12)
#define  MSCC_X_DDR_PHY_ZQ0SR_ZQ0SR_RESERVED_31_12(x)   (((x) >> 12) & GENMASK(19,0))

#define MSCC_DDR_PHY_ZQ1PR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x1a5)
#define  MSCC_F_DDR_PHY_ZQ1PR_ZQ1PR_ZQDIV(x)            (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ZQ1PR_ZQ1PR_ZQDIV               GENMASK(7,0)
#define  MSCC_X_DDR_PHY_ZQ1PR_ZQ1PR_ZQDIV(x)            (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_ASYM_DRV_PU(x)  (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_ASYM_DRV_PU     GENMASK(11,8)
#define  MSCC_X_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_ASYM_DRV_PU(x)  (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_ASYM_DRV_PD(x)  (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_ASYM_DRV_PD     GENMASK(15,12)
#define  MSCC_X_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_ASYM_DRV_PD(x)  (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_PU_ODT_ONLY(x)  (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_PU_ODT_ONLY     GENMASK(19,16)
#define  MSCC_X_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_PU_ODT_ONLY(x)  (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ1PR_ZQ1PR_PU_DRV_ADJUST(x)    (GENMASK(21,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_ZQ1PR_ZQ1PR_PU_DRV_ADJUST       GENMASK(21,20)
#define  MSCC_X_DDR_PHY_ZQ1PR_ZQ1PR_PU_DRV_ADJUST(x)    (((x) >> 20) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ1PR_ZQ1PR_PD_DRV_ADJUST(x)    (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ZQ1PR_ZQ1PR_PD_DRV_ADJUST       GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ZQ1PR_ZQ1PR_PD_DRV_ADJUST(x)    (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ1PR_ZQ1PR_ZCTRL_UPPER(x)      (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ZQ1PR_ZQ1PR_ZCTRL_UPPER         GENMASK(27,24)
#define  MSCC_X_DDR_PHY_ZQ1PR_ZQ1PR_ZCTRL_UPPER(x)      (((x) >> 24) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ1PR_ZQ1PR_RESERVED_31_28(x)   (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_ZQ1PR_ZQ1PR_RESERVED_31_28      GENMASK(31,28)
#define  MSCC_X_DDR_PHY_ZQ1PR_ZQ1PR_RESERVED_31_28(x)   (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_ZQ1DR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x1a6)
#define  MSCC_F_DDR_PHY_ZQ1DR_ZQ1DR_ZDATA(x)            (GENMASK(27,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ZQ1DR_ZQ1DR_ZDATA               GENMASK(27,0)
#define  MSCC_X_DDR_PHY_ZQ1DR_ZQ1DR_ZDATA(x)            (((x) >> 0) & GENMASK(27,0))
#define  MSCC_F_DDR_PHY_ZQ1DR_ZQ1DR_RESERVED_28(x)      ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_ZQ1DR_ZQ1DR_RESERVED_28         BIT(28)
#define  MSCC_X_DDR_PHY_ZQ1DR_ZQ1DR_RESERVED_28(x)      ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ1DR_ZQ1DR_ZSEGBYP(x)          ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_ZQ1DR_ZQ1DR_ZSEGBYP             BIT(29)
#define  MSCC_X_DDR_PHY_ZQ1DR_ZQ1DR_ZSEGBYP(x)          ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ1DR_ZQ1DR_ODT_ZDEN(x)         ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_ZQ1DR_ZQ1DR_ODT_ZDEN            BIT(30)
#define  MSCC_X_DDR_PHY_ZQ1DR_ZQ1DR_ODT_ZDEN(x)         ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ1DR_ZQ1DR_DRV_ZDEN(x)         ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_ZQ1DR_ZQ1DR_DRV_ZDEN            BIT(31)
#define  MSCC_X_DDR_PHY_ZQ1DR_ZQ1DR_DRV_ZDEN(x)         ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_ZQ1SR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x1a7)
#define  MSCC_F_DDR_PHY_ZQ1SR_ZQ1SR_ZPD(x)              (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ZQ1SR_ZQ1SR_ZPD                 GENMASK(1,0)
#define  MSCC_X_DDR_PHY_ZQ1SR_ZQ1SR_ZPD(x)              (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ1SR_ZQ1SR_ZPU(x)              (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_ZQ1SR_ZQ1SR_ZPU                 GENMASK(3,2)
#define  MSCC_X_DDR_PHY_ZQ1SR_ZQ1SR_ZPU(x)              (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ1SR_ZQ1SR_OPD(x)              (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_ZQ1SR_ZQ1SR_OPD                 GENMASK(5,4)
#define  MSCC_X_DDR_PHY_ZQ1SR_ZQ1SR_OPD(x)              (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ1SR_ZQ1SR_OPU(x)              (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ZQ1SR_ZQ1SR_OPU                 GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ZQ1SR_ZQ1SR_OPU(x)              (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ1SR_ZQ1SR_ZERR(x)             ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_ZQ1SR_ZQ1SR_ZERR                BIT(8)
#define  MSCC_X_DDR_PHY_ZQ1SR_ZQ1SR_ZERR(x)             ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ1SR_ZQ1SR_ZDONE(x)            ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_ZQ1SR_ZQ1SR_ZDONE               BIT(9)
#define  MSCC_X_DDR_PHY_ZQ1SR_ZQ1SR_ZDONE(x)            ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ1SR_ZQ1SR_PU_DRV_SAT(x)       ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_PHY_ZQ1SR_ZQ1SR_PU_DRV_SAT          BIT(10)
#define  MSCC_X_DDR_PHY_ZQ1SR_ZQ1SR_PU_DRV_SAT(x)       ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ1SR_ZQ1SR_PD_DRV_SAT(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_ZQ1SR_ZQ1SR_PD_DRV_SAT          BIT(11)
#define  MSCC_X_DDR_PHY_ZQ1SR_ZQ1SR_PD_DRV_SAT(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ1SR_ZQ1SR_RESERVED_31_12(x)   (GENMASK(31,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_ZQ1SR_ZQ1SR_RESERVED_31_12      GENMASK(31,12)
#define  MSCC_X_DDR_PHY_ZQ1SR_ZQ1SR_RESERVED_31_12(x)   (((x) >> 12) & GENMASK(19,0))

#define MSCC_DDR_PHY_ZQ2PR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x1a9)
#define  MSCC_F_DDR_PHY_ZQ2PR_ZQ2PR_ZQDIV(x)            (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ZQ2PR_ZQ2PR_ZQDIV               GENMASK(7,0)
#define  MSCC_X_DDR_PHY_ZQ2PR_ZQ2PR_ZQDIV(x)            (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_ASYM_DRV_PU(x)  (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_ASYM_DRV_PU     GENMASK(11,8)
#define  MSCC_X_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_ASYM_DRV_PU(x)  (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_ASYM_DRV_PD(x)  (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_ASYM_DRV_PD     GENMASK(15,12)
#define  MSCC_X_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_ASYM_DRV_PD(x)  (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_PU_ODT_ONLY(x)  (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_PU_ODT_ONLY     GENMASK(19,16)
#define  MSCC_X_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_PU_ODT_ONLY(x)  (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ2PR_ZQ2PR_PU_DRV_ADJUST(x)    (GENMASK(21,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_ZQ2PR_ZQ2PR_PU_DRV_ADJUST       GENMASK(21,20)
#define  MSCC_X_DDR_PHY_ZQ2PR_ZQ2PR_PU_DRV_ADJUST(x)    (((x) >> 20) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ2PR_ZQ2PR_PD_DRV_ADJUST(x)    (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ZQ2PR_ZQ2PR_PD_DRV_ADJUST       GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ZQ2PR_ZQ2PR_PD_DRV_ADJUST(x)    (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ2PR_ZQ2PR_ZCTRL_UPPER(x)      (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ZQ2PR_ZQ2PR_ZCTRL_UPPER         GENMASK(27,24)
#define  MSCC_X_DDR_PHY_ZQ2PR_ZQ2PR_ZCTRL_UPPER(x)      (((x) >> 24) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ2PR_ZQ2PR_RESERVED_31_28(x)   (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_ZQ2PR_ZQ2PR_RESERVED_31_28      GENMASK(31,28)
#define  MSCC_X_DDR_PHY_ZQ2PR_ZQ2PR_RESERVED_31_28(x)   (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_ZQ2DR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x1aa)
#define  MSCC_F_DDR_PHY_ZQ2DR_ZQ2DR_ZDATA(x)            (GENMASK(27,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ZQ2DR_ZQ2DR_ZDATA               GENMASK(27,0)
#define  MSCC_X_DDR_PHY_ZQ2DR_ZQ2DR_ZDATA(x)            (((x) >> 0) & GENMASK(27,0))
#define  MSCC_F_DDR_PHY_ZQ2DR_ZQ2DR_RESERVED_28(x)      ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_ZQ2DR_ZQ2DR_RESERVED_28         BIT(28)
#define  MSCC_X_DDR_PHY_ZQ2DR_ZQ2DR_RESERVED_28(x)      ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ2DR_ZQ2DR_ZSEGBYP(x)          ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_ZQ2DR_ZQ2DR_ZSEGBYP             BIT(29)
#define  MSCC_X_DDR_PHY_ZQ2DR_ZQ2DR_ZSEGBYP(x)          ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ2DR_ZQ2DR_ODT_ZDEN(x)         ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_ZQ2DR_ZQ2DR_ODT_ZDEN            BIT(30)
#define  MSCC_X_DDR_PHY_ZQ2DR_ZQ2DR_ODT_ZDEN(x)         ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ2DR_ZQ2DR_DRV_ZDEN(x)         ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_ZQ2DR_ZQ2DR_DRV_ZDEN            BIT(31)
#define  MSCC_X_DDR_PHY_ZQ2DR_ZQ2DR_DRV_ZDEN(x)         ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_ZQ2SR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x1ab)
#define  MSCC_F_DDR_PHY_ZQ2SR_ZQ2SR_ZPD(x)              (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ZQ2SR_ZQ2SR_ZPD                 GENMASK(1,0)
#define  MSCC_X_DDR_PHY_ZQ2SR_ZQ2SR_ZPD(x)              (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ2SR_ZQ2SR_ZPU(x)              (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_ZQ2SR_ZQ2SR_ZPU                 GENMASK(3,2)
#define  MSCC_X_DDR_PHY_ZQ2SR_ZQ2SR_ZPU(x)              (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ2SR_ZQ2SR_OPD(x)              (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_ZQ2SR_ZQ2SR_OPD                 GENMASK(5,4)
#define  MSCC_X_DDR_PHY_ZQ2SR_ZQ2SR_OPD(x)              (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ2SR_ZQ2SR_OPU(x)              (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ZQ2SR_ZQ2SR_OPU                 GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ZQ2SR_ZQ2SR_OPU(x)              (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ2SR_ZQ2SR_ZERR(x)             ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_ZQ2SR_ZQ2SR_ZERR                BIT(8)
#define  MSCC_X_DDR_PHY_ZQ2SR_ZQ2SR_ZERR(x)             ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ2SR_ZQ2SR_ZDONE(x)            ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_ZQ2SR_ZQ2SR_ZDONE               BIT(9)
#define  MSCC_X_DDR_PHY_ZQ2SR_ZQ2SR_ZDONE(x)            ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ2SR_ZQ2SR_PU_DRV_SAT(x)       ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_PHY_ZQ2SR_ZQ2SR_PU_DRV_SAT          BIT(10)
#define  MSCC_X_DDR_PHY_ZQ2SR_ZQ2SR_PU_DRV_SAT(x)       ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ2SR_ZQ2SR_PD_DRV_SAT(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_ZQ2SR_ZQ2SR_PD_DRV_SAT          BIT(11)
#define  MSCC_X_DDR_PHY_ZQ2SR_ZQ2SR_PD_DRV_SAT(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ2SR_ZQ2SR_RESERVED_31_12(x)   (GENMASK(31,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_ZQ2SR_ZQ2SR_RESERVED_31_12      GENMASK(31,12)
#define  MSCC_X_DDR_PHY_ZQ2SR_ZQ2SR_RESERVED_31_12(x)   (((x) >> 12) & GENMASK(19,0))

#define MSCC_DDR_PHY_ZQ3PR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x1ad)
#define  MSCC_F_DDR_PHY_ZQ3PR_ZQ3PR_ZQDIV(x)            (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ZQ3PR_ZQ3PR_ZQDIV               GENMASK(7,0)
#define  MSCC_X_DDR_PHY_ZQ3PR_ZQ3PR_ZQDIV(x)            (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_ASYM_DRV_PU(x)  (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_ASYM_DRV_PU     GENMASK(11,8)
#define  MSCC_X_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_ASYM_DRV_PU(x)  (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_ASYM_DRV_PD(x)  (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_ASYM_DRV_PD     GENMASK(15,12)
#define  MSCC_X_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_ASYM_DRV_PD(x)  (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_PU_ODT_ONLY(x)  (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_PU_ODT_ONLY     GENMASK(19,16)
#define  MSCC_X_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_PU_ODT_ONLY(x)  (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ3PR_ZQ3PR_PU_DRV_ADJUST(x)    (GENMASK(21,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_ZQ3PR_ZQ3PR_PU_DRV_ADJUST       GENMASK(21,20)
#define  MSCC_X_DDR_PHY_ZQ3PR_ZQ3PR_PU_DRV_ADJUST(x)    (((x) >> 20) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ3PR_ZQ3PR_PD_DRV_ADJUST(x)    (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_ZQ3PR_ZQ3PR_PD_DRV_ADJUST       GENMASK(23,22)
#define  MSCC_X_DDR_PHY_ZQ3PR_ZQ3PR_PD_DRV_ADJUST(x)    (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ3PR_ZQ3PR_ZCTRL_UPPER(x)      (GENMASK(27,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_ZQ3PR_ZQ3PR_ZCTRL_UPPER         GENMASK(27,24)
#define  MSCC_X_DDR_PHY_ZQ3PR_ZQ3PR_ZCTRL_UPPER(x)      (((x) >> 24) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_ZQ3PR_ZQ3PR_RESERVED_31_28(x)   (GENMASK(31,28) & ((x) << 28))
#define  MSCC_M_DDR_PHY_ZQ3PR_ZQ3PR_RESERVED_31_28      GENMASK(31,28)
#define  MSCC_X_DDR_PHY_ZQ3PR_ZQ3PR_RESERVED_31_28(x)   (((x) >> 28) & GENMASK(3,0))

#define MSCC_DDR_PHY_ZQ3DR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x1ae)
#define  MSCC_F_DDR_PHY_ZQ3DR_ZQ3DR_ZDATA(x)            (GENMASK(27,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ZQ3DR_ZQ3DR_ZDATA               GENMASK(27,0)
#define  MSCC_X_DDR_PHY_ZQ3DR_ZQ3DR_ZDATA(x)            (((x) >> 0) & GENMASK(27,0))
#define  MSCC_F_DDR_PHY_ZQ3DR_ZQ3DR_RESERVED_28(x)      ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_ZQ3DR_ZQ3DR_RESERVED_28         BIT(28)
#define  MSCC_X_DDR_PHY_ZQ3DR_ZQ3DR_RESERVED_28(x)      ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ3DR_ZQ3DR_ZSEGBYP(x)          ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_ZQ3DR_ZQ3DR_ZSEGBYP             BIT(29)
#define  MSCC_X_DDR_PHY_ZQ3DR_ZQ3DR_ZSEGBYP(x)          ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ3DR_ZQ3DR_ODT_ZDEN(x)         ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_ZQ3DR_ZQ3DR_ODT_ZDEN            BIT(30)
#define  MSCC_X_DDR_PHY_ZQ3DR_ZQ3DR_ODT_ZDEN(x)         ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ3DR_ZQ3DR_DRV_ZDEN(x)         ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_ZQ3DR_ZQ3DR_DRV_ZDEN            BIT(31)
#define  MSCC_X_DDR_PHY_ZQ3DR_ZQ3DR_DRV_ZDEN(x)         ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_ZQ3SR                   MSCC_IOREG(MSCC_TO_DDR_PHY,0x1af)
#define  MSCC_F_DDR_PHY_ZQ3SR_ZQ3SR_ZPD(x)              (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_ZQ3SR_ZQ3SR_ZPD                 GENMASK(1,0)
#define  MSCC_X_DDR_PHY_ZQ3SR_ZQ3SR_ZPD(x)              (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ3SR_ZQ3SR_ZPU(x)              (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_ZQ3SR_ZQ3SR_ZPU                 GENMASK(3,2)
#define  MSCC_X_DDR_PHY_ZQ3SR_ZQ3SR_ZPU(x)              (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ3SR_ZQ3SR_OPD(x)              (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_ZQ3SR_ZQ3SR_OPD                 GENMASK(5,4)
#define  MSCC_X_DDR_PHY_ZQ3SR_ZQ3SR_OPD(x)              (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ3SR_ZQ3SR_OPU(x)              (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_ZQ3SR_ZQ3SR_OPU                 GENMASK(7,6)
#define  MSCC_X_DDR_PHY_ZQ3SR_ZQ3SR_OPU(x)              (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_ZQ3SR_ZQ3SR_ZERR(x)             ((x) ? BIT(8) : 0)
#define  MSCC_M_DDR_PHY_ZQ3SR_ZQ3SR_ZERR                BIT(8)
#define  MSCC_X_DDR_PHY_ZQ3SR_ZQ3SR_ZERR(x)             ((x) & BIT(8) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ3SR_ZQ3SR_ZDONE(x)            ((x) ? BIT(9) : 0)
#define  MSCC_M_DDR_PHY_ZQ3SR_ZQ3SR_ZDONE               BIT(9)
#define  MSCC_X_DDR_PHY_ZQ3SR_ZQ3SR_ZDONE(x)            ((x) & BIT(9) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ3SR_ZQ3SR_PU_DRV_SAT(x)       ((x) ? BIT(10) : 0)
#define  MSCC_M_DDR_PHY_ZQ3SR_ZQ3SR_PU_DRV_SAT          BIT(10)
#define  MSCC_X_DDR_PHY_ZQ3SR_ZQ3SR_PU_DRV_SAT(x)       ((x) & BIT(10) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ3SR_ZQ3SR_PD_DRV_SAT(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_ZQ3SR_ZQ3SR_PD_DRV_SAT          BIT(11)
#define  MSCC_X_DDR_PHY_ZQ3SR_ZQ3SR_PD_DRV_SAT(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_ZQ3SR_ZQ3SR_RESERVED_31_12(x)   (GENMASK(31,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_ZQ3SR_ZQ3SR_RESERVED_31_12      GENMASK(31,12)
#define  MSCC_X_DDR_PHY_ZQ3SR_ZQ3SR_RESERVED_31_12(x)   (((x) >> 12) & GENMASK(19,0))

#define MSCC_DDR_PHY_DX0GCR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1c0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_DXEN(x)         ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_DXEN            BIT(0)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_DXEN(x)         ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_DXIOM(x)        ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_DXIOM           BIT(1)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_DXIOM(x)        ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_DQSGOE(x)       ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_DQSGOE          BIT(2)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_DQSGOE(x)       ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_DQSGODT(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_DQSGODT         BIT(3)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_DQSGODT(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_4(x)   ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_4      BIT(4)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_4(x)   ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_DQSGPDR(x)      ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_DQSGPDR         BIT(5)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_DQSGPDR(x)      ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_6(x)   ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_6      BIT(6)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_6(x)   ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_PDRAL(x)        (GENMASK(8,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_PDRAL           GENMASK(8,7)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_PDRAL(x)        (((x) >> 7) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_RTTOH(x)        (GENMASK(10,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_RTTOH           GENMASK(10,9)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_RTTOH(x)        (((x) >> 9) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_RTTOAL(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_RTTOAL          BIT(11)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_RTTOAL(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_DQSSEPDR(x)     ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_DQSSEPDR        BIT(12)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_DQSSEPDR(x)     ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_DQSNSEPDR(x)    ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_DQSNSEPDR       BIT(13)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_DQSNSEPDR(x)    ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_PLLRST(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_PLLRST          BIT(16)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_PLLRST(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_PLLPD(x)        ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_PLLPD           BIT(17)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_PLLPD(x)        ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_GSHIFT(x)       ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_GSHIFT          BIT(18)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_GSHIFT(x)       ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_PLLBYP(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_PLLBYP          BIT(19)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_PLLBYP(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_RDDLY(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_RDDLY           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_RDDLY(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_29_24(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_29_24     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_29_24(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_MDLEN(x)        ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_MDLEN           BIT(30)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_MDLEN(x)        ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR0_DX0GCR0_CALBYP(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR0_DX0GCR0_CALBYP          BIT(31)
#define  MSCC_X_DDR_PHY_DX0GCR0_DX0GCR0_CALBYP(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX0GCR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1c1)
#define  MSCC_F_DDR_PHY_DX0GCR1_DX0GCR1_RESERVED_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0GCR1_DX0GCR1_RESERVED_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX0GCR1_DX0GCR1_RESERVED_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX0GCR1_DX0GCR1_DXPDRMODE(x)    (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0GCR1_DX0GCR1_DXPDRMODE       GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX0GCR1_DX0GCR1_DXPDRMODE(x)    (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX0GCR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1c2)
#define  MSCC_F_DDR_PHY_DX0GCR2_DX0GCR2_DXTEMODE(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0GCR2_DX0GCR2_DXTEMODE        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX0GCR2_DX0GCR2_DXTEMODE(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX0GCR2_DX0GCR2_DXOEMODE(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0GCR2_DX0GCR2_DXOEMODE        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX0GCR2_DX0GCR2_DXOEMODE(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX0GCR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1c3)
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_DSPDRMODE(x)    (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_DSPDRMODE       GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_DSPDRMODE(x)    (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_DSTEMODE(x)     (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_DSTEMODE        GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_DSTEMODE(x)     (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_DSOEMODE(x)     (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_DSOEMODE        GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_DSOEMODE(x)     (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_DMPDRMODE(x)    (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_DMPDRMODE       GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_DMPDRMODE(x)    (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_DMTEMODE(x)     (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_DMTEMODE        GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_DMTEMODE(x)     (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_DMOEMODE(x)     (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_DMOEMODE        GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_DMOEMODE(x)     (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_17_16(x)  (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_17_16     GENMASK(17,16)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_17_16(x)  (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_OEBVT(x)        ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_OEBVT           BIT(18)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_OEBVT(x)        ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_PDRBVT(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_PDRBVT          BIT(19)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_PDRBVT(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_TEBVT(x)        ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_TEBVT           BIT(20)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_TEBVT(x)        ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_WDSBVT(x)       ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_WDSBVT          BIT(21)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_WDSBVT(x)       ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_RDSBVT(x)       ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_RDSBVT          BIT(22)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_RDSBVT(x)       ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_RGSLVT(x)       ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_RGSLVT          BIT(23)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_RGSLVT(x)       ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_WLLVT(x)        ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_WLLVT           BIT(24)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_WLLVT(x)        ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_WDLVT(x)        ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_WDLVT           BIT(25)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_WDLVT(x)        ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_RDLVT(x)        ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_RDLVT           BIT(26)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_RDLVT(x)        ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_RGLVT(x)        ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_RGLVT           BIT(27)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_RGLVT(x)        ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_WDBVT(x)        ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_WDBVT           BIT(28)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_WDBVT(x)        ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_RDBVT(x)        ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_RDBVT           BIT(29)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_RDBVT(x)        ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_WDMBVT(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_WDMBVT          BIT(30)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_WDMBVT(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR3_DX0GCR3_RDMBVT(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR3_DX0GCR3_RDMBVT          BIT(31)
#define  MSCC_X_DDR_PHY_DX0GCR3_DX0GCR3_RDMBVT(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX0GCR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1c4)
#define  MSCC_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIMON(x)    (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIMON       GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIMON(x)    (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIEN(x)     (GENMASK(5,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIEN        GENMASK(5,2)
#define  MSCC_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIEN(x)     (((x) >> 2) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFSSEL(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFSSEL       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFSSEL(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFESEL(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFESEL       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFESEL(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_24_22(x)  (GENMASK(24,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_24_22     GENMASK(24,22)
#define  MSCC_X_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_24_22(x)  (((x) >> 22) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFSEN(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFSEN        BIT(25)
#define  MSCC_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFSEN(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFEEN(x)     (GENMASK(27,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFEEN        GENMASK(27,26)
#define  MSCC_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFEEN(x)     (((x) >> 26) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFPEN(x)     ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFPEN        BIT(28)
#define  MSCC_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFPEN(x)     ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIOM(x)     (GENMASK(31,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIOM        GENMASK(31,29)
#define  MSCC_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIOM(x)     (((x) >> 29) & GENMASK(2,0))

#define MSCC_DDR_PHY_DX0GCR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1c5)
#define  MSCC_F_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX0GCR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1c6)
#define  MSCC_F_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR0(x)   (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR0      GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR0(x)   (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR1(x)   (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR1      GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR1(x)   (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR2(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR2      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR2(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR3(x)   (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR3      GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR3(x)   (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX0GCR7                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1c7)
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DSPDRMODE(x)  (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DSPDRMODE     GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DSPDRMODE(x)  (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DSTEMODE(x)   (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DSTEMODE      GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DSTEMODE(x)   (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DSOEMODE(x)   (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DSOEMODE      GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DSOEMODE(x)   (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DXPDRMODE(x)  (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DXPDRMODE     GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DXPDRMODE(x)  (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DXTEMODE(x)   (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DXTEMODE      GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DXTEMODE(x)   (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DXOEMODE(x)   (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DXOEMODE      GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DXOEMODE(x)   (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGOE(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGOE        BIT(16)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGOE(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGODT(x)    ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGODT       BIT(17)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGODT(x)    ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_18(x)  ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_18     BIT(18)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_18(x)  ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGPDR(x)    ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGPDR       BIT(19)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGPDR(x)    ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_20(x)  ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_20     BIT(20)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_20(x)  ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSSEPDR(x)   ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSSEPDR      BIT(21)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSSEPDR(x)   ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSNSEPDR(x)  ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSNSEPDR     BIT(22)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSNSEPDR(x)  ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_X4RTTOH(x)      (GENMASK(24,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_X4RTTOH         GENMASK(24,23)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_X4RTTOH(x)      (((x) >> 23) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_X4RTTOAL(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_X4RTTOAL        BIT(25)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_X4RTTOAL(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_X4RDDLY(x)      (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_X4RDDLY         GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_X4RDDLY(x)      (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX0GCR8                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1c8)
#define  MSCC_F_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX0GCR9                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1c9)
#define  MSCC_F_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX0BDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x1d0)
#define  MSCC_F_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ0WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ0WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ0WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ1WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ1WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ1WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ2WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ2WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ2WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ3WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ3WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ3WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX0BDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x1d1)
#define  MSCC_F_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ4WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ4WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ4WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ5WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ5WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ5WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ6WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ6WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ6WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ7WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ7WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ7WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX0BDLR2                MSCC_IOREG(MSCC_TO_DDR_PHY,0x1d2)
#define  MSCC_F_DDR_PHY_DX0BDLR2_DX0BDLR2_DMWBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0BDLR2_DX0BDLR2_DMWBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX0BDLR2_DX0BDLR2_DMWBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR2_DX0BDLR2_DSWBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0BDLR2_DX0BDLR2_DSWBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0BDLR2_DX0BDLR2_DSWBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR2_DX0BDLR2_DSOEBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0BDLR2_DX0BDLR2_DSOEBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0BDLR2_DX0BDLR2_DSOEBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX0BDLR3                MSCC_IOREG(MSCC_TO_DDR_PHY,0x1d4)
#define  MSCC_F_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ0RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ0RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ0RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ1RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ1RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ1RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ2RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ2RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ2RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ3RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ3RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ3RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX0BDLR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x1d5)
#define  MSCC_F_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ4RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ4RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ4RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ5RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ5RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ5RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ6RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ6RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ6RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ7RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ7RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ7RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX0BDLR5                MSCC_IOREG(MSCC_TO_DDR_PHY,0x1d6)
#define  MSCC_F_DDR_PHY_DX0BDLR5_DX0BDLR5_DMRBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0BDLR5_DX0BDLR5_DMRBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX0BDLR5_DX0BDLR5_DMRBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR5_DX0BDLR5_DSRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0BDLR5_DX0BDLR5_DSRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0BDLR5_DX0BDLR5_DSRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR5_DX0BDLR5_DSNRBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0BDLR5_DX0BDLR5_DSNRBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0BDLR5_DX0BDLR5_DSNRBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX0BDLR6                MSCC_IOREG(MSCC_TO_DDR_PHY,0x1d8)
#define  MSCC_F_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX0BDLR6_DX0BDLR6_PDRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0BDLR6_DX0BDLR6_PDRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0BDLR6_DX0BDLR6_PDRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR6_DX0BDLR6_TERBD(x)      (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0BDLR6_DX0BDLR6_TERBD         GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0BDLR6_DX0BDLR6_TERBD(x)      (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX0BDLR7                MSCC_IOREG(MSCC_TO_DDR_PHY,0x1d9)
#define  MSCC_F_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DMWBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DMWBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DMWBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DSWBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DSWBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DSWBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DSOEBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DSOEBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DSOEBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX0BDLR8                MSCC_IOREG(MSCC_TO_DDR_PHY,0x1da)
#define  MSCC_F_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DMRBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DMRBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DMRBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DSRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DSRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DSRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DSNRBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DSNRBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DSNRBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX0BDLR9                MSCC_IOREG(MSCC_TO_DDR_PHY,0x1db)
#define  MSCC_F_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX0BDLR9_DX0BDLR9_X4PDRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0BDLR9_DX0BDLR9_X4PDRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX0BDLR9_DX0BDLR9_X4PDRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0BDLR9_DX0BDLR9_X4TERBD(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0BDLR9_DX0BDLR9_X4TERBD       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX0BDLR9_DX0BDLR9_X4TERBD(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX0LCDLR0               MSCC_IOREG(MSCC_TO_DDR_PHY,0x1e0)
#define  MSCC_F_DDR_PHY_DX0LCDLR0_DX0LCDLR0_WLD(x)      (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0LCDLR0_DX0LCDLR0_WLD         GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX0LCDLR0_DX0LCDLR0_WLD(x)      (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR0_DX0LCDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX0LCDLR0_DX0LCDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX0LCDLR0_DX0LCDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR0_DX0LCDLR0_X4WLD(x)    (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0LCDLR0_DX0LCDLR0_X4WLD       GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX0LCDLR0_DX0LCDLR0_X4WLD(x)    (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR0_DX0LCDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX0LCDLR0_DX0LCDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX0LCDLR0_DX0LCDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX0LCDLR1               MSCC_IOREG(MSCC_TO_DDR_PHY,0x1e1)
#define  MSCC_F_DDR_PHY_DX0LCDLR1_DX0LCDLR1_WDQD(x)     (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0LCDLR1_DX0LCDLR1_WDQD        GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX0LCDLR1_DX0LCDLR1_WDQD(x)     (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR1_DX0LCDLR1_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX0LCDLR1_DX0LCDLR1_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX0LCDLR1_DX0LCDLR1_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR1_DX0LCDLR1_X4WDQD(x)   (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0LCDLR1_DX0LCDLR1_X4WDQD      GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX0LCDLR1_DX0LCDLR1_X4WDQD(x)   (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR1_DX0LCDLR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX0LCDLR1_DX0LCDLR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX0LCDLR1_DX0LCDLR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX0LCDLR2               MSCC_IOREG(MSCC_TO_DDR_PHY,0x1e2)
#define  MSCC_F_DDR_PHY_DX0LCDLR2_DX0LCDLR2_DQSGD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0LCDLR2_DX0LCDLR2_DQSGD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX0LCDLR2_DX0LCDLR2_DQSGD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR2_DX0LCDLR2_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX0LCDLR2_DX0LCDLR2_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX0LCDLR2_DX0LCDLR2_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR2_DX0LCDLR2_X4DQSGD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0LCDLR2_DX0LCDLR2_X4DQSGD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX0LCDLR2_DX0LCDLR2_X4DQSGD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR2_DX0LCDLR2_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX0LCDLR2_DX0LCDLR2_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX0LCDLR2_DX0LCDLR2_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX0LCDLR3               MSCC_IOREG(MSCC_TO_DDR_PHY,0x1e3)
#define  MSCC_F_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RDQSD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RDQSD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RDQSD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR3_DX0LCDLR3_X4RDQSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0LCDLR3_DX0LCDLR3_X4RDQSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX0LCDLR3_DX0LCDLR3_X4RDQSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX0LCDLR4               MSCC_IOREG(MSCC_TO_DDR_PHY,0x1e4)
#define  MSCC_F_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RDQSND(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RDQSND      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RDQSND(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR4_DX0LCDLR4_X4RDQSND(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0LCDLR4_DX0LCDLR4_X4RDQSND     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX0LCDLR4_DX0LCDLR4_X4RDQSND(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX0LCDLR5               MSCC_IOREG(MSCC_TO_DDR_PHY,0x1e5)
#define  MSCC_F_DDR_PHY_DX0LCDLR5_DX0LCDLR5_DQSGSD(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0LCDLR5_DX0LCDLR5_DQSGSD      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX0LCDLR5_DX0LCDLR5_DQSGSD(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR5_DX0LCDLR5_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX0LCDLR5_DX0LCDLR5_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX0LCDLR5_DX0LCDLR5_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR5_DX0LCDLR5_X4DQSGSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0LCDLR5_DX0LCDLR5_X4DQSGSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX0LCDLR5_DX0LCDLR5_X4DQSGSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0LCDLR5_DX0LCDLR5_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX0LCDLR5_DX0LCDLR5_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX0LCDLR5_DX0LCDLR5_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX0MDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x1e8)
#define  MSCC_F_DDR_PHY_DX0MDLR0_DX0MDLR0_IPRD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0MDLR0_DX0MDLR0_IPRD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX0MDLR0_DX0MDLR0_IPRD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0MDLR0_DX0MDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX0MDLR0_DX0MDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX0MDLR0_DX0MDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX0MDLR0_DX0MDLR0_TPRD(x)       (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0MDLR0_DX0MDLR0_TPRD          GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX0MDLR0_DX0MDLR0_TPRD(x)       (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0MDLR0_DX0MDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX0MDLR0_DX0MDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX0MDLR0_DX0MDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX0MDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x1e9)
#define  MSCC_F_DDR_PHY_DX0MDLR1_DX0MDLR1_MDLD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0MDLR1_DX0MDLR1_MDLD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX0MDLR1_DX0MDLR1_MDLD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0MDLR1_DX0MDLR1_RESERVED_31_9(x)  (GENMASK(31,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX0MDLR1_DX0MDLR1_RESERVED_31_9     GENMASK(31,9)
#define  MSCC_X_DDR_PHY_DX0MDLR1_DX0MDLR1_RESERVED_31_9(x)  (((x) >> 9) & GENMASK(22,0))

#define MSCC_DDR_PHY_DX0GTR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1f0)
#define  MSCC_F_DDR_PHY_DX0GTR0_DX0GTR0_DGSL(x)         (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0GTR0_DX0GTR0_DGSL            GENMASK(4,0)
#define  MSCC_X_DDR_PHY_DX0GTR0_DX0GTR0_DGSL(x)         (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_7_5(x)  (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_7_5     GENMASK(7,5)
#define  MSCC_X_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_7_5(x)  (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX0GTR0_DX0GTR0_X4DGSL(x)       (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0GTR0_DX0GTR0_X4DGSL          GENMASK(12,8)
#define  MSCC_X_DDR_PHY_DX0GTR0_DX0GTR0_X4DGSL(x)       (((x) >> 8) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX0GTR0_DX0GTR0_WLSL(x)         (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0GTR0_DX0GTR0_WLSL            GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX0GTR0_DX0GTR0_WLSL(x)         (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GTR0_DX0GTR0_X4WLSL(x)       (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX0GTR0_DX0GTR0_X4WLSL          GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX0GTR0_DX0GTR0_X4WLSL(x)       (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX0RSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1f4)
#define  MSCC_F_DDR_PHY_DX0RSR0_DX0RSR0_QSGERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0RSR0_DX0RSR0_QSGERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX0RSR0_DX0RSR0_QSGERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX0RSR0_DX0RSR0_X4QSGERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0RSR0_DX0RSR0_X4QSGERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX0RSR0_DX0RSR0_X4QSGERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX0RSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1f5)
#define  MSCC_F_DDR_PHY_DX0RSR1_DX0RSR1_RDLVLERR(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0RSR1_DX0RSR1_RDLVLERR        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX0RSR1_DX0RSR1_RDLVLERR(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX0RSR1_DX0RSR1_X4RDLVLERR(x)   (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0RSR1_DX0RSR1_X4RDLVLERR      GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX0RSR1_DX0RSR1_X4RDLVLERR(x)   (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX0RSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1f6)
#define  MSCC_F_DDR_PHY_DX0RSR2_DX0RSR2_WLAWN(x)        (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0RSR2_DX0RSR2_WLAWN           GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX0RSR2_DX0RSR2_WLAWN(x)        (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX0RSR2_DX0RSR2_X4WLAWN(x)      (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0RSR2_DX0RSR2_X4WLAWN         GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX0RSR2_DX0RSR2_X4WLAWN(x)      (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX0RSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1f7)
#define  MSCC_F_DDR_PHY_DX0RSR3_DX0RSR3_WLAERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0RSR3_DX0RSR3_WLAERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX0RSR3_DX0RSR3_WLAERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX0RSR3_DX0RSR3_X4WLAERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0RSR3_DX0RSR3_X4WLAERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX0RSR3_DX0RSR3_X4WLAERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX0GSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1f8)
#define  MSCC_F_DDR_PHY_DX0GSR0_DX0GSR0_WDQCAL(x)       ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR0_DX0GSR0_WDQCAL          BIT(0)
#define  MSCC_X_DDR_PHY_DX0GSR0_DX0GSR0_WDQCAL(x)       ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR0_DX0GSR0_RDQSCAL(x)      ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR0_DX0GSR0_RDQSCAL         BIT(1)
#define  MSCC_X_DDR_PHY_DX0GSR0_DX0GSR0_RDQSCAL(x)      ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR0_DX0GSR0_RDQSNCAL(x)     ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR0_DX0GSR0_RDQSNCAL        BIT(2)
#define  MSCC_X_DDR_PHY_DX0GSR0_DX0GSR0_RDQSNCAL(x)     ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR0_DX0GSR0_GDQSCAL(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR0_DX0GSR0_GDQSCAL         BIT(3)
#define  MSCC_X_DDR_PHY_DX0GSR0_DX0GSR0_GDQSCAL(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR0_DX0GSR0_WLCAL(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR0_DX0GSR0_WLCAL           BIT(4)
#define  MSCC_X_DDR_PHY_DX0GSR0_DX0GSR0_WLCAL(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR0_DX0GSR0_WLDONE(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR0_DX0GSR0_WLDONE          BIT(5)
#define  MSCC_X_DDR_PHY_DX0GSR0_DX0GSR0_WLDONE(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR0_DX0GSR0_WLERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR0_DX0GSR0_WLERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX0GSR0_DX0GSR0_WLERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR0_DX0GSR0_WLPRD(x)        (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX0GSR0_DX0GSR0_WLPRD           GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX0GSR0_DX0GSR0_WLPRD(x)        (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0GSR0_DX0GSR0_DPLOCK(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR0_DX0GSR0_DPLOCK          BIT(16)
#define  MSCC_X_DDR_PHY_DX0GSR0_DX0GSR0_DPLOCK(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR0_DX0GSR0_GDQSPRD(x)      (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX0GSR0_DX0GSR0_GDQSPRD         GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX0GSR0_DX0GSR0_GDQSPRD(x)      (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0GSR0_DX0GSR0_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX0GSR0_DX0GSR0_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX0GSR0_DX0GSR0_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GSR0_DX0GSR0_WLDQ(x)         ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR0_DX0GSR0_WLDQ            BIT(30)
#define  MSCC_X_DDR_PHY_DX0GSR0_DX0GSR0_WLDQ(x)         ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR0_DX0GSR0_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR0_DX0GSR0_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX0GSR0_DX0GSR0_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX0GSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1f9)
#define  MSCC_F_DDR_PHY_DX0GSR1_DX0GSR1_DLTDONE(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR1_DX0GSR1_DLTDONE         BIT(0)
#define  MSCC_X_DDR_PHY_DX0GSR1_DX0GSR1_DLTDONE(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR1_DX0GSR1_DLTCODE(x)      (GENMASK(24,1) & ((x) << 1))
#define  MSCC_M_DDR_PHY_DX0GSR1_DX0GSR1_DLTCODE         GENMASK(24,1)
#define  MSCC_X_DDR_PHY_DX0GSR1_DX0GSR1_DLTCODE(x)      (((x) >> 1) & GENMASK(23,0))
#define  MSCC_F_DDR_PHY_DX0GSR1_DX0GSR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX0GSR1_DX0GSR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX0GSR1_DX0GSR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX0GSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1fa)
#define  MSCC_F_DDR_PHY_DX0GSR2_DX0GSR2_RDERR(x)        ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR2_DX0GSR2_RDERR           BIT(0)
#define  MSCC_X_DDR_PHY_DX0GSR2_DX0GSR2_RDERR(x)        ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR2_DX0GSR2_RDWN(x)         ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR2_DX0GSR2_RDWN            BIT(1)
#define  MSCC_X_DDR_PHY_DX0GSR2_DX0GSR2_RDWN(x)         ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR2_DX0GSR2_WDERR(x)        ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR2_DX0GSR2_WDERR           BIT(2)
#define  MSCC_X_DDR_PHY_DX0GSR2_DX0GSR2_WDERR(x)        ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR2_DX0GSR2_WDWN(x)         ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR2_DX0GSR2_WDWN            BIT(3)
#define  MSCC_X_DDR_PHY_DX0GSR2_DX0GSR2_WDWN(x)         ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR2_DX0GSR2_REERR(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR2_DX0GSR2_REERR           BIT(4)
#define  MSCC_X_DDR_PHY_DX0GSR2_DX0GSR2_REERR(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR2_DX0GSR2_REWN(x)         ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR2_DX0GSR2_REWN            BIT(5)
#define  MSCC_X_DDR_PHY_DX0GSR2_DX0GSR2_REWN(x)         ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR2_DX0GSR2_WEERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR2_DX0GSR2_WEERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX0GSR2_DX0GSR2_WEERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR2_DX0GSR2_WEWN(x)         ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR2_DX0GSR2_WEWN            BIT(7)
#define  MSCC_X_DDR_PHY_DX0GSR2_DX0GSR2_WEWN(x)         ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR2_DX0GSR2_ESTAT(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0GSR2_DX0GSR2_ESTAT           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX0GSR2_DX0GSR2_ESTAT(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GSR2_DX0GSR2_DBDQ(x)         (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX0GSR2_DX0GSR2_DBDQ            GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX0GSR2_DX0GSR2_DBDQ(x)         (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX0GSR2_DX0GSR2_SRDERR(x)       ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR2_DX0GSR2_SRDERR          BIT(20)
#define  MSCC_X_DDR_PHY_DX0GSR2_DX0GSR2_SRDERR(x)       ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR2_DX0GSR2_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR2_DX0GSR2_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX0GSR2_DX0GSR2_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR2_DX0GSR2_GSDQSCAL(x)     ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR2_DX0GSR2_GSDQSCAL        BIT(22)
#define  MSCC_X_DDR_PHY_DX0GSR2_DX0GSR2_GSDQSCAL(x)     ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR2_DX0GSR2_GSDQSPRD(x)     (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX0GSR2_DX0GSR2_GSDQSPRD        GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX0GSR2_DX0GSR2_GSDQSPRD(x)     (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX0GSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1fb)
#define  MSCC_F_DDR_PHY_DX0GSR3_DX0GSR3_SRDPC(x)        (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0GSR3_DX0GSR3_SRDPC           GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX0GSR3_DX0GSR3_SRDPC(x)        (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GSR3_DX0GSR3_RESERVED_7_2(x)  (GENMASK(7,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX0GSR3_DX0GSR3_RESERVED_7_2     GENMASK(7,2)
#define  MSCC_X_DDR_PHY_DX0GSR3_DX0GSR3_RESERVED_7_2(x)  (((x) >> 2) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX0GSR3_DX0GSR3_HVERR(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0GSR3_DX0GSR3_HVERR           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX0GSR3_DX0GSR3_HVERR(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GSR3_DX0GSR3_HVWRN(x)        (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX0GSR3_DX0GSR3_HVWRN           GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX0GSR3_DX0GSR3_HVWRN(x)        (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GSR3_DX0GSR3_DVERR(x)        (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0GSR3_DX0GSR3_DVERR           GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX0GSR3_DX0GSR3_DVERR(x)        (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GSR3_DX0GSR3_DVWRN(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX0GSR3_DX0GSR3_DVWRN           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX0GSR3_DX0GSR3_DVWRN(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GSR3_DX0GSR3_ESTAT(x)        (GENMASK(26,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX0GSR3_DX0GSR3_ESTAT           GENMASK(26,24)
#define  MSCC_X_DDR_PHY_DX0GSR3_DX0GSR3_ESTAT(x)        (((x) >> 24) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX0GSR3_DX0GSR3_RESERVED_31_27(x)  (GENMASK(31,27) & ((x) << 27))
#define  MSCC_M_DDR_PHY_DX0GSR3_DX0GSR3_RESERVED_31_27     GENMASK(31,27)
#define  MSCC_X_DDR_PHY_DX0GSR3_DX0GSR3_RESERVED_31_27(x)  (((x) >> 27) & GENMASK(4,0))

#define MSCC_DDR_PHY_DX0GSR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1fc)
#define  MSCC_F_DDR_PHY_DX0GSR4_DX0GSR4_X4WDQCAL(x)     ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR4_DX0GSR4_X4WDQCAL        BIT(0)
#define  MSCC_X_DDR_PHY_DX0GSR4_DX0GSR4_X4WDQCAL(x)     ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR4_DX0GSR4_X4RDQSCAL(x)    ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR4_DX0GSR4_X4RDQSCAL       BIT(1)
#define  MSCC_X_DDR_PHY_DX0GSR4_DX0GSR4_X4RDQSCAL(x)    ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR4_DX0GSR4_X4RDQSNCAL(x)   ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR4_DX0GSR4_X4RDQSNCAL      BIT(2)
#define  MSCC_X_DDR_PHY_DX0GSR4_DX0GSR4_X4RDQSNCAL(x)   ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR4_DX0GSR4_X4GDQSCAL(x)    ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR4_DX0GSR4_X4GDQSCAL       BIT(3)
#define  MSCC_X_DDR_PHY_DX0GSR4_DX0GSR4_X4GDQSCAL(x)    ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR4_DX0GSR4_X4WLCAL(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR4_DX0GSR4_X4WLCAL         BIT(4)
#define  MSCC_X_DDR_PHY_DX0GSR4_DX0GSR4_X4WLCAL(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR4_DX0GSR4_X4WLDONE(x)     ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR4_DX0GSR4_X4WLDONE        BIT(5)
#define  MSCC_X_DDR_PHY_DX0GSR4_DX0GSR4_X4WLDONE(x)     ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR4_DX0GSR4_X4WLERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR4_DX0GSR4_X4WLERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX0GSR4_DX0GSR4_X4WLERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR4_DX0GSR4_X4WLPRD(x)      (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX0GSR4_DX0GSR4_X4WLPRD         GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX0GSR4_DX0GSR4_X4WLPRD(x)      (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0GSR4_DX0GSR4_X4DPLOCK(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR4_DX0GSR4_X4DPLOCK        BIT(16)
#define  MSCC_X_DDR_PHY_DX0GSR4_DX0GSR4_X4DPLOCK(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR4_DX0GSR4_X4GDQSPRD(x)    (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX0GSR4_DX0GSR4_X4GDQSPRD       GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX0GSR4_DX0GSR4_X4GDQSPRD(x)    (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX0GSR4_DX0GSR4_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX0GSR4_DX0GSR4_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX0GSR4_DX0GSR4_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GSR4_DX0GSR4_X4WLDQ(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR4_DX0GSR4_X4WLDQ          BIT(30)
#define  MSCC_X_DDR_PHY_DX0GSR4_DX0GSR4_X4WLDQ(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR4_DX0GSR4_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR4_DX0GSR4_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX0GSR4_DX0GSR4_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX0GSR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1fd)
#define  MSCC_F_DDR_PHY_DX0GSR5_DX0GSR5_X4RDERR(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR5_DX0GSR5_X4RDERR         BIT(0)
#define  MSCC_X_DDR_PHY_DX0GSR5_DX0GSR5_X4RDERR(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR5_DX0GSR5_X4RDWN(x)       ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR5_DX0GSR5_X4RDWN          BIT(1)
#define  MSCC_X_DDR_PHY_DX0GSR5_DX0GSR5_X4RDWN(x)       ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR5_DX0GSR5_X4WDERR(x)      ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR5_DX0GSR5_X4WDERR         BIT(2)
#define  MSCC_X_DDR_PHY_DX0GSR5_DX0GSR5_X4WDERR(x)      ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR5_DX0GSR5_X4WDWN(x)       ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR5_DX0GSR5_X4WDWN          BIT(3)
#define  MSCC_X_DDR_PHY_DX0GSR5_DX0GSR5_X4WDWN(x)       ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR5_DX0GSR5_X4REERR(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR5_DX0GSR5_X4REERR         BIT(4)
#define  MSCC_X_DDR_PHY_DX0GSR5_DX0GSR5_X4REERR(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR5_DX0GSR5_X4REWN(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR5_DX0GSR5_X4REWN          BIT(5)
#define  MSCC_X_DDR_PHY_DX0GSR5_DX0GSR5_X4REWN(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR5_DX0GSR5_X4WEERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR5_DX0GSR5_X4WEERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX0GSR5_DX0GSR5_X4WEERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR5_DX0GSR5_X4WEWN(x)       ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR5_DX0GSR5_X4WEWN          BIT(7)
#define  MSCC_X_DDR_PHY_DX0GSR5_DX0GSR5_X4WEWN(x)       ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR5_DX0GSR5_X4ESTAT(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0GSR5_DX0GSR5_X4ESTAT         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX0GSR5_DX0GSR5_X4ESTAT(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GSR5_DX0GSR5_RESERVED_19_12(x)  (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX0GSR5_DX0GSR5_RESERVED_19_12     GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX0GSR5_DX0GSR5_RESERVED_19_12(x)  (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX0GSR5_DX0GSR5_X4SRDERR(x)     ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR5_DX0GSR5_X4SRDERR        BIT(20)
#define  MSCC_X_DDR_PHY_DX0GSR5_DX0GSR5_X4SRDERR(x)     ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR5_DX0GSR5_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR5_DX0GSR5_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX0GSR5_DX0GSR5_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR5_DX0GSR5_X4GSDQSCAL(x)   ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX0GSR5_DX0GSR5_X4GSDQSCAL      BIT(22)
#define  MSCC_X_DDR_PHY_DX0GSR5_DX0GSR5_X4GSDQSCAL(x)   ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX0GSR5_DX0GSR5_X4GSDQSPRD(x)   (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX0GSR5_DX0GSR5_X4GSDQSPRD      GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX0GSR5_DX0GSR5_X4GSDQSPRD(x)   (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX0GSR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x1fe)
#define  MSCC_F_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GSR6_DX0GSR6_X4SRDPC(x)      (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX0GSR6_DX0GSR6_X4SRDPC         GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX0GSR6_DX0GSR6_X4SRDPC(x)      (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_7_4(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_7_4     GENMASK(7,4)
#define  MSCC_X_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_7_4(x)  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GSR6_DX0GSR6_X4HVERR(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX0GSR6_DX0GSR6_X4HVERR         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX0GSR6_DX0GSR6_X4HVERR(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GSR6_DX0GSR6_X4HVWRN(x)      (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX0GSR6_DX0GSR6_X4HVWRN         GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX0GSR6_DX0GSR6_X4HVWRN(x)      (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GSR6_DX0GSR6_X4DVERR(x)      (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX0GSR6_DX0GSR6_X4DVERR         GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX0GSR6_DX0GSR6_X4DVERR(x)      (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GSR6_DX0GSR6_X4DVWRN(x)      (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX0GSR6_DX0GSR6_X4DVWRN         GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX0GSR6_DX0GSR6_X4DVWRN(x)      (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX1GCR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x200)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_DXEN(x)         ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_DXEN            BIT(0)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_DXEN(x)         ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_DXIOM(x)        ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_DXIOM           BIT(1)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_DXIOM(x)        ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_DQSGOE(x)       ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_DQSGOE          BIT(2)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_DQSGOE(x)       ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_DQSGODT(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_DQSGODT         BIT(3)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_DQSGODT(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_4(x)   ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_4      BIT(4)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_4(x)   ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_DQSGPDR(x)      ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_DQSGPDR         BIT(5)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_DQSGPDR(x)      ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_6(x)   ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_6      BIT(6)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_6(x)   ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_PDRAL(x)        (GENMASK(8,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_PDRAL           GENMASK(8,7)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_PDRAL(x)        (((x) >> 7) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_RTTOH(x)        (GENMASK(10,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_RTTOH           GENMASK(10,9)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_RTTOH(x)        (((x) >> 9) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_RTTOAL(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_RTTOAL          BIT(11)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_RTTOAL(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_DQSSEPDR(x)     ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_DQSSEPDR        BIT(12)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_DQSSEPDR(x)     ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_DQSNSEPDR(x)    ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_DQSNSEPDR       BIT(13)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_DQSNSEPDR(x)    ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_PLLRST(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_PLLRST          BIT(16)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_PLLRST(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_PLLPD(x)        ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_PLLPD           BIT(17)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_PLLPD(x)        ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_GSHIFT(x)       ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_GSHIFT          BIT(18)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_GSHIFT(x)       ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_PLLBYP(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_PLLBYP          BIT(19)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_PLLBYP(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_RDDLY(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_RDDLY           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_RDDLY(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_29_24(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_29_24     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_29_24(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_MDLEN(x)        ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_MDLEN           BIT(30)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_MDLEN(x)        ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR0_DX1GCR0_CALBYP(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR0_DX1GCR0_CALBYP          BIT(31)
#define  MSCC_X_DDR_PHY_DX1GCR0_DX1GCR0_CALBYP(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX1GCR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x201)
#define  MSCC_F_DDR_PHY_DX1GCR1_DX1GCR1_RESERVED_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1GCR1_DX1GCR1_RESERVED_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX1GCR1_DX1GCR1_RESERVED_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX1GCR1_DX1GCR1_DXPDRMODE(x)    (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1GCR1_DX1GCR1_DXPDRMODE       GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX1GCR1_DX1GCR1_DXPDRMODE(x)    (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX1GCR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x202)
#define  MSCC_F_DDR_PHY_DX1GCR2_DX1GCR2_DXTEMODE(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1GCR2_DX1GCR2_DXTEMODE        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX1GCR2_DX1GCR2_DXTEMODE(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX1GCR2_DX1GCR2_DXOEMODE(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1GCR2_DX1GCR2_DXOEMODE        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX1GCR2_DX1GCR2_DXOEMODE(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX1GCR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x203)
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_DSPDRMODE(x)    (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_DSPDRMODE       GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_DSPDRMODE(x)    (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_DSTEMODE(x)     (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_DSTEMODE        GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_DSTEMODE(x)     (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_DSOEMODE(x)     (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_DSOEMODE        GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_DSOEMODE(x)     (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_DMPDRMODE(x)    (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_DMPDRMODE       GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_DMPDRMODE(x)    (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_DMTEMODE(x)     (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_DMTEMODE        GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_DMTEMODE(x)     (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_DMOEMODE(x)     (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_DMOEMODE        GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_DMOEMODE(x)     (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_17_16(x)  (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_17_16     GENMASK(17,16)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_17_16(x)  (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_OEBVT(x)        ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_OEBVT           BIT(18)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_OEBVT(x)        ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_PDRBVT(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_PDRBVT          BIT(19)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_PDRBVT(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_TEBVT(x)        ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_TEBVT           BIT(20)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_TEBVT(x)        ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_WDSBVT(x)       ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_WDSBVT          BIT(21)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_WDSBVT(x)       ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_RDSBVT(x)       ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_RDSBVT          BIT(22)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_RDSBVT(x)       ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_RGSLVT(x)       ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_RGSLVT          BIT(23)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_RGSLVT(x)       ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_WLLVT(x)        ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_WLLVT           BIT(24)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_WLLVT(x)        ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_WDLVT(x)        ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_WDLVT           BIT(25)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_WDLVT(x)        ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_RDLVT(x)        ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_RDLVT           BIT(26)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_RDLVT(x)        ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_RGLVT(x)        ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_RGLVT           BIT(27)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_RGLVT(x)        ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_WDBVT(x)        ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_WDBVT           BIT(28)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_WDBVT(x)        ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_RDBVT(x)        ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_RDBVT           BIT(29)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_RDBVT(x)        ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_WDMBVT(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_WDMBVT          BIT(30)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_WDMBVT(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR3_DX1GCR3_RDMBVT(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR3_DX1GCR3_RDMBVT          BIT(31)
#define  MSCC_X_DDR_PHY_DX1GCR3_DX1GCR3_RDMBVT(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX1GCR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x204)
#define  MSCC_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIMON(x)    (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIMON       GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIMON(x)    (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIEN(x)     (GENMASK(5,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIEN        GENMASK(5,2)
#define  MSCC_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIEN(x)     (((x) >> 2) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFSSEL(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFSSEL       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFSSEL(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFESEL(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFESEL       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFESEL(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_24_22(x)  (GENMASK(24,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_24_22     GENMASK(24,22)
#define  MSCC_X_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_24_22(x)  (((x) >> 22) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFSEN(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFSEN        BIT(25)
#define  MSCC_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFSEN(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFEEN(x)     (GENMASK(27,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFEEN        GENMASK(27,26)
#define  MSCC_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFEEN(x)     (((x) >> 26) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFPEN(x)     ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFPEN        BIT(28)
#define  MSCC_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFPEN(x)     ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIOM(x)     (GENMASK(31,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIOM        GENMASK(31,29)
#define  MSCC_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIOM(x)     (((x) >> 29) & GENMASK(2,0))

#define MSCC_DDR_PHY_DX1GCR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x205)
#define  MSCC_F_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX1GCR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x206)
#define  MSCC_F_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR0(x)   (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR0      GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR0(x)   (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR1(x)   (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR1      GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR1(x)   (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR2(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR2      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR2(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR3(x)   (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR3      GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR3(x)   (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX1GCR7                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x207)
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DSPDRMODE(x)  (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DSPDRMODE     GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DSPDRMODE(x)  (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DSTEMODE(x)   (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DSTEMODE      GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DSTEMODE(x)   (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DSOEMODE(x)   (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DSOEMODE      GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DSOEMODE(x)   (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DXPDRMODE(x)  (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DXPDRMODE     GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DXPDRMODE(x)  (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DXTEMODE(x)   (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DXTEMODE      GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DXTEMODE(x)   (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DXOEMODE(x)   (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DXOEMODE      GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DXOEMODE(x)   (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGOE(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGOE        BIT(16)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGOE(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGODT(x)    ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGODT       BIT(17)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGODT(x)    ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_18(x)  ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_18     BIT(18)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_18(x)  ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGPDR(x)    ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGPDR       BIT(19)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGPDR(x)    ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_20(x)  ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_20     BIT(20)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_20(x)  ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSSEPDR(x)   ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSSEPDR      BIT(21)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSSEPDR(x)   ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSNSEPDR(x)  ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSNSEPDR     BIT(22)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSNSEPDR(x)  ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_X4RTTOH(x)      (GENMASK(24,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_X4RTTOH         GENMASK(24,23)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_X4RTTOH(x)      (((x) >> 23) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_X4RTTOAL(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_X4RTTOAL        BIT(25)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_X4RTTOAL(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_X4RDDLY(x)      (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_X4RDDLY         GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_X4RDDLY(x)      (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX1GCR8                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x208)
#define  MSCC_F_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX1GCR9                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x209)
#define  MSCC_F_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX1BDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x210)
#define  MSCC_F_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ0WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ0WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ0WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ1WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ1WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ1WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ2WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ2WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ2WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ3WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ3WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ3WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX1BDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x211)
#define  MSCC_F_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ4WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ4WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ4WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ5WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ5WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ5WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ6WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ6WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ6WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ7WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ7WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ7WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX1BDLR2                MSCC_IOREG(MSCC_TO_DDR_PHY,0x212)
#define  MSCC_F_DDR_PHY_DX1BDLR2_DX1BDLR2_DMWBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1BDLR2_DX1BDLR2_DMWBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX1BDLR2_DX1BDLR2_DMWBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR2_DX1BDLR2_DSWBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1BDLR2_DX1BDLR2_DSWBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1BDLR2_DX1BDLR2_DSWBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR2_DX1BDLR2_DSOEBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1BDLR2_DX1BDLR2_DSOEBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1BDLR2_DX1BDLR2_DSOEBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX1BDLR3                MSCC_IOREG(MSCC_TO_DDR_PHY,0x214)
#define  MSCC_F_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ0RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ0RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ0RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ1RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ1RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ1RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ2RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ2RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ2RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ3RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ3RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ3RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX1BDLR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x215)
#define  MSCC_F_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ4RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ4RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ4RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ5RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ5RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ5RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ6RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ6RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ6RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ7RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ7RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ7RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX1BDLR5                MSCC_IOREG(MSCC_TO_DDR_PHY,0x216)
#define  MSCC_F_DDR_PHY_DX1BDLR5_DX1BDLR5_DMRBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1BDLR5_DX1BDLR5_DMRBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX1BDLR5_DX1BDLR5_DMRBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR5_DX1BDLR5_DSRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1BDLR5_DX1BDLR5_DSRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1BDLR5_DX1BDLR5_DSRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR5_DX1BDLR5_DSNRBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1BDLR5_DX1BDLR5_DSNRBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1BDLR5_DX1BDLR5_DSNRBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX1BDLR6                MSCC_IOREG(MSCC_TO_DDR_PHY,0x218)
#define  MSCC_F_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX1BDLR6_DX1BDLR6_PDRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1BDLR6_DX1BDLR6_PDRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1BDLR6_DX1BDLR6_PDRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR6_DX1BDLR6_TERBD(x)      (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1BDLR6_DX1BDLR6_TERBD         GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1BDLR6_DX1BDLR6_TERBD(x)      (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX1BDLR7                MSCC_IOREG(MSCC_TO_DDR_PHY,0x219)
#define  MSCC_F_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DMWBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DMWBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DMWBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DSWBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DSWBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DSWBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DSOEBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DSOEBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DSOEBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX1BDLR8                MSCC_IOREG(MSCC_TO_DDR_PHY,0x21a)
#define  MSCC_F_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DMRBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DMRBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DMRBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DSRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DSRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DSRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DSNRBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DSNRBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DSNRBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX1BDLR9                MSCC_IOREG(MSCC_TO_DDR_PHY,0x21b)
#define  MSCC_F_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX1BDLR9_DX1BDLR9_X4PDRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1BDLR9_DX1BDLR9_X4PDRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX1BDLR9_DX1BDLR9_X4PDRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1BDLR9_DX1BDLR9_X4TERBD(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1BDLR9_DX1BDLR9_X4TERBD       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX1BDLR9_DX1BDLR9_X4TERBD(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX1LCDLR0               MSCC_IOREG(MSCC_TO_DDR_PHY,0x220)
#define  MSCC_F_DDR_PHY_DX1LCDLR0_DX1LCDLR0_WLD(x)      (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1LCDLR0_DX1LCDLR0_WLD         GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX1LCDLR0_DX1LCDLR0_WLD(x)      (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR0_DX1LCDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX1LCDLR0_DX1LCDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX1LCDLR0_DX1LCDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR0_DX1LCDLR0_X4WLD(x)    (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1LCDLR0_DX1LCDLR0_X4WLD       GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX1LCDLR0_DX1LCDLR0_X4WLD(x)    (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR0_DX1LCDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX1LCDLR0_DX1LCDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX1LCDLR0_DX1LCDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX1LCDLR1               MSCC_IOREG(MSCC_TO_DDR_PHY,0x221)
#define  MSCC_F_DDR_PHY_DX1LCDLR1_DX1LCDLR1_WDQD(x)     (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1LCDLR1_DX1LCDLR1_WDQD        GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX1LCDLR1_DX1LCDLR1_WDQD(x)     (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR1_DX1LCDLR1_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX1LCDLR1_DX1LCDLR1_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX1LCDLR1_DX1LCDLR1_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR1_DX1LCDLR1_X4WDQD(x)   (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1LCDLR1_DX1LCDLR1_X4WDQD      GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX1LCDLR1_DX1LCDLR1_X4WDQD(x)   (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR1_DX1LCDLR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX1LCDLR1_DX1LCDLR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX1LCDLR1_DX1LCDLR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX1LCDLR2               MSCC_IOREG(MSCC_TO_DDR_PHY,0x222)
#define  MSCC_F_DDR_PHY_DX1LCDLR2_DX1LCDLR2_DQSGD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1LCDLR2_DX1LCDLR2_DQSGD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX1LCDLR2_DX1LCDLR2_DQSGD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR2_DX1LCDLR2_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX1LCDLR2_DX1LCDLR2_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX1LCDLR2_DX1LCDLR2_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR2_DX1LCDLR2_X4DQSGD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1LCDLR2_DX1LCDLR2_X4DQSGD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX1LCDLR2_DX1LCDLR2_X4DQSGD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR2_DX1LCDLR2_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX1LCDLR2_DX1LCDLR2_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX1LCDLR2_DX1LCDLR2_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX1LCDLR3               MSCC_IOREG(MSCC_TO_DDR_PHY,0x223)
#define  MSCC_F_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RDQSD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RDQSD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RDQSD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR3_DX1LCDLR3_X4RDQSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1LCDLR3_DX1LCDLR3_X4RDQSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX1LCDLR3_DX1LCDLR3_X4RDQSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX1LCDLR4               MSCC_IOREG(MSCC_TO_DDR_PHY,0x224)
#define  MSCC_F_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RDQSND(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RDQSND      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RDQSND(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR4_DX1LCDLR4_X4RDQSND(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1LCDLR4_DX1LCDLR4_X4RDQSND     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX1LCDLR4_DX1LCDLR4_X4RDQSND(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX1LCDLR5               MSCC_IOREG(MSCC_TO_DDR_PHY,0x225)
#define  MSCC_F_DDR_PHY_DX1LCDLR5_DX1LCDLR5_DQSGSD(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1LCDLR5_DX1LCDLR5_DQSGSD      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX1LCDLR5_DX1LCDLR5_DQSGSD(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR5_DX1LCDLR5_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX1LCDLR5_DX1LCDLR5_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX1LCDLR5_DX1LCDLR5_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR5_DX1LCDLR5_X4DQSGSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1LCDLR5_DX1LCDLR5_X4DQSGSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX1LCDLR5_DX1LCDLR5_X4DQSGSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1LCDLR5_DX1LCDLR5_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX1LCDLR5_DX1LCDLR5_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX1LCDLR5_DX1LCDLR5_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX1MDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x228)
#define  MSCC_F_DDR_PHY_DX1MDLR0_DX1MDLR0_IPRD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1MDLR0_DX1MDLR0_IPRD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX1MDLR0_DX1MDLR0_IPRD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1MDLR0_DX1MDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX1MDLR0_DX1MDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX1MDLR0_DX1MDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX1MDLR0_DX1MDLR0_TPRD(x)       (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1MDLR0_DX1MDLR0_TPRD          GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX1MDLR0_DX1MDLR0_TPRD(x)       (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1MDLR0_DX1MDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX1MDLR0_DX1MDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX1MDLR0_DX1MDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX1MDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x229)
#define  MSCC_F_DDR_PHY_DX1MDLR1_DX1MDLR1_MDLD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1MDLR1_DX1MDLR1_MDLD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX1MDLR1_DX1MDLR1_MDLD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1MDLR1_DX1MDLR1_RESERVED_31_9(x)  (GENMASK(31,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX1MDLR1_DX1MDLR1_RESERVED_31_9     GENMASK(31,9)
#define  MSCC_X_DDR_PHY_DX1MDLR1_DX1MDLR1_RESERVED_31_9(x)  (((x) >> 9) & GENMASK(22,0))

#define MSCC_DDR_PHY_DX1GTR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x230)
#define  MSCC_F_DDR_PHY_DX1GTR0_DX1GTR0_DGSL(x)         (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1GTR0_DX1GTR0_DGSL            GENMASK(4,0)
#define  MSCC_X_DDR_PHY_DX1GTR0_DX1GTR0_DGSL(x)         (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_7_5(x)  (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_7_5     GENMASK(7,5)
#define  MSCC_X_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_7_5(x)  (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX1GTR0_DX1GTR0_X4DGSL(x)       (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1GTR0_DX1GTR0_X4DGSL          GENMASK(12,8)
#define  MSCC_X_DDR_PHY_DX1GTR0_DX1GTR0_X4DGSL(x)       (((x) >> 8) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX1GTR0_DX1GTR0_WLSL(x)         (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1GTR0_DX1GTR0_WLSL            GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX1GTR0_DX1GTR0_WLSL(x)         (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GTR0_DX1GTR0_X4WLSL(x)       (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX1GTR0_DX1GTR0_X4WLSL          GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX1GTR0_DX1GTR0_X4WLSL(x)       (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX1RSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x234)
#define  MSCC_F_DDR_PHY_DX1RSR0_DX1RSR0_QSGERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1RSR0_DX1RSR0_QSGERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX1RSR0_DX1RSR0_QSGERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX1RSR0_DX1RSR0_X4QSGERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1RSR0_DX1RSR0_X4QSGERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX1RSR0_DX1RSR0_X4QSGERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX1RSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x235)
#define  MSCC_F_DDR_PHY_DX1RSR1_DX1RSR1_RDLVLERR(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1RSR1_DX1RSR1_RDLVLERR        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX1RSR1_DX1RSR1_RDLVLERR(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX1RSR1_DX1RSR1_X4RDLVLERR(x)   (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1RSR1_DX1RSR1_X4RDLVLERR      GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX1RSR1_DX1RSR1_X4RDLVLERR(x)   (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX1RSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x236)
#define  MSCC_F_DDR_PHY_DX1RSR2_DX1RSR2_WLAWN(x)        (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1RSR2_DX1RSR2_WLAWN           GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX1RSR2_DX1RSR2_WLAWN(x)        (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX1RSR2_DX1RSR2_X4WLAWN(x)      (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1RSR2_DX1RSR2_X4WLAWN         GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX1RSR2_DX1RSR2_X4WLAWN(x)      (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX1RSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x237)
#define  MSCC_F_DDR_PHY_DX1RSR3_DX1RSR3_WLAERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1RSR3_DX1RSR3_WLAERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX1RSR3_DX1RSR3_WLAERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX1RSR3_DX1RSR3_X4WLAERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1RSR3_DX1RSR3_X4WLAERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX1RSR3_DX1RSR3_X4WLAERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX1GSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x238)
#define  MSCC_F_DDR_PHY_DX1GSR0_DX1GSR0_WDQCAL(x)       ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR0_DX1GSR0_WDQCAL          BIT(0)
#define  MSCC_X_DDR_PHY_DX1GSR0_DX1GSR0_WDQCAL(x)       ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR0_DX1GSR0_RDQSCAL(x)      ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR0_DX1GSR0_RDQSCAL         BIT(1)
#define  MSCC_X_DDR_PHY_DX1GSR0_DX1GSR0_RDQSCAL(x)      ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR0_DX1GSR0_RDQSNCAL(x)     ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR0_DX1GSR0_RDQSNCAL        BIT(2)
#define  MSCC_X_DDR_PHY_DX1GSR0_DX1GSR0_RDQSNCAL(x)     ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR0_DX1GSR0_GDQSCAL(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR0_DX1GSR0_GDQSCAL         BIT(3)
#define  MSCC_X_DDR_PHY_DX1GSR0_DX1GSR0_GDQSCAL(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR0_DX1GSR0_WLCAL(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR0_DX1GSR0_WLCAL           BIT(4)
#define  MSCC_X_DDR_PHY_DX1GSR0_DX1GSR0_WLCAL(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR0_DX1GSR0_WLDONE(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR0_DX1GSR0_WLDONE          BIT(5)
#define  MSCC_X_DDR_PHY_DX1GSR0_DX1GSR0_WLDONE(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR0_DX1GSR0_WLERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR0_DX1GSR0_WLERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX1GSR0_DX1GSR0_WLERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR0_DX1GSR0_WLPRD(x)        (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX1GSR0_DX1GSR0_WLPRD           GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX1GSR0_DX1GSR0_WLPRD(x)        (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1GSR0_DX1GSR0_DPLOCK(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR0_DX1GSR0_DPLOCK          BIT(16)
#define  MSCC_X_DDR_PHY_DX1GSR0_DX1GSR0_DPLOCK(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR0_DX1GSR0_GDQSPRD(x)      (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX1GSR0_DX1GSR0_GDQSPRD         GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX1GSR0_DX1GSR0_GDQSPRD(x)      (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1GSR0_DX1GSR0_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX1GSR0_DX1GSR0_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX1GSR0_DX1GSR0_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GSR0_DX1GSR0_WLDQ(x)         ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR0_DX1GSR0_WLDQ            BIT(30)
#define  MSCC_X_DDR_PHY_DX1GSR0_DX1GSR0_WLDQ(x)         ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR0_DX1GSR0_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR0_DX1GSR0_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX1GSR0_DX1GSR0_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX1GSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x239)
#define  MSCC_F_DDR_PHY_DX1GSR1_DX1GSR1_DLTDONE(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR1_DX1GSR1_DLTDONE         BIT(0)
#define  MSCC_X_DDR_PHY_DX1GSR1_DX1GSR1_DLTDONE(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR1_DX1GSR1_DLTCODE(x)      (GENMASK(24,1) & ((x) << 1))
#define  MSCC_M_DDR_PHY_DX1GSR1_DX1GSR1_DLTCODE         GENMASK(24,1)
#define  MSCC_X_DDR_PHY_DX1GSR1_DX1GSR1_DLTCODE(x)      (((x) >> 1) & GENMASK(23,0))
#define  MSCC_F_DDR_PHY_DX1GSR1_DX1GSR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX1GSR1_DX1GSR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX1GSR1_DX1GSR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX1GSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x23a)
#define  MSCC_F_DDR_PHY_DX1GSR2_DX1GSR2_RDERR(x)        ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR2_DX1GSR2_RDERR           BIT(0)
#define  MSCC_X_DDR_PHY_DX1GSR2_DX1GSR2_RDERR(x)        ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR2_DX1GSR2_RDWN(x)         ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR2_DX1GSR2_RDWN            BIT(1)
#define  MSCC_X_DDR_PHY_DX1GSR2_DX1GSR2_RDWN(x)         ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR2_DX1GSR2_WDERR(x)        ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR2_DX1GSR2_WDERR           BIT(2)
#define  MSCC_X_DDR_PHY_DX1GSR2_DX1GSR2_WDERR(x)        ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR2_DX1GSR2_WDWN(x)         ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR2_DX1GSR2_WDWN            BIT(3)
#define  MSCC_X_DDR_PHY_DX1GSR2_DX1GSR2_WDWN(x)         ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR2_DX1GSR2_REERR(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR2_DX1GSR2_REERR           BIT(4)
#define  MSCC_X_DDR_PHY_DX1GSR2_DX1GSR2_REERR(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR2_DX1GSR2_REWN(x)         ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR2_DX1GSR2_REWN            BIT(5)
#define  MSCC_X_DDR_PHY_DX1GSR2_DX1GSR2_REWN(x)         ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR2_DX1GSR2_WEERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR2_DX1GSR2_WEERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX1GSR2_DX1GSR2_WEERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR2_DX1GSR2_WEWN(x)         ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR2_DX1GSR2_WEWN            BIT(7)
#define  MSCC_X_DDR_PHY_DX1GSR2_DX1GSR2_WEWN(x)         ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR2_DX1GSR2_ESTAT(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1GSR2_DX1GSR2_ESTAT           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX1GSR2_DX1GSR2_ESTAT(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GSR2_DX1GSR2_DBDQ(x)         (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX1GSR2_DX1GSR2_DBDQ            GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX1GSR2_DX1GSR2_DBDQ(x)         (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX1GSR2_DX1GSR2_SRDERR(x)       ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR2_DX1GSR2_SRDERR          BIT(20)
#define  MSCC_X_DDR_PHY_DX1GSR2_DX1GSR2_SRDERR(x)       ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR2_DX1GSR2_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR2_DX1GSR2_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX1GSR2_DX1GSR2_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR2_DX1GSR2_GSDQSCAL(x)     ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR2_DX1GSR2_GSDQSCAL        BIT(22)
#define  MSCC_X_DDR_PHY_DX1GSR2_DX1GSR2_GSDQSCAL(x)     ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR2_DX1GSR2_GSDQSPRD(x)     (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX1GSR2_DX1GSR2_GSDQSPRD        GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX1GSR2_DX1GSR2_GSDQSPRD(x)     (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX1GSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x23b)
#define  MSCC_F_DDR_PHY_DX1GSR3_DX1GSR3_SRDPC(x)        (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1GSR3_DX1GSR3_SRDPC           GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX1GSR3_DX1GSR3_SRDPC(x)        (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GSR3_DX1GSR3_RESERVED_7_2(x)  (GENMASK(7,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX1GSR3_DX1GSR3_RESERVED_7_2     GENMASK(7,2)
#define  MSCC_X_DDR_PHY_DX1GSR3_DX1GSR3_RESERVED_7_2(x)  (((x) >> 2) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX1GSR3_DX1GSR3_HVERR(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1GSR3_DX1GSR3_HVERR           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX1GSR3_DX1GSR3_HVERR(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GSR3_DX1GSR3_HVWRN(x)        (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX1GSR3_DX1GSR3_HVWRN           GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX1GSR3_DX1GSR3_HVWRN(x)        (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GSR3_DX1GSR3_DVERR(x)        (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1GSR3_DX1GSR3_DVERR           GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX1GSR3_DX1GSR3_DVERR(x)        (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GSR3_DX1GSR3_DVWRN(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX1GSR3_DX1GSR3_DVWRN           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX1GSR3_DX1GSR3_DVWRN(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GSR3_DX1GSR3_ESTAT(x)        (GENMASK(26,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX1GSR3_DX1GSR3_ESTAT           GENMASK(26,24)
#define  MSCC_X_DDR_PHY_DX1GSR3_DX1GSR3_ESTAT(x)        (((x) >> 24) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX1GSR3_DX1GSR3_RESERVED_31_27(x)  (GENMASK(31,27) & ((x) << 27))
#define  MSCC_M_DDR_PHY_DX1GSR3_DX1GSR3_RESERVED_31_27     GENMASK(31,27)
#define  MSCC_X_DDR_PHY_DX1GSR3_DX1GSR3_RESERVED_31_27(x)  (((x) >> 27) & GENMASK(4,0))

#define MSCC_DDR_PHY_DX1GSR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x23c)
#define  MSCC_F_DDR_PHY_DX1GSR4_DX1GSR4_X4WDQCAL(x)     ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR4_DX1GSR4_X4WDQCAL        BIT(0)
#define  MSCC_X_DDR_PHY_DX1GSR4_DX1GSR4_X4WDQCAL(x)     ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR4_DX1GSR4_X4RDQSCAL(x)    ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR4_DX1GSR4_X4RDQSCAL       BIT(1)
#define  MSCC_X_DDR_PHY_DX1GSR4_DX1GSR4_X4RDQSCAL(x)    ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR4_DX1GSR4_X4RDQSNCAL(x)   ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR4_DX1GSR4_X4RDQSNCAL      BIT(2)
#define  MSCC_X_DDR_PHY_DX1GSR4_DX1GSR4_X4RDQSNCAL(x)   ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR4_DX1GSR4_X4GDQSCAL(x)    ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR4_DX1GSR4_X4GDQSCAL       BIT(3)
#define  MSCC_X_DDR_PHY_DX1GSR4_DX1GSR4_X4GDQSCAL(x)    ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR4_DX1GSR4_X4WLCAL(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR4_DX1GSR4_X4WLCAL         BIT(4)
#define  MSCC_X_DDR_PHY_DX1GSR4_DX1GSR4_X4WLCAL(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR4_DX1GSR4_X4WLDONE(x)     ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR4_DX1GSR4_X4WLDONE        BIT(5)
#define  MSCC_X_DDR_PHY_DX1GSR4_DX1GSR4_X4WLDONE(x)     ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR4_DX1GSR4_X4WLERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR4_DX1GSR4_X4WLERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX1GSR4_DX1GSR4_X4WLERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR4_DX1GSR4_X4WLPRD(x)      (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX1GSR4_DX1GSR4_X4WLPRD         GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX1GSR4_DX1GSR4_X4WLPRD(x)      (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1GSR4_DX1GSR4_X4DPLOCK(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR4_DX1GSR4_X4DPLOCK        BIT(16)
#define  MSCC_X_DDR_PHY_DX1GSR4_DX1GSR4_X4DPLOCK(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR4_DX1GSR4_X4GDQSPRD(x)    (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX1GSR4_DX1GSR4_X4GDQSPRD       GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX1GSR4_DX1GSR4_X4GDQSPRD(x)    (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX1GSR4_DX1GSR4_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX1GSR4_DX1GSR4_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX1GSR4_DX1GSR4_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GSR4_DX1GSR4_X4WLDQ(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR4_DX1GSR4_X4WLDQ          BIT(30)
#define  MSCC_X_DDR_PHY_DX1GSR4_DX1GSR4_X4WLDQ(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR4_DX1GSR4_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR4_DX1GSR4_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX1GSR4_DX1GSR4_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX1GSR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x23d)
#define  MSCC_F_DDR_PHY_DX1GSR5_DX1GSR5_X4RDERR(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR5_DX1GSR5_X4RDERR         BIT(0)
#define  MSCC_X_DDR_PHY_DX1GSR5_DX1GSR5_X4RDERR(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR5_DX1GSR5_X4RDWN(x)       ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR5_DX1GSR5_X4RDWN          BIT(1)
#define  MSCC_X_DDR_PHY_DX1GSR5_DX1GSR5_X4RDWN(x)       ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR5_DX1GSR5_X4WDERR(x)      ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR5_DX1GSR5_X4WDERR         BIT(2)
#define  MSCC_X_DDR_PHY_DX1GSR5_DX1GSR5_X4WDERR(x)      ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR5_DX1GSR5_X4WDWN(x)       ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR5_DX1GSR5_X4WDWN          BIT(3)
#define  MSCC_X_DDR_PHY_DX1GSR5_DX1GSR5_X4WDWN(x)       ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR5_DX1GSR5_X4REERR(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR5_DX1GSR5_X4REERR         BIT(4)
#define  MSCC_X_DDR_PHY_DX1GSR5_DX1GSR5_X4REERR(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR5_DX1GSR5_X4REWN(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR5_DX1GSR5_X4REWN          BIT(5)
#define  MSCC_X_DDR_PHY_DX1GSR5_DX1GSR5_X4REWN(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR5_DX1GSR5_X4WEERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR5_DX1GSR5_X4WEERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX1GSR5_DX1GSR5_X4WEERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR5_DX1GSR5_X4WEWN(x)       ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR5_DX1GSR5_X4WEWN          BIT(7)
#define  MSCC_X_DDR_PHY_DX1GSR5_DX1GSR5_X4WEWN(x)       ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR5_DX1GSR5_X4ESTAT(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1GSR5_DX1GSR5_X4ESTAT         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX1GSR5_DX1GSR5_X4ESTAT(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GSR5_DX1GSR5_RESERVED_19_12(x)  (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX1GSR5_DX1GSR5_RESERVED_19_12     GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX1GSR5_DX1GSR5_RESERVED_19_12(x)  (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX1GSR5_DX1GSR5_X4SRDERR(x)     ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR5_DX1GSR5_X4SRDERR        BIT(20)
#define  MSCC_X_DDR_PHY_DX1GSR5_DX1GSR5_X4SRDERR(x)     ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR5_DX1GSR5_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR5_DX1GSR5_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX1GSR5_DX1GSR5_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR5_DX1GSR5_X4GSDQSCAL(x)   ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX1GSR5_DX1GSR5_X4GSDQSCAL      BIT(22)
#define  MSCC_X_DDR_PHY_DX1GSR5_DX1GSR5_X4GSDQSCAL(x)   ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX1GSR5_DX1GSR5_X4GSDQSPRD(x)   (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX1GSR5_DX1GSR5_X4GSDQSPRD      GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX1GSR5_DX1GSR5_X4GSDQSPRD(x)   (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX1GSR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x23e)
#define  MSCC_F_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GSR6_DX1GSR6_X4SRDPC(x)      (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX1GSR6_DX1GSR6_X4SRDPC         GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX1GSR6_DX1GSR6_X4SRDPC(x)      (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_7_4(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_7_4     GENMASK(7,4)
#define  MSCC_X_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_7_4(x)  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GSR6_DX1GSR6_X4HVERR(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX1GSR6_DX1GSR6_X4HVERR         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX1GSR6_DX1GSR6_X4HVERR(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GSR6_DX1GSR6_X4HVWRN(x)      (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX1GSR6_DX1GSR6_X4HVWRN         GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX1GSR6_DX1GSR6_X4HVWRN(x)      (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GSR6_DX1GSR6_X4DVERR(x)      (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX1GSR6_DX1GSR6_X4DVERR         GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX1GSR6_DX1GSR6_X4DVERR(x)      (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GSR6_DX1GSR6_X4DVWRN(x)      (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX1GSR6_DX1GSR6_X4DVWRN         GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX1GSR6_DX1GSR6_X4DVWRN(x)      (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX2GCR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x240)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_DXEN(x)         ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_DXEN            BIT(0)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_DXEN(x)         ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_DXIOM(x)        ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_DXIOM           BIT(1)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_DXIOM(x)        ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_DQSGOE(x)       ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_DQSGOE          BIT(2)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_DQSGOE(x)       ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_DQSGODT(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_DQSGODT         BIT(3)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_DQSGODT(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_4(x)   ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_4      BIT(4)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_4(x)   ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_DQSGPDR(x)      ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_DQSGPDR         BIT(5)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_DQSGPDR(x)      ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_6(x)   ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_6      BIT(6)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_6(x)   ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_PDRAL(x)        (GENMASK(8,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_PDRAL           GENMASK(8,7)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_PDRAL(x)        (((x) >> 7) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_RTTOH(x)        (GENMASK(10,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_RTTOH           GENMASK(10,9)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_RTTOH(x)        (((x) >> 9) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_RTTOAL(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_RTTOAL          BIT(11)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_RTTOAL(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_DQSSEPDR(x)     ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_DQSSEPDR        BIT(12)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_DQSSEPDR(x)     ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_DQSNSEPDR(x)    ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_DQSNSEPDR       BIT(13)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_DQSNSEPDR(x)    ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_PLLRST(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_PLLRST          BIT(16)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_PLLRST(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_PLLPD(x)        ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_PLLPD           BIT(17)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_PLLPD(x)        ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_GSHIFT(x)       ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_GSHIFT          BIT(18)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_GSHIFT(x)       ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_PLLBYP(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_PLLBYP          BIT(19)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_PLLBYP(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_RDDLY(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_RDDLY           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_RDDLY(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_29_24(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_29_24     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_29_24(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_MDLEN(x)        ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_MDLEN           BIT(30)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_MDLEN(x)        ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR0_DX2GCR0_CALBYP(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR0_DX2GCR0_CALBYP          BIT(31)
#define  MSCC_X_DDR_PHY_DX2GCR0_DX2GCR0_CALBYP(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX2GCR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x241)
#define  MSCC_F_DDR_PHY_DX2GCR1_DX2GCR1_RESERVED_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2GCR1_DX2GCR1_RESERVED_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX2GCR1_DX2GCR1_RESERVED_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX2GCR1_DX2GCR1_DXPDRMODE(x)    (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2GCR1_DX2GCR1_DXPDRMODE       GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX2GCR1_DX2GCR1_DXPDRMODE(x)    (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX2GCR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x242)
#define  MSCC_F_DDR_PHY_DX2GCR2_DX2GCR2_DXTEMODE(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2GCR2_DX2GCR2_DXTEMODE        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX2GCR2_DX2GCR2_DXTEMODE(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX2GCR2_DX2GCR2_DXOEMODE(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2GCR2_DX2GCR2_DXOEMODE        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX2GCR2_DX2GCR2_DXOEMODE(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX2GCR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x243)
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_DSPDRMODE(x)    (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_DSPDRMODE       GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_DSPDRMODE(x)    (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_DSTEMODE(x)     (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_DSTEMODE        GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_DSTEMODE(x)     (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_DSOEMODE(x)     (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_DSOEMODE        GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_DSOEMODE(x)     (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_DMPDRMODE(x)    (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_DMPDRMODE       GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_DMPDRMODE(x)    (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_DMTEMODE(x)     (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_DMTEMODE        GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_DMTEMODE(x)     (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_DMOEMODE(x)     (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_DMOEMODE        GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_DMOEMODE(x)     (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_17_16(x)  (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_17_16     GENMASK(17,16)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_17_16(x)  (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_OEBVT(x)        ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_OEBVT           BIT(18)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_OEBVT(x)        ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_PDRBVT(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_PDRBVT          BIT(19)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_PDRBVT(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_TEBVT(x)        ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_TEBVT           BIT(20)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_TEBVT(x)        ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_WDSBVT(x)       ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_WDSBVT          BIT(21)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_WDSBVT(x)       ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_RDSBVT(x)       ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_RDSBVT          BIT(22)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_RDSBVT(x)       ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_RGSLVT(x)       ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_RGSLVT          BIT(23)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_RGSLVT(x)       ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_WLLVT(x)        ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_WLLVT           BIT(24)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_WLLVT(x)        ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_WDLVT(x)        ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_WDLVT           BIT(25)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_WDLVT(x)        ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_RDLVT(x)        ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_RDLVT           BIT(26)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_RDLVT(x)        ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_RGLVT(x)        ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_RGLVT           BIT(27)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_RGLVT(x)        ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_WDBVT(x)        ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_WDBVT           BIT(28)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_WDBVT(x)        ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_RDBVT(x)        ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_RDBVT           BIT(29)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_RDBVT(x)        ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_WDMBVT(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_WDMBVT          BIT(30)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_WDMBVT(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR3_DX2GCR3_RDMBVT(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR3_DX2GCR3_RDMBVT          BIT(31)
#define  MSCC_X_DDR_PHY_DX2GCR3_DX2GCR3_RDMBVT(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX2GCR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x244)
#define  MSCC_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIMON(x)    (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIMON       GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIMON(x)    (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIEN(x)     (GENMASK(5,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIEN        GENMASK(5,2)
#define  MSCC_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIEN(x)     (((x) >> 2) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFSSEL(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFSSEL       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFSSEL(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFESEL(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFESEL       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFESEL(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_24_22(x)  (GENMASK(24,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_24_22     GENMASK(24,22)
#define  MSCC_X_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_24_22(x)  (((x) >> 22) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFSEN(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFSEN        BIT(25)
#define  MSCC_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFSEN(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFEEN(x)     (GENMASK(27,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFEEN        GENMASK(27,26)
#define  MSCC_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFEEN(x)     (((x) >> 26) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFPEN(x)     ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFPEN        BIT(28)
#define  MSCC_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFPEN(x)     ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIOM(x)     (GENMASK(31,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIOM        GENMASK(31,29)
#define  MSCC_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIOM(x)     (((x) >> 29) & GENMASK(2,0))

#define MSCC_DDR_PHY_DX2GCR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x245)
#define  MSCC_F_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX2GCR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x246)
#define  MSCC_F_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR0(x)   (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR0      GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR0(x)   (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR1(x)   (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR1      GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR1(x)   (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR2(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR2      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR2(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR3(x)   (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR3      GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR3(x)   (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX2GCR7                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x247)
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DSPDRMODE(x)  (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DSPDRMODE     GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DSPDRMODE(x)  (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DSTEMODE(x)   (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DSTEMODE      GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DSTEMODE(x)   (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DSOEMODE(x)   (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DSOEMODE      GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DSOEMODE(x)   (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DXPDRMODE(x)  (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DXPDRMODE     GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DXPDRMODE(x)  (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DXTEMODE(x)   (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DXTEMODE      GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DXTEMODE(x)   (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DXOEMODE(x)   (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DXOEMODE      GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DXOEMODE(x)   (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGOE(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGOE        BIT(16)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGOE(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGODT(x)    ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGODT       BIT(17)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGODT(x)    ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_18(x)  ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_18     BIT(18)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_18(x)  ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGPDR(x)    ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGPDR       BIT(19)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGPDR(x)    ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_20(x)  ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_20     BIT(20)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_20(x)  ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSSEPDR(x)   ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSSEPDR      BIT(21)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSSEPDR(x)   ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSNSEPDR(x)  ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSNSEPDR     BIT(22)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSNSEPDR(x)  ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_X4RTTOH(x)      (GENMASK(24,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_X4RTTOH         GENMASK(24,23)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_X4RTTOH(x)      (((x) >> 23) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_X4RTTOAL(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_X4RTTOAL        BIT(25)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_X4RTTOAL(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_X4RDDLY(x)      (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_X4RDDLY         GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_X4RDDLY(x)      (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX2GCR8                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x248)
#define  MSCC_F_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX2GCR9                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x249)
#define  MSCC_F_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX2BDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x250)
#define  MSCC_F_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ0WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ0WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ0WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ1WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ1WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ1WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ2WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ2WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ2WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ3WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ3WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ3WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX2BDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x251)
#define  MSCC_F_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ4WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ4WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ4WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ5WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ5WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ5WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ6WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ6WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ6WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ7WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ7WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ7WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX2BDLR2                MSCC_IOREG(MSCC_TO_DDR_PHY,0x252)
#define  MSCC_F_DDR_PHY_DX2BDLR2_DX2BDLR2_DMWBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2BDLR2_DX2BDLR2_DMWBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX2BDLR2_DX2BDLR2_DMWBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR2_DX2BDLR2_DSWBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2BDLR2_DX2BDLR2_DSWBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2BDLR2_DX2BDLR2_DSWBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR2_DX2BDLR2_DSOEBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2BDLR2_DX2BDLR2_DSOEBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2BDLR2_DX2BDLR2_DSOEBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX2BDLR3                MSCC_IOREG(MSCC_TO_DDR_PHY,0x254)
#define  MSCC_F_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ0RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ0RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ0RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ1RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ1RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ1RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ2RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ2RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ2RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ3RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ3RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ3RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX2BDLR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x255)
#define  MSCC_F_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ4RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ4RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ4RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ5RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ5RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ5RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ6RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ6RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ6RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ7RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ7RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ7RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX2BDLR5                MSCC_IOREG(MSCC_TO_DDR_PHY,0x256)
#define  MSCC_F_DDR_PHY_DX2BDLR5_DX2BDLR5_DMRBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2BDLR5_DX2BDLR5_DMRBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX2BDLR5_DX2BDLR5_DMRBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR5_DX2BDLR5_DSRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2BDLR5_DX2BDLR5_DSRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2BDLR5_DX2BDLR5_DSRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR5_DX2BDLR5_DSNRBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2BDLR5_DX2BDLR5_DSNRBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2BDLR5_DX2BDLR5_DSNRBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX2BDLR6                MSCC_IOREG(MSCC_TO_DDR_PHY,0x258)
#define  MSCC_F_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX2BDLR6_DX2BDLR6_PDRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2BDLR6_DX2BDLR6_PDRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2BDLR6_DX2BDLR6_PDRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR6_DX2BDLR6_TERBD(x)      (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2BDLR6_DX2BDLR6_TERBD         GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2BDLR6_DX2BDLR6_TERBD(x)      (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX2BDLR7                MSCC_IOREG(MSCC_TO_DDR_PHY,0x259)
#define  MSCC_F_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DMWBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DMWBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DMWBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DSWBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DSWBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DSWBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DSOEBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DSOEBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DSOEBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX2BDLR8                MSCC_IOREG(MSCC_TO_DDR_PHY,0x25a)
#define  MSCC_F_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DMRBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DMRBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DMRBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DSRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DSRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DSRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DSNRBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DSNRBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DSNRBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX2BDLR9                MSCC_IOREG(MSCC_TO_DDR_PHY,0x25b)
#define  MSCC_F_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX2BDLR9_DX2BDLR9_X4PDRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2BDLR9_DX2BDLR9_X4PDRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX2BDLR9_DX2BDLR9_X4PDRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2BDLR9_DX2BDLR9_X4TERBD(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2BDLR9_DX2BDLR9_X4TERBD       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX2BDLR9_DX2BDLR9_X4TERBD(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX2LCDLR0               MSCC_IOREG(MSCC_TO_DDR_PHY,0x260)
#define  MSCC_F_DDR_PHY_DX2LCDLR0_DX2LCDLR0_WLD(x)      (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2LCDLR0_DX2LCDLR0_WLD         GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX2LCDLR0_DX2LCDLR0_WLD(x)      (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR0_DX2LCDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX2LCDLR0_DX2LCDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX2LCDLR0_DX2LCDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR0_DX2LCDLR0_X4WLD(x)    (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2LCDLR0_DX2LCDLR0_X4WLD       GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX2LCDLR0_DX2LCDLR0_X4WLD(x)    (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR0_DX2LCDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX2LCDLR0_DX2LCDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX2LCDLR0_DX2LCDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX2LCDLR1               MSCC_IOREG(MSCC_TO_DDR_PHY,0x261)
#define  MSCC_F_DDR_PHY_DX2LCDLR1_DX2LCDLR1_WDQD(x)     (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2LCDLR1_DX2LCDLR1_WDQD        GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX2LCDLR1_DX2LCDLR1_WDQD(x)     (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR1_DX2LCDLR1_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX2LCDLR1_DX2LCDLR1_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX2LCDLR1_DX2LCDLR1_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR1_DX2LCDLR1_X4WDQD(x)   (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2LCDLR1_DX2LCDLR1_X4WDQD      GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX2LCDLR1_DX2LCDLR1_X4WDQD(x)   (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR1_DX2LCDLR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX2LCDLR1_DX2LCDLR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX2LCDLR1_DX2LCDLR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX2LCDLR2               MSCC_IOREG(MSCC_TO_DDR_PHY,0x262)
#define  MSCC_F_DDR_PHY_DX2LCDLR2_DX2LCDLR2_DQSGD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2LCDLR2_DX2LCDLR2_DQSGD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX2LCDLR2_DX2LCDLR2_DQSGD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR2_DX2LCDLR2_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX2LCDLR2_DX2LCDLR2_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX2LCDLR2_DX2LCDLR2_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR2_DX2LCDLR2_X4DQSGD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2LCDLR2_DX2LCDLR2_X4DQSGD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX2LCDLR2_DX2LCDLR2_X4DQSGD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR2_DX2LCDLR2_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX2LCDLR2_DX2LCDLR2_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX2LCDLR2_DX2LCDLR2_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX2LCDLR3               MSCC_IOREG(MSCC_TO_DDR_PHY,0x263)
#define  MSCC_F_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RDQSD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RDQSD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RDQSD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR3_DX2LCDLR3_X4RDQSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2LCDLR3_DX2LCDLR3_X4RDQSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX2LCDLR3_DX2LCDLR3_X4RDQSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX2LCDLR4               MSCC_IOREG(MSCC_TO_DDR_PHY,0x264)
#define  MSCC_F_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RDQSND(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RDQSND      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RDQSND(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR4_DX2LCDLR4_X4RDQSND(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2LCDLR4_DX2LCDLR4_X4RDQSND     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX2LCDLR4_DX2LCDLR4_X4RDQSND(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX2LCDLR5               MSCC_IOREG(MSCC_TO_DDR_PHY,0x265)
#define  MSCC_F_DDR_PHY_DX2LCDLR5_DX2LCDLR5_DQSGSD(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2LCDLR5_DX2LCDLR5_DQSGSD      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX2LCDLR5_DX2LCDLR5_DQSGSD(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR5_DX2LCDLR5_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX2LCDLR5_DX2LCDLR5_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX2LCDLR5_DX2LCDLR5_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR5_DX2LCDLR5_X4DQSGSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2LCDLR5_DX2LCDLR5_X4DQSGSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX2LCDLR5_DX2LCDLR5_X4DQSGSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2LCDLR5_DX2LCDLR5_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX2LCDLR5_DX2LCDLR5_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX2LCDLR5_DX2LCDLR5_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX2MDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x268)
#define  MSCC_F_DDR_PHY_DX2MDLR0_DX2MDLR0_IPRD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2MDLR0_DX2MDLR0_IPRD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX2MDLR0_DX2MDLR0_IPRD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2MDLR0_DX2MDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX2MDLR0_DX2MDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX2MDLR0_DX2MDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX2MDLR0_DX2MDLR0_TPRD(x)       (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2MDLR0_DX2MDLR0_TPRD          GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX2MDLR0_DX2MDLR0_TPRD(x)       (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2MDLR0_DX2MDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX2MDLR0_DX2MDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX2MDLR0_DX2MDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX2MDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x269)
#define  MSCC_F_DDR_PHY_DX2MDLR1_DX2MDLR1_MDLD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2MDLR1_DX2MDLR1_MDLD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX2MDLR1_DX2MDLR1_MDLD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2MDLR1_DX2MDLR1_RESERVED_31_9(x)  (GENMASK(31,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX2MDLR1_DX2MDLR1_RESERVED_31_9     GENMASK(31,9)
#define  MSCC_X_DDR_PHY_DX2MDLR1_DX2MDLR1_RESERVED_31_9(x)  (((x) >> 9) & GENMASK(22,0))

#define MSCC_DDR_PHY_DX2GTR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x270)
#define  MSCC_F_DDR_PHY_DX2GTR0_DX2GTR0_DGSL(x)         (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2GTR0_DX2GTR0_DGSL            GENMASK(4,0)
#define  MSCC_X_DDR_PHY_DX2GTR0_DX2GTR0_DGSL(x)         (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_7_5(x)  (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_7_5     GENMASK(7,5)
#define  MSCC_X_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_7_5(x)  (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX2GTR0_DX2GTR0_X4DGSL(x)       (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2GTR0_DX2GTR0_X4DGSL          GENMASK(12,8)
#define  MSCC_X_DDR_PHY_DX2GTR0_DX2GTR0_X4DGSL(x)       (((x) >> 8) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX2GTR0_DX2GTR0_WLSL(x)         (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2GTR0_DX2GTR0_WLSL            GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX2GTR0_DX2GTR0_WLSL(x)         (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GTR0_DX2GTR0_X4WLSL(x)       (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX2GTR0_DX2GTR0_X4WLSL          GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX2GTR0_DX2GTR0_X4WLSL(x)       (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX2RSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x274)
#define  MSCC_F_DDR_PHY_DX2RSR0_DX2RSR0_QSGERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2RSR0_DX2RSR0_QSGERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX2RSR0_DX2RSR0_QSGERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX2RSR0_DX2RSR0_X4QSGERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2RSR0_DX2RSR0_X4QSGERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX2RSR0_DX2RSR0_X4QSGERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX2RSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x275)
#define  MSCC_F_DDR_PHY_DX2RSR1_DX2RSR1_RDLVLERR(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2RSR1_DX2RSR1_RDLVLERR        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX2RSR1_DX2RSR1_RDLVLERR(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX2RSR1_DX2RSR1_X4RDLVLERR(x)   (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2RSR1_DX2RSR1_X4RDLVLERR      GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX2RSR1_DX2RSR1_X4RDLVLERR(x)   (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX2RSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x276)
#define  MSCC_F_DDR_PHY_DX2RSR2_DX2RSR2_WLAWN(x)        (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2RSR2_DX2RSR2_WLAWN           GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX2RSR2_DX2RSR2_WLAWN(x)        (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX2RSR2_DX2RSR2_X4WLAWN(x)      (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2RSR2_DX2RSR2_X4WLAWN         GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX2RSR2_DX2RSR2_X4WLAWN(x)      (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX2RSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x277)
#define  MSCC_F_DDR_PHY_DX2RSR3_DX2RSR3_WLAERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2RSR3_DX2RSR3_WLAERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX2RSR3_DX2RSR3_WLAERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX2RSR3_DX2RSR3_X4WLAERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2RSR3_DX2RSR3_X4WLAERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX2RSR3_DX2RSR3_X4WLAERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX2GSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x278)
#define  MSCC_F_DDR_PHY_DX2GSR0_DX2GSR0_WDQCAL(x)       ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR0_DX2GSR0_WDQCAL          BIT(0)
#define  MSCC_X_DDR_PHY_DX2GSR0_DX2GSR0_WDQCAL(x)       ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR0_DX2GSR0_RDQSCAL(x)      ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR0_DX2GSR0_RDQSCAL         BIT(1)
#define  MSCC_X_DDR_PHY_DX2GSR0_DX2GSR0_RDQSCAL(x)      ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR0_DX2GSR0_RDQSNCAL(x)     ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR0_DX2GSR0_RDQSNCAL        BIT(2)
#define  MSCC_X_DDR_PHY_DX2GSR0_DX2GSR0_RDQSNCAL(x)     ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR0_DX2GSR0_GDQSCAL(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR0_DX2GSR0_GDQSCAL         BIT(3)
#define  MSCC_X_DDR_PHY_DX2GSR0_DX2GSR0_GDQSCAL(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR0_DX2GSR0_WLCAL(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR0_DX2GSR0_WLCAL           BIT(4)
#define  MSCC_X_DDR_PHY_DX2GSR0_DX2GSR0_WLCAL(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR0_DX2GSR0_WLDONE(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR0_DX2GSR0_WLDONE          BIT(5)
#define  MSCC_X_DDR_PHY_DX2GSR0_DX2GSR0_WLDONE(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR0_DX2GSR0_WLERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR0_DX2GSR0_WLERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX2GSR0_DX2GSR0_WLERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR0_DX2GSR0_WLPRD(x)        (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX2GSR0_DX2GSR0_WLPRD           GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX2GSR0_DX2GSR0_WLPRD(x)        (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2GSR0_DX2GSR0_DPLOCK(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR0_DX2GSR0_DPLOCK          BIT(16)
#define  MSCC_X_DDR_PHY_DX2GSR0_DX2GSR0_DPLOCK(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR0_DX2GSR0_GDQSPRD(x)      (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX2GSR0_DX2GSR0_GDQSPRD         GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX2GSR0_DX2GSR0_GDQSPRD(x)      (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2GSR0_DX2GSR0_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX2GSR0_DX2GSR0_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX2GSR0_DX2GSR0_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GSR0_DX2GSR0_WLDQ(x)         ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR0_DX2GSR0_WLDQ            BIT(30)
#define  MSCC_X_DDR_PHY_DX2GSR0_DX2GSR0_WLDQ(x)         ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR0_DX2GSR0_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR0_DX2GSR0_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX2GSR0_DX2GSR0_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX2GSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x279)
#define  MSCC_F_DDR_PHY_DX2GSR1_DX2GSR1_DLTDONE(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR1_DX2GSR1_DLTDONE         BIT(0)
#define  MSCC_X_DDR_PHY_DX2GSR1_DX2GSR1_DLTDONE(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR1_DX2GSR1_DLTCODE(x)      (GENMASK(24,1) & ((x) << 1))
#define  MSCC_M_DDR_PHY_DX2GSR1_DX2GSR1_DLTCODE         GENMASK(24,1)
#define  MSCC_X_DDR_PHY_DX2GSR1_DX2GSR1_DLTCODE(x)      (((x) >> 1) & GENMASK(23,0))
#define  MSCC_F_DDR_PHY_DX2GSR1_DX2GSR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX2GSR1_DX2GSR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX2GSR1_DX2GSR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX2GSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x27a)
#define  MSCC_F_DDR_PHY_DX2GSR2_DX2GSR2_RDERR(x)        ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR2_DX2GSR2_RDERR           BIT(0)
#define  MSCC_X_DDR_PHY_DX2GSR2_DX2GSR2_RDERR(x)        ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR2_DX2GSR2_RDWN(x)         ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR2_DX2GSR2_RDWN            BIT(1)
#define  MSCC_X_DDR_PHY_DX2GSR2_DX2GSR2_RDWN(x)         ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR2_DX2GSR2_WDERR(x)        ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR2_DX2GSR2_WDERR           BIT(2)
#define  MSCC_X_DDR_PHY_DX2GSR2_DX2GSR2_WDERR(x)        ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR2_DX2GSR2_WDWN(x)         ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR2_DX2GSR2_WDWN            BIT(3)
#define  MSCC_X_DDR_PHY_DX2GSR2_DX2GSR2_WDWN(x)         ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR2_DX2GSR2_REERR(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR2_DX2GSR2_REERR           BIT(4)
#define  MSCC_X_DDR_PHY_DX2GSR2_DX2GSR2_REERR(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR2_DX2GSR2_REWN(x)         ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR2_DX2GSR2_REWN            BIT(5)
#define  MSCC_X_DDR_PHY_DX2GSR2_DX2GSR2_REWN(x)         ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR2_DX2GSR2_WEERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR2_DX2GSR2_WEERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX2GSR2_DX2GSR2_WEERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR2_DX2GSR2_WEWN(x)         ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR2_DX2GSR2_WEWN            BIT(7)
#define  MSCC_X_DDR_PHY_DX2GSR2_DX2GSR2_WEWN(x)         ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR2_DX2GSR2_ESTAT(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2GSR2_DX2GSR2_ESTAT           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX2GSR2_DX2GSR2_ESTAT(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GSR2_DX2GSR2_DBDQ(x)         (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX2GSR2_DX2GSR2_DBDQ            GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX2GSR2_DX2GSR2_DBDQ(x)         (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX2GSR2_DX2GSR2_SRDERR(x)       ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR2_DX2GSR2_SRDERR          BIT(20)
#define  MSCC_X_DDR_PHY_DX2GSR2_DX2GSR2_SRDERR(x)       ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR2_DX2GSR2_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR2_DX2GSR2_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX2GSR2_DX2GSR2_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR2_DX2GSR2_GSDQSCAL(x)     ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR2_DX2GSR2_GSDQSCAL        BIT(22)
#define  MSCC_X_DDR_PHY_DX2GSR2_DX2GSR2_GSDQSCAL(x)     ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR2_DX2GSR2_GSDQSPRD(x)     (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX2GSR2_DX2GSR2_GSDQSPRD        GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX2GSR2_DX2GSR2_GSDQSPRD(x)     (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX2GSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x27b)
#define  MSCC_F_DDR_PHY_DX2GSR3_DX2GSR3_SRDPC(x)        (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2GSR3_DX2GSR3_SRDPC           GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX2GSR3_DX2GSR3_SRDPC(x)        (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GSR3_DX2GSR3_RESERVED_7_2(x)  (GENMASK(7,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX2GSR3_DX2GSR3_RESERVED_7_2     GENMASK(7,2)
#define  MSCC_X_DDR_PHY_DX2GSR3_DX2GSR3_RESERVED_7_2(x)  (((x) >> 2) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX2GSR3_DX2GSR3_HVERR(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2GSR3_DX2GSR3_HVERR           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX2GSR3_DX2GSR3_HVERR(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GSR3_DX2GSR3_HVWRN(x)        (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX2GSR3_DX2GSR3_HVWRN           GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX2GSR3_DX2GSR3_HVWRN(x)        (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GSR3_DX2GSR3_DVERR(x)        (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2GSR3_DX2GSR3_DVERR           GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX2GSR3_DX2GSR3_DVERR(x)        (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GSR3_DX2GSR3_DVWRN(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX2GSR3_DX2GSR3_DVWRN           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX2GSR3_DX2GSR3_DVWRN(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GSR3_DX2GSR3_ESTAT(x)        (GENMASK(26,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX2GSR3_DX2GSR3_ESTAT           GENMASK(26,24)
#define  MSCC_X_DDR_PHY_DX2GSR3_DX2GSR3_ESTAT(x)        (((x) >> 24) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX2GSR3_DX2GSR3_RESERVED_31_27(x)  (GENMASK(31,27) & ((x) << 27))
#define  MSCC_M_DDR_PHY_DX2GSR3_DX2GSR3_RESERVED_31_27     GENMASK(31,27)
#define  MSCC_X_DDR_PHY_DX2GSR3_DX2GSR3_RESERVED_31_27(x)  (((x) >> 27) & GENMASK(4,0))

#define MSCC_DDR_PHY_DX2GSR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x27c)
#define  MSCC_F_DDR_PHY_DX2GSR4_DX2GSR4_X4WDQCAL(x)     ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR4_DX2GSR4_X4WDQCAL        BIT(0)
#define  MSCC_X_DDR_PHY_DX2GSR4_DX2GSR4_X4WDQCAL(x)     ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR4_DX2GSR4_X4RDQSCAL(x)    ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR4_DX2GSR4_X4RDQSCAL       BIT(1)
#define  MSCC_X_DDR_PHY_DX2GSR4_DX2GSR4_X4RDQSCAL(x)    ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR4_DX2GSR4_X4RDQSNCAL(x)   ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR4_DX2GSR4_X4RDQSNCAL      BIT(2)
#define  MSCC_X_DDR_PHY_DX2GSR4_DX2GSR4_X4RDQSNCAL(x)   ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR4_DX2GSR4_X4GDQSCAL(x)    ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR4_DX2GSR4_X4GDQSCAL       BIT(3)
#define  MSCC_X_DDR_PHY_DX2GSR4_DX2GSR4_X4GDQSCAL(x)    ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR4_DX2GSR4_X4WLCAL(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR4_DX2GSR4_X4WLCAL         BIT(4)
#define  MSCC_X_DDR_PHY_DX2GSR4_DX2GSR4_X4WLCAL(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR4_DX2GSR4_X4WLDONE(x)     ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR4_DX2GSR4_X4WLDONE        BIT(5)
#define  MSCC_X_DDR_PHY_DX2GSR4_DX2GSR4_X4WLDONE(x)     ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR4_DX2GSR4_X4WLERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR4_DX2GSR4_X4WLERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX2GSR4_DX2GSR4_X4WLERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR4_DX2GSR4_X4WLPRD(x)      (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX2GSR4_DX2GSR4_X4WLPRD         GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX2GSR4_DX2GSR4_X4WLPRD(x)      (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2GSR4_DX2GSR4_X4DPLOCK(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR4_DX2GSR4_X4DPLOCK        BIT(16)
#define  MSCC_X_DDR_PHY_DX2GSR4_DX2GSR4_X4DPLOCK(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR4_DX2GSR4_X4GDQSPRD(x)    (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX2GSR4_DX2GSR4_X4GDQSPRD       GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX2GSR4_DX2GSR4_X4GDQSPRD(x)    (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX2GSR4_DX2GSR4_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX2GSR4_DX2GSR4_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX2GSR4_DX2GSR4_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GSR4_DX2GSR4_X4WLDQ(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR4_DX2GSR4_X4WLDQ          BIT(30)
#define  MSCC_X_DDR_PHY_DX2GSR4_DX2GSR4_X4WLDQ(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR4_DX2GSR4_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR4_DX2GSR4_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX2GSR4_DX2GSR4_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX2GSR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x27d)
#define  MSCC_F_DDR_PHY_DX2GSR5_DX2GSR5_X4RDERR(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR5_DX2GSR5_X4RDERR         BIT(0)
#define  MSCC_X_DDR_PHY_DX2GSR5_DX2GSR5_X4RDERR(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR5_DX2GSR5_X4RDWN(x)       ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR5_DX2GSR5_X4RDWN          BIT(1)
#define  MSCC_X_DDR_PHY_DX2GSR5_DX2GSR5_X4RDWN(x)       ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR5_DX2GSR5_X4WDERR(x)      ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR5_DX2GSR5_X4WDERR         BIT(2)
#define  MSCC_X_DDR_PHY_DX2GSR5_DX2GSR5_X4WDERR(x)      ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR5_DX2GSR5_X4WDWN(x)       ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR5_DX2GSR5_X4WDWN          BIT(3)
#define  MSCC_X_DDR_PHY_DX2GSR5_DX2GSR5_X4WDWN(x)       ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR5_DX2GSR5_X4REERR(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR5_DX2GSR5_X4REERR         BIT(4)
#define  MSCC_X_DDR_PHY_DX2GSR5_DX2GSR5_X4REERR(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR5_DX2GSR5_X4REWN(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR5_DX2GSR5_X4REWN          BIT(5)
#define  MSCC_X_DDR_PHY_DX2GSR5_DX2GSR5_X4REWN(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR5_DX2GSR5_X4WEERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR5_DX2GSR5_X4WEERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX2GSR5_DX2GSR5_X4WEERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR5_DX2GSR5_X4WEWN(x)       ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR5_DX2GSR5_X4WEWN          BIT(7)
#define  MSCC_X_DDR_PHY_DX2GSR5_DX2GSR5_X4WEWN(x)       ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR5_DX2GSR5_X4ESTAT(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2GSR5_DX2GSR5_X4ESTAT         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX2GSR5_DX2GSR5_X4ESTAT(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GSR5_DX2GSR5_RESERVED_19_12(x)  (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX2GSR5_DX2GSR5_RESERVED_19_12     GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX2GSR5_DX2GSR5_RESERVED_19_12(x)  (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX2GSR5_DX2GSR5_X4SRDERR(x)     ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR5_DX2GSR5_X4SRDERR        BIT(20)
#define  MSCC_X_DDR_PHY_DX2GSR5_DX2GSR5_X4SRDERR(x)     ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR5_DX2GSR5_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR5_DX2GSR5_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX2GSR5_DX2GSR5_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR5_DX2GSR5_X4GSDQSCAL(x)   ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX2GSR5_DX2GSR5_X4GSDQSCAL      BIT(22)
#define  MSCC_X_DDR_PHY_DX2GSR5_DX2GSR5_X4GSDQSCAL(x)   ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX2GSR5_DX2GSR5_X4GSDQSPRD(x)   (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX2GSR5_DX2GSR5_X4GSDQSPRD      GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX2GSR5_DX2GSR5_X4GSDQSPRD(x)   (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX2GSR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x27e)
#define  MSCC_F_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GSR6_DX2GSR6_X4SRDPC(x)      (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX2GSR6_DX2GSR6_X4SRDPC         GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX2GSR6_DX2GSR6_X4SRDPC(x)      (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_7_4(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_7_4     GENMASK(7,4)
#define  MSCC_X_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_7_4(x)  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GSR6_DX2GSR6_X4HVERR(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX2GSR6_DX2GSR6_X4HVERR         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX2GSR6_DX2GSR6_X4HVERR(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GSR6_DX2GSR6_X4HVWRN(x)      (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX2GSR6_DX2GSR6_X4HVWRN         GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX2GSR6_DX2GSR6_X4HVWRN(x)      (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GSR6_DX2GSR6_X4DVERR(x)      (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX2GSR6_DX2GSR6_X4DVERR         GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX2GSR6_DX2GSR6_X4DVERR(x)      (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GSR6_DX2GSR6_X4DVWRN(x)      (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX2GSR6_DX2GSR6_X4DVWRN         GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX2GSR6_DX2GSR6_X4DVWRN(x)      (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX3GCR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x280)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_DXEN(x)         ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_DXEN            BIT(0)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_DXEN(x)         ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_DXIOM(x)        ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_DXIOM           BIT(1)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_DXIOM(x)        ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_DQSGOE(x)       ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_DQSGOE          BIT(2)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_DQSGOE(x)       ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_DQSGODT(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_DQSGODT         BIT(3)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_DQSGODT(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_4(x)   ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_4      BIT(4)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_4(x)   ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_DQSGPDR(x)      ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_DQSGPDR         BIT(5)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_DQSGPDR(x)      ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_6(x)   ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_6      BIT(6)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_6(x)   ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_PDRAL(x)        (GENMASK(8,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_PDRAL           GENMASK(8,7)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_PDRAL(x)        (((x) >> 7) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_RTTOH(x)        (GENMASK(10,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_RTTOH           GENMASK(10,9)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_RTTOH(x)        (((x) >> 9) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_RTTOAL(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_RTTOAL          BIT(11)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_RTTOAL(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_DQSSEPDR(x)     ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_DQSSEPDR        BIT(12)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_DQSSEPDR(x)     ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_DQSNSEPDR(x)    ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_DQSNSEPDR       BIT(13)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_DQSNSEPDR(x)    ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_PLLRST(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_PLLRST          BIT(16)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_PLLRST(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_PLLPD(x)        ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_PLLPD           BIT(17)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_PLLPD(x)        ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_GSHIFT(x)       ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_GSHIFT          BIT(18)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_GSHIFT(x)       ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_PLLBYP(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_PLLBYP          BIT(19)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_PLLBYP(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_RDDLY(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_RDDLY           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_RDDLY(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_29_24(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_29_24     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_29_24(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_MDLEN(x)        ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_MDLEN           BIT(30)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_MDLEN(x)        ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR0_DX3GCR0_CALBYP(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR0_DX3GCR0_CALBYP          BIT(31)
#define  MSCC_X_DDR_PHY_DX3GCR0_DX3GCR0_CALBYP(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX3GCR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x281)
#define  MSCC_F_DDR_PHY_DX3GCR1_DX3GCR1_RESERVED_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3GCR1_DX3GCR1_RESERVED_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX3GCR1_DX3GCR1_RESERVED_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX3GCR1_DX3GCR1_DXPDRMODE(x)    (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3GCR1_DX3GCR1_DXPDRMODE       GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX3GCR1_DX3GCR1_DXPDRMODE(x)    (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX3GCR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x282)
#define  MSCC_F_DDR_PHY_DX3GCR2_DX3GCR2_DXTEMODE(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3GCR2_DX3GCR2_DXTEMODE        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX3GCR2_DX3GCR2_DXTEMODE(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX3GCR2_DX3GCR2_DXOEMODE(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3GCR2_DX3GCR2_DXOEMODE        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX3GCR2_DX3GCR2_DXOEMODE(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX3GCR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x283)
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_DSPDRMODE(x)    (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_DSPDRMODE       GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_DSPDRMODE(x)    (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_DSTEMODE(x)     (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_DSTEMODE        GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_DSTEMODE(x)     (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_DSOEMODE(x)     (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_DSOEMODE        GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_DSOEMODE(x)     (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_DMPDRMODE(x)    (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_DMPDRMODE       GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_DMPDRMODE(x)    (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_DMTEMODE(x)     (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_DMTEMODE        GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_DMTEMODE(x)     (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_DMOEMODE(x)     (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_DMOEMODE        GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_DMOEMODE(x)     (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_17_16(x)  (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_17_16     GENMASK(17,16)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_17_16(x)  (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_OEBVT(x)        ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_OEBVT           BIT(18)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_OEBVT(x)        ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_PDRBVT(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_PDRBVT          BIT(19)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_PDRBVT(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_TEBVT(x)        ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_TEBVT           BIT(20)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_TEBVT(x)        ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_WDSBVT(x)       ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_WDSBVT          BIT(21)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_WDSBVT(x)       ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_RDSBVT(x)       ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_RDSBVT          BIT(22)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_RDSBVT(x)       ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_RGSLVT(x)       ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_RGSLVT          BIT(23)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_RGSLVT(x)       ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_WLLVT(x)        ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_WLLVT           BIT(24)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_WLLVT(x)        ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_WDLVT(x)        ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_WDLVT           BIT(25)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_WDLVT(x)        ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_RDLVT(x)        ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_RDLVT           BIT(26)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_RDLVT(x)        ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_RGLVT(x)        ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_RGLVT           BIT(27)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_RGLVT(x)        ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_WDBVT(x)        ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_WDBVT           BIT(28)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_WDBVT(x)        ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_RDBVT(x)        ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_RDBVT           BIT(29)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_RDBVT(x)        ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_WDMBVT(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_WDMBVT          BIT(30)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_WDMBVT(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR3_DX3GCR3_RDMBVT(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR3_DX3GCR3_RDMBVT          BIT(31)
#define  MSCC_X_DDR_PHY_DX3GCR3_DX3GCR3_RDMBVT(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX3GCR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x284)
#define  MSCC_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIMON(x)    (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIMON       GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIMON(x)    (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIEN(x)     (GENMASK(5,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIEN        GENMASK(5,2)
#define  MSCC_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIEN(x)     (((x) >> 2) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFSSEL(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFSSEL       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFSSEL(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFESEL(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFESEL       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFESEL(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_24_22(x)  (GENMASK(24,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_24_22     GENMASK(24,22)
#define  MSCC_X_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_24_22(x)  (((x) >> 22) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFSEN(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFSEN        BIT(25)
#define  MSCC_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFSEN(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFEEN(x)     (GENMASK(27,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFEEN        GENMASK(27,26)
#define  MSCC_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFEEN(x)     (((x) >> 26) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFPEN(x)     ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFPEN        BIT(28)
#define  MSCC_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFPEN(x)     ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIOM(x)     (GENMASK(31,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIOM        GENMASK(31,29)
#define  MSCC_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIOM(x)     (((x) >> 29) & GENMASK(2,0))

#define MSCC_DDR_PHY_DX3GCR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x285)
#define  MSCC_F_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX3GCR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x286)
#define  MSCC_F_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR0(x)   (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR0      GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR0(x)   (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR1(x)   (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR1      GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR1(x)   (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR2(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR2      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR2(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR3(x)   (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR3      GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR3(x)   (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX3GCR7                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x287)
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DSPDRMODE(x)  (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DSPDRMODE     GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DSPDRMODE(x)  (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DSTEMODE(x)   (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DSTEMODE      GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DSTEMODE(x)   (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DSOEMODE(x)   (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DSOEMODE      GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DSOEMODE(x)   (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DXPDRMODE(x)  (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DXPDRMODE     GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DXPDRMODE(x)  (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DXTEMODE(x)   (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DXTEMODE      GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DXTEMODE(x)   (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DXOEMODE(x)   (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DXOEMODE      GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DXOEMODE(x)   (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGOE(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGOE        BIT(16)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGOE(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGODT(x)    ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGODT       BIT(17)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGODT(x)    ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_18(x)  ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_18     BIT(18)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_18(x)  ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGPDR(x)    ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGPDR       BIT(19)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGPDR(x)    ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_20(x)  ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_20     BIT(20)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_20(x)  ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSSEPDR(x)   ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSSEPDR      BIT(21)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSSEPDR(x)   ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSNSEPDR(x)  ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSNSEPDR     BIT(22)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSNSEPDR(x)  ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_X4RTTOH(x)      (GENMASK(24,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_X4RTTOH         GENMASK(24,23)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_X4RTTOH(x)      (((x) >> 23) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_X4RTTOAL(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_X4RTTOAL        BIT(25)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_X4RTTOAL(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_X4RDDLY(x)      (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_X4RDDLY         GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_X4RDDLY(x)      (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX3GCR8                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x288)
#define  MSCC_F_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX3GCR9                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x289)
#define  MSCC_F_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX3BDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x290)
#define  MSCC_F_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ0WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ0WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ0WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ1WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ1WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ1WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ2WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ2WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ2WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ3WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ3WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ3WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX3BDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x291)
#define  MSCC_F_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ4WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ4WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ4WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ5WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ5WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ5WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ6WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ6WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ6WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ7WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ7WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ7WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX3BDLR2                MSCC_IOREG(MSCC_TO_DDR_PHY,0x292)
#define  MSCC_F_DDR_PHY_DX3BDLR2_DX3BDLR2_DMWBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3BDLR2_DX3BDLR2_DMWBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX3BDLR2_DX3BDLR2_DMWBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR2_DX3BDLR2_DSWBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3BDLR2_DX3BDLR2_DSWBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3BDLR2_DX3BDLR2_DSWBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR2_DX3BDLR2_DSOEBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3BDLR2_DX3BDLR2_DSOEBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3BDLR2_DX3BDLR2_DSOEBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX3BDLR3                MSCC_IOREG(MSCC_TO_DDR_PHY,0x294)
#define  MSCC_F_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ0RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ0RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ0RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ1RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ1RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ1RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ2RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ2RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ2RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ3RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ3RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ3RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX3BDLR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x295)
#define  MSCC_F_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ4RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ4RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ4RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ5RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ5RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ5RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ6RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ6RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ6RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ7RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ7RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ7RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX3BDLR5                MSCC_IOREG(MSCC_TO_DDR_PHY,0x296)
#define  MSCC_F_DDR_PHY_DX3BDLR5_DX3BDLR5_DMRBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3BDLR5_DX3BDLR5_DMRBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX3BDLR5_DX3BDLR5_DMRBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR5_DX3BDLR5_DSRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3BDLR5_DX3BDLR5_DSRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3BDLR5_DX3BDLR5_DSRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR5_DX3BDLR5_DSNRBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3BDLR5_DX3BDLR5_DSNRBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3BDLR5_DX3BDLR5_DSNRBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX3BDLR6                MSCC_IOREG(MSCC_TO_DDR_PHY,0x298)
#define  MSCC_F_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX3BDLR6_DX3BDLR6_PDRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3BDLR6_DX3BDLR6_PDRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3BDLR6_DX3BDLR6_PDRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR6_DX3BDLR6_TERBD(x)      (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3BDLR6_DX3BDLR6_TERBD         GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3BDLR6_DX3BDLR6_TERBD(x)      (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX3BDLR7                MSCC_IOREG(MSCC_TO_DDR_PHY,0x299)
#define  MSCC_F_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DMWBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DMWBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DMWBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DSWBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DSWBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DSWBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DSOEBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DSOEBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DSOEBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX3BDLR8                MSCC_IOREG(MSCC_TO_DDR_PHY,0x29a)
#define  MSCC_F_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DMRBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DMRBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DMRBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DSRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DSRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DSRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DSNRBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DSNRBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DSNRBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX3BDLR9                MSCC_IOREG(MSCC_TO_DDR_PHY,0x29b)
#define  MSCC_F_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX3BDLR9_DX3BDLR9_X4PDRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3BDLR9_DX3BDLR9_X4PDRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX3BDLR9_DX3BDLR9_X4PDRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3BDLR9_DX3BDLR9_X4TERBD(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3BDLR9_DX3BDLR9_X4TERBD       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX3BDLR9_DX3BDLR9_X4TERBD(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX3LCDLR0               MSCC_IOREG(MSCC_TO_DDR_PHY,0x2a0)
#define  MSCC_F_DDR_PHY_DX3LCDLR0_DX3LCDLR0_WLD(x)      (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3LCDLR0_DX3LCDLR0_WLD         GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX3LCDLR0_DX3LCDLR0_WLD(x)      (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR0_DX3LCDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX3LCDLR0_DX3LCDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX3LCDLR0_DX3LCDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR0_DX3LCDLR0_X4WLD(x)    (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3LCDLR0_DX3LCDLR0_X4WLD       GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX3LCDLR0_DX3LCDLR0_X4WLD(x)    (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR0_DX3LCDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX3LCDLR0_DX3LCDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX3LCDLR0_DX3LCDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX3LCDLR1               MSCC_IOREG(MSCC_TO_DDR_PHY,0x2a1)
#define  MSCC_F_DDR_PHY_DX3LCDLR1_DX3LCDLR1_WDQD(x)     (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3LCDLR1_DX3LCDLR1_WDQD        GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX3LCDLR1_DX3LCDLR1_WDQD(x)     (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR1_DX3LCDLR1_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX3LCDLR1_DX3LCDLR1_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX3LCDLR1_DX3LCDLR1_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR1_DX3LCDLR1_X4WDQD(x)   (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3LCDLR1_DX3LCDLR1_X4WDQD      GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX3LCDLR1_DX3LCDLR1_X4WDQD(x)   (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR1_DX3LCDLR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX3LCDLR1_DX3LCDLR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX3LCDLR1_DX3LCDLR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX3LCDLR2               MSCC_IOREG(MSCC_TO_DDR_PHY,0x2a2)
#define  MSCC_F_DDR_PHY_DX3LCDLR2_DX3LCDLR2_DQSGD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3LCDLR2_DX3LCDLR2_DQSGD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX3LCDLR2_DX3LCDLR2_DQSGD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR2_DX3LCDLR2_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX3LCDLR2_DX3LCDLR2_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX3LCDLR2_DX3LCDLR2_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR2_DX3LCDLR2_X4DQSGD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3LCDLR2_DX3LCDLR2_X4DQSGD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX3LCDLR2_DX3LCDLR2_X4DQSGD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR2_DX3LCDLR2_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX3LCDLR2_DX3LCDLR2_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX3LCDLR2_DX3LCDLR2_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX3LCDLR3               MSCC_IOREG(MSCC_TO_DDR_PHY,0x2a3)
#define  MSCC_F_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RDQSD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RDQSD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RDQSD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR3_DX3LCDLR3_X4RDQSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3LCDLR3_DX3LCDLR3_X4RDQSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX3LCDLR3_DX3LCDLR3_X4RDQSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX3LCDLR4               MSCC_IOREG(MSCC_TO_DDR_PHY,0x2a4)
#define  MSCC_F_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RDQSND(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RDQSND      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RDQSND(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR4_DX3LCDLR4_X4RDQSND(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3LCDLR4_DX3LCDLR4_X4RDQSND     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX3LCDLR4_DX3LCDLR4_X4RDQSND(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX3LCDLR5               MSCC_IOREG(MSCC_TO_DDR_PHY,0x2a5)
#define  MSCC_F_DDR_PHY_DX3LCDLR5_DX3LCDLR5_DQSGSD(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3LCDLR5_DX3LCDLR5_DQSGSD      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX3LCDLR5_DX3LCDLR5_DQSGSD(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR5_DX3LCDLR5_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX3LCDLR5_DX3LCDLR5_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX3LCDLR5_DX3LCDLR5_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR5_DX3LCDLR5_X4DQSGSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3LCDLR5_DX3LCDLR5_X4DQSGSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX3LCDLR5_DX3LCDLR5_X4DQSGSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3LCDLR5_DX3LCDLR5_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX3LCDLR5_DX3LCDLR5_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX3LCDLR5_DX3LCDLR5_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX3MDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x2a8)
#define  MSCC_F_DDR_PHY_DX3MDLR0_DX3MDLR0_IPRD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3MDLR0_DX3MDLR0_IPRD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX3MDLR0_DX3MDLR0_IPRD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3MDLR0_DX3MDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX3MDLR0_DX3MDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX3MDLR0_DX3MDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX3MDLR0_DX3MDLR0_TPRD(x)       (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3MDLR0_DX3MDLR0_TPRD          GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX3MDLR0_DX3MDLR0_TPRD(x)       (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3MDLR0_DX3MDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX3MDLR0_DX3MDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX3MDLR0_DX3MDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX3MDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x2a9)
#define  MSCC_F_DDR_PHY_DX3MDLR1_DX3MDLR1_MDLD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3MDLR1_DX3MDLR1_MDLD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX3MDLR1_DX3MDLR1_MDLD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3MDLR1_DX3MDLR1_RESERVED_31_9(x)  (GENMASK(31,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX3MDLR1_DX3MDLR1_RESERVED_31_9     GENMASK(31,9)
#define  MSCC_X_DDR_PHY_DX3MDLR1_DX3MDLR1_RESERVED_31_9(x)  (((x) >> 9) & GENMASK(22,0))

#define MSCC_DDR_PHY_DX3GTR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2b0)
#define  MSCC_F_DDR_PHY_DX3GTR0_DX3GTR0_DGSL(x)         (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3GTR0_DX3GTR0_DGSL            GENMASK(4,0)
#define  MSCC_X_DDR_PHY_DX3GTR0_DX3GTR0_DGSL(x)         (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_7_5(x)  (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_7_5     GENMASK(7,5)
#define  MSCC_X_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_7_5(x)  (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX3GTR0_DX3GTR0_X4DGSL(x)       (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3GTR0_DX3GTR0_X4DGSL          GENMASK(12,8)
#define  MSCC_X_DDR_PHY_DX3GTR0_DX3GTR0_X4DGSL(x)       (((x) >> 8) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX3GTR0_DX3GTR0_WLSL(x)         (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3GTR0_DX3GTR0_WLSL            GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX3GTR0_DX3GTR0_WLSL(x)         (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GTR0_DX3GTR0_X4WLSL(x)       (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX3GTR0_DX3GTR0_X4WLSL          GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX3GTR0_DX3GTR0_X4WLSL(x)       (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX3RSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2b4)
#define  MSCC_F_DDR_PHY_DX3RSR0_DX3RSR0_QSGERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3RSR0_DX3RSR0_QSGERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX3RSR0_DX3RSR0_QSGERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX3RSR0_DX3RSR0_X4QSGERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3RSR0_DX3RSR0_X4QSGERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX3RSR0_DX3RSR0_X4QSGERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX3RSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2b5)
#define  MSCC_F_DDR_PHY_DX3RSR1_DX3RSR1_RDLVLERR(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3RSR1_DX3RSR1_RDLVLERR        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX3RSR1_DX3RSR1_RDLVLERR(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX3RSR1_DX3RSR1_X4RDLVLERR(x)   (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3RSR1_DX3RSR1_X4RDLVLERR      GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX3RSR1_DX3RSR1_X4RDLVLERR(x)   (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX3RSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2b6)
#define  MSCC_F_DDR_PHY_DX3RSR2_DX3RSR2_WLAWN(x)        (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3RSR2_DX3RSR2_WLAWN           GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX3RSR2_DX3RSR2_WLAWN(x)        (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX3RSR2_DX3RSR2_X4WLAWN(x)      (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3RSR2_DX3RSR2_X4WLAWN         GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX3RSR2_DX3RSR2_X4WLAWN(x)      (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX3RSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2b7)
#define  MSCC_F_DDR_PHY_DX3RSR3_DX3RSR3_WLAERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3RSR3_DX3RSR3_WLAERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX3RSR3_DX3RSR3_WLAERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX3RSR3_DX3RSR3_X4WLAERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3RSR3_DX3RSR3_X4WLAERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX3RSR3_DX3RSR3_X4WLAERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX3GSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2b8)
#define  MSCC_F_DDR_PHY_DX3GSR0_DX3GSR0_WDQCAL(x)       ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR0_DX3GSR0_WDQCAL          BIT(0)
#define  MSCC_X_DDR_PHY_DX3GSR0_DX3GSR0_WDQCAL(x)       ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR0_DX3GSR0_RDQSCAL(x)      ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR0_DX3GSR0_RDQSCAL         BIT(1)
#define  MSCC_X_DDR_PHY_DX3GSR0_DX3GSR0_RDQSCAL(x)      ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR0_DX3GSR0_RDQSNCAL(x)     ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR0_DX3GSR0_RDQSNCAL        BIT(2)
#define  MSCC_X_DDR_PHY_DX3GSR0_DX3GSR0_RDQSNCAL(x)     ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR0_DX3GSR0_GDQSCAL(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR0_DX3GSR0_GDQSCAL         BIT(3)
#define  MSCC_X_DDR_PHY_DX3GSR0_DX3GSR0_GDQSCAL(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR0_DX3GSR0_WLCAL(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR0_DX3GSR0_WLCAL           BIT(4)
#define  MSCC_X_DDR_PHY_DX3GSR0_DX3GSR0_WLCAL(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR0_DX3GSR0_WLDONE(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR0_DX3GSR0_WLDONE          BIT(5)
#define  MSCC_X_DDR_PHY_DX3GSR0_DX3GSR0_WLDONE(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR0_DX3GSR0_WLERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR0_DX3GSR0_WLERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX3GSR0_DX3GSR0_WLERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR0_DX3GSR0_WLPRD(x)        (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX3GSR0_DX3GSR0_WLPRD           GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX3GSR0_DX3GSR0_WLPRD(x)        (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3GSR0_DX3GSR0_DPLOCK(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR0_DX3GSR0_DPLOCK          BIT(16)
#define  MSCC_X_DDR_PHY_DX3GSR0_DX3GSR0_DPLOCK(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR0_DX3GSR0_GDQSPRD(x)      (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX3GSR0_DX3GSR0_GDQSPRD         GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX3GSR0_DX3GSR0_GDQSPRD(x)      (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3GSR0_DX3GSR0_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX3GSR0_DX3GSR0_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX3GSR0_DX3GSR0_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GSR0_DX3GSR0_WLDQ(x)         ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR0_DX3GSR0_WLDQ            BIT(30)
#define  MSCC_X_DDR_PHY_DX3GSR0_DX3GSR0_WLDQ(x)         ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR0_DX3GSR0_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR0_DX3GSR0_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX3GSR0_DX3GSR0_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX3GSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2b9)
#define  MSCC_F_DDR_PHY_DX3GSR1_DX3GSR1_DLTDONE(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR1_DX3GSR1_DLTDONE         BIT(0)
#define  MSCC_X_DDR_PHY_DX3GSR1_DX3GSR1_DLTDONE(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR1_DX3GSR1_DLTCODE(x)      (GENMASK(24,1) & ((x) << 1))
#define  MSCC_M_DDR_PHY_DX3GSR1_DX3GSR1_DLTCODE         GENMASK(24,1)
#define  MSCC_X_DDR_PHY_DX3GSR1_DX3GSR1_DLTCODE(x)      (((x) >> 1) & GENMASK(23,0))
#define  MSCC_F_DDR_PHY_DX3GSR1_DX3GSR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX3GSR1_DX3GSR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX3GSR1_DX3GSR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX3GSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2ba)
#define  MSCC_F_DDR_PHY_DX3GSR2_DX3GSR2_RDERR(x)        ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR2_DX3GSR2_RDERR           BIT(0)
#define  MSCC_X_DDR_PHY_DX3GSR2_DX3GSR2_RDERR(x)        ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR2_DX3GSR2_RDWN(x)         ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR2_DX3GSR2_RDWN            BIT(1)
#define  MSCC_X_DDR_PHY_DX3GSR2_DX3GSR2_RDWN(x)         ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR2_DX3GSR2_WDERR(x)        ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR2_DX3GSR2_WDERR           BIT(2)
#define  MSCC_X_DDR_PHY_DX3GSR2_DX3GSR2_WDERR(x)        ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR2_DX3GSR2_WDWN(x)         ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR2_DX3GSR2_WDWN            BIT(3)
#define  MSCC_X_DDR_PHY_DX3GSR2_DX3GSR2_WDWN(x)         ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR2_DX3GSR2_REERR(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR2_DX3GSR2_REERR           BIT(4)
#define  MSCC_X_DDR_PHY_DX3GSR2_DX3GSR2_REERR(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR2_DX3GSR2_REWN(x)         ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR2_DX3GSR2_REWN            BIT(5)
#define  MSCC_X_DDR_PHY_DX3GSR2_DX3GSR2_REWN(x)         ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR2_DX3GSR2_WEERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR2_DX3GSR2_WEERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX3GSR2_DX3GSR2_WEERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR2_DX3GSR2_WEWN(x)         ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR2_DX3GSR2_WEWN            BIT(7)
#define  MSCC_X_DDR_PHY_DX3GSR2_DX3GSR2_WEWN(x)         ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR2_DX3GSR2_ESTAT(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3GSR2_DX3GSR2_ESTAT           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX3GSR2_DX3GSR2_ESTAT(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GSR2_DX3GSR2_DBDQ(x)         (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX3GSR2_DX3GSR2_DBDQ            GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX3GSR2_DX3GSR2_DBDQ(x)         (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX3GSR2_DX3GSR2_SRDERR(x)       ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR2_DX3GSR2_SRDERR          BIT(20)
#define  MSCC_X_DDR_PHY_DX3GSR2_DX3GSR2_SRDERR(x)       ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR2_DX3GSR2_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR2_DX3GSR2_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX3GSR2_DX3GSR2_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR2_DX3GSR2_GSDQSCAL(x)     ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR2_DX3GSR2_GSDQSCAL        BIT(22)
#define  MSCC_X_DDR_PHY_DX3GSR2_DX3GSR2_GSDQSCAL(x)     ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR2_DX3GSR2_GSDQSPRD(x)     (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX3GSR2_DX3GSR2_GSDQSPRD        GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX3GSR2_DX3GSR2_GSDQSPRD(x)     (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX3GSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2bb)
#define  MSCC_F_DDR_PHY_DX3GSR3_DX3GSR3_SRDPC(x)        (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3GSR3_DX3GSR3_SRDPC           GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX3GSR3_DX3GSR3_SRDPC(x)        (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GSR3_DX3GSR3_RESERVED_7_2(x)  (GENMASK(7,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX3GSR3_DX3GSR3_RESERVED_7_2     GENMASK(7,2)
#define  MSCC_X_DDR_PHY_DX3GSR3_DX3GSR3_RESERVED_7_2(x)  (((x) >> 2) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX3GSR3_DX3GSR3_HVERR(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3GSR3_DX3GSR3_HVERR           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX3GSR3_DX3GSR3_HVERR(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GSR3_DX3GSR3_HVWRN(x)        (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX3GSR3_DX3GSR3_HVWRN           GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX3GSR3_DX3GSR3_HVWRN(x)        (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GSR3_DX3GSR3_DVERR(x)        (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3GSR3_DX3GSR3_DVERR           GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX3GSR3_DX3GSR3_DVERR(x)        (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GSR3_DX3GSR3_DVWRN(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX3GSR3_DX3GSR3_DVWRN           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX3GSR3_DX3GSR3_DVWRN(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GSR3_DX3GSR3_ESTAT(x)        (GENMASK(26,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX3GSR3_DX3GSR3_ESTAT           GENMASK(26,24)
#define  MSCC_X_DDR_PHY_DX3GSR3_DX3GSR3_ESTAT(x)        (((x) >> 24) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX3GSR3_DX3GSR3_RESERVED_31_27(x)  (GENMASK(31,27) & ((x) << 27))
#define  MSCC_M_DDR_PHY_DX3GSR3_DX3GSR3_RESERVED_31_27     GENMASK(31,27)
#define  MSCC_X_DDR_PHY_DX3GSR3_DX3GSR3_RESERVED_31_27(x)  (((x) >> 27) & GENMASK(4,0))

#define MSCC_DDR_PHY_DX3GSR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2bc)
#define  MSCC_F_DDR_PHY_DX3GSR4_DX3GSR4_X4WDQCAL(x)     ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR4_DX3GSR4_X4WDQCAL        BIT(0)
#define  MSCC_X_DDR_PHY_DX3GSR4_DX3GSR4_X4WDQCAL(x)     ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR4_DX3GSR4_X4RDQSCAL(x)    ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR4_DX3GSR4_X4RDQSCAL       BIT(1)
#define  MSCC_X_DDR_PHY_DX3GSR4_DX3GSR4_X4RDQSCAL(x)    ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR4_DX3GSR4_X4RDQSNCAL(x)   ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR4_DX3GSR4_X4RDQSNCAL      BIT(2)
#define  MSCC_X_DDR_PHY_DX3GSR4_DX3GSR4_X4RDQSNCAL(x)   ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR4_DX3GSR4_X4GDQSCAL(x)    ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR4_DX3GSR4_X4GDQSCAL       BIT(3)
#define  MSCC_X_DDR_PHY_DX3GSR4_DX3GSR4_X4GDQSCAL(x)    ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR4_DX3GSR4_X4WLCAL(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR4_DX3GSR4_X4WLCAL         BIT(4)
#define  MSCC_X_DDR_PHY_DX3GSR4_DX3GSR4_X4WLCAL(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR4_DX3GSR4_X4WLDONE(x)     ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR4_DX3GSR4_X4WLDONE        BIT(5)
#define  MSCC_X_DDR_PHY_DX3GSR4_DX3GSR4_X4WLDONE(x)     ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR4_DX3GSR4_X4WLERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR4_DX3GSR4_X4WLERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX3GSR4_DX3GSR4_X4WLERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR4_DX3GSR4_X4WLPRD(x)      (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX3GSR4_DX3GSR4_X4WLPRD         GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX3GSR4_DX3GSR4_X4WLPRD(x)      (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3GSR4_DX3GSR4_X4DPLOCK(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR4_DX3GSR4_X4DPLOCK        BIT(16)
#define  MSCC_X_DDR_PHY_DX3GSR4_DX3GSR4_X4DPLOCK(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR4_DX3GSR4_X4GDQSPRD(x)    (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX3GSR4_DX3GSR4_X4GDQSPRD       GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX3GSR4_DX3GSR4_X4GDQSPRD(x)    (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX3GSR4_DX3GSR4_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX3GSR4_DX3GSR4_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX3GSR4_DX3GSR4_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GSR4_DX3GSR4_X4WLDQ(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR4_DX3GSR4_X4WLDQ          BIT(30)
#define  MSCC_X_DDR_PHY_DX3GSR4_DX3GSR4_X4WLDQ(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR4_DX3GSR4_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR4_DX3GSR4_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX3GSR4_DX3GSR4_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX3GSR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2bd)
#define  MSCC_F_DDR_PHY_DX3GSR5_DX3GSR5_X4RDERR(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR5_DX3GSR5_X4RDERR         BIT(0)
#define  MSCC_X_DDR_PHY_DX3GSR5_DX3GSR5_X4RDERR(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR5_DX3GSR5_X4RDWN(x)       ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR5_DX3GSR5_X4RDWN          BIT(1)
#define  MSCC_X_DDR_PHY_DX3GSR5_DX3GSR5_X4RDWN(x)       ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR5_DX3GSR5_X4WDERR(x)      ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR5_DX3GSR5_X4WDERR         BIT(2)
#define  MSCC_X_DDR_PHY_DX3GSR5_DX3GSR5_X4WDERR(x)      ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR5_DX3GSR5_X4WDWN(x)       ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR5_DX3GSR5_X4WDWN          BIT(3)
#define  MSCC_X_DDR_PHY_DX3GSR5_DX3GSR5_X4WDWN(x)       ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR5_DX3GSR5_X4REERR(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR5_DX3GSR5_X4REERR         BIT(4)
#define  MSCC_X_DDR_PHY_DX3GSR5_DX3GSR5_X4REERR(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR5_DX3GSR5_X4REWN(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR5_DX3GSR5_X4REWN          BIT(5)
#define  MSCC_X_DDR_PHY_DX3GSR5_DX3GSR5_X4REWN(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR5_DX3GSR5_X4WEERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR5_DX3GSR5_X4WEERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX3GSR5_DX3GSR5_X4WEERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR5_DX3GSR5_X4WEWN(x)       ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR5_DX3GSR5_X4WEWN          BIT(7)
#define  MSCC_X_DDR_PHY_DX3GSR5_DX3GSR5_X4WEWN(x)       ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR5_DX3GSR5_X4ESTAT(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3GSR5_DX3GSR5_X4ESTAT         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX3GSR5_DX3GSR5_X4ESTAT(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GSR5_DX3GSR5_RESERVED_19_12(x)  (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX3GSR5_DX3GSR5_RESERVED_19_12     GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX3GSR5_DX3GSR5_RESERVED_19_12(x)  (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX3GSR5_DX3GSR5_X4SRDERR(x)     ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR5_DX3GSR5_X4SRDERR        BIT(20)
#define  MSCC_X_DDR_PHY_DX3GSR5_DX3GSR5_X4SRDERR(x)     ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR5_DX3GSR5_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR5_DX3GSR5_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX3GSR5_DX3GSR5_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR5_DX3GSR5_X4GSDQSCAL(x)   ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX3GSR5_DX3GSR5_X4GSDQSCAL      BIT(22)
#define  MSCC_X_DDR_PHY_DX3GSR5_DX3GSR5_X4GSDQSCAL(x)   ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX3GSR5_DX3GSR5_X4GSDQSPRD(x)   (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX3GSR5_DX3GSR5_X4GSDQSPRD      GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX3GSR5_DX3GSR5_X4GSDQSPRD(x)   (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX3GSR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2be)
#define  MSCC_F_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GSR6_DX3GSR6_X4SRDPC(x)      (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX3GSR6_DX3GSR6_X4SRDPC         GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX3GSR6_DX3GSR6_X4SRDPC(x)      (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_7_4(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_7_4     GENMASK(7,4)
#define  MSCC_X_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_7_4(x)  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GSR6_DX3GSR6_X4HVERR(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX3GSR6_DX3GSR6_X4HVERR         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX3GSR6_DX3GSR6_X4HVERR(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GSR6_DX3GSR6_X4HVWRN(x)      (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX3GSR6_DX3GSR6_X4HVWRN         GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX3GSR6_DX3GSR6_X4HVWRN(x)      (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GSR6_DX3GSR6_X4DVERR(x)      (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX3GSR6_DX3GSR6_X4DVERR         GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX3GSR6_DX3GSR6_X4DVERR(x)      (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GSR6_DX3GSR6_X4DVWRN(x)      (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX3GSR6_DX3GSR6_X4DVWRN         GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX3GSR6_DX3GSR6_X4DVWRN(x)      (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX4GCR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2c0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_DXEN(x)         ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_DXEN            BIT(0)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_DXEN(x)         ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_DXIOM(x)        ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_DXIOM           BIT(1)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_DXIOM(x)        ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_DQSGOE(x)       ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_DQSGOE          BIT(2)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_DQSGOE(x)       ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_DQSGODT(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_DQSGODT         BIT(3)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_DQSGODT(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_4(x)   ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_4      BIT(4)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_4(x)   ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_DQSGPDR(x)      ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_DQSGPDR         BIT(5)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_DQSGPDR(x)      ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_6(x)   ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_6      BIT(6)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_6(x)   ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_PDRAL(x)        (GENMASK(8,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_PDRAL           GENMASK(8,7)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_PDRAL(x)        (((x) >> 7) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_RTTOH(x)        (GENMASK(10,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_RTTOH           GENMASK(10,9)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_RTTOH(x)        (((x) >> 9) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_RTTOAL(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_RTTOAL          BIT(11)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_RTTOAL(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_DQSSEPDR(x)     ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_DQSSEPDR        BIT(12)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_DQSSEPDR(x)     ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_DQSNSEPDR(x)    ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_DQSNSEPDR       BIT(13)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_DQSNSEPDR(x)    ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_PLLRST(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_PLLRST          BIT(16)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_PLLRST(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_PLLPD(x)        ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_PLLPD           BIT(17)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_PLLPD(x)        ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_GSHIFT(x)       ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_GSHIFT          BIT(18)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_GSHIFT(x)       ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_PLLBYP(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_PLLBYP          BIT(19)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_PLLBYP(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_RDDLY(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_RDDLY           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_RDDLY(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_29_24(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_29_24     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_29_24(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_MDLEN(x)        ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_MDLEN           BIT(30)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_MDLEN(x)        ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR0_DX4GCR0_CALBYP(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR0_DX4GCR0_CALBYP          BIT(31)
#define  MSCC_X_DDR_PHY_DX4GCR0_DX4GCR0_CALBYP(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX4GCR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2c1)
#define  MSCC_F_DDR_PHY_DX4GCR1_DX4GCR1_RESERVED_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4GCR1_DX4GCR1_RESERVED_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX4GCR1_DX4GCR1_RESERVED_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX4GCR1_DX4GCR1_DXPDRMODE(x)    (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4GCR1_DX4GCR1_DXPDRMODE       GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX4GCR1_DX4GCR1_DXPDRMODE(x)    (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX4GCR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2c2)
#define  MSCC_F_DDR_PHY_DX4GCR2_DX4GCR2_DXTEMODE(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4GCR2_DX4GCR2_DXTEMODE        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX4GCR2_DX4GCR2_DXTEMODE(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX4GCR2_DX4GCR2_DXOEMODE(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4GCR2_DX4GCR2_DXOEMODE        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX4GCR2_DX4GCR2_DXOEMODE(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX4GCR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2c3)
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_DSPDRMODE(x)    (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_DSPDRMODE       GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_DSPDRMODE(x)    (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_DSTEMODE(x)     (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_DSTEMODE        GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_DSTEMODE(x)     (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_DSOEMODE(x)     (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_DSOEMODE        GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_DSOEMODE(x)     (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_DMPDRMODE(x)    (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_DMPDRMODE       GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_DMPDRMODE(x)    (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_DMTEMODE(x)     (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_DMTEMODE        GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_DMTEMODE(x)     (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_DMOEMODE(x)     (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_DMOEMODE        GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_DMOEMODE(x)     (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_17_16(x)  (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_17_16     GENMASK(17,16)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_17_16(x)  (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_OEBVT(x)        ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_OEBVT           BIT(18)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_OEBVT(x)        ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_PDRBVT(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_PDRBVT          BIT(19)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_PDRBVT(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_TEBVT(x)        ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_TEBVT           BIT(20)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_TEBVT(x)        ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_WDSBVT(x)       ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_WDSBVT          BIT(21)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_WDSBVT(x)       ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_RDSBVT(x)       ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_RDSBVT          BIT(22)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_RDSBVT(x)       ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_RGSLVT(x)       ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_RGSLVT          BIT(23)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_RGSLVT(x)       ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_WLLVT(x)        ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_WLLVT           BIT(24)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_WLLVT(x)        ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_WDLVT(x)        ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_WDLVT           BIT(25)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_WDLVT(x)        ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_RDLVT(x)        ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_RDLVT           BIT(26)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_RDLVT(x)        ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_RGLVT(x)        ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_RGLVT           BIT(27)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_RGLVT(x)        ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_WDBVT(x)        ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_WDBVT           BIT(28)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_WDBVT(x)        ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_RDBVT(x)        ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_RDBVT           BIT(29)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_RDBVT(x)        ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_WDMBVT(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_WDMBVT          BIT(30)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_WDMBVT(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR3_DX4GCR3_RDMBVT(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR3_DX4GCR3_RDMBVT          BIT(31)
#define  MSCC_X_DDR_PHY_DX4GCR3_DX4GCR3_RDMBVT(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX4GCR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2c4)
#define  MSCC_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIMON(x)    (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIMON       GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIMON(x)    (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIEN(x)     (GENMASK(5,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIEN        GENMASK(5,2)
#define  MSCC_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIEN(x)     (((x) >> 2) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFSSEL(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFSSEL       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFSSEL(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFESEL(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFESEL       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFESEL(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_24_22(x)  (GENMASK(24,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_24_22     GENMASK(24,22)
#define  MSCC_X_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_24_22(x)  (((x) >> 22) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFSEN(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFSEN        BIT(25)
#define  MSCC_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFSEN(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFEEN(x)     (GENMASK(27,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFEEN        GENMASK(27,26)
#define  MSCC_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFEEN(x)     (((x) >> 26) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFPEN(x)     ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFPEN        BIT(28)
#define  MSCC_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFPEN(x)     ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIOM(x)     (GENMASK(31,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIOM        GENMASK(31,29)
#define  MSCC_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIOM(x)     (((x) >> 29) & GENMASK(2,0))

#define MSCC_DDR_PHY_DX4GCR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2c5)
#define  MSCC_F_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX4GCR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2c6)
#define  MSCC_F_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR0(x)   (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR0      GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR0(x)   (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR1(x)   (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR1      GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR1(x)   (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR2(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR2      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR2(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR3(x)   (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR3      GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR3(x)   (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX4GCR7                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2c7)
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DSPDRMODE(x)  (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DSPDRMODE     GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DSPDRMODE(x)  (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DSTEMODE(x)   (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DSTEMODE      GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DSTEMODE(x)   (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DSOEMODE(x)   (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DSOEMODE      GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DSOEMODE(x)   (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DXPDRMODE(x)  (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DXPDRMODE     GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DXPDRMODE(x)  (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DXTEMODE(x)   (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DXTEMODE      GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DXTEMODE(x)   (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DXOEMODE(x)   (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DXOEMODE      GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DXOEMODE(x)   (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGOE(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGOE        BIT(16)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGOE(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGODT(x)    ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGODT       BIT(17)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGODT(x)    ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_18(x)  ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_18     BIT(18)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_18(x)  ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGPDR(x)    ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGPDR       BIT(19)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGPDR(x)    ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_20(x)  ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_20     BIT(20)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_20(x)  ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSSEPDR(x)   ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSSEPDR      BIT(21)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSSEPDR(x)   ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSNSEPDR(x)  ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSNSEPDR     BIT(22)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSNSEPDR(x)  ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_X4RTTOH(x)      (GENMASK(24,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_X4RTTOH         GENMASK(24,23)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_X4RTTOH(x)      (((x) >> 23) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_X4RTTOAL(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_X4RTTOAL        BIT(25)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_X4RTTOAL(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_X4RDDLY(x)      (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_X4RDDLY         GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_X4RDDLY(x)      (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX4GCR8                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2c8)
#define  MSCC_F_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX4GCR9                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2c9)
#define  MSCC_F_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX4BDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x2d0)
#define  MSCC_F_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ0WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ0WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ0WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ1WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ1WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ1WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ2WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ2WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ2WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ3WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ3WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ3WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX4BDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x2d1)
#define  MSCC_F_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ4WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ4WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ4WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ5WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ5WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ5WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ6WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ6WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ6WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ7WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ7WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ7WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX4BDLR2                MSCC_IOREG(MSCC_TO_DDR_PHY,0x2d2)
#define  MSCC_F_DDR_PHY_DX4BDLR2_DX4BDLR2_DMWBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4BDLR2_DX4BDLR2_DMWBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX4BDLR2_DX4BDLR2_DMWBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR2_DX4BDLR2_DSWBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4BDLR2_DX4BDLR2_DSWBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4BDLR2_DX4BDLR2_DSWBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR2_DX4BDLR2_DSOEBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4BDLR2_DX4BDLR2_DSOEBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4BDLR2_DX4BDLR2_DSOEBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX4BDLR3                MSCC_IOREG(MSCC_TO_DDR_PHY,0x2d4)
#define  MSCC_F_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ0RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ0RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ0RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ1RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ1RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ1RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ2RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ2RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ2RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ3RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ3RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ3RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX4BDLR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x2d5)
#define  MSCC_F_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ4RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ4RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ4RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ5RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ5RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ5RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ6RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ6RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ6RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ7RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ7RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ7RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX4BDLR5                MSCC_IOREG(MSCC_TO_DDR_PHY,0x2d6)
#define  MSCC_F_DDR_PHY_DX4BDLR5_DX4BDLR5_DMRBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4BDLR5_DX4BDLR5_DMRBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX4BDLR5_DX4BDLR5_DMRBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR5_DX4BDLR5_DSRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4BDLR5_DX4BDLR5_DSRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4BDLR5_DX4BDLR5_DSRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR5_DX4BDLR5_DSNRBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4BDLR5_DX4BDLR5_DSNRBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4BDLR5_DX4BDLR5_DSNRBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX4BDLR6                MSCC_IOREG(MSCC_TO_DDR_PHY,0x2d8)
#define  MSCC_F_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX4BDLR6_DX4BDLR6_PDRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4BDLR6_DX4BDLR6_PDRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4BDLR6_DX4BDLR6_PDRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR6_DX4BDLR6_TERBD(x)      (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4BDLR6_DX4BDLR6_TERBD         GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4BDLR6_DX4BDLR6_TERBD(x)      (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX4BDLR7                MSCC_IOREG(MSCC_TO_DDR_PHY,0x2d9)
#define  MSCC_F_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DMWBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DMWBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DMWBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DSWBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DSWBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DSWBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DSOEBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DSOEBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DSOEBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX4BDLR8                MSCC_IOREG(MSCC_TO_DDR_PHY,0x2da)
#define  MSCC_F_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DMRBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DMRBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DMRBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DSRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DSRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DSRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DSNRBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DSNRBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DSNRBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX4BDLR9                MSCC_IOREG(MSCC_TO_DDR_PHY,0x2db)
#define  MSCC_F_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX4BDLR9_DX4BDLR9_X4PDRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4BDLR9_DX4BDLR9_X4PDRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX4BDLR9_DX4BDLR9_X4PDRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4BDLR9_DX4BDLR9_X4TERBD(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4BDLR9_DX4BDLR9_X4TERBD       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX4BDLR9_DX4BDLR9_X4TERBD(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX4LCDLR0               MSCC_IOREG(MSCC_TO_DDR_PHY,0x2e0)
#define  MSCC_F_DDR_PHY_DX4LCDLR0_DX4LCDLR0_WLD(x)      (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4LCDLR0_DX4LCDLR0_WLD         GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX4LCDLR0_DX4LCDLR0_WLD(x)      (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR0_DX4LCDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX4LCDLR0_DX4LCDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX4LCDLR0_DX4LCDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR0_DX4LCDLR0_X4WLD(x)    (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4LCDLR0_DX4LCDLR0_X4WLD       GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX4LCDLR0_DX4LCDLR0_X4WLD(x)    (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR0_DX4LCDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX4LCDLR0_DX4LCDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX4LCDLR0_DX4LCDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX4LCDLR1               MSCC_IOREG(MSCC_TO_DDR_PHY,0x2e1)
#define  MSCC_F_DDR_PHY_DX4LCDLR1_DX4LCDLR1_WDQD(x)     (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4LCDLR1_DX4LCDLR1_WDQD        GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX4LCDLR1_DX4LCDLR1_WDQD(x)     (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR1_DX4LCDLR1_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX4LCDLR1_DX4LCDLR1_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX4LCDLR1_DX4LCDLR1_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR1_DX4LCDLR1_X4WDQD(x)   (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4LCDLR1_DX4LCDLR1_X4WDQD      GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX4LCDLR1_DX4LCDLR1_X4WDQD(x)   (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR1_DX4LCDLR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX4LCDLR1_DX4LCDLR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX4LCDLR1_DX4LCDLR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX4LCDLR2               MSCC_IOREG(MSCC_TO_DDR_PHY,0x2e2)
#define  MSCC_F_DDR_PHY_DX4LCDLR2_DX4LCDLR2_DQSGD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4LCDLR2_DX4LCDLR2_DQSGD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX4LCDLR2_DX4LCDLR2_DQSGD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR2_DX4LCDLR2_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX4LCDLR2_DX4LCDLR2_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX4LCDLR2_DX4LCDLR2_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR2_DX4LCDLR2_X4DQSGD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4LCDLR2_DX4LCDLR2_X4DQSGD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX4LCDLR2_DX4LCDLR2_X4DQSGD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR2_DX4LCDLR2_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX4LCDLR2_DX4LCDLR2_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX4LCDLR2_DX4LCDLR2_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX4LCDLR3               MSCC_IOREG(MSCC_TO_DDR_PHY,0x2e3)
#define  MSCC_F_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RDQSD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RDQSD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RDQSD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR3_DX4LCDLR3_X4RDQSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4LCDLR3_DX4LCDLR3_X4RDQSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX4LCDLR3_DX4LCDLR3_X4RDQSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX4LCDLR4               MSCC_IOREG(MSCC_TO_DDR_PHY,0x2e4)
#define  MSCC_F_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RDQSND(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RDQSND      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RDQSND(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR4_DX4LCDLR4_X4RDQSND(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4LCDLR4_DX4LCDLR4_X4RDQSND     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX4LCDLR4_DX4LCDLR4_X4RDQSND(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX4LCDLR5               MSCC_IOREG(MSCC_TO_DDR_PHY,0x2e5)
#define  MSCC_F_DDR_PHY_DX4LCDLR5_DX4LCDLR5_DQSGSD(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4LCDLR5_DX4LCDLR5_DQSGSD      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX4LCDLR5_DX4LCDLR5_DQSGSD(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR5_DX4LCDLR5_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX4LCDLR5_DX4LCDLR5_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX4LCDLR5_DX4LCDLR5_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR5_DX4LCDLR5_X4DQSGSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4LCDLR5_DX4LCDLR5_X4DQSGSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX4LCDLR5_DX4LCDLR5_X4DQSGSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4LCDLR5_DX4LCDLR5_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX4LCDLR5_DX4LCDLR5_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX4LCDLR5_DX4LCDLR5_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX4MDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x2e8)
#define  MSCC_F_DDR_PHY_DX4MDLR0_DX4MDLR0_IPRD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4MDLR0_DX4MDLR0_IPRD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX4MDLR0_DX4MDLR0_IPRD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4MDLR0_DX4MDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX4MDLR0_DX4MDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX4MDLR0_DX4MDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX4MDLR0_DX4MDLR0_TPRD(x)       (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4MDLR0_DX4MDLR0_TPRD          GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX4MDLR0_DX4MDLR0_TPRD(x)       (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4MDLR0_DX4MDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX4MDLR0_DX4MDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX4MDLR0_DX4MDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX4MDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x2e9)
#define  MSCC_F_DDR_PHY_DX4MDLR1_DX4MDLR1_MDLD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4MDLR1_DX4MDLR1_MDLD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX4MDLR1_DX4MDLR1_MDLD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4MDLR1_DX4MDLR1_RESERVED_31_9(x)  (GENMASK(31,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX4MDLR1_DX4MDLR1_RESERVED_31_9     GENMASK(31,9)
#define  MSCC_X_DDR_PHY_DX4MDLR1_DX4MDLR1_RESERVED_31_9(x)  (((x) >> 9) & GENMASK(22,0))

#define MSCC_DDR_PHY_DX4GTR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2f0)
#define  MSCC_F_DDR_PHY_DX4GTR0_DX4GTR0_DGSL(x)         (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4GTR0_DX4GTR0_DGSL            GENMASK(4,0)
#define  MSCC_X_DDR_PHY_DX4GTR0_DX4GTR0_DGSL(x)         (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_7_5(x)  (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_7_5     GENMASK(7,5)
#define  MSCC_X_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_7_5(x)  (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX4GTR0_DX4GTR0_X4DGSL(x)       (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4GTR0_DX4GTR0_X4DGSL          GENMASK(12,8)
#define  MSCC_X_DDR_PHY_DX4GTR0_DX4GTR0_X4DGSL(x)       (((x) >> 8) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX4GTR0_DX4GTR0_WLSL(x)         (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4GTR0_DX4GTR0_WLSL            GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX4GTR0_DX4GTR0_WLSL(x)         (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GTR0_DX4GTR0_X4WLSL(x)       (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX4GTR0_DX4GTR0_X4WLSL          GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX4GTR0_DX4GTR0_X4WLSL(x)       (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX4RSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2f4)
#define  MSCC_F_DDR_PHY_DX4RSR0_DX4RSR0_QSGERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4RSR0_DX4RSR0_QSGERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX4RSR0_DX4RSR0_QSGERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX4RSR0_DX4RSR0_X4QSGERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4RSR0_DX4RSR0_X4QSGERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX4RSR0_DX4RSR0_X4QSGERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX4RSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2f5)
#define  MSCC_F_DDR_PHY_DX4RSR1_DX4RSR1_RDLVLERR(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4RSR1_DX4RSR1_RDLVLERR        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX4RSR1_DX4RSR1_RDLVLERR(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX4RSR1_DX4RSR1_X4RDLVLERR(x)   (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4RSR1_DX4RSR1_X4RDLVLERR      GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX4RSR1_DX4RSR1_X4RDLVLERR(x)   (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX4RSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2f6)
#define  MSCC_F_DDR_PHY_DX4RSR2_DX4RSR2_WLAWN(x)        (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4RSR2_DX4RSR2_WLAWN           GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX4RSR2_DX4RSR2_WLAWN(x)        (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX4RSR2_DX4RSR2_X4WLAWN(x)      (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4RSR2_DX4RSR2_X4WLAWN         GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX4RSR2_DX4RSR2_X4WLAWN(x)      (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX4RSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2f7)
#define  MSCC_F_DDR_PHY_DX4RSR3_DX4RSR3_WLAERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4RSR3_DX4RSR3_WLAERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX4RSR3_DX4RSR3_WLAERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX4RSR3_DX4RSR3_X4WLAERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4RSR3_DX4RSR3_X4WLAERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX4RSR3_DX4RSR3_X4WLAERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX4GSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2f8)
#define  MSCC_F_DDR_PHY_DX4GSR0_DX4GSR0_WDQCAL(x)       ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR0_DX4GSR0_WDQCAL          BIT(0)
#define  MSCC_X_DDR_PHY_DX4GSR0_DX4GSR0_WDQCAL(x)       ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR0_DX4GSR0_RDQSCAL(x)      ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR0_DX4GSR0_RDQSCAL         BIT(1)
#define  MSCC_X_DDR_PHY_DX4GSR0_DX4GSR0_RDQSCAL(x)      ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR0_DX4GSR0_RDQSNCAL(x)     ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR0_DX4GSR0_RDQSNCAL        BIT(2)
#define  MSCC_X_DDR_PHY_DX4GSR0_DX4GSR0_RDQSNCAL(x)     ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR0_DX4GSR0_GDQSCAL(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR0_DX4GSR0_GDQSCAL         BIT(3)
#define  MSCC_X_DDR_PHY_DX4GSR0_DX4GSR0_GDQSCAL(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR0_DX4GSR0_WLCAL(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR0_DX4GSR0_WLCAL           BIT(4)
#define  MSCC_X_DDR_PHY_DX4GSR0_DX4GSR0_WLCAL(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR0_DX4GSR0_WLDONE(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR0_DX4GSR0_WLDONE          BIT(5)
#define  MSCC_X_DDR_PHY_DX4GSR0_DX4GSR0_WLDONE(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR0_DX4GSR0_WLERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR0_DX4GSR0_WLERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX4GSR0_DX4GSR0_WLERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR0_DX4GSR0_WLPRD(x)        (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX4GSR0_DX4GSR0_WLPRD           GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX4GSR0_DX4GSR0_WLPRD(x)        (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4GSR0_DX4GSR0_DPLOCK(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR0_DX4GSR0_DPLOCK          BIT(16)
#define  MSCC_X_DDR_PHY_DX4GSR0_DX4GSR0_DPLOCK(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR0_DX4GSR0_GDQSPRD(x)      (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX4GSR0_DX4GSR0_GDQSPRD         GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX4GSR0_DX4GSR0_GDQSPRD(x)      (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4GSR0_DX4GSR0_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX4GSR0_DX4GSR0_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX4GSR0_DX4GSR0_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GSR0_DX4GSR0_WLDQ(x)         ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR0_DX4GSR0_WLDQ            BIT(30)
#define  MSCC_X_DDR_PHY_DX4GSR0_DX4GSR0_WLDQ(x)         ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR0_DX4GSR0_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR0_DX4GSR0_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX4GSR0_DX4GSR0_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX4GSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2f9)
#define  MSCC_F_DDR_PHY_DX4GSR1_DX4GSR1_DLTDONE(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR1_DX4GSR1_DLTDONE         BIT(0)
#define  MSCC_X_DDR_PHY_DX4GSR1_DX4GSR1_DLTDONE(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR1_DX4GSR1_DLTCODE(x)      (GENMASK(24,1) & ((x) << 1))
#define  MSCC_M_DDR_PHY_DX4GSR1_DX4GSR1_DLTCODE         GENMASK(24,1)
#define  MSCC_X_DDR_PHY_DX4GSR1_DX4GSR1_DLTCODE(x)      (((x) >> 1) & GENMASK(23,0))
#define  MSCC_F_DDR_PHY_DX4GSR1_DX4GSR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX4GSR1_DX4GSR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX4GSR1_DX4GSR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX4GSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2fa)
#define  MSCC_F_DDR_PHY_DX4GSR2_DX4GSR2_RDERR(x)        ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR2_DX4GSR2_RDERR           BIT(0)
#define  MSCC_X_DDR_PHY_DX4GSR2_DX4GSR2_RDERR(x)        ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR2_DX4GSR2_RDWN(x)         ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR2_DX4GSR2_RDWN            BIT(1)
#define  MSCC_X_DDR_PHY_DX4GSR2_DX4GSR2_RDWN(x)         ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR2_DX4GSR2_WDERR(x)        ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR2_DX4GSR2_WDERR           BIT(2)
#define  MSCC_X_DDR_PHY_DX4GSR2_DX4GSR2_WDERR(x)        ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR2_DX4GSR2_WDWN(x)         ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR2_DX4GSR2_WDWN            BIT(3)
#define  MSCC_X_DDR_PHY_DX4GSR2_DX4GSR2_WDWN(x)         ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR2_DX4GSR2_REERR(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR2_DX4GSR2_REERR           BIT(4)
#define  MSCC_X_DDR_PHY_DX4GSR2_DX4GSR2_REERR(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR2_DX4GSR2_REWN(x)         ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR2_DX4GSR2_REWN            BIT(5)
#define  MSCC_X_DDR_PHY_DX4GSR2_DX4GSR2_REWN(x)         ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR2_DX4GSR2_WEERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR2_DX4GSR2_WEERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX4GSR2_DX4GSR2_WEERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR2_DX4GSR2_WEWN(x)         ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR2_DX4GSR2_WEWN            BIT(7)
#define  MSCC_X_DDR_PHY_DX4GSR2_DX4GSR2_WEWN(x)         ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR2_DX4GSR2_ESTAT(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4GSR2_DX4GSR2_ESTAT           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX4GSR2_DX4GSR2_ESTAT(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GSR2_DX4GSR2_DBDQ(x)         (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX4GSR2_DX4GSR2_DBDQ            GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX4GSR2_DX4GSR2_DBDQ(x)         (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX4GSR2_DX4GSR2_SRDERR(x)       ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR2_DX4GSR2_SRDERR          BIT(20)
#define  MSCC_X_DDR_PHY_DX4GSR2_DX4GSR2_SRDERR(x)       ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR2_DX4GSR2_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR2_DX4GSR2_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX4GSR2_DX4GSR2_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR2_DX4GSR2_GSDQSCAL(x)     ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR2_DX4GSR2_GSDQSCAL        BIT(22)
#define  MSCC_X_DDR_PHY_DX4GSR2_DX4GSR2_GSDQSCAL(x)     ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR2_DX4GSR2_GSDQSPRD(x)     (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX4GSR2_DX4GSR2_GSDQSPRD        GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX4GSR2_DX4GSR2_GSDQSPRD(x)     (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX4GSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2fb)
#define  MSCC_F_DDR_PHY_DX4GSR3_DX4GSR3_SRDPC(x)        (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4GSR3_DX4GSR3_SRDPC           GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX4GSR3_DX4GSR3_SRDPC(x)        (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GSR3_DX4GSR3_RESERVED_7_2(x)  (GENMASK(7,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX4GSR3_DX4GSR3_RESERVED_7_2     GENMASK(7,2)
#define  MSCC_X_DDR_PHY_DX4GSR3_DX4GSR3_RESERVED_7_2(x)  (((x) >> 2) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX4GSR3_DX4GSR3_HVERR(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4GSR3_DX4GSR3_HVERR           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX4GSR3_DX4GSR3_HVERR(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GSR3_DX4GSR3_HVWRN(x)        (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX4GSR3_DX4GSR3_HVWRN           GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX4GSR3_DX4GSR3_HVWRN(x)        (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GSR3_DX4GSR3_DVERR(x)        (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4GSR3_DX4GSR3_DVERR           GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX4GSR3_DX4GSR3_DVERR(x)        (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GSR3_DX4GSR3_DVWRN(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX4GSR3_DX4GSR3_DVWRN           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX4GSR3_DX4GSR3_DVWRN(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GSR3_DX4GSR3_ESTAT(x)        (GENMASK(26,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX4GSR3_DX4GSR3_ESTAT           GENMASK(26,24)
#define  MSCC_X_DDR_PHY_DX4GSR3_DX4GSR3_ESTAT(x)        (((x) >> 24) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX4GSR3_DX4GSR3_RESERVED_31_27(x)  (GENMASK(31,27) & ((x) << 27))
#define  MSCC_M_DDR_PHY_DX4GSR3_DX4GSR3_RESERVED_31_27     GENMASK(31,27)
#define  MSCC_X_DDR_PHY_DX4GSR3_DX4GSR3_RESERVED_31_27(x)  (((x) >> 27) & GENMASK(4,0))

#define MSCC_DDR_PHY_DX4GSR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2fc)
#define  MSCC_F_DDR_PHY_DX4GSR4_DX4GSR4_X4WDQCAL(x)     ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR4_DX4GSR4_X4WDQCAL        BIT(0)
#define  MSCC_X_DDR_PHY_DX4GSR4_DX4GSR4_X4WDQCAL(x)     ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR4_DX4GSR4_X4RDQSCAL(x)    ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR4_DX4GSR4_X4RDQSCAL       BIT(1)
#define  MSCC_X_DDR_PHY_DX4GSR4_DX4GSR4_X4RDQSCAL(x)    ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR4_DX4GSR4_X4RDQSNCAL(x)   ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR4_DX4GSR4_X4RDQSNCAL      BIT(2)
#define  MSCC_X_DDR_PHY_DX4GSR4_DX4GSR4_X4RDQSNCAL(x)   ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR4_DX4GSR4_X4GDQSCAL(x)    ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR4_DX4GSR4_X4GDQSCAL       BIT(3)
#define  MSCC_X_DDR_PHY_DX4GSR4_DX4GSR4_X4GDQSCAL(x)    ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR4_DX4GSR4_X4WLCAL(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR4_DX4GSR4_X4WLCAL         BIT(4)
#define  MSCC_X_DDR_PHY_DX4GSR4_DX4GSR4_X4WLCAL(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR4_DX4GSR4_X4WLDONE(x)     ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR4_DX4GSR4_X4WLDONE        BIT(5)
#define  MSCC_X_DDR_PHY_DX4GSR4_DX4GSR4_X4WLDONE(x)     ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR4_DX4GSR4_X4WLERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR4_DX4GSR4_X4WLERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX4GSR4_DX4GSR4_X4WLERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR4_DX4GSR4_X4WLPRD(x)      (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX4GSR4_DX4GSR4_X4WLPRD         GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX4GSR4_DX4GSR4_X4WLPRD(x)      (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4GSR4_DX4GSR4_X4DPLOCK(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR4_DX4GSR4_X4DPLOCK        BIT(16)
#define  MSCC_X_DDR_PHY_DX4GSR4_DX4GSR4_X4DPLOCK(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR4_DX4GSR4_X4GDQSPRD(x)    (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX4GSR4_DX4GSR4_X4GDQSPRD       GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX4GSR4_DX4GSR4_X4GDQSPRD(x)    (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX4GSR4_DX4GSR4_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX4GSR4_DX4GSR4_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX4GSR4_DX4GSR4_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GSR4_DX4GSR4_X4WLDQ(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR4_DX4GSR4_X4WLDQ          BIT(30)
#define  MSCC_X_DDR_PHY_DX4GSR4_DX4GSR4_X4WLDQ(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR4_DX4GSR4_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR4_DX4GSR4_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX4GSR4_DX4GSR4_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX4GSR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2fd)
#define  MSCC_F_DDR_PHY_DX4GSR5_DX4GSR5_X4RDERR(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR5_DX4GSR5_X4RDERR         BIT(0)
#define  MSCC_X_DDR_PHY_DX4GSR5_DX4GSR5_X4RDERR(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR5_DX4GSR5_X4RDWN(x)       ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR5_DX4GSR5_X4RDWN          BIT(1)
#define  MSCC_X_DDR_PHY_DX4GSR5_DX4GSR5_X4RDWN(x)       ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR5_DX4GSR5_X4WDERR(x)      ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR5_DX4GSR5_X4WDERR         BIT(2)
#define  MSCC_X_DDR_PHY_DX4GSR5_DX4GSR5_X4WDERR(x)      ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR5_DX4GSR5_X4WDWN(x)       ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR5_DX4GSR5_X4WDWN          BIT(3)
#define  MSCC_X_DDR_PHY_DX4GSR5_DX4GSR5_X4WDWN(x)       ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR5_DX4GSR5_X4REERR(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR5_DX4GSR5_X4REERR         BIT(4)
#define  MSCC_X_DDR_PHY_DX4GSR5_DX4GSR5_X4REERR(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR5_DX4GSR5_X4REWN(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR5_DX4GSR5_X4REWN          BIT(5)
#define  MSCC_X_DDR_PHY_DX4GSR5_DX4GSR5_X4REWN(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR5_DX4GSR5_X4WEERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR5_DX4GSR5_X4WEERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX4GSR5_DX4GSR5_X4WEERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR5_DX4GSR5_X4WEWN(x)       ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR5_DX4GSR5_X4WEWN          BIT(7)
#define  MSCC_X_DDR_PHY_DX4GSR5_DX4GSR5_X4WEWN(x)       ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR5_DX4GSR5_X4ESTAT(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4GSR5_DX4GSR5_X4ESTAT         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX4GSR5_DX4GSR5_X4ESTAT(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GSR5_DX4GSR5_RESERVED_19_12(x)  (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX4GSR5_DX4GSR5_RESERVED_19_12     GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX4GSR5_DX4GSR5_RESERVED_19_12(x)  (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX4GSR5_DX4GSR5_X4SRDERR(x)     ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR5_DX4GSR5_X4SRDERR        BIT(20)
#define  MSCC_X_DDR_PHY_DX4GSR5_DX4GSR5_X4SRDERR(x)     ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR5_DX4GSR5_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR5_DX4GSR5_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX4GSR5_DX4GSR5_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR5_DX4GSR5_X4GSDQSCAL(x)   ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX4GSR5_DX4GSR5_X4GSDQSCAL      BIT(22)
#define  MSCC_X_DDR_PHY_DX4GSR5_DX4GSR5_X4GSDQSCAL(x)   ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX4GSR5_DX4GSR5_X4GSDQSPRD(x)   (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX4GSR5_DX4GSR5_X4GSDQSPRD      GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX4GSR5_DX4GSR5_X4GSDQSPRD(x)   (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX4GSR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x2fe)
#define  MSCC_F_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GSR6_DX4GSR6_X4SRDPC(x)      (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX4GSR6_DX4GSR6_X4SRDPC         GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX4GSR6_DX4GSR6_X4SRDPC(x)      (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_7_4(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_7_4     GENMASK(7,4)
#define  MSCC_X_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_7_4(x)  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GSR6_DX4GSR6_X4HVERR(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX4GSR6_DX4GSR6_X4HVERR         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX4GSR6_DX4GSR6_X4HVERR(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GSR6_DX4GSR6_X4HVWRN(x)      (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX4GSR6_DX4GSR6_X4HVWRN         GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX4GSR6_DX4GSR6_X4HVWRN(x)      (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GSR6_DX4GSR6_X4DVERR(x)      (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX4GSR6_DX4GSR6_X4DVERR         GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX4GSR6_DX4GSR6_X4DVERR(x)      (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GSR6_DX4GSR6_X4DVWRN(x)      (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX4GSR6_DX4GSR6_X4DVWRN         GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX4GSR6_DX4GSR6_X4DVWRN(x)      (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX5GCR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x300)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_DXEN(x)         ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_DXEN            BIT(0)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_DXEN(x)         ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_DXIOM(x)        ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_DXIOM           BIT(1)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_DXIOM(x)        ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_DQSGOE(x)       ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_DQSGOE          BIT(2)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_DQSGOE(x)       ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_DQSGODT(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_DQSGODT         BIT(3)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_DQSGODT(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_4(x)   ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_4      BIT(4)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_4(x)   ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_DQSGPDR(x)      ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_DQSGPDR         BIT(5)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_DQSGPDR(x)      ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_6(x)   ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_6      BIT(6)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_6(x)   ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_PDRAL(x)        (GENMASK(8,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_PDRAL           GENMASK(8,7)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_PDRAL(x)        (((x) >> 7) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_RTTOH(x)        (GENMASK(10,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_RTTOH           GENMASK(10,9)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_RTTOH(x)        (((x) >> 9) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_RTTOAL(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_RTTOAL          BIT(11)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_RTTOAL(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_DQSSEPDR(x)     ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_DQSSEPDR        BIT(12)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_DQSSEPDR(x)     ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_DQSNSEPDR(x)    ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_DQSNSEPDR       BIT(13)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_DQSNSEPDR(x)    ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_PLLRST(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_PLLRST          BIT(16)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_PLLRST(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_PLLPD(x)        ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_PLLPD           BIT(17)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_PLLPD(x)        ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_GSHIFT(x)       ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_GSHIFT          BIT(18)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_GSHIFT(x)       ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_PLLBYP(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_PLLBYP          BIT(19)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_PLLBYP(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_RDDLY(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_RDDLY           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_RDDLY(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_29_24(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_29_24     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_29_24(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_MDLEN(x)        ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_MDLEN           BIT(30)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_MDLEN(x)        ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR0_DX5GCR0_CALBYP(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR0_DX5GCR0_CALBYP          BIT(31)
#define  MSCC_X_DDR_PHY_DX5GCR0_DX5GCR0_CALBYP(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX5GCR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x301)
#define  MSCC_F_DDR_PHY_DX5GCR1_DX5GCR1_RESERVED_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5GCR1_DX5GCR1_RESERVED_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX5GCR1_DX5GCR1_RESERVED_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX5GCR1_DX5GCR1_DXPDRMODE(x)    (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5GCR1_DX5GCR1_DXPDRMODE       GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX5GCR1_DX5GCR1_DXPDRMODE(x)    (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX5GCR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x302)
#define  MSCC_F_DDR_PHY_DX5GCR2_DX5GCR2_DXTEMODE(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5GCR2_DX5GCR2_DXTEMODE        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX5GCR2_DX5GCR2_DXTEMODE(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX5GCR2_DX5GCR2_DXOEMODE(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5GCR2_DX5GCR2_DXOEMODE        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX5GCR2_DX5GCR2_DXOEMODE(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX5GCR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x303)
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_DSPDRMODE(x)    (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_DSPDRMODE       GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_DSPDRMODE(x)    (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_DSTEMODE(x)     (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_DSTEMODE        GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_DSTEMODE(x)     (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_DSOEMODE(x)     (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_DSOEMODE        GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_DSOEMODE(x)     (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_DMPDRMODE(x)    (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_DMPDRMODE       GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_DMPDRMODE(x)    (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_DMTEMODE(x)     (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_DMTEMODE        GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_DMTEMODE(x)     (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_DMOEMODE(x)     (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_DMOEMODE        GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_DMOEMODE(x)     (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_17_16(x)  (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_17_16     GENMASK(17,16)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_17_16(x)  (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_OEBVT(x)        ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_OEBVT           BIT(18)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_OEBVT(x)        ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_PDRBVT(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_PDRBVT          BIT(19)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_PDRBVT(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_TEBVT(x)        ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_TEBVT           BIT(20)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_TEBVT(x)        ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_WDSBVT(x)       ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_WDSBVT          BIT(21)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_WDSBVT(x)       ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_RDSBVT(x)       ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_RDSBVT          BIT(22)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_RDSBVT(x)       ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_RGSLVT(x)       ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_RGSLVT          BIT(23)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_RGSLVT(x)       ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_WLLVT(x)        ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_WLLVT           BIT(24)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_WLLVT(x)        ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_WDLVT(x)        ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_WDLVT           BIT(25)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_WDLVT(x)        ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_RDLVT(x)        ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_RDLVT           BIT(26)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_RDLVT(x)        ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_RGLVT(x)        ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_RGLVT           BIT(27)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_RGLVT(x)        ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_WDBVT(x)        ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_WDBVT           BIT(28)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_WDBVT(x)        ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_RDBVT(x)        ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_RDBVT           BIT(29)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_RDBVT(x)        ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_WDMBVT(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_WDMBVT          BIT(30)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_WDMBVT(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR3_DX5GCR3_RDMBVT(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR3_DX5GCR3_RDMBVT          BIT(31)
#define  MSCC_X_DDR_PHY_DX5GCR3_DX5GCR3_RDMBVT(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX5GCR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x304)
#define  MSCC_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIMON(x)    (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIMON       GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIMON(x)    (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIEN(x)     (GENMASK(5,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIEN        GENMASK(5,2)
#define  MSCC_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIEN(x)     (((x) >> 2) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFSSEL(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFSSEL       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFSSEL(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFESEL(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFESEL       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFESEL(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_24_22(x)  (GENMASK(24,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_24_22     GENMASK(24,22)
#define  MSCC_X_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_24_22(x)  (((x) >> 22) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFSEN(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFSEN        BIT(25)
#define  MSCC_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFSEN(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFEEN(x)     (GENMASK(27,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFEEN        GENMASK(27,26)
#define  MSCC_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFEEN(x)     (((x) >> 26) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFPEN(x)     ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFPEN        BIT(28)
#define  MSCC_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFPEN(x)     ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIOM(x)     (GENMASK(31,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIOM        GENMASK(31,29)
#define  MSCC_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIOM(x)     (((x) >> 29) & GENMASK(2,0))

#define MSCC_DDR_PHY_DX5GCR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x305)
#define  MSCC_F_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX5GCR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x306)
#define  MSCC_F_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR0(x)   (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR0      GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR0(x)   (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR1(x)   (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR1      GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR1(x)   (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR2(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR2      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR2(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR3(x)   (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR3      GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR3(x)   (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX5GCR7                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x307)
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DSPDRMODE(x)  (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DSPDRMODE     GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DSPDRMODE(x)  (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DSTEMODE(x)   (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DSTEMODE      GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DSTEMODE(x)   (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DSOEMODE(x)   (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DSOEMODE      GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DSOEMODE(x)   (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DXPDRMODE(x)  (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DXPDRMODE     GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DXPDRMODE(x)  (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DXTEMODE(x)   (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DXTEMODE      GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DXTEMODE(x)   (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DXOEMODE(x)   (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DXOEMODE      GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DXOEMODE(x)   (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGOE(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGOE        BIT(16)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGOE(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGODT(x)    ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGODT       BIT(17)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGODT(x)    ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_18(x)  ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_18     BIT(18)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_18(x)  ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGPDR(x)    ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGPDR       BIT(19)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGPDR(x)    ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_20(x)  ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_20     BIT(20)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_20(x)  ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSSEPDR(x)   ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSSEPDR      BIT(21)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSSEPDR(x)   ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSNSEPDR(x)  ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSNSEPDR     BIT(22)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSNSEPDR(x)  ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_X4RTTOH(x)      (GENMASK(24,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_X4RTTOH         GENMASK(24,23)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_X4RTTOH(x)      (((x) >> 23) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_X4RTTOAL(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_X4RTTOAL        BIT(25)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_X4RTTOAL(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_X4RDDLY(x)      (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_X4RDDLY         GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_X4RDDLY(x)      (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX5GCR8                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x308)
#define  MSCC_F_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX5GCR9                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x309)
#define  MSCC_F_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX5BDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x310)
#define  MSCC_F_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ0WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ0WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ0WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ1WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ1WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ1WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ2WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ2WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ2WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ3WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ3WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ3WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX5BDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x311)
#define  MSCC_F_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ4WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ4WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ4WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ5WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ5WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ5WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ6WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ6WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ6WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ7WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ7WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ7WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX5BDLR2                MSCC_IOREG(MSCC_TO_DDR_PHY,0x312)
#define  MSCC_F_DDR_PHY_DX5BDLR2_DX5BDLR2_DMWBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5BDLR2_DX5BDLR2_DMWBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX5BDLR2_DX5BDLR2_DMWBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR2_DX5BDLR2_DSWBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5BDLR2_DX5BDLR2_DSWBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5BDLR2_DX5BDLR2_DSWBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR2_DX5BDLR2_DSOEBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5BDLR2_DX5BDLR2_DSOEBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5BDLR2_DX5BDLR2_DSOEBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX5BDLR3                MSCC_IOREG(MSCC_TO_DDR_PHY,0x314)
#define  MSCC_F_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ0RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ0RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ0RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ1RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ1RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ1RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ2RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ2RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ2RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ3RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ3RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ3RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX5BDLR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x315)
#define  MSCC_F_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ4RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ4RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ4RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ5RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ5RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ5RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ6RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ6RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ6RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ7RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ7RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ7RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX5BDLR5                MSCC_IOREG(MSCC_TO_DDR_PHY,0x316)
#define  MSCC_F_DDR_PHY_DX5BDLR5_DX5BDLR5_DMRBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5BDLR5_DX5BDLR5_DMRBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX5BDLR5_DX5BDLR5_DMRBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR5_DX5BDLR5_DSRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5BDLR5_DX5BDLR5_DSRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5BDLR5_DX5BDLR5_DSRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR5_DX5BDLR5_DSNRBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5BDLR5_DX5BDLR5_DSNRBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5BDLR5_DX5BDLR5_DSNRBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX5BDLR6                MSCC_IOREG(MSCC_TO_DDR_PHY,0x318)
#define  MSCC_F_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX5BDLR6_DX5BDLR6_PDRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5BDLR6_DX5BDLR6_PDRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5BDLR6_DX5BDLR6_PDRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR6_DX5BDLR6_TERBD(x)      (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5BDLR6_DX5BDLR6_TERBD         GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5BDLR6_DX5BDLR6_TERBD(x)      (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX5BDLR7                MSCC_IOREG(MSCC_TO_DDR_PHY,0x319)
#define  MSCC_F_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DMWBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DMWBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DMWBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DSWBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DSWBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DSWBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DSOEBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DSOEBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DSOEBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX5BDLR8                MSCC_IOREG(MSCC_TO_DDR_PHY,0x31a)
#define  MSCC_F_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DMRBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DMRBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DMRBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DSRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DSRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DSRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DSNRBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DSNRBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DSNRBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX5BDLR9                MSCC_IOREG(MSCC_TO_DDR_PHY,0x31b)
#define  MSCC_F_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX5BDLR9_DX5BDLR9_X4PDRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5BDLR9_DX5BDLR9_X4PDRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX5BDLR9_DX5BDLR9_X4PDRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5BDLR9_DX5BDLR9_X4TERBD(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5BDLR9_DX5BDLR9_X4TERBD       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX5BDLR9_DX5BDLR9_X4TERBD(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX5LCDLR0               MSCC_IOREG(MSCC_TO_DDR_PHY,0x320)
#define  MSCC_F_DDR_PHY_DX5LCDLR0_DX5LCDLR0_WLD(x)      (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5LCDLR0_DX5LCDLR0_WLD         GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX5LCDLR0_DX5LCDLR0_WLD(x)      (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR0_DX5LCDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX5LCDLR0_DX5LCDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX5LCDLR0_DX5LCDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR0_DX5LCDLR0_X4WLD(x)    (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5LCDLR0_DX5LCDLR0_X4WLD       GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX5LCDLR0_DX5LCDLR0_X4WLD(x)    (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR0_DX5LCDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX5LCDLR0_DX5LCDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX5LCDLR0_DX5LCDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX5LCDLR1               MSCC_IOREG(MSCC_TO_DDR_PHY,0x321)
#define  MSCC_F_DDR_PHY_DX5LCDLR1_DX5LCDLR1_WDQD(x)     (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5LCDLR1_DX5LCDLR1_WDQD        GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX5LCDLR1_DX5LCDLR1_WDQD(x)     (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR1_DX5LCDLR1_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX5LCDLR1_DX5LCDLR1_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX5LCDLR1_DX5LCDLR1_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR1_DX5LCDLR1_X4WDQD(x)   (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5LCDLR1_DX5LCDLR1_X4WDQD      GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX5LCDLR1_DX5LCDLR1_X4WDQD(x)   (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR1_DX5LCDLR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX5LCDLR1_DX5LCDLR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX5LCDLR1_DX5LCDLR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX5LCDLR2               MSCC_IOREG(MSCC_TO_DDR_PHY,0x322)
#define  MSCC_F_DDR_PHY_DX5LCDLR2_DX5LCDLR2_DQSGD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5LCDLR2_DX5LCDLR2_DQSGD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX5LCDLR2_DX5LCDLR2_DQSGD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR2_DX5LCDLR2_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX5LCDLR2_DX5LCDLR2_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX5LCDLR2_DX5LCDLR2_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR2_DX5LCDLR2_X4DQSGD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5LCDLR2_DX5LCDLR2_X4DQSGD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX5LCDLR2_DX5LCDLR2_X4DQSGD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR2_DX5LCDLR2_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX5LCDLR2_DX5LCDLR2_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX5LCDLR2_DX5LCDLR2_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX5LCDLR3               MSCC_IOREG(MSCC_TO_DDR_PHY,0x323)
#define  MSCC_F_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RDQSD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RDQSD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RDQSD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR3_DX5LCDLR3_X4RDQSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5LCDLR3_DX5LCDLR3_X4RDQSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX5LCDLR3_DX5LCDLR3_X4RDQSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX5LCDLR4               MSCC_IOREG(MSCC_TO_DDR_PHY,0x324)
#define  MSCC_F_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RDQSND(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RDQSND      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RDQSND(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR4_DX5LCDLR4_X4RDQSND(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5LCDLR4_DX5LCDLR4_X4RDQSND     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX5LCDLR4_DX5LCDLR4_X4RDQSND(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX5LCDLR5               MSCC_IOREG(MSCC_TO_DDR_PHY,0x325)
#define  MSCC_F_DDR_PHY_DX5LCDLR5_DX5LCDLR5_DQSGSD(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5LCDLR5_DX5LCDLR5_DQSGSD      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX5LCDLR5_DX5LCDLR5_DQSGSD(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR5_DX5LCDLR5_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX5LCDLR5_DX5LCDLR5_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX5LCDLR5_DX5LCDLR5_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR5_DX5LCDLR5_X4DQSGSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5LCDLR5_DX5LCDLR5_X4DQSGSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX5LCDLR5_DX5LCDLR5_X4DQSGSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5LCDLR5_DX5LCDLR5_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX5LCDLR5_DX5LCDLR5_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX5LCDLR5_DX5LCDLR5_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX5MDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x328)
#define  MSCC_F_DDR_PHY_DX5MDLR0_DX5MDLR0_IPRD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5MDLR0_DX5MDLR0_IPRD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX5MDLR0_DX5MDLR0_IPRD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5MDLR0_DX5MDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX5MDLR0_DX5MDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX5MDLR0_DX5MDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX5MDLR0_DX5MDLR0_TPRD(x)       (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5MDLR0_DX5MDLR0_TPRD          GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX5MDLR0_DX5MDLR0_TPRD(x)       (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5MDLR0_DX5MDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX5MDLR0_DX5MDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX5MDLR0_DX5MDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX5MDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x329)
#define  MSCC_F_DDR_PHY_DX5MDLR1_DX5MDLR1_MDLD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5MDLR1_DX5MDLR1_MDLD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX5MDLR1_DX5MDLR1_MDLD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5MDLR1_DX5MDLR1_RESERVED_31_9(x)  (GENMASK(31,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX5MDLR1_DX5MDLR1_RESERVED_31_9     GENMASK(31,9)
#define  MSCC_X_DDR_PHY_DX5MDLR1_DX5MDLR1_RESERVED_31_9(x)  (((x) >> 9) & GENMASK(22,0))

#define MSCC_DDR_PHY_DX5GTR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x330)
#define  MSCC_F_DDR_PHY_DX5GTR0_DX5GTR0_DGSL(x)         (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5GTR0_DX5GTR0_DGSL            GENMASK(4,0)
#define  MSCC_X_DDR_PHY_DX5GTR0_DX5GTR0_DGSL(x)         (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_7_5(x)  (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_7_5     GENMASK(7,5)
#define  MSCC_X_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_7_5(x)  (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX5GTR0_DX5GTR0_X4DGSL(x)       (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5GTR0_DX5GTR0_X4DGSL          GENMASK(12,8)
#define  MSCC_X_DDR_PHY_DX5GTR0_DX5GTR0_X4DGSL(x)       (((x) >> 8) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX5GTR0_DX5GTR0_WLSL(x)         (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5GTR0_DX5GTR0_WLSL            GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX5GTR0_DX5GTR0_WLSL(x)         (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GTR0_DX5GTR0_X4WLSL(x)       (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX5GTR0_DX5GTR0_X4WLSL          GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX5GTR0_DX5GTR0_X4WLSL(x)       (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX5RSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x334)
#define  MSCC_F_DDR_PHY_DX5RSR0_DX5RSR0_QSGERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5RSR0_DX5RSR0_QSGERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX5RSR0_DX5RSR0_QSGERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX5RSR0_DX5RSR0_X4QSGERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5RSR0_DX5RSR0_X4QSGERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX5RSR0_DX5RSR0_X4QSGERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX5RSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x335)
#define  MSCC_F_DDR_PHY_DX5RSR1_DX5RSR1_RDLVLERR(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5RSR1_DX5RSR1_RDLVLERR        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX5RSR1_DX5RSR1_RDLVLERR(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX5RSR1_DX5RSR1_X4RDLVLERR(x)   (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5RSR1_DX5RSR1_X4RDLVLERR      GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX5RSR1_DX5RSR1_X4RDLVLERR(x)   (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX5RSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x336)
#define  MSCC_F_DDR_PHY_DX5RSR2_DX5RSR2_WLAWN(x)        (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5RSR2_DX5RSR2_WLAWN           GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX5RSR2_DX5RSR2_WLAWN(x)        (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX5RSR2_DX5RSR2_X4WLAWN(x)      (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5RSR2_DX5RSR2_X4WLAWN         GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX5RSR2_DX5RSR2_X4WLAWN(x)      (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX5RSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x337)
#define  MSCC_F_DDR_PHY_DX5RSR3_DX5RSR3_WLAERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5RSR3_DX5RSR3_WLAERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX5RSR3_DX5RSR3_WLAERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX5RSR3_DX5RSR3_X4WLAERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5RSR3_DX5RSR3_X4WLAERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX5RSR3_DX5RSR3_X4WLAERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX5GSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x338)
#define  MSCC_F_DDR_PHY_DX5GSR0_DX5GSR0_WDQCAL(x)       ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR0_DX5GSR0_WDQCAL          BIT(0)
#define  MSCC_X_DDR_PHY_DX5GSR0_DX5GSR0_WDQCAL(x)       ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR0_DX5GSR0_RDQSCAL(x)      ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR0_DX5GSR0_RDQSCAL         BIT(1)
#define  MSCC_X_DDR_PHY_DX5GSR0_DX5GSR0_RDQSCAL(x)      ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR0_DX5GSR0_RDQSNCAL(x)     ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR0_DX5GSR0_RDQSNCAL        BIT(2)
#define  MSCC_X_DDR_PHY_DX5GSR0_DX5GSR0_RDQSNCAL(x)     ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR0_DX5GSR0_GDQSCAL(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR0_DX5GSR0_GDQSCAL         BIT(3)
#define  MSCC_X_DDR_PHY_DX5GSR0_DX5GSR0_GDQSCAL(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR0_DX5GSR0_WLCAL(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR0_DX5GSR0_WLCAL           BIT(4)
#define  MSCC_X_DDR_PHY_DX5GSR0_DX5GSR0_WLCAL(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR0_DX5GSR0_WLDONE(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR0_DX5GSR0_WLDONE          BIT(5)
#define  MSCC_X_DDR_PHY_DX5GSR0_DX5GSR0_WLDONE(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR0_DX5GSR0_WLERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR0_DX5GSR0_WLERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX5GSR0_DX5GSR0_WLERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR0_DX5GSR0_WLPRD(x)        (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX5GSR0_DX5GSR0_WLPRD           GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX5GSR0_DX5GSR0_WLPRD(x)        (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5GSR0_DX5GSR0_DPLOCK(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR0_DX5GSR0_DPLOCK          BIT(16)
#define  MSCC_X_DDR_PHY_DX5GSR0_DX5GSR0_DPLOCK(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR0_DX5GSR0_GDQSPRD(x)      (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX5GSR0_DX5GSR0_GDQSPRD         GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX5GSR0_DX5GSR0_GDQSPRD(x)      (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5GSR0_DX5GSR0_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX5GSR0_DX5GSR0_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX5GSR0_DX5GSR0_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GSR0_DX5GSR0_WLDQ(x)         ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR0_DX5GSR0_WLDQ            BIT(30)
#define  MSCC_X_DDR_PHY_DX5GSR0_DX5GSR0_WLDQ(x)         ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR0_DX5GSR0_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR0_DX5GSR0_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX5GSR0_DX5GSR0_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX5GSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x339)
#define  MSCC_F_DDR_PHY_DX5GSR1_DX5GSR1_DLTDONE(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR1_DX5GSR1_DLTDONE         BIT(0)
#define  MSCC_X_DDR_PHY_DX5GSR1_DX5GSR1_DLTDONE(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR1_DX5GSR1_DLTCODE(x)      (GENMASK(24,1) & ((x) << 1))
#define  MSCC_M_DDR_PHY_DX5GSR1_DX5GSR1_DLTCODE         GENMASK(24,1)
#define  MSCC_X_DDR_PHY_DX5GSR1_DX5GSR1_DLTCODE(x)      (((x) >> 1) & GENMASK(23,0))
#define  MSCC_F_DDR_PHY_DX5GSR1_DX5GSR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX5GSR1_DX5GSR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX5GSR1_DX5GSR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX5GSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x33a)
#define  MSCC_F_DDR_PHY_DX5GSR2_DX5GSR2_RDERR(x)        ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR2_DX5GSR2_RDERR           BIT(0)
#define  MSCC_X_DDR_PHY_DX5GSR2_DX5GSR2_RDERR(x)        ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR2_DX5GSR2_RDWN(x)         ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR2_DX5GSR2_RDWN            BIT(1)
#define  MSCC_X_DDR_PHY_DX5GSR2_DX5GSR2_RDWN(x)         ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR2_DX5GSR2_WDERR(x)        ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR2_DX5GSR2_WDERR           BIT(2)
#define  MSCC_X_DDR_PHY_DX5GSR2_DX5GSR2_WDERR(x)        ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR2_DX5GSR2_WDWN(x)         ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR2_DX5GSR2_WDWN            BIT(3)
#define  MSCC_X_DDR_PHY_DX5GSR2_DX5GSR2_WDWN(x)         ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR2_DX5GSR2_REERR(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR2_DX5GSR2_REERR           BIT(4)
#define  MSCC_X_DDR_PHY_DX5GSR2_DX5GSR2_REERR(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR2_DX5GSR2_REWN(x)         ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR2_DX5GSR2_REWN            BIT(5)
#define  MSCC_X_DDR_PHY_DX5GSR2_DX5GSR2_REWN(x)         ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR2_DX5GSR2_WEERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR2_DX5GSR2_WEERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX5GSR2_DX5GSR2_WEERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR2_DX5GSR2_WEWN(x)         ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR2_DX5GSR2_WEWN            BIT(7)
#define  MSCC_X_DDR_PHY_DX5GSR2_DX5GSR2_WEWN(x)         ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR2_DX5GSR2_ESTAT(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5GSR2_DX5GSR2_ESTAT           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX5GSR2_DX5GSR2_ESTAT(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GSR2_DX5GSR2_DBDQ(x)         (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX5GSR2_DX5GSR2_DBDQ            GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX5GSR2_DX5GSR2_DBDQ(x)         (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX5GSR2_DX5GSR2_SRDERR(x)       ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR2_DX5GSR2_SRDERR          BIT(20)
#define  MSCC_X_DDR_PHY_DX5GSR2_DX5GSR2_SRDERR(x)       ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR2_DX5GSR2_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR2_DX5GSR2_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX5GSR2_DX5GSR2_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR2_DX5GSR2_GSDQSCAL(x)     ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR2_DX5GSR2_GSDQSCAL        BIT(22)
#define  MSCC_X_DDR_PHY_DX5GSR2_DX5GSR2_GSDQSCAL(x)     ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR2_DX5GSR2_GSDQSPRD(x)     (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX5GSR2_DX5GSR2_GSDQSPRD        GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX5GSR2_DX5GSR2_GSDQSPRD(x)     (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX5GSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x33b)
#define  MSCC_F_DDR_PHY_DX5GSR3_DX5GSR3_SRDPC(x)        (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5GSR3_DX5GSR3_SRDPC           GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX5GSR3_DX5GSR3_SRDPC(x)        (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GSR3_DX5GSR3_RESERVED_7_2(x)  (GENMASK(7,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX5GSR3_DX5GSR3_RESERVED_7_2     GENMASK(7,2)
#define  MSCC_X_DDR_PHY_DX5GSR3_DX5GSR3_RESERVED_7_2(x)  (((x) >> 2) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX5GSR3_DX5GSR3_HVERR(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5GSR3_DX5GSR3_HVERR           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX5GSR3_DX5GSR3_HVERR(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GSR3_DX5GSR3_HVWRN(x)        (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX5GSR3_DX5GSR3_HVWRN           GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX5GSR3_DX5GSR3_HVWRN(x)        (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GSR3_DX5GSR3_DVERR(x)        (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5GSR3_DX5GSR3_DVERR           GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX5GSR3_DX5GSR3_DVERR(x)        (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GSR3_DX5GSR3_DVWRN(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX5GSR3_DX5GSR3_DVWRN           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX5GSR3_DX5GSR3_DVWRN(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GSR3_DX5GSR3_ESTAT(x)        (GENMASK(26,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX5GSR3_DX5GSR3_ESTAT           GENMASK(26,24)
#define  MSCC_X_DDR_PHY_DX5GSR3_DX5GSR3_ESTAT(x)        (((x) >> 24) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX5GSR3_DX5GSR3_RESERVED_31_27(x)  (GENMASK(31,27) & ((x) << 27))
#define  MSCC_M_DDR_PHY_DX5GSR3_DX5GSR3_RESERVED_31_27     GENMASK(31,27)
#define  MSCC_X_DDR_PHY_DX5GSR3_DX5GSR3_RESERVED_31_27(x)  (((x) >> 27) & GENMASK(4,0))

#define MSCC_DDR_PHY_DX5GSR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x33c)
#define  MSCC_F_DDR_PHY_DX5GSR4_DX5GSR4_X4WDQCAL(x)     ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR4_DX5GSR4_X4WDQCAL        BIT(0)
#define  MSCC_X_DDR_PHY_DX5GSR4_DX5GSR4_X4WDQCAL(x)     ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR4_DX5GSR4_X4RDQSCAL(x)    ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR4_DX5GSR4_X4RDQSCAL       BIT(1)
#define  MSCC_X_DDR_PHY_DX5GSR4_DX5GSR4_X4RDQSCAL(x)    ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR4_DX5GSR4_X4RDQSNCAL(x)   ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR4_DX5GSR4_X4RDQSNCAL      BIT(2)
#define  MSCC_X_DDR_PHY_DX5GSR4_DX5GSR4_X4RDQSNCAL(x)   ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR4_DX5GSR4_X4GDQSCAL(x)    ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR4_DX5GSR4_X4GDQSCAL       BIT(3)
#define  MSCC_X_DDR_PHY_DX5GSR4_DX5GSR4_X4GDQSCAL(x)    ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR4_DX5GSR4_X4WLCAL(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR4_DX5GSR4_X4WLCAL         BIT(4)
#define  MSCC_X_DDR_PHY_DX5GSR4_DX5GSR4_X4WLCAL(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR4_DX5GSR4_X4WLDONE(x)     ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR4_DX5GSR4_X4WLDONE        BIT(5)
#define  MSCC_X_DDR_PHY_DX5GSR4_DX5GSR4_X4WLDONE(x)     ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR4_DX5GSR4_X4WLERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR4_DX5GSR4_X4WLERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX5GSR4_DX5GSR4_X4WLERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR4_DX5GSR4_X4WLPRD(x)      (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX5GSR4_DX5GSR4_X4WLPRD         GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX5GSR4_DX5GSR4_X4WLPRD(x)      (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5GSR4_DX5GSR4_X4DPLOCK(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR4_DX5GSR4_X4DPLOCK        BIT(16)
#define  MSCC_X_DDR_PHY_DX5GSR4_DX5GSR4_X4DPLOCK(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR4_DX5GSR4_X4GDQSPRD(x)    (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX5GSR4_DX5GSR4_X4GDQSPRD       GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX5GSR4_DX5GSR4_X4GDQSPRD(x)    (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX5GSR4_DX5GSR4_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX5GSR4_DX5GSR4_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX5GSR4_DX5GSR4_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GSR4_DX5GSR4_X4WLDQ(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR4_DX5GSR4_X4WLDQ          BIT(30)
#define  MSCC_X_DDR_PHY_DX5GSR4_DX5GSR4_X4WLDQ(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR4_DX5GSR4_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR4_DX5GSR4_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX5GSR4_DX5GSR4_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX5GSR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x33d)
#define  MSCC_F_DDR_PHY_DX5GSR5_DX5GSR5_X4RDERR(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR5_DX5GSR5_X4RDERR         BIT(0)
#define  MSCC_X_DDR_PHY_DX5GSR5_DX5GSR5_X4RDERR(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR5_DX5GSR5_X4RDWN(x)       ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR5_DX5GSR5_X4RDWN          BIT(1)
#define  MSCC_X_DDR_PHY_DX5GSR5_DX5GSR5_X4RDWN(x)       ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR5_DX5GSR5_X4WDERR(x)      ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR5_DX5GSR5_X4WDERR         BIT(2)
#define  MSCC_X_DDR_PHY_DX5GSR5_DX5GSR5_X4WDERR(x)      ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR5_DX5GSR5_X4WDWN(x)       ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR5_DX5GSR5_X4WDWN          BIT(3)
#define  MSCC_X_DDR_PHY_DX5GSR5_DX5GSR5_X4WDWN(x)       ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR5_DX5GSR5_X4REERR(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR5_DX5GSR5_X4REERR         BIT(4)
#define  MSCC_X_DDR_PHY_DX5GSR5_DX5GSR5_X4REERR(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR5_DX5GSR5_X4REWN(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR5_DX5GSR5_X4REWN          BIT(5)
#define  MSCC_X_DDR_PHY_DX5GSR5_DX5GSR5_X4REWN(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR5_DX5GSR5_X4WEERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR5_DX5GSR5_X4WEERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX5GSR5_DX5GSR5_X4WEERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR5_DX5GSR5_X4WEWN(x)       ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR5_DX5GSR5_X4WEWN          BIT(7)
#define  MSCC_X_DDR_PHY_DX5GSR5_DX5GSR5_X4WEWN(x)       ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR5_DX5GSR5_X4ESTAT(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5GSR5_DX5GSR5_X4ESTAT         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX5GSR5_DX5GSR5_X4ESTAT(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GSR5_DX5GSR5_RESERVED_19_12(x)  (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX5GSR5_DX5GSR5_RESERVED_19_12     GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX5GSR5_DX5GSR5_RESERVED_19_12(x)  (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX5GSR5_DX5GSR5_X4SRDERR(x)     ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR5_DX5GSR5_X4SRDERR        BIT(20)
#define  MSCC_X_DDR_PHY_DX5GSR5_DX5GSR5_X4SRDERR(x)     ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR5_DX5GSR5_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR5_DX5GSR5_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX5GSR5_DX5GSR5_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR5_DX5GSR5_X4GSDQSCAL(x)   ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX5GSR5_DX5GSR5_X4GSDQSCAL      BIT(22)
#define  MSCC_X_DDR_PHY_DX5GSR5_DX5GSR5_X4GSDQSCAL(x)   ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX5GSR5_DX5GSR5_X4GSDQSPRD(x)   (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX5GSR5_DX5GSR5_X4GSDQSPRD      GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX5GSR5_DX5GSR5_X4GSDQSPRD(x)   (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX5GSR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x33e)
#define  MSCC_F_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GSR6_DX5GSR6_X4SRDPC(x)      (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX5GSR6_DX5GSR6_X4SRDPC         GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX5GSR6_DX5GSR6_X4SRDPC(x)      (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_7_4(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_7_4     GENMASK(7,4)
#define  MSCC_X_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_7_4(x)  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GSR6_DX5GSR6_X4HVERR(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX5GSR6_DX5GSR6_X4HVERR         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX5GSR6_DX5GSR6_X4HVERR(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GSR6_DX5GSR6_X4HVWRN(x)      (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX5GSR6_DX5GSR6_X4HVWRN         GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX5GSR6_DX5GSR6_X4HVWRN(x)      (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GSR6_DX5GSR6_X4DVERR(x)      (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX5GSR6_DX5GSR6_X4DVERR         GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX5GSR6_DX5GSR6_X4DVERR(x)      (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GSR6_DX5GSR6_X4DVWRN(x)      (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX5GSR6_DX5GSR6_X4DVWRN         GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX5GSR6_DX5GSR6_X4DVWRN(x)      (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX6GCR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x340)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_DXEN(x)         ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_DXEN            BIT(0)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_DXEN(x)         ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_DXIOM(x)        ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_DXIOM           BIT(1)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_DXIOM(x)        ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_DQSGOE(x)       ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_DQSGOE          BIT(2)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_DQSGOE(x)       ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_DQSGODT(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_DQSGODT         BIT(3)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_DQSGODT(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_4(x)   ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_4      BIT(4)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_4(x)   ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_DQSGPDR(x)      ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_DQSGPDR         BIT(5)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_DQSGPDR(x)      ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_6(x)   ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_6      BIT(6)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_6(x)   ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_PDRAL(x)        (GENMASK(8,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_PDRAL           GENMASK(8,7)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_PDRAL(x)        (((x) >> 7) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_RTTOH(x)        (GENMASK(10,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_RTTOH           GENMASK(10,9)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_RTTOH(x)        (((x) >> 9) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_RTTOAL(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_RTTOAL          BIT(11)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_RTTOAL(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_DQSSEPDR(x)     ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_DQSSEPDR        BIT(12)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_DQSSEPDR(x)     ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_DQSNSEPDR(x)    ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_DQSNSEPDR       BIT(13)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_DQSNSEPDR(x)    ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_PLLRST(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_PLLRST          BIT(16)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_PLLRST(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_PLLPD(x)        ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_PLLPD           BIT(17)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_PLLPD(x)        ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_GSHIFT(x)       ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_GSHIFT          BIT(18)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_GSHIFT(x)       ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_PLLBYP(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_PLLBYP          BIT(19)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_PLLBYP(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_RDDLY(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_RDDLY           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_RDDLY(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_29_24(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_29_24     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_29_24(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_MDLEN(x)        ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_MDLEN           BIT(30)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_MDLEN(x)        ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR0_DX6GCR0_CALBYP(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR0_DX6GCR0_CALBYP          BIT(31)
#define  MSCC_X_DDR_PHY_DX6GCR0_DX6GCR0_CALBYP(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX6GCR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x341)
#define  MSCC_F_DDR_PHY_DX6GCR1_DX6GCR1_RESERVED_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6GCR1_DX6GCR1_RESERVED_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX6GCR1_DX6GCR1_RESERVED_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX6GCR1_DX6GCR1_DXPDRMODE(x)    (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6GCR1_DX6GCR1_DXPDRMODE       GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX6GCR1_DX6GCR1_DXPDRMODE(x)    (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX6GCR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x342)
#define  MSCC_F_DDR_PHY_DX6GCR2_DX6GCR2_DXTEMODE(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6GCR2_DX6GCR2_DXTEMODE        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX6GCR2_DX6GCR2_DXTEMODE(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX6GCR2_DX6GCR2_DXOEMODE(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6GCR2_DX6GCR2_DXOEMODE        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX6GCR2_DX6GCR2_DXOEMODE(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX6GCR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x343)
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_DSPDRMODE(x)    (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_DSPDRMODE       GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_DSPDRMODE(x)    (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_DSTEMODE(x)     (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_DSTEMODE        GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_DSTEMODE(x)     (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_DSOEMODE(x)     (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_DSOEMODE        GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_DSOEMODE(x)     (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_DMPDRMODE(x)    (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_DMPDRMODE       GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_DMPDRMODE(x)    (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_DMTEMODE(x)     (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_DMTEMODE        GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_DMTEMODE(x)     (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_DMOEMODE(x)     (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_DMOEMODE        GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_DMOEMODE(x)     (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_17_16(x)  (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_17_16     GENMASK(17,16)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_17_16(x)  (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_OEBVT(x)        ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_OEBVT           BIT(18)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_OEBVT(x)        ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_PDRBVT(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_PDRBVT          BIT(19)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_PDRBVT(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_TEBVT(x)        ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_TEBVT           BIT(20)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_TEBVT(x)        ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_WDSBVT(x)       ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_WDSBVT          BIT(21)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_WDSBVT(x)       ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_RDSBVT(x)       ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_RDSBVT          BIT(22)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_RDSBVT(x)       ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_RGSLVT(x)       ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_RGSLVT          BIT(23)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_RGSLVT(x)       ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_WLLVT(x)        ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_WLLVT           BIT(24)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_WLLVT(x)        ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_WDLVT(x)        ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_WDLVT           BIT(25)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_WDLVT(x)        ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_RDLVT(x)        ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_RDLVT           BIT(26)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_RDLVT(x)        ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_RGLVT(x)        ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_RGLVT           BIT(27)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_RGLVT(x)        ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_WDBVT(x)        ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_WDBVT           BIT(28)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_WDBVT(x)        ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_RDBVT(x)        ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_RDBVT           BIT(29)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_RDBVT(x)        ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_WDMBVT(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_WDMBVT          BIT(30)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_WDMBVT(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR3_DX6GCR3_RDMBVT(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR3_DX6GCR3_RDMBVT          BIT(31)
#define  MSCC_X_DDR_PHY_DX6GCR3_DX6GCR3_RDMBVT(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX6GCR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x344)
#define  MSCC_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIMON(x)    (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIMON       GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIMON(x)    (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIEN(x)     (GENMASK(5,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIEN        GENMASK(5,2)
#define  MSCC_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIEN(x)     (((x) >> 2) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFSSEL(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFSSEL       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFSSEL(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFESEL(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFESEL       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFESEL(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_24_22(x)  (GENMASK(24,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_24_22     GENMASK(24,22)
#define  MSCC_X_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_24_22(x)  (((x) >> 22) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFSEN(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFSEN        BIT(25)
#define  MSCC_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFSEN(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFEEN(x)     (GENMASK(27,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFEEN        GENMASK(27,26)
#define  MSCC_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFEEN(x)     (((x) >> 26) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFPEN(x)     ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFPEN        BIT(28)
#define  MSCC_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFPEN(x)     ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIOM(x)     (GENMASK(31,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIOM        GENMASK(31,29)
#define  MSCC_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIOM(x)     (((x) >> 29) & GENMASK(2,0))

#define MSCC_DDR_PHY_DX6GCR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x345)
#define  MSCC_F_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX6GCR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x346)
#define  MSCC_F_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR0(x)   (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR0      GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR0(x)   (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR1(x)   (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR1      GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR1(x)   (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR2(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR2      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR2(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR3(x)   (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR3      GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR3(x)   (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX6GCR7                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x347)
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DSPDRMODE(x)  (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DSPDRMODE     GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DSPDRMODE(x)  (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DSTEMODE(x)   (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DSTEMODE      GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DSTEMODE(x)   (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DSOEMODE(x)   (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DSOEMODE      GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DSOEMODE(x)   (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DXPDRMODE(x)  (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DXPDRMODE     GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DXPDRMODE(x)  (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DXTEMODE(x)   (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DXTEMODE      GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DXTEMODE(x)   (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DXOEMODE(x)   (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DXOEMODE      GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DXOEMODE(x)   (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGOE(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGOE        BIT(16)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGOE(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGODT(x)    ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGODT       BIT(17)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGODT(x)    ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_18(x)  ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_18     BIT(18)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_18(x)  ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGPDR(x)    ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGPDR       BIT(19)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGPDR(x)    ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_20(x)  ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_20     BIT(20)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_20(x)  ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSSEPDR(x)   ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSSEPDR      BIT(21)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSSEPDR(x)   ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSNSEPDR(x)  ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSNSEPDR     BIT(22)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSNSEPDR(x)  ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_X4RTTOH(x)      (GENMASK(24,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_X4RTTOH         GENMASK(24,23)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_X4RTTOH(x)      (((x) >> 23) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_X4RTTOAL(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_X4RTTOAL        BIT(25)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_X4RTTOAL(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_X4RDDLY(x)      (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_X4RDDLY         GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_X4RDDLY(x)      (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX6GCR8                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x348)
#define  MSCC_F_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX6GCR9                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x349)
#define  MSCC_F_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX6BDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x350)
#define  MSCC_F_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ0WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ0WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ0WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ1WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ1WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ1WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ2WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ2WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ2WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ3WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ3WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ3WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX6BDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x351)
#define  MSCC_F_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ4WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ4WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ4WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ5WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ5WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ5WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ6WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ6WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ6WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ7WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ7WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ7WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX6BDLR2                MSCC_IOREG(MSCC_TO_DDR_PHY,0x352)
#define  MSCC_F_DDR_PHY_DX6BDLR2_DX6BDLR2_DMWBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6BDLR2_DX6BDLR2_DMWBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX6BDLR2_DX6BDLR2_DMWBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR2_DX6BDLR2_DSWBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6BDLR2_DX6BDLR2_DSWBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6BDLR2_DX6BDLR2_DSWBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR2_DX6BDLR2_DSOEBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6BDLR2_DX6BDLR2_DSOEBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6BDLR2_DX6BDLR2_DSOEBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX6BDLR3                MSCC_IOREG(MSCC_TO_DDR_PHY,0x354)
#define  MSCC_F_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ0RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ0RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ0RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ1RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ1RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ1RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ2RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ2RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ2RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ3RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ3RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ3RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX6BDLR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x355)
#define  MSCC_F_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ4RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ4RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ4RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ5RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ5RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ5RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ6RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ6RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ6RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ7RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ7RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ7RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX6BDLR5                MSCC_IOREG(MSCC_TO_DDR_PHY,0x356)
#define  MSCC_F_DDR_PHY_DX6BDLR5_DX6BDLR5_DMRBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6BDLR5_DX6BDLR5_DMRBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX6BDLR5_DX6BDLR5_DMRBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR5_DX6BDLR5_DSRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6BDLR5_DX6BDLR5_DSRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6BDLR5_DX6BDLR5_DSRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR5_DX6BDLR5_DSNRBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6BDLR5_DX6BDLR5_DSNRBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6BDLR5_DX6BDLR5_DSNRBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX6BDLR6                MSCC_IOREG(MSCC_TO_DDR_PHY,0x358)
#define  MSCC_F_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX6BDLR6_DX6BDLR6_PDRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6BDLR6_DX6BDLR6_PDRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6BDLR6_DX6BDLR6_PDRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR6_DX6BDLR6_TERBD(x)      (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6BDLR6_DX6BDLR6_TERBD         GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6BDLR6_DX6BDLR6_TERBD(x)      (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX6BDLR7                MSCC_IOREG(MSCC_TO_DDR_PHY,0x359)
#define  MSCC_F_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DMWBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DMWBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DMWBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DSWBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DSWBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DSWBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DSOEBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DSOEBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DSOEBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX6BDLR8                MSCC_IOREG(MSCC_TO_DDR_PHY,0x35a)
#define  MSCC_F_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DMRBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DMRBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DMRBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DSRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DSRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DSRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DSNRBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DSNRBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DSNRBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX6BDLR9                MSCC_IOREG(MSCC_TO_DDR_PHY,0x35b)
#define  MSCC_F_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX6BDLR9_DX6BDLR9_X4PDRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6BDLR9_DX6BDLR9_X4PDRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX6BDLR9_DX6BDLR9_X4PDRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6BDLR9_DX6BDLR9_X4TERBD(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6BDLR9_DX6BDLR9_X4TERBD       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX6BDLR9_DX6BDLR9_X4TERBD(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX6LCDLR0               MSCC_IOREG(MSCC_TO_DDR_PHY,0x360)
#define  MSCC_F_DDR_PHY_DX6LCDLR0_DX6LCDLR0_WLD(x)      (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6LCDLR0_DX6LCDLR0_WLD         GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX6LCDLR0_DX6LCDLR0_WLD(x)      (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR0_DX6LCDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX6LCDLR0_DX6LCDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX6LCDLR0_DX6LCDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR0_DX6LCDLR0_X4WLD(x)    (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6LCDLR0_DX6LCDLR0_X4WLD       GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX6LCDLR0_DX6LCDLR0_X4WLD(x)    (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR0_DX6LCDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX6LCDLR0_DX6LCDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX6LCDLR0_DX6LCDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX6LCDLR1               MSCC_IOREG(MSCC_TO_DDR_PHY,0x361)
#define  MSCC_F_DDR_PHY_DX6LCDLR1_DX6LCDLR1_WDQD(x)     (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6LCDLR1_DX6LCDLR1_WDQD        GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX6LCDLR1_DX6LCDLR1_WDQD(x)     (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR1_DX6LCDLR1_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX6LCDLR1_DX6LCDLR1_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX6LCDLR1_DX6LCDLR1_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR1_DX6LCDLR1_X4WDQD(x)   (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6LCDLR1_DX6LCDLR1_X4WDQD      GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX6LCDLR1_DX6LCDLR1_X4WDQD(x)   (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR1_DX6LCDLR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX6LCDLR1_DX6LCDLR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX6LCDLR1_DX6LCDLR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX6LCDLR2               MSCC_IOREG(MSCC_TO_DDR_PHY,0x362)
#define  MSCC_F_DDR_PHY_DX6LCDLR2_DX6LCDLR2_DQSGD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6LCDLR2_DX6LCDLR2_DQSGD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX6LCDLR2_DX6LCDLR2_DQSGD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR2_DX6LCDLR2_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX6LCDLR2_DX6LCDLR2_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX6LCDLR2_DX6LCDLR2_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR2_DX6LCDLR2_X4DQSGD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6LCDLR2_DX6LCDLR2_X4DQSGD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX6LCDLR2_DX6LCDLR2_X4DQSGD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR2_DX6LCDLR2_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX6LCDLR2_DX6LCDLR2_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX6LCDLR2_DX6LCDLR2_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX6LCDLR3               MSCC_IOREG(MSCC_TO_DDR_PHY,0x363)
#define  MSCC_F_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RDQSD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RDQSD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RDQSD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR3_DX6LCDLR3_X4RDQSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6LCDLR3_DX6LCDLR3_X4RDQSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX6LCDLR3_DX6LCDLR3_X4RDQSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX6LCDLR4               MSCC_IOREG(MSCC_TO_DDR_PHY,0x364)
#define  MSCC_F_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RDQSND(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RDQSND      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RDQSND(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR4_DX6LCDLR4_X4RDQSND(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6LCDLR4_DX6LCDLR4_X4RDQSND     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX6LCDLR4_DX6LCDLR4_X4RDQSND(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX6LCDLR5               MSCC_IOREG(MSCC_TO_DDR_PHY,0x365)
#define  MSCC_F_DDR_PHY_DX6LCDLR5_DX6LCDLR5_DQSGSD(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6LCDLR5_DX6LCDLR5_DQSGSD      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX6LCDLR5_DX6LCDLR5_DQSGSD(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR5_DX6LCDLR5_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX6LCDLR5_DX6LCDLR5_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX6LCDLR5_DX6LCDLR5_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR5_DX6LCDLR5_X4DQSGSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6LCDLR5_DX6LCDLR5_X4DQSGSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX6LCDLR5_DX6LCDLR5_X4DQSGSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6LCDLR5_DX6LCDLR5_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX6LCDLR5_DX6LCDLR5_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX6LCDLR5_DX6LCDLR5_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX6MDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x368)
#define  MSCC_F_DDR_PHY_DX6MDLR0_DX6MDLR0_IPRD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6MDLR0_DX6MDLR0_IPRD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX6MDLR0_DX6MDLR0_IPRD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6MDLR0_DX6MDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX6MDLR0_DX6MDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX6MDLR0_DX6MDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX6MDLR0_DX6MDLR0_TPRD(x)       (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6MDLR0_DX6MDLR0_TPRD          GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX6MDLR0_DX6MDLR0_TPRD(x)       (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6MDLR0_DX6MDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX6MDLR0_DX6MDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX6MDLR0_DX6MDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX6MDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x369)
#define  MSCC_F_DDR_PHY_DX6MDLR1_DX6MDLR1_MDLD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6MDLR1_DX6MDLR1_MDLD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX6MDLR1_DX6MDLR1_MDLD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6MDLR1_DX6MDLR1_RESERVED_31_9(x)  (GENMASK(31,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX6MDLR1_DX6MDLR1_RESERVED_31_9     GENMASK(31,9)
#define  MSCC_X_DDR_PHY_DX6MDLR1_DX6MDLR1_RESERVED_31_9(x)  (((x) >> 9) & GENMASK(22,0))

#define MSCC_DDR_PHY_DX6GTR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x370)
#define  MSCC_F_DDR_PHY_DX6GTR0_DX6GTR0_DGSL(x)         (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6GTR0_DX6GTR0_DGSL            GENMASK(4,0)
#define  MSCC_X_DDR_PHY_DX6GTR0_DX6GTR0_DGSL(x)         (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_7_5(x)  (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_7_5     GENMASK(7,5)
#define  MSCC_X_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_7_5(x)  (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX6GTR0_DX6GTR0_X4DGSL(x)       (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6GTR0_DX6GTR0_X4DGSL          GENMASK(12,8)
#define  MSCC_X_DDR_PHY_DX6GTR0_DX6GTR0_X4DGSL(x)       (((x) >> 8) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX6GTR0_DX6GTR0_WLSL(x)         (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6GTR0_DX6GTR0_WLSL            GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX6GTR0_DX6GTR0_WLSL(x)         (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GTR0_DX6GTR0_X4WLSL(x)       (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX6GTR0_DX6GTR0_X4WLSL          GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX6GTR0_DX6GTR0_X4WLSL(x)       (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX6RSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x374)
#define  MSCC_F_DDR_PHY_DX6RSR0_DX6RSR0_QSGERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6RSR0_DX6RSR0_QSGERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX6RSR0_DX6RSR0_QSGERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX6RSR0_DX6RSR0_X4QSGERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6RSR0_DX6RSR0_X4QSGERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX6RSR0_DX6RSR0_X4QSGERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX6RSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x375)
#define  MSCC_F_DDR_PHY_DX6RSR1_DX6RSR1_RDLVLERR(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6RSR1_DX6RSR1_RDLVLERR        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX6RSR1_DX6RSR1_RDLVLERR(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX6RSR1_DX6RSR1_X4RDLVLERR(x)   (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6RSR1_DX6RSR1_X4RDLVLERR      GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX6RSR1_DX6RSR1_X4RDLVLERR(x)   (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX6RSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x376)
#define  MSCC_F_DDR_PHY_DX6RSR2_DX6RSR2_WLAWN(x)        (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6RSR2_DX6RSR2_WLAWN           GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX6RSR2_DX6RSR2_WLAWN(x)        (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX6RSR2_DX6RSR2_X4WLAWN(x)      (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6RSR2_DX6RSR2_X4WLAWN         GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX6RSR2_DX6RSR2_X4WLAWN(x)      (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX6RSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x377)
#define  MSCC_F_DDR_PHY_DX6RSR3_DX6RSR3_WLAERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6RSR3_DX6RSR3_WLAERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX6RSR3_DX6RSR3_WLAERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX6RSR3_DX6RSR3_X4WLAERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6RSR3_DX6RSR3_X4WLAERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX6RSR3_DX6RSR3_X4WLAERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX6GSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x378)
#define  MSCC_F_DDR_PHY_DX6GSR0_DX6GSR0_WDQCAL(x)       ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR0_DX6GSR0_WDQCAL          BIT(0)
#define  MSCC_X_DDR_PHY_DX6GSR0_DX6GSR0_WDQCAL(x)       ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR0_DX6GSR0_RDQSCAL(x)      ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR0_DX6GSR0_RDQSCAL         BIT(1)
#define  MSCC_X_DDR_PHY_DX6GSR0_DX6GSR0_RDQSCAL(x)      ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR0_DX6GSR0_RDQSNCAL(x)     ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR0_DX6GSR0_RDQSNCAL        BIT(2)
#define  MSCC_X_DDR_PHY_DX6GSR0_DX6GSR0_RDQSNCAL(x)     ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR0_DX6GSR0_GDQSCAL(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR0_DX6GSR0_GDQSCAL         BIT(3)
#define  MSCC_X_DDR_PHY_DX6GSR0_DX6GSR0_GDQSCAL(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR0_DX6GSR0_WLCAL(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR0_DX6GSR0_WLCAL           BIT(4)
#define  MSCC_X_DDR_PHY_DX6GSR0_DX6GSR0_WLCAL(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR0_DX6GSR0_WLDONE(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR0_DX6GSR0_WLDONE          BIT(5)
#define  MSCC_X_DDR_PHY_DX6GSR0_DX6GSR0_WLDONE(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR0_DX6GSR0_WLERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR0_DX6GSR0_WLERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX6GSR0_DX6GSR0_WLERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR0_DX6GSR0_WLPRD(x)        (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX6GSR0_DX6GSR0_WLPRD           GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX6GSR0_DX6GSR0_WLPRD(x)        (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6GSR0_DX6GSR0_DPLOCK(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR0_DX6GSR0_DPLOCK          BIT(16)
#define  MSCC_X_DDR_PHY_DX6GSR0_DX6GSR0_DPLOCK(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR0_DX6GSR0_GDQSPRD(x)      (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX6GSR0_DX6GSR0_GDQSPRD         GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX6GSR0_DX6GSR0_GDQSPRD(x)      (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6GSR0_DX6GSR0_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX6GSR0_DX6GSR0_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX6GSR0_DX6GSR0_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GSR0_DX6GSR0_WLDQ(x)         ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR0_DX6GSR0_WLDQ            BIT(30)
#define  MSCC_X_DDR_PHY_DX6GSR0_DX6GSR0_WLDQ(x)         ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR0_DX6GSR0_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR0_DX6GSR0_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX6GSR0_DX6GSR0_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX6GSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x379)
#define  MSCC_F_DDR_PHY_DX6GSR1_DX6GSR1_DLTDONE(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR1_DX6GSR1_DLTDONE         BIT(0)
#define  MSCC_X_DDR_PHY_DX6GSR1_DX6GSR1_DLTDONE(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR1_DX6GSR1_DLTCODE(x)      (GENMASK(24,1) & ((x) << 1))
#define  MSCC_M_DDR_PHY_DX6GSR1_DX6GSR1_DLTCODE         GENMASK(24,1)
#define  MSCC_X_DDR_PHY_DX6GSR1_DX6GSR1_DLTCODE(x)      (((x) >> 1) & GENMASK(23,0))
#define  MSCC_F_DDR_PHY_DX6GSR1_DX6GSR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX6GSR1_DX6GSR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX6GSR1_DX6GSR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX6GSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x37a)
#define  MSCC_F_DDR_PHY_DX6GSR2_DX6GSR2_RDERR(x)        ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR2_DX6GSR2_RDERR           BIT(0)
#define  MSCC_X_DDR_PHY_DX6GSR2_DX6GSR2_RDERR(x)        ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR2_DX6GSR2_RDWN(x)         ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR2_DX6GSR2_RDWN            BIT(1)
#define  MSCC_X_DDR_PHY_DX6GSR2_DX6GSR2_RDWN(x)         ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR2_DX6GSR2_WDERR(x)        ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR2_DX6GSR2_WDERR           BIT(2)
#define  MSCC_X_DDR_PHY_DX6GSR2_DX6GSR2_WDERR(x)        ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR2_DX6GSR2_WDWN(x)         ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR2_DX6GSR2_WDWN            BIT(3)
#define  MSCC_X_DDR_PHY_DX6GSR2_DX6GSR2_WDWN(x)         ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR2_DX6GSR2_REERR(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR2_DX6GSR2_REERR           BIT(4)
#define  MSCC_X_DDR_PHY_DX6GSR2_DX6GSR2_REERR(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR2_DX6GSR2_REWN(x)         ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR2_DX6GSR2_REWN            BIT(5)
#define  MSCC_X_DDR_PHY_DX6GSR2_DX6GSR2_REWN(x)         ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR2_DX6GSR2_WEERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR2_DX6GSR2_WEERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX6GSR2_DX6GSR2_WEERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR2_DX6GSR2_WEWN(x)         ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR2_DX6GSR2_WEWN            BIT(7)
#define  MSCC_X_DDR_PHY_DX6GSR2_DX6GSR2_WEWN(x)         ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR2_DX6GSR2_ESTAT(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6GSR2_DX6GSR2_ESTAT           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX6GSR2_DX6GSR2_ESTAT(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GSR2_DX6GSR2_DBDQ(x)         (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX6GSR2_DX6GSR2_DBDQ            GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX6GSR2_DX6GSR2_DBDQ(x)         (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX6GSR2_DX6GSR2_SRDERR(x)       ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR2_DX6GSR2_SRDERR          BIT(20)
#define  MSCC_X_DDR_PHY_DX6GSR2_DX6GSR2_SRDERR(x)       ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR2_DX6GSR2_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR2_DX6GSR2_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX6GSR2_DX6GSR2_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR2_DX6GSR2_GSDQSCAL(x)     ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR2_DX6GSR2_GSDQSCAL        BIT(22)
#define  MSCC_X_DDR_PHY_DX6GSR2_DX6GSR2_GSDQSCAL(x)     ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR2_DX6GSR2_GSDQSPRD(x)     (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX6GSR2_DX6GSR2_GSDQSPRD        GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX6GSR2_DX6GSR2_GSDQSPRD(x)     (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX6GSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x37b)
#define  MSCC_F_DDR_PHY_DX6GSR3_DX6GSR3_SRDPC(x)        (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6GSR3_DX6GSR3_SRDPC           GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX6GSR3_DX6GSR3_SRDPC(x)        (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GSR3_DX6GSR3_RESERVED_7_2(x)  (GENMASK(7,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX6GSR3_DX6GSR3_RESERVED_7_2     GENMASK(7,2)
#define  MSCC_X_DDR_PHY_DX6GSR3_DX6GSR3_RESERVED_7_2(x)  (((x) >> 2) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX6GSR3_DX6GSR3_HVERR(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6GSR3_DX6GSR3_HVERR           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX6GSR3_DX6GSR3_HVERR(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GSR3_DX6GSR3_HVWRN(x)        (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX6GSR3_DX6GSR3_HVWRN           GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX6GSR3_DX6GSR3_HVWRN(x)        (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GSR3_DX6GSR3_DVERR(x)        (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6GSR3_DX6GSR3_DVERR           GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX6GSR3_DX6GSR3_DVERR(x)        (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GSR3_DX6GSR3_DVWRN(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX6GSR3_DX6GSR3_DVWRN           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX6GSR3_DX6GSR3_DVWRN(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GSR3_DX6GSR3_ESTAT(x)        (GENMASK(26,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX6GSR3_DX6GSR3_ESTAT           GENMASK(26,24)
#define  MSCC_X_DDR_PHY_DX6GSR3_DX6GSR3_ESTAT(x)        (((x) >> 24) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX6GSR3_DX6GSR3_RESERVED_31_27(x)  (GENMASK(31,27) & ((x) << 27))
#define  MSCC_M_DDR_PHY_DX6GSR3_DX6GSR3_RESERVED_31_27     GENMASK(31,27)
#define  MSCC_X_DDR_PHY_DX6GSR3_DX6GSR3_RESERVED_31_27(x)  (((x) >> 27) & GENMASK(4,0))

#define MSCC_DDR_PHY_DX6GSR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x37c)
#define  MSCC_F_DDR_PHY_DX6GSR4_DX6GSR4_X4WDQCAL(x)     ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR4_DX6GSR4_X4WDQCAL        BIT(0)
#define  MSCC_X_DDR_PHY_DX6GSR4_DX6GSR4_X4WDQCAL(x)     ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR4_DX6GSR4_X4RDQSCAL(x)    ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR4_DX6GSR4_X4RDQSCAL       BIT(1)
#define  MSCC_X_DDR_PHY_DX6GSR4_DX6GSR4_X4RDQSCAL(x)    ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR4_DX6GSR4_X4RDQSNCAL(x)   ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR4_DX6GSR4_X4RDQSNCAL      BIT(2)
#define  MSCC_X_DDR_PHY_DX6GSR4_DX6GSR4_X4RDQSNCAL(x)   ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR4_DX6GSR4_X4GDQSCAL(x)    ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR4_DX6GSR4_X4GDQSCAL       BIT(3)
#define  MSCC_X_DDR_PHY_DX6GSR4_DX6GSR4_X4GDQSCAL(x)    ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR4_DX6GSR4_X4WLCAL(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR4_DX6GSR4_X4WLCAL         BIT(4)
#define  MSCC_X_DDR_PHY_DX6GSR4_DX6GSR4_X4WLCAL(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR4_DX6GSR4_X4WLDONE(x)     ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR4_DX6GSR4_X4WLDONE        BIT(5)
#define  MSCC_X_DDR_PHY_DX6GSR4_DX6GSR4_X4WLDONE(x)     ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR4_DX6GSR4_X4WLERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR4_DX6GSR4_X4WLERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX6GSR4_DX6GSR4_X4WLERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR4_DX6GSR4_X4WLPRD(x)      (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX6GSR4_DX6GSR4_X4WLPRD         GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX6GSR4_DX6GSR4_X4WLPRD(x)      (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6GSR4_DX6GSR4_X4DPLOCK(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR4_DX6GSR4_X4DPLOCK        BIT(16)
#define  MSCC_X_DDR_PHY_DX6GSR4_DX6GSR4_X4DPLOCK(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR4_DX6GSR4_X4GDQSPRD(x)    (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX6GSR4_DX6GSR4_X4GDQSPRD       GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX6GSR4_DX6GSR4_X4GDQSPRD(x)    (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX6GSR4_DX6GSR4_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX6GSR4_DX6GSR4_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX6GSR4_DX6GSR4_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GSR4_DX6GSR4_X4WLDQ(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR4_DX6GSR4_X4WLDQ          BIT(30)
#define  MSCC_X_DDR_PHY_DX6GSR4_DX6GSR4_X4WLDQ(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR4_DX6GSR4_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR4_DX6GSR4_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX6GSR4_DX6GSR4_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX6GSR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x37d)
#define  MSCC_F_DDR_PHY_DX6GSR5_DX6GSR5_X4RDERR(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR5_DX6GSR5_X4RDERR         BIT(0)
#define  MSCC_X_DDR_PHY_DX6GSR5_DX6GSR5_X4RDERR(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR5_DX6GSR5_X4RDWN(x)       ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR5_DX6GSR5_X4RDWN          BIT(1)
#define  MSCC_X_DDR_PHY_DX6GSR5_DX6GSR5_X4RDWN(x)       ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR5_DX6GSR5_X4WDERR(x)      ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR5_DX6GSR5_X4WDERR         BIT(2)
#define  MSCC_X_DDR_PHY_DX6GSR5_DX6GSR5_X4WDERR(x)      ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR5_DX6GSR5_X4WDWN(x)       ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR5_DX6GSR5_X4WDWN          BIT(3)
#define  MSCC_X_DDR_PHY_DX6GSR5_DX6GSR5_X4WDWN(x)       ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR5_DX6GSR5_X4REERR(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR5_DX6GSR5_X4REERR         BIT(4)
#define  MSCC_X_DDR_PHY_DX6GSR5_DX6GSR5_X4REERR(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR5_DX6GSR5_X4REWN(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR5_DX6GSR5_X4REWN          BIT(5)
#define  MSCC_X_DDR_PHY_DX6GSR5_DX6GSR5_X4REWN(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR5_DX6GSR5_X4WEERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR5_DX6GSR5_X4WEERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX6GSR5_DX6GSR5_X4WEERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR5_DX6GSR5_X4WEWN(x)       ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR5_DX6GSR5_X4WEWN          BIT(7)
#define  MSCC_X_DDR_PHY_DX6GSR5_DX6GSR5_X4WEWN(x)       ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR5_DX6GSR5_X4ESTAT(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6GSR5_DX6GSR5_X4ESTAT         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX6GSR5_DX6GSR5_X4ESTAT(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GSR5_DX6GSR5_RESERVED_19_12(x)  (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX6GSR5_DX6GSR5_RESERVED_19_12     GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX6GSR5_DX6GSR5_RESERVED_19_12(x)  (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX6GSR5_DX6GSR5_X4SRDERR(x)     ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR5_DX6GSR5_X4SRDERR        BIT(20)
#define  MSCC_X_DDR_PHY_DX6GSR5_DX6GSR5_X4SRDERR(x)     ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR5_DX6GSR5_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR5_DX6GSR5_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX6GSR5_DX6GSR5_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR5_DX6GSR5_X4GSDQSCAL(x)   ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX6GSR5_DX6GSR5_X4GSDQSCAL      BIT(22)
#define  MSCC_X_DDR_PHY_DX6GSR5_DX6GSR5_X4GSDQSCAL(x)   ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX6GSR5_DX6GSR5_X4GSDQSPRD(x)   (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX6GSR5_DX6GSR5_X4GSDQSPRD      GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX6GSR5_DX6GSR5_X4GSDQSPRD(x)   (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX6GSR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x37e)
#define  MSCC_F_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GSR6_DX6GSR6_X4SRDPC(x)      (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX6GSR6_DX6GSR6_X4SRDPC         GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX6GSR6_DX6GSR6_X4SRDPC(x)      (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_7_4(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_7_4     GENMASK(7,4)
#define  MSCC_X_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_7_4(x)  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GSR6_DX6GSR6_X4HVERR(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX6GSR6_DX6GSR6_X4HVERR         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX6GSR6_DX6GSR6_X4HVERR(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GSR6_DX6GSR6_X4HVWRN(x)      (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX6GSR6_DX6GSR6_X4HVWRN         GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX6GSR6_DX6GSR6_X4HVWRN(x)      (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GSR6_DX6GSR6_X4DVERR(x)      (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX6GSR6_DX6GSR6_X4DVERR         GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX6GSR6_DX6GSR6_X4DVERR(x)      (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GSR6_DX6GSR6_X4DVWRN(x)      (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX6GSR6_DX6GSR6_X4DVWRN         GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX6GSR6_DX6GSR6_X4DVWRN(x)      (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX7GCR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x380)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_DXEN(x)         ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_DXEN            BIT(0)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_DXEN(x)         ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_DXIOM(x)        ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_DXIOM           BIT(1)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_DXIOM(x)        ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_DQSGOE(x)       ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_DQSGOE          BIT(2)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_DQSGOE(x)       ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_DQSGODT(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_DQSGODT         BIT(3)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_DQSGODT(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_4(x)   ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_4      BIT(4)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_4(x)   ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_DQSGPDR(x)      ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_DQSGPDR         BIT(5)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_DQSGPDR(x)      ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_6(x)   ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_6      BIT(6)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_6(x)   ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_PDRAL(x)        (GENMASK(8,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_PDRAL           GENMASK(8,7)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_PDRAL(x)        (((x) >> 7) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_RTTOH(x)        (GENMASK(10,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_RTTOH           GENMASK(10,9)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_RTTOH(x)        (((x) >> 9) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_RTTOAL(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_RTTOAL          BIT(11)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_RTTOAL(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_DQSSEPDR(x)     ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_DQSSEPDR        BIT(12)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_DQSSEPDR(x)     ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_DQSNSEPDR(x)    ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_DQSNSEPDR       BIT(13)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_DQSNSEPDR(x)    ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_PLLRST(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_PLLRST          BIT(16)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_PLLRST(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_PLLPD(x)        ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_PLLPD           BIT(17)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_PLLPD(x)        ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_GSHIFT(x)       ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_GSHIFT          BIT(18)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_GSHIFT(x)       ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_PLLBYP(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_PLLBYP          BIT(19)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_PLLBYP(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_RDDLY(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_RDDLY           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_RDDLY(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_29_24(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_29_24     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_29_24(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_MDLEN(x)        ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_MDLEN           BIT(30)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_MDLEN(x)        ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR0_DX7GCR0_CALBYP(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR0_DX7GCR0_CALBYP          BIT(31)
#define  MSCC_X_DDR_PHY_DX7GCR0_DX7GCR0_CALBYP(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX7GCR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x381)
#define  MSCC_F_DDR_PHY_DX7GCR1_DX7GCR1_RESERVED_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7GCR1_DX7GCR1_RESERVED_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX7GCR1_DX7GCR1_RESERVED_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX7GCR1_DX7GCR1_DXPDRMODE(x)    (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7GCR1_DX7GCR1_DXPDRMODE       GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX7GCR1_DX7GCR1_DXPDRMODE(x)    (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX7GCR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x382)
#define  MSCC_F_DDR_PHY_DX7GCR2_DX7GCR2_DXTEMODE(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7GCR2_DX7GCR2_DXTEMODE        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX7GCR2_DX7GCR2_DXTEMODE(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX7GCR2_DX7GCR2_DXOEMODE(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7GCR2_DX7GCR2_DXOEMODE        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX7GCR2_DX7GCR2_DXOEMODE(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX7GCR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x383)
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_DSPDRMODE(x)    (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_DSPDRMODE       GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_DSPDRMODE(x)    (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_DSTEMODE(x)     (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_DSTEMODE        GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_DSTEMODE(x)     (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_DSOEMODE(x)     (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_DSOEMODE        GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_DSOEMODE(x)     (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_DMPDRMODE(x)    (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_DMPDRMODE       GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_DMPDRMODE(x)    (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_DMTEMODE(x)     (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_DMTEMODE        GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_DMTEMODE(x)     (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_DMOEMODE(x)     (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_DMOEMODE        GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_DMOEMODE(x)     (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_17_16(x)  (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_17_16     GENMASK(17,16)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_17_16(x)  (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_OEBVT(x)        ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_OEBVT           BIT(18)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_OEBVT(x)        ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_PDRBVT(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_PDRBVT          BIT(19)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_PDRBVT(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_TEBVT(x)        ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_TEBVT           BIT(20)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_TEBVT(x)        ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_WDSBVT(x)       ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_WDSBVT          BIT(21)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_WDSBVT(x)       ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_RDSBVT(x)       ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_RDSBVT          BIT(22)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_RDSBVT(x)       ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_RGSLVT(x)       ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_RGSLVT          BIT(23)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_RGSLVT(x)       ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_WLLVT(x)        ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_WLLVT           BIT(24)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_WLLVT(x)        ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_WDLVT(x)        ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_WDLVT           BIT(25)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_WDLVT(x)        ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_RDLVT(x)        ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_RDLVT           BIT(26)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_RDLVT(x)        ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_RGLVT(x)        ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_RGLVT           BIT(27)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_RGLVT(x)        ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_WDBVT(x)        ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_WDBVT           BIT(28)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_WDBVT(x)        ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_RDBVT(x)        ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_RDBVT           BIT(29)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_RDBVT(x)        ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_WDMBVT(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_WDMBVT          BIT(30)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_WDMBVT(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR3_DX7GCR3_RDMBVT(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR3_DX7GCR3_RDMBVT          BIT(31)
#define  MSCC_X_DDR_PHY_DX7GCR3_DX7GCR3_RDMBVT(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX7GCR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x384)
#define  MSCC_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIMON(x)    (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIMON       GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIMON(x)    (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIEN(x)     (GENMASK(5,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIEN        GENMASK(5,2)
#define  MSCC_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIEN(x)     (((x) >> 2) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFSSEL(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFSSEL       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFSSEL(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFESEL(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFESEL       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFESEL(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_24_22(x)  (GENMASK(24,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_24_22     GENMASK(24,22)
#define  MSCC_X_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_24_22(x)  (((x) >> 22) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFSEN(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFSEN        BIT(25)
#define  MSCC_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFSEN(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFEEN(x)     (GENMASK(27,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFEEN        GENMASK(27,26)
#define  MSCC_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFEEN(x)     (((x) >> 26) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFPEN(x)     ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFPEN        BIT(28)
#define  MSCC_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFPEN(x)     ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIOM(x)     (GENMASK(31,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIOM        GENMASK(31,29)
#define  MSCC_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIOM(x)     (((x) >> 29) & GENMASK(2,0))

#define MSCC_DDR_PHY_DX7GCR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x385)
#define  MSCC_F_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX7GCR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x386)
#define  MSCC_F_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR0(x)   (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR0      GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR0(x)   (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR1(x)   (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR1      GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR1(x)   (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR2(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR2      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR2(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR3(x)   (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR3      GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR3(x)   (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX7GCR7                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x387)
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DSPDRMODE(x)  (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DSPDRMODE     GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DSPDRMODE(x)  (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DSTEMODE(x)   (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DSTEMODE      GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DSTEMODE(x)   (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DSOEMODE(x)   (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DSOEMODE      GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DSOEMODE(x)   (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DXPDRMODE(x)  (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DXPDRMODE     GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DXPDRMODE(x)  (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DXTEMODE(x)   (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DXTEMODE      GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DXTEMODE(x)   (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DXOEMODE(x)   (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DXOEMODE      GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DXOEMODE(x)   (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGOE(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGOE        BIT(16)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGOE(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGODT(x)    ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGODT       BIT(17)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGODT(x)    ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_18(x)  ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_18     BIT(18)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_18(x)  ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGPDR(x)    ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGPDR       BIT(19)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGPDR(x)    ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_20(x)  ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_20     BIT(20)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_20(x)  ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSSEPDR(x)   ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSSEPDR      BIT(21)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSSEPDR(x)   ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSNSEPDR(x)  ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSNSEPDR     BIT(22)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSNSEPDR(x)  ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_X4RTTOH(x)      (GENMASK(24,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_X4RTTOH         GENMASK(24,23)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_X4RTTOH(x)      (((x) >> 23) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_X4RTTOAL(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_X4RTTOAL        BIT(25)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_X4RTTOAL(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_X4RDDLY(x)      (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_X4RDDLY         GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_X4RDDLY(x)      (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX7GCR8                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x388)
#define  MSCC_F_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX7GCR9                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x389)
#define  MSCC_F_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX7BDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x390)
#define  MSCC_F_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ0WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ0WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ0WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ1WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ1WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ1WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ2WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ2WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ2WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ3WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ3WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ3WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX7BDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x391)
#define  MSCC_F_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ4WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ4WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ4WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ5WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ5WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ5WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ6WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ6WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ6WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ7WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ7WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ7WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX7BDLR2                MSCC_IOREG(MSCC_TO_DDR_PHY,0x392)
#define  MSCC_F_DDR_PHY_DX7BDLR2_DX7BDLR2_DMWBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7BDLR2_DX7BDLR2_DMWBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX7BDLR2_DX7BDLR2_DMWBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR2_DX7BDLR2_DSWBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7BDLR2_DX7BDLR2_DSWBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7BDLR2_DX7BDLR2_DSWBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR2_DX7BDLR2_DSOEBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7BDLR2_DX7BDLR2_DSOEBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7BDLR2_DX7BDLR2_DSOEBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX7BDLR3                MSCC_IOREG(MSCC_TO_DDR_PHY,0x394)
#define  MSCC_F_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ0RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ0RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ0RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ1RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ1RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ1RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ2RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ2RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ2RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ3RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ3RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ3RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX7BDLR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x395)
#define  MSCC_F_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ4RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ4RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ4RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ5RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ5RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ5RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ6RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ6RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ6RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ7RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ7RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ7RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX7BDLR5                MSCC_IOREG(MSCC_TO_DDR_PHY,0x396)
#define  MSCC_F_DDR_PHY_DX7BDLR5_DX7BDLR5_DMRBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7BDLR5_DX7BDLR5_DMRBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX7BDLR5_DX7BDLR5_DMRBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR5_DX7BDLR5_DSRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7BDLR5_DX7BDLR5_DSRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7BDLR5_DX7BDLR5_DSRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR5_DX7BDLR5_DSNRBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7BDLR5_DX7BDLR5_DSNRBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7BDLR5_DX7BDLR5_DSNRBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX7BDLR6                MSCC_IOREG(MSCC_TO_DDR_PHY,0x398)
#define  MSCC_F_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX7BDLR6_DX7BDLR6_PDRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7BDLR6_DX7BDLR6_PDRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7BDLR6_DX7BDLR6_PDRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR6_DX7BDLR6_TERBD(x)      (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7BDLR6_DX7BDLR6_TERBD         GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7BDLR6_DX7BDLR6_TERBD(x)      (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX7BDLR7                MSCC_IOREG(MSCC_TO_DDR_PHY,0x399)
#define  MSCC_F_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DMWBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DMWBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DMWBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DSWBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DSWBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DSWBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DSOEBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DSOEBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DSOEBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX7BDLR8                MSCC_IOREG(MSCC_TO_DDR_PHY,0x39a)
#define  MSCC_F_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DMRBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DMRBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DMRBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DSRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DSRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DSRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DSNRBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DSNRBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DSNRBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX7BDLR9                MSCC_IOREG(MSCC_TO_DDR_PHY,0x39b)
#define  MSCC_F_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX7BDLR9_DX7BDLR9_X4PDRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7BDLR9_DX7BDLR9_X4PDRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX7BDLR9_DX7BDLR9_X4PDRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7BDLR9_DX7BDLR9_X4TERBD(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7BDLR9_DX7BDLR9_X4TERBD       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX7BDLR9_DX7BDLR9_X4TERBD(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX7LCDLR0               MSCC_IOREG(MSCC_TO_DDR_PHY,0x3a0)
#define  MSCC_F_DDR_PHY_DX7LCDLR0_DX7LCDLR0_WLD(x)      (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7LCDLR0_DX7LCDLR0_WLD         GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX7LCDLR0_DX7LCDLR0_WLD(x)      (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR0_DX7LCDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX7LCDLR0_DX7LCDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX7LCDLR0_DX7LCDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR0_DX7LCDLR0_X4WLD(x)    (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7LCDLR0_DX7LCDLR0_X4WLD       GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX7LCDLR0_DX7LCDLR0_X4WLD(x)    (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR0_DX7LCDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX7LCDLR0_DX7LCDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX7LCDLR0_DX7LCDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX7LCDLR1               MSCC_IOREG(MSCC_TO_DDR_PHY,0x3a1)
#define  MSCC_F_DDR_PHY_DX7LCDLR1_DX7LCDLR1_WDQD(x)     (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7LCDLR1_DX7LCDLR1_WDQD        GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX7LCDLR1_DX7LCDLR1_WDQD(x)     (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR1_DX7LCDLR1_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX7LCDLR1_DX7LCDLR1_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX7LCDLR1_DX7LCDLR1_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR1_DX7LCDLR1_X4WDQD(x)   (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7LCDLR1_DX7LCDLR1_X4WDQD      GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX7LCDLR1_DX7LCDLR1_X4WDQD(x)   (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR1_DX7LCDLR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX7LCDLR1_DX7LCDLR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX7LCDLR1_DX7LCDLR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX7LCDLR2               MSCC_IOREG(MSCC_TO_DDR_PHY,0x3a2)
#define  MSCC_F_DDR_PHY_DX7LCDLR2_DX7LCDLR2_DQSGD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7LCDLR2_DX7LCDLR2_DQSGD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX7LCDLR2_DX7LCDLR2_DQSGD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR2_DX7LCDLR2_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX7LCDLR2_DX7LCDLR2_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX7LCDLR2_DX7LCDLR2_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR2_DX7LCDLR2_X4DQSGD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7LCDLR2_DX7LCDLR2_X4DQSGD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX7LCDLR2_DX7LCDLR2_X4DQSGD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR2_DX7LCDLR2_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX7LCDLR2_DX7LCDLR2_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX7LCDLR2_DX7LCDLR2_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX7LCDLR3               MSCC_IOREG(MSCC_TO_DDR_PHY,0x3a3)
#define  MSCC_F_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RDQSD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RDQSD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RDQSD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR3_DX7LCDLR3_X4RDQSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7LCDLR3_DX7LCDLR3_X4RDQSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX7LCDLR3_DX7LCDLR3_X4RDQSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX7LCDLR4               MSCC_IOREG(MSCC_TO_DDR_PHY,0x3a4)
#define  MSCC_F_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RDQSND(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RDQSND      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RDQSND(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR4_DX7LCDLR4_X4RDQSND(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7LCDLR4_DX7LCDLR4_X4RDQSND     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX7LCDLR4_DX7LCDLR4_X4RDQSND(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX7LCDLR5               MSCC_IOREG(MSCC_TO_DDR_PHY,0x3a5)
#define  MSCC_F_DDR_PHY_DX7LCDLR5_DX7LCDLR5_DQSGSD(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7LCDLR5_DX7LCDLR5_DQSGSD      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX7LCDLR5_DX7LCDLR5_DQSGSD(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR5_DX7LCDLR5_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX7LCDLR5_DX7LCDLR5_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX7LCDLR5_DX7LCDLR5_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR5_DX7LCDLR5_X4DQSGSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7LCDLR5_DX7LCDLR5_X4DQSGSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX7LCDLR5_DX7LCDLR5_X4DQSGSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7LCDLR5_DX7LCDLR5_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX7LCDLR5_DX7LCDLR5_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX7LCDLR5_DX7LCDLR5_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX7MDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x3a8)
#define  MSCC_F_DDR_PHY_DX7MDLR0_DX7MDLR0_IPRD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7MDLR0_DX7MDLR0_IPRD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX7MDLR0_DX7MDLR0_IPRD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7MDLR0_DX7MDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX7MDLR0_DX7MDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX7MDLR0_DX7MDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX7MDLR0_DX7MDLR0_TPRD(x)       (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7MDLR0_DX7MDLR0_TPRD          GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX7MDLR0_DX7MDLR0_TPRD(x)       (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7MDLR0_DX7MDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX7MDLR0_DX7MDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX7MDLR0_DX7MDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX7MDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x3a9)
#define  MSCC_F_DDR_PHY_DX7MDLR1_DX7MDLR1_MDLD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7MDLR1_DX7MDLR1_MDLD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX7MDLR1_DX7MDLR1_MDLD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7MDLR1_DX7MDLR1_RESERVED_31_9(x)  (GENMASK(31,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX7MDLR1_DX7MDLR1_RESERVED_31_9     GENMASK(31,9)
#define  MSCC_X_DDR_PHY_DX7MDLR1_DX7MDLR1_RESERVED_31_9(x)  (((x) >> 9) & GENMASK(22,0))

#define MSCC_DDR_PHY_DX7GTR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3b0)
#define  MSCC_F_DDR_PHY_DX7GTR0_DX7GTR0_DGSL(x)         (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7GTR0_DX7GTR0_DGSL            GENMASK(4,0)
#define  MSCC_X_DDR_PHY_DX7GTR0_DX7GTR0_DGSL(x)         (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_7_5(x)  (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_7_5     GENMASK(7,5)
#define  MSCC_X_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_7_5(x)  (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX7GTR0_DX7GTR0_X4DGSL(x)       (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7GTR0_DX7GTR0_X4DGSL          GENMASK(12,8)
#define  MSCC_X_DDR_PHY_DX7GTR0_DX7GTR0_X4DGSL(x)       (((x) >> 8) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX7GTR0_DX7GTR0_WLSL(x)         (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7GTR0_DX7GTR0_WLSL            GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX7GTR0_DX7GTR0_WLSL(x)         (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GTR0_DX7GTR0_X4WLSL(x)       (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX7GTR0_DX7GTR0_X4WLSL          GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX7GTR0_DX7GTR0_X4WLSL(x)       (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX7RSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3b4)
#define  MSCC_F_DDR_PHY_DX7RSR0_DX7RSR0_QSGERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7RSR0_DX7RSR0_QSGERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX7RSR0_DX7RSR0_QSGERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX7RSR0_DX7RSR0_X4QSGERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7RSR0_DX7RSR0_X4QSGERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX7RSR0_DX7RSR0_X4QSGERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX7RSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3b5)
#define  MSCC_F_DDR_PHY_DX7RSR1_DX7RSR1_RDLVLERR(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7RSR1_DX7RSR1_RDLVLERR        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX7RSR1_DX7RSR1_RDLVLERR(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX7RSR1_DX7RSR1_X4RDLVLERR(x)   (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7RSR1_DX7RSR1_X4RDLVLERR      GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX7RSR1_DX7RSR1_X4RDLVLERR(x)   (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX7RSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3b6)
#define  MSCC_F_DDR_PHY_DX7RSR2_DX7RSR2_WLAWN(x)        (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7RSR2_DX7RSR2_WLAWN           GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX7RSR2_DX7RSR2_WLAWN(x)        (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX7RSR2_DX7RSR2_X4WLAWN(x)      (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7RSR2_DX7RSR2_X4WLAWN         GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX7RSR2_DX7RSR2_X4WLAWN(x)      (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX7RSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3b7)
#define  MSCC_F_DDR_PHY_DX7RSR3_DX7RSR3_WLAERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7RSR3_DX7RSR3_WLAERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX7RSR3_DX7RSR3_WLAERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX7RSR3_DX7RSR3_X4WLAERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7RSR3_DX7RSR3_X4WLAERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX7RSR3_DX7RSR3_X4WLAERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX7GSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3b8)
#define  MSCC_F_DDR_PHY_DX7GSR0_DX7GSR0_WDQCAL(x)       ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR0_DX7GSR0_WDQCAL          BIT(0)
#define  MSCC_X_DDR_PHY_DX7GSR0_DX7GSR0_WDQCAL(x)       ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR0_DX7GSR0_RDQSCAL(x)      ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR0_DX7GSR0_RDQSCAL         BIT(1)
#define  MSCC_X_DDR_PHY_DX7GSR0_DX7GSR0_RDQSCAL(x)      ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR0_DX7GSR0_RDQSNCAL(x)     ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR0_DX7GSR0_RDQSNCAL        BIT(2)
#define  MSCC_X_DDR_PHY_DX7GSR0_DX7GSR0_RDQSNCAL(x)     ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR0_DX7GSR0_GDQSCAL(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR0_DX7GSR0_GDQSCAL         BIT(3)
#define  MSCC_X_DDR_PHY_DX7GSR0_DX7GSR0_GDQSCAL(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR0_DX7GSR0_WLCAL(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR0_DX7GSR0_WLCAL           BIT(4)
#define  MSCC_X_DDR_PHY_DX7GSR0_DX7GSR0_WLCAL(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR0_DX7GSR0_WLDONE(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR0_DX7GSR0_WLDONE          BIT(5)
#define  MSCC_X_DDR_PHY_DX7GSR0_DX7GSR0_WLDONE(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR0_DX7GSR0_WLERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR0_DX7GSR0_WLERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX7GSR0_DX7GSR0_WLERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR0_DX7GSR0_WLPRD(x)        (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX7GSR0_DX7GSR0_WLPRD           GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX7GSR0_DX7GSR0_WLPRD(x)        (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7GSR0_DX7GSR0_DPLOCK(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR0_DX7GSR0_DPLOCK          BIT(16)
#define  MSCC_X_DDR_PHY_DX7GSR0_DX7GSR0_DPLOCK(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR0_DX7GSR0_GDQSPRD(x)      (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX7GSR0_DX7GSR0_GDQSPRD         GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX7GSR0_DX7GSR0_GDQSPRD(x)      (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7GSR0_DX7GSR0_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX7GSR0_DX7GSR0_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX7GSR0_DX7GSR0_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GSR0_DX7GSR0_WLDQ(x)         ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR0_DX7GSR0_WLDQ            BIT(30)
#define  MSCC_X_DDR_PHY_DX7GSR0_DX7GSR0_WLDQ(x)         ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR0_DX7GSR0_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR0_DX7GSR0_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX7GSR0_DX7GSR0_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX7GSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3b9)
#define  MSCC_F_DDR_PHY_DX7GSR1_DX7GSR1_DLTDONE(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR1_DX7GSR1_DLTDONE         BIT(0)
#define  MSCC_X_DDR_PHY_DX7GSR1_DX7GSR1_DLTDONE(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR1_DX7GSR1_DLTCODE(x)      (GENMASK(24,1) & ((x) << 1))
#define  MSCC_M_DDR_PHY_DX7GSR1_DX7GSR1_DLTCODE         GENMASK(24,1)
#define  MSCC_X_DDR_PHY_DX7GSR1_DX7GSR1_DLTCODE(x)      (((x) >> 1) & GENMASK(23,0))
#define  MSCC_F_DDR_PHY_DX7GSR1_DX7GSR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX7GSR1_DX7GSR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX7GSR1_DX7GSR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX7GSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3ba)
#define  MSCC_F_DDR_PHY_DX7GSR2_DX7GSR2_RDERR(x)        ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR2_DX7GSR2_RDERR           BIT(0)
#define  MSCC_X_DDR_PHY_DX7GSR2_DX7GSR2_RDERR(x)        ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR2_DX7GSR2_RDWN(x)         ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR2_DX7GSR2_RDWN            BIT(1)
#define  MSCC_X_DDR_PHY_DX7GSR2_DX7GSR2_RDWN(x)         ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR2_DX7GSR2_WDERR(x)        ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR2_DX7GSR2_WDERR           BIT(2)
#define  MSCC_X_DDR_PHY_DX7GSR2_DX7GSR2_WDERR(x)        ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR2_DX7GSR2_WDWN(x)         ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR2_DX7GSR2_WDWN            BIT(3)
#define  MSCC_X_DDR_PHY_DX7GSR2_DX7GSR2_WDWN(x)         ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR2_DX7GSR2_REERR(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR2_DX7GSR2_REERR           BIT(4)
#define  MSCC_X_DDR_PHY_DX7GSR2_DX7GSR2_REERR(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR2_DX7GSR2_REWN(x)         ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR2_DX7GSR2_REWN            BIT(5)
#define  MSCC_X_DDR_PHY_DX7GSR2_DX7GSR2_REWN(x)         ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR2_DX7GSR2_WEERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR2_DX7GSR2_WEERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX7GSR2_DX7GSR2_WEERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR2_DX7GSR2_WEWN(x)         ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR2_DX7GSR2_WEWN            BIT(7)
#define  MSCC_X_DDR_PHY_DX7GSR2_DX7GSR2_WEWN(x)         ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR2_DX7GSR2_ESTAT(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7GSR2_DX7GSR2_ESTAT           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX7GSR2_DX7GSR2_ESTAT(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GSR2_DX7GSR2_DBDQ(x)         (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX7GSR2_DX7GSR2_DBDQ            GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX7GSR2_DX7GSR2_DBDQ(x)         (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX7GSR2_DX7GSR2_SRDERR(x)       ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR2_DX7GSR2_SRDERR          BIT(20)
#define  MSCC_X_DDR_PHY_DX7GSR2_DX7GSR2_SRDERR(x)       ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR2_DX7GSR2_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR2_DX7GSR2_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX7GSR2_DX7GSR2_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR2_DX7GSR2_GSDQSCAL(x)     ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR2_DX7GSR2_GSDQSCAL        BIT(22)
#define  MSCC_X_DDR_PHY_DX7GSR2_DX7GSR2_GSDQSCAL(x)     ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR2_DX7GSR2_GSDQSPRD(x)     (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX7GSR2_DX7GSR2_GSDQSPRD        GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX7GSR2_DX7GSR2_GSDQSPRD(x)     (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX7GSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3bb)
#define  MSCC_F_DDR_PHY_DX7GSR3_DX7GSR3_SRDPC(x)        (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7GSR3_DX7GSR3_SRDPC           GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX7GSR3_DX7GSR3_SRDPC(x)        (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GSR3_DX7GSR3_RESERVED_7_2(x)  (GENMASK(7,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX7GSR3_DX7GSR3_RESERVED_7_2     GENMASK(7,2)
#define  MSCC_X_DDR_PHY_DX7GSR3_DX7GSR3_RESERVED_7_2(x)  (((x) >> 2) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX7GSR3_DX7GSR3_HVERR(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7GSR3_DX7GSR3_HVERR           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX7GSR3_DX7GSR3_HVERR(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GSR3_DX7GSR3_HVWRN(x)        (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX7GSR3_DX7GSR3_HVWRN           GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX7GSR3_DX7GSR3_HVWRN(x)        (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GSR3_DX7GSR3_DVERR(x)        (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7GSR3_DX7GSR3_DVERR           GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX7GSR3_DX7GSR3_DVERR(x)        (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GSR3_DX7GSR3_DVWRN(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX7GSR3_DX7GSR3_DVWRN           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX7GSR3_DX7GSR3_DVWRN(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GSR3_DX7GSR3_ESTAT(x)        (GENMASK(26,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX7GSR3_DX7GSR3_ESTAT           GENMASK(26,24)
#define  MSCC_X_DDR_PHY_DX7GSR3_DX7GSR3_ESTAT(x)        (((x) >> 24) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX7GSR3_DX7GSR3_RESERVED_31_27(x)  (GENMASK(31,27) & ((x) << 27))
#define  MSCC_M_DDR_PHY_DX7GSR3_DX7GSR3_RESERVED_31_27     GENMASK(31,27)
#define  MSCC_X_DDR_PHY_DX7GSR3_DX7GSR3_RESERVED_31_27(x)  (((x) >> 27) & GENMASK(4,0))

#define MSCC_DDR_PHY_DX7GSR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3bc)
#define  MSCC_F_DDR_PHY_DX7GSR4_DX7GSR4_X4WDQCAL(x)     ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR4_DX7GSR4_X4WDQCAL        BIT(0)
#define  MSCC_X_DDR_PHY_DX7GSR4_DX7GSR4_X4WDQCAL(x)     ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR4_DX7GSR4_X4RDQSCAL(x)    ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR4_DX7GSR4_X4RDQSCAL       BIT(1)
#define  MSCC_X_DDR_PHY_DX7GSR4_DX7GSR4_X4RDQSCAL(x)    ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR4_DX7GSR4_X4RDQSNCAL(x)   ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR4_DX7GSR4_X4RDQSNCAL      BIT(2)
#define  MSCC_X_DDR_PHY_DX7GSR4_DX7GSR4_X4RDQSNCAL(x)   ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR4_DX7GSR4_X4GDQSCAL(x)    ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR4_DX7GSR4_X4GDQSCAL       BIT(3)
#define  MSCC_X_DDR_PHY_DX7GSR4_DX7GSR4_X4GDQSCAL(x)    ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR4_DX7GSR4_X4WLCAL(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR4_DX7GSR4_X4WLCAL         BIT(4)
#define  MSCC_X_DDR_PHY_DX7GSR4_DX7GSR4_X4WLCAL(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR4_DX7GSR4_X4WLDONE(x)     ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR4_DX7GSR4_X4WLDONE        BIT(5)
#define  MSCC_X_DDR_PHY_DX7GSR4_DX7GSR4_X4WLDONE(x)     ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR4_DX7GSR4_X4WLERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR4_DX7GSR4_X4WLERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX7GSR4_DX7GSR4_X4WLERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR4_DX7GSR4_X4WLPRD(x)      (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX7GSR4_DX7GSR4_X4WLPRD         GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX7GSR4_DX7GSR4_X4WLPRD(x)      (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7GSR4_DX7GSR4_X4DPLOCK(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR4_DX7GSR4_X4DPLOCK        BIT(16)
#define  MSCC_X_DDR_PHY_DX7GSR4_DX7GSR4_X4DPLOCK(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR4_DX7GSR4_X4GDQSPRD(x)    (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX7GSR4_DX7GSR4_X4GDQSPRD       GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX7GSR4_DX7GSR4_X4GDQSPRD(x)    (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX7GSR4_DX7GSR4_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX7GSR4_DX7GSR4_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX7GSR4_DX7GSR4_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GSR4_DX7GSR4_X4WLDQ(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR4_DX7GSR4_X4WLDQ          BIT(30)
#define  MSCC_X_DDR_PHY_DX7GSR4_DX7GSR4_X4WLDQ(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR4_DX7GSR4_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR4_DX7GSR4_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX7GSR4_DX7GSR4_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX7GSR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3bd)
#define  MSCC_F_DDR_PHY_DX7GSR5_DX7GSR5_X4RDERR(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR5_DX7GSR5_X4RDERR         BIT(0)
#define  MSCC_X_DDR_PHY_DX7GSR5_DX7GSR5_X4RDERR(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR5_DX7GSR5_X4RDWN(x)       ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR5_DX7GSR5_X4RDWN          BIT(1)
#define  MSCC_X_DDR_PHY_DX7GSR5_DX7GSR5_X4RDWN(x)       ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR5_DX7GSR5_X4WDERR(x)      ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR5_DX7GSR5_X4WDERR         BIT(2)
#define  MSCC_X_DDR_PHY_DX7GSR5_DX7GSR5_X4WDERR(x)      ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR5_DX7GSR5_X4WDWN(x)       ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR5_DX7GSR5_X4WDWN          BIT(3)
#define  MSCC_X_DDR_PHY_DX7GSR5_DX7GSR5_X4WDWN(x)       ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR5_DX7GSR5_X4REERR(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR5_DX7GSR5_X4REERR         BIT(4)
#define  MSCC_X_DDR_PHY_DX7GSR5_DX7GSR5_X4REERR(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR5_DX7GSR5_X4REWN(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR5_DX7GSR5_X4REWN          BIT(5)
#define  MSCC_X_DDR_PHY_DX7GSR5_DX7GSR5_X4REWN(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR5_DX7GSR5_X4WEERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR5_DX7GSR5_X4WEERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX7GSR5_DX7GSR5_X4WEERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR5_DX7GSR5_X4WEWN(x)       ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR5_DX7GSR5_X4WEWN          BIT(7)
#define  MSCC_X_DDR_PHY_DX7GSR5_DX7GSR5_X4WEWN(x)       ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR5_DX7GSR5_X4ESTAT(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7GSR5_DX7GSR5_X4ESTAT         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX7GSR5_DX7GSR5_X4ESTAT(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GSR5_DX7GSR5_RESERVED_19_12(x)  (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX7GSR5_DX7GSR5_RESERVED_19_12     GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX7GSR5_DX7GSR5_RESERVED_19_12(x)  (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX7GSR5_DX7GSR5_X4SRDERR(x)     ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR5_DX7GSR5_X4SRDERR        BIT(20)
#define  MSCC_X_DDR_PHY_DX7GSR5_DX7GSR5_X4SRDERR(x)     ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR5_DX7GSR5_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR5_DX7GSR5_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX7GSR5_DX7GSR5_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR5_DX7GSR5_X4GSDQSCAL(x)   ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX7GSR5_DX7GSR5_X4GSDQSCAL      BIT(22)
#define  MSCC_X_DDR_PHY_DX7GSR5_DX7GSR5_X4GSDQSCAL(x)   ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX7GSR5_DX7GSR5_X4GSDQSPRD(x)   (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX7GSR5_DX7GSR5_X4GSDQSPRD      GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX7GSR5_DX7GSR5_X4GSDQSPRD(x)   (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX7GSR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3be)
#define  MSCC_F_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GSR6_DX7GSR6_X4SRDPC(x)      (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX7GSR6_DX7GSR6_X4SRDPC         GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX7GSR6_DX7GSR6_X4SRDPC(x)      (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_7_4(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_7_4     GENMASK(7,4)
#define  MSCC_X_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_7_4(x)  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GSR6_DX7GSR6_X4HVERR(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX7GSR6_DX7GSR6_X4HVERR         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX7GSR6_DX7GSR6_X4HVERR(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GSR6_DX7GSR6_X4HVWRN(x)      (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX7GSR6_DX7GSR6_X4HVWRN         GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX7GSR6_DX7GSR6_X4HVWRN(x)      (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GSR6_DX7GSR6_X4DVERR(x)      (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX7GSR6_DX7GSR6_X4DVERR         GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX7GSR6_DX7GSR6_X4DVERR(x)      (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GSR6_DX7GSR6_X4DVWRN(x)      (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX7GSR6_DX7GSR6_X4DVWRN         GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX7GSR6_DX7GSR6_X4DVWRN(x)      (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX8GCR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3c0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_DXEN(x)         ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_DXEN            BIT(0)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_DXEN(x)         ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_DXIOM(x)        ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_DXIOM           BIT(1)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_DXIOM(x)        ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_DQSGOE(x)       ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_DQSGOE          BIT(2)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_DQSGOE(x)       ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_DQSGODT(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_DQSGODT         BIT(3)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_DQSGODT(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_4(x)   ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_4      BIT(4)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_4(x)   ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_DQSGPDR(x)      ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_DQSGPDR         BIT(5)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_DQSGPDR(x)      ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_6(x)   ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_6      BIT(6)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_6(x)   ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_PDRAL(x)        (GENMASK(8,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_PDRAL           GENMASK(8,7)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_PDRAL(x)        (((x) >> 7) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_RTTOH(x)        (GENMASK(10,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_RTTOH           GENMASK(10,9)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_RTTOH(x)        (((x) >> 9) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_RTTOAL(x)       ((x) ? BIT(11) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_RTTOAL          BIT(11)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_RTTOAL(x)       ((x) & BIT(11) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_DQSSEPDR(x)     ((x) ? BIT(12) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_DQSSEPDR        BIT(12)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_DQSSEPDR(x)     ((x) & BIT(12) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_DQSNSEPDR(x)    ((x) ? BIT(13) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_DQSNSEPDR       BIT(13)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_DQSNSEPDR(x)    ((x) & BIT(13) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_PLLRST(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_PLLRST          BIT(16)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_PLLRST(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_PLLPD(x)        ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_PLLPD           BIT(17)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_PLLPD(x)        ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_GSHIFT(x)       ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_GSHIFT          BIT(18)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_GSHIFT(x)       ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_PLLBYP(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_PLLBYP          BIT(19)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_PLLBYP(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_RDDLY(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_RDDLY           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_RDDLY(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_29_24(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_29_24     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_29_24(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_MDLEN(x)        ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_MDLEN           BIT(30)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_MDLEN(x)        ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR0_DX8GCR0_CALBYP(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR0_DX8GCR0_CALBYP          BIT(31)
#define  MSCC_X_DDR_PHY_DX8GCR0_DX8GCR0_CALBYP(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX8GCR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3c1)
#define  MSCC_F_DDR_PHY_DX8GCR1_DX8GCR1_RESERVED_15_0(x)  (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8GCR1_DX8GCR1_RESERVED_15_0     GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX8GCR1_DX8GCR1_RESERVED_15_0(x)  (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX8GCR1_DX8GCR1_DXPDRMODE(x)    (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8GCR1_DX8GCR1_DXPDRMODE       GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX8GCR1_DX8GCR1_DXPDRMODE(x)    (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX8GCR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3c2)
#define  MSCC_F_DDR_PHY_DX8GCR2_DX8GCR2_DXTEMODE(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8GCR2_DX8GCR2_DXTEMODE        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX8GCR2_DX8GCR2_DXTEMODE(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX8GCR2_DX8GCR2_DXOEMODE(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8GCR2_DX8GCR2_DXOEMODE        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX8GCR2_DX8GCR2_DXOEMODE(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX8GCR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3c3)
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_DSPDRMODE(x)    (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_DSPDRMODE       GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_DSPDRMODE(x)    (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_DSTEMODE(x)     (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_DSTEMODE        GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_DSTEMODE(x)     (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_DSOEMODE(x)     (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_DSOEMODE        GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_DSOEMODE(x)     (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_DMPDRMODE(x)    (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_DMPDRMODE       GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_DMPDRMODE(x)    (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_DMTEMODE(x)     (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_DMTEMODE        GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_DMTEMODE(x)     (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_DMOEMODE(x)     (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_DMOEMODE        GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_DMOEMODE(x)     (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_17_16(x)  (GENMASK(17,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_17_16     GENMASK(17,16)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_17_16(x)  (((x) >> 16) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_OEBVT(x)        ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_OEBVT           BIT(18)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_OEBVT(x)        ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_PDRBVT(x)       ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_PDRBVT          BIT(19)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_PDRBVT(x)       ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_TEBVT(x)        ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_TEBVT           BIT(20)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_TEBVT(x)        ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_WDSBVT(x)       ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_WDSBVT          BIT(21)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_WDSBVT(x)       ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_RDSBVT(x)       ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_RDSBVT          BIT(22)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_RDSBVT(x)       ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_RGSLVT(x)       ((x) ? BIT(23) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_RGSLVT          BIT(23)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_RGSLVT(x)       ((x) & BIT(23) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_WLLVT(x)        ((x) ? BIT(24) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_WLLVT           BIT(24)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_WLLVT(x)        ((x) & BIT(24) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_WDLVT(x)        ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_WDLVT           BIT(25)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_WDLVT(x)        ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_RDLVT(x)        ((x) ? BIT(26) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_RDLVT           BIT(26)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_RDLVT(x)        ((x) & BIT(26) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_RGLVT(x)        ((x) ? BIT(27) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_RGLVT           BIT(27)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_RGLVT(x)        ((x) & BIT(27) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_WDBVT(x)        ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_WDBVT           BIT(28)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_WDBVT(x)        ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_RDBVT(x)        ((x) ? BIT(29) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_RDBVT           BIT(29)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_RDBVT(x)        ((x) & BIT(29) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_WDMBVT(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_WDMBVT          BIT(30)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_WDMBVT(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR3_DX8GCR3_RDMBVT(x)       ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR3_DX8GCR3_RDMBVT          BIT(31)
#define  MSCC_X_DDR_PHY_DX8GCR3_DX8GCR3_RDMBVT(x)       ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX8GCR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3c4)
#define  MSCC_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIMON(x)    (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIMON       GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIMON(x)    (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIEN(x)     (GENMASK(5,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIEN        GENMASK(5,2)
#define  MSCC_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIEN(x)     (((x) >> 2) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFSSEL(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFSSEL       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFSSEL(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFESEL(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFESEL       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFESEL(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_24_22(x)  (GENMASK(24,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_24_22     GENMASK(24,22)
#define  MSCC_X_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_24_22(x)  (((x) >> 22) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFSEN(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFSEN        BIT(25)
#define  MSCC_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFSEN(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFEEN(x)     (GENMASK(27,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFEEN        GENMASK(27,26)
#define  MSCC_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFEEN(x)     (((x) >> 26) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFPEN(x)     ((x) ? BIT(28) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFPEN        BIT(28)
#define  MSCC_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFPEN(x)     ((x) & BIT(28) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIOM(x)     (GENMASK(31,29) & ((x) << 29))
#define  MSCC_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIOM        GENMASK(31,29)
#define  MSCC_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIOM(x)     (((x) >> 29) & GENMASK(2,0))

#define MSCC_DDR_PHY_DX8GCR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3c5)
#define  MSCC_F_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX8GCR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3c6)
#define  MSCC_F_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR0(x)   (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR0      GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR0(x)   (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR1(x)   (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR1      GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR1(x)   (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR2(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR2      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR2(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR3(x)   (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR3      GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR3(x)   (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX8GCR7                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3c7)
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DSPDRMODE(x)  (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DSPDRMODE     GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DSPDRMODE(x)  (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DSTEMODE(x)   (GENMASK(5,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DSTEMODE      GENMASK(5,4)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DSTEMODE(x)   (((x) >> 4) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DSOEMODE(x)   (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DSOEMODE      GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DSOEMODE(x)   (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_9_8(x)  (GENMASK(9,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_9_8     GENMASK(9,8)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_9_8(x)  (((x) >> 8) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DXPDRMODE(x)  (GENMASK(11,10) & ((x) << 10))
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DXPDRMODE     GENMASK(11,10)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DXPDRMODE(x)  (((x) >> 10) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DXTEMODE(x)   (GENMASK(13,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DXTEMODE      GENMASK(13,12)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DXTEMODE(x)   (((x) >> 12) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DXOEMODE(x)   (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DXOEMODE      GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DXOEMODE(x)   (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGOE(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGOE        BIT(16)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGOE(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGODT(x)    ((x) ? BIT(17) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGODT       BIT(17)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGODT(x)    ((x) & BIT(17) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_18(x)  ((x) ? BIT(18) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_18     BIT(18)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_18(x)  ((x) & BIT(18) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGPDR(x)    ((x) ? BIT(19) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGPDR       BIT(19)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGPDR(x)    ((x) & BIT(19) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_20(x)  ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_20     BIT(20)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_20(x)  ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSSEPDR(x)   ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSSEPDR      BIT(21)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSSEPDR(x)   ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSNSEPDR(x)  ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSNSEPDR     BIT(22)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSNSEPDR(x)  ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_X4RTTOH(x)      (GENMASK(24,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_X4RTTOH         GENMASK(24,23)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_X4RTTOH(x)      (((x) >> 23) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_X4RTTOAL(x)     ((x) ? BIT(25) : 0)
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_X4RTTOAL        BIT(25)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_X4RTTOAL(x)     ((x) & BIT(25) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_X4RDDLY(x)      (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_X4RDDLY         GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_X4RDDLY(x)      (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX8GCR8                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3c8)
#define  MSCC_F_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX8GCR9                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3c9)
#define  MSCC_F_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR0(x)  (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR0     GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR0(x)  (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR1(x)  (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR1     GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR1(x)  (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR2(x)  (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR2     GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR2(x)  (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR3(x)  (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR3     GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR3(x)  (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX8BDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x3d0)
#define  MSCC_F_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ0WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ0WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ0WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ1WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ1WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ1WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ2WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ2WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ2WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ3WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ3WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ3WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX8BDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x3d1)
#define  MSCC_F_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ4WBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ4WBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ4WBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ5WBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ5WBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ5WBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ6WBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ6WBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ6WBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ7WBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ7WBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ7WBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX8BDLR2                MSCC_IOREG(MSCC_TO_DDR_PHY,0x3d2)
#define  MSCC_F_DDR_PHY_DX8BDLR2_DX8BDLR2_DMWBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8BDLR2_DX8BDLR2_DMWBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX8BDLR2_DX8BDLR2_DMWBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR2_DX8BDLR2_DSWBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8BDLR2_DX8BDLR2_DSWBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8BDLR2_DX8BDLR2_DSWBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR2_DX8BDLR2_DSOEBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8BDLR2_DX8BDLR2_DSOEBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8BDLR2_DX8BDLR2_DSOEBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX8BDLR3                MSCC_IOREG(MSCC_TO_DDR_PHY,0x3d4)
#define  MSCC_F_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ0RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ0RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ0RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ1RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ1RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ1RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ2RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ2RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ2RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ3RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ3RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ3RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX8BDLR4                MSCC_IOREG(MSCC_TO_DDR_PHY,0x3d5)
#define  MSCC_F_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ4RBD(x)     (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ4RBD        GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ4RBD(x)     (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ5RBD(x)     (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ5RBD        GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ5RBD(x)     (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ6RBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ6RBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ6RBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_23_22(x)  (GENMASK(23,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_23_22     GENMASK(23,22)
#define  MSCC_X_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_23_22(x)  (((x) >> 22) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ7RBD(x)     (GENMASK(29,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ7RBD        GENMASK(29,24)
#define  MSCC_X_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ7RBD(x)     (((x) >> 24) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_31_30(x)  (GENMASK(31,30) & ((x) << 30))
#define  MSCC_M_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_31_30     GENMASK(31,30)
#define  MSCC_X_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_31_30(x)  (((x) >> 30) & GENMASK(1,0))

#define MSCC_DDR_PHY_DX8BDLR5                MSCC_IOREG(MSCC_TO_DDR_PHY,0x3d6)
#define  MSCC_F_DDR_PHY_DX8BDLR5_DX8BDLR5_DMRBD(x)      (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8BDLR5_DX8BDLR5_DMRBD         GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX8BDLR5_DX8BDLR5_DMRBD(x)      (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR5_DX8BDLR5_DSRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8BDLR5_DX8BDLR5_DSRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8BDLR5_DX8BDLR5_DSRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR5_DX8BDLR5_DSNRBD(x)     (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8BDLR5_DX8BDLR5_DSNRBD        GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8BDLR5_DX8BDLR5_DSNRBD(x)     (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX8BDLR6                MSCC_IOREG(MSCC_TO_DDR_PHY,0x3d8)
#define  MSCC_F_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX8BDLR6_DX8BDLR6_PDRBD(x)      (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8BDLR6_DX8BDLR6_PDRBD         GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8BDLR6_DX8BDLR6_PDRBD(x)      (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR6_DX8BDLR6_TERBD(x)      (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8BDLR6_DX8BDLR6_TERBD         GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8BDLR6_DX8BDLR6_TERBD(x)      (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX8BDLR7                MSCC_IOREG(MSCC_TO_DDR_PHY,0x3d9)
#define  MSCC_F_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DMWBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DMWBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DMWBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DSWBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DSWBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DSWBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DSOEBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DSOEBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DSOEBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX8BDLR8                MSCC_IOREG(MSCC_TO_DDR_PHY,0x3da)
#define  MSCC_F_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DMRBD(x)    (GENMASK(5,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DMRBD       GENMASK(5,0)
#define  MSCC_X_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DMRBD(x)    (((x) >> 0) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_7_6(x)  (GENMASK(7,6) & ((x) << 6))
#define  MSCC_M_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_7_6     GENMASK(7,6)
#define  MSCC_X_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_7_6(x)  (((x) >> 6) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DSRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DSRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DSRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DSNRBD(x)   (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DSNRBD      GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DSNRBD(x)   (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX8BDLR9                MSCC_IOREG(MSCC_TO_DDR_PHY,0x3db)
#define  MSCC_F_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_7_0(x)  (GENMASK(7,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_7_0     GENMASK(7,0)
#define  MSCC_X_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_7_0(x)  (((x) >> 0) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX8BDLR9_DX8BDLR9_X4PDRBD(x)    (GENMASK(13,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8BDLR9_DX8BDLR9_X4PDRBD       GENMASK(13,8)
#define  MSCC_X_DDR_PHY_DX8BDLR9_DX8BDLR9_X4PDRBD(x)    (((x) >> 8) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_15_14(x)  (GENMASK(15,14) & ((x) << 14))
#define  MSCC_M_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_15_14     GENMASK(15,14)
#define  MSCC_X_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_15_14(x)  (((x) >> 14) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8BDLR9_DX8BDLR9_X4TERBD(x)    (GENMASK(21,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8BDLR9_DX8BDLR9_X4TERBD       GENMASK(21,16)
#define  MSCC_X_DDR_PHY_DX8BDLR9_DX8BDLR9_X4TERBD(x)    (((x) >> 16) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_31_22(x)  (GENMASK(31,22) & ((x) << 22))
#define  MSCC_M_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_31_22     GENMASK(31,22)
#define  MSCC_X_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_31_22(x)  (((x) >> 22) & GENMASK(9,0))

#define MSCC_DDR_PHY_DX8LCDLR0               MSCC_IOREG(MSCC_TO_DDR_PHY,0x3e0)
#define  MSCC_F_DDR_PHY_DX8LCDLR0_DX8LCDLR0_WLD(x)      (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8LCDLR0_DX8LCDLR0_WLD         GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX8LCDLR0_DX8LCDLR0_WLD(x)      (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR0_DX8LCDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX8LCDLR0_DX8LCDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX8LCDLR0_DX8LCDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR0_DX8LCDLR0_X4WLD(x)    (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8LCDLR0_DX8LCDLR0_X4WLD       GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX8LCDLR0_DX8LCDLR0_X4WLD(x)    (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR0_DX8LCDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX8LCDLR0_DX8LCDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX8LCDLR0_DX8LCDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX8LCDLR1               MSCC_IOREG(MSCC_TO_DDR_PHY,0x3e1)
#define  MSCC_F_DDR_PHY_DX8LCDLR1_DX8LCDLR1_WDQD(x)     (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8LCDLR1_DX8LCDLR1_WDQD        GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX8LCDLR1_DX8LCDLR1_WDQD(x)     (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR1_DX8LCDLR1_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX8LCDLR1_DX8LCDLR1_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX8LCDLR1_DX8LCDLR1_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR1_DX8LCDLR1_X4WDQD(x)   (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8LCDLR1_DX8LCDLR1_X4WDQD      GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX8LCDLR1_DX8LCDLR1_X4WDQD(x)   (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR1_DX8LCDLR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX8LCDLR1_DX8LCDLR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX8LCDLR1_DX8LCDLR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX8LCDLR2               MSCC_IOREG(MSCC_TO_DDR_PHY,0x3e2)
#define  MSCC_F_DDR_PHY_DX8LCDLR2_DX8LCDLR2_DQSGD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8LCDLR2_DX8LCDLR2_DQSGD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX8LCDLR2_DX8LCDLR2_DQSGD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR2_DX8LCDLR2_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX8LCDLR2_DX8LCDLR2_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX8LCDLR2_DX8LCDLR2_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR2_DX8LCDLR2_X4DQSGD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8LCDLR2_DX8LCDLR2_X4DQSGD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX8LCDLR2_DX8LCDLR2_X4DQSGD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR2_DX8LCDLR2_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX8LCDLR2_DX8LCDLR2_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX8LCDLR2_DX8LCDLR2_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX8LCDLR3               MSCC_IOREG(MSCC_TO_DDR_PHY,0x3e3)
#define  MSCC_F_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RDQSD(x)    (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RDQSD       GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RDQSD(x)    (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR3_DX8LCDLR3_X4RDQSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8LCDLR3_DX8LCDLR3_X4RDQSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX8LCDLR3_DX8LCDLR3_X4RDQSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX8LCDLR4               MSCC_IOREG(MSCC_TO_DDR_PHY,0x3e4)
#define  MSCC_F_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RDQSND(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RDQSND      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RDQSND(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR4_DX8LCDLR4_X4RDQSND(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8LCDLR4_DX8LCDLR4_X4RDQSND     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX8LCDLR4_DX8LCDLR4_X4RDQSND(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX8LCDLR5               MSCC_IOREG(MSCC_TO_DDR_PHY,0x3e5)
#define  MSCC_F_DDR_PHY_DX8LCDLR5_DX8LCDLR5_DQSGSD(x)   (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8LCDLR5_DX8LCDLR5_DQSGSD      GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX8LCDLR5_DX8LCDLR5_DQSGSD(x)   (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR5_DX8LCDLR5_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX8LCDLR5_DX8LCDLR5_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX8LCDLR5_DX8LCDLR5_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR5_DX8LCDLR5_X4DQSGSD(x)  (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8LCDLR5_DX8LCDLR5_X4DQSGSD     GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX8LCDLR5_DX8LCDLR5_X4DQSGSD(x)  (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8LCDLR5_DX8LCDLR5_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX8LCDLR5_DX8LCDLR5_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX8LCDLR5_DX8LCDLR5_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX8MDLR0                MSCC_IOREG(MSCC_TO_DDR_PHY,0x3e8)
#define  MSCC_F_DDR_PHY_DX8MDLR0_DX8MDLR0_IPRD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8MDLR0_DX8MDLR0_IPRD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX8MDLR0_DX8MDLR0_IPRD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8MDLR0_DX8MDLR0_RESERVED_15_9(x)  (GENMASK(15,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX8MDLR0_DX8MDLR0_RESERVED_15_9     GENMASK(15,9)
#define  MSCC_X_DDR_PHY_DX8MDLR0_DX8MDLR0_RESERVED_15_9(x)  (((x) >> 9) & GENMASK(6,0))
#define  MSCC_F_DDR_PHY_DX8MDLR0_DX8MDLR0_TPRD(x)       (GENMASK(24,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8MDLR0_DX8MDLR0_TPRD          GENMASK(24,16)
#define  MSCC_X_DDR_PHY_DX8MDLR0_DX8MDLR0_TPRD(x)       (((x) >> 16) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8MDLR0_DX8MDLR0_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX8MDLR0_DX8MDLR0_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX8MDLR0_DX8MDLR0_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX8MDLR1                MSCC_IOREG(MSCC_TO_DDR_PHY,0x3e9)
#define  MSCC_F_DDR_PHY_DX8MDLR1_DX8MDLR1_MDLD(x)       (GENMASK(8,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8MDLR1_DX8MDLR1_MDLD          GENMASK(8,0)
#define  MSCC_X_DDR_PHY_DX8MDLR1_DX8MDLR1_MDLD(x)       (((x) >> 0) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8MDLR1_DX8MDLR1_RESERVED_31_9(x)  (GENMASK(31,9) & ((x) << 9))
#define  MSCC_M_DDR_PHY_DX8MDLR1_DX8MDLR1_RESERVED_31_9     GENMASK(31,9)
#define  MSCC_X_DDR_PHY_DX8MDLR1_DX8MDLR1_RESERVED_31_9(x)  (((x) >> 9) & GENMASK(22,0))

#define MSCC_DDR_PHY_DX8GTR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3f0)
#define  MSCC_F_DDR_PHY_DX8GTR0_DX8GTR0_DGSL(x)         (GENMASK(4,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8GTR0_DX8GTR0_DGSL            GENMASK(4,0)
#define  MSCC_X_DDR_PHY_DX8GTR0_DX8GTR0_DGSL(x)         (((x) >> 0) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_7_5(x)  (GENMASK(7,5) & ((x) << 5))
#define  MSCC_M_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_7_5     GENMASK(7,5)
#define  MSCC_X_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_7_5(x)  (((x) >> 5) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX8GTR0_DX8GTR0_X4DGSL(x)       (GENMASK(12,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8GTR0_DX8GTR0_X4DGSL          GENMASK(12,8)
#define  MSCC_X_DDR_PHY_DX8GTR0_DX8GTR0_X4DGSL(x)       (((x) >> 8) & GENMASK(4,0))
#define  MSCC_F_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_15_13(x)  (GENMASK(15,13) & ((x) << 13))
#define  MSCC_M_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_15_13     GENMASK(15,13)
#define  MSCC_X_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_15_13(x)  (((x) >> 13) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX8GTR0_DX8GTR0_WLSL(x)         (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8GTR0_DX8GTR0_WLSL            GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX8GTR0_DX8GTR0_WLSL(x)         (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GTR0_DX8GTR0_X4WLSL(x)       (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX8GTR0_DX8GTR0_X4WLSL          GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX8GTR0_DX8GTR0_X4WLSL(x)       (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))

#define MSCC_DDR_PHY_DX8RSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3f4)
#define  MSCC_F_DDR_PHY_DX8RSR0_DX8RSR0_QSGERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8RSR0_DX8RSR0_QSGERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX8RSR0_DX8RSR0_QSGERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX8RSR0_DX8RSR0_X4QSGERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8RSR0_DX8RSR0_X4QSGERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX8RSR0_DX8RSR0_X4QSGERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX8RSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3f5)
#define  MSCC_F_DDR_PHY_DX8RSR1_DX8RSR1_RDLVLERR(x)     (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8RSR1_DX8RSR1_RDLVLERR        GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX8RSR1_DX8RSR1_RDLVLERR(x)     (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX8RSR1_DX8RSR1_X4RDLVLERR(x)   (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8RSR1_DX8RSR1_X4RDLVLERR      GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX8RSR1_DX8RSR1_X4RDLVLERR(x)   (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX8RSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3f6)
#define  MSCC_F_DDR_PHY_DX8RSR2_DX8RSR2_WLAWN(x)        (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8RSR2_DX8RSR2_WLAWN           GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX8RSR2_DX8RSR2_WLAWN(x)        (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX8RSR2_DX8RSR2_X4WLAWN(x)      (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8RSR2_DX8RSR2_X4WLAWN         GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX8RSR2_DX8RSR2_X4WLAWN(x)      (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX8RSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3f7)
#define  MSCC_F_DDR_PHY_DX8RSR3_DX8RSR3_WLAERR(x)       (GENMASK(15,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8RSR3_DX8RSR3_WLAERR          GENMASK(15,0)
#define  MSCC_X_DDR_PHY_DX8RSR3_DX8RSR3_WLAERR(x)       (((x) >> 0) & GENMASK(15,0))
#define  MSCC_F_DDR_PHY_DX8RSR3_DX8RSR3_X4WLAERR(x)     (GENMASK(31,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8RSR3_DX8RSR3_X4WLAERR        GENMASK(31,16)
#define  MSCC_X_DDR_PHY_DX8RSR3_DX8RSR3_X4WLAERR(x)     (((x) >> 16) & GENMASK(15,0))

#define MSCC_DDR_PHY_DX8GSR0                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3f8)
#define  MSCC_F_DDR_PHY_DX8GSR0_DX8GSR0_WDQCAL(x)       ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR0_DX8GSR0_WDQCAL          BIT(0)
#define  MSCC_X_DDR_PHY_DX8GSR0_DX8GSR0_WDQCAL(x)       ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR0_DX8GSR0_RDQSCAL(x)      ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR0_DX8GSR0_RDQSCAL         BIT(1)
#define  MSCC_X_DDR_PHY_DX8GSR0_DX8GSR0_RDQSCAL(x)      ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR0_DX8GSR0_RDQSNCAL(x)     ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR0_DX8GSR0_RDQSNCAL        BIT(2)
#define  MSCC_X_DDR_PHY_DX8GSR0_DX8GSR0_RDQSNCAL(x)     ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR0_DX8GSR0_GDQSCAL(x)      ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR0_DX8GSR0_GDQSCAL         BIT(3)
#define  MSCC_X_DDR_PHY_DX8GSR0_DX8GSR0_GDQSCAL(x)      ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR0_DX8GSR0_WLCAL(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR0_DX8GSR0_WLCAL           BIT(4)
#define  MSCC_X_DDR_PHY_DX8GSR0_DX8GSR0_WLCAL(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR0_DX8GSR0_WLDONE(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR0_DX8GSR0_WLDONE          BIT(5)
#define  MSCC_X_DDR_PHY_DX8GSR0_DX8GSR0_WLDONE(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR0_DX8GSR0_WLERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR0_DX8GSR0_WLERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX8GSR0_DX8GSR0_WLERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR0_DX8GSR0_WLPRD(x)        (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX8GSR0_DX8GSR0_WLPRD           GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX8GSR0_DX8GSR0_WLPRD(x)        (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8GSR0_DX8GSR0_DPLOCK(x)       ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR0_DX8GSR0_DPLOCK          BIT(16)
#define  MSCC_X_DDR_PHY_DX8GSR0_DX8GSR0_DPLOCK(x)       ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR0_DX8GSR0_GDQSPRD(x)      (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX8GSR0_DX8GSR0_GDQSPRD         GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX8GSR0_DX8GSR0_GDQSPRD(x)      (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8GSR0_DX8GSR0_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX8GSR0_DX8GSR0_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX8GSR0_DX8GSR0_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GSR0_DX8GSR0_WLDQ(x)         ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR0_DX8GSR0_WLDQ            BIT(30)
#define  MSCC_X_DDR_PHY_DX8GSR0_DX8GSR0_WLDQ(x)         ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR0_DX8GSR0_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR0_DX8GSR0_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX8GSR0_DX8GSR0_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX8GSR1                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3f9)
#define  MSCC_F_DDR_PHY_DX8GSR1_DX8GSR1_DLTDONE(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR1_DX8GSR1_DLTDONE         BIT(0)
#define  MSCC_X_DDR_PHY_DX8GSR1_DX8GSR1_DLTDONE(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR1_DX8GSR1_DLTCODE(x)      (GENMASK(24,1) & ((x) << 1))
#define  MSCC_M_DDR_PHY_DX8GSR1_DX8GSR1_DLTCODE         GENMASK(24,1)
#define  MSCC_X_DDR_PHY_DX8GSR1_DX8GSR1_DLTCODE(x)      (((x) >> 1) & GENMASK(23,0))
#define  MSCC_F_DDR_PHY_DX8GSR1_DX8GSR1_RESERVED_31_25(x)  (GENMASK(31,25) & ((x) << 25))
#define  MSCC_M_DDR_PHY_DX8GSR1_DX8GSR1_RESERVED_31_25     GENMASK(31,25)
#define  MSCC_X_DDR_PHY_DX8GSR1_DX8GSR1_RESERVED_31_25(x)  (((x) >> 25) & GENMASK(6,0))

#define MSCC_DDR_PHY_DX8GSR2                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3fa)
#define  MSCC_F_DDR_PHY_DX8GSR2_DX8GSR2_RDERR(x)        ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR2_DX8GSR2_RDERR           BIT(0)
#define  MSCC_X_DDR_PHY_DX8GSR2_DX8GSR2_RDERR(x)        ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR2_DX8GSR2_RDWN(x)         ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR2_DX8GSR2_RDWN            BIT(1)
#define  MSCC_X_DDR_PHY_DX8GSR2_DX8GSR2_RDWN(x)         ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR2_DX8GSR2_WDERR(x)        ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR2_DX8GSR2_WDERR           BIT(2)
#define  MSCC_X_DDR_PHY_DX8GSR2_DX8GSR2_WDERR(x)        ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR2_DX8GSR2_WDWN(x)         ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR2_DX8GSR2_WDWN            BIT(3)
#define  MSCC_X_DDR_PHY_DX8GSR2_DX8GSR2_WDWN(x)         ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR2_DX8GSR2_REERR(x)        ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR2_DX8GSR2_REERR           BIT(4)
#define  MSCC_X_DDR_PHY_DX8GSR2_DX8GSR2_REERR(x)        ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR2_DX8GSR2_REWN(x)         ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR2_DX8GSR2_REWN            BIT(5)
#define  MSCC_X_DDR_PHY_DX8GSR2_DX8GSR2_REWN(x)         ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR2_DX8GSR2_WEERR(x)        ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR2_DX8GSR2_WEERR           BIT(6)
#define  MSCC_X_DDR_PHY_DX8GSR2_DX8GSR2_WEERR(x)        ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR2_DX8GSR2_WEWN(x)         ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR2_DX8GSR2_WEWN            BIT(7)
#define  MSCC_X_DDR_PHY_DX8GSR2_DX8GSR2_WEWN(x)         ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR2_DX8GSR2_ESTAT(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8GSR2_DX8GSR2_ESTAT           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX8GSR2_DX8GSR2_ESTAT(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GSR2_DX8GSR2_DBDQ(x)         (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX8GSR2_DX8GSR2_DBDQ            GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX8GSR2_DX8GSR2_DBDQ(x)         (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX8GSR2_DX8GSR2_SRDERR(x)       ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR2_DX8GSR2_SRDERR          BIT(20)
#define  MSCC_X_DDR_PHY_DX8GSR2_DX8GSR2_SRDERR(x)       ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR2_DX8GSR2_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR2_DX8GSR2_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX8GSR2_DX8GSR2_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR2_DX8GSR2_GSDQSCAL(x)     ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR2_DX8GSR2_GSDQSCAL        BIT(22)
#define  MSCC_X_DDR_PHY_DX8GSR2_DX8GSR2_GSDQSCAL(x)     ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR2_DX8GSR2_GSDQSPRD(x)     (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX8GSR2_DX8GSR2_GSDQSPRD        GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX8GSR2_DX8GSR2_GSDQSPRD(x)     (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX8GSR3                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3fb)
#define  MSCC_F_DDR_PHY_DX8GSR3_DX8GSR3_SRDPC(x)        (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8GSR3_DX8GSR3_SRDPC           GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX8GSR3_DX8GSR3_SRDPC(x)        (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GSR3_DX8GSR3_RESERVED_7_2(x)  (GENMASK(7,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX8GSR3_DX8GSR3_RESERVED_7_2     GENMASK(7,2)
#define  MSCC_X_DDR_PHY_DX8GSR3_DX8GSR3_RESERVED_7_2(x)  (((x) >> 2) & GENMASK(5,0))
#define  MSCC_F_DDR_PHY_DX8GSR3_DX8GSR3_HVERR(x)        (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8GSR3_DX8GSR3_HVERR           GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX8GSR3_DX8GSR3_HVERR(x)        (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GSR3_DX8GSR3_HVWRN(x)        (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX8GSR3_DX8GSR3_HVWRN           GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX8GSR3_DX8GSR3_HVWRN(x)        (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GSR3_DX8GSR3_DVERR(x)        (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8GSR3_DX8GSR3_DVERR           GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX8GSR3_DX8GSR3_DVERR(x)        (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GSR3_DX8GSR3_DVWRN(x)        (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX8GSR3_DX8GSR3_DVWRN           GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX8GSR3_DX8GSR3_DVWRN(x)        (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GSR3_DX8GSR3_ESTAT(x)        (GENMASK(26,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX8GSR3_DX8GSR3_ESTAT           GENMASK(26,24)
#define  MSCC_X_DDR_PHY_DX8GSR3_DX8GSR3_ESTAT(x)        (((x) >> 24) & GENMASK(2,0))
#define  MSCC_F_DDR_PHY_DX8GSR3_DX8GSR3_RESERVED_31_27(x)  (GENMASK(31,27) & ((x) << 27))
#define  MSCC_M_DDR_PHY_DX8GSR3_DX8GSR3_RESERVED_31_27     GENMASK(31,27)
#define  MSCC_X_DDR_PHY_DX8GSR3_DX8GSR3_RESERVED_31_27(x)  (((x) >> 27) & GENMASK(4,0))

#define MSCC_DDR_PHY_DX8GSR4                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3fc)
#define  MSCC_F_DDR_PHY_DX8GSR4_DX8GSR4_X4WDQCAL(x)     ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR4_DX8GSR4_X4WDQCAL        BIT(0)
#define  MSCC_X_DDR_PHY_DX8GSR4_DX8GSR4_X4WDQCAL(x)     ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR4_DX8GSR4_X4RDQSCAL(x)    ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR4_DX8GSR4_X4RDQSCAL       BIT(1)
#define  MSCC_X_DDR_PHY_DX8GSR4_DX8GSR4_X4RDQSCAL(x)    ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR4_DX8GSR4_X4RDQSNCAL(x)   ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR4_DX8GSR4_X4RDQSNCAL      BIT(2)
#define  MSCC_X_DDR_PHY_DX8GSR4_DX8GSR4_X4RDQSNCAL(x)   ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR4_DX8GSR4_X4GDQSCAL(x)    ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR4_DX8GSR4_X4GDQSCAL       BIT(3)
#define  MSCC_X_DDR_PHY_DX8GSR4_DX8GSR4_X4GDQSCAL(x)    ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR4_DX8GSR4_X4WLCAL(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR4_DX8GSR4_X4WLCAL         BIT(4)
#define  MSCC_X_DDR_PHY_DX8GSR4_DX8GSR4_X4WLCAL(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR4_DX8GSR4_X4WLDONE(x)     ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR4_DX8GSR4_X4WLDONE        BIT(5)
#define  MSCC_X_DDR_PHY_DX8GSR4_DX8GSR4_X4WLDONE(x)     ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR4_DX8GSR4_X4WLERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR4_DX8GSR4_X4WLERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX8GSR4_DX8GSR4_X4WLERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR4_DX8GSR4_X4WLPRD(x)      (GENMASK(15,7) & ((x) << 7))
#define  MSCC_M_DDR_PHY_DX8GSR4_DX8GSR4_X4WLPRD         GENMASK(15,7)
#define  MSCC_X_DDR_PHY_DX8GSR4_DX8GSR4_X4WLPRD(x)      (((x) >> 7) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8GSR4_DX8GSR4_X4DPLOCK(x)     ((x) ? BIT(16) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR4_DX8GSR4_X4DPLOCK        BIT(16)
#define  MSCC_X_DDR_PHY_DX8GSR4_DX8GSR4_X4DPLOCK(x)     ((x) & BIT(16) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR4_DX8GSR4_X4GDQSPRD(x)    (GENMASK(25,17) & ((x) << 17))
#define  MSCC_M_DDR_PHY_DX8GSR4_DX8GSR4_X4GDQSPRD       GENMASK(25,17)
#define  MSCC_X_DDR_PHY_DX8GSR4_DX8GSR4_X4GDQSPRD(x)    (((x) >> 17) & GENMASK(8,0))
#define  MSCC_F_DDR_PHY_DX8GSR4_DX8GSR4_RESERVED_29_26(x)  (GENMASK(29,26) & ((x) << 26))
#define  MSCC_M_DDR_PHY_DX8GSR4_DX8GSR4_RESERVED_29_26     GENMASK(29,26)
#define  MSCC_X_DDR_PHY_DX8GSR4_DX8GSR4_RESERVED_29_26(x)  (((x) >> 26) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GSR4_DX8GSR4_X4WLDQ(x)       ((x) ? BIT(30) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR4_DX8GSR4_X4WLDQ          BIT(30)
#define  MSCC_X_DDR_PHY_DX8GSR4_DX8GSR4_X4WLDQ(x)       ((x) & BIT(30) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR4_DX8GSR4_RESERVED_31(x)  ((x) ? BIT(31) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR4_DX8GSR4_RESERVED_31     BIT(31)
#define  MSCC_X_DDR_PHY_DX8GSR4_DX8GSR4_RESERVED_31(x)  ((x) & BIT(31) ? 1 : 0)

#define MSCC_DDR_PHY_DX8GSR5                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3fd)
#define  MSCC_F_DDR_PHY_DX8GSR5_DX8GSR5_X4RDERR(x)      ((x) ? BIT(0) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR5_DX8GSR5_X4RDERR         BIT(0)
#define  MSCC_X_DDR_PHY_DX8GSR5_DX8GSR5_X4RDERR(x)      ((x) & BIT(0) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR5_DX8GSR5_X4RDWN(x)       ((x) ? BIT(1) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR5_DX8GSR5_X4RDWN          BIT(1)
#define  MSCC_X_DDR_PHY_DX8GSR5_DX8GSR5_X4RDWN(x)       ((x) & BIT(1) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR5_DX8GSR5_X4WDERR(x)      ((x) ? BIT(2) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR5_DX8GSR5_X4WDERR         BIT(2)
#define  MSCC_X_DDR_PHY_DX8GSR5_DX8GSR5_X4WDERR(x)      ((x) & BIT(2) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR5_DX8GSR5_X4WDWN(x)       ((x) ? BIT(3) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR5_DX8GSR5_X4WDWN          BIT(3)
#define  MSCC_X_DDR_PHY_DX8GSR5_DX8GSR5_X4WDWN(x)       ((x) & BIT(3) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR5_DX8GSR5_X4REERR(x)      ((x) ? BIT(4) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR5_DX8GSR5_X4REERR         BIT(4)
#define  MSCC_X_DDR_PHY_DX8GSR5_DX8GSR5_X4REERR(x)      ((x) & BIT(4) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR5_DX8GSR5_X4REWN(x)       ((x) ? BIT(5) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR5_DX8GSR5_X4REWN          BIT(5)
#define  MSCC_X_DDR_PHY_DX8GSR5_DX8GSR5_X4REWN(x)       ((x) & BIT(5) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR5_DX8GSR5_X4WEERR(x)      ((x) ? BIT(6) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR5_DX8GSR5_X4WEERR         BIT(6)
#define  MSCC_X_DDR_PHY_DX8GSR5_DX8GSR5_X4WEERR(x)      ((x) & BIT(6) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR5_DX8GSR5_X4WEWN(x)       ((x) ? BIT(7) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR5_DX8GSR5_X4WEWN          BIT(7)
#define  MSCC_X_DDR_PHY_DX8GSR5_DX8GSR5_X4WEWN(x)       ((x) & BIT(7) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR5_DX8GSR5_X4ESTAT(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8GSR5_DX8GSR5_X4ESTAT         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX8GSR5_DX8GSR5_X4ESTAT(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GSR5_DX8GSR5_RESERVED_19_12(x)  (GENMASK(19,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX8GSR5_DX8GSR5_RESERVED_19_12     GENMASK(19,12)
#define  MSCC_X_DDR_PHY_DX8GSR5_DX8GSR5_RESERVED_19_12(x)  (((x) >> 12) & GENMASK(7,0))
#define  MSCC_F_DDR_PHY_DX8GSR5_DX8GSR5_X4SRDERR(x)     ((x) ? BIT(20) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR5_DX8GSR5_X4SRDERR        BIT(20)
#define  MSCC_X_DDR_PHY_DX8GSR5_DX8GSR5_X4SRDERR(x)     ((x) & BIT(20) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR5_DX8GSR5_RESERVED_21(x)  ((x) ? BIT(21) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR5_DX8GSR5_RESERVED_21     BIT(21)
#define  MSCC_X_DDR_PHY_DX8GSR5_DX8GSR5_RESERVED_21(x)  ((x) & BIT(21) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR5_DX8GSR5_X4GSDQSCAL(x)   ((x) ? BIT(22) : 0)
#define  MSCC_M_DDR_PHY_DX8GSR5_DX8GSR5_X4GSDQSCAL      BIT(22)
#define  MSCC_X_DDR_PHY_DX8GSR5_DX8GSR5_X4GSDQSCAL(x)   ((x) & BIT(22) ? 1 : 0)
#define  MSCC_F_DDR_PHY_DX8GSR5_DX8GSR5_X4GSDQSPRD(x)   (GENMASK(31,23) & ((x) << 23))
#define  MSCC_M_DDR_PHY_DX8GSR5_DX8GSR5_X4GSDQSPRD      GENMASK(31,23)
#define  MSCC_X_DDR_PHY_DX8GSR5_DX8GSR5_X4GSDQSPRD(x)   (((x) >> 23) & GENMASK(8,0))

#define MSCC_DDR_PHY_DX8GSR6                 MSCC_IOREG(MSCC_TO_DDR_PHY,0x3fe)
#define  MSCC_F_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_1_0(x)  (GENMASK(1,0) & ((x) << 0))
#define  MSCC_M_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_1_0     GENMASK(1,0)
#define  MSCC_X_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_1_0(x)  (((x) >> 0) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GSR6_DX8GSR6_X4SRDPC(x)      (GENMASK(3,2) & ((x) << 2))
#define  MSCC_M_DDR_PHY_DX8GSR6_DX8GSR6_X4SRDPC         GENMASK(3,2)
#define  MSCC_X_DDR_PHY_DX8GSR6_DX8GSR6_X4SRDPC(x)      (((x) >> 2) & GENMASK(1,0))
#define  MSCC_F_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_7_4(x)  (GENMASK(7,4) & ((x) << 4))
#define  MSCC_M_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_7_4     GENMASK(7,4)
#define  MSCC_X_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_7_4(x)  (((x) >> 4) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GSR6_DX8GSR6_X4HVERR(x)      (GENMASK(11,8) & ((x) << 8))
#define  MSCC_M_DDR_PHY_DX8GSR6_DX8GSR6_X4HVERR         GENMASK(11,8)
#define  MSCC_X_DDR_PHY_DX8GSR6_DX8GSR6_X4HVERR(x)      (((x) >> 8) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GSR6_DX8GSR6_X4HVWRN(x)      (GENMASK(15,12) & ((x) << 12))
#define  MSCC_M_DDR_PHY_DX8GSR6_DX8GSR6_X4HVWRN         GENMASK(15,12)
#define  MSCC_X_DDR_PHY_DX8GSR6_DX8GSR6_X4HVWRN(x)      (((x) >> 12) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GSR6_DX8GSR6_X4DVERR(x)      (GENMASK(19,16) & ((x) << 16))
#define  MSCC_M_DDR_PHY_DX8GSR6_DX8GSR6_X4DVERR         GENMASK(19,16)
#define  MSCC_X_DDR_PHY_DX8GSR6_DX8GSR6_X4DVERR(x)      (((x) >> 16) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GSR6_DX8GSR6_X4DVWRN(x)      (GENMASK(23,20) & ((x) << 20))
#define  MSCC_M_DDR_PHY_DX8GSR6_DX8GSR6_X4DVWRN         GENMASK(23,20)
#define  MSCC_X_DDR_PHY_DX8GSR6_DX8GSR6_X4DVWRN(x)      (((x) >> 20) & GENMASK(3,0))
#define  MSCC_F_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_31_24(x)  (GENMASK(31,24) & ((x) << 24))
#define  MSCC_M_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_31_24     GENMASK(31,24)
#define  MSCC_X_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_31_24(x)  (((x) >> 24) & GENMASK(7,0))


#endif /* _MSCC_FA_REGS_DDR_PHY_H_ */
