<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_Sc_U_U_09dd28f3</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_09dd28f3'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_Sc_U_U_09dd28f3')">rsnoc_z_H_R_G_Sc_U_U_09dd28f3</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.39</td>
<td class="s8 cl rt"><a href="mod405.html#Line" > 81.25</a></td>
<td class="s2 cl rt"><a href="mod405.html#Cond" > 27.78</a></td>
<td class="s7 cl rt"><a href="mod405.html#Toggle" > 73.53</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod405.html#Branch" > 59.02</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod405.html#inst_tag_30951"  onclick="showContent('inst_tag_30951')">config_ss_tb.DUT.flexnoc.flexnoc.FCB_apb_s0_T_main.FixedConverter</a></td>
<td class="s6 cl rt"> 60.39</td>
<td class="s8 cl rt"><a href="mod405.html#Line" > 81.25</a></td>
<td class="s2 cl rt"><a href="mod405.html#Cond" > 27.78</a></td>
<td class="s7 cl rt"><a href="mod405.html#Toggle" > 73.53</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod405.html#Branch" > 59.02</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_09dd28f3'>
<hr>
<a name="inst_tag_30951"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_30951" >config_ss_tb.DUT.flexnoc.flexnoc.FCB_apb_s0_T_main.FixedConverter</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.39</td>
<td class="s8 cl rt"><a href="mod405.html#Line" > 81.25</a></td>
<td class="s2 cl rt"><a href="mod405.html#Cond" > 27.78</a></td>
<td class="s7 cl rt"><a href="mod405.html#Toggle" > 73.53</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod405.html#Branch" > 59.02</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.67</td>
<td class="s5 cl rt"> 56.52</td>
<td class="s2 cl rt"> 27.78</td>
<td class="s7 cl rt"> 72.26</td>
<td class="s0 cl rt">  0.00</td>
<td class="s4 cl rt"> 46.81</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 45.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1242.html#inst_tag_81289" >FCB_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2476.html#inst_tag_246819" id="tag_urg_inst_246819">FsmCurState</a></td>
<td class="s2 cl rt"> 24.19</td>
<td class="s2 cl rt"> 22.58</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2255.html#inst_tag_213738" id="tag_urg_inst_213738">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1839.html#inst_tag_174867" id="tag_urg_inst_174867">ummdb745a</a></td>
<td class="s4 cl rt"> 40.21</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod635.html#inst_tag_38064" id="tag_urg_inst_38064">ummdefddb</a></td>
<td class="s4 cl rt"> 46.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1056.html#inst_tag_77272" id="tag_urg_inst_77272">uu922e3a49</a></td>
<td class="s7 cl rt"> 72.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod494.html#inst_tag_32396" id="tag_urg_inst_32396">uua42ce297cd</a></td>
<td class="s7 cl rt"> 72.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_09dd28f3'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod405.html" >rsnoc_z_H_R_G_Sc_U_U_09dd28f3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>48</td><td>39</td><td>81.25</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31740</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31754</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31767</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31772</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31815</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31820</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31825</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31831</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31836</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31841</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31846</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>31943</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31953</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31967</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31739                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31740      1/1          		if ( ! Sys_Clk_RstN )
31741      1/1          			RspCnt &lt;= #1.0 ( 5'b0 );
31742      1/1          		else if ( Sm_IDLE &amp; GenSlv_Req_Vld &amp; PreStrm | ~ ( Sm_IDLE | Sm_FLUSH ) &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
31743      <font color = "red">0/1     ==>  			RspCnt &lt;= #1.0 ( Sm_IDLE ? Len1W [4:0] : RspCnt - 5'b00001 );</font>
                        MISSING_ELSE
31744                   	rsnoc_z_T_C_S_C_L_R_Mm_Db745a_O1 ummdb745a(
31745                   		.Dflt( 1'b0 )
31746                   	,	.I_000( GenSlv_Req_Vld &amp; ~ PreStrm )
31747                   	,	.I_010( GenSlv_Req_Vld &amp; ( GenSlv_Req_Opc == 3'b000 | GenSlv_Req_Opc == 3'b100 ) )
31748                   	,	.I_101( ~ StallReq )
31749                   	,	.I_110( ~ StallReq &amp; GenSlv_Req_Vld )
31750                   	,	.O( GenLcl_Req_Vld )
31751                   	,	.Sel( CurState )
31752                   	);
31753                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31754      1/1          		if ( ! Sys_Clk_RstN )
31755      1/1          			ReqCnt &lt;= #1.0 ( 5'b0 );
31756      1/1          		else if ( Sm_IDLE ? GenSlv_Req_Vld &amp; PreStrm : GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
31757      <font color = "red">0/1     ==>  			ReqCnt &lt;= #1.0 ( Sm_IDLE ? Len1W [4:0] : ReqCnt - 5'b00001 );</font>
                        MISSING_ELSE
31758                   	rsnoc_z_T_C_S_C_L_R_Mm_Defddb_O1 ummdefddb(
31759                   		.Dflt( 1'b0 )
31760                   	,	.I_000( GenLcl_Req_Rdy | PreStrm )
31761                   	,	.I_010( GenLcl_Req_Rdy | GenSlv_Req_Opc == 3'b110 )
31762                   	,	.I_110( ~ StallReq &amp; GenLcl_Req_Rdy )
31763                   	,	.O( u_9790 )
31764                   	,	.Sel( CurState )
31765                   	);
31766                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31767      1/1          		if ( ! Sys_Clk_RstN )
31768      1/1          			First &lt;= #1.0 ( 1'b1 );
31769      1/1          		else if ( GenSlv_Req_Vld &amp; GenSlv_Req_Rdy )
31770      1/1          			First &lt;= #1.0 ( GenSlv_Req_Last );
                        MISSING_ELSE
31771                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31772      1/1          		if ( ! Sys_Clk_RstN )
31773      1/1          			TrCnt &lt;= #1.0 ( 2'b0 );
31774      1/1          		else if ( TrCntInc | TrCntDec )
31775      1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + { 1'b0 , TrCntInc } ) - { 1'b0 , TrCntDec } );
                        MISSING_ELSE
31776                   	rsnoc_z_T_C_S_C_L_R_Fsm_21641e2f FsmCurState(
31777                   		.Clk( Sys_Clk )
31778                   	,	.Clk_ClkS( Sys_Clk_ClkS )
31779                   	,	.Clk_En( Sys_Clk_En )
31780                   	,	.Clk_EnS( Sys_Clk_EnS )
31781                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
31782                   	,	.Clk_RstN( Sys_Clk_RstN )
31783                   	,	.Clk_Tm( Sys_Clk_Tm )
31784                   	,	.Conditions_FLUSH_WAIT( u_115_FLUSH_WAIT )
31785                   	,	.Conditions_IDLE_FLUSH( u_115_IDLE_FLUSH )
31786                   	,	.Conditions_IDLE_WAIT( u_115_IDLE_WAIT )
31787                   	,	.Conditions_RDREQ_RDRSP( u_115_RDREQ_RDRSP )
31788                   	,	.Conditions_RDRSP_IDLE( u_115_RDRSP_IDLE )
31789                   	,	.Conditions_WAIT_IDLE( u_115_WAIT_IDLE )
31790                   	,	.Conditions_WAIT_RDREQ( u_115_WAIT_RDREQ )
31791                   	,	.Conditions_WAIT_RDRSP( u_115_WAIT_RDRSP )
31792                   	,	.Conditions_WAIT_WRREQ( u_115_WAIT_WRREQ )
31793                   	,	.Conditions_WAIT_WRRSP( u_115_WAIT_WRRSP )
31794                   	,	.Conditions_WRREQ_WRRSP( u_115_WRREQ_WRRSP )
31795                   	,	.Conditions_WRRSP_IDLE( u_115_WRRSP_IDLE )
31796                   	,	.CurState( u_bdb6 )
31797                   	,	.NextState( u_b9ec )
31798                   	);
31799                   	assign CurState = u_bdb6;
31800                   	assign Sm_IDLE = CurState == 3'b000;
31801                   	assign GenLcl_Req_Addr = Sm_IDLE ? GenSlv_Req_Addr : { Sm_WAIT ? u_21f7 : u_9ac8 , u_a402 };
31802                   	assign GenLcl_Req_Be = GenSlv_Req_Be;
31803                   	assign GenLcl_Req_BurstType = Sm_IDLE ? GenSlv_Req_BurstType : ( Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd );
31804                   	assign GenLcl_Req_Data = GenSlv_Req_Data;
31805                   	assign GenLcl_Req_Last = Sm_IDLE ? GenSlv_Req_Last : 1'b1;
31806                   	assign upreStrm_StrmWidth = u_828c [11:8];
31807                   	assign StrmWidth = upreStrm_StrmWidth;
31808                   	assign GenLcl_Req_Len1 = Sm_IDLE ? GenSlv_Req_Len1 : u_7c15;
31809                   	assign GenLcl_Req_Lock = Sm_IDLE ? GenSlv_Req_Lock : ( Sm_WAIT ? GenSlv_Req_Lock : u_1053 );
31810                   	assign GenLcl_Req_Opc = Sm_IDLE ? GenSlv_Req_Opc : ( Sm_WAIT ? GenSlv_Req_Opc : u_9e2a );
31811                   	assign GenLcl_Req_SeqUnOrdered = Sm_IDLE &amp; GenSlv_Req_SeqUnOrdered;
31812                   	assign GenLcl_Req_SeqUnique = Sm_IDLE &amp; GenSlv_Req_SeqUnique;
31813                   	assign GenLcl_Req_User = Sm_IDLE ? GenSlv_Req_User : ( Sm_WAIT ? GenSlv_Req_User : u_7aef );
31814                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31815      1/1          		if ( ! Sys_Clk_RstN )
31816      1/1          			u_9ac8 &lt;= #1.0 ( 25'b0 );
31817      1/1          		else if ( Sm_WAIT )
31818      <font color = "red">0/1     ==>  			u_9ac8 &lt;= #1.0 ( u_21f7 );</font>
                        MISSING_ELSE
31819                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31820      1/1          		if ( ! Sys_Clk_RstN )
31821      1/1          			u_a402 &lt;= #1.0 ( 7'b0 );
31822      1/1          		else if ( PreInfoEn )
31823      <font color = "red">0/1     ==>  			u_a402 &lt;= #1.0 ( AddrLsb );</font>
                        MISSING_ELSE
31824                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31825      1/1          		if ( ! Sys_Clk_RstN )
31826      1/1          			u_9ecd &lt;= #1.0 ( 1'b0 );
31827      1/1          		else if ( Sm_WAIT )
31828      <font color = "red">0/1     ==>  			u_9ecd &lt;= #1.0 ( GenSlv_Req_BurstType );</font>
                        MISSING_ELSE
31829                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t7 ud( .I( StrmWidth ) , .O( u_4c36 ) );
31830                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31831      1/1          		if ( ! Sys_Clk_RstN )
31832      1/1          			u_7c15 &lt;= #1.0 ( 7'b0 );
31833      1/1          		else if ( PreInfoEn )
31834      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( u_4c36 - 7'b0000001 );</font>
                        MISSING_ELSE
31835                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31836      1/1          		if ( ! Sys_Clk_RstN )
31837      1/1          			u_1053 &lt;= #1.0 ( 1'b0 );
31838      1/1          		else if ( Sm_WAIT )
31839      <font color = "red">0/1     ==>  			u_1053 &lt;= #1.0 ( GenSlv_Req_Lock );</font>
                        MISSING_ELSE
31840                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31841      1/1          		if ( ! Sys_Clk_RstN )
31842      1/1          			u_9e2a &lt;= #1.0 ( 3'b0 );
31843      1/1          		else if ( Sm_WAIT )
31844      <font color = "red">0/1     ==>  			u_9e2a &lt;= #1.0 ( GenSlv_Req_Opc );</font>
                        MISSING_ELSE
31845                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31846      1/1          		if ( ! Sys_Clk_RstN )
31847      1/1          			u_7aef &lt;= #1.0 ( 8'b0 );
31848      1/1          		else if ( Sm_WAIT )
31849      <font color = "red">0/1     ==>  			u_7aef &lt;= #1.0 ( GenSlv_Req_User );</font>
                        MISSING_ELSE
31850                   	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
31851                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
31852                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
31853                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
31854                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
31855                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
31856                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
31857                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
31858                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
31859                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
31860                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
31861                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
31862                   	,	.GenLcl_Req_User( GenLcl_Req_User )
31863                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
31864                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
31865                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
31866                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
31867                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
31868                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
31869                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
31870                   	,	.GenPrt_Req_Addr( u_Req_Addr )
31871                   	,	.GenPrt_Req_Be( u_Req_Be )
31872                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
31873                   	,	.GenPrt_Req_Data( u_Req_Data )
31874                   	,	.GenPrt_Req_Last( u_Req_Last )
31875                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
31876                   	,	.GenPrt_Req_Lock( u_Req_Lock )
31877                   	,	.GenPrt_Req_Opc( u_Req_Opc )
31878                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
31879                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
31880                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
31881                   	,	.GenPrt_Req_User( u_Req_User )
31882                   	,	.GenPrt_Req_Vld( u_Req_Vld )
31883                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
31884                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
31885                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
31886                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
31887                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
31888                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
31889                   	);
31890                   	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
31891                   		.GenLcl_Req_Addr( u_Req_Addr )
31892                   	,	.GenLcl_Req_Be( u_Req_Be )
31893                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
31894                   	,	.GenLcl_Req_Data( u_Req_Data )
31895                   	,	.GenLcl_Req_Last( u_Req_Last )
31896                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
31897                   	,	.GenLcl_Req_Lock( u_Req_Lock )
31898                   	,	.GenLcl_Req_Opc( u_Req_Opc )
31899                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
31900                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
31901                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
31902                   	,	.GenLcl_Req_User( u_Req_User )
31903                   	,	.GenLcl_Req_Vld( u_Req_Vld )
31904                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
31905                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
31906                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
31907                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
31908                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
31909                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
31910                   	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
31911                   	,	.GenPrt_Req_Be( GenMst_Req_Be )
31912                   	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
31913                   	,	.GenPrt_Req_Data( GenMst_Req_Data )
31914                   	,	.GenPrt_Req_Last( GenMst_Req_Last )
31915                   	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
31916                   	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
31917                   	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
31918                   	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
31919                   	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
31920                   	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
31921                   	,	.GenPrt_Req_User( GenMst_Req_User )
31922                   	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
31923                   	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
31924                   	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
31925                   	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
31926                   	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
31927                   	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
31928                   	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
31929                   	,	.Sys_Clk( Sys_Clk )
31930                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
31931                   	,	.Sys_Clk_En( Sys_Clk_En )
31932                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
31933                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
31934                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
31935                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
31936                   	,	.Sys_Pwr_Idle( u_35_Idle )
31937                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
31938                   	);
31939                   	assign GenSlv_Rsp_Data = GenLcl_Rsp_Data;
31940                   	assign GenSlv_Rsp_SeqUnOrdered = GenLcl_Rsp_SeqUnOrdered;
31941                   	assign GenSlv_Rsp_Status = Sm_WRRSP ? ( RspErr ? 2'b01 : GenLcl_Rsp_Status ) : GenLcl_Rsp_Status;
31942                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31943      1/1          		if ( ! Sys_Clk_RstN )
31944      1/1          			RspErr &lt;= #1.0 ( 1'b0 );
31945      1/1          		else if ( GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
31946      1/1          			RspErr &lt;= #1.0 ( ( RspErr | GenLcl_Rsp_Status == 2'b01 ) &amp; RspMask );
                        MISSING_ELSE
31947                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; Empty;
31948                   	assign Sys_Pwr_WakeUp = GenSlv_Req_Vld;
31949                   	assign WakeUp_GenSlv = GenSlv_Req_Vld;
31950                   	// synopsys translate_off
31951                   	// synthesis translate_off
31952                   	always @( posedge Sys_Clk )
31953      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31954      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 2'b11 &amp; TrCntInc &amp; ~ TrCntDec ) !== 1'b0 ) begin
31955      <font color = "grey">unreachable  </font>				dontStop = 0;
31956      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31957      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31958      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
31959      <font color = "grey">unreachable  </font>					$stop;
31960                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31961                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
31962                   	// synthesis translate_on
31963                   	// synopsys translate_on
31964                   	// synopsys translate_off
31965                   	// synthesis translate_off
31966                   	always @( posedge Sys_Clk )
31967      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31968      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 2'b0 &amp; ~ TrCntInc &amp; TrCntDec ) !== 1'b0 ) begin
31969      <font color = "grey">unreachable  </font>				dontStop = 0;
31970      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31971      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31972      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
31973      <font color = "grey">unreachable  </font>					$stop;
31974                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31975                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod405.html" >rsnoc_z_H_R_G_Sc_U_U_09dd28f3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>36</td><td>10</td><td>27.78</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>36</td><td>10</td><td>27.78</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31718
 EXPRESSION (u_1052 ? GenLcl_Rsp_Last : (RspCnt == 5'b0))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31743
 EXPRESSION (Sm_IDLE ? Len1W[4:0] : ((RspCnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31756
 EXPRESSION (Sm_IDLE ? ((GenSlv_Req_Vld &amp; PreStrm)) : ((GenLcl_Req_Vld &amp; GenLcl_Req_Rdy)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31757
 EXPRESSION (Sm_IDLE ? Len1W[4:0] : ((ReqCnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31801
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Addr : ({(Sm_WAIT ? u_21f7 : u_9ac8),u_a402}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31801
 SUB-EXPRESSION (Sm_WAIT ? u_21f7 : u_9ac8)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31803
 EXPRESSION (Sm_IDLE ? GenSlv_Req_BurstType : (Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31803
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31805
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Last : 1'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31808
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Len1 : u_7c15)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31809
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Lock : (Sm_WAIT ? GenSlv_Req_Lock : u_1053))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31809
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_Lock : u_1053)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31810
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Opc : (Sm_WAIT ? GenSlv_Req_Opc : u_9e2a))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31810
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_Opc : u_9e2a)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31813
 EXPRESSION (Sm_IDLE ? GenSlv_Req_User : (Sm_WAIT ? GenSlv_Req_User : u_7aef))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31813
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_User : u_7aef)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31941
 EXPRESSION (Sm_WRRSP ? (RspErr ? 2'b1 : GenLcl_Rsp_Status) : GenLcl_Rsp_Status)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31941
 SUB-EXPRESSION (RspErr ? 2'b1 : GenLcl_Rsp_Status)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod405.html" >rsnoc_z_H_R_G_Sc_U_U_09dd28f3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">48</td>
<td class="rt">26</td>
<td class="rt">54.17 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">544</td>
<td class="rt">400</td>
<td class="rt">73.53 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">272</td>
<td class="rt">200</td>
<td class="rt">73.53 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">272</td>
<td class="rt">200</td>
<td class="rt">73.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">48</td>
<td class="rt">26</td>
<td class="rt">54.17 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">544</td>
<td class="rt">400</td>
<td class="rt">73.53 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">272</td>
<td class="rt">200</td>
<td class="rt">73.53 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">272</td>
<td class="rt">200</td>
<td class="rt">73.53 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>GenMst_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_GenSlv</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod405.html" >rsnoc_z_H_R_G_Sc_U_U_09dd28f3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">61</td>
<td class="rt">36</td>
<td class="rt">59.02 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">31718</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">31801</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">31803</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">31805</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">31808</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">31809</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">31810</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">31813</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">31941</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">31740</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">31754</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31767</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31772</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">31815</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">31820</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">31825</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">31831</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">31836</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">31841</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">31846</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">31943</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31718      	assign GenSlv_Rsp_Last = u_1052 ? GenLcl_Rsp_Last : RspCnt == 5'b0;
           	                                <font color = "red">-1-</font>  
           	                                <font color = "green">==></font>  
           	                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31801      	assign GenLcl_Req_Addr = Sm_IDLE ? GenSlv_Req_Addr : { Sm_WAIT ? u_21f7 : u_9ac8 , u_a402 };

ID         LINE       
-1-        31801      Sm_IDLE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31803      	assign GenLcl_Req_BurstType = Sm_IDLE ? GenSlv_Req_BurstType : ( Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd );
           	                                      <font color = "red">-1-</font>                                <font color = "red">-2-</font>   
           	                                      <font color = "green">==></font>                                <font color = "red">==></font>   
           	                                                                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31805      	assign GenLcl_Req_Last = Sm_IDLE ? GenSlv_Req_Last : 1'b1;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31808      	assign GenLcl_Req_Len1 = Sm_IDLE ? GenSlv_Req_Len1 : u_7c15;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31809      	assign GenLcl_Req_Lock = Sm_IDLE ? GenSlv_Req_Lock : ( Sm_WAIT ? GenSlv_Req_Lock : u_1053 );
           	                                 <font color = "red">-1-</font>                           <font color = "red">-2-</font>   
           	                                 <font color = "green">==></font>                           <font color = "red">==></font>   
           	                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31810      	assign GenLcl_Req_Opc = Sm_IDLE ? GenSlv_Req_Opc : ( Sm_WAIT ? GenSlv_Req_Opc : u_9e2a );
           	                                <font color = "red">-1-</font>                          <font color = "red">-2-</font>   
           	                                <font color = "green">==></font>                          <font color = "red">==></font>   
           	                                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31813      	assign GenLcl_Req_User = Sm_IDLE ? GenSlv_Req_User : ( Sm_WAIT ? GenSlv_Req_User : u_7aef );
           	                                 <font color = "red">-1-</font>                           <font color = "red">-2-</font>   
           	                                 <font color = "green">==></font>                           <font color = "red">==></font>   
           	                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31941      	assign GenSlv_Rsp_Status = Sm_WRRSP ? ( RspErr ? 2'b01 : GenLcl_Rsp_Status ) : GenLcl_Rsp_Status;
           	                                    <font color = "red">-1-</font>        <font color = "red">-2-</font>   
           	                                               <font color = "red">==></font>  
           	                                    <font color = "green">==></font>        <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31740      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31741      			RspCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
31742      		else if ( Sm_IDLE & GenSlv_Req_Vld & PreStrm | ~ ( Sm_IDLE | Sm_FLUSH ) & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy )
           		     <font color = "red">-2-</font>  
31743      			RspCnt <= #1.0 ( Sm_IDLE ? Len1W [4:0] : RspCnt - 5'b00001 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31754      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31755      			ReqCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
31756      		else if ( Sm_IDLE ? GenSlv_Req_Vld & PreStrm : GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "red">-2-</font>  
31757      			ReqCnt <= #1.0 ( Sm_IDLE ? Len1W [4:0] : ReqCnt - 5'b00001 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31767      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31768      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
31769      		else if ( GenSlv_Req_Vld & GenSlv_Req_Rdy )
           		     <font color = "green">-2-</font>  
31770      			First <= #1.0 ( GenSlv_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31772      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31773      			TrCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
31774      		else if ( TrCntInc | TrCntDec )
           		     <font color = "green">-2-</font>  
31775      			TrCnt <= #1.0 ( ( TrCnt + { 1'b0 , TrCntInc } ) - { 1'b0 , TrCntDec } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31815      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31816      			u_9ac8 <= #1.0 ( 25'b0 );
           <font color = "green">			==></font>
31817      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
31818      			u_9ac8 <= #1.0 ( u_21f7 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31820      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31821      			u_a402 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
31822      		else if ( PreInfoEn )
           		     <font color = "red">-2-</font>  
31823      			u_a402 <= #1.0 ( AddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31825      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31826      			u_9ecd <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31827      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
31828      			u_9ecd <= #1.0 ( GenSlv_Req_BurstType );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31831      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31832      			u_7c15 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
31833      		else if ( PreInfoEn )
           		     <font color = "red">-2-</font>  
31834      			u_7c15 <= #1.0 ( u_4c36 - 7'b0000001 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31836      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31837      			u_1053 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31838      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
31839      			u_1053 <= #1.0 ( GenSlv_Req_Lock );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31841      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31842      			u_9e2a <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
31843      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
31844      			u_9e2a <= #1.0 ( GenSlv_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31846      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31847      			u_7aef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
31848      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
31849      			u_7aef <= #1.0 ( GenSlv_Req_User );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31943      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31944      			RspErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
31945      		else if ( GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy )
           		     <font color = "green">-2-</font>  
31946      			RspErr <= #1.0 ( ( RspErr | GenLcl_Rsp_Status == 2'b01 ) & RspMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_30951">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_Sc_U_U_09dd28f3">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
