nCPUs = 4
cpucore[0] = 'ProcDesc0'
cpucore[1] = 'ProcDesc1'
cpucore[2] = 'ProcDesc2'
cpucore[3] = 'ProcDesc3'

<shared.conf>

[ProcDesc0]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BPredIssueX'
dataSource     = "ProcessorInterface_0 DL1"
instrSource    = "InstSource IL1"
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_0]
deviceType   =  'SESCProcessorInterface'
blockName   = "Dcache"
MSHR         = "DL1MSHR"
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = "WB"
lowerLevel   = "voidDevice"
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+0
Port_0[0] = 2048+0
Port_0[1] = 0
NodeID = 0
Level = 1

[ProcDesc1]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BPredIssueX'
dataSource     = "ProcessorInterface_1 DL1"
instrSource    = "InstSource IL1"
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_1]
deviceType   =  'SESCProcessorInterface'
blockName   = "Dcache"
MSHR         = "DL1MSHR"
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = "WB"
lowerLevel   = "voidDevice"
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+1
Port_0[0] = 2048+1
Port_0[1] = 0
NodeID = 1
Level = 1

[ProcDesc2]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BPredIssueX'
dataSource     = "ProcessorInterface_2 DL1"
instrSource    = "InstSource IL1"
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_2]
deviceType   =  'SESCProcessorInterface'
blockName   = "Dcache"
MSHR         = "DL1MSHR"
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = "WB"
lowerLevel   = "voidDevice"
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+2
Port_0[0] = 2048+2
Port_0[1] = 0
NodeID = 0
Level = 1

[ProcDesc3]
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BPredIssueX'
dataSource     = "ProcessorInterface_3 DL1"
instrSource    = "InstSource IL1"
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[ProcessorInterface_3]
deviceType   =  'SESCProcessorInterface'
blockName   = "Dcache"
MSHR         = "DL1MSHR"
size         = 1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = "WB"
lowerLevel   = "voidDevice"
DeviceSubtype = 'MOESICache'
PortCount    = 1
PortName[0]   = 'Down'
DeviceID     = 1024+3
Port_0[0] = 2048+3
Port_0[1] = 0
NodeID = 3
Level = 1

[InstSource]
deviceType  = 'niceCache'
size        = 1024
assoc       =    1
bsize       =   64
writePolicy = 'WB'
replPolicy  = 'LRU'
numPorts    =     1
portOccp    =     1
hitDelay    =   1   # 5GHz: ~100ns is 500 cycles (10 L1 + L2 miss)
missDelay   =   1600000 # Not valid
MSHR        = "BigMemMSHR"
lowerLevel  = "voidDevice"

