Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a671aaf424804c16a1741828d68b636f --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_system_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_system_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_system_tb_time_impl.sdf", for root module "top_system_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_system_tb_time_impl.sdf", for root module "top_system_tb/DUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.debounce_module
Compiling module xil_defaultlib.debounce_module_0
Compiling module xil_defaultlib.debounce_module_1
Compiling module xil_defaultlib.debounce_module_2
Compiling module xil_defaultlib.KYPD_controller
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.mangm_KYPD
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_10=256'b0101111100...
Compiling module xil_defaultlib.oled_controller
Compiling module xil_defaultlib.spi_controller
Compiling module xil_defaultlib.top_system
Compiling architecture sim of entity xil_defaultlib.spi_device [spi_device_default]
Compiling architecture sim of entity xil_defaultlib.teclado [\teclado(rebtime=700000,m=4)\]
Compiling architecture sim of entity xil_defaultlib.top_system_tb
Built simulation snapshot top_system_tb_time_impl
