module vio_0(clk, probe_in0, probe_in1, probe_in2, probe_in3)
;
  input clk;
  input [0:0]probe_in0;
  input [0:0]probe_in1;
  input [0:0]probe_in2;
  input [0:0]probe_in3;
endmodule