#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan 18 20:27:59 2024
# Process ID: 24868
# Current directory: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24148 C:\Users\qinyu\Desktop\CSE 100\CSE-100\Lab2\Lab2.xpr
# Log file: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/vivado.log
# Journal file: C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/Lab2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
archive_project {C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2_Archive.xpr.zip} -temp_dir {C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/.Xil/Vivado-24868-QPC} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2/.Xil/Vivado-24868-QPC' for archiving project
INFO: [Project 1-313] Project file moved from 'C:/Users/qinyu/OneDrive/Desktop/CSE100/CSE-100/Lab2' since last save.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'synth_2'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_2'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/qinyu/Desktop/CSE 100/CSE-100/Lab2_Archive.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 18 20:29:38 2024...
