<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!--Copyright (C) 2009-2014 ARM Limited. All rights reserved.--><platform_data xmlns="http://www.arm.com/project_type" xmlns:peripheral="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" type="HARDWARE" xsi:schemaLocation="http://www.arm.com/project_type ../../../Schemas/platform_data-1.xsd">
	<flash_config>CDB://flash.xml</flash_config>
    <project_type_list>
        <project_type type="BARE_METAL">
            <name language="en">Bare Metal Debug</name>
            <description language="en">This allows a bare-metal debug connection.</description>
            <execution_environment id="BARE_METAL">
                <name language="en">Bare Metal Debug</name>
                <description language="en">Connect to a platform using a DSTREAM/RVI</description>
                <xi:include href="../../../Include/hardware_address.xml"/>
                <param default="CDB://STM32F107VCT6.rvc" id="config_file" type="string" visible="false"/>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-M3</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-M3" core_definition="Cortex-M3"/>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-M3</name>
                    <xi:include href="../../../Include/rvi_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/rvi_connection_type.xml"/>
                    <core connection_id="Cortex-M3" core_definition="Cortex-M3"/>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_RVI" id="dtsl_config" type="string" visible="false"/>
                </activity>
            </execution_environment>
        </project_type>
    </project_type_list>
</platform_data>
