// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer14_out_dout,
        layer14_out_num_data_valid,
        layer14_out_fifo_cap,
        layer14_out_empty_n,
        layer14_out_read,
        layer15_out_din,
        layer15_out_num_data_valid,
        layer15_out_fifo_cap,
        layer15_out_full_n,
        layer15_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] layer14_out_dout;
input  [1:0] layer14_out_num_data_valid;
input  [1:0] layer14_out_fifo_cap;
input   layer14_out_empty_n;
output   layer14_out_read;
output  [255:0] layer15_out_din;
input  [1:0] layer15_out_num_data_valid;
input  [1:0] layer15_out_fifo_cap;
input   layer15_out_full_n;
output   layer15_out_write;
output   start_out;
output   start_write;

reg ap_done;
reg ap_idle;
reg layer14_out_read;
reg layer15_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [0:0] icmp_ln124_fu_1692_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg   [0:0] ap_phi_mux_do_init_phi_fu_321_p6;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg   [0:0] icmp_ln124_reg_2997;
reg   [0:0] icmp_ln124_reg_2997_pp0_iter2_reg;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_enable_reg_pp0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [7:0] outidx_1_address0;
reg    outidx_1_ce0;
wire   [2:0] outidx_1_q0;
wire   [9:0] w15_V_address0;
reg    w15_V_ce0;
wire   [6:0] w15_V_q0;
wire   [9:0] w15_V_address1;
reg    w15_V_ce1;
wire   [6:0] w15_V_q1;
wire   [9:0] w15_V_address2;
reg    w15_V_ce2;
wire   [6:0] w15_V_q2;
wire   [9:0] w15_V_address3;
reg    w15_V_ce3;
wire   [6:0] w15_V_q3;
reg    layer14_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer15_out_blk_n;
reg   [0:0] do_init_reg_317;
reg   [7:0] ir91_reg_333;
reg   [4:0] in_index92_reg_795;
reg   [7:0] data_V_56_phi_reg_809;
reg   [7:0] data_V_55_phi_reg_821;
reg   [7:0] data_V_54_phi_reg_833;
reg   [7:0] data_V_53_phi_reg_845;
reg   [7:0] data_V_52_phi_reg_857;
reg   [7:0] data_V_51_phi_reg_869;
reg   [7:0] data_V_50_phi_reg_881;
reg   [7:0] data_V_49_phi_reg_893;
reg   [7:0] data_V_48_phi_reg_905;
reg   [7:0] data_V_47_phi_reg_917;
reg   [7:0] data_V_46_phi_reg_929;
reg   [7:0] data_V_45_phi_reg_941;
reg   [7:0] data_V_44_phi_reg_953;
reg   [7:0] data_V_43_phi_reg_965;
reg   [7:0] data_V_42_phi_reg_977;
reg   [7:0] data_V_41_phi_reg_989;
reg   [7:0] data_V_40_phi_reg_1001;
reg   [7:0] data_V_39_phi_reg_1013;
reg   [7:0] data_V_38_phi_reg_1025;
reg   [7:0] data_V_37_phi_reg_1037;
reg   [7:0] data_V_36_phi_reg_1049;
reg   [7:0] data_V_35_phi_reg_1061;
reg   [7:0] data_V_34_phi_reg_1073;
reg   [7:0] data_V_33_phi_reg_1085;
reg   [7:0] data_V_32_phi_reg_1097;
reg   [7:0] data_V_31_phi_reg_1109;
reg   [7:0] data_V_30_phi_reg_1121;
reg   [7:0] data_V_29_phi_reg_1133;
reg   [7:0] data_V_57_phi_reg_1145;
reg   [7:0] data_V_58_phi_reg_1157;
reg   [7:0] data_V_59_phi_reg_1169;
reg   [7:0] p_phi_reg_1181;
reg   [7:0] acc_V90_reg_1193;
reg   [7:0] acc_V_8688_reg_1207;
reg   [7:0] acc_V_8786_reg_1221;
reg   [7:0] acc_V_8884_reg_1235;
reg   [7:0] acc_V_8982_reg_1249;
reg   [7:0] acc_V_9080_reg_1263;
reg   [7:0] acc_V_9178_reg_1277;
reg   [7:0] acc_V_9276_reg_1291;
reg   [7:0] acc_V_9374_reg_1305;
reg   [7:0] acc_V_9472_reg_1319;
reg   [7:0] acc_V_9570_reg_1333;
reg   [7:0] acc_V_9668_reg_1347;
reg   [7:0] acc_V_9766_reg_1361;
reg   [7:0] acc_V_9864_reg_1375;
reg   [7:0] acc_V_9962_reg_1389;
reg   [7:0] acc_V_10060_reg_1403;
reg   [7:0] acc_V_10158_reg_1417;
reg   [7:0] acc_V_10256_reg_1431;
reg   [7:0] acc_V_10354_reg_1445;
reg   [7:0] acc_V_10452_reg_1459;
reg   [7:0] acc_V_10550_reg_1473;
reg   [7:0] acc_V_10648_reg_1487;
reg   [7:0] acc_V_10746_reg_1501;
reg   [7:0] acc_V_10844_reg_1515;
reg   [7:0] acc_V_10942_reg_1529;
reg   [7:0] acc_V_11040_reg_1543;
reg   [7:0] acc_V_11138_reg_1557;
reg   [7:0] acc_V_11236_reg_1571;
reg   [7:0] acc_V_11334_reg_1585;
reg   [7:0] acc_V_11432_reg_1599;
reg   [7:0] acc_V_11530_reg_1613;
reg   [7:0] acc_V_11628_reg_1627;
wire   [7:0] ir_fu_1686_p2;
reg   [7:0] ir_reg_2992;
reg   [0:0] icmp_ln124_reg_2997_pp0_iter1_reg;
reg   [2:0] out_index_reg_3001;
wire   [7:0] a_V_fu_2048_p34;
reg   [7:0] a_V_reg_3016;
reg  signed [6:0] w_V_reg_3021;
reg  signed [6:0] w_V_9_reg_3026;
reg  signed [6:0] w_V_10_reg_3031;
reg  signed [6:0] w_V_11_reg_3036;
wire   [4:0] in_index_fu_2138_p3;
reg   [4:0] in_index_reg_3041;
wire   [7:0] acc_V_128_fu_2300_p3;
reg   [7:0] acc_V_128_reg_3046;
reg    ap_enable_reg_pp0_iter2;
wire   [7:0] acc_V_127_fu_2308_p3;
reg   [7:0] acc_V_127_reg_3052;
wire   [7:0] acc_V_126_fu_2316_p3;
reg   [7:0] acc_V_126_reg_3058;
wire   [7:0] acc_V_125_fu_2324_p3;
reg   [7:0] acc_V_125_reg_3064;
wire   [7:0] acc_V_124_fu_2332_p3;
reg   [7:0] acc_V_124_reg_3070;
wire   [7:0] acc_V_123_fu_2340_p3;
reg   [7:0] acc_V_123_reg_3076;
wire   [7:0] acc_V_122_fu_2348_p3;
reg   [7:0] acc_V_122_reg_3082;
wire   [7:0] acc_V_121_fu_2392_p3;
reg   [7:0] acc_V_121_reg_3088;
wire   [7:0] acc_V_136_fu_2492_p3;
reg   [7:0] acc_V_136_reg_3094;
wire   [7:0] acc_V_135_fu_2500_p3;
reg   [7:0] acc_V_135_reg_3100;
wire   [7:0] acc_V_134_fu_2508_p3;
reg   [7:0] acc_V_134_reg_3106;
wire   [7:0] acc_V_133_fu_2516_p3;
reg   [7:0] acc_V_133_reg_3112;
wire   [7:0] acc_V_132_fu_2524_p3;
reg   [7:0] acc_V_132_reg_3118;
wire   [7:0] acc_V_131_fu_2532_p3;
reg   [7:0] acc_V_131_reg_3124;
wire   [7:0] acc_V_130_fu_2540_p3;
reg   [7:0] acc_V_130_reg_3130;
wire   [7:0] acc_V_129_fu_2548_p3;
reg   [7:0] acc_V_129_reg_3136;
wire   [7:0] acc_V_144_fu_2672_p3;
reg   [7:0] acc_V_144_reg_3142;
wire   [7:0] acc_V_143_fu_2680_p3;
reg   [7:0] acc_V_143_reg_3148;
wire   [7:0] acc_V_142_fu_2688_p3;
reg   [7:0] acc_V_142_reg_3154;
wire   [7:0] acc_V_141_fu_2696_p3;
reg   [7:0] acc_V_141_reg_3160;
wire   [7:0] acc_V_140_fu_2704_p3;
reg   [7:0] acc_V_140_reg_3166;
wire   [7:0] acc_V_139_fu_2712_p3;
reg   [7:0] acc_V_139_reg_3172;
wire   [7:0] acc_V_138_fu_2720_p3;
reg   [7:0] acc_V_138_reg_3178;
wire   [7:0] acc_V_137_fu_2764_p3;
reg   [7:0] acc_V_137_reg_3184;
wire   [7:0] acc_V_152_fu_2864_p3;
reg   [7:0] acc_V_152_reg_3190;
wire   [7:0] acc_V_151_fu_2872_p3;
reg   [7:0] acc_V_151_reg_3196;
wire   [7:0] acc_V_150_fu_2880_p3;
reg   [7:0] acc_V_150_reg_3202;
wire   [7:0] acc_V_149_fu_2888_p3;
reg   [7:0] acc_V_149_reg_3208;
wire   [7:0] acc_V_148_fu_2896_p3;
reg   [7:0] acc_V_148_reg_3214;
wire   [7:0] acc_V_147_fu_2904_p3;
reg   [7:0] acc_V_147_reg_3220;
wire   [7:0] acc_V_146_fu_2912_p3;
reg   [7:0] acc_V_146_reg_3226;
wire   [7:0] acc_V_145_fu_2920_p3;
reg   [7:0] acc_V_145_reg_3232;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg   [7:0] ap_phi_mux_ir91_phi_fu_337_p6;
reg   [4:0] ap_phi_mux_in_index92_phi_fu_799_p6;
reg   [7:0] ap_phi_mux_data_V_56_phi_phi_fu_813_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_56_phi_reg_809;
reg   [7:0] ap_phi_mux_data_V_55_phi_phi_fu_825_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_55_phi_reg_821;
reg   [7:0] ap_phi_mux_data_V_54_phi_phi_fu_837_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_54_phi_reg_833;
reg   [7:0] ap_phi_mux_data_V_53_phi_phi_fu_849_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_53_phi_reg_845;
reg   [7:0] ap_phi_mux_data_V_52_phi_phi_fu_861_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_52_phi_reg_857;
reg   [7:0] ap_phi_mux_data_V_51_phi_phi_fu_873_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_51_phi_reg_869;
reg   [7:0] ap_phi_mux_data_V_50_phi_phi_fu_885_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_50_phi_reg_881;
reg   [7:0] ap_phi_mux_data_V_49_phi_phi_fu_897_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_49_phi_reg_893;
reg   [7:0] ap_phi_mux_data_V_48_phi_phi_fu_909_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_48_phi_reg_905;
reg   [7:0] ap_phi_mux_data_V_47_phi_phi_fu_921_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_47_phi_reg_917;
reg   [7:0] ap_phi_mux_data_V_46_phi_phi_fu_933_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_46_phi_reg_929;
reg   [7:0] ap_phi_mux_data_V_45_phi_phi_fu_945_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_45_phi_reg_941;
reg   [7:0] ap_phi_mux_data_V_44_phi_phi_fu_957_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_44_phi_reg_953;
reg   [7:0] ap_phi_mux_data_V_43_phi_phi_fu_969_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_43_phi_reg_965;
reg   [7:0] ap_phi_mux_data_V_42_phi_phi_fu_981_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_42_phi_reg_977;
reg   [7:0] ap_phi_mux_data_V_41_phi_phi_fu_993_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_41_phi_reg_989;
reg   [7:0] ap_phi_mux_data_V_40_phi_phi_fu_1005_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_40_phi_reg_1001;
reg   [7:0] ap_phi_mux_data_V_39_phi_phi_fu_1017_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_39_phi_reg_1013;
reg   [7:0] ap_phi_mux_data_V_38_phi_phi_fu_1029_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_38_phi_reg_1025;
reg   [7:0] ap_phi_mux_data_V_37_phi_phi_fu_1041_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_37_phi_reg_1037;
reg   [7:0] ap_phi_mux_data_V_36_phi_phi_fu_1053_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_36_phi_reg_1049;
reg   [7:0] ap_phi_mux_data_V_35_phi_phi_fu_1065_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_35_phi_reg_1061;
reg   [7:0] ap_phi_mux_data_V_34_phi_phi_fu_1077_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_34_phi_reg_1073;
reg   [7:0] ap_phi_mux_data_V_33_phi_phi_fu_1089_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_33_phi_reg_1085;
reg   [7:0] ap_phi_mux_data_V_32_phi_phi_fu_1101_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_32_phi_reg_1097;
reg   [7:0] ap_phi_mux_data_V_31_phi_phi_fu_1113_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_31_phi_reg_1109;
reg   [7:0] ap_phi_mux_data_V_30_phi_phi_fu_1125_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_30_phi_reg_1121;
reg   [7:0] ap_phi_mux_data_V_29_phi_phi_fu_1137_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_29_phi_reg_1133;
reg   [7:0] ap_phi_mux_data_V_57_phi_phi_fu_1149_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_57_phi_reg_1145;
reg   [7:0] ap_phi_mux_data_V_58_phi_phi_fu_1161_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_58_phi_reg_1157;
reg   [7:0] ap_phi_mux_data_V_59_phi_phi_fu_1173_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_59_phi_reg_1169;
reg   [7:0] ap_phi_mux_p_phi_phi_fu_1185_p4;
wire   [7:0] data_V_fu_1698_p1;
wire   [7:0] ap_phi_reg_pp0_iter1_p_phi_reg_1181;
reg   [7:0] ap_phi_mux_acc_V90_phi_fu_1197_p6;
reg   [7:0] ap_phi_mux_acc_V_8688_phi_fu_1211_p6;
reg   [7:0] ap_phi_mux_acc_V_8786_phi_fu_1225_p6;
reg   [7:0] ap_phi_mux_acc_V_8884_phi_fu_1239_p6;
reg   [7:0] ap_phi_mux_acc_V_8982_phi_fu_1253_p6;
reg   [7:0] ap_phi_mux_acc_V_9080_phi_fu_1267_p6;
reg   [7:0] ap_phi_mux_acc_V_9178_phi_fu_1281_p6;
reg   [7:0] ap_phi_mux_acc_V_9276_phi_fu_1295_p6;
reg   [7:0] ap_phi_mux_acc_V_9374_phi_fu_1309_p6;
reg   [7:0] ap_phi_mux_acc_V_9472_phi_fu_1323_p6;
reg   [7:0] ap_phi_mux_acc_V_9570_phi_fu_1337_p6;
reg   [7:0] ap_phi_mux_acc_V_9668_phi_fu_1351_p6;
reg   [7:0] ap_phi_mux_acc_V_9766_phi_fu_1365_p6;
reg   [7:0] ap_phi_mux_acc_V_9864_phi_fu_1379_p6;
reg   [7:0] ap_phi_mux_acc_V_9962_phi_fu_1393_p6;
reg   [7:0] ap_phi_mux_acc_V_10060_phi_fu_1407_p6;
reg   [7:0] ap_phi_mux_acc_V_10158_phi_fu_1421_p6;
reg   [7:0] ap_phi_mux_acc_V_10256_phi_fu_1435_p6;
reg   [7:0] ap_phi_mux_acc_V_10354_phi_fu_1449_p6;
reg   [7:0] ap_phi_mux_acc_V_10452_phi_fu_1463_p6;
reg   [7:0] ap_phi_mux_acc_V_10550_phi_fu_1477_p6;
reg   [7:0] ap_phi_mux_acc_V_10648_phi_fu_1491_p6;
reg   [7:0] ap_phi_mux_acc_V_10746_phi_fu_1505_p6;
reg   [7:0] ap_phi_mux_acc_V_10844_phi_fu_1519_p6;
reg   [7:0] ap_phi_mux_acc_V_10942_phi_fu_1533_p6;
reg   [7:0] ap_phi_mux_acc_V_11040_phi_fu_1547_p6;
reg   [7:0] ap_phi_mux_acc_V_11138_phi_fu_1561_p6;
reg   [7:0] ap_phi_mux_acc_V_11236_phi_fu_1575_p6;
reg   [7:0] ap_phi_mux_acc_V_11334_phi_fu_1589_p6;
reg   [7:0] ap_phi_mux_acc_V_11432_phi_fu_1603_p6;
reg   [7:0] ap_phi_mux_acc_V_11530_phi_fu_1617_p6;
reg   [7:0] ap_phi_mux_acc_V_11628_phi_fu_1631_p6;
wire   [63:0] zext_ln124_fu_1645_p1;
wire   [63:0] p_cast223_fu_1659_p1;
wire   [63:0] p_cast224_cast_cast_fu_1672_p1;
wire   [63:0] p_cast225_cast_cast_cast_cast_cast_fu_1681_p1;
reg    ap_block_pp0_stage0_01001;
wire  signed [8:0] tmp_fu_1651_p3;
wire   [8:0] ir91_cast_fu_1641_p1;
wire   [9:0] p_cast224_cast_fu_1664_p3;
wire  signed [9:0] p_cast225_cast_cast_cast_cast_fu_1677_p1;
wire   [5:0] zext_ln124_6_fu_2044_p1;
wire   [5:0] in_index_4_fu_2118_p2;
wire   [0:0] tmp_1_fu_2130_p3;
wire   [4:0] add_ln109_fu_2124_p2;
wire  signed [7:0] mul_ln1270_fu_2152_p0;
wire  signed [12:0] sext_ln1273_589_fu_2149_p1;
wire   [12:0] mul_ln1270_fu_2152_p2;
wire  signed [7:0] lhs_fu_2168_p10;
wire  signed [7:0] rhs_fu_2158_p4;
wire  signed [8:0] sext_ln813_fu_2189_p1;
wire  signed [8:0] sext_ln813_31_fu_2193_p1;
wire   [8:0] sub_ln1420_fu_2197_p2;
wire   [0:0] icmp_ln808_fu_2203_p2;
wire   [0:0] icmp_ln1420_fu_2238_p2;
wire   [0:0] icmp_ln808_11_fu_2233_p2;
wire   [0:0] icmp_ln808_10_fu_2228_p2;
wire   [0:0] or_ln808_9_fu_2250_p2;
wire   [0:0] or_ln808_fu_2244_p2;
wire   [0:0] icmp_ln808_9_fu_2223_p2;
wire   [0:0] icmp_ln808_8_fu_2218_p2;
wire   [0:0] icmp_ln808_7_fu_2213_p2;
wire   [0:0] icmp_ln808_6_fu_2208_p2;
wire   [0:0] or_ln808_12_fu_2268_p2;
wire   [0:0] or_ln808_11_fu_2262_p2;
wire   [0:0] or_ln808_13_fu_2274_p2;
wire   [0:0] or_ln808_10_fu_2256_p2;
wire   [0:0] or_ln808_14_fu_2280_p2;
wire   [7:0] acc_V_115_fu_2294_p2;
wire   [0:0] or_ln813_fu_2356_p2;
wire   [0:0] or_ln813_5_fu_2374_p2;
wire   [0:0] or_ln813_4_fu_2368_p2;
wire   [0:0] or_ln813_6_fu_2380_p2;
wire   [0:0] or_ln813_3_fu_2362_p2;
wire   [0:0] or_ln813_7_fu_2386_p2;
wire   [7:0] acc_V_114_fu_2286_p3;
wire  signed [7:0] mul_ln1270_24_fu_2403_p0;
wire   [12:0] mul_ln1270_24_fu_2403_p2;
wire  signed [7:0] lhs_9_fu_2419_p10;
wire  signed [7:0] rhs_9_fu_2409_p4;
wire  signed [8:0] sext_ln813_32_fu_2440_p1;
wire  signed [8:0] sext_ln813_33_fu_2444_p1;
wire   [8:0] sub_ln1420_9_fu_2448_p2;
wire   [0:0] icmp_ln1420_9_fu_2454_p2;
wire   [0:0] or_ln808_15_fu_2460_p2;
wire   [0:0] or_ln808_16_fu_2466_p2;
wire   [0:0] or_ln808_17_fu_2472_p2;
wire   [7:0] acc_V_116_fu_2486_p2;
wire   [7:0] acc_V_fu_2478_p3;
wire  signed [7:0] mul_ln1270_25_fu_2559_p0;
wire   [12:0] mul_ln1270_25_fu_2559_p2;
wire  signed [7:0] lhs_10_fu_2575_p10;
wire  signed [7:0] rhs_10_fu_2565_p4;
wire  signed [8:0] sext_ln813_34_fu_2596_p1;
wire  signed [8:0] sext_ln813_35_fu_2600_p1;
wire   [8:0] sub_ln1420_10_fu_2604_p2;
wire   [0:0] icmp_ln1420_10_fu_2610_p2;
wire   [0:0] or_ln808_19_fu_2622_p2;
wire   [0:0] or_ln808_18_fu_2616_p2;
wire   [0:0] or_ln808_22_fu_2640_p2;
wire   [0:0] or_ln808_21_fu_2634_p2;
wire   [0:0] or_ln808_23_fu_2646_p2;
wire   [0:0] or_ln808_20_fu_2628_p2;
wire   [0:0] or_ln808_24_fu_2652_p2;
wire   [7:0] acc_V_118_fu_2666_p2;
wire   [0:0] or_ln813_8_fu_2728_p2;
wire   [0:0] or_ln813_11_fu_2746_p2;
wire   [0:0] or_ln813_10_fu_2740_p2;
wire   [0:0] or_ln813_12_fu_2752_p2;
wire   [0:0] or_ln813_9_fu_2734_p2;
wire   [0:0] or_ln813_13_fu_2758_p2;
wire   [7:0] acc_V_117_fu_2658_p3;
wire  signed [7:0] mul_ln1270_26_fu_2775_p0;
wire   [12:0] mul_ln1270_26_fu_2775_p2;
wire  signed [7:0] lhs_11_fu_2791_p10;
wire  signed [7:0] rhs_11_fu_2781_p4;
wire  signed [8:0] sext_ln813_36_fu_2812_p1;
wire  signed [8:0] sext_ln813_37_fu_2816_p1;
wire   [8:0] sub_ln1420_11_fu_2820_p2;
wire   [0:0] icmp_ln1420_11_fu_2826_p2;
wire   [0:0] or_ln808_25_fu_2832_p2;
wire   [0:0] or_ln808_26_fu_2838_p2;
wire   [0:0] or_ln808_27_fu_2844_p2;
wire   [7:0] acc_V_120_fu_2858_p2;
wire   [7:0] acc_V_119_fu_2850_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_120;
reg    ap_condition_343;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s_outidx_1_ROMcdu #(
    .DataWidth( 3 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
outidx_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_1_address0),
    .ce0(outidx_1_ce0),
    .q0(outidx_1_q0)
);

myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s_w15_V_ROM_AUceu #(
    .DataWidth( 7 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
w15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w15_V_address0),
    .ce0(w15_V_ce0),
    .q0(w15_V_q0),
    .address1(w15_V_address1),
    .ce1(w15_V_ce1),
    .q1(w15_V_q1),
    .address2(w15_V_address2),
    .ce2(w15_V_ce2),
    .q2(w15_V_q2),
    .address3(w15_V_address3),
    .ce3(w15_V_ce3),
    .q3(w15_V_q3)
);

myproject_mux_325_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 8 ))
mux_325_8_1_1_U627(
    .din0(ap_phi_mux_p_phi_phi_fu_1185_p4),
    .din1(ap_phi_mux_data_V_57_phi_phi_fu_1149_p4),
    .din2(ap_phi_mux_data_V_29_phi_phi_fu_1137_p4),
    .din3(ap_phi_mux_data_V_30_phi_phi_fu_1125_p4),
    .din4(ap_phi_mux_data_V_31_phi_phi_fu_1113_p4),
    .din5(ap_phi_mux_data_V_32_phi_phi_fu_1101_p4),
    .din6(ap_phi_mux_data_V_33_phi_phi_fu_1089_p4),
    .din7(ap_phi_mux_data_V_34_phi_phi_fu_1077_p4),
    .din8(ap_phi_mux_data_V_35_phi_phi_fu_1065_p4),
    .din9(ap_phi_mux_data_V_36_phi_phi_fu_1053_p4),
    .din10(ap_phi_mux_data_V_37_phi_phi_fu_1041_p4),
    .din11(ap_phi_mux_data_V_38_phi_phi_fu_1029_p4),
    .din12(ap_phi_mux_data_V_39_phi_phi_fu_1017_p4),
    .din13(ap_phi_mux_data_V_40_phi_phi_fu_1005_p4),
    .din14(ap_phi_mux_data_V_41_phi_phi_fu_993_p4),
    .din15(ap_phi_mux_data_V_42_phi_phi_fu_981_p4),
    .din16(ap_phi_mux_data_V_43_phi_phi_fu_969_p4),
    .din17(ap_phi_mux_data_V_44_phi_phi_fu_957_p4),
    .din18(ap_phi_mux_data_V_45_phi_phi_fu_945_p4),
    .din19(ap_phi_mux_data_V_46_phi_phi_fu_933_p4),
    .din20(ap_phi_mux_data_V_47_phi_phi_fu_921_p4),
    .din21(ap_phi_mux_data_V_48_phi_phi_fu_909_p4),
    .din22(ap_phi_mux_data_V_49_phi_phi_fu_897_p4),
    .din23(ap_phi_mux_data_V_50_phi_phi_fu_885_p4),
    .din24(ap_phi_mux_data_V_51_phi_phi_fu_873_p4),
    .din25(ap_phi_mux_data_V_52_phi_phi_fu_861_p4),
    .din26(ap_phi_mux_data_V_53_phi_phi_fu_849_p4),
    .din27(ap_phi_mux_data_V_54_phi_phi_fu_837_p4),
    .din28(ap_phi_mux_data_V_55_phi_phi_fu_825_p4),
    .din29(ap_phi_mux_data_V_56_phi_phi_fu_813_p4),
    .din30(ap_phi_mux_data_V_59_phi_phi_fu_1173_p4),
    .din31(ap_phi_mux_data_V_58_phi_phi_fu_1161_p4),
    .din32(ap_phi_mux_in_index92_phi_fu_799_p6),
    .dout(a_V_fu_2048_p34)
);

myproject_mul_8s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8s_7s_13_1_1_U628(
    .din0(mul_ln1270_fu_2152_p0),
    .din1(w_V_reg_3021),
    .dout(mul_ln1270_fu_2152_p2)
);

myproject_mux_83_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_83_8_1_1_U629(
    .din0(ap_phi_mux_acc_V90_phi_fu_1197_p6),
    .din1(ap_phi_mux_acc_V_8688_phi_fu_1211_p6),
    .din2(ap_phi_mux_acc_V_8786_phi_fu_1225_p6),
    .din3(ap_phi_mux_acc_V_8884_phi_fu_1239_p6),
    .din4(ap_phi_mux_acc_V_8982_phi_fu_1253_p6),
    .din5(ap_phi_mux_acc_V_9080_phi_fu_1267_p6),
    .din6(ap_phi_mux_acc_V_9178_phi_fu_1281_p6),
    .din7(ap_phi_mux_acc_V_9276_phi_fu_1295_p6),
    .din8(out_index_reg_3001),
    .dout(lhs_fu_2168_p10)
);

myproject_mul_8s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8s_7s_13_1_1_U630(
    .din0(mul_ln1270_24_fu_2403_p0),
    .din1(w_V_9_reg_3026),
    .dout(mul_ln1270_24_fu_2403_p2)
);

myproject_mux_83_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_83_8_1_1_U631(
    .din0(ap_phi_mux_acc_V_9374_phi_fu_1309_p6),
    .din1(ap_phi_mux_acc_V_9472_phi_fu_1323_p6),
    .din2(ap_phi_mux_acc_V_9570_phi_fu_1337_p6),
    .din3(ap_phi_mux_acc_V_9668_phi_fu_1351_p6),
    .din4(ap_phi_mux_acc_V_9766_phi_fu_1365_p6),
    .din5(ap_phi_mux_acc_V_9864_phi_fu_1379_p6),
    .din6(ap_phi_mux_acc_V_9962_phi_fu_1393_p6),
    .din7(ap_phi_mux_acc_V_10060_phi_fu_1407_p6),
    .din8(out_index_reg_3001),
    .dout(lhs_9_fu_2419_p10)
);

myproject_mul_8s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8s_7s_13_1_1_U632(
    .din0(mul_ln1270_25_fu_2559_p0),
    .din1(w_V_10_reg_3031),
    .dout(mul_ln1270_25_fu_2559_p2)
);

myproject_mux_83_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_83_8_1_1_U633(
    .din0(ap_phi_mux_acc_V_10158_phi_fu_1421_p6),
    .din1(ap_phi_mux_acc_V_10256_phi_fu_1435_p6),
    .din2(ap_phi_mux_acc_V_10354_phi_fu_1449_p6),
    .din3(ap_phi_mux_acc_V_10452_phi_fu_1463_p6),
    .din4(ap_phi_mux_acc_V_10550_phi_fu_1477_p6),
    .din5(ap_phi_mux_acc_V_10648_phi_fu_1491_p6),
    .din6(ap_phi_mux_acc_V_10746_phi_fu_1505_p6),
    .din7(ap_phi_mux_acc_V_10844_phi_fu_1519_p6),
    .din8(out_index_reg_3001),
    .dout(lhs_10_fu_2575_p10)
);

myproject_mul_8s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8s_7s_13_1_1_U634(
    .din0(mul_ln1270_26_fu_2775_p0),
    .din1(w_V_11_reg_3036),
    .dout(mul_ln1270_26_fu_2775_p2)
);

myproject_mux_83_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_83_8_1_1_U635(
    .din0(ap_phi_mux_acc_V_10942_phi_fu_1533_p6),
    .din1(ap_phi_mux_acc_V_11040_phi_fu_1547_p6),
    .din2(ap_phi_mux_acc_V_11138_phi_fu_1561_p6),
    .din3(ap_phi_mux_acc_V_11236_phi_fu_1575_p6),
    .din4(ap_phi_mux_acc_V_11334_phi_fu_1589_p6),
    .din5(ap_phi_mux_acc_V_11432_phi_fu_1603_p6),
    .din6(ap_phi_mux_acc_V_11530_phi_fu_1617_p6),
    .din7(ap_phi_mux_acc_V_11628_phi_fu_1631_p6),
    .din8(out_index_reg_3001),
    .dout(lhs_11_fu_2791_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= real_start;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V90_reg_1193 <= acc_V_121_reg_3088;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V90_reg_1193 <= 8'd250;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_10060_reg_1403 <= acc_V_136_reg_3094;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_10060_reg_1403 <= 8'd16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_10158_reg_1417 <= acc_V_137_reg_3184;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_10158_reg_1417 <= 8'd250;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_10256_reg_1431 <= acc_V_138_reg_3178;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_10256_reg_1431 <= 8'd8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_10354_reg_1445 <= acc_V_139_reg_3172;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_10354_reg_1445 <= 8'd250;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_10452_reg_1459 <= acc_V_140_reg_3166;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_10452_reg_1459 <= 8'd6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_10550_reg_1473 <= acc_V_141_reg_3160;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_10550_reg_1473 <= 8'd250;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_10648_reg_1487 <= acc_V_142_reg_3154;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_10648_reg_1487 <= 8'd252;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_10746_reg_1501 <= acc_V_143_reg_3148;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_10746_reg_1501 <= 8'd244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_10844_reg_1515 <= acc_V_144_reg_3142;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_10844_reg_1515 <= 8'd252;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_10942_reg_1529 <= acc_V_145_reg_3232;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_10942_reg_1529 <= 8'd242;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_11040_reg_1543 <= acc_V_146_reg_3226;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_11040_reg_1543 <= 8'd244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_11138_reg_1557 <= acc_V_147_reg_3220;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_11138_reg_1557 <= 8'd242;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_11236_reg_1571 <= acc_V_148_reg_3214;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_11236_reg_1571 <= 8'd254;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_11334_reg_1585 <= acc_V_149_reg_3208;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_11334_reg_1585 <= 8'd252;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_11432_reg_1599 <= acc_V_150_reg_3202;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_11432_reg_1599 <= 8'd250;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_11530_reg_1613 <= acc_V_151_reg_3196;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_11530_reg_1613 <= 8'd248;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_11628_reg_1627 <= acc_V_152_reg_3190;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_11628_reg_1627 <= 8'd254;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_8688_reg_1207 <= acc_V_122_reg_3082;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_8688_reg_1207 <= 8'd246;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_8786_reg_1221 <= acc_V_123_reg_3076;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_8786_reg_1221 <= 8'd254;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_8884_reg_1235 <= acc_V_124_reg_3070;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_8884_reg_1235 <= 8'd4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_8982_reg_1249 <= acc_V_125_reg_3064;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_8982_reg_1249 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_9080_reg_1263 <= acc_V_126_reg_3058;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_9080_reg_1263 <= 8'd246;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_9178_reg_1277 <= acc_V_127_reg_3052;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_9178_reg_1277 <= 8'd4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_9276_reg_1291 <= acc_V_128_reg_3046;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_9276_reg_1291 <= 8'd250;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_9374_reg_1305 <= acc_V_129_reg_3136;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_9374_reg_1305 <= 8'd6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_9472_reg_1319 <= acc_V_130_reg_3130;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_9472_reg_1319 <= 8'd16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_9570_reg_1333 <= acc_V_131_reg_3124;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_9570_reg_1333 <= 8'd250;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_9668_reg_1347 <= acc_V_132_reg_3118;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_9668_reg_1347 <= 8'd254;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_9766_reg_1361 <= acc_V_133_reg_3112;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_9766_reg_1361 <= 8'd250;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_9864_reg_1375 <= acc_V_134_reg_3106;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_9864_reg_1375 <= 8'd246;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0))) begin
        acc_V_9962_reg_1389 <= acc_V_135_reg_3100;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_9962_reg_1389 <= 8'd250;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_29_phi_reg_1133 <= data_V_29_phi_reg_1133;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_29_phi_reg_1133 <= {{layer14_out_dout[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_29_phi_reg_1133 <= ap_phi_reg_pp0_iter1_data_V_29_phi_reg_1133;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_30_phi_reg_1121 <= data_V_30_phi_reg_1121;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_30_phi_reg_1121 <= {{layer14_out_dout[31:24]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_30_phi_reg_1121 <= ap_phi_reg_pp0_iter1_data_V_30_phi_reg_1121;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_31_phi_reg_1109 <= data_V_31_phi_reg_1109;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_31_phi_reg_1109 <= {{layer14_out_dout[39:32]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_31_phi_reg_1109 <= ap_phi_reg_pp0_iter1_data_V_31_phi_reg_1109;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_32_phi_reg_1097 <= data_V_32_phi_reg_1097;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_32_phi_reg_1097 <= {{layer14_out_dout[47:40]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_32_phi_reg_1097 <= ap_phi_reg_pp0_iter1_data_V_32_phi_reg_1097;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_33_phi_reg_1085 <= data_V_33_phi_reg_1085;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_33_phi_reg_1085 <= {{layer14_out_dout[55:48]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_33_phi_reg_1085 <= ap_phi_reg_pp0_iter1_data_V_33_phi_reg_1085;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_34_phi_reg_1073 <= data_V_34_phi_reg_1073;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_34_phi_reg_1073 <= {{layer14_out_dout[63:56]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_34_phi_reg_1073 <= ap_phi_reg_pp0_iter1_data_V_34_phi_reg_1073;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_35_phi_reg_1061 <= data_V_35_phi_reg_1061;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_35_phi_reg_1061 <= {{layer14_out_dout[71:64]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_35_phi_reg_1061 <= ap_phi_reg_pp0_iter1_data_V_35_phi_reg_1061;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_36_phi_reg_1049 <= data_V_36_phi_reg_1049;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_36_phi_reg_1049 <= {{layer14_out_dout[79:72]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_36_phi_reg_1049 <= ap_phi_reg_pp0_iter1_data_V_36_phi_reg_1049;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_37_phi_reg_1037 <= data_V_37_phi_reg_1037;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_37_phi_reg_1037 <= {{layer14_out_dout[87:80]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_37_phi_reg_1037 <= ap_phi_reg_pp0_iter1_data_V_37_phi_reg_1037;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_38_phi_reg_1025 <= data_V_38_phi_reg_1025;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_38_phi_reg_1025 <= {{layer14_out_dout[95:88]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_38_phi_reg_1025 <= ap_phi_reg_pp0_iter1_data_V_38_phi_reg_1025;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_39_phi_reg_1013 <= data_V_39_phi_reg_1013;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_39_phi_reg_1013 <= {{layer14_out_dout[103:96]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_39_phi_reg_1013 <= ap_phi_reg_pp0_iter1_data_V_39_phi_reg_1013;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_40_phi_reg_1001 <= data_V_40_phi_reg_1001;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_40_phi_reg_1001 <= {{layer14_out_dout[111:104]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_40_phi_reg_1001 <= ap_phi_reg_pp0_iter1_data_V_40_phi_reg_1001;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_41_phi_reg_989 <= data_V_41_phi_reg_989;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_41_phi_reg_989 <= {{layer14_out_dout[119:112]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_41_phi_reg_989 <= ap_phi_reg_pp0_iter1_data_V_41_phi_reg_989;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_42_phi_reg_977 <= data_V_42_phi_reg_977;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_42_phi_reg_977 <= {{layer14_out_dout[127:120]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_42_phi_reg_977 <= ap_phi_reg_pp0_iter1_data_V_42_phi_reg_977;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_43_phi_reg_965 <= data_V_43_phi_reg_965;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_43_phi_reg_965 <= {{layer14_out_dout[135:128]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_43_phi_reg_965 <= ap_phi_reg_pp0_iter1_data_V_43_phi_reg_965;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_44_phi_reg_953 <= data_V_44_phi_reg_953;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_44_phi_reg_953 <= {{layer14_out_dout[143:136]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_44_phi_reg_953 <= ap_phi_reg_pp0_iter1_data_V_44_phi_reg_953;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_45_phi_reg_941 <= data_V_45_phi_reg_941;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_45_phi_reg_941 <= {{layer14_out_dout[151:144]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_45_phi_reg_941 <= ap_phi_reg_pp0_iter1_data_V_45_phi_reg_941;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_46_phi_reg_929 <= data_V_46_phi_reg_929;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_46_phi_reg_929 <= {{layer14_out_dout[159:152]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_46_phi_reg_929 <= ap_phi_reg_pp0_iter1_data_V_46_phi_reg_929;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_47_phi_reg_917 <= data_V_47_phi_reg_917;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_47_phi_reg_917 <= {{layer14_out_dout[167:160]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_47_phi_reg_917 <= ap_phi_reg_pp0_iter1_data_V_47_phi_reg_917;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_48_phi_reg_905 <= data_V_48_phi_reg_905;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_48_phi_reg_905 <= {{layer14_out_dout[175:168]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_48_phi_reg_905 <= ap_phi_reg_pp0_iter1_data_V_48_phi_reg_905;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_49_phi_reg_893 <= data_V_49_phi_reg_893;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_49_phi_reg_893 <= {{layer14_out_dout[183:176]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_49_phi_reg_893 <= ap_phi_reg_pp0_iter1_data_V_49_phi_reg_893;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_50_phi_reg_881 <= data_V_50_phi_reg_881;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_50_phi_reg_881 <= {{layer14_out_dout[191:184]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_50_phi_reg_881 <= ap_phi_reg_pp0_iter1_data_V_50_phi_reg_881;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_51_phi_reg_869 <= data_V_51_phi_reg_869;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_51_phi_reg_869 <= {{layer14_out_dout[199:192]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_51_phi_reg_869 <= ap_phi_reg_pp0_iter1_data_V_51_phi_reg_869;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_52_phi_reg_857 <= data_V_52_phi_reg_857;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_52_phi_reg_857 <= {{layer14_out_dout[207:200]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_52_phi_reg_857 <= ap_phi_reg_pp0_iter1_data_V_52_phi_reg_857;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_53_phi_reg_845 <= data_V_53_phi_reg_845;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_53_phi_reg_845 <= {{layer14_out_dout[215:208]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_53_phi_reg_845 <= ap_phi_reg_pp0_iter1_data_V_53_phi_reg_845;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_54_phi_reg_833 <= data_V_54_phi_reg_833;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_54_phi_reg_833 <= {{layer14_out_dout[223:216]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_54_phi_reg_833 <= ap_phi_reg_pp0_iter1_data_V_54_phi_reg_833;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_55_phi_reg_821 <= data_V_55_phi_reg_821;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_55_phi_reg_821 <= {{layer14_out_dout[231:224]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_55_phi_reg_821 <= ap_phi_reg_pp0_iter1_data_V_55_phi_reg_821;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_56_phi_reg_809 <= data_V_56_phi_reg_809;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_56_phi_reg_809 <= {{layer14_out_dout[239:232]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_56_phi_reg_809 <= ap_phi_reg_pp0_iter1_data_V_56_phi_reg_809;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_57_phi_reg_1145 <= data_V_57_phi_reg_1145;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_57_phi_reg_1145 <= {{layer14_out_dout[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_57_phi_reg_1145 <= ap_phi_reg_pp0_iter1_data_V_57_phi_reg_1145;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_58_phi_reg_1157 <= data_V_58_phi_reg_1157;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_58_phi_reg_1157 <= {{layer14_out_dout[255:248]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_58_phi_reg_1157 <= ap_phi_reg_pp0_iter1_data_V_58_phi_reg_1157;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            data_V_59_phi_reg_1169 <= data_V_59_phi_reg_1169;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            data_V_59_phi_reg_1169 <= {{layer14_out_dout[247:240]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_59_phi_reg_1169 <= ap_phi_reg_pp0_iter1_data_V_59_phi_reg_1169;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter1_reg == 1'd0))) begin
        do_init_reg_317 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter1_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_317 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter1_reg == 1'd0))) begin
        in_index92_reg_795 <= in_index_reg_3041;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter1_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index92_reg_795 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_2997 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir91_reg_333 <= ir_reg_2992;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_2997 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        ir91_reg_333 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
            p_phi_reg_1181 <= p_phi_reg_1181;
        end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
            p_phi_reg_1181 <= data_V_fu_1698_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_1181 <= ap_phi_reg_pp0_iter1_p_phi_reg_1181;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_V_reg_3016 <= a_V_fu_2048_p34;
        icmp_ln124_reg_2997 <= icmp_ln124_fu_1692_p2;
        icmp_ln124_reg_2997_pp0_iter1_reg <= icmp_ln124_reg_2997;
        out_index_reg_3001 <= outidx_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_V_121_reg_3088 <= acc_V_121_fu_2392_p3;
        acc_V_122_reg_3082 <= acc_V_122_fu_2348_p3;
        acc_V_123_reg_3076 <= acc_V_123_fu_2340_p3;
        acc_V_124_reg_3070 <= acc_V_124_fu_2332_p3;
        acc_V_125_reg_3064 <= acc_V_125_fu_2324_p3;
        acc_V_126_reg_3058 <= acc_V_126_fu_2316_p3;
        acc_V_127_reg_3052 <= acc_V_127_fu_2308_p3;
        acc_V_128_reg_3046 <= acc_V_128_fu_2300_p3;
        acc_V_129_reg_3136 <= acc_V_129_fu_2548_p3;
        acc_V_130_reg_3130 <= acc_V_130_fu_2540_p3;
        acc_V_131_reg_3124 <= acc_V_131_fu_2532_p3;
        acc_V_132_reg_3118 <= acc_V_132_fu_2524_p3;
        acc_V_133_reg_3112 <= acc_V_133_fu_2516_p3;
        acc_V_134_reg_3106 <= acc_V_134_fu_2508_p3;
        acc_V_135_reg_3100 <= acc_V_135_fu_2500_p3;
        acc_V_136_reg_3094 <= acc_V_136_fu_2492_p3;
        acc_V_137_reg_3184 <= acc_V_137_fu_2764_p3;
        acc_V_138_reg_3178 <= acc_V_138_fu_2720_p3;
        acc_V_139_reg_3172 <= acc_V_139_fu_2712_p3;
        acc_V_140_reg_3166 <= acc_V_140_fu_2704_p3;
        acc_V_141_reg_3160 <= acc_V_141_fu_2696_p3;
        acc_V_142_reg_3154 <= acc_V_142_fu_2688_p3;
        acc_V_143_reg_3148 <= acc_V_143_fu_2680_p3;
        acc_V_144_reg_3142 <= acc_V_144_fu_2672_p3;
        acc_V_145_reg_3232 <= acc_V_145_fu_2920_p3;
        acc_V_146_reg_3226 <= acc_V_146_fu_2912_p3;
        acc_V_147_reg_3220 <= acc_V_147_fu_2904_p3;
        acc_V_148_reg_3214 <= acc_V_148_fu_2896_p3;
        acc_V_149_reg_3208 <= acc_V_149_fu_2888_p3;
        acc_V_150_reg_3202 <= acc_V_150_fu_2880_p3;
        acc_V_151_reg_3196 <= acc_V_151_fu_2872_p3;
        acc_V_152_reg_3190 <= acc_V_152_fu_2864_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln124_reg_2997_pp0_iter2_reg <= icmp_ln124_reg_2997_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_3041 <= in_index_fu_2138_p3;
        w_V_10_reg_3031 <= w15_V_q1;
        w_V_11_reg_3036 <= w15_V_q0;
        w_V_9_reg_3026 <= w15_V_q2;
        w_V_reg_3021 <= w15_V_q3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir_reg_2992 <= ir_fu_1686_p2;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V90_phi_fu_1197_p6 = 8'd250;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V90_phi_fu_1197_p6 = acc_V_121_reg_3088;
        end else begin
            ap_phi_mux_acc_V90_phi_fu_1197_p6 = acc_V90_reg_1193;
        end
    end else begin
        ap_phi_mux_acc_V90_phi_fu_1197_p6 = acc_V90_reg_1193;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_10060_phi_fu_1407_p6 = 8'd16;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_10060_phi_fu_1407_p6 = acc_V_136_reg_3094;
        end else begin
            ap_phi_mux_acc_V_10060_phi_fu_1407_p6 = acc_V_10060_reg_1403;
        end
    end else begin
        ap_phi_mux_acc_V_10060_phi_fu_1407_p6 = acc_V_10060_reg_1403;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_10158_phi_fu_1421_p6 = 8'd250;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_10158_phi_fu_1421_p6 = acc_V_137_reg_3184;
        end else begin
            ap_phi_mux_acc_V_10158_phi_fu_1421_p6 = acc_V_10158_reg_1417;
        end
    end else begin
        ap_phi_mux_acc_V_10158_phi_fu_1421_p6 = acc_V_10158_reg_1417;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_10256_phi_fu_1435_p6 = 8'd8;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_10256_phi_fu_1435_p6 = acc_V_138_reg_3178;
        end else begin
            ap_phi_mux_acc_V_10256_phi_fu_1435_p6 = acc_V_10256_reg_1431;
        end
    end else begin
        ap_phi_mux_acc_V_10256_phi_fu_1435_p6 = acc_V_10256_reg_1431;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_10354_phi_fu_1449_p6 = 8'd250;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_10354_phi_fu_1449_p6 = acc_V_139_reg_3172;
        end else begin
            ap_phi_mux_acc_V_10354_phi_fu_1449_p6 = acc_V_10354_reg_1445;
        end
    end else begin
        ap_phi_mux_acc_V_10354_phi_fu_1449_p6 = acc_V_10354_reg_1445;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_10452_phi_fu_1463_p6 = 8'd6;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_10452_phi_fu_1463_p6 = acc_V_140_reg_3166;
        end else begin
            ap_phi_mux_acc_V_10452_phi_fu_1463_p6 = acc_V_10452_reg_1459;
        end
    end else begin
        ap_phi_mux_acc_V_10452_phi_fu_1463_p6 = acc_V_10452_reg_1459;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_10550_phi_fu_1477_p6 = 8'd250;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_10550_phi_fu_1477_p6 = acc_V_141_reg_3160;
        end else begin
            ap_phi_mux_acc_V_10550_phi_fu_1477_p6 = acc_V_10550_reg_1473;
        end
    end else begin
        ap_phi_mux_acc_V_10550_phi_fu_1477_p6 = acc_V_10550_reg_1473;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_10648_phi_fu_1491_p6 = 8'd252;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_10648_phi_fu_1491_p6 = acc_V_142_reg_3154;
        end else begin
            ap_phi_mux_acc_V_10648_phi_fu_1491_p6 = acc_V_10648_reg_1487;
        end
    end else begin
        ap_phi_mux_acc_V_10648_phi_fu_1491_p6 = acc_V_10648_reg_1487;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_10746_phi_fu_1505_p6 = 8'd244;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_10746_phi_fu_1505_p6 = acc_V_143_reg_3148;
        end else begin
            ap_phi_mux_acc_V_10746_phi_fu_1505_p6 = acc_V_10746_reg_1501;
        end
    end else begin
        ap_phi_mux_acc_V_10746_phi_fu_1505_p6 = acc_V_10746_reg_1501;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_10844_phi_fu_1519_p6 = 8'd252;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_10844_phi_fu_1519_p6 = acc_V_144_reg_3142;
        end else begin
            ap_phi_mux_acc_V_10844_phi_fu_1519_p6 = acc_V_10844_reg_1515;
        end
    end else begin
        ap_phi_mux_acc_V_10844_phi_fu_1519_p6 = acc_V_10844_reg_1515;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_10942_phi_fu_1533_p6 = 8'd242;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_10942_phi_fu_1533_p6 = acc_V_145_reg_3232;
        end else begin
            ap_phi_mux_acc_V_10942_phi_fu_1533_p6 = acc_V_10942_reg_1529;
        end
    end else begin
        ap_phi_mux_acc_V_10942_phi_fu_1533_p6 = acc_V_10942_reg_1529;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_11040_phi_fu_1547_p6 = 8'd244;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_11040_phi_fu_1547_p6 = acc_V_146_reg_3226;
        end else begin
            ap_phi_mux_acc_V_11040_phi_fu_1547_p6 = acc_V_11040_reg_1543;
        end
    end else begin
        ap_phi_mux_acc_V_11040_phi_fu_1547_p6 = acc_V_11040_reg_1543;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_11138_phi_fu_1561_p6 = 8'd242;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_11138_phi_fu_1561_p6 = acc_V_147_reg_3220;
        end else begin
            ap_phi_mux_acc_V_11138_phi_fu_1561_p6 = acc_V_11138_reg_1557;
        end
    end else begin
        ap_phi_mux_acc_V_11138_phi_fu_1561_p6 = acc_V_11138_reg_1557;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_11236_phi_fu_1575_p6 = 8'd254;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_11236_phi_fu_1575_p6 = acc_V_148_reg_3214;
        end else begin
            ap_phi_mux_acc_V_11236_phi_fu_1575_p6 = acc_V_11236_reg_1571;
        end
    end else begin
        ap_phi_mux_acc_V_11236_phi_fu_1575_p6 = acc_V_11236_reg_1571;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_11334_phi_fu_1589_p6 = 8'd252;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_11334_phi_fu_1589_p6 = acc_V_149_reg_3208;
        end else begin
            ap_phi_mux_acc_V_11334_phi_fu_1589_p6 = acc_V_11334_reg_1585;
        end
    end else begin
        ap_phi_mux_acc_V_11334_phi_fu_1589_p6 = acc_V_11334_reg_1585;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_11432_phi_fu_1603_p6 = 8'd250;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_11432_phi_fu_1603_p6 = acc_V_150_reg_3202;
        end else begin
            ap_phi_mux_acc_V_11432_phi_fu_1603_p6 = acc_V_11432_reg_1599;
        end
    end else begin
        ap_phi_mux_acc_V_11432_phi_fu_1603_p6 = acc_V_11432_reg_1599;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_11530_phi_fu_1617_p6 = 8'd248;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_11530_phi_fu_1617_p6 = acc_V_151_reg_3196;
        end else begin
            ap_phi_mux_acc_V_11530_phi_fu_1617_p6 = acc_V_11530_reg_1613;
        end
    end else begin
        ap_phi_mux_acc_V_11530_phi_fu_1617_p6 = acc_V_11530_reg_1613;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_11628_phi_fu_1631_p6 = 8'd254;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_11628_phi_fu_1631_p6 = acc_V_152_reg_3190;
        end else begin
            ap_phi_mux_acc_V_11628_phi_fu_1631_p6 = acc_V_11628_reg_1627;
        end
    end else begin
        ap_phi_mux_acc_V_11628_phi_fu_1631_p6 = acc_V_11628_reg_1627;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_8688_phi_fu_1211_p6 = 8'd246;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_8688_phi_fu_1211_p6 = acc_V_122_reg_3082;
        end else begin
            ap_phi_mux_acc_V_8688_phi_fu_1211_p6 = acc_V_8688_reg_1207;
        end
    end else begin
        ap_phi_mux_acc_V_8688_phi_fu_1211_p6 = acc_V_8688_reg_1207;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_8786_phi_fu_1225_p6 = 8'd254;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_8786_phi_fu_1225_p6 = acc_V_123_reg_3076;
        end else begin
            ap_phi_mux_acc_V_8786_phi_fu_1225_p6 = acc_V_8786_reg_1221;
        end
    end else begin
        ap_phi_mux_acc_V_8786_phi_fu_1225_p6 = acc_V_8786_reg_1221;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_8884_phi_fu_1239_p6 = 8'd4;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_8884_phi_fu_1239_p6 = acc_V_124_reg_3070;
        end else begin
            ap_phi_mux_acc_V_8884_phi_fu_1239_p6 = acc_V_8884_reg_1235;
        end
    end else begin
        ap_phi_mux_acc_V_8884_phi_fu_1239_p6 = acc_V_8884_reg_1235;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_8982_phi_fu_1253_p6 = 8'd0;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_8982_phi_fu_1253_p6 = acc_V_125_reg_3064;
        end else begin
            ap_phi_mux_acc_V_8982_phi_fu_1253_p6 = acc_V_8982_reg_1249;
        end
    end else begin
        ap_phi_mux_acc_V_8982_phi_fu_1253_p6 = acc_V_8982_reg_1249;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_9080_phi_fu_1267_p6 = 8'd246;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_9080_phi_fu_1267_p6 = acc_V_126_reg_3058;
        end else begin
            ap_phi_mux_acc_V_9080_phi_fu_1267_p6 = acc_V_9080_reg_1263;
        end
    end else begin
        ap_phi_mux_acc_V_9080_phi_fu_1267_p6 = acc_V_9080_reg_1263;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_9178_phi_fu_1281_p6 = 8'd4;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_9178_phi_fu_1281_p6 = acc_V_127_reg_3052;
        end else begin
            ap_phi_mux_acc_V_9178_phi_fu_1281_p6 = acc_V_9178_reg_1277;
        end
    end else begin
        ap_phi_mux_acc_V_9178_phi_fu_1281_p6 = acc_V_9178_reg_1277;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_9276_phi_fu_1295_p6 = 8'd250;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_9276_phi_fu_1295_p6 = acc_V_128_reg_3046;
        end else begin
            ap_phi_mux_acc_V_9276_phi_fu_1295_p6 = acc_V_9276_reg_1291;
        end
    end else begin
        ap_phi_mux_acc_V_9276_phi_fu_1295_p6 = acc_V_9276_reg_1291;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_9374_phi_fu_1309_p6 = 8'd6;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_9374_phi_fu_1309_p6 = acc_V_129_reg_3136;
        end else begin
            ap_phi_mux_acc_V_9374_phi_fu_1309_p6 = acc_V_9374_reg_1305;
        end
    end else begin
        ap_phi_mux_acc_V_9374_phi_fu_1309_p6 = acc_V_9374_reg_1305;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_9472_phi_fu_1323_p6 = 8'd16;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_9472_phi_fu_1323_p6 = acc_V_130_reg_3130;
        end else begin
            ap_phi_mux_acc_V_9472_phi_fu_1323_p6 = acc_V_9472_reg_1319;
        end
    end else begin
        ap_phi_mux_acc_V_9472_phi_fu_1323_p6 = acc_V_9472_reg_1319;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_9570_phi_fu_1337_p6 = 8'd250;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_9570_phi_fu_1337_p6 = acc_V_131_reg_3124;
        end else begin
            ap_phi_mux_acc_V_9570_phi_fu_1337_p6 = acc_V_9570_reg_1333;
        end
    end else begin
        ap_phi_mux_acc_V_9570_phi_fu_1337_p6 = acc_V_9570_reg_1333;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_9668_phi_fu_1351_p6 = 8'd254;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_9668_phi_fu_1351_p6 = acc_V_132_reg_3118;
        end else begin
            ap_phi_mux_acc_V_9668_phi_fu_1351_p6 = acc_V_9668_reg_1347;
        end
    end else begin
        ap_phi_mux_acc_V_9668_phi_fu_1351_p6 = acc_V_9668_reg_1347;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_9766_phi_fu_1365_p6 = 8'd250;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_9766_phi_fu_1365_p6 = acc_V_133_reg_3112;
        end else begin
            ap_phi_mux_acc_V_9766_phi_fu_1365_p6 = acc_V_9766_reg_1361;
        end
    end else begin
        ap_phi_mux_acc_V_9766_phi_fu_1365_p6 = acc_V_9766_reg_1361;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_9864_phi_fu_1379_p6 = 8'd246;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_9864_phi_fu_1379_p6 = acc_V_134_reg_3106;
        end else begin
            ap_phi_mux_acc_V_9864_phi_fu_1379_p6 = acc_V_9864_reg_1375;
        end
    end else begin
        ap_phi_mux_acc_V_9864_phi_fu_1379_p6 = acc_V_9864_reg_1375;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_9962_phi_fu_1393_p6 = 8'd250;
        end else if ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_9962_phi_fu_1393_p6 = acc_V_135_reg_3100;
        end else begin
            ap_phi_mux_acc_V_9962_phi_fu_1393_p6 = acc_V_9962_reg_1389;
        end
    end else begin
        ap_phi_mux_acc_V_9962_phi_fu_1393_p6 = acc_V_9962_reg_1389;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_29_phi_phi_fu_1137_p4 = data_V_29_phi_reg_1133;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_29_phi_phi_fu_1137_p4 = {{layer14_out_dout[23:16]}};
    end else begin
        ap_phi_mux_data_V_29_phi_phi_fu_1137_p4 = ap_phi_reg_pp0_iter1_data_V_29_phi_reg_1133;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_30_phi_phi_fu_1125_p4 = data_V_30_phi_reg_1121;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_30_phi_phi_fu_1125_p4 = {{layer14_out_dout[31:24]}};
    end else begin
        ap_phi_mux_data_V_30_phi_phi_fu_1125_p4 = ap_phi_reg_pp0_iter1_data_V_30_phi_reg_1121;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_31_phi_phi_fu_1113_p4 = data_V_31_phi_reg_1109;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_31_phi_phi_fu_1113_p4 = {{layer14_out_dout[39:32]}};
    end else begin
        ap_phi_mux_data_V_31_phi_phi_fu_1113_p4 = ap_phi_reg_pp0_iter1_data_V_31_phi_reg_1109;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_32_phi_phi_fu_1101_p4 = data_V_32_phi_reg_1097;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_32_phi_phi_fu_1101_p4 = {{layer14_out_dout[47:40]}};
    end else begin
        ap_phi_mux_data_V_32_phi_phi_fu_1101_p4 = ap_phi_reg_pp0_iter1_data_V_32_phi_reg_1097;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_33_phi_phi_fu_1089_p4 = data_V_33_phi_reg_1085;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_33_phi_phi_fu_1089_p4 = {{layer14_out_dout[55:48]}};
    end else begin
        ap_phi_mux_data_V_33_phi_phi_fu_1089_p4 = ap_phi_reg_pp0_iter1_data_V_33_phi_reg_1085;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_34_phi_phi_fu_1077_p4 = data_V_34_phi_reg_1073;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_34_phi_phi_fu_1077_p4 = {{layer14_out_dout[63:56]}};
    end else begin
        ap_phi_mux_data_V_34_phi_phi_fu_1077_p4 = ap_phi_reg_pp0_iter1_data_V_34_phi_reg_1073;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_35_phi_phi_fu_1065_p4 = data_V_35_phi_reg_1061;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_35_phi_phi_fu_1065_p4 = {{layer14_out_dout[71:64]}};
    end else begin
        ap_phi_mux_data_V_35_phi_phi_fu_1065_p4 = ap_phi_reg_pp0_iter1_data_V_35_phi_reg_1061;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_36_phi_phi_fu_1053_p4 = data_V_36_phi_reg_1049;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_36_phi_phi_fu_1053_p4 = {{layer14_out_dout[79:72]}};
    end else begin
        ap_phi_mux_data_V_36_phi_phi_fu_1053_p4 = ap_phi_reg_pp0_iter1_data_V_36_phi_reg_1049;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_37_phi_phi_fu_1041_p4 = data_V_37_phi_reg_1037;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_37_phi_phi_fu_1041_p4 = {{layer14_out_dout[87:80]}};
    end else begin
        ap_phi_mux_data_V_37_phi_phi_fu_1041_p4 = ap_phi_reg_pp0_iter1_data_V_37_phi_reg_1037;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_38_phi_phi_fu_1029_p4 = data_V_38_phi_reg_1025;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_38_phi_phi_fu_1029_p4 = {{layer14_out_dout[95:88]}};
    end else begin
        ap_phi_mux_data_V_38_phi_phi_fu_1029_p4 = ap_phi_reg_pp0_iter1_data_V_38_phi_reg_1025;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_39_phi_phi_fu_1017_p4 = data_V_39_phi_reg_1013;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_39_phi_phi_fu_1017_p4 = {{layer14_out_dout[103:96]}};
    end else begin
        ap_phi_mux_data_V_39_phi_phi_fu_1017_p4 = ap_phi_reg_pp0_iter1_data_V_39_phi_reg_1013;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_40_phi_phi_fu_1005_p4 = data_V_40_phi_reg_1001;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_40_phi_phi_fu_1005_p4 = {{layer14_out_dout[111:104]}};
    end else begin
        ap_phi_mux_data_V_40_phi_phi_fu_1005_p4 = ap_phi_reg_pp0_iter1_data_V_40_phi_reg_1001;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_41_phi_phi_fu_993_p4 = data_V_41_phi_reg_989;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_41_phi_phi_fu_993_p4 = {{layer14_out_dout[119:112]}};
    end else begin
        ap_phi_mux_data_V_41_phi_phi_fu_993_p4 = ap_phi_reg_pp0_iter1_data_V_41_phi_reg_989;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_42_phi_phi_fu_981_p4 = data_V_42_phi_reg_977;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_42_phi_phi_fu_981_p4 = {{layer14_out_dout[127:120]}};
    end else begin
        ap_phi_mux_data_V_42_phi_phi_fu_981_p4 = ap_phi_reg_pp0_iter1_data_V_42_phi_reg_977;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_43_phi_phi_fu_969_p4 = data_V_43_phi_reg_965;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_43_phi_phi_fu_969_p4 = {{layer14_out_dout[135:128]}};
    end else begin
        ap_phi_mux_data_V_43_phi_phi_fu_969_p4 = ap_phi_reg_pp0_iter1_data_V_43_phi_reg_965;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_44_phi_phi_fu_957_p4 = data_V_44_phi_reg_953;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_44_phi_phi_fu_957_p4 = {{layer14_out_dout[143:136]}};
    end else begin
        ap_phi_mux_data_V_44_phi_phi_fu_957_p4 = ap_phi_reg_pp0_iter1_data_V_44_phi_reg_953;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_45_phi_phi_fu_945_p4 = data_V_45_phi_reg_941;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_45_phi_phi_fu_945_p4 = {{layer14_out_dout[151:144]}};
    end else begin
        ap_phi_mux_data_V_45_phi_phi_fu_945_p4 = ap_phi_reg_pp0_iter1_data_V_45_phi_reg_941;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_46_phi_phi_fu_933_p4 = data_V_46_phi_reg_929;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_46_phi_phi_fu_933_p4 = {{layer14_out_dout[159:152]}};
    end else begin
        ap_phi_mux_data_V_46_phi_phi_fu_933_p4 = ap_phi_reg_pp0_iter1_data_V_46_phi_reg_929;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_47_phi_phi_fu_921_p4 = data_V_47_phi_reg_917;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_47_phi_phi_fu_921_p4 = {{layer14_out_dout[167:160]}};
    end else begin
        ap_phi_mux_data_V_47_phi_phi_fu_921_p4 = ap_phi_reg_pp0_iter1_data_V_47_phi_reg_917;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_48_phi_phi_fu_909_p4 = data_V_48_phi_reg_905;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_48_phi_phi_fu_909_p4 = {{layer14_out_dout[175:168]}};
    end else begin
        ap_phi_mux_data_V_48_phi_phi_fu_909_p4 = ap_phi_reg_pp0_iter1_data_V_48_phi_reg_905;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_49_phi_phi_fu_897_p4 = data_V_49_phi_reg_893;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_49_phi_phi_fu_897_p4 = {{layer14_out_dout[183:176]}};
    end else begin
        ap_phi_mux_data_V_49_phi_phi_fu_897_p4 = ap_phi_reg_pp0_iter1_data_V_49_phi_reg_893;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_50_phi_phi_fu_885_p4 = data_V_50_phi_reg_881;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_50_phi_phi_fu_885_p4 = {{layer14_out_dout[191:184]}};
    end else begin
        ap_phi_mux_data_V_50_phi_phi_fu_885_p4 = ap_phi_reg_pp0_iter1_data_V_50_phi_reg_881;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_51_phi_phi_fu_873_p4 = data_V_51_phi_reg_869;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_51_phi_phi_fu_873_p4 = {{layer14_out_dout[199:192]}};
    end else begin
        ap_phi_mux_data_V_51_phi_phi_fu_873_p4 = ap_phi_reg_pp0_iter1_data_V_51_phi_reg_869;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_52_phi_phi_fu_861_p4 = data_V_52_phi_reg_857;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_52_phi_phi_fu_861_p4 = {{layer14_out_dout[207:200]}};
    end else begin
        ap_phi_mux_data_V_52_phi_phi_fu_861_p4 = ap_phi_reg_pp0_iter1_data_V_52_phi_reg_857;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_53_phi_phi_fu_849_p4 = data_V_53_phi_reg_845;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_53_phi_phi_fu_849_p4 = {{layer14_out_dout[215:208]}};
    end else begin
        ap_phi_mux_data_V_53_phi_phi_fu_849_p4 = ap_phi_reg_pp0_iter1_data_V_53_phi_reg_845;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_54_phi_phi_fu_837_p4 = data_V_54_phi_reg_833;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_54_phi_phi_fu_837_p4 = {{layer14_out_dout[223:216]}};
    end else begin
        ap_phi_mux_data_V_54_phi_phi_fu_837_p4 = ap_phi_reg_pp0_iter1_data_V_54_phi_reg_833;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_55_phi_phi_fu_825_p4 = data_V_55_phi_reg_821;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_55_phi_phi_fu_825_p4 = {{layer14_out_dout[231:224]}};
    end else begin
        ap_phi_mux_data_V_55_phi_phi_fu_825_p4 = ap_phi_reg_pp0_iter1_data_V_55_phi_reg_821;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_56_phi_phi_fu_813_p4 = data_V_56_phi_reg_809;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_56_phi_phi_fu_813_p4 = {{layer14_out_dout[239:232]}};
    end else begin
        ap_phi_mux_data_V_56_phi_phi_fu_813_p4 = ap_phi_reg_pp0_iter1_data_V_56_phi_reg_809;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_57_phi_phi_fu_1149_p4 = data_V_57_phi_reg_1145;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_57_phi_phi_fu_1149_p4 = {{layer14_out_dout[15:8]}};
    end else begin
        ap_phi_mux_data_V_57_phi_phi_fu_1149_p4 = ap_phi_reg_pp0_iter1_data_V_57_phi_reg_1145;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_58_phi_phi_fu_1161_p4 = data_V_58_phi_reg_1157;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_58_phi_phi_fu_1161_p4 = {{layer14_out_dout[255:248]}};
    end else begin
        ap_phi_mux_data_V_58_phi_phi_fu_1161_p4 = ap_phi_reg_pp0_iter1_data_V_58_phi_reg_1157;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_data_V_59_phi_phi_fu_1173_p4 = data_V_59_phi_reg_1169;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_data_V_59_phi_phi_fu_1173_p4 = {{layer14_out_dout[247:240]}};
    end else begin
        ap_phi_mux_data_V_59_phi_phi_fu_1173_p4 = ap_phi_reg_pp0_iter1_data_V_59_phi_reg_1169;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_321_p6 = 1'd1;
        end else if ((icmp_ln124_reg_2997_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_321_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_321_p6 = do_init_reg_317;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_321_p6 = do_init_reg_317;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_2997_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_in_index92_phi_fu_799_p6 = 5'd0;
        end else if ((icmp_ln124_reg_2997_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_in_index92_phi_fu_799_p6 = in_index_reg_3041;
        end else begin
            ap_phi_mux_in_index92_phi_fu_799_p6 = in_index92_reg_795;
        end
    end else begin
        ap_phi_mux_in_index92_phi_fu_799_p6 = in_index92_reg_795;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_120)) begin
        if ((icmp_ln124_reg_2997 == 1'd1)) begin
            ap_phi_mux_ir91_phi_fu_337_p6 = 8'd0;
        end else if ((icmp_ln124_reg_2997 == 1'd0)) begin
            ap_phi_mux_ir91_phi_fu_337_p6 = ir_reg_2992;
        end else begin
            ap_phi_mux_ir91_phi_fu_337_p6 = ir91_reg_333;
        end
    end else begin
        ap_phi_mux_ir91_phi_fu_337_p6 = ir91_reg_333;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_1185_p4 = p_phi_reg_1181;
    end else if ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1)) begin
        ap_phi_mux_p_phi_phi_fu_1185_p4 = data_V_fu_1698_p1;
    end else begin
        ap_phi_mux_p_phi_phi_fu_1185_p4 = ap_phi_reg_pp0_iter1_p_phi_reg_1181;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln124_fu_1692_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer14_out_blk_n = layer14_out_empty_n;
    end else begin
        layer14_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer14_out_read = 1'b1;
    end else begin
        layer14_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1))) begin
        layer15_out_blk_n = layer15_out_full_n;
    end else begin
        layer15_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1))) begin
        layer15_out_write = 1'b1;
    end else begin
        layer15_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_1_ce0 = 1'b1;
    end else begin
        outidx_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w15_V_ce0 = 1'b1;
    end else begin
        w15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w15_V_ce1 = 1'b1;
    end else begin
        w15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w15_V_ce2 = 1'b1;
    end else begin
        w15_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w15_V_ce3 = 1'b1;
    end else begin
        w15_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_V_114_fu_2286_p3 = ((or_ln808_14_fu_2280_p2[0:0] == 1'b1) ? ap_phi_mux_acc_V90_phi_fu_1197_p6 : 8'd0);

assign acc_V_115_fu_2294_p2 = ($signed(rhs_fu_2158_p4) + $signed(lhs_fu_2168_p10));

assign acc_V_116_fu_2486_p2 = ($signed(rhs_9_fu_2409_p4) + $signed(lhs_9_fu_2419_p10));

assign acc_V_117_fu_2658_p3 = ((or_ln808_24_fu_2652_p2[0:0] == 1'b1) ? ap_phi_mux_acc_V_10158_phi_fu_1421_p6 : 8'd0);

assign acc_V_118_fu_2666_p2 = ($signed(rhs_10_fu_2565_p4) + $signed(lhs_10_fu_2575_p10));

assign acc_V_119_fu_2850_p3 = ((or_ln808_27_fu_2844_p2[0:0] == 1'b1) ? ap_phi_mux_acc_V_10942_phi_fu_1533_p6 : 8'd0);

assign acc_V_120_fu_2858_p2 = ($signed(rhs_11_fu_2781_p4) + $signed(lhs_11_fu_2791_p10));

assign acc_V_121_fu_2392_p3 = ((or_ln813_7_fu_2386_p2[0:0] == 1'b1) ? acc_V_114_fu_2286_p3 : acc_V_115_fu_2294_p2);

assign acc_V_122_fu_2348_p3 = ((icmp_ln808_11_fu_2233_p2[0:0] == 1'b1) ? acc_V_115_fu_2294_p2 : ap_phi_mux_acc_V_8688_phi_fu_1211_p6);

assign acc_V_123_fu_2340_p3 = ((icmp_ln808_10_fu_2228_p2[0:0] == 1'b1) ? acc_V_115_fu_2294_p2 : ap_phi_mux_acc_V_8786_phi_fu_1225_p6);

assign acc_V_124_fu_2332_p3 = ((icmp_ln808_9_fu_2223_p2[0:0] == 1'b1) ? acc_V_115_fu_2294_p2 : ap_phi_mux_acc_V_8884_phi_fu_1239_p6);

assign acc_V_125_fu_2324_p3 = ((icmp_ln808_8_fu_2218_p2[0:0] == 1'b1) ? acc_V_115_fu_2294_p2 : ap_phi_mux_acc_V_8982_phi_fu_1253_p6);

assign acc_V_126_fu_2316_p3 = ((icmp_ln808_7_fu_2213_p2[0:0] == 1'b1) ? acc_V_115_fu_2294_p2 : ap_phi_mux_acc_V_9080_phi_fu_1267_p6);

assign acc_V_127_fu_2308_p3 = ((icmp_ln808_6_fu_2208_p2[0:0] == 1'b1) ? acc_V_115_fu_2294_p2 : ap_phi_mux_acc_V_9178_phi_fu_1281_p6);

assign acc_V_128_fu_2300_p3 = ((icmp_ln808_fu_2203_p2[0:0] == 1'b1) ? acc_V_115_fu_2294_p2 : ap_phi_mux_acc_V_9276_phi_fu_1295_p6);

assign acc_V_129_fu_2548_p3 = ((or_ln813_7_fu_2386_p2[0:0] == 1'b1) ? acc_V_fu_2478_p3 : acc_V_116_fu_2486_p2);

assign acc_V_130_fu_2540_p3 = ((icmp_ln808_11_fu_2233_p2[0:0] == 1'b1) ? acc_V_116_fu_2486_p2 : ap_phi_mux_acc_V_9472_phi_fu_1323_p6);

assign acc_V_131_fu_2532_p3 = ((icmp_ln808_10_fu_2228_p2[0:0] == 1'b1) ? acc_V_116_fu_2486_p2 : ap_phi_mux_acc_V_9570_phi_fu_1337_p6);

assign acc_V_132_fu_2524_p3 = ((icmp_ln808_9_fu_2223_p2[0:0] == 1'b1) ? acc_V_116_fu_2486_p2 : ap_phi_mux_acc_V_9668_phi_fu_1351_p6);

assign acc_V_133_fu_2516_p3 = ((icmp_ln808_8_fu_2218_p2[0:0] == 1'b1) ? acc_V_116_fu_2486_p2 : ap_phi_mux_acc_V_9766_phi_fu_1365_p6);

assign acc_V_134_fu_2508_p3 = ((icmp_ln808_7_fu_2213_p2[0:0] == 1'b1) ? acc_V_116_fu_2486_p2 : ap_phi_mux_acc_V_9864_phi_fu_1379_p6);

assign acc_V_135_fu_2500_p3 = ((icmp_ln808_6_fu_2208_p2[0:0] == 1'b1) ? acc_V_116_fu_2486_p2 : ap_phi_mux_acc_V_9962_phi_fu_1393_p6);

assign acc_V_136_fu_2492_p3 = ((icmp_ln808_fu_2203_p2[0:0] == 1'b1) ? acc_V_116_fu_2486_p2 : ap_phi_mux_acc_V_10060_phi_fu_1407_p6);

assign acc_V_137_fu_2764_p3 = ((or_ln813_13_fu_2758_p2[0:0] == 1'b1) ? acc_V_117_fu_2658_p3 : acc_V_118_fu_2666_p2);

assign acc_V_138_fu_2720_p3 = ((icmp_ln808_11_fu_2233_p2[0:0] == 1'b1) ? acc_V_118_fu_2666_p2 : ap_phi_mux_acc_V_10256_phi_fu_1435_p6);

assign acc_V_139_fu_2712_p3 = ((icmp_ln808_10_fu_2228_p2[0:0] == 1'b1) ? acc_V_118_fu_2666_p2 : ap_phi_mux_acc_V_10354_phi_fu_1449_p6);

assign acc_V_140_fu_2704_p3 = ((icmp_ln808_9_fu_2223_p2[0:0] == 1'b1) ? acc_V_118_fu_2666_p2 : ap_phi_mux_acc_V_10452_phi_fu_1463_p6);

assign acc_V_141_fu_2696_p3 = ((icmp_ln808_8_fu_2218_p2[0:0] == 1'b1) ? acc_V_118_fu_2666_p2 : ap_phi_mux_acc_V_10550_phi_fu_1477_p6);

assign acc_V_142_fu_2688_p3 = ((icmp_ln808_7_fu_2213_p2[0:0] == 1'b1) ? acc_V_118_fu_2666_p2 : ap_phi_mux_acc_V_10648_phi_fu_1491_p6);

assign acc_V_143_fu_2680_p3 = ((icmp_ln808_6_fu_2208_p2[0:0] == 1'b1) ? acc_V_118_fu_2666_p2 : ap_phi_mux_acc_V_10746_phi_fu_1505_p6);

assign acc_V_144_fu_2672_p3 = ((icmp_ln808_fu_2203_p2[0:0] == 1'b1) ? acc_V_118_fu_2666_p2 : ap_phi_mux_acc_V_10844_phi_fu_1519_p6);

assign acc_V_145_fu_2920_p3 = ((or_ln813_13_fu_2758_p2[0:0] == 1'b1) ? acc_V_119_fu_2850_p3 : acc_V_120_fu_2858_p2);

assign acc_V_146_fu_2912_p3 = ((icmp_ln808_11_fu_2233_p2[0:0] == 1'b1) ? acc_V_120_fu_2858_p2 : ap_phi_mux_acc_V_11040_phi_fu_1547_p6);

assign acc_V_147_fu_2904_p3 = ((icmp_ln808_10_fu_2228_p2[0:0] == 1'b1) ? acc_V_120_fu_2858_p2 : ap_phi_mux_acc_V_11138_phi_fu_1561_p6);

assign acc_V_148_fu_2896_p3 = ((icmp_ln808_9_fu_2223_p2[0:0] == 1'b1) ? acc_V_120_fu_2858_p2 : ap_phi_mux_acc_V_11236_phi_fu_1575_p6);

assign acc_V_149_fu_2888_p3 = ((icmp_ln808_8_fu_2218_p2[0:0] == 1'b1) ? acc_V_120_fu_2858_p2 : ap_phi_mux_acc_V_11334_phi_fu_1589_p6);

assign acc_V_150_fu_2880_p3 = ((icmp_ln808_7_fu_2213_p2[0:0] == 1'b1) ? acc_V_120_fu_2858_p2 : ap_phi_mux_acc_V_11432_phi_fu_1603_p6);

assign acc_V_151_fu_2872_p3 = ((icmp_ln808_6_fu_2208_p2[0:0] == 1'b1) ? acc_V_120_fu_2858_p2 : ap_phi_mux_acc_V_11530_phi_fu_1617_p6);

assign acc_V_152_fu_2864_p3 = ((icmp_ln808_fu_2203_p2[0:0] == 1'b1) ? acc_V_120_fu_2858_p2 : ap_phi_mux_acc_V_11628_phi_fu_1631_p6);

assign acc_V_fu_2478_p3 = ((or_ln808_17_fu_2472_p2[0:0] == 1'b1) ? ap_phi_mux_acc_V_9374_phi_fu_1309_p6 : 8'd0);

assign add_ln109_fu_2124_p2 = (ap_phi_mux_in_index92_phi_fu_799_p6 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1) & (layer15_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1) & (layer14_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1) & (layer15_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1) & (layer14_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1) & (layer15_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1) & (layer14_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((ap_phi_mux_do_init_phi_fu_321_p6 == 1'd1) & (layer14_out_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((icmp_ln124_reg_2997_pp0_iter2_reg == 1'd1) & (layer15_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_120 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_343 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = real_start;

assign ap_phi_reg_pp0_iter1_data_V_29_phi_reg_1133 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_30_phi_reg_1121 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_31_phi_reg_1109 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_32_phi_reg_1097 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_33_phi_reg_1085 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_34_phi_reg_1073 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_35_phi_reg_1061 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_36_phi_reg_1049 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_37_phi_reg_1037 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_38_phi_reg_1025 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_39_phi_reg_1013 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_40_phi_reg_1001 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_41_phi_reg_989 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_42_phi_reg_977 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_43_phi_reg_965 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_44_phi_reg_953 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_45_phi_reg_941 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_46_phi_reg_929 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_47_phi_reg_917 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_48_phi_reg_905 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_49_phi_reg_893 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_50_phi_reg_881 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_51_phi_reg_869 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_52_phi_reg_857 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_53_phi_reg_845 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_54_phi_reg_833 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_55_phi_reg_821 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_56_phi_reg_809 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_57_phi_reg_1145 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_58_phi_reg_1157 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_59_phi_reg_1169 = 'bx;

assign ap_phi_reg_pp0_iter1_p_phi_reg_1181 = 'bx;

assign ap_ready = internal_ap_ready;

assign data_V_fu_1698_p1 = layer14_out_dout[7:0];

assign icmp_ln124_fu_1692_p2 = ((ap_phi_mux_ir91_phi_fu_337_p6 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1420_10_fu_2610_p2 = ((sext_ln813_35_fu_2600_p1 != sub_ln1420_10_fu_2604_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_11_fu_2826_p2 = ((sext_ln813_37_fu_2816_p1 != sub_ln1420_11_fu_2820_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_9_fu_2454_p2 = ((sext_ln813_33_fu_2444_p1 != sub_ln1420_9_fu_2448_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_fu_2238_p2 = ((sext_ln813_31_fu_2193_p1 != sub_ln1420_fu_2197_p2) ? 1'b1 : 1'b0);

assign icmp_ln808_10_fu_2228_p2 = ((out_index_reg_3001 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln808_11_fu_2233_p2 = ((out_index_reg_3001 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln808_6_fu_2208_p2 = ((out_index_reg_3001 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln808_7_fu_2213_p2 = ((out_index_reg_3001 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln808_8_fu_2218_p2 = ((out_index_reg_3001 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln808_9_fu_2223_p2 = ((out_index_reg_3001 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln808_fu_2203_p2 = ((out_index_reg_3001 == 3'd7) ? 1'b1 : 1'b0);

assign in_index_4_fu_2118_p2 = (zext_ln124_6_fu_2044_p1 + 6'd1);

assign in_index_fu_2138_p3 = ((tmp_1_fu_2130_p3[0:0] == 1'b1) ? 5'd0 : add_ln109_fu_2124_p2);

assign ir91_cast_fu_1641_p1 = ap_phi_mux_ir91_phi_fu_337_p6;

assign ir_fu_1686_p2 = (ap_phi_mux_ir91_phi_fu_337_p6 + 8'd1);

assign layer15_out_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{acc_V_152_reg_3190}, {acc_V_151_reg_3196}}, {acc_V_150_reg_3202}}, {acc_V_149_reg_3208}}, {acc_V_148_reg_3214}}, {acc_V_147_reg_3220}}, {acc_V_146_reg_3226}}, {acc_V_145_reg_3232}}, {acc_V_144_reg_3142}}, {acc_V_143_reg_3148}}, {acc_V_142_reg_3154}}, {acc_V_141_reg_3160}}, {acc_V_140_reg_3166}}, {acc_V_139_reg_3172}}, {acc_V_138_reg_3178}}, {acc_V_137_reg_3184}}, {acc_V_136_reg_3094}}, {acc_V_135_reg_3100}}, {acc_V_134_reg_3106}}, {acc_V_133_reg_3112}}, {acc_V_132_reg_3118}}, {acc_V_131_reg_3124}}, {acc_V_130_reg_3130}}, {acc_V_129_reg_3136}}, {acc_V_128_reg_3046}}, {acc_V_127_reg_3052}}, {acc_V_126_reg_3058}}, {acc_V_125_reg_3064}}, {acc_V_124_reg_3070}}, {acc_V_123_reg_3076}}, {acc_V_122_reg_3082}}, {acc_V_121_reg_3088}};

assign mul_ln1270_24_fu_2403_p0 = sext_ln1273_589_fu_2149_p1;

assign mul_ln1270_25_fu_2559_p0 = sext_ln1273_589_fu_2149_p1;

assign mul_ln1270_26_fu_2775_p0 = sext_ln1273_589_fu_2149_p1;

assign mul_ln1270_fu_2152_p0 = sext_ln1273_589_fu_2149_p1;

assign or_ln808_10_fu_2256_p2 = (or_ln808_fu_2244_p2 | or_ln808_9_fu_2250_p2);

assign or_ln808_11_fu_2262_p2 = (icmp_ln808_9_fu_2223_p2 | icmp_ln808_8_fu_2218_p2);

assign or_ln808_12_fu_2268_p2 = (icmp_ln808_7_fu_2213_p2 | icmp_ln808_6_fu_2208_p2);

assign or_ln808_13_fu_2274_p2 = (or_ln808_12_fu_2268_p2 | or_ln808_11_fu_2262_p2);

assign or_ln808_14_fu_2280_p2 = (or_ln808_13_fu_2274_p2 | or_ln808_10_fu_2256_p2);

assign or_ln808_15_fu_2460_p2 = (icmp_ln808_fu_2203_p2 | icmp_ln1420_9_fu_2454_p2);

assign or_ln808_16_fu_2466_p2 = (or_ln808_9_fu_2250_p2 | or_ln808_15_fu_2460_p2);

assign or_ln808_17_fu_2472_p2 = (or_ln808_16_fu_2466_p2 | or_ln808_13_fu_2274_p2);

assign or_ln808_18_fu_2616_p2 = (icmp_ln808_6_fu_2208_p2 | icmp_ln1420_10_fu_2610_p2);

assign or_ln808_19_fu_2622_p2 = (icmp_ln808_8_fu_2218_p2 | icmp_ln808_7_fu_2213_p2);

assign or_ln808_20_fu_2628_p2 = (or_ln808_19_fu_2622_p2 | or_ln808_18_fu_2616_p2);

assign or_ln808_21_fu_2634_p2 = (icmp_ln808_9_fu_2223_p2 | icmp_ln808_10_fu_2228_p2);

assign or_ln808_22_fu_2640_p2 = (icmp_ln808_fu_2203_p2 | icmp_ln808_11_fu_2233_p2);

assign or_ln808_23_fu_2646_p2 = (or_ln808_22_fu_2640_p2 | or_ln808_21_fu_2634_p2);

assign or_ln808_24_fu_2652_p2 = (or_ln808_23_fu_2646_p2 | or_ln808_20_fu_2628_p2);

assign or_ln808_25_fu_2832_p2 = (icmp_ln808_6_fu_2208_p2 | icmp_ln1420_11_fu_2826_p2);

assign or_ln808_26_fu_2838_p2 = (or_ln808_25_fu_2832_p2 | or_ln808_19_fu_2622_p2);

assign or_ln808_27_fu_2844_p2 = (or_ln808_26_fu_2838_p2 | or_ln808_23_fu_2646_p2);

assign or_ln808_9_fu_2250_p2 = (icmp_ln808_11_fu_2233_p2 | icmp_ln808_10_fu_2228_p2);

assign or_ln808_fu_2244_p2 = (icmp_ln808_fu_2203_p2 | icmp_ln1420_fu_2238_p2);

assign or_ln813_10_fu_2740_p2 = (icmp_ln808_8_fu_2218_p2 | icmp_ln808_6_fu_2208_p2);

assign or_ln813_11_fu_2746_p2 = (icmp_ln808_fu_2203_p2 | icmp_ln808_7_fu_2213_p2);

assign or_ln813_12_fu_2752_p2 = (or_ln813_11_fu_2746_p2 | or_ln813_10_fu_2740_p2);

assign or_ln813_13_fu_2758_p2 = (or_ln813_9_fu_2734_p2 | or_ln813_12_fu_2752_p2);

assign or_ln813_3_fu_2362_p2 = (or_ln813_fu_2356_p2 | icmp_ln808_8_fu_2218_p2);

assign or_ln813_4_fu_2368_p2 = (icmp_ln808_fu_2203_p2 | icmp_ln808_10_fu_2228_p2);

assign or_ln813_5_fu_2374_p2 = (icmp_ln808_6_fu_2208_p2 | icmp_ln808_11_fu_2233_p2);

assign or_ln813_6_fu_2380_p2 = (or_ln813_5_fu_2374_p2 | or_ln813_4_fu_2368_p2);

assign or_ln813_7_fu_2386_p2 = (or_ln813_6_fu_2380_p2 | or_ln813_3_fu_2362_p2);

assign or_ln813_8_fu_2728_p2 = (icmp_ln808_9_fu_2223_p2 | icmp_ln808_11_fu_2233_p2);

assign or_ln813_9_fu_2734_p2 = (or_ln813_8_fu_2728_p2 | icmp_ln808_10_fu_2228_p2);

assign or_ln813_fu_2356_p2 = (icmp_ln808_9_fu_2223_p2 | icmp_ln808_7_fu_2213_p2);

assign outidx_1_address0 = zext_ln124_fu_1645_p1;

assign p_cast223_fu_1659_p1 = $unsigned(tmp_fu_1651_p3);

assign p_cast224_cast_cast_fu_1672_p1 = p_cast224_cast_fu_1664_p3;

assign p_cast224_cast_fu_1664_p3 = {{1'd1}, {ir91_cast_fu_1641_p1}};

assign p_cast225_cast_cast_cast_cast_cast_fu_1681_p1 = $unsigned(p_cast225_cast_cast_cast_cast_fu_1677_p1);

assign p_cast225_cast_cast_cast_cast_fu_1677_p1 = tmp_fu_1651_p3;

assign rhs_10_fu_2565_p4 = {{mul_ln1270_25_fu_2559_p2[12:5]}};

assign rhs_11_fu_2781_p4 = {{mul_ln1270_26_fu_2775_p2[12:5]}};

assign rhs_9_fu_2409_p4 = {{mul_ln1270_24_fu_2403_p2[12:5]}};

assign rhs_fu_2158_p4 = {{mul_ln1270_fu_2152_p2[12:5]}};

assign sext_ln1273_589_fu_2149_p1 = $signed(a_V_reg_3016);

assign sext_ln813_31_fu_2193_p1 = rhs_fu_2158_p4;

assign sext_ln813_32_fu_2440_p1 = lhs_9_fu_2419_p10;

assign sext_ln813_33_fu_2444_p1 = rhs_9_fu_2409_p4;

assign sext_ln813_34_fu_2596_p1 = lhs_10_fu_2575_p10;

assign sext_ln813_35_fu_2600_p1 = rhs_10_fu_2565_p4;

assign sext_ln813_36_fu_2812_p1 = lhs_11_fu_2791_p10;

assign sext_ln813_37_fu_2816_p1 = rhs_11_fu_2781_p4;

assign sext_ln813_fu_2189_p1 = lhs_fu_2168_p10;

assign start_out = real_start;

assign sub_ln1420_10_fu_2604_p2 = ($signed(9'd0) - $signed(sext_ln813_34_fu_2596_p1));

assign sub_ln1420_11_fu_2820_p2 = ($signed(9'd0) - $signed(sext_ln813_36_fu_2812_p1));

assign sub_ln1420_9_fu_2448_p2 = ($signed(9'd0) - $signed(sext_ln813_32_fu_2440_p1));

assign sub_ln1420_fu_2197_p2 = ($signed(9'd0) - $signed(sext_ln813_fu_2189_p1));

assign tmp_1_fu_2130_p3 = in_index_4_fu_2118_p2[32'd5];

assign tmp_fu_1651_p3 = {{1'd1}, {ap_phi_mux_ir91_phi_fu_337_p6}};

assign w15_V_address0 = p_cast225_cast_cast_cast_cast_cast_fu_1681_p1;

assign w15_V_address1 = p_cast224_cast_cast_fu_1672_p1;

assign w15_V_address2 = p_cast223_fu_1659_p1;

assign w15_V_address3 = zext_ln124_fu_1645_p1;

assign zext_ln124_6_fu_2044_p1 = ap_phi_mux_in_index92_phi_fu_799_p6;

assign zext_ln124_fu_1645_p1 = ap_phi_mux_ir91_phi_fu_337_p6;

endmodule //myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s
