 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k4_n4_v7_bidir.xml	  styr.blif	  common	  0.98	  vpr	  59.45 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  72	  10	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  60876	  10	  10	  253	  263	  1	  171	  92	  11	  11	  121	  clb	  auto	  20.2 MiB	  0.03	  1829.24	  1329	  4646	  728	  3820	  98	  59.4 MiB	  0.03	  0.00	  8.75156	  5.65828	  -74.3763	  -5.65828	  5.65828	  0.04	  0.000397501	  0.000359778	  0.0110176	  0.010069	  -1	  -1	  -1	  -1	  14	  2031	  34	  2.43e+06	  2.16e+06	  -1	  -1	  0.40	  0.102623	  0.0889155	  3402	  27531	  -1	  1898	  21	  1201	  4388	  220194	  27852	  6.95243	  6.95243	  -91.0905	  -6.95243	  0	  0	  -1	  -1	  0.00	  0.05	  0.01	  -1	  -1	  0.00	  0.0214232	  0.019026	 
 k4_n4_v7_longline_bidir.xml	  styr.blif	  common	  1.45	  vpr	  59.45 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  72	  10	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  60880	  10	  10	  253	  263	  1	  171	  92	  11	  11	  121	  clb	  auto	  20.2 MiB	  0.03	  1829.24	  1305	  3404	  389	  2964	  51	  59.5 MiB	  0.02	  0.00	  5.19817	  4.46893	  -53.8773	  -4.46893	  4.46893	  0.05	  0.000389913	  0.000354527	  0.0087296	  0.00801276	  -1	  -1	  -1	  -1	  16	  2466	  50	  2.43e+06	  2.16e+06	  -1	  -1	  0.83	  0.16258	  0.140271	  3122	  28967	  -1	  2219	  20	  1234	  4380	  277599	  36318	  9.36942	  9.36942	  -103.375	  -9.36942	  0	  0	  -1	  -1	  0.01	  0.06	  0.01	  -1	  -1	  0.01	  0.0190236	  0.016935	 
 k4_n4_v7_l1_bidir.xml	  styr.blif	  common	  2.08	  vpr	  59.45 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  72	  10	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  60872	  10	  10	  253	  263	  1	  171	  92	  11	  11	  121	  clb	  auto	  20.2 MiB	  0.03	  1829.24	  1283	  8993	  1996	  6843	  154	  59.4 MiB	  0.05	  0.00	  11.3865	  6.82489	  -85.7025	  -6.82489	  6.82489	  0.05	  0.000394002	  0.000358386	  0.0191026	  0.0174722	  -1	  -1	  -1	  -1	  10	  1441	  33	  2.43e+06	  2.16e+06	  -1	  -1	  1.41	  0.163213	  0.14307	  4482	  22551	  -1	  1262	  21	  1245	  4778	  274837	  46013	  7.63201	  7.63201	  -93.8032	  -7.63201	  0	  0	  -1	  -1	  0.00	  0.06	  0.01	  -1	  -1	  0.00	  0.019641	  0.0175007	 
 k4_n4_v7_bidir_pass_gate.xml	  styr.blif	  common	  1.38	  vpr	  59.40 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  72	  10	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  60828	  10	  10	  253	  263	  1	  171	  92	  11	  11	  121	  clb	  auto	  19.5 MiB	  0.03	  1829.24	  1294	  4025	  499	  3414	  112	  59.4 MiB	  0.03	  0.00	  4.50889	  3.4607	  -44.4554	  -3.4607	  3.4607	  0.04	  0.000393349	  0.000354054	  0.00991262	  0.00906343	  -1	  -1	  -1	  -1	  16	  2229	  36	  2.43e+06	  2.16e+06	  -1	  -1	  0.68	  0.111948	  0.0974852	  3522	  30407	  -1	  2059	  22	  1391	  5032	  887626	  161403	  10.526	  10.526	  -132.828	  -10.526	  0	  0	  -1	  -1	  0.01	  0.14	  0.01	  -1	  -1	  0.01	  0.0222253	  0.0198825	 
