// Seed: 1043682313
module module_0 (
    output tri0 id_0,
    output wire id_1
);
  assign id_1 = id_3 | 1;
  always id_1 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output uwire id_2,
    input tri id_3,
    output tri id_4,
    input supply1 id_5,
    output wire id_6,
    input wire id_7,
    output logic id_8,
    input uwire id_9
);
  bit id_11, id_12;
  xnor primCall (id_4, id_11, id_3, id_12, id_1, id_5, id_7, id_9);
  always id_8 <= id_12;
  assign id_11 = id_11;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_3 = 0;
  wire id_13, id_14;
endmodule
