============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Dec 01 2018  01:04:45 pm
  Module:                 cas
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                           
  Gate   Instances   Area    Library   
---------------------------------------
AOI21X1          1   2.816    gscl45nm 
AOI22X1          1   3.285    gscl45nm 
BUFX2            5  11.732    gscl45nm 
INVX1            9  12.671    gscl45nm 
MUX2X1           7  26.281    gscl45nm 
NAND2X1          3   5.632    gscl45nm 
OAI21X1          2   5.632    gscl45nm 
OR2X1            2   4.693    gscl45nm 
---------------------------------------
total           30  72.741             


                                 
  Type   Instances  Area  Area % 
---------------------------------
inverter         9 12.671   17.4 
buffer           5 11.732   16.1 
logic           16 48.338   66.5 
---------------------------------
total           30 72.742  100.0 

