

================================================================
== Vivado HLS Report for 'C_drain_IO_L1_out491'
================================================================
* Date:           Fri May 28 08:42:24 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.103 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2567|     2567| 8.556 us | 8.556 us |  2567|  2567|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        |- Loop 2  |     1538|     1538|         4|          1|          1|  1536|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      291|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        2|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|      225|     -|
|Register             |        0|      -|      498|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      0|      498|      580|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                  Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_V_U  |C_drain_IO_L1_out_boundary450_local_C_V  |        2|  0|   0|    0|   512|   64|     1|        32768|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                         |        2|  0|   0|    0|   512|   64|     1|        32768|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1598_fu_248_p2              |     +    |      0|  0|  11|          11|           1|
    |add_ln1631_fu_360_p2              |     +    |      0|  0|  11|          11|           1|
    |add_ln1633_fu_466_p2              |     +    |      0|  0|  11|          11|           1|
    |add_ln321_fu_494_p2               |     +    |      0|  0|  11|          11|          11|
    |c4_V_fu_366_p2                    |     +    |      0|  0|   6|           4|           1|
    |c5_V_fu_432_p2                    |     +    |      0|  0|   6|           5|           1|
    |c6_V_37_fu_460_p2                 |     +    |      0|  0|   6|           6|           1|
    |c6_V_fu_254_p2                    |     +    |      0|  0|   7|           1|           7|
    |c7_V_fu_309_p2                    |     +    |      0|  0|   6|           1|           5|
    |and_ln879_fu_418_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op82_read_state8     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1598_fu_242_p2             |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln1600_fu_260_p2             |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln1631_fu_354_p2             |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln1633_fu_372_p2             |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln1635_fu_412_p2             |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln87941_fu_392_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln879_fu_386_p2              |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_pp1_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln544_fu_438_p2                |    or    |      0|  0|   2|           1|           1|
    |buf_data_split_1_V_204_fu_333_p3  |  select  |      0|  0|  32|           1|          32|
    |buf_data_split_1_V_205_fu_340_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln1371_41_fu_274_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln1371_fu_266_p3           |  select  |      0|  0|   5|           1|           1|
    |select_ln1631_fu_424_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln1633_fu_472_p3           |  select  |      0|  0|  11|           1|           1|
    |select_ln544_44_fu_452_p3         |  select  |      0|  0|   5|           1|           5|
    |select_ln544_fu_444_p3            |  select  |      0|  0|   6|           1|           1|
    |select_ln879_36_fu_398_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln879_fu_378_p3            |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln879_fu_406_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 291|         139|         185|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  33|          6|    1|          6|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3              |   9|          2|    1|          2|
    |ap_phi_mux_p_0122_0_i_phi_fu_159_p4  |   9|          2|    7|         14|
    |ap_phi_mux_p_041_0_i_phi_fu_214_p4   |   9|          2|    5|         10|
    |ap_phi_reg_pp1_iter3_tmp_V_reg_232   |  15|          3|   64|        192|
    |fifo_C_drain_in_V_V_blk_n            |   9|          2|    1|          2|
    |fifo_C_drain_local_in_V_blk_n        |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_blk_n           |   9|          2|    1|          2|
    |indvar_flatten20_reg_177             |   9|          2|   11|         22|
    |indvar_flatten6_reg_199              |   9|          2|   11|         22|
    |indvar_flatten_reg_144               |   9|          2|   11|         22|
    |local_C_V_address0                   |  15|          3|    9|         27|
    |p_0122_0_i_reg_155                   |   9|          2|    7|         14|
    |p_041_0_i_reg_210                    |   9|          2|    5|         10|
    |p_04_0_i_reg_188                     |   9|          2|    4|          8|
    |p_068_0_i_reg_221                    |   9|          2|    6|         12|
    |p_071_0_i_reg_166                    |   9|          2|    5|         10|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 225|         48|  154|        385|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                 |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_tmp_V_reg_232      |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter2_tmp_V_reg_232      |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter3_tmp_V_reg_232      |  64|   0|   64|          0|
    |buf_data_split_1_V_204_reg_536          |  32|   0|   32|          0|
    |buf_data_split_1_V_205_reg_541          |  32|   0|   32|          0|
    |icmp_ln1598_reg_505                     |   1|   0|    1|          0|
    |icmp_ln1598_reg_505_pp0_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln1631_reg_546                     |   1|   0|    1|          0|
    |indvar_flatten20_reg_177                |  11|   0|   11|          0|
    |indvar_flatten6_reg_199                 |  11|   0|   11|          0|
    |indvar_flatten_reg_144                  |  11|   0|   11|          0|
    |local_C_V_addr_3_reg_525                |   9|   0|    9|          0|
    |local_C_V_addr_3_reg_525_pp0_iter1_reg  |   9|   0|    9|          0|
    |p_0122_0_i_reg_155                      |   7|   0|    7|          0|
    |p_041_0_i_reg_210                       |   5|   0|    5|          0|
    |p_04_0_i_reg_188                        |   4|   0|    4|          0|
    |p_068_0_i_reg_221                       |   6|   0|    6|          0|
    |p_071_0_i_reg_166                       |   5|   0|    5|          0|
    |select_ln1371_41_reg_514                |   7|   0|    7|          0|
    |select_ln544_44_reg_569                 |   5|   0|    5|          0|
    |select_ln544_reg_564                    |   6|   0|    6|          0|
    |select_ln879_36_reg_555                 |   1|   0|    1|          0|
    |trunc_ln1371_reg_519                    |   1|   0|    1|          0|
    |icmp_ln1631_reg_546                     |  64|  32|    1|          0|
    |select_ln879_36_reg_555                 |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 498|  64|  372|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   C_drain_IO_L1_out491  | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   C_drain_IO_L1_out491  | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   C_drain_IO_L1_out491  | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   C_drain_IO_L1_out491  | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   C_drain_IO_L1_out491  | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   C_drain_IO_L1_out491  | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   C_drain_IO_L1_out491  | return value |
|fifo_C_drain_in_V_V_dout         |  in |   64|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_in_V_V_empty_n      |  in |    1|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_in_V_V_read         | out |    1|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_out_V_V_din         | out |   64|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_out_V_V_write       | out |    1|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_local_in_V_dout     |  in |   32|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
|fifo_C_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
|fifo_C_drain_local_in_V_read     | out |    1|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 4, States = { 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.15ns)   --->   "%local_C_V = alloca [512 x i64], align 8" [src/kernel_kernel_new.cpp:1678]   --->   Operation 14 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %local_C_V, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel_new.cpp:1679]   --->   Operation 15 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_kernel_new.cpp:1598->src/kernel_kernel_new.cpp:1685]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %add_ln1598, %hls_label_15 ]" [src/kernel_kernel_new.cpp:1598->src/kernel_kernel_new.cpp:1685]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_0122_0_i = phi i7 [ 0, %0 ], [ %select_ln1371_41, %hls_label_15 ]" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1685]   --->   Operation 18 'phi' 'p_0122_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_071_0_i = phi i5 [ 0, %0 ], [ %c7_V, %hls_label_15 ]"   --->   Operation 19 'phi' 'p_071_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.61ns)   --->   "%icmp_ln1598 = icmp eq i11 %indvar_flatten, -1024" [src/kernel_kernel_new.cpp:1598->src/kernel_kernel_new.cpp:1685]   --->   Operation 20 'icmp' 'icmp_ln1598' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.53ns)   --->   "%add_ln1598 = add i11 %indvar_flatten, 1" [src/kernel_kernel_new.cpp:1598->src/kernel_kernel_new.cpp:1685]   --->   Operation 21 'add' 'add_ln1598' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1598, label %.preheader.i4.preheader, label %hls_label_15" [src/kernel_kernel_new.cpp:1598->src/kernel_kernel_new.cpp:1685]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.40ns)   --->   "%c6_V = add i7 1, %p_0122_0_i" [src/kernel_kernel_new.cpp:1598->src/kernel_kernel_new.cpp:1685]   --->   Operation 23 'add' 'c6_V' <Predicate = (!icmp_ln1598)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.63ns)   --->   "%icmp_ln1600 = icmp eq i5 %p_071_0_i, -16" [src/kernel_kernel_new.cpp:1600->src/kernel_kernel_new.cpp:1685]   --->   Operation 24 'icmp' 'icmp_ln1600' <Predicate = (!icmp_ln1598)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.27ns)   --->   "%select_ln1371 = select i1 %icmp_ln1600, i5 0, i5 %p_071_0_i" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1685]   --->   Operation 25 'select' 'select_ln1371' <Predicate = (!icmp_ln1598)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.30ns)   --->   "%select_ln1371_41 = select i1 %icmp_ln1600, i7 %c6_V, i7 %p_0122_0_i" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1685]   --->   Operation 26 'select' 'select_ln1371_41' <Predicate = (!icmp_ln1598)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln544_mid2_v = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %select_ln1371_41, i32 1, i32 5)" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1685]   --->   Operation 27 'partselect' 'zext_ln544_mid2_v' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1371 = trunc i7 %select_ln1371_41 to i1" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1685]   --->   Operation 28 'trunc' 'trunc_ln1371' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_58 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln1371, i5 %zext_ln544_mid2_v)" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1685]   --->   Operation 29 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i10 %tmp_58 to i64" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1685]   --->   Operation 30 'zext' 'zext_ln321' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%local_C_V_addr_3 = getelementptr [512 x i64]* %local_C_V, i64 0, i64 %zext_ln321" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1685]   --->   Operation 31 'getelementptr' 'local_C_V_addr_3' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.15ns)   --->   "%buf_data_V = load i64* %local_C_V_addr_3, align 8" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1685]   --->   Operation 32 'load' 'buf_data_V' <Predicate = (!icmp_ln1598)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 33 [1/1] (0.34ns)   --->   "%c7_V = add i5 1, %select_ln1371" [src/kernel_kernel_new.cpp:1600->src/kernel_kernel_new.cpp:1685]   --->   Operation 33 'add' 'c7_V' <Predicate = (!icmp_ln1598)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.44>
ST_3 : Operation 34 [1/2] (1.15ns)   --->   "%buf_data_V = load i64* %local_C_V_addr_3, align 8" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1685]   --->   Operation 34 'load' 'buf_data_V' <Predicate = (!icmp_ln1598)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%buf_data_split_0_V = trunc i64 %buf_data_V to i32" [src/kernel_kernel_new.cpp:1608->src/kernel_kernel_new.cpp:1685]   --->   Operation 35 'trunc' 'buf_data_split_0_V' <Predicate = (!icmp_ln1598 & trunc_ln1371)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%buf_data_split_1_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %buf_data_V, i32 32, i32 63)" [src/kernel_kernel_new.cpp:1608->src/kernel_kernel_new.cpp:1685]   --->   Operation 36 'partselect' 'buf_data_split_1_V' <Predicate = (!icmp_ln1598 & !trunc_ln1371)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.21ns)   --->   "%tmp_44 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_C_drain_local_in_V)" [src/kernel_kernel_new.cpp:1612->src/kernel_kernel_new.cpp:1685]   --->   Operation 37 'read' 'tmp_44' <Predicate = (!icmp_ln1598)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%buf_data_split_1_V_201 = bitcast float %tmp_44 to i32" [src/kernel_kernel_new.cpp:1614->src/kernel_kernel_new.cpp:1685]   --->   Operation 38 'bitcast' 'buf_data_split_1_V_201' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.22ns)   --->   "%buf_data_split_1_V_204 = select i1 %trunc_ln1371, i32 %buf_data_split_1_V_201, i32 %buf_data_split_1_V" [src/kernel_kernel_new.cpp:1615->src/kernel_kernel_new.cpp:1685]   --->   Operation 39 'select' 'buf_data_split_1_V_204' <Predicate = (!icmp_ln1598)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.22ns)   --->   "%buf_data_split_1_V_205 = select i1 %trunc_ln1371, i32 %buf_data_split_0_V, i32 %buf_data_split_1_V_201" [src/kernel_kernel_new.cpp:1615->src/kernel_kernel_new.cpp:1685]   --->   Operation 40 'select' 'buf_data_split_1_V_205' <Predicate = (!icmp_ln1598)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)" [src/kernel_kernel_new.cpp:1600->src/kernel_kernel_new.cpp:1685]   --->   Operation 42 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:1601->src/kernel_kernel_new.cpp:1685]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %buf_data_split_1_V_204, i32 %buf_data_split_1_V_205)" [src/kernel_kernel_new.cpp:1616->src/kernel_kernel_new.cpp:1685]   --->   Operation 44 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.15ns)   --->   "store i64 %p_Result_s, i64* %local_C_V_addr_3, align 8" [src/kernel_kernel_new.cpp:1617->src/kernel_kernel_new.cpp:1685]   --->   Operation 45 'store' <Predicate = (!icmp_ln1598)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_552 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp_s)" [src/kernel_kernel_new.cpp:1618->src/kernel_kernel_new.cpp:1685]   --->   Operation 46 'specregionend' 'empty_552' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/kernel_kernel_new.cpp:1600->src/kernel_kernel_new.cpp:1685]   --->   Operation 47 'br' <Predicate = (!icmp_ln1598)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.60>
ST_5 : Operation 48 [1/1] (0.60ns)   --->   "br label %.preheader.i4" [src/kernel_kernel_new.cpp:1633->src/kernel_kernel_new.cpp:1691]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.60>

State 6 <SV = 3> <Delay = 1.51>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i11 [ %add_ln1631, %hls_label_17_end ], [ 0, %.preheader.i4.preheader ]" [src/kernel_kernel_new.cpp:1631->src/kernel_kernel_new.cpp:1691]   --->   Operation 49 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%p_04_0_i = phi i4 [ %select_ln1631, %hls_label_17_end ], [ -6, %.preheader.i4.preheader ]" [src/kernel_kernel_new.cpp:1631->src/kernel_kernel_new.cpp:1691]   --->   Operation 50 'phi' 'p_04_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 [ %select_ln1633, %hls_label_17_end ], [ 0, %.preheader.i4.preheader ]" [src/kernel_kernel_new.cpp:1633->src/kernel_kernel_new.cpp:1691]   --->   Operation 51 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%p_041_0_i = phi i5 [ %select_ln544_44, %hls_label_17_end ], [ 0, %.preheader.i4.preheader ]" [src/kernel_kernel_new.cpp:1639->src/kernel_kernel_new.cpp:1691]   --->   Operation 52 'phi' 'p_041_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%p_068_0_i = phi i6 [ %c6_V_37, %hls_label_17_end ], [ 0, %.preheader.i4.preheader ]"   --->   Operation 53 'phi' 'p_068_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.61ns)   --->   "%icmp_ln1631 = icmp eq i11 %indvar_flatten20, -512" [src/kernel_kernel_new.cpp:1631->src/kernel_kernel_new.cpp:1691]   --->   Operation 54 'icmp' 'icmp_ln1631' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.53ns)   --->   "%add_ln1631 = add i11 %indvar_flatten20, 1" [src/kernel_kernel_new.cpp:1631->src/kernel_kernel_new.cpp:1691]   --->   Operation 55 'add' 'add_ln1631' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1631, label %C_drain_IO_L1_out_inter_trans.exit, label %hls_label_17_begin" [src/kernel_kernel_new.cpp:1631->src/kernel_kernel_new.cpp:1691]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.33ns)   --->   "%c4_V = add i4 %p_04_0_i, 1" [src/kernel_kernel_new.cpp:1631->src/kernel_kernel_new.cpp:1691]   --->   Operation 57 'add' 'c4_V' <Predicate = (!icmp_ln1631)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.61ns)   --->   "%icmp_ln1633 = icmp eq i11 %indvar_flatten6, 512" [src/kernel_kernel_new.cpp:1633->src/kernel_kernel_new.cpp:1691]   --->   Operation 58 'icmp' 'icmp_ln1633' <Predicate = (!icmp_ln1631)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.27ns)   --->   "%select_ln879 = select i1 %icmp_ln1633, i5 0, i5 %p_041_0_i" [src/kernel_kernel_new.cpp:1638->src/kernel_kernel_new.cpp:1691]   --->   Operation 59 'select' 'select_ln879' <Predicate = (!icmp_ln1631)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.65ns)   --->   "%icmp_ln879 = icmp eq i4 %c4_V, -6" [src/kernel_kernel_new.cpp:1638->src/kernel_kernel_new.cpp:1691]   --->   Operation 60 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln1631)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.65ns)   --->   "%icmp_ln87941 = icmp eq i4 %p_04_0_i, -6" [src/kernel_kernel_new.cpp:1638->src/kernel_kernel_new.cpp:1691]   --->   Operation 61 'icmp' 'icmp_ln87941' <Predicate = (!icmp_ln1631)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.27ns)   --->   "%select_ln879_36 = select i1 %icmp_ln1633, i1 %icmp_ln879, i1 %icmp_ln87941" [src/kernel_kernel_new.cpp:1638->src/kernel_kernel_new.cpp:1691]   --->   Operation 62 'select' 'select_ln879_36' <Predicate = (!icmp_ln1631)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln879)   --->   "%xor_ln879 = xor i1 %icmp_ln1633, true" [src/kernel_kernel_new.cpp:1638->src/kernel_kernel_new.cpp:1691]   --->   Operation 63 'xor' 'xor_ln879' <Predicate = (!icmp_ln1631)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.61ns)   --->   "%icmp_ln1635 = icmp eq i6 %p_068_0_i, -32" [src/kernel_kernel_new.cpp:1635->src/kernel_kernel_new.cpp:1691]   --->   Operation 64 'icmp' 'icmp_ln1635' <Predicate = (!icmp_ln1631)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln879 = and i1 %icmp_ln1635, %xor_ln879" [src/kernel_kernel_new.cpp:1638->src/kernel_kernel_new.cpp:1691]   --->   Operation 65 'and' 'and_ln879' <Predicate = (!icmp_ln1631)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.35ns)   --->   "%select_ln1631 = select i1 %icmp_ln1633, i4 %c4_V, i4 %p_04_0_i" [src/kernel_kernel_new.cpp:1631->src/kernel_kernel_new.cpp:1691]   --->   Operation 66 'select' 'select_ln1631' <Predicate = (!icmp_ln1631)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.34ns)   --->   "%c5_V = add i5 %select_ln879, 1" [src/kernel_kernel_new.cpp:1633->src/kernel_kernel_new.cpp:1691]   --->   Operation 67 'add' 'c5_V' <Predicate = (!icmp_ln1631)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln544)   --->   "%or_ln544 = or i1 %and_ln879, %icmp_ln1633" [src/kernel_kernel_new.cpp:1639->src/kernel_kernel_new.cpp:1691]   --->   Operation 68 'or' 'or_ln544' <Predicate = (!icmp_ln1631)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln544 = select i1 %or_ln544, i6 0, i6 %p_068_0_i" [src/kernel_kernel_new.cpp:1639->src/kernel_kernel_new.cpp:1691]   --->   Operation 69 'select' 'select_ln544' <Predicate = (!icmp_ln1631)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.27ns)   --->   "%select_ln544_44 = select i1 %and_ln879, i5 %c5_V, i5 %select_ln879" [src/kernel_kernel_new.cpp:1639->src/kernel_kernel_new.cpp:1691]   --->   Operation 70 'select' 'select_ln544_44' <Predicate = (!icmp_ln1631)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %select_ln879_36, label %1, label %2" [src/kernel_kernel_new.cpp:1638->src/kernel_kernel_new.cpp:1691]   --->   Operation 71 'br' <Predicate = (!icmp_ln1631)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.43ns)   --->   "%c6_V_37 = add i6 %select_ln544, 1" [src/kernel_kernel_new.cpp:1635->src/kernel_kernel_new.cpp:1691]   --->   Operation 72 'add' 'c6_V_37' <Predicate = (!icmp_ln1631)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.53ns)   --->   "%add_ln1633 = add i11 %indvar_flatten6, 1" [src/kernel_kernel_new.cpp:1633->src/kernel_kernel_new.cpp:1691]   --->   Operation 73 'add' 'add_ln1633' <Predicate = (!icmp_ln1631)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.30ns)   --->   "%select_ln1633 = select i1 %icmp_ln1633, i11 1, i11 %add_ln1633" [src/kernel_kernel_new.cpp:1633->src/kernel_kernel_new.cpp:1691]   --->   Operation 74 'select' 'select_ln1633' <Predicate = (!icmp_ln1631)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 1.70>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln544_44, i5 0)" [src/kernel_kernel_new.cpp:1633->src/kernel_kernel_new.cpp:1691]   --->   Operation 75 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1631)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1633 = zext i10 %tmp to i11" [src/kernel_kernel_new.cpp:1633->src/kernel_kernel_new.cpp:1691]   --->   Operation 76 'zext' 'zext_ln1633' <Predicate = (!icmp_ln1631)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln321_81 = zext i6 %select_ln544 to i11" [src/kernel_kernel_new.cpp:1639->src/kernel_kernel_new.cpp:1691]   --->   Operation 77 'zext' 'zext_ln321_81' <Predicate = (!icmp_ln1631 & select_ln879_36)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.54ns)   --->   "%add_ln321 = add i11 %zext_ln1633, %zext_ln321_81" [src/kernel_kernel_new.cpp:1639->src/kernel_kernel_new.cpp:1691]   --->   Operation 78 'add' 'add_ln321' <Predicate = (!icmp_ln1631 & select_ln879_36)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln321_82 = zext i11 %add_ln321 to i64" [src/kernel_kernel_new.cpp:1639->src/kernel_kernel_new.cpp:1691]   --->   Operation 79 'zext' 'zext_ln321_82' <Predicate = (!icmp_ln1631 & select_ln879_36)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr [512 x i64]* %local_C_V, i64 0, i64 %zext_ln321_82" [src/kernel_kernel_new.cpp:1639->src/kernel_kernel_new.cpp:1691]   --->   Operation 80 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln1631 & select_ln879_36)> <Delay = 0.00>
ST_7 : Operation 81 [2/2] (1.15ns)   --->   "%fifo_data_V = load i64* %local_C_V_addr, align 8" [src/kernel_kernel_new.cpp:1639->src/kernel_kernel_new.cpp:1691]   --->   Operation 81 'load' 'fifo_data_V' <Predicate = (!icmp_ln1631 & select_ln879_36)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 8 <SV = 5> <Delay = 1.21>
ST_8 : Operation 82 [1/1] (1.21ns)   --->   "%tmp_V_53 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_C_drain_in_V_V)" [src/kernel_kernel_new.cpp:1641->src/kernel_kernel_new.cpp:1691]   --->   Operation 82 'read' 'tmp_V_53' <Predicate = (!icmp_ln1631 & !select_ln879_36)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_8 : Operation 83 [1/1] (0.60ns)   --->   "br label %hls_label_17_end"   --->   Operation 83 'br' <Predicate = (!icmp_ln1631 & !select_ln879_36)> <Delay = 0.60>
ST_8 : Operation 84 [1/2] (1.15ns)   --->   "%fifo_data_V = load i64* %local_C_V_addr, align 8" [src/kernel_kernel_new.cpp:1639->src/kernel_kernel_new.cpp:1691]   --->   Operation 84 'load' 'fifo_data_V' <Predicate = (!icmp_ln1631 & select_ln879_36)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_8 : Operation 85 [1/1] (0.60ns)   --->   "br label %hls_label_17_end" [src/kernel_kernel_new.cpp:1640->src/kernel_kernel_new.cpp:1691]   --->   Operation 85 'br' <Predicate = (!icmp_ln1631 & select_ln879_36)> <Delay = 0.60>

State 9 <SV = 6> <Delay = 1.21>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%empty_554 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 86 'speclooptripcount' 'empty_554' <Predicate = (!icmp_ln1631)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)" [src/kernel_kernel_new.cpp:1635->src/kernel_kernel_new.cpp:1691]   --->   Operation 87 'specregionbegin' 'tmp_50' <Predicate = (!icmp_ln1631)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:1636->src/kernel_kernel_new.cpp:1691]   --->   Operation 88 'specpipeline' <Predicate = (!icmp_ln1631)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_V = phi i64 [ %fifo_data_V, %1 ], [ %tmp_V_53, %2 ]"   --->   Operation 89 'phi' 'tmp_V' <Predicate = (!icmp_ln1631)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %fifo_C_drain_out_V_V, i64 %tmp_V)" [src/kernel_kernel_new.cpp:1643->src/kernel_kernel_new.cpp:1691]   --->   Operation 90 'write' <Predicate = (!icmp_ln1631)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%empty_553 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_50)" [src/kernel_kernel_new.cpp:1644->src/kernel_kernel_new.cpp:1691]   --->   Operation 91 'specregionend' 'empty_553' <Predicate = (!icmp_ln1631)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader.i4" [src/kernel_kernel_new.cpp:1635->src/kernel_kernel_new.cpp:1691]   --->   Operation 92 'br' <Predicate = (!icmp_ln1631)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:1698]   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
local_C_V              (alloca           ) [ 00111111110]
specmemcore_ln1679     (specmemcore      ) [ 00000000000]
br_ln1598              (br               ) [ 01111000000]
indvar_flatten         (phi              ) [ 00100000000]
p_0122_0_i             (phi              ) [ 00100000000]
p_071_0_i              (phi              ) [ 00100000000]
icmp_ln1598            (icmp             ) [ 00111000000]
add_ln1598             (add              ) [ 01111000000]
br_ln1598              (br               ) [ 00000000000]
c6_V                   (add              ) [ 00000000000]
icmp_ln1600            (icmp             ) [ 00000000000]
select_ln1371          (select           ) [ 00000000000]
select_ln1371_41       (select           ) [ 01111000000]
zext_ln544_mid2_v      (partselect       ) [ 00000000000]
trunc_ln1371           (trunc            ) [ 00110000000]
tmp_58                 (bitconcatenate   ) [ 00000000000]
zext_ln321             (zext             ) [ 00000000000]
local_C_V_addr_3       (getelementptr    ) [ 00111000000]
c7_V                   (add              ) [ 01111000000]
buf_data_V             (load             ) [ 00000000000]
buf_data_split_0_V     (trunc            ) [ 00000000000]
buf_data_split_1_V     (partselect       ) [ 00000000000]
tmp_44                 (read             ) [ 00000000000]
buf_data_split_1_V_201 (bitcast          ) [ 00000000000]
buf_data_split_1_V_204 (select           ) [ 00101000000]
buf_data_split_1_V_205 (select           ) [ 00101000000]
empty                  (speclooptripcount) [ 00000000000]
tmp_s                  (specregionbegin  ) [ 00000000000]
specpipeline_ln1601    (specpipeline     ) [ 00000000000]
p_Result_s             (bitconcatenate   ) [ 00000000000]
store_ln1617           (store            ) [ 00000000000]
empty_552              (specregionend    ) [ 00000000000]
br_ln1600              (br               ) [ 01111000000]
br_ln1633              (br               ) [ 00000111110]
indvar_flatten20       (phi              ) [ 00000010000]
p_04_0_i               (phi              ) [ 00000010000]
indvar_flatten6        (phi              ) [ 00000010000]
p_041_0_i              (phi              ) [ 00000010000]
p_068_0_i              (phi              ) [ 00000010000]
icmp_ln1631            (icmp             ) [ 00000011110]
add_ln1631             (add              ) [ 00000111110]
br_ln1631              (br               ) [ 00000000000]
c4_V                   (add              ) [ 00000000000]
icmp_ln1633            (icmp             ) [ 00000000000]
select_ln879           (select           ) [ 00000000000]
icmp_ln879             (icmp             ) [ 00000000000]
icmp_ln87941           (icmp             ) [ 00000000000]
select_ln879_36        (select           ) [ 00000011110]
xor_ln879              (xor              ) [ 00000000000]
icmp_ln1635            (icmp             ) [ 00000000000]
and_ln879              (and              ) [ 00000000000]
select_ln1631          (select           ) [ 00000111110]
c5_V                   (add              ) [ 00000000000]
or_ln544               (or               ) [ 00000000000]
select_ln544           (select           ) [ 00000011000]
select_ln544_44        (select           ) [ 00000111110]
br_ln1638              (br               ) [ 00000000000]
c6_V_37                (add              ) [ 00000111110]
add_ln1633             (add              ) [ 00000000000]
select_ln1633          (select           ) [ 00000111110]
tmp                    (bitconcatenate   ) [ 00000000000]
zext_ln1633            (zext             ) [ 00000000000]
zext_ln321_81          (zext             ) [ 00000000000]
add_ln321              (add              ) [ 00000000000]
zext_ln321_82          (zext             ) [ 00000000000]
local_C_V_addr         (getelementptr    ) [ 00000010100]
tmp_V_53               (read             ) [ 00000011110]
br_ln0                 (br               ) [ 00000011110]
fifo_data_V            (load             ) [ 00000011110]
br_ln1640              (br               ) [ 00000011110]
empty_554              (speclooptripcount) [ 00000000000]
tmp_50                 (specregionbegin  ) [ 00000000000]
specpipeline_ln1636    (specpipeline     ) [ 00000000000]
tmp_V                  (phi              ) [ 00000010010]
write_ln1643           (write            ) [ 00000000000]
empty_553              (specregionend    ) [ 00000000000]
br_ln1635              (br               ) [ 00000111110]
ret_ln1698             (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_local_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="local_C_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_44_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_44/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_V_53_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_53/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln1643_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="64" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1643/9 "/>
</bind>
</comp>

<comp id="121" class="1004" name="local_C_V_addr_3_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="10" slack="0"/>
<pin id="125" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr_3/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2"/>
<pin id="133" dir="0" index="4" bw="9" slack="0"/>
<pin id="134" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="64" slack="0"/>
<pin id="136" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buf_data_V/2 store_ln1617/4 fifo_data_V/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="local_C_V_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="11" slack="0"/>
<pin id="141" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/7 "/>
</bind>
</comp>

<comp id="144" class="1005" name="indvar_flatten_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="1"/>
<pin id="146" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="11" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="p_0122_0_i_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="1"/>
<pin id="157" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0122_0_i (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_0122_0_i_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0122_0_i/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="p_071_0_i_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="1"/>
<pin id="168" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_071_0_i (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_071_0_i_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_071_0_i/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="indvar_flatten20_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="1"/>
<pin id="179" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten20 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="indvar_flatten20_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten20/6 "/>
</bind>
</comp>

<comp id="188" class="1005" name="p_04_0_i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="1"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_04_0_i (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_04_0_i_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="4" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0_i/6 "/>
</bind>
</comp>

<comp id="199" class="1005" name="indvar_flatten6_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="1"/>
<pin id="201" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="indvar_flatten6_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/6 "/>
</bind>
</comp>

<comp id="210" class="1005" name="p_041_0_i_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="1"/>
<pin id="212" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_041_0_i (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_041_0_i_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_041_0_i/6 "/>
</bind>
</comp>

<comp id="221" class="1005" name="p_068_0_i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="1"/>
<pin id="223" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_068_0_i (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_068_0_i_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_068_0_i/6 "/>
</bind>
</comp>

<comp id="232" class="1005" name="tmp_V_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="234" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_V_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="64" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln1598_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="0" index="1" bw="11" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1598/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln1598_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1598/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="c6_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c6_V/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln1600_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="5" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1600/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln1371_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="5" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1371/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln1371_41_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="7" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1371_41/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln544_mid2_v_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="7" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="0" index="3" bw="4" slack="0"/>
<pin id="287" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln544_mid2_v/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln1371_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1371/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_58_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="5" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln321_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="c7_V_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c7_V/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="buf_data_split_0_V_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="buf_data_split_0_V/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="buf_data_split_1_V_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="7" slack="0"/>
<pin id="323" dir="0" index="3" bw="7" slack="0"/>
<pin id="324" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="buf_data_split_1_V/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="buf_data_split_1_V_201_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="buf_data_split_1_V_201/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="buf_data_split_1_V_204_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="32" slack="0"/>
<pin id="337" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_data_split_1_V_204/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="buf_data_split_1_V_205_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="32" slack="0"/>
<pin id="344" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_data_split_1_V_205/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_Result_s_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="1"/>
<pin id="350" dir="0" index="2" bw="32" slack="1"/>
<pin id="351" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln1631_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="0"/>
<pin id="356" dir="0" index="1" bw="11" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1631/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln1631_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1631/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="c4_V_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c4_V/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln1633_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="0"/>
<pin id="374" dir="0" index="1" bw="11" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1633/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln879_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="5" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln879_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln87941_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87941/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln879_36_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_36/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="xor_ln879_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln1635_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="0" index="1" bw="6" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1635/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="and_ln879_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln1631_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="4" slack="0"/>
<pin id="427" dir="0" index="2" bw="4" slack="0"/>
<pin id="428" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1631/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="c5_V_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c5_V/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="or_ln544_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln544/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln544_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="6" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln544_44_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="5" slack="0"/>
<pin id="455" dir="0" index="2" bw="5" slack="0"/>
<pin id="456" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544_44/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="c6_V_37_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c6_V_37/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln1633_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1633/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln1633_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="11" slack="0"/>
<pin id="475" dir="0" index="2" bw="11" slack="0"/>
<pin id="476" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1633/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="0" index="1" bw="5" slack="1"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln1633_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1633/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln321_81_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="1"/>
<pin id="493" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_81/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln321_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="6" slack="0"/>
<pin id="497" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln321_82_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_82/7 "/>
</bind>
</comp>

<comp id="505" class="1005" name="icmp_ln1598_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1598 "/>
</bind>
</comp>

<comp id="509" class="1005" name="add_ln1598_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="11" slack="0"/>
<pin id="511" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1598 "/>
</bind>
</comp>

<comp id="514" class="1005" name="select_ln1371_41_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="0"/>
<pin id="516" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1371_41 "/>
</bind>
</comp>

<comp id="519" class="1005" name="trunc_ln1371_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1371 "/>
</bind>
</comp>

<comp id="525" class="1005" name="local_C_V_addr_3_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="1"/>
<pin id="527" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr_3 "/>
</bind>
</comp>

<comp id="531" class="1005" name="c7_V_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c7_V "/>
</bind>
</comp>

<comp id="536" class="1005" name="buf_data_split_1_V_204_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_split_1_V_204 "/>
</bind>
</comp>

<comp id="541" class="1005" name="buf_data_split_1_V_205_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_split_1_V_205 "/>
</bind>
</comp>

<comp id="546" class="1005" name="icmp_ln1631_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1631 "/>
</bind>
</comp>

<comp id="550" class="1005" name="add_ln1631_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="11" slack="0"/>
<pin id="552" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1631 "/>
</bind>
</comp>

<comp id="555" class="1005" name="select_ln879_36_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln879_36 "/>
</bind>
</comp>

<comp id="559" class="1005" name="select_ln1631_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="0"/>
<pin id="561" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1631 "/>
</bind>
</comp>

<comp id="564" class="1005" name="select_ln544_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="1"/>
<pin id="566" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln544 "/>
</bind>
</comp>

<comp id="569" class="1005" name="select_ln544_44_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln544_44 "/>
</bind>
</comp>

<comp id="575" class="1005" name="c6_V_37_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c6_V_37 "/>
</bind>
</comp>

<comp id="580" class="1005" name="select_ln1633_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="11" slack="0"/>
<pin id="582" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1633 "/>
</bind>
</comp>

<comp id="585" class="1005" name="local_C_V_addr_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="9" slack="1"/>
<pin id="587" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_V_53_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="1"/>
<pin id="592" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_53 "/>
</bind>
</comp>

<comp id="595" class="1005" name="fifo_data_V_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="1"/>
<pin id="597" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="fifo_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="58" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="90" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="96" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="137" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="74" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="224"><net_src comp="76" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="241"><net_src comp="235" pin="4"/><net_sink comp="114" pin=2"/></net>

<net id="246"><net_src comp="148" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="148" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="159" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="170" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="170" pin="4"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="260" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="254" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="159" pin="4"/><net_sink comp="274" pin=2"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="274" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="295"><net_src comp="274" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="266" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="282" pin="4"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="266" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="127" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="127" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="332"><net_src comp="102" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="319" pin="4"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="315" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="329" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="70" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="347" pin="3"/><net_sink comp="127" pin=4"/></net>

<net id="358"><net_src comp="181" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="78" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="181" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="34" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="192" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="80" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="203" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="82" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="30" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="214" pin="4"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="366" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="74" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="192" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="74" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="372" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="386" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="392" pin="2"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="372" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="84" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="225" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="86" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="406" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="372" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="366" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="192" pin="4"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="378" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="418" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="372" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="76" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="225" pin="4"/><net_sink comp="444" pin=2"/></net>

<net id="457"><net_src comp="418" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="432" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="378" pin="3"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="444" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="88" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="203" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="34" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="372" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="34" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="466" pin="2"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="30" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="490"><net_src comp="480" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="498"><net_src comp="487" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="508"><net_src comp="242" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="248" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="517"><net_src comp="274" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="522"><net_src comp="292" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="528"><net_src comp="121" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="534"><net_src comp="309" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="539"><net_src comp="333" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="544"><net_src comp="340" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="549"><net_src comp="354" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="360" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="558"><net_src comp="398" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="424" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="567"><net_src comp="444" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="572"><net_src comp="452" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="578"><net_src comp="460" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="583"><net_src comp="472" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="588"><net_src comp="137" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="593"><net_src comp="108" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="598"><net_src comp="127" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="235" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_out_V_V | {9 }
 - Input state : 
	Port: C_drain_IO_L1_out491 : fifo_C_drain_in_V_V | {8 }
	Port: C_drain_IO_L1_out491 : fifo_C_drain_local_in_V | {3 }
  - Chain level:
	State 1
		specmemcore_ln1679 : 1
	State 2
		icmp_ln1598 : 1
		add_ln1598 : 1
		br_ln1598 : 2
		c6_V : 1
		icmp_ln1600 : 1
		select_ln1371 : 2
		select_ln1371_41 : 2
		zext_ln544_mid2_v : 3
		trunc_ln1371 : 3
		tmp_58 : 4
		zext_ln321 : 5
		local_C_V_addr_3 : 6
		buf_data_V : 7
		c7_V : 3
	State 3
		buf_data_split_0_V : 1
		buf_data_split_1_V : 1
		buf_data_split_1_V_204 : 1
		buf_data_split_1_V_205 : 1
	State 4
		store_ln1617 : 1
		empty_552 : 1
	State 5
	State 6
		icmp_ln1631 : 1
		add_ln1631 : 1
		br_ln1631 : 2
		c4_V : 1
		icmp_ln1633 : 1
		select_ln879 : 2
		icmp_ln879 : 2
		icmp_ln87941 : 1
		select_ln879_36 : 3
		xor_ln879 : 2
		icmp_ln1635 : 1
		and_ln879 : 2
		select_ln1631 : 2
		c5_V : 3
		or_ln544 : 2
		select_ln544 : 2
		select_ln544_44 : 2
		br_ln1638 : 4
		c6_V_37 : 3
		add_ln1633 : 1
		select_ln1633 : 2
	State 7
		zext_ln1633 : 1
		add_ln321 : 2
		zext_ln321_82 : 3
		local_C_V_addr : 4
		fifo_data_V : 5
	State 8
	State 9
		write_ln1643 : 1
		empty_553 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |      select_ln1371_fu_266     |    0    |    5    |
|          |    select_ln1371_41_fu_274    |    0    |    7    |
|          | buf_data_split_1_V_204_fu_333 |    0    |    32   |
|          | buf_data_split_1_V_205_fu_340 |    0    |    32   |
|  select  |      select_ln879_fu_378      |    0    |    5    |
|          |     select_ln879_36_fu_398    |    0    |    2    |
|          |      select_ln1631_fu_424     |    0    |    4    |
|          |      select_ln544_fu_444      |    0    |    6    |
|          |     select_ln544_44_fu_452    |    0    |    5    |
|          |      select_ln1633_fu_472     |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln1598_fu_242      |    0    |    13   |
|          |       icmp_ln1600_fu_260      |    0    |    11   |
|          |       icmp_ln1631_fu_354      |    0    |    13   |
|   icmp   |       icmp_ln1633_fu_372      |    0    |    13   |
|          |       icmp_ln879_fu_386       |    0    |    9    |
|          |      icmp_ln87941_fu_392      |    0    |    9    |
|          |       icmp_ln1635_fu_412      |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          |       add_ln1598_fu_248       |    0    |    11   |
|          |          c6_V_fu_254          |    0    |    7    |
|          |          c7_V_fu_309          |    0    |    6    |
|          |       add_ln1631_fu_360       |    0    |    11   |
|    add   |          c4_V_fu_366          |    0    |    6    |
|          |          c5_V_fu_432          |    0    |    6    |
|          |         c6_V_37_fu_460        |    0    |    6    |
|          |       add_ln1633_fu_466       |    0    |    11   |
|          |        add_ln321_fu_494       |    0    |    10   |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln879_fu_406       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    and   |        and_ln879_fu_418       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    or    |        or_ln544_fu_438        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   |       tmp_44_read_fu_102      |    0    |    0    |
|          |      tmp_V_53_read_fu_108     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |   write_ln1643_write_fu_114   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|    zext_ln544_mid2_v_fu_282   |    0    |    0    |
|          |   buf_data_split_1_V_fu_319   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |      trunc_ln1371_fu_292      |    0    |    0    |
|          |   buf_data_split_0_V_fu_315   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_58_fu_296         |    0    |    0    |
|bitconcatenate|       p_Result_s_fu_347       |    0    |    0    |
|          |           tmp_fu_480          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln321_fu_304       |    0    |    0    |
|   zext   |       zext_ln1633_fu_487      |    0    |    0    |
|          |      zext_ln321_81_fu_491     |    0    |    0    |
|          |      zext_ln321_82_fu_500     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   268   |
|----------|-------------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|local_C_V|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln1598_reg_509      |   11   |
|      add_ln1631_reg_550      |   11   |
|buf_data_split_1_V_204_reg_536|   32   |
|buf_data_split_1_V_205_reg_541|   32   |
|        c6_V_37_reg_575       |    6   |
|         c7_V_reg_531         |    5   |
|      fifo_data_V_reg_595     |   64   |
|      icmp_ln1598_reg_505     |    1   |
|      icmp_ln1631_reg_546     |    1   |
|   indvar_flatten20_reg_177   |   11   |
|    indvar_flatten6_reg_199   |   11   |
|    indvar_flatten_reg_144    |   11   |
|   local_C_V_addr_3_reg_525   |    9   |
|    local_C_V_addr_reg_585    |    9   |
|      p_0122_0_i_reg_155      |    7   |
|       p_041_0_i_reg_210      |    5   |
|       p_04_0_i_reg_188       |    4   |
|       p_068_0_i_reg_221      |    6   |
|       p_071_0_i_reg_166      |    5   |
|   select_ln1371_41_reg_514   |    7   |
|     select_ln1631_reg_559    |    4   |
|     select_ln1633_reg_580    |   11   |
|    select_ln544_44_reg_569   |    5   |
|     select_ln544_reg_564     |    6   |
|    select_ln879_36_reg_555   |    1   |
|       tmp_V_53_reg_590       |   64   |
|         tmp_V_reg_232        |   64   |
|     trunc_ln1371_reg_519     |    1   |
+------------------------------+--------+
|             Total            |   404  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |   4  |   9  |   36   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   ||  0.6315 ||    21   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   268  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |   21   |    -   |
|  Register |    -   |    -   |   404  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   404  |   289  |    0   |
+-----------+--------+--------+--------+--------+--------+
