# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do del2_v2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Dev/school/ele111/lab8/del2_v2/del2_v2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:33 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Dev/school/ele111/lab8/del2_v2/del2_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity del2_v2
# -- Compiling architecture arch of del2_v2
# End time: 13:56:33 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Dev/school/ele111/lab8/del2_v2/enable_gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:33 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Dev/school/ele111/lab8/del2_v2/enable_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity enable_gen
# -- Compiling architecture rtl of enable_gen
# End time: 13:56:33 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Dev/school/ele111/lab8/del2_v2/reset_sync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:33 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Dev/school/ele111/lab8/del2_v2/reset_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reset_sync
# -- Compiling architecture rtl of reset_sync
# End time: 13:56:33 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Dev/school/ele111/lab8/del2_v2/baud_gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:33 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Dev/school/ele111/lab8/del2_v2/baud_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_gen
# -- Compiling architecture arch of baud_gen
# End time: 13:56:33 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Dev/school/ele111/lab8/del2_v2/simulation/modelsim/del2_v2.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:48 on Nov 15,2019
# vcom -reportprogress 300 -work work C:/Dev/school/ele111/lab8/del2_v2/simulation/modelsim/del2_v2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity del2_v2_vhd_tst
# -- Compiling architecture del2_v2_arch of del2_v2_vhd_tst
# End time: 13:56:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.del2_v2_vhd_tst
# vsim -gui -l msim_transcript work.del2_v2_vhd_tst 
# Start time: 13:56:58 on Nov 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.del2_v2_vhd_tst(del2_v2_arch)
# Loading ieee.numeric_std(body)
# Loading work.del2_v2(arch)
# Loading work.enable_gen(rtl)
# Loading work.reset_sync(rtl)
# Loading work.baud_gen(arch)
# ** Warning: (vsim-8684) No drivers exist on inout port /del2_v2_vhd_tst/i1/GPIO(35 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/GPIO(35 downto 8).
# ** Warning: (vsim-8684) No drivers exist on inout port /del2_v2_vhd_tst/i1/GPIO(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/GPIO(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /del2_v2_vhd_tst/i1/GPIO(4 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/GPIO(4 downto 2).
# ** Warning: (vsim-8684) No drivers exist on inout port /del2_v2_vhd_tst/i1/GPIO(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/GPIO(0).
# ** Warning: (vsim-8684) No drivers exist on out port /del2_v2_vhd_tst/i1/LEDR(15 downto 9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/LEDR(15 downto 9).
# ** Warning: (vsim-8684) No drivers exist on out port /del2_v2_vhd_tst/i1/LEDR(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/LEDR(0).
# ** Warning: (vsim-8684) No drivers exist on out port /del2_v2_vhd_tst/i1/LEDG(7 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/LEDG(7 downto 1).
add wave -position insertpoint  \
sim:/del2_v2_vhd_tst/i1/baud_enable_r \
sim:/del2_v2_vhd_tst/i1/baud_enable_s
run 150 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /del2_v2_vhd_tst/i1/baud_gen_inst
add wave -position insertpoint  \
sim:/del2_v2_vhd_tst/i1/rec_state
add wave -position insertpoint  \
sim:/del2_v2_vhd_tst/i1/din_qq
restart -f
# ** Warning: (vsim-8684) No drivers exist on inout port /del2_v2_vhd_tst/i1/GPIO(35 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/GPIO(35 downto 8).
# ** Warning: (vsim-8684) No drivers exist on inout port /del2_v2_vhd_tst/i1/GPIO(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/GPIO(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /del2_v2_vhd_tst/i1/GPIO(4 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/GPIO(4 downto 2).
# ** Warning: (vsim-8684) No drivers exist on inout port /del2_v2_vhd_tst/i1/GPIO(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/GPIO(0).
# ** Warning: (vsim-8684) No drivers exist on out port /del2_v2_vhd_tst/i1/LEDR(15 downto 9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/LEDR(15 downto 9).
# ** Warning: (vsim-8684) No drivers exist on out port /del2_v2_vhd_tst/i1/LEDR(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/LEDR(0).
# ** Warning: (vsim-8684) No drivers exist on out port /del2_v2_vhd_tst/i1/LEDG(7 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/LEDG(7 downto 1).
run 150 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /del2_v2_vhd_tst/i1/baud_gen_inst
add wave -position insertpoint  \
sim:/del2_v2_vhd_tst/i1/rec_shift_reg
restart -f
# ** Warning: (vsim-8684) No drivers exist on inout port /del2_v2_vhd_tst/i1/GPIO(35 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/GPIO(35 downto 8).
# ** Warning: (vsim-8684) No drivers exist on inout port /del2_v2_vhd_tst/i1/GPIO(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/GPIO(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /del2_v2_vhd_tst/i1/GPIO(4 downto 2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/GPIO(4 downto 2).
# ** Warning: (vsim-8684) No drivers exist on inout port /del2_v2_vhd_tst/i1/GPIO(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/GPIO(0).
# ** Warning: (vsim-8684) No drivers exist on out port /del2_v2_vhd_tst/i1/LEDR(15 downto 9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/LEDR(15 downto 9).
# ** Warning: (vsim-8684) No drivers exist on out port /del2_v2_vhd_tst/i1/LEDR(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/LEDR(0).
# ** Warning: (vsim-8684) No drivers exist on out port /del2_v2_vhd_tst/i1/LEDG(7 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /del2_v2_vhd_tst/LEDG(7 downto 1).
run 150 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /del2_v2_vhd_tst/i1/baud_gen_inst
# End time: 14:14:49 on Nov 15,2019, Elapsed time: 0:17:51
# Errors: 0, Warnings: 24
