

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_sq_sum_loop'
================================================================
* Date:           Tue Jun 13 00:34:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  27.204 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.400 us|  0.400 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sq_sum_loop  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    230|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|       0|    167|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     208|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|     208|    442|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |mul_100s_100s_200_1_1_U76  |mul_100s_100s_200_1_1  |        0|  16|  0|  167|    0|
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                      |                       |        0|  16|  0|  167|    0|
    +---------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln246_fu_81_p2   |         +|   0|  0|   11|           3|           1|
    |p_Val2_s_fu_114_p2   |         +|   0|  0|  209|         202|         202|
    |icmp_ln246_fu_75_p2  |      icmp|   0|  0|    8|           3|           3|
    |ap_enable_pp0        |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  230|         209|         208|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|    3|          6|
    |i_fu_38                  |   9|          2|    3|          6|
    |p_Result_s_fu_34         |   9|          2|  202|        404|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  210|        420|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_38                  |    3|   0|    3|          0|
    |p_Result_s_fu_34         |  202|   0|  202|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  208|   0|  208|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|e_V_address0      |  out|    3|   ap_memory|                                  e_V|         array|
|e_V_ce0           |  out|    1|   ap_memory|                                  e_V|         array|
|e_V_q0            |   in|  100|   ap_memory|                                  e_V|         array|
|X_V_7_out         |  out|  202|      ap_vld|                            X_V_7_out|       pointer|
|X_V_7_out_ap_vld  |  out|    1|      ap_vld|                            X_V_7_out|       pointer|
+------------------+-----+-----+------------+-------------------------------------+--------------+

