;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <-0, -640
	CMP 1, <-11
	ADD @121, 103
	JMN -7, @-20
	CMP -207, <-120
	ADD 200, 100
	SPL 100, 209
	ADD @0, @2
	SUB @72, @200
	SUB @-127, 100
	CMP -207, <-120
	JMP -7, @-20
	SLT 10, 20
	JMZ 600, -700
	CMP <-0, <-643
	CMP @-127, 100
	SUB 12, @20
	ADD 160, 970
	CMP <-0, <-640
	JMP @-92, #4
	CMP @-127, 100
	SUB @127, 207
	SUB #921, 40
	JMN -1, @-20
	SUB @-127, 100
	SUB #-92, @4
	ADD @121, 103
	SPL 12, #110
	SUB @-127, 100
	JMP 0, <2
	JMZ 12, #110
	SUB 1, <-11
	SUB 12, @20
	JMZ 12, #110
	SUB 12, @20
	DJN @921, 40
	DJN 12, #110
	SLT #921, 40
	SUB -207, <-120
	SLT #921, 49
	SUB @121, 103
	SLT #921, 49
	SUB -6, <-20
	SUB @121, 103
	CMP -207, <-120
	CMP -207, <-120
