m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/simulation/modelsim
vbit_shift_low_pass_filter
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1772372044
!i10b 1
!s100 >D6PJ9_idbU;B=CP;]i<J2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I2EE<zG6djnWFE^U:_UV_A0
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1772371808
8/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/bit_shift_low_pass_filter.sv
F/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/bit_shift_low_pass_filter.sv
!i122 1
L0 1 409
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1772372044.000000
!s107 /home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/bit_shift_low_pass_filter.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src|/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/bit_shift_low_pass_filter.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src
Z9 tCvgOpt 0
vbit_shift_low_pass_filter_tb
R1
R2
!i10b 1
!s100 Ng=_efQ3ShgcW>Uz=V8oI0
R3
IJ_1FM8boVf7HJ<[ooc:=70
R4
S1
R0
w1772353356
8/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/tb/64/bit_shift_low_pass_filter_tb.sv
F/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/tb/64/bit_shift_low_pass_filter_tb.sv
!i122 2
L0 15 344
R5
r1
!s85 0
31
R6
!s107 /home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/tb/64/bit_shift_low_pass_filter_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/tb/64/bit_shift_low_pass_filter_tb.sv|
!i113 1
R7
R9
vtop_level
R1
R2
!i10b 1
!s100 KO8cncmSG69Z9jYdK8L>[1
R3
IZ`20V0W;^61C>W>MH0zDY2
R4
S1
R0
w1772340319
8/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv
F/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv
!i122 0
L0 1 86
R5
r1
!s85 0
31
R6
!s107 /home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src|/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv|
!i113 1
R7
R8
R9
