
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis

# Written on Fri Aug 23 17:29:52 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "D:\libero_tests\UART_INT\designer\UART_INT1\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                               Requested     Requested     Clock                                                                Clock                Clock
Level     Clock                                               Frequency     Period        Type                                                                 Group                Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       UART_INT1_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                             default_clkgroup     15   
1 .         UART_INT1_sb_0/CCC_0/GL0                          100.0 MHz     10.000        generated (from UART_INT1_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     233  
=========================================================================================================================================================================================


Clock Load Summary
******************

                                                    Clock     Source                                                              Clock Pin                                                     Non-clock Pin     Non-clock Pin                                                     
Clock                                               Load      Pin                                                                 Seq Example                                                   Seq Example       Comb Example                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_INT1_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     15        UART_INT1_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     UART_INT1_sb_0.CORERESETP_0.release_sdif0_core.C              -                 UART_INT1_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
UART_INT1_sb_0/CCC_0/GL0                            233       UART_INT1_sb_0.CCC_0.CCC_INST.GL0(CCC)                              UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 UART_INT1_sb_0.CCC_0.GL0_INST.I(BUFG)                             
====================================================================================================================================================================================================================================================================================
