.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000011010000100000000000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000010110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110000000000000111100000000000000000111001110000000000
010000000000000000000010110101001100110110110000000000
000000000000000000000000011000000000000000000100000001
000000000000000000000011111101000000000010000010000111
000000000000001000000000010111101111010000000000000000
000000000000000111000010001001101101110000100000000000
000000000001010000000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000000000000000000000000010011111000000001010000000000
000000000000000000000011001001101011000011010000000000

.logic_tile 3 1
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001110000000000000001000
001000000000001000000110100111000000000000001000000000
100000000000000001000000000000001101000000000000000000
110000000000000000000110100011001000111100001000000000
000000000000001101000000000000000000111100000000000000
000000000000000001100000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011100011001000100101010000000000
000000000000000000100000001111101011010101100000000000
000000000000000101000000010011100001111001110000000000
000000000000000000000010000101101100010000100000000000
000000000000000111000111010111000001001100110000000000
000000000000000000100110000000101110110011000000000000
000000000000000111000000000001111011111101010100000000
000000001010000000000000001001001001100000010010000000

.logic_tile 4 1
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000111011110001100110000000001
000000000000000000000000000000001100110011000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000001000000001100110010000000
000000000001010000000011110011100000110011000000000100
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000000011100000011110000000000
000000000000000000100000000000010000000011110001000000

.logic_tile 5 1
000000000000000000000000000111101101111001010100000000
000000000000000000000000000000011010111001010010000000
001000001100000000000000010000011101111000110100000000
100000000000000000000010001011001110110100110010000000
110000000000000000000000000111101101111001010100000000
000000000000000000000000000000011101111001010010000000
000000000000000001100000001000001110111001010100000000
000000000000000000000000000111001101110110100010000000
000000000100000000000111110111101101111001010100000000
000000000000000000000110000000011001111001010010000000
000000000000001000000000010111000001111001110100000000
000000000000000001000011101011101110110000110010000000
000010100000000001100110000011011110111100010100000000
000000000001000000000000000000101101111100010010000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000010001100000001111000100000000
000000000000000000000011111101001100110000110010000000
001000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
010000100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001011001010000011110000000000
000000000000000000000000000001010000010110100000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000110100101111100000011110100000001
100000000000000000000000000011100000111100000000000000
110000000000000000000110001000001101001011010000000000
110000000000000000000000001101001100000111100010000000
000000000000000000000110001101000001001111000100000000
000000000000000000000000000111101001110000110000000001
000000000000000001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000000000011001000010101010000000000
000000000000000111000000000000010000010101010010000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000001000001011010010110000000000
000000000000001111000000000111011001100001110000000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
000000000110001111100110010001000000001111000100000000
000000000001000001000010000001001001110000110010000000
001000000000001000000110000001001000010110100000000000
100000000000000001000000000001010000111100000000000000
010000000000001111000011101101101010000011110000000000
110010100000000111100111110001110000101001010000000000
000000000000000000000000010000001010011010010100000000
000000000000000000000010001001001100100101100000000100
000000001010000001100000010101101011011010010100000000
000000000001000000000011100000111000011010010000000000
000010100000000000000000000011001010011101110110000000
000001000000001111000000000011101001010001000000000000
000001000000000000000000001001101010000011110000000000
000010000000000000000000000011100000010110100000000000
010000000000000000000000001011100000001111000100000000
000000000000000000000000001001001010110000110000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000001100000010011000000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000000000000000000000001110001100111100000000
100000000000000000000000000000001000110011000000000000
110000000000000000000110000000001000001100111100000000
110000000000000000000000000000001001110011000000000000
000000000000001000000000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000101100000000101101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100010000001011010010100000000000000
000000000000000000000000001101000000000000000000000000
010000000000000000000000000101000001000110000000000000
100000000000000000000000000000101010000110000000000000

.logic_tile 13 1
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000010110100100000000
100000000000000000000000000001000000101001010000000000
010000000000000000000011100000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000001101000000000000000000000000001000000000
000000000000001111100010110000001000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000111100000001000001100110000000000
000000000000000000000100000000001000110011000000000000
000000000000001000000000000000001110001001010000000000
000000000000000001000000000001011110000110100000000000
000000000000001000000110000011100000001001000000000000
000000000000000101000000000001101111101001010000000000
000000000000000000000010000001001100101001010000000000
000000000000000000000000001011101111010100100000000000
000000000000001000000110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000101001001110000010000000000
000000000000000000000000001111111010110000110000000000

.logic_tile 15 1
000000000000000000000000001000000001001100110000000000
000000000000000000000000001101001110110011000000000000
000000000000000000000111001011111110101001010000000000
000000000000000000000100001011100000010101010000000000
000001000000000000000011111000001100000010100000000000
000000000000000000000110100111010000000001010000000000
000000000000000000000111100101011110101000110000000000
000000000000000000000100000000101101101000110000000000
000000000000001101000011110000000000000000000000000000
000000000000000101100010100000000000000000000000000000
000000000000001111000011100011011100000000100000000000
000000000000000101100011100011001011010000110000000000
000000000000000000000000000011111000000001000000000000
000000000000000000000000000011011101101001000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000010100001011110101011110000000000
000000000000000000000100001101110000000001010000000000
000000000000000000000000001000001011010111000000000000
000000000000000000000000000011011011101011000000000000
000000000000001001100011100011100000101001010000000000
000000000000000101000100000101101011011001100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000011101010110001010000000000
000000000000000000000000000000101010110001010000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 17 1
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001011000000000000001000
001000000000001000000000000111011011001100111100000000
100000000000000001000010010000011011110011000000000000
010000000000000000000110010101001001001100111100000000
010000000000000000000010000000101001110011000000000000
000000000000100000000110000101001001001100111100000000
000000000001000000000010010000101011110011000000000000
000000000000000000000000000101101001001100110100000000
000000000000000000000000000000101000110011001000000000
000001000000000000000000010000011000000011110000000000
000010100000000000000010000000000000000011110000000000
000010100000000001100000000000000001001111000000000000
000001000010000000000000000000001011001111000000000000
110000000000000001000000000000011100000100000100000000
110000000000000000000000000000010000000000000000000000

.logic_tile 18 1
000000000000000000000000011001101100111100000010000000
000000000000000000000010101011011111111100100000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101100110100000000000001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000010011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000001000000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000000000000000001000000001000000000
100000000000000000000000000000001011000000000000000000
010000000000000000000111000000001000001100110100000000
110000000000000000000100001011000000110011000000000000
000000000000000001000000010000000000010110100100000000
000000000000000000000010001011000000101001010000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000011100001100000010000000000
000000000000000000000010111011101011000000000001000000
000000000001000000000000000101101100001100110100000000
000000000000100000000000000000110000110011000000000000
010000000000000000000000000011000001100000010000000000
110000000000000000000000001011101011000000000001000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000110010000000000000000001000000000
000000000000000000000111110000001101000000000000001000
001000000000000001100000000011000000000000001000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010100000001001111100001000000000
110000000000000000000000000000001111111100000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000010000001000001100110000000000
000000000000001011000011010011000000110011000010000000
000000000000000000000000000000011110111101010000100000
000000000000000000000000001001000000111110100000000000
000000000000000000000000000000001000000100000100000101
000000000000000000000000000000010000000000000000000000
000000000000000111000111001000001000111110100000000000
000000000000000000000100000001010000111101010000000000

.logic_tile 2 2
000000000000000001100111111001111011010000000000000000
000000000000000000000110101101001001110100000000000000
000000000000000001100000011000001000001100110000000000
000000000000000000000010001011010000110011000000000000
000001000000000000000000001001011011001001010000000000
000000000000001101000000001011111110000000010000000000
000000000000001101000110001111111100111101110000000000
000000000000000101100011110011001001110100110000000000
000000000000000000000000001001011011111001100000000000
000010000000010000000000001011011010101001000000000000
000000000000001001000110100000011010101011000000000000
000000000000001011100110110111001010010111000000000000
000000000000000000000111001111111101010111100000000000
000000000000000001000100000011001010010001100000000000
000000000000001111000000000111001000001100110000000000
000000000000000001000000000000110000110011000000000000

.logic_tile 3 2
000000000000000101100010111011101000100010110000000000
000000000000001101000110001111111011110000110000000000
001000000000000001100110111101111000100001010000000000
100000001010000000000010001001011001000000000000000000
110000001110001101100110000111011101101000010000000000
000010000000000101000011000101101110011101100000000000
000000000000000101000110011111111101101101000000000000
000000000000000000100011100111111011110100100000000000
000000000000001000000110000101001101101000100100000010
000000000000000111000100000001011011010100100010000000
000010100000000101000010000001011110100001010000000000
000000000000000000000010001101101110110101010000000000
000000001100001001100000000001000001000110000000000000
000000000000000101000010100000001110000110000000000000
000000000000000101000010001111001101111110100000000000
000000000000000001100000000001001001111100100000000000

.logic_tile 4 2
000000000000000101000110001111011010111101010000000000
000000000000000000000010110011010000010100000000000000
001000000000010101000111111011001011100010110100000000
100000000000101001000110001001111100111001110010000000
110000000000001101000011101111001101100010110000000000
000000000000000001100010010111011101110100010000000000
000000000000000101000000000000000000001100110000000000
000000000000000000100010111101001110110011000000000000
000000000100101101100111001001011000000001000000000000
000000000000001011000010111111111100000011100000000000
000000001100001101100000000111011000001010100000000000
000000000000000101000010000001111010000111110000000000
000000000000101000000110100001011001111000000000000000
000100000000000111000011001001001010111010100000000000
000000000000000111000110000001101010111101010000000000
000000000000000000100000000011001111010000100000000000

.logic_tile 5 2
000001000010000101100010001011100001001111000000000000
000000000000000000000100001001001101010110100000000000
001000000000000001100000000111101101110100000000000000
100000000000000000000010111111001110110101010000000000
110000000000000000000000010001011000010111100000000000
000000000000000000000010101111001101001111100000000000
000000000000000101000000001111100000011111100001000000
000000000000000000100000000111001001001001000000100000
000001000000001000000011111000011101011010010000000100
000000000000001011000110101011001001100101100000000000
000001000000000101000000010000001100101000110100000000
000000000000001111000010001011001011010100110000000000
000000000100000000000110111111011110111100000000000000
000000000000000101000011010101010000101001010000000000
110000000000000111100000000000000000000000000000000000
010000000000000101100010100000000000000000000000000000

.logic_tile 6 2
000000000000000000000110011101001010000011110100000000
000000000000000000000010000001100000111100000000000000
001000000000001101100000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000001000000000010001011000110001100100000000
110000000000000001000010101001101101001110010010000000
000000000000101111100000000000000001011001100100000000
000000000001000001000000001001001000100110010010000000
000000000000000000000110100101101101011010010100000001
000000000000000000000011110000011010011010010000000000
000000000000000000000000000000011011001011010000000000
000000000000000000010000001011001010000111100000000000
000000000000000000000111101101001010000011110000000000
000000000000000000000000000001100000101001010000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000011001100000010000000000000000000000000000
100000000000100001000010000000000000000000000000000000
110000000000001000000000001000011101001011010000000000
010000000000000111000000000001011010000111100000000000
000000000000000011100000010000011000001011010000000000
000000000000000000100010101111011010000111100000000000
000000000000000000000000010001111011011110000000000000
000000000001000000000011100000011110011110000000000000
000000000000000000000110001111100001001111000100000000
000000000000000000000000001101001000110000110000000000
000000000000000000000000011101001110000011110100000000
000000000000000000000010001001010000111100000010000000
010000000000000111100000001001111010000011110100000000
000000000000000000100000001011000000111100000000000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000010100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000111000000000010000000000000
000000000000000101000000001000000000000000000100000001
000000000000000000000000001001000000000010000001100001
000000000000000000000111100000011110000100000100000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001100000000000000110000010
000000000000000000000000000000000000000001000000000011
000000000000000111100000000000000001000000100100000011
000000000000000000100000000000001010000000000000000000
000000000001001000000000000000000000000000100100000000
000000000000000111000000000000001101000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000001000010000000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101011100010110100100000000
000000000000000000000010001101110000111101010000000000
000000000000000000000011101001100000000000000000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000000101011100010110100100000000
000000000000000000000000001001010000111101010000000000

.logic_tile 12 2
000000000000000001100010000101000001001001000000000000
000000001010000000100110100000001110001001000000000000
001000000000000001100110110000000000010000100000000000
100000000000000000000010100111001010100000010000000000
110000100000001101000000000001011010000100000010000000
110001000000001111000010100000011001000100000000000000
000000000000000101100000001101001001111100010000000000
000000000000000000000010100011011001010100010000000000
000000000000000001000000001001001010101100010000000000
000000000000001101000010101111111010011100010000000000
000000000000000101000111000011101100110100000100000000
000000000000001001000100000000001100110100000000000000
000000000000000000000010001111111000010010100000000000
000000000000000001000000000101001010011011100000000000
000000000000001011100110000001101101001011110100000000
000000000000000001100000000000111101001011110000000000

.logic_tile 13 2
000000000000001101100110110000011100000001010000000000
000000000000000101000010001011000000000010100000000000
001000000000000001100000001111011010001111100000000000
100000000000000000000000000001011001001001100000000000
110000000000001101000110010011011010111101010000000000
110000000000000001000010100101010000101000000000000000
000000000000000101000110011011111010001001000000000000
000000000000000000100010101011101011001000000000000000
000000100000000001100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001111000110000011111110111000100100000000
000000000000001011100110000001001010111110100000000000
000000100000000001100010000111011100111001110000000000
000001000000001001100000001001011011101001110010000010
000000000000001011100111001001011110111000100100000000
000000000000001011100000000111011010111101010000000000

.logic_tile 14 2
000000000000000000000000000011001010010110100000000000
000000000000000000000010100101000000101000000000000000
000000000000000101000010100000001110001100110000000000
000000000000001101000100001101010000110011000000000000
000000000000001001100010100111101011101000010000000000
000000000000001001000110001111011101000000100000000000
000000000000000000000010100111000000001111000000000000
000000000000000000000000000011101011001001000000000000
000000000000001101000110000001101011000001110000000000
000000000000000001100000001111111000000000010000000000
000000000000000000000110001001001101010100100000000000
000000000000000000000010111011101000010000100000000000
000000000000000000000010001111101100000100000000000000
000000000000000000000000001101111011010110100000000000
000000000000001000000000000001101111101000010000000000
000000000000000011000010000101011001000000100000000000

.logic_tile 15 2
000000000001000101000011110001111011111101110100000000
000000000000000111000010000001111001010100100000000000
001000000001001101100011101101001110001001010000000000
100000000000000101000010101111011001011111110000000001
010000000000000111100111101001001100000110100000000000
110000000000000000000100000001111010000000000000000000
000000000000000101000010010101100001111001110000000000
000000000001010000000110101001101101100000010000000000
000000000000001000000110000001011111000000010000000000
000000000000000001000000000101011100100000110000000000
000000000000000000000010001111101001111101110100000100
000000000000000001000111111001111110101000010000000001
000000000000000101100111001001111001110001010110000000
000000000000000000000100000101011101110011110000000001
000000000000001000000110010111001101111001000100000000
000000000000000001000010100000001001111001000000000001

.logic_tile 16 2
000000000000000000000010101101011100101110000000000000
000000000000000000000100001011011101111101010000000000
001000000000001001100000001101111101100101010000000000
100000000000001111000010110101101000101010010000000000
010010000110000101000010000001011101101000110100000000
110000000000000111100000000000101010101000110000000000
000000000000001111000110001001101100000010100000000000
000000000000000001000000000111000000101011110000000000
000000000000001101000110011011101111010000000000000000
000100000000001011100010101001001100010110000000000000
000000100000001001000111010011111111011000100000000000
000000000000000101100110100011111111011110100000000000
000000000000001000000111010011101100011101000000000000
000000000000000001000010100000011111011101000000000000
110000000000001001000010101011101010000001000000000000
110000001110001011000111100101001111101111010000000000

.logic_tile 17 2
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000001110000111100000000011100000000000001000000000
000000000000000000100000000000001110000000000000000000
000010100000000101000000000000001001111100001000000000
000000000000000000100010110000001100111100000000000000
000000000000000000000000011011001000101001110000000000
000000000000000000000010001101101011111110110000000000
000000000000000111100000000111001100110100010000000000
000000000000000111000010010000001010110100010000000000
000001000000000101000000000111001100101111110000000000
000010100000000001100000000111111100010110110000000000
000000000000000000000010101001101110001100110000000000
000000000000000111000100000011000000110011000000000000
000000100000000001100000000011011111111100000000000000
000000000000000000000000000011001100011100000000000000

.logic_tile 18 2
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000000101000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000001000000000000000110110000001001111100001000000000
000000100000000000000110010000001101111100000000000000
000000000000000000000000000111001000000010100000000000
000000000000001011000000000000000000000010100000000001
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100001100000010110100000000000
000000000000000000000000000000100000010110100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000010
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000111100000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000001010000011110100000000
100010000000000000000000000000000000000011110000000000
110000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000001101000000000000000000001111000100000000
000010000000000001100000000000001011001111000000000001
001000000000000000000110001001011000000000000010000001
100000000000000000000010101001010000010100000010000100
110000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000101000000000111111000110100010000000000
000000000000000000100010010000011101110100010000000000
000000000000000011100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000010110100000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000110001011011010010111110000000000
000000000000000000000000000101010000000010100000000000
110000000000000001100000000000000000000000100100000000
110000000000000000000000000000001000000000001000000101

.logic_tile 2 3
000000000000000000000000000011101010010111110000100000
000000000000000001000000000011000000000001010000000000
000000000000000101000010111001011011101010000000000000
000000000000000000100110101011011011010111100000000000
000001000100000000000011110001101111010000000000000000
000000000000001001000110001101101110110000010000000000
000000000000000000000010100111101011001001010000000000
000000000000001101000110110111011010000000010000000000
000001100000001000000000001101011100111111110010000000
000001000000000011000000000011101110101001110000000000
000000000000000101000110001011100000001100110000000000
000000000000001101100010000011000000110011000000000000
000000000000001001100110000001111101101111010000000000
000000000000100001000000001111001100011111110000000000
000000000000001101000000001011111001011001000000000000
000000000000001011100000000111111001111001010000000000

.logic_tile 3 3
000000000000000001100010001000011001100011010100000000
000000000000000111000000001011001011010011100010000000
001000000000000101000000000011001011000010000000000000
100000000000001101100010110000111101000010000000000000
110000000001000001000110000001011111111100000000000000
000000000000100111000000000011001000101100000000000000
000000000000000101100111010011001010001011100000000000
000000000000001001000110100000001100001011100000000000
000000000000000101100000001000000000100000010000000000
000000000000001111000010100011001000010000100000000000
000000000000000000000010110111011011101010110000000000
000000000000001101000110001001001111010110110000000000
000000000101010001100111111101111011111111000100000000
000000000000000000100010101001101011110110000000000001
000000000000001000000000010011101110101111010000000000
000000000000000101000011000101011111010111110000000000

.logic_tile 4 3
000000000000000000000110001101111010101000010000000000
000000000100000111000100000001011110001000000000000000
000000000000001101000111110111101100011010010000000000
000000000000001001100111100101101101111100000000000100
000010100000001000000010101111011110011011100000000000
000000000000001001000110001001011000011000010000000000
000000000000001000000000011111011001101000000000000000
000000000000000101000010000001001011010000100000000000
000010101000000000000010110111111100000001110000000000
000001000000000101000010001111111011000001010000000000
000000000000000000000010000111011100001011100000000000
000000000000000000000010100000011011001011100000000000
000011100000001001000110001011001010111100000000000100
000000000000000111000000001111100000000011110000000000
000000000000000000000110100011000001101001010000000000
000000000000000000000011111001101001011001100000000000

.logic_tile 5 3
000000000011000000000011100000000000000000001000000000
000000000001000111000000000000001110000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000100111000000000000000000000000000000000000
000000100000000000000000000011001000001100111000000000
000001000000000000000011100000100000110011000000000000
000000000000000011100000000000001000001100111000000000
000000000000001101100000000000001011110011000000000000
000000000000000000000111000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000100001000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000010000000100000000000000000001001001100111000000000
000001000000000000000000000000001010110011000000000000

.logic_tile 6 3
000000000000000000000110100000011101100101100000000000
000010100000001111000000001011001100011010010000000100
000000000000000001100000001001000001010110100000000000
000000000000000000000000001111001000100000010000000000
000000000000000111100000001000011011011010010010000000
000000000000000000000010001101001110100101100000000000
000000000000001101000110000001001010000010000000000000
000000000000000101100010111111001100010110000000000000
000000000000000111100000000101101001100101100000000000
000000000000000000000010100000111111100101100000000000
000000000000100001000000000101100001001111000000000000
000000000001001001000000001101001110110000110000000000
000001000000000000000000011101100001010110100000000000
000010000000000000000011000111001011110000110000000000
000000000000100101000010110111100001110000110000000000
000000000000000001000011011001101011101001010000000000

.logic_tile 7 3
000010000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000101000010100000001100000100000100000000
100000000000000000000000000000000000000000000010000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000001000000100100000000
000000100000000000000000000000001000000000000010000000
000000000000001000000000000000000000000000000000000000
000000000000001001010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100001100000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000001000000000010000011010000100000100000000
000000000000000001000011100000000000000000000000000000
001000000000000000000010100000000000000000100100000000
100000000000100000000000000000001011000000000000000000
010000000110000000000000000001100000000000000100000000
010000000000000000000010100000100000000001000000000000
000000000000000000000110000001000000010110100000000000
000000000000000101000000000000000000010110100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000001010000000000000001000000000010110100000000000
000000000000000000000011111101000000101001010000000100
000000000000011000000000001000000000000000000100000000
000000000000000111000000000111000000000010000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000001100000100000100000000
110000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
100000000001000111100010100001011111101001110000000000
000000000000001101000111100101011000101111110000000000
001000000000000001100000001001100000000000000000000000
100000000000001001000011110001001000000110000010000000
010000000000000101000000001001000000000110000000000000
010000000000000000100000001001101110001111000000000000
000000000000001000000000000111011100000110100000000000
000000000000000001000000000000001000000110100000000000
000000000000000011100000000000001100000100000100000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000111100000000000000100000000
000000000000000011000000000000100000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000001011001101011010000000000
000000000000000000000110000001001010111111100010000000

.logic_tile 12 3
000000000010000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000000000000000101011000001100111000000000
000000000000000000000011100000010000110011000000000000
000000000000000111000000000000001001001100111000000000
000000000000000000100000000000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000001101000000000000000000110011000000000000
000000000000000011100010100011101000001100111000000000
000000000000000000100110110000100000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000111000011001000001100111000000000
000000000000000000000110010000000000110011000010000000

.logic_tile 13 3
000000000000001000000110000001101001010010110000000000
000000000000000001000000000000011001010010110000000000
001000000000000101000110111111001110101001010000000000
100000000000000000100010101101100000101010100000000000
110000000001010101000000000111011000010110000000000000
010000000000000000100000000000101110010110000000000000
000000000000000101100000000101100000010110100000000000
000000000000000000000010111011001100110000110000000000
000000000110000101000010101011001100000011110000000000
000001000000000000100110010101010000111100000010000000
000000000000000000000000000111001011001111010100000000
000000000000000000000000000000001111001111010000000000
000000000000100111100010100001101110011010010010000000
000000000000001101000011110101101000111100000000000000
000000000000000000000000010001100001001111000000000000
000000000000000000000011101001101000110000110010000000

.logic_tile 14 3
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001111000110110000000000000000000000000000
000000000000000001100011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000010110000000000000000000000000000
000000000000001111000000010111111000100000000000000000
000000000000000101000010001011101101110000010000000000
000001100000001101000010000000011011000111010000000000
000010100000001011100000000011001010001011100000000000
000000000001010000000000011011011000100010110010000000
000000000000000000000011100001011011110100010000000000
000000000000000000000000000011000001110000110000000000
000000000000000000000000000001001101001111000000000000
000000000000000000000110001000001101101000110000000000
000000000000000000000000001101001001010100110000000000

.logic_tile 15 3
000000000000000000000000010000000000000000000000000000
000000000000000101000010010000000000000000000000000000
001000000000000000000000000001101110010111110000000000
100000000000001001000000000111000000000001010000000000
010000001001000000000111101111100000001111000100000000
110000000000001111000100001101101101110000110000000100
000000000000000000000010110001000000001111000100000000
000000000000000000010010101011001111110000110000000100
000000000000000000000110011011101010110101000100000100
000001000000000000000010000011001001001010110000000000
000000000000001001100000011000001000010101010100000000
000000100000000001000011100011010000101010100000000100
000000000001001001000000010011001110010110100000000000
000000000100000111000010100001110000111100000000000000
010001000000000000000000010011111001101000110000000000
100010000000000000000010000000101011101000110000000000

.logic_tile 16 3
100000000000000111100000000000001111010111000000000000
000000001000000111100010100011001100101011000000000000
001000000000001101100110100011100000010110100000000000
100000000000000101000000000001101101100110010000000000
110000000001001101100000010001111111000111100000000000
010000000000100001000010011001001000001111110000000000
000000000000010000000000010001000000000000000100000000
000000000000100111000010010000000000000001000000000010
000000000001010000000111010101000001100000010000000000
000000000000101101000111111111001111111001110000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000010000101000000000010000000000000
000000000000001000000111000101011011111111010000000000
000000000000000101000100000011111100101011010000000000
000000000000001000000010101111001010100100010000000000
000000000000000101000100001001101110110100110000000000

.logic_tile 17 3
000000001110100000000010100000000001001100110000000000
000000000000000000000110100011001110110011000000000000
001000000000101111000110101101001110110000000000000000
100000000001000101000010100011111101111001000000000000
110000000000000000000010100000000001100000010000000000
010000000000000000000011110011001010010000100000000000
000000000000000101100011100001111101101110000000000000
000000000000000000000110110000101011101110000000000000
000000000011010000000111001011111111101011110110000000
000000000000101001000111101101111101100000010000000000
000001000000000001100110011001011001001000000000000000
000010100000000001000010100111111000011100000000000000
000000000000000000000110010001011001100111010000000000
000000000000000000000010010011111000111000000000000000
000000000000001011100000010000011110101100010000000000
000000000000000101000010001111001011011100100000000000

.logic_tile 18 3
000000000000001001100000000001100000000000000100000011
000000001010000101000010110000000000000001000000000001
001000001100001101000011100011000001011111100000000000
100000000000000111000000001101101001001001000000000000
000000000000000000000000010111111011110110100000000000
000000000000000000000010100001101101011001000000000000
000001000000001000000000000000000000000000000000000000
000000100000001011000000000000000000000000000000000000
000010100000000000000000001000011001001011100000000000
000000000000000000000010111011011000000111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000100000000000000010001001111110110000000000000
000000000000000000000010001001011101110001000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000010110000000000000000000000000000

.logic_tile 19 3
000000000000000000000000000011100000000000001000000000
000000000000000000000010010000100000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001011111100000000000000
000000000000000000000111100011100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001001110011000001000100
000001000000000000000010010000000000000000000000000000
000010100000000000000111010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000001100000010000011010001100000011000001
000000000000000101000010000000001011001100000010100000
001000000000001001100010100001000001001001000000000000
100000000000001011000000000000001001001001000000000000
010000000000000000000010000001101111000010100000000000
010000000000000000000000000001111010110000110000000000
000000000000000001000000001001000000111111110000000000
000000000000001101000000001001000000000000000000000010
000000000000000000000000000001111110010101010110000000
000000000000000000000000000000000000010101010010100001
000000000000000000000000001000000000010110100110000101
000000000000000000000010100001000000101001010010100011
000000000000000000000000001000011111101000110000000000
000000000000000000000010001011001000010100110010000000
110000000000001111100000000000011010110000000000000001
110000000000000001000000000000001000110000000000000011

.logic_tile 2 4
000001000000000000000000000001100000000000001000000000
000010100000000000000000000000000000000000000000001000
000000000000000101100000000111100001000000001000000000
000010000000000000000010110000001010000000000000000000
000000000000000000000110000000001001111100001000000000
000000000000000000000000000000001110111100000000000010
000000000000001101000000011001101001011100010000000000
000000000000000101100010001111101110011100100000000000
000000000000000000000000001001111010001100110000000000
000000000000000101000000000111000000110011000000000000
000000000000000000000000001011001011110110000000000000
000000000000000000000000001101011110110101000000000000
000000000000100000000000000001100001100000010000000000
000000000001000000000000000000001010100000010000100000
000000000000001001000000011000000001001100110000000000
000000000000000001000010010001001010110011000010000001

.logic_tile 3 4
000001000000000101000010110101001001000010000000000000
000000000000000000100010000000111000000010000000000000
000000000000001000000010101011011100001001000000000000
000000000000100101000000001101001111101000000000000000
000010100000001000000010110101101010001001000000000000
000001000000001001000110101111101100001011000000000000
000000000001000001100010110101111001110000100000000000
000000000000001101100111111101001001110000110000000000
000010100001011001100011110001001100101010110000000000
000001000000100111000110101011011011101001110000000000
000000000000001000000000000101101101010100100000000000
000000000010000111000000000011101010101001010000000000
000000000000001000000110000111011011101001010000000000
000000000000000001000010111001011111000110100000000000
000000000000000000000110000001101010110110110000000000
000000100000000000000000001101011000110100010000000000

.logic_tile 4 4
000000000100000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
001000000000000111100010100000000001000000001000000000
100000000000000000000000000000001100000000000000000000
010000100010010000000111000000001001111100001010000000
110001000000000000000100000000001100111100000000000000
000000000000000101000000001101101001111111000000000000
000000000000000000000000001111001001010111000000000000
000000000000000000000000011011111000011101000000000000
000000000000001101000010001111001100111110100000100000
000000000000000111100110011011000000101001010000000000
000000000000000001100011001111100000000000000000000000
000001000001010000000110100011111100010110100100000000
000000000000100000000000001111100000111110100000000000
000000000000001000000111111011111111111011110000000000
000000000000000101000111100011111110110110100000000000

.logic_tile 5 4
000010000111110011100000011000001000001100110000000000
000000000110100000000011100011000000110011000000010000
001000000000001111100111011001011000010111110000000000
100000000000001001100011000111100000000001010000000000
010001001011001001100011101011011000010111110100000000
110010001110101001100100001111110000101001010000000000
000000000000000101000000010111111101001011010000000000
000000000000000001000010010000011000001011010000000000
000000100000010000000110100001011100001011010000000000
000001001010100101000000000000011111001011010000000000
000000000000001101000111001011001001011101100000000000
000000000000100001000010000011011010100001100000100000
000010101000000000000111000101101011100101100000000000
000000000000000000000000000000101010100101100000000000
000000000000001101100110100101011000010111110100000000
000000001000000101000000001011010000010110100000000000

.logic_tile 6 4
000000000000000111100010100101011000010110110100000000
000000000000000000100010110000111111010110110000000000
001000000000000000000111100011101010000011000100000000
100000000000000000000000001011001001001111000000000000
010000000000000111100011011001000001000110000000000000
110000000110000001100110000111001011001111000000000000
000000000000001000000010100101000001010000100000000000
000000000000000111000100000000001010010000100000000000
000000000000000000000010110011011110001100110000000000
000000000001010000010010011011111001110011000000100000
000000000000000000000110100011100000110000110000000000
000000000000000001000010101111101010101001010000000000
000000000000000000000110010111101100001110100000000000
000000000000000000000010101011111001101011000000000000
000000000000000101100000011101101010000010100000000000
000000000000000000000010101011100000010110100000000000

.logic_tile 7 4
000010000010000111000010100000000000000000000000000000
000000000000000000100111100000000000000000000000000000
001000000000000101000000001011100000101001010000000000
100000000000000000100011110101001000110000110000000000
010000000000000000000000011011011000010110100000000000
010000000000000000000011101001000000000011110000000000
000000000000000000000000000000000001000000100110000001
000000000000001101000010000000001011000000000000000001
000001001110000001100000000001001011101101000000000000
000000000000000000000000000000111101101101000000000000
000000000000001000000000000000011001100101100000000000
000000000000000001000010110011011000011010010000000000
000000000100000000000000000000001011110011000000000000
000000000000000000000000000000011101110011000000100000
000000000000000000000000001011100000001111000000000000
000000000000000000000000000101001000110000110000000000

.ramt_tile 8 4
000001000000100000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000011100000001110000100000100000001
000000000000000000000000000000000000000000000001000001
001000000000000101000111100000000000001111000000000000
100000000000000000000000000000001011001111000000000000
110000000000000101000111000000011100000100000100000000
110000000000000000000010100000010000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000001
000000000000000000000011100101000000010110100000000000
000000000000000000000100000000000000010110100000000000
000000000000000000000111000000011000000100000100000000
000000000000000001000100000000010000000000000000000001
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000100001

.logic_tile 10 4
000000000000000000000110000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111110000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000010000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000010110100000000000
000000000000010000000000001001000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000

.logic_tile 11 4
100000000000000000000000011000011011001011010000000000
000000000000000000000011010001011101000111100000000000
001000000000001000000010100000000000000000000100000000
100000000000000001000100000101000000000010000000000000
010000000000001101000110000101000000010110100000000000
010000000000000111100110111101101101110000110000000000
000000000000000000000000001000001111011010010000000000
000000000000000000000010001001011100100101100000000010
000000000100000000000000010000001111111000010000000000
000000000100010000000010100101001100110100100000000000
000000000000001101000000011111000001110000110000000000
000000000000101011000011011001101100101001010000000000
000000000000000000000010000111000001001111000000000000
000000001010000001000000000101001100110000110000000010
000000000000000000000000001011111000000011110000000000
000000000000000000000000001101100000111100000000000010

.logic_tile 12 4
000000000000000000000010100101001000001100110000000000
000000000000000000000110100000000000110011000000010000
000000000000001000000000000101100001001111000000000000
000000000000001011000000001101101010010110100000000000
000001001000001000000010110001001101001110100000000000
000010000001010101000010101001111111101011000000000000
000000000000000101100111001101111000111100000000000000
000000000000000101000010111101000000000011110000000010
000010000000000000000010111000011011000111100000000000
000000000000000000000110000001011010001011010000000000
000000000000000000000000000101100001001111000010000000
000000000000000000000000001101101010110000110010000000
000000000001010000000000001001001100001100110000000000
000000000000000000000010111111111001110011000010000000
000000000000000000000110100011001010011010010000000000
000000000000000000000000000000111111011010010010000000

.logic_tile 13 4
000000000000001000000011100101101101000110000000000000
000000000000000001000011101001011110010100000000000000
001000000000001000000000011001111100010110100000000000
100000000000000101000010101011010000000011110000000000
010000000000000000000111100101000000000000000000000000
110000000000001101000000000111000000111111110000000000
000000000000001000000110100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000010000000000111000111111010010010100100000000
000000000000000000000000000001101111001001010000100000
000000000000000000000010101001111100111100000000000000
000000000000000000000110001011010000000011110000000000
000000000000001001100010101001000001011111100000000000
000000000000000011100100001001101011001001000000000000
000000000000000101100000000111000000101001010000000000
000000000000000000000010000101001110110000110000000000

.logic_tile 14 4
100000000000000000000000011011011111110100000000000000
000000000000000000000011110101101101111010100000000000
001000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000001000000000010000000001000000100110100000
010000000000000001000010100000001011000000000000000000
000000000000000111000010001001011010001100000000000000
000000000000000000000000001001101011011011110000000000
000000000001010000000110011111101011000110110000000000
000000000000100000000011111111101010001010110000000000
000000000000000000000000010000011110000100000110000000
000000000000000000000011100000000000000000000010100010
000000000000000011100000001101011000011010110000000000
000000000000000000000000000101111001001100100010000000
000000000000000001000110010111000000000000000100000000
000000000000000001000010010000000000000001000000000000

.logic_tile 15 4
100000001000000111000000010001011010000010100000000000
000000000000000000100010100111010000010111110000000000
001000000000001000000000000000000000000000000110000000
100000000000000101000010101111000000000010000000000010
010010100000000000000111001000001011001011010000000000
110000000000000000000010101001011111000111100000000000
000000000000000000000110100101101001000110110010100000
000000000000000111000011110000111111000110110000000011
000001001000000111100010001101101100111000010000000000
000010000000000000100000000001011110011110000000000000
000000000000000000000000000000000000000000000110000001
000000000000000000000000000011000000000010000010100000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010001001011010010111110000000000
000000000000000000000010001111110000000010100010100010

.logic_tile 16 4
100000000000000101000000011011101011111001010000000000
000000000000000111000011111111101010011001000000000000
001000000000001000000000001111011100101101010000000000
100000000000000001000011111101001101011000100000000000
010000000000011001100000011001011011110000010000000000
010000001110100101000010001011011110110000110000000000
000000000000000111100110110001111000101011010000000000
000000000000000000000011100111101011011111100000000000
000000000001010001100010100101001101100001010000000000
000000000000100000100000000101011111111010100000000000
000000000000001000000110001001111010100000000000000000
000000000000000111000010000111111101101001000000000000
000010100000000001100000000000000000000000000100000000
000001000000000111100010000001000000000010000000100000
000000000000001001100110000101111100111101010000000000
000000000000000101000100001111001100010000100000000000

.logic_tile 17 4
000000000000001000000000000000000001000000001000000000
000000001100001111000000000000001110000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000010100000000000000000000000001001111100001000000000
000001000000000111000000000000001111111100000000000010
000000000000000000000110010111101001110101010000000000
000000000000000000000010100011001111110100000000000000
000000000001010001100110100011011110000001010000000000
000000000000100000100000000000110000000001010000000000
000010100000000000000111110001011010111101010000000000
000001000000000000000111100111011100010000000000000000
000000000000001101000000001101111100010111110000000000
000000000000000101000010100111110000000010100000000000
000000000000100001000010011011101110101011010000000000
000000000001010000000111111111101111100111010000000000

.logic_tile 18 4
000000000000000101000000001001111110101001000000000000
000000001110000000100010111011001001101110000000000000
000000100000000001100010101001101011101100100000000000
000000000000000101000111111011011001011100100000000000
000000000000000101000110011111011101000001010000000000
000000000000000000100010010101011000100000010000000000
000000000000000011100010100000001110001100110000000000
000000000000000000000111110000011011110011000001000000
000000000000000001100000001111001101000110110000000000
000010100000000000000000001001101011001010110000000000
000000000000001000000111111001011000001000000000000000
000000000000000101000110001011101000101000010000000000
000000000000001000000110110111011011010110110000000000
000000001100001001000110010101111100001001100000000000
000000000000001000000010100111100000001100110010000000
000000000000000101000000001101100000110011000000000000

.logic_tile 19 4
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000001000000000000000010100001100001000000001000000000
000000100000001101000100000000001011000000000000000000
000000000000000000000000000101101000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001001000000000000000000
000000000000000000000000001000001000001100110010000000
000000000000000000000000000001000000110011000001000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000110001000011001110001010000000000
100000000000000101000000000011001111110010100000000000
110000001110101011100000000000011000000011110000000000
010000000001000111100000000000010000000011110000000000
000000000000000101000010011101101110101011110000000000
000000000000000101000011000101011010011111100000000000
000000000000000001000110010101101101000001110100000000
000000000000000000000010000101101011010100100000100000
000000000000000001100000010101111111101001010000000000
000000000000000000000010101011001010000110100000000000
000000000000100000000110101101101010010111110000000000
000000000001010000000000001011000000000001010000000000
000010000000000101100010010101011110101000000000000000
000001000000000000000010000011010000000000000000100001

.logic_tile 2 5
100100000000001000000000000000000000000000100100100000
000000000000000001000000000000001011000000000000000000
001000000000001000000010100011111001101110000000000000
100000000000000001000100000000001001101110000000000000
110000001100000101100010001001100001010000100000000000
010000000000000000000000000011101000110110110000000001
000000000000000001000000000101100000000000000100100001
000000000000000000000000000000000000000001000000000000
000000000000101000000000000011100000000110000000000000
000000000011010101000011100001001100101111010000000000
000000000000001001100000000000011110000100000100000000
000000000000001001100000000000000000000000000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000001111000000000010000000100000
000000000000001001000010001111001011000001000001000000
000000000000001001100100000111001100010010100000000000

.logic_tile 3 5
100000000000100000000000000000001010000100000100100000
000000000000000000000000000000010000000000000001000001
001000000000000000000000000111011100000010100000000000
100000000000000000000000001111010000010111110000000010
010010101110010000000010000111001111100001010000000000
110000000000000000000111111011011101100000000000000000
000000000000000000000000000011101110000010100000100000
000000000000000000000000001111100000010111110000000000
000000000001001001100000001111011101010000100000000000
000000000000000001000010001111011110101000000000000000
000000000000000000000110100111101100010100000000000000
000000000000000000000010100000100000010100000010000000
000000000000000101000110000111001100111000100000000000
000000000000000111000011100000001111111000100000000000
000000000000000101100111000111011110101000000000000000
000000000000000000000100000011111110100100000000000000

.logic_tile 4 5
000000000000000001100000001001011000101000000000000000
000000000000000000100000000111000000111101010000000000
001000000000000001100111010101011100101000000010100001
100000000000000000100110010000010000101000000000100001
110000000000000111100000000101011001111000100100100001
000000000000000000100011000101111011111101010000000000
000000000000000001000011101011011101111101010000100001
000000000000000111000010101011001111101101010000100010
000001000000001001000000011101111100010000000000000000
000000000000001111100010101011111010100000010000000000
000000000000001101100010100111111000010111110000000000
000000000000000001000010100011110000000001010000000000
000000000000000000000000000011101110101000110000000000
000000000000000000000011010000011101101000110000000000
000000000000000001000010011101111110101001010000000000
000000000000000000100110000101010000010101010000000000

.logic_tile 5 5
000000000000001001100110001000000001010000100000000000
000000001000000001100010100111001111100000010000000000
001000000000000000000000000101101010101000110000000000
100000000000000000000000000001101011100100110000000000
010010000000001101000111100101001100011011100000000000
110000000000001001100010110101001110000111000000000000
000000000000001000000010100111111100000001010000000000
000000000000000001000000000000100000000001010000000000
000000000110000101100000010011111110111000100100000000
000000000000000001000011100001001101111110100000000000
000000000000001111000110011011101011010110000000000000
000000000000001011000010001011101010010111010000000000
000000000000000001100000000101011110101001000000000000
000000000001000000000000001001111010111001100000000000
000000000000001011100011111011001100010100100100000000
000010100000000101100010010011011001111110110000000000

.logic_tile 6 5
000000000000010000000000010011101100111100000000000000
000000000000000000000011010101100000000011110000100100
001000000000000000000010100011011100101001010100000000
100000000000010111000100001101000000000010100000000000
010000000000000101000000000111100001101001010000000000
010001000000000000100010111111001101110000110000000000
000000000000000000000000001101011110000000110000000000
000000000000000000000000001011001100000011000000000000
000000000000001101100000010111011000011010010000000000
000000000000000001000010100000011101011010010000000000
000000000000001000000010011011100000000000000000000001
000000000000000011000111010111100000111111110000000000
000000000000101000000110010001101110000011110000000000
000000001110010111010011001011100000101001010000000000
000000000000001111000000000001111100000000100000000000
000000000000000001000000000000001111000000100000100000

.logic_tile 7 5
000000000000000111100000000000000000000000001000000000
000000000001000000100010110000001100000000000000001000
000000000000000111100000000001101100001100111000000000
000000000000001101000000000000000000110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000111100000000000001001110011000000000000
000000000000000101000000000000001000001100111000000000
000000100000000000100000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000001100001101000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000100000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001010110011000010000100

.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000

.logic_tile 9 5
000000000000000101000000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000010000000000101000000010000000001000000001000000000
000001000000000000000011010000001000000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000110010000000001000000001000000000
000000000000000011000110010000001011000000000000000000
000000001000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000000101100000000001100000000000001000000000
000001001000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000

.logic_tile 10 5
000000000000000000000000010111000000000000000100000000
000000000000000000000011110000000000000001000000000001
001001000000010000000000010011011011101000010000000000
100010100000000000000010000111011111110000010000000000
010000000000001001100000010011011010101001010000000000
010000000000000001000011001111110000111100000000000000
000000001110000000000110110011100000101001010000000000
000000000000000000000011001111001011110000110000000000
000000001010000101000110000111101100111000010000000000
000000000000001101100000000000001010111000010000000000
000000000000001000000000000000000000001111000000000000
000000000000000001000000000000001010001111000000000000
000000001110001000000010100000011110000100000100000100
000000000000001001000110110000010000000000000000000000
000000000000000000000000010000011000000011110000000000
000000000000001111000010010000010000000011110000000000

.logic_tile 11 5
000000000000001000000000010000001110010010110000000000
000000000001001111000011110001011111100001110000000000
001000000000000111100000000101100001101001010000000000
100000000000001001000000000111001101110000110000000000
010000000000001000000000000001111101100101100000100000
010000000000000101000000000000001100100101100000000000
000000000000000101000111100011011000101010100010000000
000000000000000000100100000000000000101010100000000000
000010000000001000000110101000001010010101010110000000
000001000000000001000000001101000000101010100000000001
000001000000001001100010000011011000111100000000000000
000010000000000101000100001011000000010110100000000000
000010100000000000000010110011101111011010010000000000
000000000000000101000010100000101010011010010000000010
000000000000000000000000001000011101000111100000000000
000000000000000000000000000001001100001011010000000000

.logic_tile 12 5
000000000010000000000000000000000000000000001000000000
000000000100000000000010110000001001000000000000001000
000000000000000000000010100000001001001100111000000000
000000000000001101000100000000011001110011000000000000
000000000000110000000000010111101000001100111000000000
000000000010010000000011100000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000100000000000000000000000001001001100111000000000
000001000000000111000000000000001111110011000000000000
000000000000000000000011100000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000100000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000010100011001000101010100000000000
000000000000000101000000000000000000101010100000000000

.logic_tile 13 5
000000000000000000000000000101011110000011110000100000
000000000010000000000000001111100000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 14 5
000000000000010000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001001000000000000000000001000011010101000000000000001
100010100000000000000000001011010000010100000010100100
010000100000000000000000000000000000000000000000000000
010001000000100000000010000000000000000000000000000000
000000000000100000000111100011000000000000000100000000
000000000001000000000100000000000000000001000000000001
000000000001001000000110101000000000000000000100000000
000000000000000101000000000011000000000010000000000001
000000000000000000000010000000000000000000000100000010
000000000000000001000010001011000000000010000000000000
000000000000010000000000000101000000000000000100000100
000000000010100000000000000000100000000001000000000000
000000000000000000000000000000011100000100000100000100
000000000000000000000000000000010000000000000000000000

.logic_tile 15 5
000000000000001000000000000001100000001111000100000000
000000000000000001000010101001101000110000110000000000
001000000000000000000111010011011110011010010100000000
100000000000000000000010000000001100011010010000000000
110000000000000000000000000111111011001011010000000000
110000000000000000000000000000001111001011010000000000
000001000000001000000000000000011001011010010100000000
000010000000001111000000001011011111100101100000000000
000000000001010001100110000011000001010110100000000000
000000000000100001000000000011001110110000110000000000
000000000000000000000000000000011001011110000000000000
000000000000000000000000001011011111101101000000000000
000000100000000000000010000001100000001111000000000000
000000000000000000000000001001101000010110100000000000
010000000000001001100110011000011111011010010100000010
100000000000000001000010100111011010100101100000000000

.logic_tile 16 5
000000000000000000000000000111100001110110110100000000
000000000000000000000010001001001111010000100000000100
001000000000000000000000011101101000101010100100000000
100000000000000000000011000111010000101001010000000100
110000000000010000000010100011011110101011110100000000
010000000010100000000010011001100000000001010000000000
000000000000000001100000011001000001101111010100000000
000000000000000000000011101111101110000110000000000000
000000000000000000000110000111101110110110000100000000
000000001110000000000010010000011001110110000000000000
000000000000001000000000001001011100111110100100000000
000000000000000001000000000111100000101000000000000000
000000000000000001100000010101101011110000000100000000
000000000000100000000010001101111001110010100000000010
000000000000001000000110011111001000101010100100000000
000000000001001001000010100111010000101001010000000100

.logic_tile 17 5
000000000000000000000000000011000001111111110000000000
000001000000000000000011110011101100111001110000000000
001000000000000000000000001011000000101001010000000001
100000000001010111000010101111100000111111110010100100
010000000001000000000000011011011111000110100000000000
010001000000000000000010001101101010101111100000000000
000000000000000101000110001000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000001001100011110111100000001001000010000101
000000001000001001000011000000101101001001000001000100
000010100000001001000110100000011110111110100000000000
000000100001010101100000000011010000111101010000100000
000000000001001000000000011101001110101000010100000000
000000000000000001000010100001101101011000100001000000
000000001100001000000111110001111101001000000000000000
000000000000000101000010101111101100101100000000000000

.logic_tile 18 5
000100000000000000000000010011111101101011000000000000
000000000000000000000010010000011101101011000000000000
001100000000000000000010100001000000001100110010000000
100000000000000000000100000111100000110011000000000000
010000000000000000000111100111011111001100110000000000
110000000110000001000000000000001111110011000000000001
000000000000000101000010101011011010010000010000000000
000000100000000101100000000101011010010000100001000000
000000000001001000000000001000000000001100110000000000
000000000000000001000000001111001001110011000000000000
000000000000000011100110011011111011000011010000000000
000000000000001101100010011001001111101001000000000010
000000000000001000000000001111111001010000010100000000
000000000000011101000000000101111100100001110000000000
000000000000001000000110100111100001001100110000000000
000000000000000101000011000000101110110011000010000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010010100000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001010001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101111100010101010110000001
000000000000000000000000000000010000010101010010000110
000000000000000000000110000111000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000001000000000010110100110000000
110000000000000000000000001011000000101001010011100010

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000001100110000000000
000000000000000000000000001101001110110011000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000001011111011000110000000000000
000010100000000000000000000001011010000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
100000000000000101000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000001000000000010101000000000000001000000000
100000000000000101000010100000100000000000000000000000
110001000000000111000111000000001000001100110000000000
010000100000000000000000000000001010110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000001001001111001101010000000000
000000000000000000000010100001011001001010100000000000
000000000000000000000011001101000000001100110000000000
000000000000000000000100001011000000110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000011100000000111100000000000000100000000
000000000000000000100000000000000000000001000000100010

.logic_tile 3 6
000000000000001000000010100101101100110010110000000000
000000000000001001000010100101001011011001100000000000
001000000000001001100110001111100001100000010000000000
100000000000000001100110101001001000110110110000000000
110000000000000011100110011000001000000010100000000000
000000000000000000000010100111010000000001010000000000
000000000000001101100000010101000000111001110000000000
000000000000000101000011000111001011010000100000000000
000000000000001001100000000101111010110010100000000000
000000000000000001000000000001011011110000100000000000
000000000000000001100000001101111001000001000000000000
000000000000000000000000000101011111101111010000000000
000000000000001000000000011000001110000010000000000000
000000000000001101000010000101011001000001000000000000
000000000000000011100000010011011001101100010110000000
000000000000000000000010000000001100101100010000100000

.logic_tile 4 6
100000000000001000000010010101001100000010110000000000
000000000000000001000110100000011100000010110000000000
001000000000000101000000000000000001000000100100000100
100000000000000000000000000000001100000000000000100000
110000000000000000000000010111101000101001010000000000
110000000000000101000010001001011101101000010000000000
000000000000000000000010100000000000000000100100100000
000000000000000000000000000000001111000000000000000000
000000000000000000000011110111101100011100000000000000
000000000000001001000110010000111100011100000000000000
000000000000000111000110000001001101000001010000000000
000000000000000000100000001101001101000011100000100000
000000000000000000000010000000000001000000100100000000
000000000000000000000010010000001111000000000000100010
000000000000001000000011111011011010110000010000000000
000000000000000001000010010001011001010000000000000000

.logic_tile 5 6
000011100000000001100000000011100000000000001000000000
000011000000000000000000000000100000000000000000001000
001000000000000000000000000000011110001100111100000000
100000000000000000000000000000011000110011000000000000
110010000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010111101000001100110100000000
000000000100000000000010000000000000110011000000000000
000000000000000001100010101111000000000000000000000000
000000000000000000000100000111101000000110000000000000
000000000000000000000110000011111100000001000000000000
000000000000000000000000000000011101000001000000000000
010000000000001000000010101000001110000010100000000000
000000000000000001000100000111010000000001010000000000

.logic_tile 6 6
100000000000000000000110000000001000000011110000000000
000000000000000000000011110000010000000011110000000000
001000000000000000000011100011100000101001010000000000
100000000000000000000010111001000000000000000000000100
010000000000000001100011101111011000111101100000000000
010000100000000000100110011001011011111110100000000000
000000000000100000000000000000000001000000100100000000
000000000001010000000000000000001100000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010100000101000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000000101011100010111100000000000
000000000000000000000000001001001011001111100000000000

.logic_tile 7 6
000000000000000000000010111000011101100101100100000000
000000000000000000000111111101011110011010010000000001
001000000000000000000111000011000000010110100000000000
100000000000000000000100000000100000010110100000000000
010000000000010111100010110000011110000011110000000000
010000000000000000100111000000010000000011110000000000
000000000000000000000010101101000000110000110100000010
000000000000000000000100001001101011001111000000000000
000000000000000111100000000011000000010110100000000000
000000000000000000000011100000000000010110100000000000
000000000000000000000010000101000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000000001000000010000000000000000000000000000
000000000110000000000011010000000000000000000000000000

.ramt_tile 8 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000001100010100000001001001100111000000000
000000000000000000000100000000001011110011000000010000
001000000000000001000010100000001001001100111000000000
100000000000001001100100000000001010110011000000000000
010001000000000001100011100001101000001100111000000000
110010000000001101100100000000100000110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000001101000100000000001110110011000000000000
000000000000001000000000000001001000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000001101000000000000001000110011000000000000
000000000000000000000000000101001001110011000100000000
000000000000000000000000000011001100001100110000000001
000001000000001000000000000001101010100101100100000011
000010100000000111000000000000001000100101100000000000

.logic_tile 10 6
000000000000001111000110101001100001101001010000000000
000000000000001011000010100111001011110000110000000000
001000000000101101100111000101000001011001100100000001
100000000001010101000000000000001101011001100000000000
110000000000001011100010110001011000111100000110000000
010000000000000101100010101101110000000011110000000001
000000001110000111000011100001000001110000110100000011
000000000000000101000000001101001010001111000000000000
000000001010000000000000011101011100110000000110000000
000000000000000000000011010101011010001111110000000000
000000000000000000000110000001011000101001010000000000
000000000000000000000100000001100000111100000000000000
000000000000000000000000001001100001110000110100000101
000000000000000000000000000111001011001111000000000000
000000000000000001100000000001101000100101100100000010
000000000000000000000000000000011000100101100000000000

.logic_tile 11 6
000000000000010000000010100000000001000000001000000000
000000000000000000000100000000001010000000000000001000
000000000000000000000000000101111010001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101000000000001001000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000101000010100000001001001100111000000000
000000000000001101100100000000001010110011000000000000
000000000000000000000011100000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000111010011101000001100111000000000
000000000000000000000111000000100000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000100000
000000000000000000000000000000001001110011000000000000
000000001100000000000000000000001101110011000000100000

.logic_tile 12 6
000000000000000101000000000101111011111000010000000000
000000000000001101000000000000011001111000010000000000
000000000000000000000000000101101011011010010000100000
000000000000000000000010110000011101011010010000000010
000000000000000000000110100000000001001111000000000000
000000000000000000000000000000001111001111000000000000
000000000001001101000000011001011110010111100000000000
000000000000000101100010000111011000001111010000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000000011100010101000011001011010010000000000
000000000000000000100000001101011010100101100000100010
000000000000000000000011100011100001101001010000000000
000000000000000000000000001101101010110000110000000000
000000000000000000000111000000000001001111000000000000
000000000000000101000100000000001100001111000000000000

.logic_tile 13 6
000000000000000000000000011011011100000000110000100000
000000000000000000000011100001011110000011000000000000
001000000000000101000000000011101111100101100100000010
100000000000001101100010110000111000100101100001000000
110000000100000000000010100101000000110000110100000000
100000000000001101000110111001001011001111000000000100
000100000000000000000000000001101110100101100000100000
000100000000001111000000000000001100100101100000100001
000000000000000001100000000000001110000011110000000000
000000000000000000100000000000000000000011110000000000
000000000000000000000010111111011000111100000100000100
000000000000000000000111010101000000000011110000000000
000000000100000101000010001111001010111100000100000100
000000000000000111100100001001010000000011110000000000
000000000001010000000000000000011100000011110000000000
000001000000100000000000000000010000000011110000000000

.logic_tile 14 6
000000000000000001100000000001000000000000000100000000
000000001110000000100000000000000000000001000000100000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111101000000000000000000100000110
000000000000000000000100000001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000100
000000000000000000000000000000000000000001000000000000

.logic_tile 16 6
000000000000001000000010110011101011010010110000000000
000000000000000001000011010000111000010010110000000000
001000000000001101000000000001001011001011010000000000
100000000000000001000000000000011010001011010000000000
010000000000000000000110000001111010010010110000000000
010000000000000000000010100000011110010010110000000000
000000000000010001100000010001001011011010010100000000
000000000000100101000010000000011010011010010000100000
000000000000000000000000011001000000010110100000000000
000000000000000000000010010101101101110000110000000000
000000000000000000000110000101101100011010010100000100
000000000000000000000000000000011001011010010000000000
000000000000000001100000000001111010000011110100000000
000000000000000000000000000111010000111100000001000000
010000000000000000000000000000011001011010010100000100
100000000000000000000000001101001101100101100000000000

.logic_tile 17 6
000000000000000101000000001111100000101001010011000000
000000000000000000100000001011000000000000000001000000
001000000000000000000000001111100001100000010000000000
100000000000000000000000000111001101000000000010100100
110000000000000001100000000111111010111101010000000000
110000000000000000000000000000100000111101010000000000
000000000000100000000000001111100001001001000000000000
000000000000010101000000000111001101000000000001100001
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000110110101000000010110100000000000
000000000000000000000010100000000000010110100000000001
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000

.logic_tile 18 6
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001001100000001000000001100110010000000000
100000000000000001000000000001001101011001100000000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000001111100001111001110000000000
000000000000000101000000000111001010100000010000000000
000000000000010000000000000011111000000010100000000000
000000000000000000000000000000100000000010100000000000
000000000000000000010110010011100000000000000100000000
000000000000000000000010000000100000000001001000000000
000000000000000000000110000001111100010100000000000000
000000000000000000000000000000010000010100000000000000
010000000000001011000000000101000000010110100100000000
010000000000000001000000000000000000010110100000000000

.logic_tile 19 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000010110100100000010
000000000000000000000000001001000000101001010000000000

.logic_tile 5 7
000000000000100000000000000111111101111000010000000000
000000000001000000000000000000011001111000010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001011111110000011110000000000
000000000000000000000011101001100000111100000000100000
000000000000001000000000000000011100011010010000000000
000000000000001011000000000101011111100101100000100000

.logic_tile 6 7
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100100100000
100000000000001101000000000000001010000000000000000000
010000000000000000000111100000000000000000000000000000
110000001100001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000001110001101000000000000000000000001000000000000
000000000000000000000000000000011000001100110000000000
000000000000000001000000000000001110110011000000100000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000010000000

.ramb_tile 8 7
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000111010000000000000000100100000000
000000000000000000000111000000001111000000000000000000
001000000000000001100111110000000001000000100100000000
100000000000000000000010000000001010000000000000000000
010000000000000000000000000001101101111000010000000000
010000000000001101000000000000001101111000010010000000
000000000000000000000000000111000000010110100000000000
000000000000000001000000000000000000010110100000000000
000000000000001101100000000111100000010110100000000000
000000000000000101100000000000100000010110100000000000
000000000000000000000000000001100000101001010010000000
000000000000000000000011111001101010110000110000000000
000000000000000001100110100001111110101001010000000000
000000000000000000000100000011110000111100000000000000
000000000000000000000000010000000000010110100000000000
000000000000000000000011100101000000101001010000000000

.logic_tile 10 7
000000000000001111100000001101101100101000010000000000
000000000001011011100011110111001000110000010001000000
001001000000001111000000011001011110110000000100000010
100010100000000011000010100101001100001111110000000001
010000000000001101100000010001000001101001010000000000
010010000000000101000011010101001000110000110000000000
000000000000000000000000010000001101100101100100000010
000000000000000111000011001101011110011010010000000000
000000000000000001000000010101011110111000010000000000
000000000000001101000010000000101101111000010000000000
000000000000001000000000000001101010100101100100000100
000000000000000001000000000000001000100101100000000000
000001000000000000000000001101011000111100000100000011
000000000000000000000000000011000000000011110000000000
000000000000000001000000001001101100111100000100000101
000000000000001101000000001101100000000011110000000000

.logic_tile 11 7
000000000000001101000000001001001110010111100000000000
000010000000000001100000000101011101000111110000000001
001000000000000000000000000001100000010110100000000000
100000000000001101000000000000000000010110100000000000
110000000000000101000000000001001111110101000100000000
100000000000001101100000001011011010000101110010100000
000000000000000101000000001000000000010110100000000000
000000000000000000100010111101000000101001010000000000
000000000000000000000000010101000000010110100000000000
000000000000000000000010100000000000010110100000000000
000010100000000000000000000101100000010110100000000000
000000000000000101000000000000000000010110100000000000
000000000000000000000000000000011011011010010100000000
000000000000000000000010100001011100100101100000100000
000000100000000000000000000101000000010110100000000000
000001001110000000000000000000000000010110100000000000

.logic_tile 12 7
100000000000000000000000000000000000000000100100000000
000000000000000000000010110000001101000000000000000000
001000000000000111100000001000000000100000010000000000
100000000000001101000000001011001110010000100000000000
110000000000000000000110010001100000000000000100000000
110000000010000000000010000000000000000001000000000000
000000000000000000000000000001001111101000010000000000
000000000000000000000000001101101100111000000000000000
000000000000000000000000000000001111011010010000000000
000000000000000000000010011101011000100101100000100010
000000000000010101000010100101011000111000010000000000
000000000000100000100100000000101111111000010000000000
000000000000001001100010110000011110000100000100000100
000000000000000001100010010000000000000000000000000000
000000000000001000000000001001001110001010110010000000
000000000000000011000000000011101011111010000000100010

.logic_tile 13 7
100000000000000001000000001111000001101001010000000000
000000000000000000000000000111101001110000110000000000
001000000000000000000000010000000000000000000000000000
100000001100000000000010000000000000000000000000000000
010000000000001101100010100101100000101001010000000000
110000000000000001000100000101001110110000110000000000
000000000000011000000000000011100000000000000110000000
000000000000100001000000000000000000000001000000000000
000000000000000000000110000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000010000011110111000010000000000
000000000000000011000011100101011101110100100000000000
000000000000000111000000010000011110000100000100000001
000000000000000000000010000000000000000000000000100000
000000000000001011100011100011100000000000000100000000
000000001100001111000000000000100000000001000000000001

.logic_tile 14 7
000010100000100000000000010000011010000100000110000000
000001000001010000000011010000010000000000000001000100
001000000000000000000000010000011000000100000100100000
100000000110000000000010110000010000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000101
000000000000000000000000000011000000000010000010000000
000000000000010000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000110
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000110000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000001011111100001000100101000000
100000000000000000000000001101011101111011100000000000
110000000000001000000000010001000000000000000000000000
010000000000001011000011010000100000000001000000000000
000000000010000000000000010011100001001111000100000000
000000000000000000000011001011101011110000110001000000
000000000000100000000110000000001010010101010000000000
000000000000000000000011110111000000101010100000000000
000000000000001001100000011001000000001111000100000000
000000000000000001000010000011101011110000110001000000
000000000000000001100000000011101010010010110000000000
000000000000000000000000000000011001010010110000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000100000000000110000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000100100100000
100000000000000000000000000000001001000000000001000110
010000000000000001100000000111011100110100010000000000
010000000000000000000000000000111100110100010000000000
000000000000000000000000000101000000010110100000000010
000000000000000000000000000000000000010110100000000000
000000001100000000000000000000000000000000000000000000
000000000000011101000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000010111100000000000001000000000
000000000000000000000010100000100000000000000000001000
001000000000000000000000000011100001000000001000000000
100000000000000000000000000000001101000000000000000000
010000000000000000000110100000001001001100110110000000
110000000000000000000100001011001100110011001000000000
000000000000001111100000001011001001010000110000000000
000000000000000111100000001111011101000000100000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001101111111000110100000000000
000000000000000000000000001111011010001000000000000000
110000000000000101100110001011100001001100110100000000
110000000000000000000010101011001111110011001000000000

.logic_tile 19 7
000000000000000000000000000101000001010000100000000000
000000000000000000000010010111101001010110100000000001
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000110101011111010101011010100000000
010000000000000000000011101001011011000001000010000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000011000111100110000000000
000000000000000000000000000000011011111100110000000000
000000000000000101100000001000000000111001110001000010
000000000000000000100000000101001110110110110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101101000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000000001000000001000000000
000000000000000111000010010000001011000000000000000000
000000010000000000000000001000001000001100110000000011
000000010000000000000000000011000000110011000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000011100000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000001010000000000000111000000000000001000000000
000000000000100000000000000000101001000000000000000000
000000001110000000000000000000001000111100001000000000
000000000000000000000000000000001111111100000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000010000000000000000000001001000001100110000000000
000000010010000000010000000000100000110011000010000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000011000011000000000000000000000000000000
000000010000000000100100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000100000010110100000100011
001000000000000000000000000000000001010000100000000001
100000000000000000000000001011001110100000010000100000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000010000000000000010100011011110000001010001000000
000000010000000000000111110000100000000001010000100010
000000010000000000000110001000000000000110000001000000
000000010000000000000000000111001101001001000000100010
000000010000000000000000000000011100000100000100000000
000000010000000000000000000000010000000000000000000000
000000010000000000000000001000000000010110100000000000
000000010000000101000000001101000000101001010010000000

.logic_tile 4 8
000000000000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
001000000000000000000011010000000000000000000000000000
100000000000000000000110100000000000000000000000000000
110000000001000101100000000000000000001111000010000000
110000000000000000000000000000001010001111000000000100
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000111001001101101100000000000000000
000000010000000000000100001001111111111001010000000010
000000010000000000000111000000011011010000000010000100
000000010000000000000100001011011101100000000000000001
000000010000000000000011101011011100000001010000000000
000000010000000000000100001101110000000000000010000001
000000010000000000000111000000000000000000100100000000
000000010000000000000100000000001000000000000000000000

.logic_tile 5 8
000000000000000000000010101111000000001111000000100000
000000000000000000000110111111101001110000110000000000
000100000000000101000000001011111010000011110000100000
000000000000010000100000000001100000111100000000000000
000000000000000000000000000101111110000011110000100000
000000000000000000000000001111000000111100000000000000
000000000000000001100000000001011110101001010000000000
000000000000001101000000001111110000111100000000000000
000000010000000000000110000011001000111000010000000000
000000010000000101000000000000111100111000010000000000
000000010000000000000000001111000001101001010000000000
000000010000000000000010100101101110110000110000000000
000000010000000000000010111001100001101001010000000000
000000010000000000000010100101001101110000110000000000
000000010000001000000010100011000000001111000000000000
000000010000000001000000001001001101110000110000100010

.logic_tile 6 8
000000000001000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000000111001010111100000110000000
100000000000001101000000001101000000000011110000000000
110000001000000111000000011111101100101000010000000000
100000000000000000000011010001001001110100000000000000
000000000000000000000110000101111101111000010000000000
000000000000000000000000000000111101111000010010000000
000000010000000101000000001111101100001010110010000000
000000010000000000100000000001001001110101000000100000
000000010000000000000110100011111011100101100100000000
000000010000000000000010000000111101100101100010000000
000000010000000101100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111001010111000010000000000
000000010000000101000000000000001011111000010000000000

.logic_tile 7 8
100000001000000111000000000000001100000100000100100001
000000000000000000000010110000010000000000000000000000
001000000000000111100011100001100000000000000100100000
100000000000000000100011100000100000000001000000000000
010000000010000000000000001000000000000000000110000000
010000000000000111000000001011000000000010000000000000
000000000000000000000000000000000001000000100100100001
000000000000000000000000000000001000000000000000000000
000000010000000000000010000011100000000000000100000000
000000010000000000000100000000000000000001000010100000
000000010000000001000000011000000000000000000100000000
000000010000000000100011001001000000000010000010100000
000010010000000000000000000000001010000100000100000000
000001110000000000000000000000000000000000000000100000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001000000000000000000010

.ramt_tile 8 8
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000011100011100000000000000100000000
000000000000000000000011100000100000000001000000000000
001000100000000000000000000001100000010110100000000001
100000000000000000000010110000100000010110100000000000
010000000000000000000000000000000001001111000000000000
010000000000000000000000000000001100001111000000000010
000000000000000000000000001000000000010110100000000001
000000000000001101000000000101000000101001010000000000
000000010000000000000000000000001000000100000100000000
000000010000000000000000000000010000000000000000000000
000000010000001000000010000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000111011111111000010000000000
100000000000000000000000000000101100111000010000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100000000000000000001011100001101001010000000000
000000000000000000000011111011001011110000110000000000
000000010000100000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000100101000111100111011111100101100100000000
000000010001001101100100000000101100100101100000000100
000000010000000000000110001011111010111100000100000010
000010011110000000000000000011110000000011110000000000
000000010000000111100000000000000000000000000000000000
000000011000000000100000000000000000000000000000000000

.logic_tile 11 8
100000001000000000000000001000000000000000000100000000
000010100000000000000000001111000000000010000000000100
001000000000001000000010100000000000000000100100000000
100000000100001111000100000000001111000000000000000000
110110100000000000000000000000011110000100000100000010
110001000000000000000000000000010000000000000000000010
000000000000010000000000000000000001001111000000100000
000000000000000000000000000000001001001111000000000000
000000010100000000000011000000001100000100000100000000
000000011110000000000111100000010000000000000000000001
000000010000000111000000000011000000000000000100000000
000000010000000000100000000000100000000001000000000000
000000010000000000000011000011100000000000000100000000
000000110000000000000010010000000000000001000000000000
000010010000000000000111010000011000000100000100000000
000000010000000000000111010000000000000000000000000010

.logic_tile 12 8
100000000000000000000000000000000000000000100100000000
000000000000000000000010000000001001000000000000100100
001000000000000000000010100000000000000000000100100000
100000001100000000000100001011000000000010000000000100
110000000000000000000000010000000000000000100100000000
110000000000000000000011110000001101000000000000000000
000000000000000000000010000000000000000000100100100000
000000000100000000000000000000001011000000000000100000
000000011010001000000011101000000000000000000100000000
000000010000000111000011101101000000000010000000000000
000000010000001000000000000000000001001111000000000000
000000010000001011000000000000001001001111000000100000
000000010000000000000110100000000001000000100100000000
000000010000000000000000000000001100000000000000100000
000000010000000000000000000000001100000100000100000010
000000010000000000000000000000000000000000000000100000

.logic_tile 13 8
100000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000101000000001000000000000000000100000001
100000000000000000000000001111000000000010000000000000
010000000000000001100110000000000000010110100000000000
110000000000000000000000001011000000101001010000000000
000010000000100000000000000011101000000001000000000000
000001000001010000000000000000111110000001000000000000
000000010000000101000000010000000000010110100000000000
000000010110000000100010100111000000101001010000000000
000000010000000000000000010000001011111000010000000000
000000010000000111000011010011001000110100100010000000
001000010000000101100000001000000000000000000100000000
000000010000001111000000000011000000000010000010000010
001000010000000000000000000000000000000000000000000000
000000011100000000000011100000000000000000000000000000

.logic_tile 14 8
000000000000000000000111000101100000010110100000000000
000000000000000000000100000000100000010110100000000000
001000000000000000000000000000000000000000000100000000
100000000000000000000000001101000000000010000000000000
110000000000000011100000000101100000000000000100000000
110000000000000000100010000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000111000000000000000000000100000000
000000010000000000000000000101000000000010000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001001000000000000000000

.logic_tile 15 8
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000001000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011101101000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000011000000001000000100000100000000
000000000000000000000000000000010000000000000010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000111000000100000010001000000
000000010000001011000000000000001010100000010000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000001001000000000000011011000111010000000000
000000000000000001100000001011001001001011100000000000
000000000000010001100110010111101101000000010000000000
000000000000101101000010101101111001010100100000000000
000000000000000000000000001101111001010111010000000000
000000000000000000000011110111001001000011100000000000
000000000000000000000000001000011000100011010000000000
000010000000000111000010111101001111010011100000000000
000000010000000001100111000001001101100010110000000000
000000010000000000000010100001001101100010010000000001
000000010000000000000000011111111111101000000000000000
000000010000000000000010000111011001011111100000000000
000000010000000011100000001101101010100011100000000000
000000010000000000000010000001111110100011010000000000
000000010000001011100111001111000000011111100000000000
000000010000000011000000000101001101001001000000000000

.logic_tile 18 8
000000000000000000000110011111101001101001010000000000
000000000000000011000010001001011111001000000000000001
000000000000000001000010111011011011001001000000000000
000000000000000000100110001001011000101000000000000000
000000000000000000000110101101111011011101010000000000
000000000000000000000000001101101010011100000000000000
000000000000001001000110101001001001101110100000000000
000000000000000001100010111101011101011100000000000000
000000010000000001110011010011000000001100110000000100
000000010000000001000110101011100000110011000000000000
000000010000000001100111101001001101111101010000000000
000000010000001101000110101011001001111101100000000000
000000010000000000000000001101111111000000010000000000
000000010000000000000000000011111111010000110000000000
000000011100001000000110100101011101101000100000000001
000000010000000101000010110011111100101000010000000000

.logic_tile 19 8
000000000000000001000000010001000000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000000000000000000011000000000000001000000000
100000000000000000000000000000100000000000000000000000
110000000000000000000000000101001000111100001000000000
110000000000000000000011100000100000111100000000000000
000000000000001011100000010000000000000000001000000000
000000000000000011100010000000001000000000000000000000
000000010001010000000000000000001000001100110000000000
000000010000000000000010000000001101110011000000000100
000000010000000000000000000000001100001100110010000001
000000010000000000000000001101011000110011000000000000
000000010000000000000011000101111010000010100100000000
000000010000000000000000000000010000000010101000000000
010000010000000000000000000001000000001100110000000001
110000010000000000000000000001100000110011000000000000

.logic_tile 20 8
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000001000000000001011101100011000110000000000
000000000000000111000010110001101001101000110000000000
000000000000001000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000011100000010011011010111111010000000000
000000000000001011100010010011011111010000100000000000
000000000000001000000110000011011011111101000000000000
000000000000001001000011110101011100010101000000000000
000000010000001101100000010000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000010010000000101100110110011101101100000100000000100
000001010000000000000010000011111010110000010000000000
000000010000000000000110000001111110000110100000000000
000000010000000000000000001001101000000000000000000000
000000010000000000000000000000001010001100110000000100
000000010000000001000000000000001011110011000000000000

.logic_tile 2 9
000000000000000000000011110000000000000000000000000000
000001001010000000000011100000000000000000000000000000
001000000000001000000000000111000000001100110000000000
100000000000000111000000000000001011110011000000000100
010000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000010000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110101111000000010110100000000000
000000010000000101000000001011101001011001100000000000
000000010000000001000110100000011110000100000000000000
000000010000000000000000000000000000000000000000000000
010010010000001000000000001111000001011111100000000000
010001010000000101000000000111001101001001000000000000

.logic_tile 3 9
100000000000000000000000011000000000000000000100000001
000000000000000101000011010001000000000010000001100000
001000000000000000000000000101000001100110010000100000
100000000000000101000000000000101110100110010010000000
010000000000000101000110100111100000000000000110000000
010000000000000000000000000000000000000001000001000000
000000000000000101000010100001000000000000000100000000
000000000000000000000000000000000000000001000000000100
000000010000000000000000000000000000000000000100000000
000000010000000000000000000101000000000010000000000000
000000010000000000000000000000011010000100000000000000
000000010000000000000000000000010000000000000000000000
000000010000000001100000001000000000000000000100100000
000000010010000000000000000101000000000010000000100000
000000010000001000000000000111000000000000000110000010
000000010000000101000000000000000000000001000000100010

.logic_tile 4 9
000000000000000000000111101000011101000000100010000000
000000000000000000000011110111011011000000010000100000
001000000000001000000111101111111111011101000000000001
100000000000000111000100001111011101111110100011000000
010000000000000000000000000001011010111101010000000000
010000000000000000000000000000110000111101010001000000
000000000000000000000010111000011100101000000010000000
000000000000000000000010000111010000010100000000000010
000001010000000000000000001011101000010100000110000000
000000110000000000000000000111110000010111110010000000
000000010000000000000010100000011100000011110001000000
000000010000000000000111110000010000000011110010100000
000000010000000000000000000111111000111110100000000000
000000010000010000000000000000110000111110100010000000
010000010000001101000010010101111111100000000000000000
010000010000000001100010010000101101100000000010000010

.logic_tile 5 9
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001110000000000000001000
000000000000000000000000000111101110001100111000000000
000000000000001101000000000000000000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000001101000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000010000000000000000000000001000001100111000000000
000000010000000000000010100000001111110011000000000000
000000010000000000010000000011001000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000000101100010100101001000001100111000000000
000000010000000101000000000000000000110011000000100000
000000010000000101100000000001001000101010100000000000
000000010000000000000000000000000000101010100000100000

.logic_tile 6 9
100000000000000000000010000111000000000000000100000000
000000000000000000000100000000100000000001000000000001
001000000000000000000000000011100000010110100000000000
100000000000000000000000000000000000010110100000000000
110000000000000000000000000000001000000100000100000000
010000000010000000000000000000010000000000000000000100
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000001
000000010001000000000000001000000000000000000100000000
000000010000000000000010010111000000000010000000000001
000000010000001011000111000111100000010110100000000000
000000011110000101000100000000100000010110100000000000
000000010000000001000000010000011100000100000100000000
000000010000000000000011010000000000000000000000000010
000000010000000001000110100000000001000000100100000100
000000010000000000000000000000001101000000000000000000

.logic_tile 7 9
100000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000111000000001011100000010000100000000001
100000000000000000000000000101001111000000000000000100
010000100000110000000000000000001100000100000000000000
010000100100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001011010001001100000000000000000000000000100000100
000010010010001011000000000011000000000010000000000000
000000010000001000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000011010100000000010000000000000000000000000000000
000000011100000000000000000000000001000000100100000000
000000010000000000000000000000001000000000000000000100

.ramb_tile 8 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001011100000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 9
100000000000000000000000000000011000000011110001000000
000000000000000000000010010000010000000011110000000000
001010000000000011000010100001000000000000000100000000
100000000000000000100100000000100000000001000001000000
110000000000000000000000001101011110000001010000000001
010000000000000111000000000101000000000000000001000000
000000000000000101100010000000000001000000100100000001
000000000000000000100000000000001000000000000000000000
000000010000000000000111110000000001000000100100000000
000000010000000000000010000000001011000000000000000000
000000010000000000000000000000000000000000100110000000
000000010000000000000000000000001111000000000000000000
000000010000000000000000011000000000000000000100000000
000000010000000000000011000111000000000010000000000000
000000010000001001000000000000000000000000100100000000
000000010000000011100000000000001101000000000001100000

.logic_tile 10 9
000000000000000101000000001001001110101001010000000000
000000000000000000000000001001010000111100000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000000110000000000110101111000000101001010000000000
100000000000000000000000000011001011110000110000100000
000001000001010000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010110000111000000000000000000000000000000000000
000000010110000000000000000101011100111100000100000010
000000010000001111000000000111100000000011110000000000
000000010000101000000000010001001111100101100100000100
000000010000000001000011100000011001100101100000000000
000000010000000000000000000011000000010110100000000000
000000010000000000000000000000000000010110100000000110

.logic_tile 11 9
100000001010100011000000000000000000000000100100000000
000000001111010000000011110000001010000000000000100000
001000000000001000000000010000001100000100000100100001
100000000110001001000011010000010000000000000000000000
010000000000000101100000010000000001000000100100000000
010000100000000000100010000000001001000000000000000000
000010100000000000000000000000000000010110100000100000
000000000000000000000010101101000000101001010000000000
000000011000000001000010000001000001001001000001000010
000000110000000000000111100111001100000000000000100000
000100010001010000000000000000000000000000000000000000
000000010110000001000000000000000000000000000000000000
000100010010100011100000001011011010000011110000000000
000000010000000000000000000001010000101001010000000000
000000010000100000000000000000000000000000000100000000
000000010001000000000000001011000000000010000000000000

.logic_tile 12 9
100000000000001000000000001000000000000000000100100001
000000000000000101000000001001000000000010000000000000
001000000000000000000000010000000000000000100100000000
100000000000000000000011110000001101000000000000000010
010000000010000000000110101000000000000000000100000000
110000001010000000000111101101000000000010000000000010
000000000000000000000111100111000000000000000100100001
000000001010000000000100000000100000000001000000000000
000000010000010000000010000000000000000000000000000000
000000110001100000000100000000000000000000000000000000
000000010000000000000000000001000000010110100000000000
000000010110000000000000000000000000010110100000100000
000000010000000000000111100000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000100
000000010000000000000000001101000000000010000000000000

.logic_tile 13 9
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000100000000000000010100111000000000000001000000000
000001000100000101000100000000100000000000000000000000
000000000000001000000000000111100000000000001000000000
000000000100001001000010100000000000000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001000000000000000000000
000010110001010000000000000111000000000000001000000000
000001010100100000000000000000000000000000000000000000
000000010000000101000110110111000000000000001000000000
000000010110000000000010100000100000000000000000000000
000010110000001000000000000000001001001100111000000000
000000010000000101000000000000001001110011000000000101

.logic_tile 14 9
100000000000000000000110000000000000000000000000000000
000000001010000000000110110000000000000000000000000000
001000000000000000000010100000000000000000000000000000
100000001100000000000000000000000000000000000000000000
110000000010000000000000000000000000001111000000000000
110000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000010110100000000000
000000000110000000000000001001000000101001010000000000
000000010000000000000000000001100000010110100000000000
000000010000000000000000000000100000010110100000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000010010000001000000000001000000000000000000100000101
000000010000000111000000000111000000000010000010000001

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000010000000000001000000100110000100
000100010000000000000000000000001011000000000010000100
000000010000010000000000000000000001000000100110000101
000000010000100000000000000000001111000000000010000000
000000010000000000000000000000001100000100000100000101
000000010001010000000000000000010000000000000010000000
000000010000000000000000010000000000000000000000000000
000000011100000000000010110000000000000000000000000000

.logic_tile 16 9
000000000000000000000000010011000000111001110000000000
000000000000001001000011110101001101010000100000000100
001000000000000000000000000000011110000100000100000000
100000000000000000000000000000000000000000000000000000
010000001000000001100000000000000000000000000100000000
010000000001010000000000000111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000001111000000000101000000000010000000000000
000000010000000001000110010011011111110100010000000001
000000010000000000100010000000001111110100010000000000
000000010000000000000000000001000000101001010000000001
000000010000001111000000001011001100100110010000000000
000000010000100011100000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010001001011000110000011100000000000000100000000
000000010000001011000000000000000000000001000000000000

.logic_tile 17 9
100000000000000000000010100101101111110011110000000000
000000000000000000000110111001111010110001010000000000
001000000000001001100000010101101010000010100000000000
100000000000000001000011111001111110000010110000000000
110000000000001011100011100101000000000000000100000000
110000000000001111100010100000000000000001000000000000
000000000000001101000011100101011011001001010000000000
000000000000001011100010111101111000001000000000000000
000000010000000000000000010101100000000110000000000000
000000010000000000000010000101001101101111010000000000
000000010001000000000000001000011000100011010000000000
000000010000000000000000001111001111010011100000000000
000010110000001000000111100000000001000000100100000000
000001010000000001000010110000001001000000000000000000
000000010000000000000000010101001101000110110000000000
000000010000000000000010000000011010000110110000000000

.logic_tile 18 9
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001011000000000000001000
000000000000000001100000000001000000000000001000000000
000000000000000101000000000000101110000000000000000000
000000000000000000000010100111001000111100001000000000
000000000000000000000100000000000000111100000000000100
000000000000000000000011111101001000101001010000000000
000000000000000000000010001111100000010101010000000000
000000010000000000000000000101111001111000000000000000
000010011010000000000000001101101000111100000000000000
000000010010000101000000001001111101101110010000000000
000000010000000000100010110011011011011110100000000000
000000010000000000000000010000000001001100110000000001
000000010000001011000010101001001011110011000000000000
000000010000000000000000000000000000001100110000000001
000000010000000000000010111111001110110011000000000000

.logic_tile 19 9
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000111000111100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000111100001101000111100001000000000
000000000000000000000100000000100000111100000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000011110000000000000000000000000000
000000010000000000000000000101101001101101110000000000
000010011010000000000000001101101110001000010000000100
000000011100000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000010000001111001100110000000000
000000010000000000000010000000011100110011000000000100
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000111100000010011111111010111100000000000
000000000000000000100011111001011110101011100000000000
000000000000001001100000000101101010110110000000000000
000000000000001011100000000101111111110101000000000000
000000000000001001000110000011000001001100110000000000
000000000000000001000000001111001111110011000000000100
000000000000000000000110011001100000001100110000000000
000000000000000000000110010011000000110011000000000100
000000000000001111000000000111111001110110110000000000
000000000000000101100000000101101101000010100000000000
000000000000000111100000000011011111100001010000000010
000000000000000000000011110001011100101001010000000000
000000000000000000000010010000000001001100110000000100
000000000000000000000011011111001000110011000000000000
000000000000000111000010011000001001010011100000000000
000000000000000000100110001101011100100011010000000000

.logic_tile 2 10
000000000000001000000110010001101001110010110000000000
000000000000001001000110011101111111110111110000000000
000011000000000101000110011111001101101110000000000000
000011100000000000100110011101111100010101000000100000
000000000000000000000111100101111001101011100000000000
000000000000000000000010111001101011000011100000000000
000000000000000101010010101011101011101010000000000000
000000000000000000000011111111011101101011000000000000
000011000000000000000000010101111111101011100000000000
000000000000000000000010001001101011000011100000000000
000000000000001001100110000001111011010000000000000000
000000000000000001000000001111101000110000100000000000
000000100000000000000110110001101010010111100000000000
000001000000010000000010100001111011010111010000000000
000000000000000000000011110101111001000000010000000000
000000001110000101000010001101011110100000110000000000

.logic_tile 3 10
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
001000001100000001100010100111100000000000001000000000
100000000000000000000011110000101011000000000000000000
110000000000000000000000010101001000111100001000000000
110000001010000101000011110000100000111100000000000100
000000000000101101000110000001101001001110100000000000
000000000000000001000000000101101001001111110000000000
000000000000000000000000001000000000010110100000000000
000010000000000000000000001101000000101001010000000000
000000000000000000010000001000011010010101010100000000
000010000000000000000000000001010000101010100000000010
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100001010000000111000000000001000000100100000000
110000000000000000000100000000001010000000000000000010

.logic_tile 4 10
100000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001101000000010000000000000000000100000000
100000000000001011000011101001000000000010000000000100
010001000000000000000111100000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000110000100
000000000000000000000000000000000000000000000000000100
000000000010000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000100000000000000000000001000000100110000000
000000000001010000000000000000001110000000000000000100
000000000000000101100000000001100000000000000100000000
000000000000000000000000000000100000000001000000000001

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100101100110000000001100000011110000000000
000000000011010000000100000000000000000011110000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 6 10
100000000000001000000000000000000000010110100000000000
000000000000001111000000000001000000101001010000000000
001000000000000000000011100000000000000000000100000000
100000000000000000000100001111000000000010000000000000
110000000000000111100000000000011000000011110000000000
010000000000000000000000000000010000000011110000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001101000000000101100000000000000100000100
100000000000001111100000000000100000000001000010000001
110000000001000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000001100001000000000110010001101101111000010000000000
000010100000000000000111010000011000111000010010000000
000000000000000000000000000000001100000100000110000000
000000000000000000000000000000010000000000000010000000
000000100000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 10
100000000110000000000000000000011010000100000100000000
000000000000000000000010100000010000000000000010000000
001000000000001000000000000000011110000100000100000000
100000100000001011000000000000010000000000000010100000
010000000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000010010000000000000000000000000000
000000000000000000000111100000001110000100000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000100111000000000011000000000000000100000000
000000000000010001100000000000100000000001000001000010
000000000000000000000010000000001110000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000001000000000001011100000110000110100000010
000000000000000101000000001001101000101001010000000010
001000000000000101100110110000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000000001000000000000000011001100101100100000000
100000000000000101000000001111001110011010010000000001
000000001011010000000110000001111110100101100100000010
000000000010000000000000000000111010100101100000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000111101011011010111100000110000010
000000000100000000000100001001110000000011110000000000
000000000000000000000111101001100000101001010000000000
000000000000000000000100001101101101110000110000000000
000000000000100111100111100111101111111000010000000000
000000000110000000100100000000011000111000010000000000

.logic_tile 11 10
000000000000101000000000000101111000111000010000000000
000000000001000001000000000000011101111000010000000000
001000001110000000000010101011000001110000110100000010
100001000000100000000010101001101010001111000000000010
110010100000001000000000000000001010111000010000000000
100000000000001011000010100001011100110100100000000001
000001000000001000000000011000001110100101100100000001
000000101010000001000011100011001100011010010000000000
000000000000000001000000000011011100101001010000000000
000000000000000001000010000111000000111100000000000000
000000000011000001100000001000011000100001110000000000
000000000000100000000000001101011010010010110000000000
000000000000000001000000001101011010000011110100000000
000000000000000000000000001001010000111100000000000001
000000000000100000000000000001001100100101100100000010
000000000101010000000000000000001011100101100000000010

.logic_tile 12 10
000000000000000000000000000011101110111000010000000000
000000001110000000000000000000001111111000010000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000001000000000000000111101000001100111000000000
000000000000100000000000000000000000110011000000010001
001000000000000000000000000001101000001100111000000000
100000000000001111000000000000000000110011000000000000
010000000100001000000111000011101000001100111000000000
110000000000000101000100000000100000110011000000000001
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000001010000000000000000111001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000001000000010100000001001001100111000000000
000000000000000101000000000000001111110011000000000000
000000000000001000000000001101001001110011000100000000
000010100001001011000000001111001100001100110000000001
000010000000001101000010010111100000010110100000000000
000000000000000011000011000000000000010110100000000000

.logic_tile 14 10
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
001000000001011000000000000011000000010110100000000000
100000000000101011000000000000000000010110100000000000
010000000000000000000111000000000001000000100100000000
110000000000000000000000000000001000000000000000000000
000000000000010000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001101100000000000000001000000100100000000
000000000000000001100000000000001011000000000010000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
100000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000010
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001100000000000000000001
110000000000100000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000011100000000000011010000100000100000000
000001000000000000100000000000000000000000000000000001
000000000000000111100111110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000010000010

.logic_tile 16 10
100000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000000001010000100000100000000
100000000110000000000000000000010000000000000000000011
110000000000001000000011100001001010001100110000000000
010010100000000111000100000000000000110011000000000010
000000000000000000000000000000000000000000100110000000
000000001010000000000000000000001111000000000000000110
000000000000000000000000011000000000000000000100000000
000000000000000000000011110011000000000010000000100000
000000000000001000000000000000011100000100000100000001
000000000000000011000011100000010000000000000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000010100000000000000000001000000000
000000001010000000000000000000001101000000000000001000
001000000000000111100010100000000001000000001000000000
100000000000000000100010100000001000000000000000000000
110000000000000101000000010111001000111100001000100000
110000000000001101000010100000000000111100000000000000
000000000000001101100111100000001000000010000000000000
000000000000000111000000001011001011000001000000000000
000000100000000000000110101101001000101011110110000000
000000000000000000000010000011011010000001000000000000
000000000000000000000000011011111010000010100010000000
000000000000001001000011100101100000010111110010000000
000000000000001000000010001000011011001110100000000001
000000000100001111000100001011001010001101010000000110
000000000000000000000000001101111000101011110000000101
000000000000000000000000001001110000000010100000000000

.logic_tile 18 10
000100000000000101000010111011100000011001100000000000
000000000000000000100111111011101001101001010000000100
001000000000000000000010111001101011111000110000000000
100000000000001101000010011101111001011000100000000000
110000000000000111000110000101101011111100100000000000
110000000000000001000010110011001000111110110000000000
000000000000100101100010011111001100101110000000000000
000000000001000101000010100111011111000111010000000000
000000000010010001100000011001001101000001100000000000
000000001010001111000011001111101001100110110000000000
000000000000001001000110011101001110111111010000000000
000000000000000001000110011111001000101001000000000000
000000000000000111000011111111011101101000100100000010
000000001010000111100011101101001100111100100000000001
000000000000001000000110000101111000101001010000000000
000000000000000011000011111101010000101010100000000000

.logic_tile 19 10
000000000000000001100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000101001100011111110000000000
100000000000000000000000001011111111001011110000000000
010000000001010011100010011101011100101001000100000000
010000000000100000100010101011111010010101000000100001
000000000001000101100110000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000111010101111011111001000100000000
000010000010000000000111010001011101110001000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000111000011011111110010100000000000
000000000000000011000100000000011110110010100000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000001000000010100101000001010000100000000000
000000000000000001000011100000001001010000100000000000
001000000000000001000110001111011011010110100000000000
100000000000001001100010101001101010101001110000000000
010000000000000101000010101011011010111000110000000000
100000000000001101000110110101001010100100010000000000
000000000000000101000010101001011100110100010100000000
000000000000000101100010110001111111010000100000000001
000000000000000001000000001000001101010001110000000100
000000000000000000100010000001001011100010110000000001
000000000000000000000010010001111010111110100000000110
000000000000000000000010000011010000101000000000000000
000000000000000000000010100101011100111100100000000000
000000000000000000000010001011111011111110110000000000
000000000000000000000000000001011011100000000000000000
000000000000000000000000001001001011010010100000000000

.logic_tile 2 11
000000000000000000000010100011000000000000001000000000
000000000000001101000010110000100000000000000000001000
001000000000000000000000000000000001000000001000000000
100000000000000000000000000000001111000000000000000000
010000000000000000000010100000001001111100001000000000
100000000000000000000100000000001100111100000000000000
000010100000000000000110010101001000101100010000000000
000000000000000000000010000111101101011100010000000000
000000000000001000000011101011101000110000010100000000
000000000000000101000000001101011100110110010000000001
000000000000000011100000000000011101001100110000000000
000000000000000011000010111011001111110011000000000100
000000000000000000000110001011000000101111010000000000
000000000000001101000000001011101000000110000000000000
000000000000000000000000010111001001001110000000000000
000000000000000000000011001011111011101111100000000000

.logic_tile 3 11
000000000000000000000000001111101110111101010000000000
000000000000001101000000000011010000010100000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000000101000000000010000000000000
000000000000000101000000000000000001000000100100000000
000000000000000000100000000000001100000000000000000000
000001000000000000000011100111001100001100110000000000
000000000000000000000011100000110000110011000000000100
000000000000000011100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000001100000011100000010000000000000000000100000000
000000000000000000100011000001000000000010000010000000
000000000000000000000000000111000000000000000100000000
000000000000000001000000000000000000000001000000000000

.logic_tile 4 11
000000000000100000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000110101000000000000000000100000000
100000000000000000000000001001000000000010000000000000
010001000000100000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000100000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000001000000000000011000000010110100000000000
000000000000001111000000000000100000010110100000000000
001000000000001000000111110001100000010110100000000000
100000000000000101000011100000000000010110100000000000
110000000000000101100000000000000000000000000100000000
110000000000000000000000000001000000000010000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010000000001110000000000000000000
000000000000000000000010000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000000000011100000011110000000000
000000000000000111000000000000010000000011110000000000

.logic_tile 6 11
000000000100000101000000001001000001010110100000000000
000000000000000000000000001001001011110000110000000000
001000000001011101100000000000000000000000000000000000
100000000000101011000011100000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000110001001101110110101000100000000
000000000000000000000010001101001110001010110010000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000001010000000000000101111000011010010101000001
000000000000100000000000000000111000011010010000000000
000000000000000001000000000001100000010110100000000000
000000001000000001000000000000000000010110100000000000
000010000000000000000000001001101110010111100000000000
000001000000000000000000001101001110001011110000000000

.logic_tile 7 11
000000000101100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000111000000000000000000000000000000
100000000000000000100110110000000000000000000000000000
110000000000001011100000000101001110011010010100000001
100000001010010101100011110000001010011010010000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001000011001100101100100000000
000000000000000000000000000101011110011010010010000000
000000000000000000000000000000001010101101000000000000
000000000000000000010000000111001010011110000000000000
000000001000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000000001100000000000011001100101100100000000
000001000000000000000000001101011000011010010010000010

.ramb_tile 8 11
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 11
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
110000000000000000000000000101111100101000000000000000
010000000100000000000000000000010000101000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000111000111010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000110001101100000000000000101000001
000000000000000000000000001101100000111111110000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000011100000001101111111110101000100000000
000000000000000111000000000111101011001010110010000000

.logic_tile 10 11
100000000000000111100011100011101111101000100000000000
000000000001010000000111111001001000111100100000000000
001001000000100001100010100111111110101000000000000000
100000000000011111000111100000100000101000000000000000
000000000111011001100000010001011111010111100000000000
000000100000000001000010101001011000001011100000000000
000000000000000101000011101111001100101000000000000000
000000000000000000100000001011011010010000100011000010
000000000000000000000000011101011111000010100000000000
000000000000000000000010100111101011000010000000000000
000000000000101001000011100001101010000001000000000000
000000000001010001000110001111101001000001010000000000
000000100000001001000000011001111000010111110110000000
000011000100000101000011000101100000111111110000000000
000001001100001011100110100011111100001001010000000000
000010000000000101100110000000011000001001010000000000

.logic_tile 11 11
100000000001000101000000010001111111101000000000000000
000000001100100000100011111101001000110110110000000000
001000000001010111000110110000001101011111110100000000
100000000010000111000010110001011001101111110000000001
000010000000000011100011110001111111101000100000000000
000000000000000000100011010101011001111100100000000000
000000000000001011000000011011111111100000000010000001
000000000000001011000011011011011100110000100000000110
000000000000000000000000000111011010101000000000000000
000000000000000000000010010000100000101000000000000000
000010100000001111100110001101001001101001000000000000
000001000000000011100000000101111000111001100000000000
000000000000000000000010000101001110010111100000000000
000000000000000000000010001111111010000111010000000000
000011000000000001100110101101111111101000100000000000
000011100000001111000010100001001011111100010000000000

.logic_tile 12 11
000000000000000000000111100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000010111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000010100101000001110000110110000000
010000000000001011000100001111001010001111000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000001000000000111000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000110100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000011001011111001000000000000
000000000000000000000000001001011000111010000000000000

.logic_tile 13 11
000000000000000101000010100001001110111000010000000000
000000000000000101000010100000111101111000010000000000
001000000000000000000000010011000000110000110100000000
100000000000000000000011101111101001001111000000000100
010010100000001011100011100011100000101001010000000000
110001000000000001000100001001101100110000110000000000
000000001100000000000111110101000001101001010000000000
000000000000000101000111000101001010110000110000000000
000000000000000000000000010101011010100101100110000000
000000000000000001000010000000001010100101100000000001
000000000001000111000110001101100000110000110100000000
000000000000100000100000001111101000001111000000000000
000010100000010000000000001101111100111000010000000000
000000000000100000000010001001101000110000000000000000
000000000000000000000000010101100001101001010000000000
000000000000000000000010000001101111110000110000000000

.logic_tile 14 11
000000000000000000000000011000000000010110100000000000
000000000000000000000011110101000000101001010000000000
001000000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000100100000000
000001000000000000000000000000001111000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000

.logic_tile 15 11
000000000000000000000110000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
001000000000000000000000000101100000010110100000000000
100000000000001111000000000000000000010110100000000000
010000000000000000000111110000000000000000000000000000
110000000000000000000111100000000000000000000000000000
000000000000000001100000000000011000000100000100000000
000000000000010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000101000000010000000000000000000000000000
000000001110000111000011110000000000000000000000000000
001000000000000000000011100000000000000000000000000000
100000000000000111000100000000000000000000000000000000
010000000000000000000111101111111011101001010000000000
110000000000000000000100001111001011001001010000000000
000001000000000000000011100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000000000000000001011001111110100000000000
000000000000000000000000001001011111111110010000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000010001000000010000000000000000000000000000000
000000000110000001000100000000000000000000000000000000

.logic_tile 17 11
000000000000000000000010100111101000111111000000000000
000000000000000000000111110011011010110110000000000000
001000000000000101000111001000000000000000000100000000
100000000000000000100110111101000000000010000001000000
010000000000000001000011101101111001101000100000000000
110010000000000000100010100011011001111100010000000000
000000000000000111100110010000001000000100000100000000
000010000000001101100011110000010000000000000000000000
000000000000000101000010010011011011010001100000000000
000000000000000111000010011011001011110010110000000000
000000000100000000000000000000000000000000100100000000
000000000000000001000000000000001101000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000011011001101011110000000000
000000000000000001000000001101111000000110000000000000

.logic_tile 18 11
000000000000000000000000001111100001100000010000000000
000000000000000000000000001111101110111001110000000101
000000000000001011100110010101011001111001010000000000
000000000000001011000010001101001100100010100000000000
000000000000000101000000011101111111101111010000000000
000000000000000000100010101101101101010111110000000000
000100000000000001000010011101011001101000100000000000
000000000000000001000010000101011100111100010000000000
000001000000000101100000000111111001010011100000000000
000010100000000000000000000101011010100011100000000000
000001000000001101010110100011101111010111100000000000
000010100000001001100010110011011101001111100000000000
000000000000000111000010100111001110001100110000000000
000000000000100111000111100000011110110011000000000110
000000000000000001100011111101111101100100010000000000
000000000000001101100110010011011000110100110000000000

.logic_tile 19 11
000000000000000001100111101001100000001111000000000000
000000000000000000000110110111001001101001010000000000
001000000000000101100000000000000001011001100100000000
100000000000000000000000000001001111100110010000000010
110000000000001000000110000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000001010101000110000101101010000011110110000000
000000000000000000000000000101010000111100000000000000
000000000000000000000000001001011100101000010000000000
000000000000000111000011100011101101000000100000000000
000001000000000001000000001001011110000011110110000000
000000101000001001100000000001100000111100000000000000
000000000000000000000011110111011100110100010000000000
000000000000000000000111000000101100110100010000000000
110000000000000001100000000101101101110101000100000000
000000000000000000000010000001101111000101110001000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000111100000001001011000010111110000000000
000000000000000000100010101001000000000010100000000001
000000000000001111100000001011001011101011010000000000
000000000000001011000010011101011010011011100000000000
000000000000000101000111000011001101101001010000000000
000000000000001101000100001101011000101000010000000000
000000000000001011100000011101111001011110100000000000
000000000000001011100010001011001100000101010000000000
000000000000001001100110100111001010101001110000000000
000000000000000001000000001001001010000000100000000000
000000000000000101000110000001101110001100110000000000
000000000000000101000000000000110000110011000000100000
000000000000001000000010000001011001010011100000000000
000000000000001101000000000000001001010011100000000000
000000000000000000000000001011101011111001000000000000
000000000000000000000010001111011010111010000000000000

.logic_tile 2 12
000000000000001111100110000111111100010110000000000000
000000000000000101000010101001001111000001000000000000
001000000000001101000011111011111011101110100000000000
100000000000001001100010100101111000101100000000000000
010000000000000000000010001101111001100110110000000000
100000000000000000000000001011001000010000110000000000
000000000000000111000111000011100000000110000000000000
000000000000001101000100000001101110101111010000000000
000001000000000000000010100000011000110001010100000000
000000000110000101000000000011011011110010100000000000
000000000000000001000000011101111100000010000000000000
000000000000000001000011000111101101000011010000000000
000000000000001000000010100111101001111000110000000000
000010000000000011000000000001111100011000100000000000
010000000000000001100000011111111000111110100000000000
110000000000000101000011001111010000010100000000000000

.logic_tile 3 12
000000000000001000000000000101100000011001100100000000
000000000000000001000000000000001000011001100000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011011100101100100000000
000000000000000000000000000101001110001100110000000000
000000000000000000000000001101111110010111100000000000
000000000000010000000000000101001000001011110000000000
110000000000001000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000100000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000011111000001001111000100000000
000000000000001001000010101111101110110000110010000000

.logic_tile 5 12
100000000100000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000101100000000000001110000011110000000000
100000000000000000100000000000010000000011110000000000
010000000000000000000000000000000001000000100100000000
010000000000010000000000000000001111000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011100000011010000011110000000010
000010000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000110000000011000000100000100000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010001000011100010010110000000100
000000000000000000000000001101001101100001110000000000

.logic_tile 6 12
000000000000000000000000000101100000000000001000000000
000000000000100000000000000000100000000000000000001000
000000000000010000000000000000000000000000001000000000
000000000000100000000000000000001100000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000101000010100000001010000000000000000000
000110000000001001100010100000000000000000001000000000
000001000000001001100000000000001100000000000000000000
000000000000001000000110000000000001000000001000000000
000000000000001001000100000000001101000000000000000000
000100000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000010000000000000000001000001100111000000000
000000000000100000000000000000001101110011000010000000

.logic_tile 7 12
100000000000000000000111100000000000000000000000000000
000010000000000000000010100000000000000000000000000000
001000000000001101000000001001101100000111000000000000
100000000000000001100000000101011001000010000001000000
010000000000000000000010011101000000000110000000000000
110000100000000000000011110101101001101111010000000000
000000000000000111100111000000000000000000000110000000
000000000000001111100100001111000000000010000000100000
000000000000000000000000011001101010010110100000000000
000000000000000000000010001011010000010101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000010000000000010001101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 12
000000000110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 12
000000001010000111000111100111101101000110000000000000
000000000000010001100111101111001010000001010000000000
001000000000001011100111110000011011001110100000000000
100000000000000111100010000101011000001101010000000000
010010000110001011100010000001101110010111100000000000
010001000000000011100111110101101110001011100000000000
000000000000000001100010010011001101010111100000000000
000000000000000000000011111001011011001011100000000000
000000000000101001100000011101111111010101000000000000
000000000000010111000010111101101101111110000000000000
000000000000000000000000011101100000000110000000000000
000000000000000000000011001111101000101111010000000000
000000101000000111100111100000000001011001100100000000
000001000000001111000000001101001000100110010000000000
000000000000000000000000010001011000010111100000000000
000000000000001111000010001101011010001011100010000000

.logic_tile 10 12
000000000000000000000110110111111000101000000000000000
000000000000000000000010100000110000101000000000000000
000000100000000111100111000111101100101000000000000000
000001000001001101000100000000010000101000000000000000
000000000001001111100110011111011011101110100000000000
000000000100100001100011011101001100011100000000000000
000000000000001011100011100101111011000101010000000000
000000000000000101000100001111011101101101010000000000
000010100101000001000010000101011111100010010000000000
000000000100100000100110001101111011010111100000000000
000000001100001000010010100001011001100000000000000000
000000000000011101000100001001101000000000000000000000
000000000001001011000000000011001010000010100000000000
000000000000000111000010000111101101000010000000000000
000000000000001011000110110111101011000000000000000000
000000000000001011000011000011101110000110100000000000

.logic_tile 11 12
100010000010001101000011110001011010010111100000000000
000000000000000111100010011101101000001011100000000000
001000000000000011100011100001111011000000010000000000
100000000000000111000010101011001011010000100000000000
000010000000001101100111101111101111100000000000000000
000011000110000001000010001001111101000000000000000000
000000001110100001000010011011001110000000100000000000
000000000001010001000010101001001010000000110000000000
000010100101001000000010110001101010101000000000000000
000000000110100111000010000000010000101000000000000000
000000000000100000000011101011001110011111110100000000
000000000001010000000111111011111000111111110001000000
000000000011010101100110010001011110000010000000000000
000000000110010000000010011001101010000011000000000001
000001000000101001000000010111111010101000000000000000
000010100001010001000011100000010000101000000000000000

.logic_tile 12 12
000000000001010000000111010001011110101001010000000000
000000000000000000000111111011110000111100000000000000
001000000000001001100111110000011100110000000000000000
100000001010000111100111100000011010110000000000000000
110000000001000111100010010111101000100101100100000000
100010100000101001100111100000111101100101100000000100
000000000000001111000000011001001110100000010000000000
000000001010000001000011011001101111111101010000000000
000010000000010000000000001111111001101000000000000000
000000000100001001000010000001001010100000010000000000
000001000000000000000000001111101010110000010010100000
000000100000000001000010000101111011110000110000000011
000000001000101101100000011001101110100000010000000000
000000000000000101000011011001101010111110100000000000
000000000000000000000111111011101101010111100010000000
000000000000000011000110111101001000000111010000000000

.logic_tile 13 12
000000000000000000000000000001100000000000000100000000
000000000000000000000000001011000000111111110001000000
001001000000000111000000000011011111110101000100000000
100000100000000000000000000011101000001010110000000000
010000000000000000000111001000000000010110100000100000
110000000000000000000000001111000000101001010000000000
000000000000000001000010101000000000010110100000100000
000000000000000000100000000111000000101001010000000000
000000000000000001000000000000000000001111000000000000
000000000000000000000010000000001110001111000000100000
000001001100000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000101100110100000000000010110100000000000
000000000000000000000000001111000000101001010000000100
000000000000001111000110101101111010111100000100000100
000000000000000101100000000011100000000011110000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000000000000
010000000000100111000000000000000001000000100100000000
010000000001010000000000000000001100000000000000000000
000000000000000001000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000001001000110100000000000000000100100000001
000000000000001101000100000000001010000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000101000000000101000000000000001000000000
000000000000010000000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000001110000000000000000000000000000000001000000000
000000000000000101000000000000001101000000000000000000
000000001100100000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101100010110011000000000000001000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000001100001000000000000000000000000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000000000000010000001000001100111000000001
000000000000000000000010100000001101110011000000000000

.logic_tile 16 12
000000000000000000000110011000000000010110100000000000
000000000000000000000111110001000000101001010000000000
001000000000001001100000000000000000001111000000000000
100000000000000001100000000000001101001111000000000000
010000000001010001000000000011100000010110100000000000
010000000000100000100000000000100000010110100000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000010100000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000101011011000111010000000000
000000000000000000000000000000011011000111010000000000
000011100000000000000000000000001110000011110000000000
000001000000000000000010100000010000000011110000000000
000000000000010000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.logic_tile 17 12
000000000000000000000111010001101111101100010000000000
000000000000000000000010000000011011101100010000000000
001000000000001101100010001111100001100000010000000000
100000000000001111000100000011101011111001110010000000
110001001100000000000111000001011101010101100000000000
110000100000000000000100001011101000010110010000000000
000000000000000011100010100101001000101011110110000000
000000000000000000100111100011110000000001010000000000
000000100000000011100010001011001110010100000000000000
000001000000000000000111110111100000111110100000000000
000000000000000011100000010011111101010011100000000000
000000000000001001000011010000011001010011100000000000
000000000000001011100010011001111110001011100000000000
000000000000001011000010010001111101100100110000000000
010000000000000011100110001111000000111001110000000000
110000000000000000000011100001001111010000100000000000

.logic_tile 18 12
000000000101001000000111101001101011101000010000000000
000000000000101011000100000001101011000100000000000000
000000000000001101000111010111001111101000110000000000
000000000000000111100011100000011111101000110000000000
000000000000001111000110001011111110000001010000000000
000000001010000101100000001101100000010110100000000000
000000000000000011100010111101111111000001010000000000
000000000110001001000110001101011100000001100000000000
000000000000000111100011101001101110010010100000000000
000100000000000000100000000001011011000000000000000010
000000000000001111000010100000011101110001010000000000
000000000000000011100100000011001010110010100000000000
000000000000000111000111010011001001001111110000000000
000000000000000000000010000101111001001100000000000000
000000000000000001100010100001011111010000000000000000
000000000010000001000110011001001100110000100000000000

.logic_tile 19 12
000000000000000001100010100101111110000100000000000000
000000000000000101000000000011101100101000010000000000
001000000000000000000111001101101100010100100000000000
100000000000001101000110100101101100010110100000000000
010000000000001011100011101001101111100000110100100000
110000000000000101100000000001111001100110110000000000
000000000000000011100110110000000000000000000000000000
000000000000000101100010100000000000000000000000000000
000000000000000101000000000000001000001011010000000000
000000000000001001100000000001011111000111100000000000
000000001100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000101011101110110000100000100
000000000000000000000011110101001010110000000000100000
000000000000000000000000001000001110101110000100000000
000000000000001111000000001001011000011101000000100000

.logic_tile 20 12
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001100110011000001000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000011100111001001111101100000000000000000
000001000000000101100000001111001110110000110000000000
001000000000000101000000010000000000000000000000000000
100000000000000101000011100000000000000000000000000000
010000000010000000000000000000011010111001000000000000
100000000000001111000010110001011101110110000000000001
000000000000000000000000000000000000000000000000000000
000000000000001111000010100000000000000000000000000000
000000000000000000000000000101101011111000100100000101
000000000000000000000010000000011000111000100000000000
000010000000001101100000000000011110010100100000000000
000000000000000101000000001001011010101000010000000000
000000000000000000000000000111111010100000010000000000
000000000000000000000000001011111000101000000000000000
000000000000000001100110001001111100110000010000000000
000000000000000000000010000001101000111001100000000000

.logic_tile 2 13
000000000000000101000011100101011010010110100000000000
000000000000001101000010111001110000111100000000000000
001000000000000000000010100101011001001111000000000000
100000000000000000000010100001111001010111010000000001
110000000001000000000011110101101010011010010100000000
110000001010100000000010000000111001011010010000000010
000000000000000000000010010111101100011010010100000000
000000000000000000000010010000111101011010010000000000
000010100001000000000110001011101000010101010000000000
000000000000100000000010111101010000101001010000000000
000000000000000111000011100111100001111001110000000000
000000000000000000000000001001001101100000010000000000
000000000000001000000010000111011110011010010100000000
000000000100100001000100000000011000011010010000000000
110000000000000001000110010001000001001111000000000000
100000000000000000100010000111001111010110100000000000

.logic_tile 3 13
000000000000010000000110101101111011101010010000000000
000010000000000000000011100101101110010110010000000000
001010100000000000000000010000000000000000000000000000
100001000000001101000010100000000000000000000000000000
010000000000100000000011100000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000001001000000001111101010000011000010000000
000000000000001011000010011101011010111110010001000000
000000000000000000000000000000011011010111000010000000
000000000110000101000000000011001000101011000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001001000000000010000000000000
000000100000000000000000001000000000000000000100000001
000001000000000000000000001001000000000010000000000000
000000000000000101100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000001000000000010001100000000000000000000000
000000000000001111000010011011001000000110000000000100
001000000000000111100110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000010001111011100101100100000000
100000000000000000000010010000111101100101100000000001
000000000001010000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000010100000000000000000000000000000001111000000000000
000010000000000000000010000000001001001111000000000000
000000000000000000000000001111011100111100000000000010
000000000000000000000010101001010000000011110000000000
000000000000000101100000001111101010010111100000000000
000000000000000000000000001011011110001111010000000000
000000000000000000000000001000001000101000000000000000
000000000000000101000000000111010000010100000000000000

.logic_tile 5 13
000000000000000000000000010000000001000000001000000000
000010000000000000000011110000001000000000000000001000
000000000000001000000000000111111000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000000001001001100111010000000
000000000000001111000000000000001010110011000000000100
000000000000000000000000000000001000001100111000000010
000000000000000000000000000000001110110011000010000000
000000000000010001000000000111101000001100111000000000
000000000000100000100000000000000000110011000010000000
000000000000000101000000000011101000001100111010000000
000000000000000101000000000000000000110011000000000000
000000000000000101000110100001001000101010100010000000
000000001100000000000000000000100000101010100000000000

.logic_tile 6 13
000001000000100000000110000011001000001100111010000000
000000000000000000000111110000000000110011000000010000
001000000000000000000010100001101000001100111000000000
100000000000001101000100000000000000110011000000000000
010000000000000111000111100001101000001100111000000000
010010000000001111000010110000100000110011000000000000
000000000000010000000000000000001000001100111010000000
000000000000100000000000000000001010110011000000000001
000000000000000101100000000101001000001100111000000000
000000000000010000000000000000100000110011000000000101
000000000000000000000000000101001000001100111000000001
000000000000000000000000000000100000110011000000000000
000000000000000000000011000111001000110011000100000000
000000000010010000000011100101101111001100110000000001
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000

.logic_tile 7 13
000000000000000000000000001000011010111000010000000000
000000000000101101000010110001011010110100100000000000
001000000000001000000000000001000000010110100000000000
100000000000000001000010100000000000010110100000000000
110000000001001101100000011101001110111100000110000001
110000000010000101000010100101100000000011110000000000
000000000000000111100000010001000000010110100000000000
000000000000000000100011100000100000010110100000000000
000000000000000000000000001101011100101000010000000000
000000000010001111000000001111011100110000010000000000
000000000000000000000010000101011001100101100100000100
000000000000000000000000000000001011100101100000000000
000001000000001000000111101000000000010110100000000000
000010100100000001000100001001000000101001010001000000
000000000000100000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 8 13
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000001001100000011011011111011111010000000000
000000000000000001000011010111111011101111010000000000
001000000000000111000010011001101110011001110000000000
100000000000001101000111101011001111000110100000000000
010000000000010111000111110001101110000100000000000000
010000000000100101000010001101101101000000100000000000
000000000000000111100010010111111100100010010000000000
000000000010000000000111010001111111010111100000000000
000000000000000000000110001101001011111101010010000000
000000000100000000000010001101011001111110000011000011
000000000000000000000010000001000000111111110010000001
000000000000000000000110011101000000010110100010000010
000000000000100001000000000000001110101000110000000000
000000001010001011000010011011001011010100110000000000
000000000000000001000010001101011011110000000110000000
000000000000000000000010010001001011001111110000000000

.logic_tile 10 13
000010100001010000000000000000001110001110100000000000
000000000000000000010011101011011001001101010000000000
000010100001000011100011110011011111010111100000000000
000000001100000000100110100011101000001011100000000000
000000000000001000000010001101001110010110100000000000
000000000000000011000010000101110000101010100000100000
000100000000000011100000000111001010101000000000000000
000000000000000000000000000000110000101000000000000000
000000000000001101100010111001101100010111100000000000
000000000000001011100110110011111110001011100000000000
000000000000010000000110100111101101110100010010000000
000000000000101111000000000101101110100000010010000110
000001000000000001000010000000000000100000010000000000
000010100000000000100111101001001111010000100000000000
000000000000001111000111000001111111110001010000000001
000000000000000101100000000000111101110001010011000100

.logic_tile 11 13
000000000000001000000000001000001010100001110100000000
000000000000001001000000001101001111010010110000000100
001000000000011000000000001111111000000110100000000000
100000000100101111000000001101101011001111110000000000
110000000001110000000000001000001010100101100100000000
100000000110110001000010001101001111011010010000000100
000000100000000111000010010001011011111000010000000100
000001000110000001000011100000001010111000010000000000
000010000000100011100000011111101110000010100000000000
000000100000000111100010010011101100000000100000000000
000000000000001101000000000111011110101000010000000000
000000000000001001000000000011001111000000010000000000
000010000000001001000010010101100001110000110100000000
000001001010010101000010000001001010001111000000000000
000000000000001111000010001011001101000110000000000000
000000000000000101000110100011101110001000000000000000

.logic_tile 12 13
000000000000010001100111100101001111000000010000000000
000000000100000111100100001111001010000110100000000000
000000000000000011100110010001100001001001000000000000
000000000000000000100010000001101011101001010000000000
000010100000000001110111111001111100010111100000000000
000000000000000001000011101111011011001011100000000001
000000001110100111100011111101101010010111100000000000
000010100001010000100011110011111010000111010000000000
000000000000001001000011100011101101000001000000000000
000000000000000011000010011111101010010010100000000000
000000000000000001000110101101011101000000010000000000
000000000000001001000000000111001001100000010000100000
000000000100001000000011000001001010010111100000000000
000000000000010101000000000011111101000111010000000000
000000000000000000000011100001011110000110100000000000
000000000000000111000000001011011110001111110000000000

.logic_tile 13 13
000000000001011001100110001101011010110101000100000000
000000000000101011100100001101111000001010110000000000
001000000000000000000111001001111101111110110010000000
100000000010000000000010111011111100101101010000000000
110000000000001001000110000001011110111000010000000000
110000001110001011000010000000001110111000010000000000
000000000000000000000110010000000000011001100100000000
000001000000000000000111001101001010100110010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010011000001110100101100110000000
000000000000000000100110000111001000011010010000000000
000000000000001101100011000001101110001110100000000000
000000000000000111000000000000101011001110100000000000
000000000000000000000110100101011110100101100100000000
000000000100000001000000000000011001100101100000000000

.logic_tile 14 13
000000000000000011100010101001000000101001010000000000
000000000000000111100010101111101010110000110000000000
001000000010000101000010100011100001101001010000000000
100000000000000000000000000001101000110000110000000000
110000000000000011100000010000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000000000000000001001000100101100100000001
000000000000000000000000000000011110100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000001110100000000000010011100001110000110100000100
000000000000000000000010000001101000001111000000000000
000000000001011000000010000111000000101001010000000000
000000001100000001000000001001001000110000110000000000
000000000000000000000110000011001101101000010000000000
000000001000000000000000001101011001110000010000000000

.logic_tile 15 13
000000000000000101000000000001001000001100111000000000
000000000000010000100011100000000000110011000000010000
001000000000000000000010100000001001001100111000000000
100000000000000111000000000000001100110011000000000000
010000000000000000000000000000001001001100111000000000
010000000000000000000011110000001011110011000000000000
000000000000000011100010110001101000001100111000000000
000000000000000000100111010000000000110011000000100000
000000000000001000000111100101101000001100111000000110
000000000000000001000000000000100000110011000000000000
000000000000000101000000000101101000001100111000000100
000000000000000011000000000000000000110011000000000000
000000000000000000000000001101001001110011000100000000
000000000000000000000000000011101110001100110000000001
000000000000000011100111000011011111101001010000000000
000000000010000000100100001011011001110000000000000000

.logic_tile 16 13
000000000000000111000000000000000001001111000000000000
000000000000000000000000000000001010001111000000000000
001000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000111100011100000000000000100000000
110000000000000000000100000000100000000001000000000000
000000000000000001100011110000000000010110100000000000
000000000000000000000011001111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100010000000011000000100000100000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010010001011101101001110000000000
000000000000000000000010001111001011011111110000000001
000000000000000000000000000101101111000000100000000000
000000000000000000000000000000111011000000100000000001

.logic_tile 17 13
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000011100000000000000000000000000000
100000000000001101100000000000000000000000000000000000
010000000000000000000010000111000000000000000100000000
110000000000000000000100000000100000000001000000000000
000000000000001011100000010011100000000000000100000000
000000000000001011100010000000100000000001000000000000
000000000000000000000111000101111101111001000000000000
000000000000000000000100000000101010111001000000000000
000000000000010001100000011111011110011100010000000000
000000000000000000000010101001101101000111010000000000
000000000000000000000011101001111000101011110000000000
000000000000000001000010100001100000000010100000000000
000000000000100001000000001000000000001100110000000000
000000000001000000100000000101001110110011000000000000

.logic_tile 18 13
000000000000001101000000000000000000010000100000000000
000000000110001011100011101111001010100000010000000000
001000000000001101000110100101001111010100000000000000
100000000000000101100000001101011000100000010000000000
010000100000010111000111001000011001010110000000000000
110001000000000000000011101111011000101001000000000000
000000000000000000000110101001000001011111100000000000
000000000000000111000010111101101101001001000000000000
000000100000001000010110100101011011010111010000000000
000001000000000001000000000001101000111111010000000000
000000000000000000000010100101101100101000010000000000
000000000000000000000100001111101000010110100000000000
000000000000000000000110010011000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000110000101001000001100110000000000
000000000000000000000000000000010000110011000000000000

.logic_tile 19 13
000000100001010000000000000101011100000100000000000000
000001000000000101000000000000001110000100000000000000
001000001110000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000001000000011100000000000000000000000000000
110000001010000101000000000000000000000000000000000000
000000000000001000000010100001111010011010010100000000
000000000000000101000000000000011101011010010000000000
000010100000000000000110001101101110001001000000000000
000000000110000000000000001111001000000001010000000000
000001000000010001000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001101000000001000001101001011010000000000
000000000000000001100000000001011011000111100000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000001101001110111101010000000000
000000000000000000000000001101010000010100000000000000
001000000000000101000111011001111111011100000000000000
100000000000000000100010001111111001000100000000000000
010000000000000000000110000000001111110110000100000000
100000000000001101000000001101001101111001000000000000
000000000000000000000110001111111111010100100000000000
000000000000000001000010101101011000010110100000000000
000000000000000000000111100000001101101100010000000000
000000000000000000000011111011011111011100100000000000
000000000001001000000000001111111101000000010000000000
000000000000101111000011100101101110101000010000000000
000000000000001000000000011111000001101001010000000000
000000000000000101000010111101101111011001100000000000
000000000000001001100010010111101100001011100000000000
000000000000000001000111100000111101001011100000000000

.logic_tile 2 14
000000000000001101100000011101111110101101010100000000
000000000000000111000010101011111100011000100000000000
001000000000000000010010100101011110000010100000000000
100000000000000000000000000000010000000010100000000000
010000000000001011100010111001011010111001000100000000
100000000000000111100010000101001100111111000000000000
000001000001000101000000011111100000100000010000000000
000000100000100001100011010011101101110110110000000000
000000100000000000000110101111101100101001110000000000
000001000000010111000000001111011000000110010000000001
000010100001010101100111010111101110000010100000000000
000000000000000000000110000101110000101001010000000000
000000000001010000000110001011101010101000000000000000
000000000000000000000000001111110000111110100000000000
000001000000001000000011101001001010000011110000000000
000010100000000101000010001001110000010110100000000000

.logic_tile 3 14
000000000000000101000010111001000000000000000000000000
000000001010000000100111011011000000111111110000000000
001000000000000001100000000000000000000000000000000000
100000000000010000100000000000000000000000000000000000
010000000000001011100011100000000000000000000000000000
010010000000000001000100000000000000000000000000000000
000000000000000000000000001101001110011100010000000000
000000000000000000000000000001111010001011100000000000
000010100100000101000010100001001101011010010000000000
000000001010000000000100000000101110011010010000000000
000000000000000000000000011000001010010111000000000000
000000000000000000000010100111001110101011000000000000
000000000100001000000010100000000000000000000000000000
000000001010010101000000000000000000000000000000000000
000000000000101001000000000000000000000000100100000000
000000000000000001100000000000001101000000000000000010

.logic_tile 4 14
000000000000000000000010110011001110001100110000000000
000000000000000000000111111101111101110011000000000000
001000000000001001100010110000011000000100000100000000
100000000000000011000011110000010000000000000010100110
010001000000000001100110010101111110111000010000000000
010000000000000000100110010000011110111000010000000000
000000000000001000000111100000011111110011000000000000
000000000000000001000110100000011000110011000000000100
000000000000000111000110011001011000000100100000000000
000000000000000000000010001011111010010010000000000000
000000000000000000000000010111000001010110100000000000
000000000000000000000010101101101011110000110000000001
000000000000000101000110100101011010011010010000000100
000000000000000000100010110000111111011010010000000000
000000000000000000000010010001111010110101110000000100
000000000000000000000010001001011100111001110000000000

.logic_tile 5 14
100000000100000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
001000000000000000000000010000000001000000100100000000
100000000000000000000010000000001110000000000000000000
010000000000000000000010000000001010000100000100000000
110010000000000000000110010000010000000000000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000010000111000000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000000000010000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000000000000000010000000011100000100000100000000
000010100000011001000000000000010000000000000000000000
000000000000000001000110000111111000101001010000000000
000000000000000001000110001011110000111100000000000000

.logic_tile 6 14
000000000000001000000110100101100000010110100000000000
000000000000000111000000000000000000010110100000000000
001000000000000000000000000111000000010110100000000000
100000000000000000000000000000000000010110100000000000
110000000010000000000000000000000000001111000000000000
100000001010000000000000000000001000001111000000000000
000000000000000000000110101101100000110000110100000000
000000000000001101000000000101101001001111000010000000
000000000000100000000110100000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000010000011110000011110000000000
000000000000000000000010100000000000000011110000000000
000000000010000001000000001001011010101001010000000000
000000000000000000100000001101100000111100000000000010
000000000000000001000000000000011100000011110000000000
000000000000000000100000000000010000000011110000000000

.logic_tile 7 14
000000000000000111100110000001000000000000000100000000
000000000000000101100011100000000000000001000001000000
001000000000000000000111100000011010111000010000000000
100000000000000000000100001001011101110100100001000000
010000000000000101000000000000011100000100000110000000
010000000000000000100000000000010000000000000000000001
000010000000000000000110010000000000000000000110000000
000001000000000000000010101011000000000010000000000000
000010000000001000000111111101100000101001010000000001
000000000000000001000010000111101010110000110000000000
000000000000000000000111100001000001101001010010000000
000000000000000000000000001111001001110000110000000000
000000000000000000000000010001100000000000000100000000
000000000000000000000010010000100000000001000010000000
000000000000000001000000001011001100101000010000000000
000000000000000000000000001011011000110000010010000000

.ramt_tile 8 14
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 14
000000000110011111000010000000000000000000000000000000
000000000000001001100110000000000000000000000000000000
001000000000000111100111101000011110111010010000000000
100000000000000000100100001111011111110101100000000000
010010100000000001100111100001101010000110100000000000
110001000100000001000110111111001101001111110010000000
000000000000000101000011100101111100111100000100100000
000000000000000000100110011011110000000011110000000000
000000001010010001000010001001011100111100000100000000
000000000000101001000010000011010000000011110010000000
000000000000001000000111110001011011010010100000000000
000000000010000111000111101001001011000001000000000000
000010100000000000000111000111111001110110100000000001
000011100000000000000110010101011110110101010010100000
000000000000001001100011000011001000010110000000000000
000000000000000101000011100011011011000010000000000000

.logic_tile 10 14
000010100001000101000000000101001011101101000100000010
000000000000100111000000000000101010101101000010000000
001010000000010001100111100101100000110000110100000000
100001001100101111100010110101001011001111000010000000
110010100000000011100010100000011100010111000000000000
100001000000000001000110000101011101101011000000000000
000000000000000011100110101101101111101001010010000000
000000000000000000000010100011101000010100100011100010
000010000001100011100011111111011110110111110000000000
000001000001011101100010110111011011110110100000000000
000000000001010001000111000111111000100000000000000000
000000000000100000000000000001111111000000000000000000
000000000000011111100010010001111010000000100000000000
000000000000101011100110100001111100000000110000000000
000000000000000101100110010111011000010111100000000000
000000000000000000000011000011101101000111010000000000

.logic_tile 11 14
100000000000000000000110010101101101010111100000000000
000000000000010000000011011001001011001011100000000000
001000000000000111100010000011111011011111110100000000
100000000000001101100110101001101011111111110000000001
000000001100010000000010001001111110010111100000000000
000000000000000000000010001111111101000111010000000000
000000001100001101100010110001111010000110100000000000
000000000000001011000110100011111011001111110000000000
000000000000001001000110000001101110010111100000000000
000000000000000001000110011111011011000111010000000000
000000000000001111000110001111111000000010100000000000
000000000000000011000010010011110000010111110000000000
000000000000000000000010000111111100101000000000000000
000001000000100001000111100011010000000000000000000000
000000000000001000000111010011111000010100000000000000
000000001110000001000110111011001110001000000000000000

.logic_tile 12 14
100000100000001000000010001111011011010111100000000000
000000000000000001000011100011111011000111010000000000
001000000000001011100011110101101001100000000000000000
100000000000001101100110100111011001110100000000000010
000000000000001000000000001001111100010111100010000000
000001000000001111000010110001001100001011100000000000
000000000000000001000111111000000001100000010010000000
000000000000001111100011100011001010010000100000000000
000000000000000111100000000011001011011111110100000000
000000001110001011100010100001011001111111110010000000
000000100000001001000000000001011011000001000000000000
000000000000001111100000000101101110101001000000000000
000010100000000000000010111101111110000000100000000000
000000000010001011000011010101011001010000110000000000
000000000000010000000000001111001100010111100000000001
000000000000000101000010100001111001001011100000000000

.logic_tile 13 14
000010000000001111100110001000000000000000000000000000
000000000000001101000110100101000000000010000000000000
001000000000100111000000001001101100101000000000000000
100000000011011001000000001101011001110110110000000000
010000000000000000000111100101101011100101100100000000
110000000000001101000110000000011100100101100001000001
000000000001011001100000000111011000101000010000000000
000000000000000001100010011111001010101010110001000000
000000000001010000000000000001100001101001010000000000
000000000000000111000011101001001101110000110000000000
000000000000000011100000001011101000111100000100000001
000000000000000001100011110001110000000011110000000000
000000000000010001100000010001001111010011100000000000
000000000000100101000010110000001000010011100000000000
000000000000000000000000000001001101010111100000000000
000000000000000000000000000001001100000111010000000100

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 14
000010100000001000000000000111011000111000010000000000
000000000000000001000010100000111010111000010000000000
001000000000000000000010100000001100000011110000000000
100000000000000000000000000000000000000011110000000000
010000100000000101000111100000011100111000010000000000
110001000000000101000000000001001001110100100000100000
000000000000000000000010000001001001100101100100000000
000010000001011001000000000000011100100101100001100000
000000000000000000000000011101101010110101000100000000
000000000110000101000011001101001101000101110001000000
000000000000000001000000000000001011100101100100000000
000010000110000000000000001111001001011010010001000000
000000100000100000000000000000000001011001100101000000
000001000000000000000011101011001011100110010000000100
000000000000000000000000011000000000010110100000000000
000000000000000000000011001111000000101001010000000000

.logic_tile 16 14
000000000000000101000000000111101010101001010000000000
000000000000001101100000000001111111110000000000100000
001000000000000000000011100001100001001111000000000000
100000000000001001000100000001001110110000110000000000
010000000000000000000111101000011000100101100111000000
110000000000001111000110101111011100011010010000000000
000000001010000000000010100001100001101001010000000000
000000000000000000000000000001001110110000110000000000
000000000010001000000000000101011110100101100100000000
000000000000000001000000001111111000001100110010000000
000000000000000000000000001000000000010110100000000000
000010000000000000000000001001000000101001010000000000
000000000000100001100011100101000000000000000100000000
000000001000010000000100001111100000111111110001000000
000000000000000000000010000111011010000011010000000100
000000000000001101000110010000011010000011010000000000

.logic_tile 17 14
000000100000010101100010101000000000000000000100000100
000000001000000000000110001001000000000010000000000000
001000000000000101000000010000001110101101000000000000
100000000000000000100011110001011001011110000000000000
010000000000000000000110100000011011011010010000000000
010000000000100000000010111101001010100101100000000100
000000000000000111000000000000011111010010110000000000
000000000000000111000000001101011111100001110000000000
000000100000000000000110100001001000000011110000000000
000000000000000000000010111111010000111100000000100000
000000000000000000000000001111100000001111000000000000
000000000000000000000000001111101011110000110000000010
000000000000000000000110000001101100110100100000000000
000000000010000000000000000000011101110100100000000000
000000000000000000000010100011000001110000110000000000
000000000000000000000110111011101000001111000000100000

.logic_tile 18 14
000000000001011101100000010000000000000000000000000000
000000000000001111000010100000000000000000000000000000
001000000000001000000000000001111010000110100000000000
100000000000000111000000001101001010000000100000000000
110010100000011000000000001000000000000000000100000000
010000000110001111000010110111000000000010000000000000
000001000000001101000000000011101000110100100000000000
000000100000000101100000000000011000110100100000000000
000000000000000000000000000011111011111111100000000000
000000000100000000000011100001001000111001010000000000
000000000000000001100000000000011010111001000000000000
000000000000001101100000001101001010110110000000000000
000010100000000000000000001001000000110000110000000000
000000000000000000000000000011001001001111000000100000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001001011000010110100000000000
000000000000000000000000000011010000111100000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001100000000001011001011010010100000000
000010000000000000000000000000011100011010010000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 14
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000001001000110000001001010001100110000000000
000000000000000001100110110000010000110011000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000011011110101001000000000000
000000000000000101100010000001011010010000000000000000
000000000000000000000010100011100001001001000000000000
000000000000000000000100000001101100101001010000000000
000000000000000101100000010111111101010000110000000000
000000000000000000000010110001001011000000100000000000
000000000000000001000000001101011100000000010000000000
000000000000000000000010011111011100000010110000000000
000000000000000000000000000000001000010100000000000000
000000000000000000000000000001010000101000000000000000
000000000000001000000000001011001000000111110000000000
000000000000000101000010101001111010011111110000000000

.logic_tile 2 15
000000000000000011100110110111011010101001000000000000
000000000000000000000010000111111101100000000000000000
001000000000000101000110000011111011111001000000000000
100000000000000000000000000000001111111001000000000000
110000000000001101000110000001011000101001010000000000
110000000000000001000010111011111010101000010000000000
000000000000000101000010100101101010000011110100000000
000000000000000000100010110001110000111100000000000000
000000000000000000000000010000011000000011000000000000
000000000000000000000011010000011010000011000000000000
000000000000000000000000011001001100000001010000000000
000000000000000101000011010001111010000011010000000000
000000000000000001100010010001000001010110100000000000
000000000000000000000011011101001011110000110000000000
110000000000000111000000010011111110100000000000000000
100000000000000000000011011101101111110000100000000000

.logic_tile 3 15
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000011101110001100111000000000
000000000000000000000000000000010000110011000000000000
000001000000000000000000000000001000001100111000000001
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000010100000000000000010110000001000001100111000000000
000000000000000101000010100000001110110011000000000000
000000000000001101000000000011101000001100111000000000
000000000000000101000010100000100000110011000000000000
000000000000000101000110100011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 4 15
100000000000000001100000000000001011101101000000000000
000000000000001101100011111111001111011110000000000000
001000000000001111000000010011101011001110100000000000
100000000000001111000011101101111000101011000000000000
010000000000001000000010101000001010100101100000000000
010000000000001001000010101111001111011010010000000100
000000000000001001100000001101101110001010110000100000
000000000110001011100000000011001000111010000000000000
000000000000000001000000000011101100000011110000000000
000000000000000000000010101011100000111100000000000100
000000000000000001100110100001100000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000010000101000010100111111011101011010000000100
000000000000000000000000000001001001111011110000000000
000000000000001000000110000000001101000111100000000000
000000000000000011000000000011011101001011010000000000

.logic_tile 5 15
000000000000000101000010001111011100111100000100000000
000000000000000101000100000101100000000011110000000010
001000000000000101100000000000000001001111000000000000
100000000000000000000000000000001000001111000000000000
110000000000000101000111000000001000101101000000000000
100000000000000000100100000001011011011110000000000001
000000000000000101000000001101100000010110100000100000
000000000000000000000000000011001111001111000000000000
000000000100000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000001100000000000000001100000010000000000
000000000000000000000000000001001000010000100000000000
000000000000000000000000010001000000001111000100000000
000000001000000000000010100001101011110000110000100000
000000000000000000000000000101011011111000010000000000
000000000000000000000000000000001100111000010000000000

.logic_tile 6 15
100001000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000001101011100101001010000000000
100000000000000000000000001011100000111100000000100000
110000000000001001000010000000001010000100000100000000
110000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000100100010000000000000000101100000000000000100000000
000100000000000000000000000000100000000001000000000000
000000000000000000000110100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000011000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010001101011110000010100000000001
000001000000001111000100000111010000000000000010100000

.logic_tile 7 15
100000000000000111000000010000011001111000010000000000
000000001010000000000011111001011010110100100010000000
001000000000000111100111000000000001000000100100100000
100000000000000000110100000000001000000000000001000001
110001000000000101000000000101111110101001010000000000
110000100000000000000000000101100000111100000000000001
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000011100111101100111000010010000000
000000000000001001000100000000101000111000010000000000

.ramb_tile 8 15
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 9 15
000000000000000000000111101111111011010111100000000000
000000000000000000000000001101101111000111010000000000
001000000000000101000111001011000001110000110100000000
100000000000001101100000001001001100001111000000000000
010000000000000111100111100111101111010111000000000000
110000000110000000000100000000011101010111000000000000
000000000000000111100111000111011011001001010010100000
000000000000000001000100001001101000000101010010000000
000000001110000000000011100011000001110000110100000000
000000001100001111000111100101101110001111000000000000
000000000000001111100111110001111110000110110000000000
000000000000000011000010110000011111000110110000000000
000001000000000001100111000000011101100101100110000000
000010001000000000000110001011011100011010010000000000
000000000000001111000011110111000001000110000000000000
000000000000000001000011001111001111011111100000000000

.logic_tile 10 15
000000000000000001100010001001101010000110100000000000
000000000100000001000111100101111011000000010000000000
000000000110001111100110101111101101100100010000000000
000000000000000111100000001101011010111000110000000000
000000000001000101100011101011111110000110100000000000
000000001010001111000010101111011111001111110000000000
000000000000001111000110001001000000011111100000000000
000010100000001101000011100001101010001001000000000000
000000000001000001000011111111001110100001010000000000
000010100110101111100011001101101000101001010000000000
000001000000000011000010110011011100101000010000000100
000000000000010001000010100001011001001000000010100010
000001100000101001000010010011111000000110100000000000
000011100001000111000110000101101110001111110000000000
000000000000000101100110110011111000000001010000000000
000000000000000000100011011011001100000010010000000000

.logic_tile 11 15
100010000000101011100111110001111011111001010000000000
000000000000000001000111000111111010011001000000000000
001000000000001001100011110111101101101001010011000000
100000000000000101000011000101011110101000010001000010
000010100000001101000011100111001011100000010000000000
000000000000000101100110001111111001101000000000000000
000000000000000011100000001001101010010111110101000000
000000000000001001100010000001000000111111110000000000
000000001100000001000010110011001110010111100000000000
000000000000010001100010000111101001001011100000000000
000000000000000001000000001011001010000001010000000000
000000000000000000100010010011010000101001010000000000
000000000000000001000111001001001000100100010000000000
000000000000000001100110100101011000111000110000000000
000000100001000111100111100111111101000000000000000100
000000000000100101000000000011111010001000000000100010

.logic_tile 12 15
100010000000001111100110001001001101111000110001000000
000000000000001001100000000101011110100100010000000000
001000000000101111100111110000001100000100000100000000
100000000101000001100011000000010000000000000010000010
110000000010000011100000001111001001000100000000000000
110000000000101001000011100011111101001100000000000000
000000000000000111000010000111111000010111100000000000
000000000000001111000100001101111101001011100000000000
000000000000000111100010010000011000110001010000000000
000000000100000000000011110101001000110010100000000000
000000000001110000000000010000000000000000000100000000
000000000001111001000010000011000000000010000010000000
000000000000000000000110110000001011110000000000000000
000000000100000000000111010000001011110000000000000000
000000000000000001000111001001111011100011110000000000
000000000000000000000000001001001010111011110001000000

.logic_tile 13 15
000000000000000001100000001001000000110000110110000000
000000000110001101000010111111001001001111000000000000
001000001110000101100000000000011011100001110000000000
100000000000000000000000001111011000010010110000000000
110001000000000000000010000101101111100101100100100000
100000100000000000000000001101001010001100110000000000
000010000000000101000110000000001100000100000000000000
000000000000001101100010110000000000000000000000000000
000000000000001101100011100111011001011010010100000001
000000000000000101000011100000101011011010010000000000
000000000000100000000000000001001100011010010100000000
000001000001010000000000000000011101011010010000100010
000000000000000001000000000101101100011010010100000000
000000000000001001100010100000101110011010010000100000
000000100000000000000111001111000000010110100000000000
000001001000000000000100001101001100110000110000000000

.logic_tile 14 15
000000000000000000000000000011101100100101100100000000
000000000000000000000000000000111011100101100000000000
001001000000000000000011100101000001010110100000000000
100000100000000000000111111011101101001111000000000000
110010000000000000000010100000000000010110100000000000
100000000000000000000110110111000000101001010000000000
000000000000000000000000000000011000000011110000000000
000000000010000000000000000000010000000011110000000000
000001000010000000000010100001100000010110100000000000
000000000000000000000100000000100000010110100000000000
000000000000000000000011101000000000010110100000000000
000000001010000000000000001011000000101001010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000001111000000000000
000001001000000000000000000000001011001111000000000000

.logic_tile 15 15
000001000000000000000110100000000001000000001000000000
000000000000001111000000000000001010000000000000001000
000000000000000101100000000000011011001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010101001000001100111000000000
000000000000000000000010100000100000110011000000000000
000001000011011101000110100101101000001100111000000000
000000100000000101100000000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111010000000
000000001000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000111000001001000101010100000000000
000000000000000000000100000000000000101010100000000010

.logic_tile 16 15
000010100000000000000110110000000000000000100100000000
000000000000000000000011110000001111000000000000000000
001000000000000101100000010011000000101001010000000000
100000000110000000000011111101101001110000110000000000
010000001110101000000010111101101110000011110000000000
010000000000001011000011101001100000111100000000000000
000000000000000000000000010101000001101001010010000000
000000000000000000000010100101101000110000110000000000
000000000001010101000010100111011011111000010000000000
000100000000100000100110110000011001111000010000000000
000000000000000000000000000111000000100110010000000000
000000000000000000000000000000001100100110010000000010
000000001000100101100010100101001000000011110000000001
000000000000000001000000001011110000111100000000000000
000000000000000000000000000111000000110000110000000000
000000000000000000000000000011001101101001010000000000

.logic_tile 17 15
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000001111110001100111000000000
000000000000000111000000000000000000110011000000000000
000000000000001000000000000101001000001100111000000000
000000000000001111000000000000000000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000011110000001011110011000000000000
000000000001010000000000000000001000001100111000000000
000000000000100000000000000000001111110011000000000000
000000000000000101000010100011101000001100111000000000
000000000000001101100100000000000000110011000000000000
000010100000000000000010100011101000001100111000000000
000001001010000000000100000000100000110011000000000000
000000000000000001000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000

.logic_tile 18 15
000010000000000111000000001000011111010010110000000000
000000000000000000000000001011011001100001110000000000
001000000000000000000110110101101010011001110000000000
100000000000000101000010100001101111010110110000000000
110000100000000111100110001111100001001111000000100000
110001000000000000100000001001101101110000110000000000
000000000000000000000010011011011110101010100000100000
000000000000000000000010001001010000000000000000100000
000001000000001000000000001101101110101000000000000000
000000000000000001000000000001110000010110100000000000
000000000000000111000000000111101101100101100000000000
000000000000001111000010110000101001100101100000000010
000000000000000000000010001111011100101001100000000000
000000000000001101000111100011001011010101100000000000
000000000000000101100010110000011110000100000100000001
000000000000000000000110010000000000000000000000000000

.logic_tile 19 15
000000000000000011100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100001001001011110000000000000
110000000000000000000100000000011010011110000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110000000000000000000011010011010010100000000
000000000000000000000000001001001000100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
001000000000000011100110000101000000000000001000000000
100000000000000000000010100000100000000000000000000000
010000000000000000000010001000001000001100110000000000
100000000000000000000110101111000000110011000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000000010001101011010100100000000000
000000000000000000000010001011111001101001010000000000
000000000000001000000000011011111101101001010100000000
000000000000000001000010001101101010100001010000000010
000000000000000000000000001001111010101001010000000000
000000000000000000000000001101010000101010100000000000
000000000000000000000010000101011110001100110000000000
000000000000000000000000000000110000110011000000000000

.logic_tile 2 16
000000000000000001100000001000011000010010110000000000
000000000000000000000000000111001101100001110000000000
001000000000001001100110000001111010011010010100000001
100000000000000001100110100000101000011010010000000000
010000000000000000000010000011101111011010010000100000
110000000000000000000000000011101011111100000000000000
000000000000000101100110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000110000000000000000111010001100001110000110000000000
000000000000000101000010101011001110001111000000100000
000000000000000000000110101000001101100101100000000000
000000000000000000000000001011001001011010010000100000
000000000000001000000110101000001100101011000000000000
000000000000000101000000000001011111010111000000000000
110000000000000101100000000001111010001011010000000000
100000000000000000000000000000101000001011010000000000

.logic_tile 3 16
000000000000000001100000000111001000001100110000000000
000000000000000000110000000000000000110011000000010000
000000000000000000000011101000001010010010110000000000
000000000000000000000010100111011000100001110000000000
000010000000001000000010100101100000010110100000000000
000000000000000101000000000011001110110000110000000000
000000000000000000000010000011001111011010010000000000
000000000000000101000010110000001010011010010000100000
000000100000000000000000000101011011011010010000000000
000001000000000101000000000000011001011010010000100000
000000000000000000000000000101111101100101100000000000
000000000000000000000010100000111001100101100000000000
000000000000001001100000001001100001010110100000000000
000000000000000101000000001011101011001111000000000000
000000000000000000000000000001100001001111000000000000
000000000000000101000000000101101011101001010000000000

.logic_tile 4 16
000000000000000000000000000000011101000111100000000000
000000000000000101000000000101011111001011010000000000
000000000000000000000000010001111111100101100000000000
000000000000000000000011100000101110100101100000000001
000000000000000111100110111000011111100001110000000000
000000000000000000000111100111001001010010110000000000
000000000000000000000000001101011110111100000000000000
000000000000000000000000001011010000000011110000000100
000000000000000000000000001000001010000111100000000000
000000001000000000000000000011011000001011010000000000
000000000000001000000110100001011100011010010000000001
000000000000000101000000000000001011011010010000000000
000010000000000000000000010111011110000011110000000000
000000000000000000000010001101110000111100000000000000
000000000001011101100110010101000001010110100000000000
000000000000100001000010101111101111001111000000000000

.logic_tile 5 16
000000000000000111000000000000000000000000001000000000
000000000000001101000000000000001010000000000000001000
000000000000000000000000000000001011001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101000000000111001000001100111000000000
000000000000000000000010110000000000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010001001000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000001101000000000000001111110011000000000000
000000000000000000000110100000001000101010100000000000
000000000000000000000000000001000000010101010000000000

.logic_tile 6 16
100000000000000000000000000000000000010110100000100000
000000000000000000000000000011000000101001010000000000
001000000000000000000000000000000001000000100100000000
100000000000001101000000000000001010000000000001000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001011000000000000001110000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000000111000000000011000000101001010000000000

.logic_tile 7 16
100000000000000000000000000011000000000000000101000001
000000000000000000000011100000100000000001000000000000
001000000000000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010001000000001000000010000000001010000100000110000000
010000100000001111000100000000000000000000000000100000
000000000000000000000000000011101101000001000000000000
000000000000001111000000000000111101000001000000000011
000000000000100000000111010111100000000000000101000000
000000000001000000000011010000100000000001000001000000
000000000000000000000011110000001010000100000100000000
000000001100000000000011000000010000000000000011000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000001100000
000000000000000000000000001000000000000000000100000000
000000000000000000000010010101000000000010000000100000

.ramt_tile 8 16
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 16
000000000001010000000110001001100001110000110100000000
000000000000000000000000000011001001001111000000000000
001000000000001011100010111001111100111100000100000000
100000000000000111100110000101010000000011110000000011
110000000000000000000000001000011001111000010000000000
100000000000000001000000000011001001110100100000000000
000000000000001000000010000111011010101000110000000000
000000000000001101000000000000111010101000110000000000
000000000000000000000000010111001110111100000100000000
000001000000000001000010001011100000000011110000000010
000000000000001000000000001111001100000011100000000000
000000000000001111000010001001001001000001000000000000
000000100001000111000011111000011011111000010000000000
000001000000000001100111101011001000110100100000000000
000000000000000000000000000011000000101001010000000000
000000000000000000000000001111101110110000110000000000

.logic_tile 10 16
000000000011011101000110000011101101111000000000000000
000000000000000001100011110101001010110101010000000000
000000000000000111000110001101001111101000000000000000
000000000000000111000000001101011000110110110000000000
000000000100001111000010101111011000001000000000000000
000000000000000101100111111101111001101000000000000000
000000100000100011100011100001101101000110100000000000
000001000000001111100111111011001110001111110000000000
000011000000011001100110100101011101000110100000000000
000000001010001011000000000111101111001111110000000000
000000000000001111100110101001011100111000000000000001
000000000000001001100011100101011000100000000001100010
000000001111000011100111111011101001010100000000000000
000000000000100000000011010111111100001000000000000000
000000000000001111000110110111101011010111100000000000
000000000000000011000010010101111111001011100000000000

.logic_tile 11 16
000000100001011000000110001011011010111100000100000000
000011000000001011000000000011000000010110100000000000
001000001110000001100000011001101011000000010000000000
100000000000000000000010100011101000100000010000000000
110000000001111011100010011011011010000110100000000000
100000000101011011100110001101111111001111110000000000
000000001110000111100011111011100000110000110100000000
000000000000000001100011100101001100001111000000000000
000010000001000101100010111001001010100000010000000100
000000000100100000100110100101101101010000010000000000
000000000000001001000010000111111010010000110000000000
000000000000001101100100000000001011010000110000000000
000011100000000001000010000101101110101000000000000000
000000001010000000000010010101111000100100000000000100
000000000000000101100000001101001111000000000010000000
000000000000000001000000000111101101000000100000000010

.logic_tile 12 16
100000000000000111100011100000011101000000010001000101
000000000000001001000010011101001010000000100000000101
001000000001010111100000000000000000000000100100000000
100000000000100111000000000000001010000000000010000000
010000000000011111100111100101111000000001010000000100
010000000000001111000000000000000000000001010000000000
000000000000001111000000000111111001000000000000100000
000000000000001111000000001011101101010000000000100000
000000001111010000000111000111011110101000010000000000
000000000110000000000000000101101000000000010000000000
000000000001010011100010001001111110000000000010000000
000000000000100000000000001011011101001000000000100000
000000100000100001100000000000000000000000100100000000
000001000000010000100011100000001110000000000010000001
000000000000100011100011000001011110010111100000000000
000000000000011111100000001001001000000111010000100000

.logic_tile 13 16
100000000000000101000000011001111011010111100000000000
000000000000000000000010001011001010001111100000000000
001000000000001001000000000011001000101001010000000000
100000000000001011100000000001110000111100000000000101
010010100001010000000011010000000000000000000100000000
110000000000000000000011111111000000000010000010000000
000000000000001001100000010111100000000000000100000000
000000000000000001000011010000100000000001000010000000
000000000001000000000000010000011110000100000100000000
000000000000100000000011000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010010000001011000000000000000000
000000000000000000000011100000011010000100000100000000
000000000000010000000000000000010000000000000010000000
000000000000000000000010000001100000000000000100000000
000000000000001001000000000000000000000001000000000000

.logic_tile 14 16
100010100000010001100110111001001001101000010000000000
000001000000000000100011101101011101111000000000000000
001000000000001101100000000111000001101001010000000000
100000000000000101000000001101001100110000110000000000
010000000000000101000000000000000001000000100100000000
010000001100000000100010110000001111000000000000000000
000000000000000000000110100011111010101000000000000000
000000100000000000000011110000110000101000000000000000
000010000000000000000000001001111110001110010010000000
000011100000000000000000000001011010110010010010000010
000000000100000001100000011101011001101001010000000000
000000000000010000000010000001001111110000000000000000
000000000010000101000000000000011010000100000100000000
000000000000000000100000000000010000000000000000000000
000000000000000000000010010111000001001111000000000000
000000000000000000000011011101001100110000110010000010

.logic_tile 15 16
000000000000000000000110101101100000101001010000100000
000000000000100000000010101101001011110000110000000000
001000000000001000000000000001011100000011110000000000
100000001000000101000000000101100000111100000000000000
110000000110001101000011101000001010111000010000000000
110000000000000101000000000011001001110100100000000000
000000000000000011100111010001101011000100100000000000
000000000000001101000010101001001111010010000000000000
000000100000001001000000000111101000111100000010000000
000001000000001011100000000101110000000011110000000010
000000000000001000000000001000000000010110100000000000
000000000000000111000000001101000000101001010000000000
000000000000000000000111001011000000110000110100000000
000000000000000000000100000101001100001111000001000000
000000000000000000000000001101101010111100000100000000
000000000000000000000011110101110000000011110010000000

.logic_tile 16 16
000010000000101111100111001101001010000011110100000000
000001000001000111000110101111010000101011110000000001
001000000000001111000010000011011000101000000100000000
100000000000000101000100000101000000101001010000000001
110000000000101111100000011001011000111010110000000000
010000000010010111100010000111111000110110110000000000
000000000000000111000011100101000001001111000000000000
000000000000000000100000001011001000110000110000000000
000000000000000000000010100111000001001111000000000000
000000000000000001000110101111101011110000110000000000
000000000000100000000000000011111010010010110000000000
000000000000000000000010000000101110010010110000000000
000000000000000000000010000001001010010110100100000000
000000000000001101000010111001000000000010100000000100
000000000000000001100110100101111100000011110000000000
000000000000000000000000000111010000111100000000000000

.logic_tile 17 16
000000000000000000000000001000001000001100110000000000
000000000000000000000010010101000000110011000000010010
001000000000001111100111100000011001010110000000000000
100000000000001011100000001101001000101001000000000000
010000100001010000000000010101111000000010010010000000
010001001100100000000011011011001100000001010000000000
000000000000001101100111000111100000000000000110000000
000000000000000101000000000000000000000001000000100000
000010100000001000000000000001101011000010110000000000
000001000010000011000010000000011101000010110000000000
000000000000000000000000010101100000000000000110000001
000000000000000000000010000000100000000001000000000100
000010100000000000000010000111111000000011110000000000
000001000000000000000000001111010000111100000000000000
000000000000001101000000001111000001010110100000000000
000000000000001001000000001001101110110000110000000000

.logic_tile 18 16
000000000001000001100000010001001100111101010100000000
000000000000000111000010010001000000111100000000000000
001000000000000000000000000001001100101001010100000000
100000000000000000000000000011000000111110100000000000
110000000000000000000000000000000000000000100000000000
010000000000000000000000000000001110000000000000000000
000000000000000000000000011001001100000011110000000000
000000000000000000000010000011100000101001010000000000
000000000000011101100000010000000000000000000000000000
000000000000101101000010000000000000000000000000000000
000000000000000101100000000001000001101001010100000000
000000000000000000000000000011001011110110110000000100
000000000000001101000000000111001100111100010100000100
000010000000000001100000000000001000111100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 16
000000000000000001000000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
001000000000001001100000001001101010000011100000000000
100000000000000001000000000111011100000001000000000000
110000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010001001110001100110000000000
000000001010000000100011010000000000110011000000000000
000000000000000000000000000001011011011010010110000000
000000000000000000000000000000101000011010010000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000010111000000010000000000010110100000000000
000000000000100000000011001001000000101001010010000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000000001001111011001001010000000000
000000000000000000000000001011011001101111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000100000000010000000011100000000000000000000000000000
000100001010000000000010100000000000000000000000000000
001000000000000000000010111000001110011010010100000001
100000000000000000000011011001001010100101100000000000
110000000001000000000000000000000000000000000000000000
110000000000100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101001100100010000000000
000000000000000000000000001001111010110100110000000000
000000000000000001100111000001101010001011010000000000
000000000100000000000000000000101110001011010000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000001001000000000000000011010000111100000000000
000000000000100011000000000001011011001011010000000000
001000000000001000000111011000011011001110000100000000
100000000000000001000010010101001101001101000000000000
110000000010010011100011101101101100000010000000000000
110000000000000001000100000011011010010110000000000000
000000000000000101000011101001100000010110100100000000
000000000000001111000010100101001100010000100000000000
000000000000000001000111001001101010000110000000000000
000000000110000000000000001101101010010100000000000000
000000000000000000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000101100000110000110000000000
000000000000000000000000000001101011001111000000000000
000000000000000000000000001001101010000010000000000000
000000000000000000000000001001101101100001010000000000

.logic_tile 4 17
000000000000000111100111011011000000001111000000000000
000000000100000000100110101101101101110000110000000000
001000000000000011100110000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000001111100111000001011000000111000100000000
110000000110000101100000001101001001001110000000000100
000000000000000011100111100101000000110000110100000000
000000000000000111000010001111001001010000100000000100
000000000000000000000110101000011000100101100000000000
000000000000000001000010001011011100011010010000100000
000000000000000000000000000101000001001111000100000001
000000000000000000000011100101001010101111010000000100
000000000000000000000010010011000001110000110000000000
000000000110000000000110111011101011010110100000000000
000000000000000000000000000101111001101101000000000000
000000000000000000000000000000001011101101000000000000

.logic_tile 5 17
000000000000000001100110000111000000010110100000000000
000000000000000000100100000000100000010110100000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000010110100000000000
100000001000000000000000001111000000101001010000000000
000000000000000000000110101101101100010110100000000000
000000000000000000000000001111100000000011110000000000
000000000000001000000000001001011100101001010000000000
000000000100001101000000001111000000111100000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000011001011100111100000100000001
000000000000000000000010101111000000000011110000100000
000000000000000000000110110011100000110000110110000000
000000000000000000000010101001001111001111000010000000

.logic_tile 6 17
100000000001000000000010101000000000010110100000100000
000000000010100000000011101101000000101001010000000000
001000000000001000000000000000001101111000010000000000
100000000000001001000010111001011010110100100010000000
010000100000001000000110000011000000000000000100000000
110001000000000111000100000000000000000001000000000000
000000000000001000000010100000011000000011110000100000
000000000000000101000100000000010000000011110000000000
000000000000000011100000010000000000000000100100000000
000000000000000000100010000000001001000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000110000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 7 17
100000001100000000000000000000000001000000100110000000
000000000000001001000000000000001101000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000010000000011010000000000000000000000000000
010001000000000000000010100000000000000000100110100000
110000100000000000000000000000001000000000000000000000
000001000000000000000000000000000000000000100110000000
000000000000000000000000000000001101000000000000000010
000000000000000000000111000000000001000000100110000000
000000100000000000000011100000001100000000000000100000
000000000000000000000000000001100000000000000100000000
000000000000000001000010000000100000000001000010000000
000100000000000000000000000000000000000000000110000000
000100000100000000000000001011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000001110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 17
000010000000000000000010101111111010010111100000000000
000001000000000000000100000101111111000111010001000000
001000000000000000000111100111111100100101100100000101
100000000000000000000100000000001100100101100000000000
110000000000000000000000001011011100101001010100000000
100000000000000101000000000011000000000011110000000000
000000000000000101100010111000001101100101100100100000
000000000000000000100011111011011001011010010000000000
000000000000000111000011111000001101110100100100000000
000000001010000000100111101101011101111000010000000000
000000000000001001100111111011000001101001010000000000
000000000000000111000011111011101001110000110000000000
000000000001010001000111101011000001110000110110000000
000000000000000000100000001101101101001111000000000000
000000000000000001100000000000001110101000110000000000
000000000000000000000010101001001010010100110000000000

.logic_tile 10 17
000000000000001011100110010000001011110000000000000000
000000000000001111000010100000001100110000000000000000
000000000000001111100000011011101000111101010000000000
000000000000000101100010100011111101100000010000000000
000010100000011001000111010111001100111001010000000000
000001001010100011000110001011101110010001010000000000
000000000000000001100111011001001011000010000000100000
000000000000000101000110000001011111000000000000000010
000000000000001111000110110101101111000000010000000000
000000001010000001000110110101001010100000010000000000
000000000000100111000000000001101101000010000000000000
000000000000011111000010101001001011000011000000000000
000000100000011101000110100001000000100000010000000000
000000000000001111100010010000001111100000010000000000
000000000000000000000000000101111000100100010000000000
000000000000000000000011110011111011111000110000000010

.logic_tile 11 17
100010100000000000000111010011111100100000010010000100
000000000000000101000010000011101001101000000000100011
001000000000000111100011101001001100010000100000000000
100000000000001101000011100001001011100000100000000000
000000000000000111100111111111011010111001110000000000
000000000000001101000010010011001110101000000000000000
000000000000101000000000010011111110000000000000100000
000000000001010011000010001011101100010000000000000010
000000000000010001000111111111111000010111100000000000
000000000000000111000010101001111000001011100000000000
000000000000000001100010000011101010100100010000000000
000000000000000111000010001001001010110100110000000000
000011000101101011100000011111101001000110100000000000
000010001110110101100010010001011001000000000000000000
000000000000101111000000010011001011011111110100000000
000000000001000101100010101111111011111111110010000000

.logic_tile 12 17
100010100100001111000110101001111010101000000000000000
000000000000000011100011100111101101111001110000000000
001000000000001001000111101000000000000000000100000000
100000000000000111100111100001000000000010000001000001
010000000000001011100010101011001010001001010000000000
010000000100000111100010001111101110000000000000000000
000000000010000000000000010101011000010111100000000000
000000000000000111000011010001101110001011100000000000
000000100000010011100110000011000001100000010000000000
000001000000110000000010000000001101100000010000000000
000001001010000000000000010111000000000000000100000000
000000100000000000000010000000100000000001000000000001
000000100000000001000010100101011010000000000010000000
000001000110000001000100000001111010000010000000100010
000000000000000011100110000001101101010111100000000000
000000000000000000100011101001111111001011100000000000

.logic_tile 13 17
100010000001000001000010110001000000000000000100000000
000000000000100101100111100000000000000001000010000000
001000000000000000000000000000001110000100000100000000
100000000000000000000000000000000000000000000000100000
010000000001100000000000001000000000010110100000000000
010000000000100000000010110101000000101001010000000000
000000000000100101000000000111000000000000000100000000
000000000001010000100000000000100000000001000010000100
000000000000001001100000000011001000000011110000000000
000000000010001111000000000001010000010110100000000000
000000000000100000000000000000000000001111000000000000
000000000000010000000000000000001001001111000000000000
000000001110000011100010000000001010000011110000000000
000000000000000000100000000000010000000011110000000000
000000000000100000000000000000001100000100000100000100
000000000001010000000000000000000000000000000010000000

.logic_tile 14 17
000000000000000000000000010000000001000000001000000000
000000000000001101000010100000001001000000000000001000
000101000000000101100000000000011001001100111000000000
000100000000000000000010110000011011110011000000000000
000010000000000000000010100001101000001100111000000000
000001000000000000000100000000000000110011000000000000
000000000000000000000000010001001000001100111000000000
000000000000001101000010100000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000010100000001101000000000000001000110011000010000000
000010100000000000000000000000001001001100111010000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001011110011000000000000
000000000000010000000000000011001000101010100000000000
000000000000100000000000000000000000101010100010000000

.logic_tile 15 17
000000000000000000000000001111000001101001010000000000
000000000000000000000000001011101001110000110000000000
001010101100000101100000011111111010000011110000000000
100001000000001101000010101111100000111100000000000001
110000000000000000000110100011011001111000010000000000
110000000000000000000000000000101100111000010000000000
000000000000000111100000001101111110101001010000000000
000000000000001001100000001111010000111100000000000000
000000000000101001100110001111100000101001010000000000
000001000011011101100010100001001100110000110000000000
000000000000001000000010001011000001110000110110000000
000000000000001011000111110101101101001111000000000000
000000100000000000000010010011001110011010010000000001
000000000000001111000010000000001011011010010000000000
000000000000000000000110010000001010111000010000000000
000000000000000001000011100111011100110100100000000000

.logic_tile 16 17
000000000000001001100111000001111101001010000000000000
000000000000000001100100000011001001001001000000000000
001000000000000111100000010101111000000111000100000000
100000000000000000100011010000011101000111000000000000
110000000000000101100010101001000000011111100100000000
010000000000000111000000000011101010010110100000000000
000000000000001001000010111011011001000010110000000000
000000000000001001000010100011011011000000100000000000
000000000001010000000110010011100001001001000000000000
000000000000100001000010100000001001001001000000000000
000000000000001001000000000001001110010110100100000000
000000000000000001000000000101000000000010100000000000
000000000000000001100000001101100001010110100100000000
000000001110000000100000001101001100110110110000000000
000000000000100000000000000011101010001111010100000000
000000000000010000000000000000011000001111010000000000

.logic_tile 17 17
000000000000001101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
001000000000000000000000000001011100111101010000000001
100000000000000000000000000000010000111101010011000110
110010000000000000000000000000000001000000100000000000
110001000110000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000010000000100000000110111000000000001001000000000001
000001000000000000000010101011001000000110000000000000
000000000000001000000110100000000000000000000110000000
000000000000000001000010011011000000000010000000100000
000000000000000000000011000000011100000100000110000001
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000001100000100000110000000
000000000000000000000000000000010000000000000001000000

.logic_tile 18 17
000010100000000000000010110000000000000010000001000100
000000000000000101000011110000000000000000000001100011
001000000000000000000110001001000000001111000000000000
100000000000000000000011111111001101010110100000000000
010000000001010101000110110101001010011010010100000000
110000000000001101000010000000011001011010010000000000
000000000000000001100000000001000001001111000100000000
000000000000000000000000001011001111110000110000000000
000010000000000000000110001001100000000000000000000000
000001001010000000000000001001100000111111110000000000
000000000000001000000000000101101010011010010100000000
000000000000000001000000000000001001011010010000000000
000001000000000000000000001001000000001111000000000000
000000000000000000000000000101101010101001010000000000
110000000000000000000000010011101000011101110100000000
000000000000000000000010000101011011010001000000000000

.logic_tile 19 17
000000100000000000000000000000000001000000100000000000
000001000000000000000000000000001110000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000101000000101111010000000000
000000001010001111000000000000101111101111010000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001010000000000000000000
000000100001000000000110000000000000000000000000000000
000001001100100000000011110000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 20 17
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000111011110101001010100000001
100000000000000000000000000101000000111101010000000000
010000000000001000000111100000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010100111101110111101010100000000
000000000000000000000100000001000000111100000001000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100000001111101110111101010110000000
000000000000000000100000000011000000111100000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000011110
000000000000110100
001001010000000000
000011011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000001001100000001101111000111101010100000000
100000000000000001100000001111000000111100000000000000
010000000000000101000010001000000000001100110000000000
100000000000000000100000001111001011110011000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000101111001000100000000000000
000000000000000000000010101001101101001110000000000000
000000000000000000000000010001111100101001010100000000
000000000000000000000011010001010000111101010000000000
000000000000000000000000001000011110111001010100000000
000000000000000000000000000001011010110110100000000000
000000000000000000000010010011000000000000000000000000
000000000000000000000111010000100000000001000000000000

.logic_tile 2 18
000000000000000001100000011111000000001111000100000000
000000000000000000000010001001001010110000110010000000
001000000000001000000000000001111010000011110100000000
100000000000000001000010100001000000111100000010000000
010010000000000101100010001011001011011001100100000000
110000000000001101000100000111001111110011000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000111000001010110100000000000
000000000000000000100000000101001001110000110000000000
000000000000000000000000000000011110011010010100000000
000000000000000000000000000101001100100101100010000000
000000000000001000000000001001000001010110100000000000
000000000000000001000000000101001000110000110000000000
110000000000000001100110000001000001011001100000000000
100000000000000000000000000000101011011001100000000000

.logic_tile 3 18
000000000000100101000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000101011000010100000000000000
100000000000001001000000000001101011100100000000000000
110000000000000000000010100000000000000000000000000000
010000000100000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000110000000000000000000001001000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000010101100001001001000000000000
100000000000000000000010000000101100001001000000000000
010000100000000111000010011000011100001011000000000000
010001000000000101000010001011001010000111000000000000
000000000000000000000111111000011101100011110100000000
000000000000000101000011010011001010010011110000000000
000000000000000000000010000001000000010110100000000000
000011000000000000000000000101001011100000010000000000
000000000000001111000000011000001110011111000100000000
000000000000000001000010011101001011101111000000000000
000000000000000001100000000011101010010110100000000000
000000000000000000000000000101000000000001010000000000
000000000000000000000000000001101110011110100100000000
000000000000000000000000000000101101011110100000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100110000000
010000000000000000000000000000001110000000000000000011
000000000000000000000000000111100000000000000100100000
000000000000000111000000000000100000000001000000000001
000000000010000000000000010011100000000000000100000000
000000000000000000000011010000100000000001000010000010
000000000000000000000111100000011110000100000100000100
000000000000000000000100000000000000000000000010100010
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100111100000000001000000100110000000
000000000000000000000000000000001010000000000000000010

.logic_tile 6 18
000000000000000000000000000000011010000100000100000100
000000001100000000000000000000000000000000000010000000
001000000000001000000110100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000110000000000000010000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000001000000000000000000000100000000001000010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000100000001000000000010000010000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000010000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010110000000000000000000000000000
000000000000000000000000000111011111110100110010100101
000000000000000000000010110000011011110100110001000000
000000000000000000000010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000000000000000000000000011110101101010010000001
000000000000000000000000001101011101011110100010100010
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 18
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 18
000000001000010000000111110011001111010111100000000000
000000000000100000000111101101111111001011100000000000
001000000000000000000000010101101011100101100100000000
100000000000000000000010000000101010100101100000000010
110000001010000111000010000011011101100101100100000000
010000001110000000100100000000001001100101100000000000
000000000000000000000110001000011100100101100100000000
000000000000001111000011111101011001011010010000000000
000001000000010111100110000001011011111000010000000000
000010000000100000100011100000111101111000010000000000
000000000000000111100000000111101001100101100100000000
000000000000000000000011110000011110100101100000100000
000000000110000000000000011101100000101001010000000000
000000000000000000000010101101001010110000110000000000
000000000000001111100010101111101000101001010000000000
000000000000000001100000000111010000111100000000000000

.logic_tile 10 18
000000000000001001100110011001101110000001010000000000
000000000000000011100010101001110000101001010000000000
000000000000000001000110011001011011011100100000000000
000000000000001001100010001011111000101100100000000000
000000000000001000000000011011111111000100000000100000
000000000000000101000010000101011111000000000000000000
000000000000000111100010011001001111111110000000000000
000000000000000000100110110001001110010101000000000000
000000000000001000000000000001001000000010000000000000
000000000000001011000010100011011101000110000000000000
000000000100000111000011001000011000010000110000000000
000000000000000000100010011101001010100000110000100000
000000000000000001100000011011111111000000000000000000
000000000001000011000010011111011010000010000001100000
000000000000001000000111000011101000010111100000000000
000000000000001001000111101101111110000111010000000000

.logic_tile 11 18
100000000000000001100000011111011100101001000000000000
000000000000001001000011001111111110110110010000000000
001000000000000101000110001111001000000010000000000000
100000000000000101100000000001011010001001000000000000
000000000000000101000000000000011001011111110100000100
000000000000000111100000000101011100101111110000000000
000000000000000011100000000101100000000110000000000101
000000000000001101100011100001001100101111010011000000
000010000000000101000010100011101110101000000000000000
000000000000000000100000000000100000101000000000000000
000000000000011000000010101001000000101001010000000000
000000000000101001000000001101000000000000000000000000
000011001000000011100000010101111011111001100000000000
000011100001010101100010110111101111110000010000000000
000000000000000001100111001001111110000001000000000000
000000000000000000000010011111001101000001010000000000

.logic_tile 12 18
000011100000111000000110010001111110101001010000000000
000010100001111001000111101001000000111100000000000000
001000000000000101000000000011011011100101100101000000
100000000000001101000000000000101101100101100000000000
110010000001010001100000000111101111100101100100100000
100000000000100111000000000000111011100101100000000000
000000000000101111000110000000001010101100010000000000
000000000001011001000100000101001110011100100000100000
000000000000000000000000000000011011011010010100000010
000000000010000101000010000001001110100101100000000000
000000000000000000000110100011011000100101100100000000
000000000000000000000000000000001001100101100000000010
000000000000000000000000000000011011100001110000000000
000001000000001101000010100001001110010010110000000000
000000000000001101100000011001000001110000110100000000
000000000000000101000010000111101000001111000000000010

.logic_tile 13 18
100000000000000000000011100000000000000000100100000000
000000000000000000000000000000001110000000000001000000
001000000000000111100110010000000000000000100100100001
100000000000000000000011010000001001000000000000000000
010000000000000111000010000000001110000100000100000000
110000001000000000000000000000010000000000000000000010
000000000000000000000000001000000000000000000100100000
000000000000000111000000000101000000000010000000000000
000000000001000000000010011011011000101001010000000000
000000000000100000000011101001110000111100000000000000
000000000000100000000000000111100000000000000100000000
000000000001000000000000000000100000000001000000000000
000000000000000111100000000111100000100000010000000011
000000000000000000000010000101101101000000000001000000
000000000000000000000010011000000000000000000100000000
000000000000000000000011110001000000000010000000000010

.logic_tile 14 18
100000000000000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
001000000000000000000110000000000000000000000100000000
100000000000000000000000001011000000000010000001000000
010010100000000000000111000111000000000000000100100000
110001000000000000000000000000100000000001000000000000
000000000000000000000000000011000000010110100000000000
000000000000000111000000000000000000010110100000000000
000000000000000000000111101000000000010110100000000000
000000000000001101000110110011000000101001010000000000
000000000000000000000000000111000000000000000100000000
000000000000001101000000000000100000000001000000100000
000000000000000000000011100001100000010110100000000000
000000000000000000000010000000100000010110100000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000100000

.logic_tile 15 18
000000000000000101100010100000001000000011110000100000
000000000000000000000100000000010000000011110000000000
001000000000000000000000000000000000001111000000100000
100000000000000000000000000000001000001111000000000000
010000000000000101000111100101100000010110100000100000
110000000000000111100000000000100000010110100000000000
000000000000000000000111000101000000010110100000100000
000000000000000000000010110000000000010110100000000000
000000001010000000000000001101000001101001010000000000
000000000000000000000000001111001011110000110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001011100101100110000000
000000000000100000000000001101001111011010010001000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000001100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000001101000110000000011010000100000100100000
100000000000001011000000000000000000000000000000000000
010000000000000101000111101001000001101001010000000000
110001000000100000000100000001001010110000110000000000
000000000000001001100010101101111110101001110000000000
000000000000000011100010101001111101010100010000000000
000010000000000001000010000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000010100111101000111000110000000000
000010100000000000000000000011111111011000100000000000
000000000000000000000000001101111100101001110000000000
000001000000000000000010100111111010010100010000000000
000000000000000001100010101111101101110101010000000000
000000000000000000000000000001111010110100000000000000

.logic_tile 17 18
000000100000100011100110100001000001100000010000000000
000000000001010000100011110101101001111001110000000000
001000000000000000000010111111111111010100000000000001
100000000000000000000110100011011111110100010001100000
010000000000000101000010100000000001000000100110000001
010000000000000000100110110000001100000000000000000000
000000000000000000000000001101001010000000000000000000
000000000000001101000000000101010000000010100000000000
000000000000001000000000001011100000101001010010000010
000000001000000001000000000111000000000000000000100111
000000000000001001100000000000001111000100000000000000
000000000000000101000000001101011001001000000000000000
000100000000000000000110000001011010101001010000000000
000100000000000101000000000011001011101010010000000000
000000000000000111000010110000000000000000000010000000
000000000000000000000010000111000000000010000000000000

.logic_tile 18 18
000000000000000000000110011101111110000011110000000000
000000000010000000000011001001100000010110100000000000
001000000000000001100000010101111100101000000000000000
100000000000000111000010000000000000101000000001100010
010000000000000101000011100001000001001111000000000000
110000000000000000000000000101101000010110100000000000
000000000000000001100000010001101010000011110100000001
000000000000000000100011111001000000111100000000000000
000000000000000101100000001101111110000011110100000000
000000000010100000000000001001100000111100000000000000
000000000000001000000000001000001000011010010100000000
000000000000000101000000000001011111100101100000000000
000000000000001000000000010111011000000011110000000000
000000000000000101000010001001100000101001010000000000
110000000000001000000000000000011010100000000000000000
000000000000000001000000000011001110010000000001000000

.logic_tile 19 18
000000000000000001100110000101100000000000000100000000
000000000000000000000000000000000000000001001000000000
001000000000000101000000000000001100000011110100000000
100000000000000000000000000000010000000011110000000000
010000000000000000000110000001000000100110010000000001
110000000000000000000100000000001100100110010000000000
000000000000001000000011100000001100000010100000000000
000000000000000001000100000001000000000001010000000010
000010101000001000000000010001000000001001000000000000
000001000000000001000010000000001100001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011001000110000010000000
000000001100000000000000000011001011111100000000000000
110000000000000111100000001000011010111001000000000000
110000000000000000000000000001011001110110000000000000

.logic_tile 20 18
000000000000000000000000000000011100010101010100100101
000000000000000000000000000011000000101010100011100110
001000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000001100000001000000000010110100110000001
000000000000000000000000000011000000101001010001100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110010000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000110010001111011111100010100000000
000000000000000000000010000000001011111100010000000000
001000000000000101000000000101100001111001110100000000
100000000000000000000000001001101010110000110000000000
010000000000001000000000000101011011111100010100000000
100000000000000001000000000000001011111100010000000000
000000000000000000000010101101101000101001010100000000
000000000000000101000100000101110000111110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000110110011001001010010110000000000
000000000000000000000010100000111100010010110000000000
001000000000000000000110000111100001010110100000000000
100000000000000000000000000101001011110000110000000000
010000000000001001100011101011100000101001010000000000
110001000000000101000100001101100000111111110000000000
000000000000000000000010100011100000001111000100000000
000000000000000000000110101011001001110000110010000000
000000000000000000000110000001100000001111000000000000
000000000000000000000000000101101001010110100000000000
000000000000001000000010101111100000001111000100000000
000000000000000001000100001101001010110000110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000101001001011010010100000000
100000000000000000000000000000011001011010010010000000

.logic_tile 3 19
000000000000000001100000010111000000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000001100000000000001100001100111100000000
100000000000000000000000000000011000110011000000000000
010010100000000000000011100000001000001100111100000000
100000000000001101000010000000001001110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000010000000000000000111101000001100110100000000
000000000000000000000010100000000000110011000000000000
000000000000000000000000000111001111101101010000000000
000000000000000000000000001101101110010100100000000000
000000000000000101100110000001011110010100000000000000
000000000110000000000010101111000000000000000000000000
110000000000001000000010100101011111010100000000000000
100000000000000001000100000101111000110100010010100000

.logic_tile 4 19
000000000000000101100010100001011101101011110000000000
000000000000000000000010111001011010110111110000000000
001000000000001001100000010101001101110100000000000000
100000000000001011000011010011001011100000000000000000
110000000001010101100010010000011110000100000000000000
010000000000000000000010100000010000000000000000000000
000000000000000101000010110000011100000100000100000000
000000000000000000000010000000010000000000000000000011
000000000000001001100000010000000000000000000000000000
000000001010000001100010000000000000000000000000000000
000000000000000000000110000101000000111001110000000000
000000000000000000000011111101101001100000010000000000
000000000000000000000000001101011000111001000000000000
000000000000000000000000000001101001111111000000000000
000000000000000000000000000101111000100010010000000000
000000000000000000000010111101111000010111100000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 19
000000000000101000000010100000001000000100000100000000
000000000001010001000111110000010000000000001000000000
001000000000000001100000000011000000000000000100000000
100000000000001001000000000000100000000001000000000000
010000000000000000000000000011000000000000000000000000
010000001110000001000000000001000000010110100000000000
000000000000000001000000000001000000000000000000000001
000000000000000000000000000011000000010110100000000001
000000000000000001100000010001101010000110100000000000
000000000000000000000010000000001101000110100000100000
000000000000001000000000000011111000100110110000000000
000000000000000011000000000111001100010000110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000001000000100110010000000000
110000000000000000000000000000001100100110010001000000

.logic_tile 7 19
000000100000000000000010100101000000000000001000000000
000000000000000000000110110000000000000000000000001000
001000000000000000000010100101100000000000001000000000
100000001110000111000100000000000000000000000000000000
010000000001010101000111000001101001000010000000000000
110001000000101101100100001011101000101001000000000000
000000000000000101000011100000011010000100000110000001
000000000000000000100000000000010000000000000010000011
000000000000000000000000010111100001100000010000000000
000000001100000000000011011001101000111001110000000000
000000000000001000000010001011101101010110100010000001
000000000000000001000000001011011110101001100000100000
000000000001000000000000000001011110000010100000000000
000000000000100000000000001011111010001001000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000010000000000000000000000000000000

.ramb_tile 8 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110000000000000000000000000000000000010110100100000100
010000000000000000000000001001000000101001010000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001011101000000010100000000000
000000000000000101000010111011010000111101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000101000000010101111000101000000010100001
000000000000000000100010111011000000111101010001000010
000000000000000000000111100000011010101000000000000000
000000000000000000000100000111010000010100000000100000
000000001100001000000010100111011000000010100000000000
000000000000000011000100001101110000000011110001000000
000000000000010001000110100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010100111100000000000000000000000
000000000000000000000000000000100000000001000000000000

.logic_tile 11 19
000010100000010000000110000000000000000000000000000000
000001000000000000000000001011000000000010000000000000
001000000000000000000011101101101100000000010000000000
100000000000000000000100000101101110100000010000000000
110000100000000000000010000001011000000001010000000000
100001000000000000000000001011111111001001000000000000
000000000000001000000110000000011100110000000000000000
000000000000000001000000000000001101110000000000000010
000000000000001101100010101011101110101001010100000000
000000000000000101000110110111010000000011110000000000
000000000000000111000010000101001100101000010000000000
000000000000001101000010101001111100000000100000000000
000000000000001000000110111011101110111100000100000000
000000000000001001000010100111010000000011110000100000
000000000000000001000010101111111101010111100000000000
000000000000000000000000001001111101001011100000000000

.logic_tile 12 19
000000000000010000000000001011111000000000010000100000
000000000000001001000000000101111000000000000000100000
001000000000000001100010000000011110100101100101000000
100000000000000000000110100101011101011010010000000000
110001100001000000000000000111101111111000010000000000
100010100000000101000000000000001101111000010000000000
000000000000000001000000000000011110110100100100000000
000000000000000000100000000101011101111000010000000000
000000000000000000000010010000011001111000010000000000
000000000000000001000010100011001100110100100000000000
000000000000001000000010000011011001111000010000000000
000000000000000101000110000000111111111000010000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000110101011011100111100000100000000
000000000000000001000010000001000000000011110000000000

.logic_tile 13 19
100000000000000000000111100000011010000100000100000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010000000000010000011010000100000100000000
110000001110100000000011010000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000100000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001001000000000000000000

.logic_tile 14 19
000000000000000000000110000001101100100101100100100000
000000000000000000000000000000111010100101100000000000
001000000000000111000110001111011100111100000100000000
100000000000000000100000001111100000000011110001000010
010000000000000111000011100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000000011101111111000010000000000
000000000000000000000011110000011111111000010000000000
000000000000001000000110110101100000110000110110000001
000000000000000101000010101011101110001111000000000000
000000000000001000000000000011000001110000110100000000
000000000000000101000000001001001000001111000001000000
000000000000000101100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000011011001110101001010000000000
000000000000000000000010101101100000111100000000000000

.logic_tile 15 19
000010100000000000000000010000001010000100000100000100
000001000000000000000010010000000000000000000000000000
001000000000000000000000000111100000000000000100000000
100000000000000000000000000000100000000001000000000000
010000000000001000000110100011100000101001010000000000
110000000000001111000100001001101101110000110000000000
000000000000001000000110100000000001000000100100000000
000000000000000111000000000000001010000000000000000000
000000000000001000000000010000011011111000010000000000
000000000000000011000010101111001011110100100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000110100011000000000000000100000000
000000000000000000000000000000100000000001000000100010

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000010000000000000000000000000000
100000000000001001000011100000000000000000000000000000
110000000000000000000000000000000001000000100100100000
110000000000000000000000000000001001000000000000000000
000000000000000000000000000000011000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000110000000
000000000000000000000000000000010000000000000000000000

.logic_tile 17 19
000000000000000001100000010011100000000000001000000000
000000000000000000000011010000100000000000000000001000
001000000000000000000000000000011110001100111100000000
100000000000000000000000000000011000110011000000000000
010000000000000001000000000111001000001100111100000000
010000000000000000000000000000100000110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000101100000000000100000110011000000000000
000000000000000000000000001000001000001100110100000000
000000000000000000000000000011000000110011000000000000
000000000000001000000110001101000000101001010000000000
000000000000000001000000000101000000111111110000000001
000000000000000000000110011000000000000000000000000000
000000000000000000000010000101000000000010000000000000
110000000000000000000110000000011110000011110100000000
000000000000000000000000000000010000000011110000000000

.logic_tile 18 19
000000000000001000000000010111000000001001000001100001
000000000000001001000011100001101010000000000000000011
001000000010000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001100000000000111000001100000000000000000000000
000000000000000000000100000000100000000001000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001001010000001110100000000
000000000000000000000000001111001101010100100000100000

.logic_tile 19 19
100000000000000011100000000000000001000000001000000000
000000000000000000100000000000001011000000000000001000
001000000000001000000000000001100000000000001000000000
100000000000000101000010110000101000000000000000000000
010000100000000011100111100001001000001100111100000000
110001000000000000100000000000001101110011000000000000
000000000000001001100010100111001000001100111100000000
000010000000000001000100000000101000110011001000000000
000000000010000000000000010101101000001100111100000000
000000000000000000000010000000001010110011000000000000
000000000000000000000000000101101000001100110100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000100000000001000010100010

.logic_tile 2 20
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000100000000000
010000000000000000000000000000001101000000000000000000
000000000000000000000000000011000001000000000000100000
000000000000000000000000001111001100010000100010000001
000000000000000000000000010000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000000101100000000000000000010110100000000000
000000000000000000000010000111000000101001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010110000000000000000000000000000
000000000000000000000000001011011100001101000100000000
000000000000000000000000000011011111010100100000000000

.logic_tile 3 20
000000000000001000000000000101100000000000000000000000
000000000000000001000010101011101001001001000000000000
001000000000001000000110100000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000000000110001000011110111101010000000000
110000000000000000000000000001010000111110100000000000
000000000000000000000000000000011110000100000000000000
000000000000000000000010100000010000000000000000000000
000010000000000000000000011001100000000000000010000001
000001000000000000000010101011100000101001010000000001
000000000000000000000000010011100000000000000100000000
000000000000000000000011100000100000000001000000000000
000000000000000000000000011000000000100000010010000000
000000000000000000000010011011001000010000100000000100
000000000000000000000110010000000001110110110000000000
000000000000000000000010001111001111111001110000000000

.logic_tile 4 20
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000001111000100100000
100000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000001100110010001000000000000000100000100
000000000000000000100011110000100000000001000000000000
001000000000000000000000000011101110001001000010000000
100000000000000000000000000101001000101000010000000000
010000000000001000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010010000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 20
000000000000000101000010110111101010111101100000000000
000000000000000101000011110111101010111101010000000000
001000000000000000000000000011001010000010100010000000
100000000000000000000000000000010000000010100000000000
010000000000000101000110000001001011000100000000000000
010000000000000101000000000111001100000101010000000000
000000000000000000000000000011100001101001010000000000
000000000000000000000000001001101100000110000000000000
000000000000001000000000001111001001000110100000000000
000000100000000001000000001011111110010110100000000000
000000000000000101000000001001001011010010100000000000
000000000000001001000010101111001110010010110010000000
000000000001000001000000010011101001010110100000000000
000000000000000000000010000011011101100001010000100001
000000000000001101000000000000000000000000100101000000
000000000000000001000010000000001001000000000010000010

.logic_tile 7 20
000000000000001000000000000000011010000011110000000000
000000000000000001000010110000010000000011110000000000
000000000000000101000000011000011001101100010000000000
000000000000001111100011100101001011011100100000000000
000000000000001000000000010101101111001100110000000000
000000000000000001000010000000111100110011000000000000
000000000000001000000000001001011101000011010000000000
000000000000000111000010111101111000000001010000000000
000000000000000001100000000001111010101010100000000000
000000000000000000000000000000010000101010100000000000
000000000000001000000000010011100000010110100000000000
000000000000000001000010000000000000010110100000000000
000000100000000000000000000101001010001100110000000000
000000000000000000000010000000010000110011000000000000
000000000000000000000000000001011000010010110000000000
000000000000000000000000000011011011001011010000000000

.ramt_tile 8 20
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000011100000000000000010100001100000000000001000000000
000001101000000000000110100000100000000000000000001000
001000000000000000000010100000000001000000001000000000
100000000000000000000100000000001001000000000000000000
110000000000000000000000000001001001101010000010000000
110000100000000000000000000000101110101001000001000000
000000000000000000000010100011000001010110100010000000
000000000000000000000100001111101001011001100001000000
000000000000000000000110100000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000110000101100001000001110000000000
000000000000000001000000001011101110000000100000000000
000000000000000000000111010001101100000010100010000000
000000000000000000000010101001110000101011110000000000
110000000000001001100000000001000001001100110100000000
010000000000000101000000000000101101110011000000100000

.logic_tile 10 20
000000000000000000000000010000000000000000001000000000
000000000000000000000011100000001011000000000000001000
001000000000000000000110000000000001000000001000000000
100000000000000000000000000000001010000000000000000000
010000000000000000000110000111001000001100110110100001
010000000000000000000010110000100000110011000000000011
000000000000001111100110100000001010000011110110100001
000000000000000001000000000000010000000011110000000011
000000000000000000000000010101100000001100110110000000
000000000000000000000010010000001011110011000010100010
000000000000000000000000001000000000010000100000000000
000000000000000000000000001001001011100000010000000000
000000001000000000000000010101011000101000000000000000
000000000000000000000010000000110000101000000010100010
010000000000000000000000000011011010101000000000000000
110000000000000000000000000000110000101000000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000011011111000000000000100000
000000000000000000000000001011101101000000100000100000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100111101101000000000000000000
000000000000000000000000001011011101001000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001011011110000000100010000000
000000000000000000000000001011101101000000000000100110

.logic_tile 12 20
000010000000000000000010100000000000000000000000000000
000001000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001101101000000000000010100000
000000000000000000100000001001011001000100000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011001001000000000000001
000000000000000000000000001001111010000000000000100110
000000000000000000000000000001011011100000000000000000
000000000000000000000000001001101001000000000000100010

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000001110000100000000000000
000000000000100000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000001010000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000100000000000000000000000011000000000010000010000000
000000000000000000000000000011011100010110000000000000
000000000000000000000000000001001101010111010000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100101100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000000000011100000100000100000000
100000000000000000000000000000000000000000000000000000
010000000000000001100110100001100000010110100000000000
110000000000000000000100000101000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000000010
000000000000000000000000000001100000000000000000000000
000000000000000000000000000101000000101001010000000000
000000000000001000000000000011100000000000000100000000
000000000000000001000000000000000000000001001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 18 20
100000000000000001100000011011111000010100110000000000
000000000000000000000010101011101010100100110000000000
001000000000000101100000000111011000010100000000000000
100010000000001111000000000000100000010100000000000000
010000000110000101100000010001111101000110000000100101
010000000000000000000010100101011000001000000001000001
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110101101011101000000010000000000
000000000000000000000110101011011000010000110000000011
000000000000000000000110000001001010000010100001000000
000000000000000000000000000011010000101001010000000000
000000000000000000000000001101000000010110100000000000
000000000000000000000000000001000000111111110001000000

.logic_tile 19 20
100000000000000000000010100011100000010110100000000000
000000000000000000000010100000100000010110100000000000
001000000000000101000000000000001000000011110000000000
100000000000000000000000000000010000000011110000000000
010000000001010111000111000101100000010110100000000000
110000000000100000000100000000000000010110100000000000
000000000000000011100000000000000000010110100000000000
000000000000000101000000001001000000101001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110011000000000010110100000000000
000000000000000000000010000001000000101001010000000000
000000000000000000000000000000011101001100110100000000
000000000000000000000000000101011101110011001000000000
010000000000000000000000000011000000000000000100000000
110000000000000000000000000000000000000001000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000100000000000000000000001001111000100000000
000000000001010000000011110000001111001111000000000000
001000000000000101100000000000001100000000110010000000
100000000000000000100000000000011010000000110000000000
010000000000001001100000000000000000000000000100000000
010000000000000001000000000101000000000010001000000000
000000000000000000000000000000001100000010100000000000
000000000000000000000000000101010000000001010010000010
000000000000000000000000010001101110101100010000000000
000000000000000000000010000000011111101100010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000111100110000011000000100110010000000000
110000000000000000000000000000101010100110010001000000

.logic_tile 2 21
000000000000001000000000000101011000011110000000000000
000000000000000101000010011101101000011000000000000001
001000000000000001100110000000000000000000000000000000
100010000000000000100000000000000000000000000000000000
010000000001011000000010010001100000000000000000000000
010000000000100101000010100000000000000001000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001010101000000000000000
000000000000000000000000000000010000101000000000000000
000000000000000001100000001000000001011001100110000000
000000000000000000000000001001001100100110010000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001001111000100000011
110000000000000000000000000000001001001111000001100010

.logic_tile 3 21
000000000000000000000011101000011000101000000010000100
000000000000000000000100000001000000010100000000000011
001000000000001101000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000001010000000110000000000000000000000000000000
110001000000100000000000000000000000000000000000000000
000000000000000000000000000011011100101101010000000000
000000000000000000000000000000011001101101010000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000011110000000000000000000010000000
000000000000000000000000000001100000101001010010000000
000000000000000000000000001011000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000001000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000000000101001110001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000001100110010101001000001100111100000000
000000000000000000000010000000100000110011000000000100
000000000000001001100000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000001010101100000000101101000001100111100000000
000000000000100000000000000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000101100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 5 21
000000000000000101000111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
001000000000000101100000000111000000010110100100000000
100000000000000000000000000000000000010110100000000000
000000001000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000101101110000001000000000000
000000000000000101000000000001001001000000000010000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001011000010000000000000
000000000000000000000000000101101000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 21
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100101000101
000000000000000000000000000000001101000000000011000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000100000000000010101000000000000001000000000
000000000001000000000011110000000000000000000000001000
001000000000000101000000000101000001000000001000000000
100000000000000000000000000000001000000000000000000000
010000000000000001000000000000001000111100001000000000
010000001110000101000000000000000000111100000000000000
000000000000000001000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000100000
000000000001000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000001100000
010000000000000000000000000000011010000011110000000000
110000000000000000000000000000010000000011110001000000

.ramb_tile 8 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
100000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000110001101100000000110000000000000
000000000000000000000000001001101111101111010000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000000000000000001111010110100110110000001
000000000000000000000000000000111000110100110011100000

.logic_tile 10 21
000000000000000000000000000000000001000000001000000000
000000000000100000000000000000001010000000000000001000
001000000000000000000000000000000001000000001000000000
100000000000000000000000000000001101000000000000000000
110000000000000000000000000000001000001100110100100100
110000000000000000000000001011000000110011000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000001000000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000010011100000000000001000000000
000000000000000000000010010000000000000000000000001000
001000000000000000000000000101100000000000001000000000
100000000000000000000000000000100000000000000000000000
010000000000000000000110000000001000001100111110100101
010000000000000000000000000000001101110011000000000010
000000000000001000000110000101001000001100111110100000
000000000000000001000000000000100000110011000000100010
000000000000000000000000010101101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000000000001100000000000000001001111000110000000
000000000000001111000000000000001100001111000000000110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000011010001100110110000001
010000000000000000000000000011010000110011000000100010

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001111110000000000000000001
000000000000000000000000001011010000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 14 21
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001101110000000000000000
000000000001010000000000000000001010110000000000000000
000000001010000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000001110010111110000000000
000000000000000101000000000011010000101011110011000000
000000000000000000000000000000001100010011000000000000
000000000000000000000000001001001111100011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000110000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000001001100000000001111010111001100000000000
100000000000000101000011111101101010111111010000000000
110000000000000111000000000011001010101001010000000000
110000000000001101100010111001001010100001010000000000
000000000000000001100000000000000000010110100100000000
000000000000000000000000001001000000101001010000000000
000000000000100001100000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000101100000010011100001100000010000000000
000000000000000000000010101001101100000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000001001001010010000000000000000
010000000000000000000000000001101010110000010010000000

.logic_tile 16 21
000000000000000000000110000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000001000000110000000000001000000001000000000
100000000000000001000000000000001001000000000000000000
110000000000000000000110100000001000001100111100000000
110000000000000000000000000000001101110011000000000000
000000000000000111100000000000001000001100111100000000
000000000000000000100000000000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000111101000001100110100000000
000000001100000000000000000000000000110011000000000000
000000000000000000000011100001011001100000000000000000
000000000000000000000100001011111000000000000000000000
010000000000000001100000000000001011001100110100000000
110000000000000000000000000000011001110011000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001001111000010000000
100000000000000000000000000000001110001111000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001110000000000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000101000000000000000000000000001000000000
000000000000000101000000000000001000000000000000001000
000000000010000000000000000000000001000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000000000010100001000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000000000000000101000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000110000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000000000000110010000001000001100111100000000
100000000000000000000010000000001000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 5 22
000000000000000101100000011001001011000010000000000000
000000000000000000000010101111001101000000000000000000
000000000000000101100000001111101101100000000000000000
000000000000000000000000001101001111000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000101111000000010000000000000
000000000000000000000000001101001001000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000000100110110000000000000000000000000000

.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000101001010010101010100100000
000000000000000000000010100000010000010101010000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000010000001011001100000110100000
010000000000000001000010000000001011001100001000000000
000000000000000001000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000110000000000000
110000000000000000000000000101001011001001000001000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000001000000000000111001000001100111100000000
100000000000000001000000000000000000110011000000000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000001000000010100111001000001100111100000000
000000000000001011000010100000100000110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000001111011000000000000000000000
000000000000000000000000000101101111000010000000000000
000000000000000001100110010101011011000010000000000000
000000000000000000000010000111011011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 2 CLK$SB_IO_IN_$glb_clk
.sym 3 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 4 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 5 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 6 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 7 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 8 fft_block.start_calc_$glb_ce
.sym 42 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 49 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 51 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 52 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 53 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 54 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 876 fft_block.fill_regs
.sym 975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 990 fft_block.reg_stage.w_cps_reg[4]
.sym 995 fft_block.w_fft_in[6]
.sym 1008 fft_block.reg_stage.w_cps_reg[8]
.sym 1089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 1090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 1091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 1092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 1093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 1094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 1095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 1096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 1125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 1129 fft_block.reg_stage.w_cms_reg[7]
.sym 1132 fft_block.reg_stage.w_cps_reg[4]
.sym 1138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 1155 fft_block.reg_stage.w_cms_reg[7]
.sym 1166 fft_block.reg_stage.w_c_reg[1]
.sym 1203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 1204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 1205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 1206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 1207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 1208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 1209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 1210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 1317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 1319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 1321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 1322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 1323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 1324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 1349 fft_block.reg_stage.w_cms_reg[0]
.sym 1383 fft_block.reg_stage.w_cms_reg[1]
.sym 1431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 1432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 1433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 1434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 1435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 1436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 1437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 1438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 1486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 1545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 1547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 1548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 1549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 1550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 1551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 1552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 1584 fft_block.reg_stage.w_cps_reg[4]
.sym 1592 fft_block.reg_stage.w_c_reg[1]
.sym 1597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 1604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 1660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 1662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 1663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 1664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 1665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 1742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 1757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 1773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 1778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 1856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 1877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 1887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 1888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 1890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 1891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 1892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 1893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 2000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 2001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 2002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 2003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 2121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 2228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 2229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 2230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 2231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 2232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 2235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 2271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 2283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 2362 fft_block.start_calc
.sym 2386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 2389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 2391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 2403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 2419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 3334 CLK$SB_IO_IN
.sym 3339 CLK$SB_IO_IN
.sym 3705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 3706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 3707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 3710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 3727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 3779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 3781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 3808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 3847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 3887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 3888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[3]
.sym 3889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 3890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 3891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 3892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 3893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 3894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 3900 $PACKER_VCC_NET
.sym 3902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 3928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 3935 fft_block.reg_stage.w_cps_reg[17]
.sym 3940 fft_block.start_calc
.sym 3943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 3946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 3948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 3949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 3952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 3959 fft_block.reg_stage.w_c_reg[10]
.sym 3962 $PACKER_VCC_NET
.sym 3963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 3966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 3967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 3968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 3970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 3978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 3979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 3981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 3987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 3992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 3994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 4007 $PACKER_VCC_NET
.sym 4008 $nextpnr_ICESTORM_LC_19$O
.sym 4011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4014 $nextpnr_ICESTORM_LC_20$I3
.sym 4016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4020 $nextpnr_ICESTORM_LC_20$COUT
.sym 4023 $PACKER_VCC_NET
.sym 4024 $nextpnr_ICESTORM_LC_20$I3
.sym 4026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 4028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 4039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 4042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 4048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 4051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 4054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 4055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 4056 CLK$SB_IO_IN_$glb_clk
.sym 4058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 4060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 4061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 4062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 4063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 4064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 4065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 4080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 4082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 4083 fft_block.reg_stage.w_cps_reg[16]
.sym 4085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 4087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 4088 fft_block.start_calc
.sym 4089 fft_block.reg_stage.w_cps_reg[9]
.sym 4090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 4091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 4096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 4111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 4112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 4117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 4118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 4122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 4124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4125 fft_block.reg_stage.w_cps_reg[9]
.sym 4128 fft_block.reg_stage.w_c_reg[10]
.sym 4130 fft_block.start_calc
.sym 4138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 4140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 4146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 4150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 4151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 4153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 4163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 4164 fft_block.start_calc
.sym 4165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 4174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 4175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 4180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4181 fft_block.reg_stage.w_c_reg[10]
.sym 4183 fft_block.reg_stage.w_cps_reg[9]
.sym 4188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 4190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 4191 CLK$SB_IO_IN_$glb_clk
.sym 4192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 4195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 4196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 4197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 4198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 4199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 4200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 4203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 4205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 4209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 4217 fft_block.reg_stage.w_cps_reg[13]
.sym 4219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 4228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 4235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 4247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 4248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 4250 fft_block.reg_stage.w_c_reg[10]
.sym 4251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 4257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 4258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 4259 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 4268 fft_block.reg_stage.w_cps_reg[13]
.sym 4272 fft_block.start_calc
.sym 4274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 4281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 4282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 4286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 4287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 4291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 4292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 4293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 4294 fft_block.start_calc
.sym 4297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 4298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 4304 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4315 fft_block.reg_stage.w_cps_reg[13]
.sym 4317 fft_block.reg_stage.w_c_reg[10]
.sym 4318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 4324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 4325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 4326 CLK$SB_IO_IN_$glb_clk
.sym 4327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 4328 fft_block.reg_stage.w_cps_reg[16]
.sym 4329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 4330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 4331 fft_block.reg_stage.w_cps_reg[9]
.sym 4332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 4333 fft_block.reg_stage.w_cms_reg[16]
.sym 4334 fft_block.reg_stage.w_cps_reg[13]
.sym 4335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 4338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 4342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 4350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4354 fft_block.reg_stage.w_cps_reg[17]
.sym 4357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 4385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 4389 fft_block.reg_stage.w_c_reg[10]
.sym 4390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 4393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 4396 fft_block.start_calc
.sym 4398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 4399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 4400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 4402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 4403 fft_block.reg_stage.w_cps_reg[13]
.sym 4408 fft_block.reg_stage.w_cps_reg[9]
.sym 4410 fft_block.reg_stage.w_cms_reg[16]
.sym 4411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 4412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 4420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 4422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 4423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 4432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4434 fft_block.reg_stage.w_c_reg[10]
.sym 4435 fft_block.reg_stage.w_cps_reg[9]
.sym 4438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 4439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 4440 fft_block.start_calc
.sym 4441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 4444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 4445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4447 fft_block.reg_stage.w_cms_reg[16]
.sym 4450 fft_block.reg_stage.w_cps_reg[13]
.sym 4451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4453 fft_block.reg_stage.w_c_reg[10]
.sym 4456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 4457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 4459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 4460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 4461 CLK$SB_IO_IN_$glb_clk
.sym 4465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 4467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 4468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 4470 fft_block.reg_stage.w_cps_reg[17]
.sym 4478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 4481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 4482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 4485 fft_block.reg_stage.w_c_reg[10]
.sym 4486 $PACKER_VCC_NET
.sym 4493 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 4498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 4507 $PACKER_VCC_NET
.sym 4520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 4527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 4530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 4537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 4541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 4586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 4587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 4588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 4618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 4621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 4622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4623 fft_block.reg_stage.w_cps_in[8]
.sym 4629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 4737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[4]
.sym 4757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 4764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 4798 $PACKER_VCC_NET
.sym 4800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4818 $nextpnr_ICESTORM_LC_10$O
.sym 4820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4824 $nextpnr_ICESTORM_LC_11$I3
.sym 4826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4830 $nextpnr_ICESTORM_LC_11$COUT
.sym 4832 $PACKER_VCC_NET
.sym 4834 $nextpnr_ICESTORM_LC_11$I3
.sym 4836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 4839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 4869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 4871 fft_block.reg_stage.c_map.stage_data[0]
.sym 4873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 4874 fft_block.reg_stage.w_cps_reg[7]
.sym 4875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 4884 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 4898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 4899 $PACKER_VCC_NET
.sym 4903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 4910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 4914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 4915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 4921 fft_block.reg_stage.w_cms_reg[7]
.sym 4923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 4925 fft_block.reg_stage.w_cps_reg[8]
.sym 4928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 4929 fft_block.reg_stage.w_cps_reg[4]
.sym 4930 $PACKER_VCC_NET
.sym 4931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 4933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[4]
.sym 4935 fft_block.reg_stage.w_c_reg[1]
.sym 4936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 4937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 4938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 4939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 4943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 4944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 4948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 4949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4954 fft_block.reg_stage.w_cps_reg[8]
.sym 4955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 4956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 4957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 4966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 4967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 4968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 4969 fft_block.reg_stage.w_c_reg[1]
.sym 4972 fft_block.reg_stage.w_cps_reg[4]
.sym 4973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 4974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 4975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 4984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 4985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 4986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[4]
.sym 4987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 4991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 4992 fft_block.reg_stage.w_cms_reg[7]
.sym 4993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 4999 $PACKER_VCC_NET
.sym 5003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 5004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 5005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 5008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 5009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 5010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5016 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 5023 fft_block.reg_stage.w_c_reg[1]
.sym 5025 fft_block.reg_stage.w_cms_reg[7]
.sym 5030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[4]
.sym 5033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 5039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 5040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 5041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 5046 fft_block.reg_stage.w_c_reg[1]
.sym 5047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5057 fft_block.reg_stage.w_cms_reg[7]
.sym 5058 fft_block.reg_stage.w_c_reg[1]
.sym 5060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 5061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 5064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 5065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 5067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 5070 fft_block.reg_stage.w_cps_reg[7]
.sym 5071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 5072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 5073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5078 fft_block.reg_stage.w_cps_reg[4]
.sym 5082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 5083 $PACKER_VCC_NET
.sym 5085 fft_block.reg_stage.w_cms_reg[7]
.sym 5086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5089 fft_block.reg_stage.w_c_reg[1]
.sym 5090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5091 fft_block.reg_stage.w_cms_reg[7]
.sym 5092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 5096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 5097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 5098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 5101 $PACKER_VCC_NET
.sym 5102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 5113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 5114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5115 fft_block.reg_stage.w_cps_reg[4]
.sym 5116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 5119 fft_block.reg_stage.w_cms_reg[7]
.sym 5120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 5121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5125 $PACKER_VCC_NET
.sym 5127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 5131 fft_block.reg_stage.w_cps_reg[7]
.sym 5133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5134 fft_block.reg_stage.w_c_reg[1]
.sym 5140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[2]
.sym 5141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 5143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 5144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 5145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 5153 fft_block.fill_regs_SB_LUT4_I2_O
.sym 5165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 5166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5170 fft_block.reg_stage.w_cps_reg[8]
.sym 5171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 5173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 5193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 5194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 5195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 5199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 5201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 5202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 5203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 5204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 5205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 5208 fft_block.reg_stage.w_cps_reg[8]
.sym 5209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 5213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[4]
.sym 5217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 5218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 5225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 5231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 5232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 5233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 5236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 5237 fft_block.reg_stage.w_cps_reg[8]
.sym 5238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 5239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 5242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 5244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 5245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 5251 fft_block.reg_stage.w_cps_reg[8]
.sym 5254 fft_block.reg_stage.w_cps_reg[8]
.sym 5255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 5260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 5261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 5262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 5263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[4]
.sym 5266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 5267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 5268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 5270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 5271 CLK$SB_IO_IN_$glb_clk
.sym 5273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 5274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 5276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 5277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 5278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 5280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 5298 fft_block.reg_stage.w_cms_reg[0]
.sym 5300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 5302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5308 fft_block.reg_stage.w_cms_reg[1]
.sym 5327 fft_block.reg_stage.w_cms_reg[1]
.sym 5328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 5330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 5331 fft_block.reg_stage.w_cms_reg[0]
.sym 5332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 5335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 5337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 5338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 5339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 5340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 5345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 5346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 5347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 5349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 5350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 5353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 5359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5360 fft_block.reg_stage.w_cms_reg[1]
.sym 5362 fft_block.reg_stage.w_cms_reg[0]
.sym 5365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 5368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 5371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 5372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 5373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 5374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 5377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 5378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 5379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 5380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 5383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 5384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 5385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 5386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 5390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5396 fft_block.reg_stage.w_cms_reg[1]
.sym 5397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5398 fft_block.reg_stage.w_cms_reg[0]
.sym 5401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 5402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 5403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 5404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 5408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 5411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 5412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 5413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 5414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 5415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 5434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 5435 $PACKER_VCC_NET
.sym 5448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 5461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 5465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 5466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 5467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 5469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 5471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 5473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 5482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 5490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 5491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 5494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 5495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 5496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 5497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 5506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 5521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 5524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 5526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 5527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 5530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 5537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 5538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 5540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 5541 CLK$SB_IO_IN_$glb_clk
.sym 5543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 5544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 5545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 5546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 5547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 5548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 5549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 5550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 5561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 5572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 5576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 5578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5586 fft_block.reg_stage.w_c_reg[1]
.sym 5589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 5602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 5603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 5607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 5608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 5614 fft_block.reg_stage.w_cps_reg[4]
.sym 5615 fft_block.reg_stage.w_c_reg[1]
.sym 5616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 5622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 5624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 5626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 5630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 5632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 5635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 5637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 5643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 5647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 5649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 5650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5653 fft_block.reg_stage.w_cps_reg[4]
.sym 5655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5656 fft_block.reg_stage.w_c_reg[1]
.sym 5659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 5666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 5667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5673 fft_block.reg_stage.w_c_reg[1]
.sym 5674 fft_block.reg_stage.w_cps_reg[4]
.sym 5675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 5676 CLK$SB_IO_IN_$glb_clk
.sym 5678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 5679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 5680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 5681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 5682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 5702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 5732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 5734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 5738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 5739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 5740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5741 $PACKER_VCC_NET
.sym 5746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 5748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 5749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 5753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 5765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5767 $PACKER_VCC_NET
.sym 5776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 5777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 5778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 5782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 5788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 5789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 5791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 5794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 5795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 5797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 5803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 5806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 5807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 5809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 5813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 5814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 5815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 5820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 5844 fft_block.reg_stage.w_cms_reg[1]
.sym 5846 fft_block.reg_stage.w_cms_reg[0]
.sym 5871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 5872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 5873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 5876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 5877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 5880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 5884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 5886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 5888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 5897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5898 $nextpnr_ICESTORM_LC_50$O
.sym 5901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 5906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 5923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 5924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 5925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 5926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 5929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 5931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 5932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 5935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 5936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 5938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 5946 CLK$SB_IO_IN_$glb_clk
.sym 5949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 5953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 5954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 6004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 6007 fft_block.reg_stage.w_c_reg[1]
.sym 6015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 6072 fft_block.reg_stage.w_c_reg[1]
.sym 6073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 6084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 6085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 6087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 6089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 6099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 6100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 6121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 6128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 6137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 6138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 6140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 6141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 6145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 6147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 6150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 6154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 6158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 6178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 6181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 6194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 6195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 6199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 6200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 6202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 6207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 6208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 6215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 6216 CLK$SB_IO_IN_$glb_clk
.sym 6218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 6219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 6221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 6222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 6225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 6245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 6248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 6253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 6274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 6276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 6279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 6283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 6286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 6306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 6310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 6311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 6317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 6318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 6322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 6323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 6325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 6350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 6351 CLK$SB_IO_IN_$glb_clk
.sym 6355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 6356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 6358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 6360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 6370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 6379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 6424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 6482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 6485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 6486 CLK$SB_IO_IN_$glb_clk
.sym 6488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 6490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 6492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 6493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 6506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 6543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 6546 fft_block.start_calc
.sym 6549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 6559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 6568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 6570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 6572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 6576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 6582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 6592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6599 fft_block.start_calc
.sym 6600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 6601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 6617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 6621 CLK$SB_IO_IN_$glb_clk
.sym 6622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 6639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 6641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 6643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 8223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 8225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 8226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 8227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 8228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 8251 $PACKER_VCC_NET
.sym 8265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 8266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 8267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 8272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 8273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 8277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 8279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 8281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 8285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 8287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8293 fft_block.reg_stage.w_cps_reg[17]
.sym 8308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 8310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 8314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 8320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 8321 fft_block.reg_stage.w_cps_reg[17]
.sym 8322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 8323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 8339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 8340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 8341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 8342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 8343 CLK$SB_IO_IN_$glb_clk
.sym 8349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 8350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 8351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 8354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 8355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 8356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 8363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 8365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 8366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 8369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 8372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 8389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 8395 fft_block.reg_stage.w_cps_reg[17]
.sym 8402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 8405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 8406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 8408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 8427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[3]
.sym 8428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 8431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 8439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 8440 fft_block.reg_stage.w_cps_reg[13]
.sym 8441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 8446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 8447 fft_block.reg_stage.w_c_reg[10]
.sym 8448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 8449 $PACKER_VCC_NET
.sym 8450 fft_block.reg_stage.w_cps_reg[17]
.sym 8453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 8459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 8460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 8465 $PACKER_VCC_NET
.sym 8468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 8472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 8473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 8474 fft_block.reg_stage.w_cps_reg[13]
.sym 8477 fft_block.reg_stage.w_c_reg[10]
.sym 8478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 8479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 8480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 8483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 8484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[3]
.sym 8485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 8486 fft_block.reg_stage.w_cps_reg[13]
.sym 8489 fft_block.reg_stage.w_cps_reg[17]
.sym 8491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 8495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 8496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 8498 fft_block.reg_stage.w_c_reg[10]
.sym 8502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 8509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 8510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 8512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 8513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 8514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 8515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 8525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 8528 fft_block.reg_stage.w_cps_reg[13]
.sym 8530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8533 fft_block.reg_stage.w_c_reg[10]
.sym 8534 fft_block.reg_stage.w_cps_in[7]
.sym 8536 fft_block.reg_stage.w_cps_in[0]
.sym 8539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 8541 $PACKER_VCC_NET
.sym 8543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 8549 fft_block.reg_stage.w_c_reg[10]
.sym 8554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 8556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 8557 fft_block.reg_stage.w_c_reg[10]
.sym 8559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 8560 fft_block.reg_stage.w_cps_reg[17]
.sym 8561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 8563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 8564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 8565 fft_block.reg_stage.w_cps_reg[16]
.sym 8569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 8572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 8577 fft_block.reg_stage.w_cps_reg[13]
.sym 8578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8582 fft_block.reg_stage.w_cps_reg[16]
.sym 8583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8585 fft_block.reg_stage.w_c_reg[10]
.sym 8588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8589 fft_block.reg_stage.w_c_reg[10]
.sym 8590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 8591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 8594 fft_block.reg_stage.w_cps_reg[17]
.sym 8595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 8596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 8603 fft_block.reg_stage.w_cps_reg[17]
.sym 8606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 8608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 8619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8624 fft_block.reg_stage.w_cps_reg[13]
.sym 8625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 8626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 8627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 8631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 8632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 8633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 8635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 8636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 8637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 8646 fft_block.start_calc
.sym 8648 fft_block.reg_stage.w_cps_reg[17]
.sym 8649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 8655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 8662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 8666 fft_block.reg_stage.w_cps_reg[9]
.sym 8677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8678 fft_block.reg_stage.w_cps_reg[13]
.sym 8683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 8684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8685 fft_block.reg_stage.w_cms_reg[16]
.sym 8686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 8688 fft_block.reg_stage.w_c_reg[10]
.sym 8700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 8701 $PACKER_VCC_NET
.sym 8702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 8704 $nextpnr_ICESTORM_LC_34$O
.sym 8706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8710 $nextpnr_ICESTORM_LC_35$I3
.sym 8712 $PACKER_VCC_NET
.sym 8713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8716 $nextpnr_ICESTORM_LC_35$COUT
.sym 8719 $PACKER_VCC_NET
.sym 8720 $nextpnr_ICESTORM_LC_35$I3
.sym 8723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 8724 fft_block.reg_stage.w_cps_reg[13]
.sym 8725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 8726 $nextpnr_ICESTORM_LC_35$COUT
.sym 8729 $PACKER_VCC_NET
.sym 8730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 8736 fft_block.reg_stage.w_c_reg[10]
.sym 8737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 8738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 8742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8743 fft_block.reg_stage.w_cms_reg[16]
.sym 8747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8754 fft_block.reg_stage.w_c_reg[10]
.sym 8755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 8756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 8757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 8758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 8759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[1]
.sym 8760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 8761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 8764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 8766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 8769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 8781 fft_block.reg_stage.w_cps_reg[17]
.sym 8789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 8795 fft_block.reg_stage.w_cps_reg[16]
.sym 8799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 8802 fft_block.reg_stage.w_cps_reg[17]
.sym 8804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8806 fft_block.reg_stage.w_cps_in[7]
.sym 8808 fft_block.reg_stage.w_cps_in[0]
.sym 8811 fft_block.reg_stage.w_c_reg[10]
.sym 8813 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 8815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 8823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8824 fft_block.reg_stage.w_cms_in[7]
.sym 8826 fft_block.reg_stage.w_cps_in[4]
.sym 8830 fft_block.reg_stage.w_cps_in[7]
.sym 8835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8836 fft_block.reg_stage.w_cps_reg[17]
.sym 8837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 8840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8841 fft_block.reg_stage.w_cps_reg[17]
.sym 8842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 8847 fft_block.reg_stage.w_cps_in[0]
.sym 8852 fft_block.reg_stage.w_cps_reg[16]
.sym 8853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8854 fft_block.reg_stage.w_c_reg[10]
.sym 8861 fft_block.reg_stage.w_cms_in[7]
.sym 8864 fft_block.reg_stage.w_cps_in[4]
.sym 8870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 8872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8874 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 8875 CLK$SB_IO_IN_$glb_clk
.sym 8877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 8878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 8879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 8880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 8881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 8882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 8883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 8884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 8888 $PACKER_VCC_NET
.sym 8893 fft_block.start_calc
.sym 8895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 8899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 8902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 8904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8910 fft_block.reg_stage.w_cms_in[7]
.sym 8912 fft_block.reg_stage.w_cps_in[4]
.sym 8919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 8922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 8924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 8927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8936 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 8941 $PACKER_VCC_NET
.sym 8944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 8947 fft_block.reg_stage.w_cps_in[8]
.sym 8950 $nextpnr_ICESTORM_LC_15$O
.sym 8953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_1_I3[3]
.sym 8958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_1_I3[3]
.sym 8975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 8976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 8977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 8978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 8981 $PACKER_VCC_NET
.sym 8982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8994 fft_block.reg_stage.w_cps_in[8]
.sym 8997 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 8998 CLK$SB_IO_IN_$glb_clk
.sym 9002 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 9017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9019 fft_block.reg_stage.w_cms_in[1]
.sym 9021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 9027 fft_block.reg_stage.w_c_in[1]
.sym 9028 fft_block.reg_stage.w_cps_in[0]
.sym 9030 fft_block.reg_stage.w_cps_in[7]
.sym 9035 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 9123 fft_block.reg_stage.w_cps_in[0]
.sym 9124 fft_block.reg_stage.w_cps_in[7]
.sym 9127 fft_block.reg_stage.w_cms_in[7]
.sym 9128 fft_block.reg_stage.w_cps_in[4]
.sym 9129 fft_block.reg_stage.c_map.state[0]
.sym 9130 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 9137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 9141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9147 fft_block.reg_stage.w_cps_reg[4]
.sym 9149 fft_block.reg_stage.w_c_reg[1]
.sym 9151 fft_block.reg_stage.w_cms_reg[7]
.sym 9152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9191 $PACKER_VCC_NET
.sym 9196 $nextpnr_ICESTORM_LC_40$O
.sym 9199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9202 $nextpnr_ICESTORM_LC_41$I3
.sym 9204 $PACKER_VCC_NET
.sym 9205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9208 $nextpnr_ICESTORM_LC_41$COUT
.sym 9211 $PACKER_VCC_NET
.sym 9212 $nextpnr_ICESTORM_LC_41$I3
.sym 9214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 9216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 9246 fft_block.reg_stage.w_cms_reg[7]
.sym 9247 fft_block.reg_stage.w_c_in[1]
.sym 9248 fft_block.reg_stage.w_cps_reg[8]
.sym 9249 fft_block.reg_stage.w_cps_reg[0]
.sym 9250 fft_block.reg_stage.w_cps_reg[7]
.sym 9251 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 9252 fft_block.reg_stage.w_cps_reg[4]
.sym 9253 fft_block.reg_stage.w_c_reg[1]
.sym 9255 fft_block.reg_stage.w_cps_in[4]
.sym 9262 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 9263 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 9264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 9268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[4]
.sym 9281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 9289 fft_block.fill_regs_SB_LUT4_I2_O
.sym 9290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9291 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 9297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9307 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 9310 fft_block.reg_stage.w_c_reg[1]
.sym 9312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9314 fft_block.reg_stage.w_cps_reg[0]
.sym 9315 fft_block.reg_stage.w_cps_reg[7]
.sym 9327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9341 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 9350 fft_block.reg_stage.w_c_reg[1]
.sym 9351 fft_block.reg_stage.w_cps_reg[0]
.sym 9352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9359 fft_block.reg_stage.w_cps_reg[7]
.sym 9362 fft_block.reg_stage.w_cps_reg[7]
.sym 9363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9364 fft_block.reg_stage.w_c_reg[1]
.sym 9366 fft_block.fill_regs_SB_LUT4_I2_O
.sym 9367 CLK$SB_IO_IN_$glb_clk
.sym 9368 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 9371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 9372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 9373 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 9374 fft_block.reg_stage.w_c_map_addr[1]
.sym 9376 fft_block.reg_stage.w_c_map_addr[0]
.sym 9381 fft_block.reg_stage.w_cps_in[8]
.sym 9383 fft_block.fill_regs_SB_LUT4_I2_O
.sym 9389 fft_block.reg_stage.c_map.stage_data[0]
.sym 9392 fft_block.reg_stage.w_cps_reg[8]
.sym 9395 fft_block.reg_stage.w_cps_reg[0]
.sym 9410 fft_block.reg_stage.w_cms_reg[7]
.sym 9412 fft_block.reg_stage.w_cps_reg[8]
.sym 9413 fft_block.reg_stage.w_cps_reg[0]
.sym 9415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 9416 fft_block.reg_stage.w_cps_reg[4]
.sym 9417 fft_block.reg_stage.w_c_reg[1]
.sym 9420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[2]
.sym 9421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 9424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 9428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 9433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 9436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 9437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 9438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[1]
.sym 9440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 9441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9444 fft_block.reg_stage.w_c_reg[1]
.sym 9445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9446 fft_block.reg_stage.w_cps_reg[0]
.sym 9449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 9451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 9452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9455 fft_block.reg_stage.w_cps_reg[8]
.sym 9456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 9458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 9461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 9462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 9463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 9464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9467 fft_block.reg_stage.w_cps_reg[8]
.sym 9468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 9470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[1]
.sym 9473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 9474 fft_block.reg_stage.w_cps_reg[4]
.sym 9475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 9476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 9479 fft_block.reg_stage.w_cms_reg[7]
.sym 9480 fft_block.reg_stage.w_c_reg[1]
.sym 9481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[2]
.sym 9485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[2]
.sym 9486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 9487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[1]
.sym 9488 fft_block.reg_stage.w_cps_reg[4]
.sym 9492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 9494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 9495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 9496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[1]
.sym 9498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 9499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[6]
.sym 9504 fft_block.reg_stage.w_cms_reg[0]
.sym 9507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9510 fft_block.reg_stage.w_cms_reg[1]
.sym 9512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9513 $PACKER_VCC_NET
.sym 9516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 9517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[1]
.sym 9519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 9522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 9533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 9535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 9544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 9547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 9549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 9552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9553 $PACKER_VCC_NET
.sym 9554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 9555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9565 $nextpnr_ICESTORM_LC_6$O
.sym 9567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9571 $nextpnr_ICESTORM_LC_7$I3
.sym 9574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9577 $nextpnr_ICESTORM_LC_7$COUT
.sym 9580 $PACKER_VCC_NET
.sym 9581 $nextpnr_ICESTORM_LC_7$I3
.sym 9584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 9586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9587 $nextpnr_ICESTORM_LC_7$COUT
.sym 9590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 9591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 9592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 9593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 9596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9599 $PACKER_VCC_NET
.sym 9602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 9608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 9613 CLK$SB_IO_IN_$glb_clk
.sym 9615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 9620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 9621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 9639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 9645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 9646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9647 fft_block.reg_stage.w_cps_reg[4]
.sym 9649 fft_block.reg_stage.w_c_reg[1]
.sym 9650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 9656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[2]
.sym 9659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 9660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[1]
.sym 9661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 9662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9667 fft_block.reg_stage.w_cps_reg[0]
.sym 9668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 9669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 9671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 9672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 9675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 9676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 9677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[1]
.sym 9678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9680 fft_block.reg_stage.w_cms_reg[0]
.sym 9683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 9684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 9685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[2]
.sym 9690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 9691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 9692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[1]
.sym 9695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 9696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 9698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 9701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 9703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[1]
.sym 9704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 9707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9709 fft_block.reg_stage.w_cms_reg[0]
.sym 9713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 9715 fft_block.reg_stage.w_cps_reg[0]
.sym 9716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 9720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 9721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 9722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 9725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 9728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 9731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 9736 CLK$SB_IO_IN_$glb_clk
.sym 9737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 9738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 9741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 9742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 9743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 9744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 9758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 9761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 9772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 9780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 9782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 9790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 9798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 9800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 9808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 9810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 9813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 9815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 9827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 9831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 9833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 9836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 9851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 9854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 9856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 9858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 9859 CLK$SB_IO_IN_$glb_clk
.sym 9860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 9861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 9865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 9868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 9876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 9887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 9892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 9894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 9904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 9909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 9913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 9914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 9915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 9916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 9921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 9923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 9924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 9925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 9929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 9930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 9936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 9938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 9948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 9949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 9950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 9953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 9954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 9959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 9965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 9971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 9974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 9977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 9980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 9981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 9982 CLK$SB_IO_IN_$glb_clk
.sym 9985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 9986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 9987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 9988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 9989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 9990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 9991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 10006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10008 fft_block.reg_stage.w_c_reg[1]
.sym 10009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 10011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 10014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 10018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 10026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 10027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 10028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 10030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 10032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 10033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 10034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 10035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 10036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 10038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 10039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 10040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 10051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10054 fft_block.reg_stage.w_cms_reg[0]
.sym 10055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 10059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 10065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 10070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 10072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 10073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 10076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 10077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 10084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 10085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 10088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 10089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 10090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 10091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 10095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 10096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 10101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10103 fft_block.reg_stage.w_cms_reg[0]
.sym 10104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10105 CLK$SB_IO_IN_$glb_clk
.sym 10106 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 10107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 10108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 10109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 10110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 10113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 10114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 10142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 10152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 10153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 10154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 10159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 10163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 10164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[0]
.sym 10166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 10167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 10175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 10181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 10183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 10184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 10188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 10190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 10193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[0]
.sym 10194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 10196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 10205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 10206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 10207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 10211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 10214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[0]
.sym 10217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 10219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 10226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 10227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10228 CLK$SB_IO_IN_$glb_clk
.sym 10229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 10230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[0]
.sym 10231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 10232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[3]
.sym 10233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 10234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[2]
.sym 10236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 10237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[2]
.sym 10240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 10273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 10274 fft_block.reg_stage.w_cms_reg[1]
.sym 10277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 10283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 10296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 10298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 10313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 10334 fft_block.reg_stage.w_cms_reg[1]
.sym 10335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 10337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 10341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 10343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 10350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10351 CLK$SB_IO_IN_$glb_clk
.sym 10352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 10354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 10361 $PACKER_VCC_NET
.sym 10379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 10395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 10396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 10398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 10405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 10408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 10411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 10418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 10423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 10425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 10427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 10429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 10433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 10434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 10439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 10440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 10441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 10442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 10452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 10453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 10460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 10463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 10464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 10465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 10471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 10473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10474 CLK$SB_IO_IN_$glb_clk
.sym 10475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 10477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 10479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 10480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 10481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1[1]
.sym 10482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[2]
.sym 10483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 10489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 10490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 10492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 10502 fft_block.start_calc
.sym 10504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 10520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 10524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 10525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 10526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 10536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 10537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 10546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 10551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 10552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 10556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 10557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 10558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 10563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 10568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 10569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 10574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 10576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 10580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 10582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 10593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 10595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 10596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10597 CLK$SB_IO_IN_$glb_clk
.sym 10598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 10599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 10601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 10602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 10603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 10604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 10605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 10613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 10616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 10626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 10656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 10658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 10661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 10662 fft_block.start_calc
.sym 10664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 10666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 10687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 10691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 10692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 10693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 10703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 10715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 10716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 10717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 10718 fft_block.start_calc
.sym 10719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 10720 CLK$SB_IO_IN_$glb_clk
.sym 10722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 10725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_E
.sym 10727 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 10736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 10742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 10749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 10752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 10763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 10765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 10768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 10770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 10773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 10774 fft_block.start_calc
.sym 10776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 10784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10796 fft_block.start_calc
.sym 10797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 10798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 10799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 10809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 10821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 10823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 10826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 10843 CLK$SB_IO_IN_$glb_clk
.sym 10844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 10864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 12299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 12303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 12305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 12309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 12343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 12344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 12347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 12348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 12351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 12353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 12357 $PACKER_VCC_NET
.sym 12359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 12362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 12365 $PACKER_VCC_NET
.sym 12366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 12367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 12369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12372 $nextpnr_ICESTORM_LC_12$O
.sym 12375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12378 $nextpnr_ICESTORM_LC_13$I3
.sym 12380 $PACKER_VCC_NET
.sym 12381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12384 $nextpnr_ICESTORM_LC_13$COUT
.sym 12386 $PACKER_VCC_NET
.sym 12388 $nextpnr_ICESTORM_LC_13$I3
.sym 12390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 12392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 12398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 12400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 12403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 12404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 12405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 12410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 12411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 12416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 12417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 12418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 12419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 12420 CLK$SB_IO_IN_$glb_clk
.sym 12426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 12428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 12429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 12430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 12431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 12432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 12433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 12468 fft_block.reg_stage.w_cms_reg[11]
.sym 12469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 12470 fft_block.reg_stage.w_cms_reg[10]
.sym 12474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12477 fft_block.reg_stage.w_cms_reg[11]
.sym 12478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 12482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 12491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 12503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 12504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[3]
.sym 12505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 12508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 12509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 12510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 12511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 12512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[3]
.sym 12513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 12516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 12517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 12522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 12524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 12525 fft_block.reg_stage.w_cms_reg[10]
.sym 12526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 12527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 12529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 12531 fft_block.reg_stage.w_cms_reg[11]
.sym 12532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 12534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 12536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 12537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 12538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 12539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 12542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 12543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 12544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 12545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 12548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[3]
.sym 12549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 12550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 12551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 12554 fft_block.reg_stage.w_cms_reg[11]
.sym 12555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 12556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12557 fft_block.reg_stage.w_cms_reg[10]
.sym 12560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 12561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 12562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 12566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 12568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 12573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[3]
.sym 12574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 12578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 12579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 12580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 12581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 12582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 12583 CLK$SB_IO_IN_$glb_clk
.sym 12585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 12586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 12587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 12588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 12589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 12591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 12599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 12602 fft_block.reg_stage.w_cps_reg[9]
.sym 12603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 12607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 12611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 12612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 12614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 12616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 12620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 12626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 12630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 12632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 12634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12635 fft_block.reg_stage.w_cms_reg[11]
.sym 12637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 12638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 12639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 12640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 12642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 12644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 12646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 12648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 12649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 12651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[3]
.sym 12652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 12653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 12659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 12661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 12662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 12666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 12667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 12668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 12671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 12680 fft_block.reg_stage.w_cms_reg[11]
.sym 12683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 12685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 12690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[3]
.sym 12691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 12692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 12695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 12696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 12698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 12701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 12703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 12704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 12706 CLK$SB_IO_IN_$glb_clk
.sym 12710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 12711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 12712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 12713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 12714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 12715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 12720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 12722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 12725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 12738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 12739 fft_block.reg_stage.w_c_reg[15]
.sym 12740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 12742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 12743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 12751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 12753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 12756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 12757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 12759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 12761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 12762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 12763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 12765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 12767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 12768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 12769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 12773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 12776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 12780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 12785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 12788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 12791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 12794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 12795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 12800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 12802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 12803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 12806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 12807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 12808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 12809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 12812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 12813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 12814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 12815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 12826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 12827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 12831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 12832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 12833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 12834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 12835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 12836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 12837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 12838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 12841 fft_block.reg_stage.w_c_reg[1]
.sym 12843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 12854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 12855 fft_block.reg_stage.w_cms_reg[11]
.sym 12857 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 12861 fft_block.reg_stage.w_cms_reg[10]
.sym 12863 fft_block.reg_stage.w_c_reg[10]
.sym 12882 fft_block.reg_stage.w_c_in[1]
.sym 12883 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 12888 fft_block.reg_stage.w_c_reg[10]
.sym 12889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 12890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 12894 fft_block.reg_stage.w_cms_reg[11]
.sym 12895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 12896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12897 fft_block.reg_stage.w_cms_reg[10]
.sym 12898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 12901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 12903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12908 fft_block.reg_stage.w_c_in[1]
.sym 12911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12912 fft_block.reg_stage.w_cms_reg[10]
.sym 12914 fft_block.reg_stage.w_cms_reg[11]
.sym 12917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 12918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12919 fft_block.reg_stage.w_cms_reg[11]
.sym 12920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12924 fft_block.reg_stage.w_cms_reg[11]
.sym 12926 fft_block.reg_stage.w_cms_reg[10]
.sym 12929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 12932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 12936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12938 fft_block.reg_stage.w_c_reg[10]
.sym 12942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 12944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 12947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 12948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 12949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12951 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 12952 CLK$SB_IO_IN_$glb_clk
.sym 12954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12955 fft_block.reg_stage.w_cms_reg[10]
.sym 12956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12957 fft_block.reg_stage.w_c_reg[15]
.sym 12958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[3]
.sym 12959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12960 fft_block.reg_stage.w_cms_reg[11]
.sym 12961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[1]
.sym 12970 fft_block.reg_stage.w_c_in[1]
.sym 12971 $PACKER_VCC_NET
.sym 12972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 12975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 12978 fft_block.reg_stage.w_cps_in[0]
.sym 12979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12986 fft_block.reg_stage.w_cms_in[7]
.sym 12988 fft_block.reg_stage.w_cps_in[4]
.sym 12995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 12997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 12999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 13000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 13001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 13002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 13004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 13005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 13006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 13008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 13009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 13011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 13012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 13016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 13019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 13021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 13024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 13028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 13029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 13030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 13034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 13035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 13040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 13046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 13047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 13048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 13052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 13054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 13058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 13059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 13060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 13061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 13064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 13066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 13067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 13071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 13072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 13073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 13074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 13075 CLK$SB_IO_IN_$glb_clk
.sym 13084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 13108 fft_block.reg_stage.w_cps_in[7]
.sym 13112 fft_block.reg_stage.w_cms_in[0]
.sym 13139 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 13166 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 13202 fft_block.reg_stage.w_c_in[0]
.sym 13204 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 13205 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 13206 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 13207 fft_block.reg_stage.w_we_c_map
.sym 13227 fft_block.reg_stage.w_c_reg[1]
.sym 13228 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 13229 fft_block.reg_stage.w_cms_reg[7]
.sym 13232 fft_block.reg_stage.w_cps_in[0]
.sym 13234 fft_block.reg_stage.w_c_map_addr[1]
.sym 13255 fft_block.reg_stage.c_map.state[0]
.sym 13259 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 13260 fft_block.reg_stage.c_map.stage_data[0]
.sym 13264 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 13269 fft_block.reg_stage.w_cps_in[8]
.sym 13275 fft_block.reg_stage.c_map.stage_data[0]
.sym 13280 fft_block.reg_stage.c_map.stage_data[0]
.sym 13282 fft_block.reg_stage.w_cps_in[8]
.sym 13299 fft_block.reg_stage.c_map.stage_data[0]
.sym 13301 fft_block.reg_stage.w_cps_in[8]
.sym 13304 fft_block.reg_stage.w_cps_in[8]
.sym 13306 fft_block.reg_stage.c_map.stage_data[0]
.sym 13313 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 13316 fft_block.reg_stage.c_map.state[0]
.sym 13320 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 13321 CLK$SB_IO_IN_$glb_clk
.sym 13323 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 13324 fft_block.fill_regs_SB_LUT4_I2_O
.sym 13325 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 13326 fft_block.reg_stage.w_c_in[7]
.sym 13327 fft_block.reg_stage.w_cps_in[8]
.sym 13328 fft_block.reg_stage.w_cms_in[0]
.sym 13329 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 13330 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 13331 fft_block.reg_stage.w_cms_in[7]
.sym 13336 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 13346 fft_block.reg_stage.w_c_in[0]
.sym 13347 fft_block.reg_stage.w_c_in[0]
.sym 13350 fft_block.reg_stage.w_c_map_addr[0]
.sym 13353 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 13364 fft_block.reg_stage.w_cps_in[0]
.sym 13366 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 13368 fft_block.reg_stage.w_cms_in[7]
.sym 13373 fft_block.reg_stage.w_cps_in[7]
.sym 13375 fft_block.reg_stage.c_map.stage_data[0]
.sym 13377 fft_block.reg_stage.w_cps_in[4]
.sym 13379 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 13389 fft_block.reg_stage.w_c_in[1]
.sym 13392 fft_block.reg_stage.w_cps_in[8]
.sym 13397 fft_block.reg_stage.w_cms_in[7]
.sym 13404 fft_block.reg_stage.c_map.stage_data[0]
.sym 13405 fft_block.reg_stage.w_cps_in[8]
.sym 13410 fft_block.reg_stage.w_cps_in[8]
.sym 13416 fft_block.reg_stage.w_cps_in[0]
.sym 13421 fft_block.reg_stage.w_cps_in[7]
.sym 13430 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 13433 fft_block.reg_stage.w_cps_in[4]
.sym 13440 fft_block.reg_stage.w_c_in[1]
.sym 13443 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 13444 CLK$SB_IO_IN_$glb_clk
.sym 13447 fft_block.reg_stage.w_c_reg[7]
.sym 13450 fft_block.reg_stage.w_cms_reg[0]
.sym 13451 fft_block.reg_stage.w_c_reg[0]
.sym 13452 fft_block.reg_stage.w_cms_reg[1]
.sym 13453 fft_block.reg_stage.w_c_reg[3]
.sym 13455 fft_block.reg_stage.w_cms_in[0]
.sym 13457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 13459 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 13460 fft_block.stage[1]
.sym 13461 fft_block.reg_stage.w_c_in[7]
.sym 13462 fft_block.reg_stage.w_c_in[1]
.sym 13463 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 13465 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 13471 fft_block.reg_stage.w_cms_reg[0]
.sym 13475 fft_block.reg_stage.w_cms_reg[1]
.sym 13478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 13481 fft_block.reg_stage.w_c_reg[7]
.sym 13492 fft_block.reg_stage.w_c_map_addr[1]
.sym 13493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13494 fft_block.reg_stage.w_c_reg[1]
.sym 13495 fft_block.reg_stage.w_cms_reg[7]
.sym 13497 $PACKER_VCC_NET
.sym 13499 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 13500 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 13502 fft_block.reg_stage.w_c_map_addr[0]
.sym 13514 fft_block.fill_regs_SB_LUT4_I2_O
.sym 13518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13519 $nextpnr_ICESTORM_LC_23$O
.sym 13522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13525 $nextpnr_ICESTORM_LC_24$I3
.sym 13527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13528 $PACKER_VCC_NET
.sym 13531 $nextpnr_ICESTORM_LC_24$COUT
.sym 13533 $PACKER_VCC_NET
.sym 13535 $nextpnr_ICESTORM_LC_24$I3
.sym 13538 fft_block.reg_stage.w_cms_reg[7]
.sym 13539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13540 fft_block.reg_stage.w_c_reg[1]
.sym 13541 $nextpnr_ICESTORM_LC_24$COUT
.sym 13544 fft_block.reg_stage.w_c_map_addr[0]
.sym 13550 fft_block.reg_stage.w_c_map_addr[1]
.sym 13553 fft_block.reg_stage.w_c_map_addr[0]
.sym 13564 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 13566 fft_block.fill_regs_SB_LUT4_I2_O
.sym 13567 CLK$SB_IO_IN_$glb_clk
.sym 13568 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 13570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[6]
.sym 13572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[2]
.sym 13573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[1]
.sym 13586 fft_block.reg_stage.w_c_in[3]
.sym 13589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13597 fft_block.reg_stage.w_cms_reg[0]
.sym 13600 fft_block.stage[0]
.sym 13610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 13623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 13628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 13631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 13635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 13636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 13643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 13644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 13646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 13663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 13668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 13686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 13689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13690 CLK$SB_IO_IN_$glb_clk
.sym 13699 w_fft_out[9]
.sym 13706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 13712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 13721 fft_block.reg_stage.w_c_reg[0]
.sym 13733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 13744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 13745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 13746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 13761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 13767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 13768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 13796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 13797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 13798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 13799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 13802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 13803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 13804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 13805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 13812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 13813 CLK$SB_IO_IN_$glb_clk
.sym 13814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 13815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]
.sym 13817 w_fft_out[0]
.sym 13819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 13821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 13822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 13824 fft_block.w_fft_in[10]
.sym 13830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 13832 w_fft_out[9]
.sym 13841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 13842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 13843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 13845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 13846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 13848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]
.sym 13858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 13860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 13864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13869 fft_block.reg_stage.w_cms_reg[0]
.sym 13870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 13872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 13889 fft_block.reg_stage.w_cms_reg[0]
.sym 13890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 13891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 13892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 13908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 13909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 13925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 13935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13936 CLK$SB_IO_IN_$glb_clk
.sym 13938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 13940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 13942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 13945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[2]
.sym 13950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13953 fft_block.reg_stage.w_input_regs[65]
.sym 13956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 13957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 13962 fft_block.reg_stage.w_c_reg[7]
.sym 13968 fft_block.reg_stage.w_input_regs[6]
.sym 13970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 13971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 13973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 13980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 13981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 13984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 13987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 14001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 14003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 14007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 14008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[0]
.sym 14012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 14013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 14030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 14031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 14037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 14038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[0]
.sym 14039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 14044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 14058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14059 CLK$SB_IO_IN_$glb_clk
.sym 14061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 14064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 14065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 14066 fft_block.reg_stage.w_input_regs[72]
.sym 14067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 14068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 14078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 14086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 14087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 14089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 14090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 14094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[0]
.sym 14095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[2]
.sym 14096 fft_block.stage[0]
.sym 14118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[7]
.sym 14120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 14121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 14122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 14123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 14124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[5]
.sym 14127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 14134 $nextpnr_ICESTORM_LC_56$O
.sym 14137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 14140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 14142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 14144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 14146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 14149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 14150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 14152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 14155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 14156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 14158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 14161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 14164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 14166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[5]
.sym 14168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 14170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 14172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 14174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 14176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 14178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[7]
.sym 14180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 14184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[7]
.sym 14185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 14188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 14190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[5]
.sym 14191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14207 fft_block.w_fft_in[8]
.sym 14208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 14210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 14215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 14216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 14220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 14226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 14232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 14233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 14236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 14237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 14239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14240 fft_block.reg_stage.w_input_regs[6]
.sym 14241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[1]
.sym 14247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[7]
.sym 14250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 14253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[0]
.sym 14259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[7]
.sym 14261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 14264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[0]
.sym 14266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 14270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[1]
.sym 14271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 14272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 14277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[1]
.sym 14278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 14279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 14283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 14284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 14285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14289 fft_block.reg_stage.w_input_regs[6]
.sym 14290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 14291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 14296 fft_block.reg_stage.w_input_regs[6]
.sym 14300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 14301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 14302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[1]
.sym 14309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[0]
.sym 14311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[0]
.sym 14312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 14313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 14315 fft_block.reg_stage.w_input_regs[14]
.sym 14324 fft_block.reg_stage.w_input_regs[13]
.sym 14333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 14334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 14335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 14336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]
.sym 14337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 14348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 14352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[2]
.sym 14354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[5]
.sym 14355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 14357 fft_block.reg_stage.w_c_reg[1]
.sym 14359 fft_block.reg_stage.w_input_regs[7]
.sym 14360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 14362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 14367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 14371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[2]
.sym 14375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 14381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 14383 fft_block.reg_stage.w_input_regs[7]
.sym 14384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[2]
.sym 14390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 14393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 14394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14395 fft_block.reg_stage.w_c_reg[1]
.sym 14396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[2]
.sym 14401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 14405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14407 fft_block.reg_stage.w_c_reg[1]
.sym 14408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 14417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 14418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 14419 fft_block.reg_stage.w_input_regs[7]
.sym 14423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[5]
.sym 14425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14426 fft_block.reg_stage.w_c_reg[1]
.sym 14427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 14428 CLK$SB_IO_IN_$glb_clk
.sym 14431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[1]
.sym 14432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 14433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 14434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[2]
.sym 14435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[4]
.sym 14446 fft_block.reg_stage.w_input_regs[5]
.sym 14447 fft_block.reg_stage.w_input_regs[7]
.sym 14448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14450 w_fft_out[12]
.sym 14454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[0]
.sym 14459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 14462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 14464 fft_block.reg_stage.w_input_regs[4]
.sym 14472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 14473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 14475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 14481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 14482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 14489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 14511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 14512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 14513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 14542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 14550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14551 CLK$SB_IO_IN_$glb_clk
.sym 14553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 14555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 14558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 14559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 14577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 14580 fft_block.stage[0]
.sym 14586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 14599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1[1]
.sym 14602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 14604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 14605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 14612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 14619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 14620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 14621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 14622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 14625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 14626 $nextpnr_ICESTORM_LC_58$O
.sym 14628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 14632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 14638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 14642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 14648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 14654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 14658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 14659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 14660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 14663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 14664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 14669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 14670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 14671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1[1]
.sym 14672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 14673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 14674 CLK$SB_IO_IN_$glb_clk
.sym 14675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 14678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 14691 fft_block.state_SB_DFFESR_Q_R
.sym 14697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 14700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 14701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 14717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 14719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 14721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 14724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 14728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 14731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[2]
.sym 14735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 14739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 14743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 14747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 14750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 14751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[2]
.sym 14752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 14762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 14765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 14774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 14775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 14781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 14786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 14788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 14792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 14794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 14797 CLK$SB_IO_IN_$glb_clk
.sym 14800 count[1]
.sym 14801 count[2]
.sym 14802 count[3]
.sym 14803 count[4]
.sym 14804 count[5]
.sym 14805 count[6]
.sym 14806 count[7]
.sym 14808 PIN_21$SB_IO_OUT
.sym 14828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 14831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 14843 fft_block.start_calc
.sym 14844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 14845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 14851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_E
.sym 14856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 14858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 14862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 14873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 14876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 14892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 14893 fft_block.start_calc
.sym 14894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 14906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 14909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 14910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 14919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_E
.sym 14920 CLK$SB_IO_IN_$glb_clk
.sym 14922 count[8]
.sym 14923 count[9]
.sym 14924 count[10]
.sym 14925 count[11]
.sym 14926 count[12]
.sym 14927 count[13]
.sym 14928 count[14]
.sym 14929 count[15]
.sym 14936 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 14939 fft_block.start_calc
.sym 14946 count[2]
.sym 15045 count[16]
.sym 15046 count[17]
.sym 15047 count[18]
.sym 15048 count[19]
.sym 15049 count[20]
.sym 15050 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 15051 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 16375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 16376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 16377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 16378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 16379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 16380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 16381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 16388 fft_block.reg_stage.w_cms_reg[10]
.sym 16419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 16434 $PACKER_VCC_NET
.sym 16439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 16442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16458 $PACKER_VCC_NET
.sym 16459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16480 $PACKER_VCC_NET
.sym 16481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 16495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 16503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 16505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 16509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 16516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 16523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 16538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 16546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16547 fft_block.reg_stage.w_cms_reg[11]
.sym 16556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 16563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 16565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[0]
.sym 16566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 16567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 16574 $PACKER_VCC_NET
.sym 16581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 16582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 16583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 16584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 16586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 16587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 16588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 16590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 16594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 16597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 16598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 16602 fft_block.reg_stage.w_cms_reg[11]
.sym 16604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16606 fft_block.reg_stage.w_cms_reg[10]
.sym 16607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 16611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 16613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 16620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 16622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 16626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16627 fft_block.reg_stage.w_cms_reg[11]
.sym 16628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 16638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 16639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 16640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 16643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 16644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 16649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 16650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 16651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 16652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 16655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 16656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16657 fft_block.reg_stage.w_cms_reg[10]
.sym 16658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 16659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 16660 CLK$SB_IO_IN_$glb_clk
.sym 16664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 16665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 16666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 16667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 16668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 16669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 16671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 16672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 16677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 16678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 16683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 16684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 16686 $PACKER_VCC_NET
.sym 16688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 16690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 16703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 16709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 16711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 16715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 16717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 16721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 16722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 16725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 16728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 16733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 16736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 16738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 16744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 16745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 16748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 16750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 16755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 16761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 16763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 16773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 16775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 16780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 16785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 16786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 16787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 16788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 16789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 16790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 16791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 16806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 16808 fft_block.reg_stage.w_c_reg[10]
.sym 16810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 16811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 16815 fft_block.reg_stage.w_input_regs[31]
.sym 16816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 16818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 16820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 16831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 16833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 16837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 16839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 16842 fft_block.reg_stage.w_c_reg[10]
.sym 16844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 16846 $PACKER_VCC_NET
.sym 16847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16848 fft_block.reg_stage.w_c_reg[15]
.sym 16849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 16853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 16854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 16856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 16857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16858 $nextpnr_ICESTORM_LC_31$O
.sym 16861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16864 $nextpnr_ICESTORM_LC_32$I3
.sym 16867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16870 $nextpnr_ICESTORM_LC_32$COUT
.sym 16873 $PACKER_VCC_NET
.sym 16874 $nextpnr_ICESTORM_LC_32$I3
.sym 16877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 16878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 16879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 16880 $nextpnr_ICESTORM_LC_32$COUT
.sym 16883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16885 fft_block.reg_stage.w_c_reg[10]
.sym 16886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 16889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 16890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 16895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 16896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 16898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16902 fft_block.reg_stage.w_c_reg[15]
.sym 16903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 16904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 16906 CLK$SB_IO_IN_$glb_clk
.sym 16908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[0]
.sym 16909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 16910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 16911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 16913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 16914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 16915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 16921 fft_block.reg_stage.w_cps_in[0]
.sym 16926 fft_block.reg_stage.w_cps_in[4]
.sym 16930 fft_block.reg_stage.w_input_regs[23]
.sym 16931 fft_block.reg_stage.w_cms_in[7]
.sym 16933 fft_block.reg_stage.w_cms_reg[11]
.sym 16935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 16939 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 16940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16941 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 16942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 16950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 16954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 16955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 16958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 16959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 16964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 16966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 16969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 16970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 16971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 16972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 16975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 16978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 16980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 16982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 16983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 16985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 16989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 16991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 16994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 16995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 17000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 17001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 17002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 17003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 17006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 17007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 17008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 17009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 17012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 17015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 17028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 17029 CLK$SB_IO_IN_$glb_clk
.sym 17032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 17033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 17035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 17036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 17037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 17038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 17051 fft_block.reg_stage.w_cps_in[7]
.sym 17053 fft_block.reg_stage.w_input_regs[18]
.sym 17055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[0]
.sym 17058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 17063 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 17064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 17066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 17072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 17075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 17077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 17080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 17088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 17090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 17091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 17093 fft_block.reg_stage.w_cms_in[1]
.sym 17095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17098 fft_block.reg_stage.w_c_in[7]
.sym 17099 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 17100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[3]
.sym 17102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 17103 fft_block.reg_stage.w_cms_in[0]
.sym 17106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 17108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 17113 fft_block.reg_stage.w_cms_in[1]
.sym 17117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 17118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[3]
.sym 17119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 17120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 17125 fft_block.reg_stage.w_c_in[7]
.sym 17130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 17131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 17132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 17135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 17143 fft_block.reg_stage.w_cms_in[0]
.sym 17147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 17148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 17149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 17150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 17151 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 17152 CLK$SB_IO_IN_$glb_clk
.sym 17154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[0]
.sym 17164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 17180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17184 fft_block.reg_stage.w_c_in[7]
.sym 17202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 17275 CLK$SB_IO_IN_$glb_clk
.sym 17276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 17277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 17280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 17303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 17304 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 17305 fft_block.reg_stage.w_input_regs[95]
.sym 17307 fft_block.reg_stage.w_input_regs[31]
.sym 17308 fft_block.fill_regs_SB_LUT4_I2_O
.sym 17312 fft_block.fill_regs
.sym 17319 fft_block.fill_regs
.sym 17324 fft_block.reg_stage.c_map.state[0]
.sym 17325 fft_block.fill_regs
.sym 17327 fft_block.reg_stage.w_cps_in[7]
.sym 17333 fft_block.reg_stage.w_we_c_map
.sym 17337 fft_block.reg_stage.w_c_map_addr[1]
.sym 17341 fft_block.reg_stage.w_c_map_addr[0]
.sym 17345 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 17349 fft_block.reg_stage.w_c_map_addr[0]
.sym 17365 fft_block.reg_stage.w_cps_in[7]
.sym 17375 fft_block.reg_stage.c_map.state[0]
.sym 17376 fft_block.fill_regs
.sym 17377 fft_block.reg_stage.w_c_map_addr[0]
.sym 17378 fft_block.reg_stage.w_c_map_addr[1]
.sym 17381 fft_block.reg_stage.w_c_map_addr[1]
.sym 17383 fft_block.reg_stage.w_c_map_addr[0]
.sym 17384 fft_block.reg_stage.w_we_c_map
.sym 17387 fft_block.reg_stage.w_we_c_map
.sym 17388 fft_block.reg_stage.w_c_map_addr[1]
.sym 17390 fft_block.reg_stage.w_c_map_addr[0]
.sym 17395 fft_block.fill_regs
.sym 17397 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 17398 CLK$SB_IO_IN_$glb_clk
.sym 17401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 17402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 17403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 17404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 17405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 17406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 17407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 17412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17431 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 17433 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 17443 fft_block.fill_regs_SB_LUT4_I2_O
.sym 17444 fft_block.stage[0]
.sym 17445 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 17448 fft_block.stage[1]
.sym 17455 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 17456 fft_block.reg_stage.w_we_c_map
.sym 17463 fft_block.reg_stage.c_map.stage_data[0]
.sym 17464 fft_block.reg_stage.w_c_map_addr[0]
.sym 17469 fft_block.reg_stage.w_cps_in[8]
.sym 17470 fft_block.reg_stage.w_c_map_addr[1]
.sym 17471 fft_block.reg_stage.c_map.state[0]
.sym 17472 fft_block.fill_regs
.sym 17474 fft_block.reg_stage.w_c_map_addr[1]
.sym 17476 fft_block.reg_stage.w_we_c_map
.sym 17477 fft_block.reg_stage.w_c_map_addr[0]
.sym 17480 fft_block.reg_stage.c_map.state[0]
.sym 17481 fft_block.reg_stage.w_c_map_addr[1]
.sym 17482 fft_block.reg_stage.w_c_map_addr[0]
.sym 17483 fft_block.fill_regs
.sym 17487 fft_block.stage[0]
.sym 17489 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 17492 fft_block.reg_stage.w_cps_in[8]
.sym 17495 fft_block.reg_stage.c_map.stage_data[0]
.sym 17498 fft_block.reg_stage.w_c_map_addr[1]
.sym 17499 fft_block.reg_stage.w_c_map_addr[0]
.sym 17501 fft_block.stage[0]
.sym 17507 fft_block.reg_stage.c_map.stage_data[0]
.sym 17511 fft_block.reg_stage.c_map.state[0]
.sym 17513 fft_block.stage[1]
.sym 17517 fft_block.reg_stage.w_we_c_map
.sym 17518 fft_block.reg_stage.w_c_map_addr[0]
.sym 17519 fft_block.reg_stage.w_c_map_addr[1]
.sym 17520 fft_block.fill_regs_SB_LUT4_I2_O
.sym 17521 CLK$SB_IO_IN_$glb_clk
.sym 17522 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 17527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17528 fft_block.reg_stage.w_cms_in[1]
.sym 17537 fft_block.reg_stage.w_cms_in[0]
.sym 17538 fft_block.stage[0]
.sym 17539 fft_block.fill_regs_SB_LUT4_I2_O
.sym 17543 fft_block.reg_stage.w_cps_in[7]
.sym 17545 fft_block.reg_stage.w_cps_in[8]
.sym 17567 fft_block.reg_stage.w_c_in[7]
.sym 17568 fft_block.reg_stage.w_c_in[0]
.sym 17569 fft_block.reg_stage.w_cms_in[0]
.sym 17570 fft_block.reg_stage.w_c_in[3]
.sym 17575 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 17593 fft_block.reg_stage.w_cms_in[1]
.sym 17603 fft_block.reg_stage.w_c_in[7]
.sym 17624 fft_block.reg_stage.w_cms_in[0]
.sym 17628 fft_block.reg_stage.w_c_in[0]
.sym 17635 fft_block.reg_stage.w_cms_in[1]
.sym 17640 fft_block.reg_stage.w_c_in[3]
.sym 17643 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 17644 CLK$SB_IO_IN_$glb_clk
.sym 17646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[3]
.sym 17649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[4]
.sym 17650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[0]
.sym 17652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[5]
.sym 17653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17660 fft_block.reg_stage.w_c_reg[0]
.sym 17661 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 17663 fft_block.reg_stage.w_cps_in[0]
.sym 17666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17681 fft_block.reg_stage.w_c_reg[3]
.sym 17689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 17690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 17694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[6]
.sym 17698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 17726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[6]
.sym 17738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 17744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 17766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 17767 CLK$SB_IO_IN_$glb_clk
.sym 17770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17771 fft_block.reg_stage.w_input_regs[64]
.sym 17773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17775 fft_block.reg_stage.w_input_regs[74]
.sym 17776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 17786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 17788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 17790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 17795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 17837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17838 fft_block.reg_stage.w_input_regs[10]
.sym 17840 fft_block.reg_stage.w_input_regs[74]
.sym 17885 fft_block.reg_stage.w_input_regs[74]
.sym 17886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17887 fft_block.reg_stage.w_input_regs[10]
.sym 17889 fft_block.start_calc_$glb_ce
.sym 17890 CLK$SB_IO_IN_$glb_clk
.sym 17893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 17894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 17895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 17896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 17897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 17898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 17899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 17906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 17913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17924 fft_block.reg_stage.w_input_regs[10]
.sym 17926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17927 fft_block.reg_stage.w_input_regs[3]
.sym 17933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 17935 fft_block.reg_stage.w_input_regs[64]
.sym 17938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 17940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 17943 fft_block.reg_stage.w_input_regs[64]
.sym 17947 fft_block.reg_stage.w_input_regs[65]
.sym 17951 fft_block.reg_stage.w_c_reg[3]
.sym 17955 fft_block.reg_stage.w_input_regs[1]
.sym 17958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 17961 fft_block.reg_stage.w_input_regs[0]
.sym 17966 fft_block.reg_stage.w_c_reg[3]
.sym 17967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 17968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 17979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 17980 fft_block.reg_stage.w_input_regs[1]
.sym 17981 fft_block.reg_stage.w_input_regs[65]
.sym 17992 fft_block.reg_stage.w_input_regs[64]
.sym 17996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 17997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 17999 fft_block.reg_stage.w_input_regs[1]
.sym 18002 fft_block.reg_stage.w_input_regs[1]
.sym 18003 fft_block.reg_stage.w_input_regs[0]
.sym 18004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 18005 fft_block.reg_stage.w_input_regs[64]
.sym 18008 fft_block.reg_stage.w_input_regs[0]
.sym 18011 fft_block.reg_stage.w_input_regs[64]
.sym 18012 fft_block.start_calc_$glb_ce
.sym 18013 CLK$SB_IO_IN_$glb_clk
.sym 18015 fft_block.reg_stage.w_input_regs[11]
.sym 18016 fft_block.reg_stage.w_input_regs[8]
.sym 18017 fft_block.reg_stage.w_input_regs[10]
.sym 18018 fft_block.reg_stage.w_input_regs[2]
.sym 18019 fft_block.reg_stage.w_input_regs[0]
.sym 18020 fft_block.reg_stage.w_input_regs[9]
.sym 18021 fft_block.reg_stage.w_input_regs[1]
.sym 18022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 18035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 18036 fft_block.reg_stage.w_input_regs[71]
.sym 18038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 18039 w_fft_out[10]
.sym 18040 w_fft_out[0]
.sym 18041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 18058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 18059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 18060 fft_block.reg_stage.w_c_reg[0]
.sym 18061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 18063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 18065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 18066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 18067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 18068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 18071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 18078 fft_block.reg_stage.w_input_regs[1]
.sym 18081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 18082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 18083 fft_block.reg_stage.w_input_regs[2]
.sym 18086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 18087 fft_block.reg_stage.w_input_regs[3]
.sym 18089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 18090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 18091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 18098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 18102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 18104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 18109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18110 fft_block.reg_stage.w_input_regs[3]
.sym 18113 fft_block.reg_stage.w_input_regs[1]
.sym 18114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 18115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 18116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 18119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 18120 fft_block.reg_stage.w_input_regs[2]
.sym 18121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 18126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 18127 fft_block.reg_stage.w_input_regs[2]
.sym 18128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 18131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 18132 fft_block.reg_stage.w_c_reg[0]
.sym 18133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 18136 CLK$SB_IO_IN_$glb_clk
.sym 18138 w_fft_out[8]
.sym 18139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 18144 w_fft_out[10]
.sym 18145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 18155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 18167 fft_block.reg_stage.w_input_regs[79]
.sym 18168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 18169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 18173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 18179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[7]
.sym 18180 fft_block.reg_stage.w_input_regs[8]
.sym 18181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18183 fft_block.w_fft_in[8]
.sym 18184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 18185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18187 fft_block.reg_stage.w_input_regs[11]
.sym 18189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 18191 fft_block.reg_stage.w_c_reg[7]
.sym 18192 fft_block.reg_stage.w_input_regs[9]
.sym 18196 fft_block.reg_stage.w_input_regs[10]
.sym 18197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 18200 fft_block.reg_stage.w_input_regs[72]
.sym 18201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 18202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 18206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 18207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 18214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18215 fft_block.reg_stage.w_input_regs[11]
.sym 18218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 18220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 18221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 18224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 18227 fft_block.reg_stage.w_input_regs[11]
.sym 18230 fft_block.reg_stage.w_input_regs[72]
.sym 18231 fft_block.reg_stage.w_input_regs[9]
.sym 18232 fft_block.reg_stage.w_input_regs[8]
.sym 18233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 18236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 18237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18239 fft_block.reg_stage.w_input_regs[10]
.sym 18243 fft_block.w_fft_in[8]
.sym 18248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[7]
.sym 18249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18251 fft_block.reg_stage.w_c_reg[7]
.sym 18254 fft_block.reg_stage.w_input_regs[10]
.sym 18256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 18258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18259 CLK$SB_IO_IN_$glb_clk
.sym 18262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 18263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 18264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 18265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 18266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 18267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 18268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 18270 spi_out.send_data[6]
.sym 18275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 18277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18279 fft_block.reg_stage.w_index_out[2]
.sym 18285 w_fft_out[11]
.sym 18287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 18292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 18295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 18302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18308 fft_block.reg_stage.w_input_regs[13]
.sym 18311 fft_block.reg_stage.w_input_regs[15]
.sym 18312 fft_block.reg_stage.w_input_regs[12]
.sym 18313 fft_block.reg_stage.w_input_regs[14]
.sym 18322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 18325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 18328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 18332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 18333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18335 fft_block.reg_stage.w_input_regs[15]
.sym 18337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 18342 fft_block.reg_stage.w_input_regs[13]
.sym 18343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 18347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 18349 fft_block.reg_stage.w_input_regs[13]
.sym 18350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 18354 fft_block.reg_stage.w_input_regs[15]
.sym 18356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 18361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18362 fft_block.reg_stage.w_input_regs[12]
.sym 18366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18367 fft_block.reg_stage.w_input_regs[12]
.sym 18368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 18371 fft_block.reg_stage.w_input_regs[14]
.sym 18372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 18377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18378 fft_block.reg_stage.w_input_regs[14]
.sym 18379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 18384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18390 w_fft_out[11]
.sym 18391 w_fft_out[12]
.sym 18398 fft_block.reg_stage.w_input_regs[12]
.sym 18403 fft_block.reg_stage.w_input_regs[4]
.sym 18405 fft_block.reg_stage.w_input_regs[6]
.sym 18407 fft_block.reg_stage.w_input_regs[15]
.sym 18410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 18414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 18416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 18426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[3]
.sym 18428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[2]
.sym 18429 fft_block.reg_stage.w_input_regs[3]
.sym 18430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 18432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 18433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[0]
.sym 18434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 18437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 18438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 18439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18440 fft_block.reg_stage.w_input_regs[5]
.sym 18441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 18443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 18444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18447 fft_block.reg_stage.w_input_regs[4]
.sym 18451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 18452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 18458 fft_block.reg_stage.w_input_regs[5]
.sym 18459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 18470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 18471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[3]
.sym 18473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 18476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 18477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[2]
.sym 18482 fft_block.reg_stage.w_input_regs[4]
.sym 18484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 18485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 18488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[0]
.sym 18489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 18494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 18495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18496 fft_block.reg_stage.w_input_regs[5]
.sym 18501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 18502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18503 fft_block.reg_stage.w_input_regs[3]
.sym 18504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 18505 CLK$SB_IO_IN_$glb_clk
.sym 18509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 18510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 18511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 18512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 18514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 18524 w_fft_out[12]
.sym 18525 fft_block.reg_stage.w_input_regs[3]
.sym 18538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 18542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 18549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[1]
.sym 18550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 18554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[1]
.sym 18557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]
.sym 18558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 18559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 18560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[0]
.sym 18562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 18563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[2]
.sym 18569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[1]
.sym 18588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]
.sym 18596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[0]
.sym 18602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[2]
.sym 18605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]
.sym 18606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[1]
.sym 18607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 18611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 18613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 18614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[1]
.sym 18617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]
.sym 18618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[1]
.sym 18624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[1]
.sym 18627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 18628 CLK$SB_IO_IN_$glb_clk
.sym 18647 fft_block.reg_stage.w_index_out[2]
.sym 18650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 18653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 18660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 18672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 18673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 18674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 18675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 18677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[0]
.sym 18680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 18681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 18682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 18684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 18686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[4]
.sym 18687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 18688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 18689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 18693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 18694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 18701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 18704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 18705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 18706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 18707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 18710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 18711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 18712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 18713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 18719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 18725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 18734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 18735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 18736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 18740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 18742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 18743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 18746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 18747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[4]
.sym 18748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 18749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[0]
.sym 18750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 18751 CLK$SB_IO_IN_$glb_clk
.sym 18753 fft_block.fill_regs
.sym 18754 fft_block.fill_regs_SB_DFFE_Q_E
.sym 18756 fft_block.fill_regs_SB_DFFE_Q_D
.sym 18780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 18796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 18841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 18873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 18874 CLK$SB_IO_IN_$glb_clk
.sym 18875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 18877 count[0]
.sym 18879 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 18881 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18897 fft_block.fill_regs_SB_DFFE_Q_E
.sym 18926 count[1]
.sym 18927 count[2]
.sym 18928 count[3]
.sym 18929 count[4]
.sym 18930 count[5]
.sym 18934 count[0]
.sym 18939 count[6]
.sym 18942 count[0]
.sym 18948 count[7]
.sym 18949 $nextpnr_ICESTORM_LC_70$O
.sym 18951 count[0]
.sym 18955 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[2]
.sym 18957 count[1]
.sym 18959 count[0]
.sym 18961 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[3]
.sym 18963 count[2]
.sym 18965 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[2]
.sym 18967 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[4]
.sym 18969 count[3]
.sym 18971 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[3]
.sym 18973 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[5]
.sym 18975 count[4]
.sym 18977 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[4]
.sym 18979 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[6]
.sym 18981 count[5]
.sym 18983 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[5]
.sym 18985 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[7]
.sym 18988 count[6]
.sym 18989 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[6]
.sym 18991 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[8]
.sym 18993 count[7]
.sym 18995 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[7]
.sym 18997 CLK$SB_IO_IN_$glb_clk
.sym 18999 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 19000 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 19005 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 19014 fft_block.stage_SB_DFFESR_Q_R
.sym 19019 insert_data
.sym 19022 fft_block.stage[0]
.sym 19035 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[8]
.sym 19041 count[9]
.sym 19046 count[14]
.sym 19047 count[15]
.sym 19051 count[11]
.sym 19058 count[10]
.sym 19060 count[12]
.sym 19064 count[8]
.sym 19069 count[13]
.sym 19072 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[9]
.sym 19074 count[8]
.sym 19076 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[8]
.sym 19078 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[10]
.sym 19081 count[9]
.sym 19082 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[9]
.sym 19084 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[11]
.sym 19087 count[10]
.sym 19088 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[10]
.sym 19090 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[12]
.sym 19092 count[11]
.sym 19094 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[11]
.sym 19096 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[13]
.sym 19099 count[12]
.sym 19100 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[12]
.sym 19102 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[14]
.sym 19104 count[13]
.sym 19106 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[13]
.sym 19108 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[15]
.sym 19111 count[14]
.sym 19112 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[14]
.sym 19114 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[16]
.sym 19117 count[15]
.sym 19118 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[15]
.sym 19120 CLK$SB_IO_IN_$glb_clk
.sym 19158 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[16]
.sym 19167 count[20]
.sym 19171 count[16]
.sym 19175 count[2]
.sym 19177 count[14]
.sym 19178 count[15]
.sym 19188 count[17]
.sym 19189 count[18]
.sym 19190 count[19]
.sym 19195 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[17]
.sym 19197 count[16]
.sym 19199 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[16]
.sym 19201 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[18]
.sym 19203 count[17]
.sym 19205 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[17]
.sym 19207 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[19]
.sym 19209 count[18]
.sym 19211 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[18]
.sym 19213 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[20]
.sym 19215 count[19]
.sym 19217 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[19]
.sym 19222 count[20]
.sym 19223 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[20]
.sym 19226 count[2]
.sym 19227 count[19]
.sym 19228 count[18]
.sym 19229 count[20]
.sym 19232 count[17]
.sym 19233 count[16]
.sym 19234 count[15]
.sym 19235 count[14]
.sym 19243 CLK$SB_IO_IN_$glb_clk
.sym 20422 CLK$SB_IO_IN
.sym 20452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 20459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 20507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 20512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 20513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 20514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 20516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 20519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 20521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 20522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 20528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 20529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 20530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 20533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 20535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 20536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 20540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 20541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 20542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 20545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 20547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 20548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 20552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 20553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 20554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 20557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 20558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 20559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 20564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 20565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 20566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 20573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 20574 CLK$SB_IO_IN_$glb_clk
.sym 20580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 20582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 20583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 20584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 20585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 20594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 20595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 20596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 20598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 20600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 20601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 20602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 20633 fft_block.start_calc
.sym 20640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 20660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 20663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 20667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 20670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 20673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 20675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 20676 fft_block.reg_stage.w_cps_reg[9]
.sym 20677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 20678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 20679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 20681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 20684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 20685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 20687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 20690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 20691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 20692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 20696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 20697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 20698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 20702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 20703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 20704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 20705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 20708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 20710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 20716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 20717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 20720 fft_block.reg_stage.w_cps_reg[9]
.sym 20722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 20723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 20726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 20727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 20736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 20737 CLK$SB_IO_IN_$glb_clk
.sym 20738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 20739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[2]
.sym 20741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[3]
.sym 20743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 20745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 20746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 20752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 20753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 20759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 20765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 20766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20771 fft_block.start_calc
.sym 20772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 20780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 20783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[0]
.sym 20784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 20790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 20792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 20793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20812 $nextpnr_ICESTORM_LC_16$O
.sym 20815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 20820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 20826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 20830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 20833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 20834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 20836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 20839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 20840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 20842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 20844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 20846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 20848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 20850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[0]
.sym 20852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 20854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 20857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 20858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 20862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 20863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 20864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 20865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 20866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 20868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 20875 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 20877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 20878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 20885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 20890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 20894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 20898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 20904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 20907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20908 fft_block.reg_stage.w_input_regs[23]
.sym 20909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[0]
.sym 20910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 20911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[2]
.sym 20914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 20915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 20917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 20919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 20922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 20923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 20924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 20926 fft_block.reg_stage.w_input_regs[31]
.sym 20930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 20931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 20934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 20936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 20939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 20942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 20945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 20949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 20951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 20955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 20956 fft_block.reg_stage.w_input_regs[23]
.sym 20957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 20961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 20963 fft_block.reg_stage.w_input_regs[31]
.sym 20966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 20968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 20973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 20974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 20975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 20979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[2]
.sym 20981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[0]
.sym 20982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 20983 CLK$SB_IO_IN_$glb_clk
.sym 20985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 20986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 20987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 20988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_I2[1]
.sym 20989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 20990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 20992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 20996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 20999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 21001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 21002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 21003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 21012 fft_block.reg_stage.w_c_reg[11]
.sym 21014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 21018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 21020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 21026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[0]
.sym 21027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 21028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 21029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 21038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 21041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 21042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[1]
.sym 21046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 21048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 21049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 21054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 21055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 21057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 21059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 21065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 21066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 21067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 21074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 21080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[0]
.sym 21084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 21085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[1]
.sym 21086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 21089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 21091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 21092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 21096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 21101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 21102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[1]
.sym 21105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 21106 CLK$SB_IO_IN_$glb_clk
.sym 21108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 21111 fft_block.reg_stage.w_input_regs[80]
.sym 21115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 21119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 21121 $PACKER_VCC_NET
.sym 21123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 21129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 21134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 21135 fft_block.reg_stage.w_input_regs[30]
.sym 21141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 21177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 21180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21181 $nextpnr_ICESTORM_LC_65$O
.sym 21183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 21190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 21196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 21199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 21201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 21203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 21207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 21209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 21212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 21213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 21214 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 21224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 21227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 21228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 21229 CLK$SB_IO_IN_$glb_clk
.sym 21230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 21232 fft_block.reg_stage.w_c_reg[11]
.sym 21237 fft_block.reg_stage.w_c_reg[8]
.sym 21238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 21243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 21254 fft_block.reg_stage.w_input_regs[81]
.sym 21258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21260 fft_block.reg_stage.w_input_regs[81]
.sym 21264 fft_block.w_fft_in[0]
.sym 21278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 21295 fft_block.reg_stage.w_input_regs[30]
.sym 21298 fft_block.reg_stage.w_input_regs[31]
.sym 21300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 21306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 21307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21308 fft_block.reg_stage.w_input_regs[30]
.sym 21341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21342 fft_block.reg_stage.w_input_regs[30]
.sym 21344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 21347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21349 fft_block.reg_stage.w_input_regs[31]
.sym 21350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 21355 w_fft_out[16]
.sym 21356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 21357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21359 w_fft_out[17]
.sym 21361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 21374 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 21388 fft_block.reg_stage.w_cms_in[1]
.sym 21397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 21398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 21400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 21407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 21408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21411 fft_block.reg_stage.w_input_regs[27]
.sym 21414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21417 fft_block.reg_stage.w_input_regs[29]
.sym 21421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 21422 fft_block.reg_stage.w_input_regs[28]
.sym 21423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21426 fft_block.reg_stage.w_input_regs[26]
.sym 21428 fft_block.reg_stage.w_input_regs[26]
.sym 21429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 21430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 21434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 21435 fft_block.reg_stage.w_input_regs[29]
.sym 21437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21440 fft_block.reg_stage.w_input_regs[28]
.sym 21441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 21443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 21447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 21449 fft_block.reg_stage.w_input_regs[26]
.sym 21453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21454 fft_block.reg_stage.w_input_regs[27]
.sym 21455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 21458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 21459 fft_block.reg_stage.w_input_regs[28]
.sym 21460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 21466 fft_block.reg_stage.w_input_regs[29]
.sym 21470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 21471 fft_block.reg_stage.w_input_regs[27]
.sym 21472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21477 fft_block.reg_stage.w_input_regs[27]
.sym 21478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21479 fft_block.reg_stage.w_input_regs[24]
.sym 21480 fft_block.reg_stage.w_input_regs[28]
.sym 21481 fft_block.reg_stage.w_input_regs[25]
.sym 21482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21483 fft_block.reg_stage.w_input_regs[29]
.sym 21484 fft_block.reg_stage.w_input_regs[26]
.sym 21488 fft_block.fill_regs
.sym 21498 w_fft_out[16]
.sym 21512 fft_block.w_fft_in[11]
.sym 21518 fft_block.reg_stage.w_input_regs[95]
.sym 21522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21550 $nextpnr_ICESTORM_LC_60$O
.sym 21553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 21558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 21568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21594 fft_block.reg_stage.w_input_regs[95]
.sym 21596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21601 fft_block.reg_stage.w_input_regs[90]
.sym 21602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21624 fft_block.reg_stage.w_input_regs[24]
.sym 21627 fft_block.w_fft_in[10]
.sym 21631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 21634 fft_block.reg_stage.w_input_regs[26]
.sym 21658 fft_block.reg_stage.w_input_regs[90]
.sym 21660 fft_block.reg_stage.w_c_in[7]
.sym 21701 fft_block.reg_stage.w_input_regs[90]
.sym 21706 fft_block.reg_stage.w_c_in[7]
.sym 21723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21726 w_fft_out[24]
.sym 21727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21728 w_fft_out[25]
.sym 21729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 21730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21735 fft_block.reg_stage.w_input_regs[95]
.sym 21737 fft_block.reg_stage.w_cms_in[1]
.sym 21739 fft_block.reg_stage.w_input_regs[31]
.sym 21742 fft_block.reg_stage.w_input_regs[91]
.sym 21745 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 21753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21758 fft_block.w_fft_in[0]
.sym 21764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 21768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[1]
.sym 21770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 21771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 21773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[6]
.sym 21783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[4]
.sym 21786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[5]
.sym 21791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 21792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 21798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[4]
.sym 21804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[1]
.sym 21809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 21816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 21821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[6]
.sym 21829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 21834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 21842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[5]
.sym 21843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 21844 CLK$SB_IO_IN_$glb_clk
.sym 21853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 21855 w_fft_out[25]
.sym 21858 fft_block.reg_stage.w_input_regs[91]
.sym 21875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 21889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21892 fft_block.w_fft_in[10]
.sym 21901 fft_block.reg_stage.w_input_regs[74]
.sym 21906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21907 fft_block.reg_stage.w_input_regs[10]
.sym 21914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[2]
.sym 21918 fft_block.w_fft_in[0]
.sym 21929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[2]
.sym 21934 fft_block.w_fft_in[0]
.sym 21947 fft_block.reg_stage.w_input_regs[74]
.sym 21959 fft_block.w_fft_in[10]
.sym 21962 fft_block.reg_stage.w_input_regs[74]
.sym 21964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21965 fft_block.reg_stage.w_input_regs[10]
.sym 21966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21967 CLK$SB_IO_IN_$glb_clk
.sym 21969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 21970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 21971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 21972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 21973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 21974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 21975 w_fft_out[79]
.sym 21976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21982 w_fft_out[10]
.sym 21983 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 21986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 21988 w_fft_out[0]
.sym 21989 w_fft_out[10]
.sym 21993 w_fft_out[8]
.sym 21994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 21996 fft_block.w_fft_in[1]
.sym 22000 fft_block.w_fft_in[11]
.sym 22001 fft_block.w_fft_in[8]
.sym 22002 fft_block.w_fft_in[9]
.sym 22003 fft_block.w_fft_in[2]
.sym 22012 fft_block.reg_stage.w_input_regs[71]
.sym 22014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22042 $nextpnr_ICESTORM_LC_55$O
.sym 22045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 22050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 22056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 22060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 22063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 22066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 22069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 22072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 22074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 22078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 22080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 22086 fft_block.reg_stage.w_input_regs[71]
.sym 22088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 22092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 22095 w_fft_out[1]
.sym 22096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 22097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 22104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 22106 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 22107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 22111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 22114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 22117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22119 fft_block.w_fft_in[10]
.sym 22122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 22126 fft_block.reg_stage.w_input_regs[65]
.sym 22139 fft_block.reg_stage.w_input_regs[1]
.sym 22143 fft_block.w_fft_in[10]
.sym 22144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22152 fft_block.reg_stage.w_input_regs[65]
.sym 22156 fft_block.w_fft_in[1]
.sym 22157 fft_block.w_fft_in[0]
.sym 22160 fft_block.w_fft_in[11]
.sym 22161 fft_block.w_fft_in[8]
.sym 22162 fft_block.w_fft_in[9]
.sym 22163 fft_block.w_fft_in[2]
.sym 22164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 22168 fft_block.w_fft_in[11]
.sym 22174 fft_block.w_fft_in[8]
.sym 22181 fft_block.w_fft_in[10]
.sym 22184 fft_block.w_fft_in[2]
.sym 22191 fft_block.w_fft_in[0]
.sym 22197 fft_block.w_fft_in[9]
.sym 22205 fft_block.w_fft_in[1]
.sym 22208 fft_block.reg_stage.w_input_regs[65]
.sym 22209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 22211 fft_block.reg_stage.w_input_regs[1]
.sym 22212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22213 CLK$SB_IO_IN_$glb_clk
.sym 22216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 22217 fft_block.reg_stage.w_input_regs[73]
.sym 22219 fft_block.reg_stage.w_input_regs[66]
.sym 22222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22228 w_fft_out[11]
.sym 22229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 22231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 22237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 22238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 22239 fft_block.w_fft_in[12]
.sym 22240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 22241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 22242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 22243 fft_block.w_fft_in[0]
.sym 22246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 22248 fft_block.reg_stage.w_input_regs[75]
.sym 22250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 22256 fft_block.reg_stage.w_input_regs[11]
.sym 22257 fft_block.reg_stage.w_input_regs[8]
.sym 22259 fft_block.reg_stage.w_input_regs[75]
.sym 22261 fft_block.reg_stage.w_input_regs[72]
.sym 22265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 22267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22269 fft_block.reg_stage.w_input_regs[9]
.sym 22277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22282 fft_block.reg_stage.w_input_regs[73]
.sym 22289 fft_block.reg_stage.w_input_regs[9]
.sym 22290 fft_block.reg_stage.w_input_regs[73]
.sym 22292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22297 fft_block.reg_stage.w_input_regs[72]
.sym 22301 fft_block.reg_stage.w_input_regs[11]
.sym 22303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22304 fft_block.reg_stage.w_input_regs[75]
.sym 22307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22308 fft_block.reg_stage.w_input_regs[9]
.sym 22309 fft_block.reg_stage.w_input_regs[73]
.sym 22316 fft_block.reg_stage.w_input_regs[73]
.sym 22319 fft_block.reg_stage.w_input_regs[8]
.sym 22321 fft_block.reg_stage.w_input_regs[72]
.sym 22325 fft_block.reg_stage.w_input_regs[11]
.sym 22326 fft_block.reg_stage.w_input_regs[75]
.sym 22327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 22333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22334 fft_block.reg_stage.w_input_regs[9]
.sym 22335 fft_block.start_calc_$glb_ce
.sym 22336 CLK$SB_IO_IN_$glb_clk
.sym 22338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22339 fft_block.reg_stage.w_input_regs[12]
.sym 22341 fft_block.reg_stage.w_input_regs[13]
.sym 22344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22352 fft_block.reg_stage.w_input_regs[3]
.sym 22355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 22362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 22363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 22368 fft_block.w_fft_in[11]
.sym 22370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 22371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 22372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 22379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22380 fft_block.reg_stage.w_input_regs[79]
.sym 22388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22411 $nextpnr_ICESTORM_LC_54$O
.sym 22414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 22420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 22425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 22429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 22431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 22435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 22437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 22441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 22443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 22447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 22450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 22454 fft_block.reg_stage.w_input_regs[79]
.sym 22457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 22461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 22462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22463 fft_block.reg_stage.w_input_regs[77]
.sym 22464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 22465 fft_block.reg_stage.w_input_regs[75]
.sym 22467 fft_block.reg_stage.w_input_regs[4]
.sym 22468 fft_block.reg_stage.w_input_regs[76]
.sym 22488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 22489 w_fft_out[11]
.sym 22490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 22493 fft_block.w_fft_in[13]
.sym 22494 fft_block.state_SB_DFFESR_Q_E
.sym 22503 fft_block.reg_stage.w_input_regs[12]
.sym 22505 fft_block.reg_stage.w_input_regs[13]
.sym 22517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 22518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 22522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22528 fft_block.reg_stage.w_input_regs[77]
.sym 22532 fft_block.reg_stage.w_input_regs[4]
.sym 22533 fft_block.reg_stage.w_input_regs[76]
.sym 22536 fft_block.reg_stage.w_input_regs[77]
.sym 22547 fft_block.reg_stage.w_input_regs[76]
.sym 22553 fft_block.reg_stage.w_input_regs[4]
.sym 22554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 22556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 22559 fft_block.reg_stage.w_input_regs[76]
.sym 22560 fft_block.reg_stage.w_input_regs[12]
.sym 22562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22571 fft_block.reg_stage.w_input_regs[76]
.sym 22572 fft_block.reg_stage.w_input_regs[12]
.sym 22574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22577 fft_block.reg_stage.w_input_regs[13]
.sym 22578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22579 fft_block.reg_stage.w_input_regs[77]
.sym 22581 fft_block.start_calc_$glb_ce
.sym 22582 CLK$SB_IO_IN_$glb_clk
.sym 22584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 22588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 22590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 22591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 22596 fft_block.reg_stage.w_input_regs[69]
.sym 22602 fft_block.reg_stage.w_input_regs[79]
.sym 22618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 22637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 22643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 22648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 22650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 22654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 22656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 22672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 22677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 22683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 22691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 22702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 22704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 22705 CLK$SB_IO_IN_$glb_clk
.sym 22707 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 22708 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 22709 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 22710 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 22711 fft_block.state_SB_DFFESR_Q_E
.sym 22712 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 22714 fft_block.state_SB_DFFESR_Q_R
.sym 22720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 22721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 22723 fft_block.reg_stage.w_index_out[0]
.sym 22724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 22728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 22729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 22731 fft_block.sel_in_SB_DFFE_Q_E
.sym 22732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 22734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 22736 insert_data
.sym 22741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 22830 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 22831 fft_block.fft_finish_SB_DFFE_Q_E
.sym 22832 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 22833 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 22834 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 22835 fft_block.counter_N_SB_DFFESR_Q_E
.sym 22836 fft_block.sel_in_SB_DFFE_Q_E
.sym 22837 PIN_21$SB_IO_OUT
.sym 22846 fft_block.reg_stage.w_index_out[1]
.sym 22872 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 22873 fft_block.fill_regs_SB_DFFE_Q_E
.sym 22874 fft_block.fill_regs_SB_DFFE_Q_D
.sym 22879 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 22891 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 22896 insert_data
.sym 22905 fft_block.fill_regs_SB_DFFE_Q_D
.sym 22910 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 22911 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 22912 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 22913 insert_data
.sym 22922 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 22950 fft_block.fill_regs_SB_DFFE_Q_E
.sym 22951 CLK$SB_IO_IN_$glb_clk
.sym 22956 fft_block.start_calc
.sym 22970 PIN_21$SB_IO_OUT
.sym 22973 fft_block.fill_regs_SB_DFFE_Q_D
.sym 22974 fft_block.fft_finish_SB_DFFE_Q_E
.sym 22995 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 22997 insert_data
.sym 22999 count[5]
.sym 23003 count[1]
.sym 23005 count[3]
.sym 23006 count[4]
.sym 23007 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 23019 count[0]
.sym 23034 count[0]
.sym 23045 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 23046 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 23047 insert_data
.sym 23048 count[0]
.sym 23057 count[4]
.sym 23058 count[3]
.sym 23059 count[5]
.sym 23060 count[1]
.sym 23074 CLK$SB_IO_IN_$glb_clk
.sym 23094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 23096 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 23097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 23118 count[9]
.sym 23119 count[10]
.sym 23122 count[13]
.sym 23125 count[8]
.sym 23128 count[11]
.sym 23129 count[12]
.sym 23131 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 23133 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 23139 count[6]
.sym 23146 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 23147 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 23148 count[7]
.sym 23150 count[7]
.sym 23151 count[9]
.sym 23152 count[6]
.sym 23153 count[8]
.sym 23156 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 23157 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 23158 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 23159 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 23186 count[11]
.sym 23187 count[12]
.sym 23188 count[10]
.sym 23189 count[13]
.sym 24530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 24531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 24534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 24536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24552 fft_block.start_calc
.sym 24573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 24576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 24587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 24604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 24605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 24646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 24649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 24650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 24651 CLK$SB_IO_IN_$glb_clk
.sym 24652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 24659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 24663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 24664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 24669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 24674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 24698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 24700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 24711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 24712 fft_block.reg_stage.w_input_regs[22]
.sym 24720 fft_block.reg_stage.w_input_regs[23]
.sym 24736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 24737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 24738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 24739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 24742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 24744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 24747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 24752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 24753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 24767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 24768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 24779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 24780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 24781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 24782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 24785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 24787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 24792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 24793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 24794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 24800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 24803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 24804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 24813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 24814 CLK$SB_IO_IN_$glb_clk
.sym 24815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 24817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 24819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 24822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 24829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 24833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 24834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 24836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 24840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 24846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 24857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 24860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 24862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 24866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 24867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 24869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 24870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 24871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24874 fft_block.reg_stage.w_c_reg[10]
.sym 24875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 24877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 24878 fft_block.reg_stage.w_input_regs[22]
.sym 24883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24885 fft_block.reg_stage.w_input_regs[23]
.sym 24886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 24888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 24892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 24893 fft_block.reg_stage.w_input_regs[22]
.sym 24896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 24897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 24898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 24902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 24908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 24910 fft_block.reg_stage.w_c_reg[10]
.sym 24911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 24915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 24920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 24921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 24922 fft_block.reg_stage.w_input_regs[23]
.sym 24926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 24928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 24933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 24941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 24942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 24943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 24944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 24946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24949 fft_block.w_fft_in[13]
.sym 24951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 24952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 24962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 24963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 24966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 24967 fft_block.reg_stage.w_input_regs[87]
.sym 24981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 24982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 24983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[3]
.sym 24987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 24988 fft_block.reg_stage.w_input_regs[22]
.sym 24989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 24990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 24991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 24992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 24995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 24998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 24999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 25000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 25002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 25003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 25009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 25014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 25015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 25016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 25019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 25020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 25021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[3]
.sym 25022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 25025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 25027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 25032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 25033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 25037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 25038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 25039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 25043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 25045 fft_block.reg_stage.w_input_regs[22]
.sym 25049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 25050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 25051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 25055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 25058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 25059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 25060 CLK$SB_IO_IN_$glb_clk
.sym 25063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 25064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 25065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 25066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 25067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 25068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 25069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 25077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 25084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 25088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 25105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 25107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 25110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 25112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 25119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 25120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 25121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 25123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 25125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 25126 fft_block.reg_stage.w_input_regs[17]
.sym 25127 fft_block.reg_stage.w_input_regs[18]
.sym 25129 fft_block.reg_stage.w_c_reg[11]
.sym 25130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_I2[1]
.sym 25131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 25132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25137 fft_block.reg_stage.w_input_regs[17]
.sym 25139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 25142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 25143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 25145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 25148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_I2[1]
.sym 25149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 25150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 25154 fft_block.reg_stage.w_input_regs[17]
.sym 25155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 25157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25161 fft_block.reg_stage.w_input_regs[18]
.sym 25162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 25163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 25166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 25167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 25172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 25173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 25175 fft_block.reg_stage.w_input_regs[18]
.sym 25179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 25180 fft_block.reg_stage.w_c_reg[11]
.sym 25181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 25182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 25183 CLK$SB_IO_IN_$glb_clk
.sym 25185 w_fft_out[82]
.sym 25186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25188 w_fft_out[84]
.sym 25189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 25193 $PACKER_VCC_NET
.sym 25197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 25202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 25203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25210 fft_block.reg_stage.w_input_regs[22]
.sym 25212 fft_block.reg_stage.w_input_regs[17]
.sym 25216 fft_block.reg_stage.w_input_regs[21]
.sym 25217 fft_block.reg_stage.w_c_in[0]
.sym 25218 fft_block.reg_stage.w_input_regs[20]
.sym 25220 fft_block.reg_stage.w_input_regs[19]
.sym 25228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25229 fft_block.reg_stage.w_input_regs[80]
.sym 25232 fft_block.reg_stage.w_c_reg[8]
.sym 25233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 25235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 25236 fft_block.reg_stage.w_input_regs[17]
.sym 25237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 25246 fft_block.reg_stage.w_input_regs[16]
.sym 25247 fft_block.w_fft_in[0]
.sym 25250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25262 fft_block.reg_stage.w_input_regs[80]
.sym 25265 fft_block.reg_stage.w_input_regs[80]
.sym 25266 fft_block.reg_stage.w_input_regs[16]
.sym 25271 fft_block.reg_stage.w_c_reg[8]
.sym 25272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 25274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 25279 fft_block.w_fft_in[0]
.sym 25301 fft_block.reg_stage.w_input_regs[80]
.sym 25302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 25303 fft_block.reg_stage.w_input_regs[17]
.sym 25304 fft_block.reg_stage.w_input_regs[16]
.sym 25305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25306 CLK$SB_IO_IN_$glb_clk
.sym 25311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 25315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 25319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 25321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 25323 fft_block.reg_stage.w_cms_in[1]
.sym 25324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 25326 fft_block.reg_stage.w_input_regs[86]
.sym 25329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 25332 fft_block.reg_stage.w_input_regs[16]
.sym 25334 fft_block.reg_stage.w_input_regs[82]
.sym 25336 fft_block.w_fft_in[0]
.sym 25337 fft_block.w_fft_in[2]
.sym 25338 fft_block.reg_stage.w_input_regs[84]
.sym 25342 fft_block.w_fft_in[1]
.sym 25343 fft_block.w_fft_in[3]
.sym 25353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25357 fft_block.reg_stage.w_c_in[3]
.sym 25360 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 25373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25377 fft_block.reg_stage.w_c_in[0]
.sym 25390 fft_block.reg_stage.w_c_in[3]
.sym 25419 fft_block.reg_stage.w_c_in[0]
.sym 25426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25428 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 25429 CLK$SB_IO_IN_$glb_clk
.sym 25431 fft_block.reg_stage.w_input_regs[22]
.sym 25432 fft_block.reg_stage.w_input_regs[17]
.sym 25433 fft_block.reg_stage.w_input_regs[30]
.sym 25434 fft_block.reg_stage.w_input_regs[21]
.sym 25435 fft_block.reg_stage.w_input_regs[20]
.sym 25436 fft_block.reg_stage.w_input_regs[19]
.sym 25437 fft_block.reg_stage.w_input_regs[16]
.sym 25438 fft_block.reg_stage.w_input_regs[18]
.sym 25443 fft_block.reg_stage.w_c_in[3]
.sym 25448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 25451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 25456 fft_block.reg_stage.w_input_regs[29]
.sym 25459 fft_block.reg_stage.w_input_regs[87]
.sym 25460 fft_block.w_fft_in[12]
.sym 25462 fft_block.w_fft_in[14]
.sym 25463 fft_block.reg_stage.w_index_out[2]
.sym 25464 fft_block.w_fft_in[9]
.sym 25466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 25474 fft_block.reg_stage.w_input_regs[24]
.sym 25476 fft_block.reg_stage.w_input_regs[25]
.sym 25481 fft_block.reg_stage.w_input_regs[81]
.sym 25482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 25494 fft_block.reg_stage.w_input_regs[82]
.sym 25495 fft_block.reg_stage.w_input_regs[18]
.sym 25497 fft_block.reg_stage.w_input_regs[17]
.sym 25500 fft_block.reg_stage.w_input_regs[88]
.sym 25511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25512 fft_block.reg_stage.w_input_regs[17]
.sym 25514 fft_block.reg_stage.w_input_regs[81]
.sym 25517 fft_block.reg_stage.w_input_regs[25]
.sym 25518 fft_block.reg_stage.w_input_regs[88]
.sym 25519 fft_block.reg_stage.w_input_regs[24]
.sym 25520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 25524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25525 fft_block.reg_stage.w_input_regs[18]
.sym 25526 fft_block.reg_stage.w_input_regs[82]
.sym 25529 fft_block.reg_stage.w_input_regs[25]
.sym 25530 fft_block.reg_stage.w_input_regs[88]
.sym 25531 fft_block.reg_stage.w_input_regs[24]
.sym 25532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 25536 fft_block.reg_stage.w_input_regs[82]
.sym 25537 fft_block.reg_stage.w_input_regs[18]
.sym 25538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25548 fft_block.reg_stage.w_input_regs[17]
.sym 25549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25550 fft_block.reg_stage.w_input_regs[81]
.sym 25551 fft_block.start_calc_$glb_ce
.sym 25552 CLK$SB_IO_IN_$glb_clk
.sym 25555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25558 fft_block.reg_stage.w_input_regs[88]
.sym 25561 fft_block.reg_stage.w_input_regs[89]
.sym 25568 w_fft_out[17]
.sym 25572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 25574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25576 fft_block.w_fft_in[5]
.sym 25577 fft_block.reg_stage.w_input_regs[30]
.sym 25581 fft_block.w_fft_in[7]
.sym 25583 fft_block.reg_stage.w_index_out[1]
.sym 25585 fft_block.reg_stage.w_input_regs[89]
.sym 25586 fft_block.reg_stage.w_input_regs[27]
.sym 25587 fft_block.w_fft_in[8]
.sym 25589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25598 fft_block.w_fft_in[8]
.sym 25613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25615 fft_block.reg_stage.w_input_regs[88]
.sym 25616 fft_block.w_fft_in[13]
.sym 25618 fft_block.w_fft_in[10]
.sym 25620 fft_block.w_fft_in[12]
.sym 25621 fft_block.w_fft_in[11]
.sym 25624 fft_block.w_fft_in[9]
.sym 25626 fft_block.reg_stage.w_input_regs[89]
.sym 25629 fft_block.w_fft_in[11]
.sym 25635 fft_block.reg_stage.w_input_regs[88]
.sym 25643 fft_block.w_fft_in[8]
.sym 25647 fft_block.w_fft_in[12]
.sym 25652 fft_block.w_fft_in[9]
.sym 25659 fft_block.reg_stage.w_input_regs[89]
.sym 25667 fft_block.w_fft_in[13]
.sym 25672 fft_block.w_fft_in[10]
.sym 25674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25675 CLK$SB_IO_IN_$glb_clk
.sym 25678 fft_block.reg_stage.w_input_regs[23]
.sym 25681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25682 fft_block.reg_stage.w_input_regs[31]
.sym 25690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25692 fft_block.reg_stage.w_input_regs[81]
.sym 25694 fft_block.w_fft_in[0]
.sym 25698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25704 fft_block.reg_stage.w_input_regs[28]
.sym 25705 fft_block.reg_stage.w_input_regs[88]
.sym 25706 fft_block.reg_stage.w_input_regs[25]
.sym 25711 fft_block.reg_stage.w_index_out[2]
.sym 25712 fft_block.w_fft_in[15]
.sym 25718 fft_block.reg_stage.w_input_regs[91]
.sym 25725 fft_block.reg_stage.w_input_regs[93]
.sym 25727 fft_block.reg_stage.w_input_regs[92]
.sym 25736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25744 fft_block.w_fft_in[10]
.sym 25751 fft_block.reg_stage.w_input_regs[91]
.sym 25757 fft_block.w_fft_in[10]
.sym 25766 fft_block.reg_stage.w_input_regs[93]
.sym 25770 fft_block.reg_stage.w_input_regs[92]
.sym 25797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25798 CLK$SB_IO_IN_$glb_clk
.sym 25802 w_fft_out[26]
.sym 25804 w_fft_out[27]
.sym 25805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25807 w_fft_out[2]
.sym 25815 w_fft_out[83]
.sym 25818 $PACKER_VCC_NET
.sym 25821 fft_block.reg_stage.w_input_regs[93]
.sym 25823 fft_block.reg_stage.w_input_regs[92]
.sym 25826 w_fft_out[25]
.sym 25827 fft_block.w_fft_in[3]
.sym 25828 fft_block.w_fft_in[0]
.sym 25829 fft_block.w_fft_in[2]
.sym 25830 fft_block.w_fft_in[3]
.sym 25834 fft_block.reg_stage.w_input_regs[65]
.sym 25835 fft_block.stage[1]
.sym 25842 fft_block.reg_stage.w_input_regs[90]
.sym 25845 fft_block.reg_stage.w_input_regs[24]
.sym 25846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[0]
.sym 25847 fft_block.reg_stage.w_input_regs[26]
.sym 25851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[3]
.sym 25855 fft_block.reg_stage.w_input_regs[89]
.sym 25856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25865 fft_block.reg_stage.w_input_regs[88]
.sym 25866 fft_block.reg_stage.w_input_regs[25]
.sym 25874 fft_block.reg_stage.w_input_regs[26]
.sym 25875 fft_block.reg_stage.w_input_regs[90]
.sym 25876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25892 fft_block.reg_stage.w_input_regs[89]
.sym 25893 fft_block.reg_stage.w_input_regs[24]
.sym 25894 fft_block.reg_stage.w_input_regs[88]
.sym 25895 fft_block.reg_stage.w_input_regs[25]
.sym 25899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[3]
.sym 25905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25906 fft_block.reg_stage.w_input_regs[90]
.sym 25907 fft_block.reg_stage.w_input_regs[26]
.sym 25911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[0]
.sym 25916 fft_block.reg_stage.w_input_regs[89]
.sym 25917 fft_block.reg_stage.w_input_regs[24]
.sym 25918 fft_block.reg_stage.w_input_regs[88]
.sym 25919 fft_block.reg_stage.w_input_regs[25]
.sym 25920 fft_block.start_calc_$glb_ce
.sym 25921 CLK$SB_IO_IN_$glb_clk
.sym 25924 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 25925 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 25926 fft_block.reg_stage.w_input_regs[65]
.sym 25927 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 25929 fft_block.reg_stage.w_input_regs[67]
.sym 25935 fft_block.reg_stage.w_input_regs[92]
.sym 25936 w_fft_out[8]
.sym 25937 fft_block.w_fft_in[11]
.sym 25939 fft_block.w_fft_in[9]
.sym 25940 w_fft_out[2]
.sym 25943 w_fft_out[24]
.sym 25945 fft_block.w_fft_in[1]
.sym 25946 fft_block.w_fft_in[8]
.sym 25954 fft_block.reg_stage.w_index_out[2]
.sym 25973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 25980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25996 $nextpnr_ICESTORM_LC_1$O
.sym 25998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 26002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 26041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 26048 w_fft_out[75]
.sym 26049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26051 w_fft_out[74]
.sym 26052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26055 fft_block.start_calc
.sym 26056 fft_block.start_calc
.sym 26061 fft_block.reg_stage.w_input_regs[65]
.sym 26062 fft_block.w_fft_in[10]
.sym 26067 fft_block.counter_N[2]
.sym 26068 w_fft_out[90]
.sym 26070 fft_block.reg_stage.w_index_out[1]
.sym 26071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 26073 fft_block.reg_stage.w_input_regs[3]
.sym 26076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 26078 fft_block.w_fft_in[8]
.sym 26082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 26089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 26090 fft_block.reg_stage.w_input_regs[65]
.sym 26091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 26094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 26095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 26096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 26097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 26098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 26104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 26113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 26114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 26119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 26121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 26123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 26125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 26127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 26129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 26131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 26133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 26135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 26137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 26140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 26141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 26143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 26145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 26147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 26149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 26151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 26153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 26156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 26157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 26158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 26159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 26162 fft_block.reg_stage.w_input_regs[65]
.sym 26166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 26167 CLK$SB_IO_IN_$glb_clk
.sym 26169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 26170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 26172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 26173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 26176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 26184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 26185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 26186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 26188 fft_block.w_fft_in[0]
.sym 26191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 26192 w_fft_out[75]
.sym 26195 w_fft_out[84]
.sym 26196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 26198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 26199 w_fft_out[74]
.sym 26202 w_fft_out[79]
.sym 26210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 26213 fft_block.reg_stage.w_input_regs[2]
.sym 26222 fft_block.reg_stage.w_input_regs[66]
.sym 26225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 26232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 26235 fft_block.reg_stage.w_input_regs[68]
.sym 26239 fft_block.reg_stage.w_input_regs[69]
.sym 26244 fft_block.reg_stage.w_input_regs[66]
.sym 26250 fft_block.reg_stage.w_input_regs[68]
.sym 26257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 26261 fft_block.reg_stage.w_input_regs[66]
.sym 26262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26263 fft_block.reg_stage.w_input_regs[2]
.sym 26270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 26276 fft_block.reg_stage.w_input_regs[69]
.sym 26279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26280 fft_block.reg_stage.w_input_regs[2]
.sym 26282 fft_block.reg_stage.w_input_regs[66]
.sym 26288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 26289 fft_block.start_calc_$glb_ce
.sym 26290 CLK$SB_IO_IN_$glb_clk
.sym 26292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26293 fft_block.reg_stage.w_input_regs[3]
.sym 26294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 26306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 26307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 26309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 26312 w_fft_out[1]
.sym 26314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 26315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 26316 fft_block.reg_stage.w_input_regs[15]
.sym 26318 fft_block.reg_stage.w_input_regs[7]
.sym 26321 fft_block.reg_stage.w_input_regs[68]
.sym 26322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26324 fft_block.reg_stage.w_input_regs[5]
.sym 26325 fft_block.reg_stage.w_input_regs[69]
.sym 26327 fft_block.stage[1]
.sym 26341 fft_block.w_fft_in[9]
.sym 26342 fft_block.reg_stage.w_index_out[1]
.sym 26344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 26347 fft_block.w_fft_in[2]
.sym 26353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 26356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26361 fft_block.reg_stage.w_index_out[2]
.sym 26364 fft_block.reg_stage.w_index_out[0]
.sym 26372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 26375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 26381 fft_block.w_fft_in[9]
.sym 26391 fft_block.w_fft_in[2]
.sym 26408 fft_block.reg_stage.w_index_out[2]
.sym 26409 fft_block.reg_stage.w_index_out[1]
.sym 26411 fft_block.reg_stage.w_index_out[0]
.sym 26412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26413 CLK$SB_IO_IN_$glb_clk
.sym 26415 fft_block.reg_stage.w_input_regs[14]
.sym 26417 fft_block.reg_stage.w_input_regs[5]
.sym 26418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26419 fft_block.reg_stage.w_input_regs[4]
.sym 26420 fft_block.reg_stage.w_input_regs[6]
.sym 26421 fft_block.reg_stage.w_input_regs[15]
.sym 26422 fft_block.reg_stage.w_input_regs[7]
.sym 26424 fft_block.w_fft_in[13]
.sym 26427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 26428 fft_block.w_fft_in[11]
.sym 26429 w_fft_out[11]
.sym 26431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 26432 fft_block.w_fft_in[13]
.sym 26435 fft_block.w_fft_in[2]
.sym 26436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 26437 fft_block.w_fft_in[3]
.sym 26441 fft_block.w_fft_in[14]
.sym 26446 fft_block.reg_stage.w_index_out[2]
.sym 26450 fft_block.reg_stage.w_index_out[0]
.sym 26460 fft_block.reg_stage.w_input_regs[75]
.sym 26467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26468 fft_block.w_fft_in[12]
.sym 26472 fft_block.reg_stage.w_input_regs[70]
.sym 26477 fft_block.reg_stage.w_input_regs[78]
.sym 26484 fft_block.w_fft_in[13]
.sym 26489 fft_block.reg_stage.w_input_regs[70]
.sym 26497 fft_block.w_fft_in[12]
.sym 26509 fft_block.w_fft_in[13]
.sym 26527 fft_block.reg_stage.w_input_regs[75]
.sym 26531 fft_block.reg_stage.w_input_regs[78]
.sym 26535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26536 CLK$SB_IO_IN_$glb_clk
.sym 26538 fft_block.reg_stage.w_input_regs[70]
.sym 26540 fft_block.reg_stage.w_input_regs[68]
.sym 26541 fft_block.reg_stage.w_input_regs[71]
.sym 26542 fft_block.reg_stage.w_input_regs[69]
.sym 26543 fft_block.reg_stage.w_input_regs[78]
.sym 26544 fft_block.reg_stage.w_input_regs[79]
.sym 26557 fft_block.w_fft_in[5]
.sym 26561 fft_block.reg_stage.w_input_regs[5]
.sym 26563 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 26564 fft_block.w_fft_in[7]
.sym 26566 fft_block.state_SB_DFFESR_Q_R
.sym 26568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 26572 fft_block.sel_in_SB_DFFE_Q_E
.sym 26573 fft_block.reg_stage.w_index_out[1]
.sym 26581 fft_block.w_fft_in[11]
.sym 26582 fft_block.reg_stage.w_input_regs[13]
.sym 26583 fft_block.reg_stage.w_input_regs[4]
.sym 26585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 26587 fft_block.w_fft_in[12]
.sym 26590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 26596 fft_block.w_fft_in[13]
.sym 26597 fft_block.reg_stage.w_input_regs[77]
.sym 26612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 26618 fft_block.reg_stage.w_input_regs[13]
.sym 26620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26621 fft_block.reg_stage.w_input_regs[77]
.sym 26625 fft_block.w_fft_in[13]
.sym 26633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 26638 fft_block.w_fft_in[11]
.sym 26650 fft_block.reg_stage.w_input_regs[4]
.sym 26654 fft_block.w_fft_in[12]
.sym 26658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26659 CLK$SB_IO_IN_$glb_clk
.sym 26664 fft_block.reg_stage.w_index_out[2]
.sym 26666 fft_block.reg_stage.w_index_out[0]
.sym 26674 fft_block.reg_stage.w_input_regs[79]
.sym 26676 fft_block.reg_stage.w_input_regs[71]
.sym 26677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26680 fft_block.reg_stage.w_input_regs[70]
.sym 26683 fft_block.w_fft_in[12]
.sym 26684 fft_block.reg_stage.w_input_regs[68]
.sym 26691 fft_block.w_fft_in[15]
.sym 26693 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 26696 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 26706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 26709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 26712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 26714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 26729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 26738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 26760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 26771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 26779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 26781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 26782 CLK$SB_IO_IN_$glb_clk
.sym 26786 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 26787 fft_block.sel_in
.sym 26788 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 26789 fft_block.reg_stage.w_index_out[1]
.sym 26790 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 26796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 26799 fft_block.reg_stage.w_index_out[2]
.sym 26802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 26805 fft_block.w_fft_in[11]
.sym 26806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 26811 PIN_21$SB_IO_OUT
.sym 26813 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 26818 insert_data
.sym 26819 fft_block.stage[1]
.sym 26825 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 26827 fft_block.state_SB_DFFESR_Q_E
.sym 26828 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 26829 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 26830 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 26833 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 26838 fft_block.state_SB_DFFESR_Q_R
.sym 26842 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 26843 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 26845 insert_data
.sym 26849 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 26861 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 26865 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 26870 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 26871 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 26876 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 26877 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 26883 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 26884 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 26885 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 26888 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 26889 insert_data
.sym 26890 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 26891 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 26901 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 26902 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 26904 fft_block.state_SB_DFFESR_Q_E
.sym 26905 CLK$SB_IO_IN_$glb_clk
.sym 26906 fft_block.state_SB_DFFESR_Q_R
.sym 26907 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 26908 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[1]
.sym 26909 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 26910 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 26911 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 26912 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 26913 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 26914 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 26922 fft_block.sel_in
.sym 26923 fft_block.state_SB_DFFESR_Q_E
.sym 26928 insert_data
.sym 26931 fft_block.stage[0]
.sym 26934 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 26942 fft_block.start_calc
.sym 26948 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 26949 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 26950 fft_block.fft_finish_SB_DFFE_Q_E
.sym 26951 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 26956 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 26957 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 26959 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 26964 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 26968 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 26969 fft_block.stage[1]
.sym 26970 fft_block.stage[0]
.sym 26973 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 26974 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 26976 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 26977 fft_block.stage[1]
.sym 26978 insert_data
.sym 26981 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 26982 insert_data
.sym 26983 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 26984 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 26988 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 26990 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 26993 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 26994 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 26995 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 26996 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 26999 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 27000 fft_block.stage[0]
.sym 27001 fft_block.stage[1]
.sym 27005 fft_block.stage[0]
.sym 27006 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 27007 fft_block.stage[1]
.sym 27008 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 27011 insert_data
.sym 27012 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 27013 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 27014 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 27017 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 27018 fft_block.stage[1]
.sym 27019 fft_block.stage[0]
.sym 27020 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 27025 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 27027 fft_block.fft_finish_SB_DFFE_Q_E
.sym 27028 CLK$SB_IO_IN_$glb_clk
.sym 27032 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 27035 fft_block.stage[1]
.sym 27036 fft_block.stage[0]
.sym 27037 fft_block.stage_SB_DFFESR_Q_R
.sym 27043 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 27044 fft_block.counter_N_SB_DFFESR_Q_E
.sym 27047 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 27050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 27054 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 27063 fft_block.sel_in_SB_DFFE_Q_E
.sym 27073 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 27094 fft_block.stage_SB_DFFESR_Q_R
.sym 27124 fft_block.stage_SB_DFFESR_Q_R
.sym 27150 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 27151 CLK$SB_IO_IN_$glb_clk
.sym 27168 insert_data
.sym 27173 fft_block.start_calc
.sym 27174 fft_block.sel_in_SB_DFFE_Q_E
.sym 28628 fft_block.reg_stage.w_input_regs[23]
.sym 28650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 28655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 28663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 28665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 28668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 28675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 28676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 28687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 28688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 28693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 28696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 28699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 28700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 28701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 28714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 28723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 28725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 28727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 28728 CLK$SB_IO_IN_$glb_clk
.sym 28729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 28748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 28750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 28752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 28791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 28796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 28815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 28817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 28819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 28824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 28825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 28834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 28837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 28856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 28859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 28862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 28865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 28869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 28870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 28871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 28876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 28880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 28881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 28883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 28887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 28890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 28891 CLK$SB_IO_IN_$glb_clk
.sym 28892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 28909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 28915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 28928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 28939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 28941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 28950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 28961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 28976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 28987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 29004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 29013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 29014 CLK$SB_IO_IN_$glb_clk
.sym 29032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 29036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 29058 fft_block.reg_stage.w_input_regs[20]
.sym 29059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 29060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 29062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 29063 fft_block.reg_stage.w_input_regs[21]
.sym 29067 fft_block.reg_stage.w_input_regs[19]
.sym 29069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 29071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 29074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 29079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 29097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 29098 fft_block.reg_stage.w_input_regs[20]
.sym 29102 fft_block.reg_stage.w_input_regs[21]
.sym 29103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 29110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 29115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 29116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29117 fft_block.reg_stage.w_input_regs[19]
.sym 29120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 29123 fft_block.reg_stage.w_input_regs[21]
.sym 29128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29129 fft_block.reg_stage.w_input_regs[19]
.sym 29132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 29133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 29134 fft_block.reg_stage.w_input_regs[20]
.sym 29136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 29137 CLK$SB_IO_IN_$glb_clk
.sym 29152 fft_block.reg_stage.w_input_regs[20]
.sym 29153 fft_block.reg_stage.w_input_regs[19]
.sym 29159 fft_block.reg_stage.w_input_regs[21]
.sym 29160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 29161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 29166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 29172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29188 fft_block.reg_stage.w_input_regs[87]
.sym 29189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29212 $nextpnr_ICESTORM_LC_61$O
.sym 29215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 29220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 29227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 29230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 29233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29234 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 29236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 29239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 29242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 29245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 29248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 29251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 29257 fft_block.reg_stage.w_input_regs[87]
.sym 29258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 29272 w_fft_out[84]
.sym 29278 fft_block.reg_stage.w_c_in[1]
.sym 29279 $PACKER_VCC_NET
.sym 29282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 29289 fft_block.reg_stage.w_input_regs[23]
.sym 29294 w_fft_out[82]
.sym 29305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 29306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 29310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29312 fft_block.reg_stage.w_input_regs[86]
.sym 29313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 29314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 29318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 29320 fft_block.reg_stage.w_input_regs[81]
.sym 29321 fft_block.reg_stage.w_input_regs[84]
.sym 29326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 29332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29333 fft_block.reg_stage.w_input_regs[82]
.sym 29336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 29338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 29343 fft_block.reg_stage.w_input_regs[84]
.sym 29351 fft_block.reg_stage.w_input_regs[82]
.sym 29354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 29356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 29361 fft_block.reg_stage.w_input_regs[81]
.sym 29367 fft_block.reg_stage.w_input_regs[86]
.sym 29375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 29382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 29383 CLK$SB_IO_IN_$glb_clk
.sym 29412 fft_block.reg_stage.w_input_regs[18]
.sym 29414 fft_block.reg_stage.w_input_regs[22]
.sym 29420 fft_block.reg_stage.w_input_regs[21]
.sym 29436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 29444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 29449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 29479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 29503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 29505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 29506 CLK$SB_IO_IN_$glb_clk
.sym 29524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 29538 fft_block.reg_stage.w_index_out[0]
.sym 29539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29542 fft_block.w_fft_in[6]
.sym 29550 fft_block.w_fft_in[2]
.sym 29551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29554 fft_block.w_fft_in[5]
.sym 29555 fft_block.w_fft_in[1]
.sym 29556 fft_block.w_fft_in[3]
.sym 29557 fft_block.w_fft_in[0]
.sym 29568 fft_block.w_fft_in[6]
.sym 29570 fft_block.w_fft_in[4]
.sym 29571 fft_block.w_fft_in[14]
.sym 29585 fft_block.w_fft_in[6]
.sym 29589 fft_block.w_fft_in[1]
.sym 29594 fft_block.w_fft_in[14]
.sym 29602 fft_block.w_fft_in[5]
.sym 29607 fft_block.w_fft_in[4]
.sym 29612 fft_block.w_fft_in[3]
.sym 29621 fft_block.w_fft_in[0]
.sym 29626 fft_block.w_fft_in[2]
.sym 29628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29629 CLK$SB_IO_IN_$glb_clk
.sym 29644 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 29645 fft_block.reg_stage.w_input_regs[19]
.sym 29649 fft_block.reg_stage.w_index_out[2]
.sym 29653 fft_block.reg_stage.w_input_regs[20]
.sym 29654 fft_block.reg_stage.w_c_in[0]
.sym 29656 fft_block.w_fft_in[4]
.sym 29674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29677 fft_block.w_fft_in[9]
.sym 29684 fft_block.reg_stage.w_index_out[2]
.sym 29688 fft_block.w_fft_in[8]
.sym 29689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29692 fft_block.reg_stage.w_index_out[1]
.sym 29698 fft_block.reg_stage.w_index_out[0]
.sym 29711 fft_block.reg_stage.w_index_out[2]
.sym 29712 fft_block.reg_stage.w_index_out[1]
.sym 29713 fft_block.reg_stage.w_index_out[0]
.sym 29720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29729 fft_block.w_fft_in[8]
.sym 29749 fft_block.w_fft_in[9]
.sym 29751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29752 CLK$SB_IO_IN_$glb_clk
.sym 29763 fft_block.reg_stage.w_index_out[2]
.sym 29764 fft_block.reg_stage.w_index_out[2]
.sym 29768 fft_block.reg_stage.w_input_regs[82]
.sym 29769 fft_block.w_fft_in[1]
.sym 29770 fft_block.reg_stage.w_input_regs[84]
.sym 29771 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 29773 fft_block.reg_stage.w_c_in[1]
.sym 29774 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 29775 fft_block.reg_stage.w_c_in[7]
.sym 29780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29781 w_fft_out[2]
.sym 29782 w_fft_out[82]
.sym 29785 fft_block.reg_stage.w_index_out[0]
.sym 29787 w_fft_out[26]
.sym 29788 fft_block.reg_stage.w_input_regs[23]
.sym 29799 fft_block.reg_stage.w_input_regs[92]
.sym 29800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29810 fft_block.w_fft_in[7]
.sym 29813 fft_block.w_fft_in[15]
.sym 29814 fft_block.reg_stage.w_input_regs[28]
.sym 29822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29835 fft_block.w_fft_in[7]
.sym 29853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29854 fft_block.reg_stage.w_input_regs[92]
.sym 29855 fft_block.reg_stage.w_input_regs[28]
.sym 29861 fft_block.w_fft_in[15]
.sym 29874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29875 CLK$SB_IO_IN_$glb_clk
.sym 29889 fft_block.reg_stage.w_input_regs[87]
.sym 29890 fft_block.w_fft_in[14]
.sym 29891 fft_block.reg_stage.w_input_regs[31]
.sym 29892 fft_block.w_fft_in[12]
.sym 29893 fft_block.reg_stage.w_input_regs[23]
.sym 29894 fft_block.w_fft_in[9]
.sym 29897 fft_block.reg_stage.w_input_regs[29]
.sym 29898 fft_block.reg_stage.w_c_in[3]
.sym 29899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29907 fft_block.w_fft_in[1]
.sym 29923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29924 fft_block.reg_stage.w_input_regs[67]
.sym 29925 fft_block.reg_stage.w_input_regs[28]
.sym 29926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29927 fft_block.reg_stage.w_input_regs[27]
.sym 29928 fft_block.reg_stage.w_input_regs[3]
.sym 29931 fft_block.reg_stage.w_input_regs[92]
.sym 29942 fft_block.reg_stage.w_input_regs[91]
.sym 29947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29965 fft_block.reg_stage.w_input_regs[27]
.sym 29966 fft_block.reg_stage.w_input_regs[91]
.sym 29975 fft_block.reg_stage.w_input_regs[92]
.sym 29977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29978 fft_block.reg_stage.w_input_regs[28]
.sym 29981 fft_block.reg_stage.w_input_regs[91]
.sym 29983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29984 fft_block.reg_stage.w_input_regs[27]
.sym 29993 fft_block.reg_stage.w_input_regs[3]
.sym 29995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29996 fft_block.reg_stage.w_input_regs[67]
.sym 29997 fft_block.start_calc_$glb_ce
.sym 29998 CLK$SB_IO_IN_$glb_clk
.sym 30013 fft_block.reg_stage.w_index_out[1]
.sym 30014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 30016 fft_block.reg_stage.w_input_regs[3]
.sym 30017 fft_block.w_fft_in[8]
.sym 30019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30022 w_fft_out[27]
.sym 30023 fft_block.w_fft_in[7]
.sym 30027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 30030 fft_block.reg_stage.w_index_out[0]
.sym 30033 w_fft_out[75]
.sym 30034 fft_block.w_fft_in[6]
.sym 30043 w_fft_out[26]
.sym 30044 fft_block.counter_N[1]
.sym 30045 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 30046 w_fft_out[74]
.sym 30051 fft_block.counter_N[2]
.sym 30052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30053 fft_block.counter_N[0]
.sym 30054 w_fft_out[90]
.sym 30056 fft_block.w_fft_in[3]
.sym 30059 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 30063 w_fft_out[10]
.sym 30067 fft_block.w_fft_in[1]
.sym 30080 fft_block.counter_N[0]
.sym 30081 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 30082 fft_block.counter_N[1]
.sym 30083 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 30086 w_fft_out[90]
.sym 30087 fft_block.counter_N[2]
.sym 30088 w_fft_out[26]
.sym 30092 fft_block.w_fft_in[1]
.sym 30098 w_fft_out[10]
.sym 30099 w_fft_out[74]
.sym 30101 fft_block.counter_N[2]
.sym 30110 fft_block.w_fft_in[3]
.sym 30120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30121 CLK$SB_IO_IN_$glb_clk
.sym 30135 w_fft_out[74]
.sym 30138 fft_block.counter_N[1]
.sym 30140 w_fft_out[9]
.sym 30141 fft_block.counter_N[0]
.sym 30142 fft_block.w_fft_in[15]
.sym 30145 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 30146 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 30149 fft_block.sel_in
.sym 30152 fft_block.w_fft_in[4]
.sym 30153 fft_block.sel_in
.sym 30156 fft_block.reg_stage.w_input_regs[67]
.sym 30164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 30166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 30168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30170 fft_block.reg_stage.w_input_regs[67]
.sym 30172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 30173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 30174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 30177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 30178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 30180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 30187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 30188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 30195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 30197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 30200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 30204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 30209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 30210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 30212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 30221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 30222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 30223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 30224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 30228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 30229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 30230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30233 fft_block.reg_stage.w_input_regs[67]
.sym 30243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 30244 CLK$SB_IO_IN_$glb_clk
.sym 30258 fft_block.w_fft_in[0]
.sym 30261 fft_block.w_fft_in[2]
.sym 30262 fft_block.w_fft_in[3]
.sym 30266 w_fft_out[65]
.sym 30269 w_fft_out[25]
.sym 30270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30277 fft_block.reg_stage.w_index_out[0]
.sym 30281 fft_block.sel_in
.sym 30287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 30289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 30290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 30294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 30296 fft_block.reg_stage.w_input_regs[3]
.sym 30301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 30305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 30306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 30310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 30313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 30316 fft_block.reg_stage.w_input_regs[67]
.sym 30321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 30326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 30328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 30329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 30338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 30344 fft_block.reg_stage.w_input_regs[67]
.sym 30345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30346 fft_block.reg_stage.w_input_regs[3]
.sym 30350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 30351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 30357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 30362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 30363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 30364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 30365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 30366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 30367 CLK$SB_IO_IN_$glb_clk
.sym 30386 fft_block.w_fft_in[14]
.sym 30387 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 30394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 30398 fft_block.reg_stage.w_input_regs[14]
.sym 30399 fft_block.reg_stage.w_input_regs[71]
.sym 30403 fft_block.reg_stage.w_input_regs[3]
.sym 30411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 30412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 30415 fft_block.w_fft_in[3]
.sym 30417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 30419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 30426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 30441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 30443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 30445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 30451 fft_block.w_fft_in[3]
.sym 30455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 30458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 30486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 30487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 30488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30490 CLK$SB_IO_IN_$glb_clk
.sym 30504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 30510 w_fft_out[76]
.sym 30516 fft_block.w_fft_in[5]
.sym 30517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30518 fft_block.w_fft_in[6]
.sym 30520 fft_block.sel_in
.sym 30524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 30526 fft_block.reg_stage.w_index_out[0]
.sym 30535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30540 fft_block.w_fft_in[15]
.sym 30541 fft_block.w_fft_in[5]
.sym 30544 fft_block.w_fft_in[6]
.sym 30545 fft_block.w_fft_in[7]
.sym 30551 fft_block.reg_stage.w_index_out[0]
.sym 30552 fft_block.w_fft_in[14]
.sym 30555 fft_block.reg_stage.w_index_out[2]
.sym 30556 fft_block.reg_stage.w_index_out[1]
.sym 30563 fft_block.w_fft_in[4]
.sym 30567 fft_block.w_fft_in[14]
.sym 30581 fft_block.w_fft_in[5]
.sym 30585 fft_block.reg_stage.w_index_out[2]
.sym 30586 fft_block.reg_stage.w_index_out[1]
.sym 30587 fft_block.reg_stage.w_index_out[0]
.sym 30591 fft_block.w_fft_in[4]
.sym 30599 fft_block.w_fft_in[6]
.sym 30603 fft_block.w_fft_in[15]
.sym 30608 fft_block.w_fft_in[7]
.sym 30612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30613 CLK$SB_IO_IN_$glb_clk
.sym 30623 fft_block.reg_stage.w_input_regs[4]
.sym 30628 fft_block.counter_N[0]
.sym 30629 fft_block.reg_stage.w_input_regs[6]
.sym 30632 w_fft_out[84]
.sym 30633 fft_block.w_fft_in[7]
.sym 30636 fft_block.w_fft_in[15]
.sym 30637 w_fft_out[79]
.sym 30642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30645 fft_block.sel_in
.sym 30649 fft_block.w_fft_in[4]
.sym 30650 fft_block.reg_stage.w_index_out[2]
.sym 30656 fft_block.w_fft_in[4]
.sym 30662 fft_block.w_fft_in[14]
.sym 30667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30674 fft_block.w_fft_in[15]
.sym 30675 fft_block.w_fft_in[7]
.sym 30676 fft_block.w_fft_in[5]
.sym 30678 fft_block.w_fft_in[6]
.sym 30691 fft_block.w_fft_in[6]
.sym 30703 fft_block.w_fft_in[4]
.sym 30709 fft_block.w_fft_in[7]
.sym 30715 fft_block.w_fft_in[5]
.sym 30720 fft_block.w_fft_in[14]
.sym 30725 fft_block.w_fft_in[15]
.sym 30735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30736 CLK$SB_IO_IN_$glb_clk
.sym 30747 w_fft_out[84]
.sym 30751 fft_block.reg_stage.w_input_regs[15]
.sym 30752 fft_block.reg_stage.w_input_regs[78]
.sym 30753 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 30755 fft_block.reg_stage.w_input_regs[7]
.sym 30756 w_fft_out[6]
.sym 30757 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 30758 w_fft_out[12]
.sym 30760 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[3]
.sym 30764 fft_block.reg_stage.w_index_out[0]
.sym 30765 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 30772 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 30773 fft_block.sel_in
.sym 30789 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 30793 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 30798 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 30804 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 30810 fft_block.stage[1]
.sym 30831 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 30832 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 30833 fft_block.stage[1]
.sym 30842 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 30844 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 30845 fft_block.stage[1]
.sym 30870 w_fft_out[52]
.sym 30875 fft_block.reg_stage.w_index_out[0]
.sym 30878 fft_block.start_calc
.sym 30881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 30884 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 30885 $PACKER_VCC_NET
.sym 30887 fft_block.reg_stage.w_index_out[1]
.sym 30889 fft_block.stage_SB_DFFESR_Q_R
.sym 30891 $PACKER_VCC_NET
.sym 30904 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 30905 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 30906 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 30909 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 30910 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 30911 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[1]
.sym 30913 fft_block.sel_in_SB_DFFE_Q_E
.sym 30915 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 30917 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 30920 fft_block.stage[1]
.sym 30922 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 30925 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 30930 fft_block.stage[0]
.sym 30932 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 30934 $nextpnr_ICESTORM_LC_46$O
.sym 30936 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 30940 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 30942 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 30947 fft_block.stage[1]
.sym 30948 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 30949 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 30950 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 30956 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 30959 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 30960 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 30961 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 30965 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 30966 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 30967 fft_block.stage[0]
.sym 30968 fft_block.stage[1]
.sym 30971 fft_block.stage[1]
.sym 30972 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 30973 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[1]
.sym 30974 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 30981 fft_block.sel_in_SB_DFFE_Q_E
.sym 30982 CLK$SB_IO_IN_$glb_clk
.sym 30993 w_fft_out[54]
.sym 31001 fft_block.w_fft_in[7]
.sym 31004 fft_block.sel_in
.sym 31005 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 31011 fft_block.sel_in
.sym 31025 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 31027 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 31029 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 31030 fft_block.stage[1]
.sym 31031 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 31033 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 31035 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 31037 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 31039 fft_block.stage[0]
.sym 31042 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[1]
.sym 31045 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 31047 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 31051 $PACKER_VCC_NET
.sym 31061 fft_block.stage[0]
.sym 31064 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 31066 fft_block.stage[0]
.sym 31067 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 31071 fft_block.stage[0]
.sym 31072 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 31073 $PACKER_VCC_NET
.sym 31076 fft_block.stage[0]
.sym 31077 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 31078 fft_block.stage[1]
.sym 31079 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 31083 fft_block.stage[1]
.sym 31085 fft_block.stage[0]
.sym 31089 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 31095 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 31097 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 31100 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[1]
.sym 31101 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 31102 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 31103 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 31125 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 31150 fft_block.sel_in_SB_DFFE_Q_E
.sym 31153 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 31156 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 31157 $PACKER_VCC_NET
.sym 31161 fft_block.stage_SB_DFFESR_Q_R
.sym 31163 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 31180 $nextpnr_ICESTORM_LC_71$O
.sym 31182 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 31186 $nextpnr_ICESTORM_LC_72$I3
.sym 31188 $PACKER_VCC_NET
.sym 31189 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 31196 $nextpnr_ICESTORM_LC_72$I3
.sym 31213 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 31218 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 31226 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 31227 fft_block.sel_in_SB_DFFE_Q_E
.sym 31228 CLK$SB_IO_IN_$glb_clk
.sym 31229 fft_block.stage_SB_DFFESR_Q_R
.sym 31242 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 31246 PIN_21$SB_IO_OUT
.sym 31250 insert_data
.sym 32683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 32684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 32685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 32687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 32688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 32689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 32761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 32762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 32763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 32764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 32765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 32766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 32842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 32845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 32897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[5]
.sym 32898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[1]
.sym 32899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[0]
.sym 32900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 32902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[2]
.sym 32903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 32904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[4]
.sym 32948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 32953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 32956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 32958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 32999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 33000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 33001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 33002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 33003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 33004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 33005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 33006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 33046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 33055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 33063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 33108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 33143 fft_block.reg_stage.w_cms_in[7]
.sym 33147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 33149 fft_block.reg_stage.w_cps_in[4]
.sym 33154 fft_block.reg_stage.w_cps_in[0]
.sym 33158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 33165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 33203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 33204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 33205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 33206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 33207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 33208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 33209 w_fft_out[95]
.sym 33210 w_fft_out[90]
.sym 33249 fft_block.reg_stage.w_cps_in[7]
.sym 33251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 33305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 33306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 33307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 33309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 33310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 33347 w_fft_out[89]
.sym 33360 w_fft_out[80]
.sym 33365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 33366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 33407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 33408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 33409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 33410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 33411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 33453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 33459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33463 fft_block.reg_stage.w_input_regs[81]
.sym 33465 fft_block.reg_stage.w_index_out[0]
.sym 33509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 33510 fft_block.reg_stage.w_input_regs[82]
.sym 33511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 33512 fft_block.reg_stage.w_input_regs[86]
.sym 33513 fft_block.reg_stage.w_input_regs[83]
.sym 33514 fft_block.reg_stage.w_input_regs[84]
.sym 33515 fft_block.reg_stage.w_input_regs[85]
.sym 33516 fft_block.reg_stage.w_input_regs[81]
.sym 33554 fft_block.reg_stage.w_index_out[0]
.sym 33563 fft_block.w_fft_in[13]
.sym 33566 fft_block.w_fft_in[4]
.sym 33568 fft_block.reg_stage.w_index_out[1]
.sym 33569 fft_block.reg_stage.w_input_regs[91]
.sym 33611 fft_block.reg_stage.w_input_regs[95]
.sym 33612 fft_block.reg_stage.w_input_regs[91]
.sym 33615 fft_block.reg_stage.w_input_regs[87]
.sym 33616 fft_block.reg_stage.w_input_regs[93]
.sym 33617 fft_block.reg_stage.w_input_regs[92]
.sym 33618 fft_block.reg_stage.w_input_regs[94]
.sym 33655 fft_block.reg_stage.w_input_regs[21]
.sym 33659 fft_block.reg_stage.w_input_regs[22]
.sym 33661 fft_block.reg_stage.w_cms_in[0]
.sym 33663 fft_block.reg_stage.w_cps_in[8]
.sym 33664 fft_block.reg_stage.w_cps_in[7]
.sym 33666 w_fft_out[16]
.sym 33667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 33673 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 33715 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 33718 w_fft_out[72]
.sym 33720 w_fft_out[73]
.sym 33758 fft_block.reg_stage.w_cps_in[0]
.sym 33759 w_fft_out[29]
.sym 33764 fft_block.reg_stage.w_index_out[0]
.sym 33768 w_fft_out[80]
.sym 33771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 33773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 33778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 33815 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[0]
.sym 33816 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_2_I0[1]
.sym 33817 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[0]
.sym 33818 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[2]
.sym 33819 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 33820 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_2_I0[0]
.sym 33821 w_fft_out[64]
.sym 33822 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[1]
.sym 33854 w_fft_out[72]
.sym 33859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 33862 w_fft_out[73]
.sym 33863 spi_out.send_data[2]
.sym 33866 fft_block.sel_in
.sym 33867 fft_block.sel_in
.sym 33871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 33872 fft_block.reg_stage.w_index_out[0]
.sym 33874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 33876 w_fft_out[66]
.sym 33877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 33878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 33917 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3[1]
.sym 33918 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 33919 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[3]
.sym 33920 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0[0]
.sym 33921 fft_block.w_fft_in[0]
.sym 33922 fft_block.w_fft_in[3]
.sym 33923 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[0]
.sym 33924 w_fft_out[65]
.sym 33960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 33961 fft_block.sel_in
.sym 33962 w_fft_out[82]
.sym 33963 w_fft_out[26]
.sym 33964 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[1]
.sym 33967 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 33968 spi_out.send_data[0]
.sym 33969 w_fft_out[2]
.sym 33971 fft_block.w_fft_in[5]
.sym 33976 fft_block.reg_stage.w_index_out[1]
.sym 33977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 33978 fft_block.w_fft_in[4]
.sym 33982 fft_block.w_fft_in[13]
.sym 34020 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[2]
.sym 34021 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[3]
.sym 34022 w_fft_out[66]
.sym 34023 w_fft_out[67]
.sym 34024 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 34025 fft_block.w_fft_in[5]
.sym 34026 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 34061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 34065 fft_block.w_fft_in[1]
.sym 34066 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 34067 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 34068 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34076 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 34080 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 34081 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 34083 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 34121 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 34122 w_fft_out[77]
.sym 34123 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[0]
.sym 34124 fft_block.w_fft_in[4]
.sym 34125 w_fft_out[78]
.sym 34126 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[0]
.sym 34127 w_fft_out[76]
.sym 34128 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[0]
.sym 34164 fft_block.w_fft_in[5]
.sym 34165 fft_block.sel_in
.sym 34171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 34173 w_fft_out[75]
.sym 34176 fft_block.reg_stage.w_input_regs[69]
.sym 34180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 34181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 34182 w_fft_out[13]
.sym 34185 addr_count[1]
.sym 34223 w_fft_out[4]
.sym 34224 w_fft_out[3]
.sym 34225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34226 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]
.sym 34227 w_fft_out[5]
.sym 34228 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 34229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34261 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 34265 fft_block.sel_in
.sym 34268 fft_block.w_fft_in[4]
.sym 34269 spi_out.addr[0]
.sym 34273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 34275 spi_out.addr[0]
.sym 34280 fft_block.reg_stage.w_index_out[0]
.sym 34282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 34283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 34288 w_fft_out[69]
.sym 34325 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[3]
.sym 34326 w_fft_out[14]
.sym 34327 w_fft_out[15]
.sym 34328 w_fft_out[13]
.sym 34329 w_fft_out[7]
.sym 34330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34331 w_fft_out[6]
.sym 34332 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]
.sym 34363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 34368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34370 w_fft_out[127]
.sym 34377 fft_block.reg_stage.w_index_out[0]
.sym 34388 fft_block.reg_stage.w_index_out[1]
.sym 34427 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 34428 w_fft_out[70]
.sym 34429 w_fft_out[71]
.sym 34430 w_fft_out[68]
.sym 34431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34432 w_fft_out[69]
.sym 34433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34471 fft_block.reg_stage.w_input_regs[14]
.sym 34472 w_fft_out[12]
.sym 34475 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34477 spi_out.addr[3]
.sym 34478 $PACKER_VCC_NET
.sym 34479 fft_block.reg_stage.w_index_out[1]
.sym 34481 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 34482 fft_block.fill_regs_SB_DFFE_Q_D
.sym 34488 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 34531 addr_count[0]
.sym 34574 fft_block.reg_stage.w_index_out[2]
.sym 34575 fft_block.sel_in
.sym 34576 fft_block.w_fft_in[6]
.sym 34578 spi_out.addr[3]
.sym 34579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34585 addr_count[1]
.sym 34588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 34589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 34633 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 34634 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 34636 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 34637 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 34638 addr_count[1]
.sym 34687 insert_data
.sym 34736 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 34740 insert_data
.sym 34775 fft_block.counter_N[1]
.sym 34778 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 34786 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 34882 insert_data
.sym 36057 CLK$SB_IO_IN
.sym 36100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 36102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 36129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 36130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 36131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 36133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 36136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 36137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 36138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 36139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 36140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 36143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 36163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 36164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 36169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 36171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 36175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 36180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 36182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 36187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 36189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 36192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 36195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 36198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 36201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 36204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 36205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 36208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 36209 CLK$SB_IO_IN_$glb_clk
.sym 36210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 36225 w_fft_out[90]
.sym 36227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 36228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 36231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 36232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 36236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 36237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 36238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 36254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 36267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 36274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 36294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 36299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 36305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 36311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 36317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 36320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 36337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 36343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 36352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 36356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 36363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 36369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 36371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36372 CLK$SB_IO_IN_$glb_clk
.sym 36376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[3]
.sym 36401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 36402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 36403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 36405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 36415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[5]
.sym 36417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 36422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 36425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 36427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 36430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[4]
.sym 36441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 36443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 36451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 36456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 36461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 36467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[5]
.sym 36480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 36484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[4]
.sym 36490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 36494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 36495 CLK$SB_IO_IN_$glb_clk
.sym 36500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[6]
.sym 36503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 36515 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 36527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 36529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 36530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 36541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 36543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[2]
.sym 36545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 36547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[1]
.sym 36548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[0]
.sym 36549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 36561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 36562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 36565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 36579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[0]
.sym 36586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 36591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[2]
.sym 36596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 36602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[1]
.sym 36610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 36616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 36617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36618 CLK$SB_IO_IN_$glb_clk
.sym 36620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 36621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 36626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 36627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 36649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 36651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 36653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 36655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 36662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 36666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 36667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 36672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 36673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 36675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 36693 $nextpnr_ICESTORM_LC_9$O
.sym 36695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 36699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 36702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 36705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 36708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 36711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 36714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 36719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 36723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 36725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 36729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 36732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 36738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 36739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 36743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 36744 w_fft_out[88]
.sym 36745 w_fft_out[92]
.sym 36746 w_fft_out[91]
.sym 36747 w_fft_out[89]
.sym 36748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36749 w_fft_out[94]
.sym 36750 w_fft_out[93]
.sym 36755 w_fft_out[80]
.sym 36764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 36771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 36772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 36773 w_fft_out[90]
.sym 36775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 36776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 36778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 36779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 36785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 36787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 36788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 36789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 36791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 36792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 36793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 36796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 36799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 36800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 36804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 36812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 36816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 36819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 36820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 36822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 36825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 36826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 36828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 36830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 36832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 36834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 36837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 36838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 36840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 36842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 36844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 36846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 36849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 36850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 36853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 36854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 36855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 36856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 36860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 36861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 36862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 36864 CLK$SB_IO_IN_$glb_clk
.sym 36866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36867 w_fft_out[81]
.sym 36868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36869 w_fft_out[86]
.sym 36870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36871 w_fft_out[85]
.sym 36872 w_fft_out[87]
.sym 36873 w_fft_out[83]
.sym 36876 w_fft_out[14]
.sym 36883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 36889 w_fft_out[92]
.sym 36893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 36896 fft_block.w_fft_in[3]
.sym 36897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 36898 w_fft_out[94]
.sym 36899 w_fft_out[95]
.sym 36901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 36910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 36912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 36915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 36919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 36923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 36929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 36932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 36934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 36937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 36942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 36948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 36953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 36955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 36959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 36965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 36970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 36971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 36976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 36979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 36982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 36986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 36987 CLK$SB_IO_IN_$glb_clk
.sym 36990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36994 w_fft_out[19]
.sym 36995 w_fft_out[18]
.sym 37007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37016 w_fft_out[19]
.sym 37019 w_fft_out[85]
.sym 37021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37023 w_fft_out[83]
.sym 37024 fft_block.reg_stage.w_input_regs[86]
.sym 37032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 37033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 37036 fft_block.reg_stage.w_input_regs[85]
.sym 37042 fft_block.reg_stage.w_input_regs[83]
.sym 37050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 37053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 37064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 37070 fft_block.reg_stage.w_input_regs[85]
.sym 37077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 37081 fft_block.reg_stage.w_input_regs[83]
.sym 37090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 37109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 37110 CLK$SB_IO_IN_$glb_clk
.sym 37112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37117 w_fft_out[21]
.sym 37118 w_fft_out[20]
.sym 37119 fft_block.reg_stage.w_c_in[3]
.sym 37131 fft_block.w_fft_in[10]
.sym 37137 fft_block.reg_stage.w_input_regs[92]
.sym 37140 fft_block.w_fft_in[7]
.sym 37143 fft_block.reg_stage.w_c_in[3]
.sym 37144 fft_block.w_fft_in[2]
.sym 37147 fft_block.w_fft_in[11]
.sym 37155 fft_block.w_fft_in[2]
.sym 37158 fft_block.w_fft_in[6]
.sym 37160 fft_block.reg_stage.w_input_regs[94]
.sym 37161 fft_block.reg_stage.w_index_out[0]
.sym 37166 fft_block.reg_stage.w_index_out[2]
.sym 37168 fft_block.w_fft_in[3]
.sym 37171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37172 fft_block.w_fft_in[1]
.sym 37179 fft_block.w_fft_in[4]
.sym 37181 fft_block.reg_stage.w_index_out[1]
.sym 37182 fft_block.w_fft_in[5]
.sym 37189 fft_block.reg_stage.w_input_regs[94]
.sym 37193 fft_block.w_fft_in[2]
.sym 37198 fft_block.reg_stage.w_index_out[2]
.sym 37199 fft_block.reg_stage.w_index_out[0]
.sym 37201 fft_block.reg_stage.w_index_out[1]
.sym 37206 fft_block.w_fft_in[6]
.sym 37212 fft_block.w_fft_in[3]
.sym 37218 fft_block.w_fft_in[4]
.sym 37222 fft_block.w_fft_in[5]
.sym 37230 fft_block.w_fft_in[1]
.sym 37232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37233 CLK$SB_IO_IN_$glb_clk
.sym 37235 w_fft_out[31]
.sym 37237 w_fft_out[28]
.sym 37238 w_fft_out[30]
.sym 37240 w_fft_out[29]
.sym 37241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37246 addr_count[0]
.sym 37261 w_fft_out[90]
.sym 37262 fft_block.reg_stage.w_input_regs[30]
.sym 37263 fft_block.counter_N[0]
.sym 37264 fft_block.w_fft_in[0]
.sym 37265 fft_block.counter_N[2]
.sym 37266 fft_block.w_fft_in[15]
.sym 37267 w_fft_out[20]
.sym 37268 fft_block.w_fft_in[5]
.sym 37269 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]
.sym 37270 w_fft_out[17]
.sym 37278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37280 fft_block.w_fft_in[13]
.sym 37290 fft_block.w_fft_in[15]
.sym 37295 fft_block.w_fft_in[12]
.sym 37300 fft_block.w_fft_in[7]
.sym 37301 fft_block.w_fft_in[14]
.sym 37307 fft_block.w_fft_in[11]
.sym 37312 fft_block.w_fft_in[15]
.sym 37318 fft_block.w_fft_in[11]
.sym 37336 fft_block.w_fft_in[7]
.sym 37340 fft_block.w_fft_in[13]
.sym 37346 fft_block.w_fft_in[12]
.sym 37354 fft_block.w_fft_in[14]
.sym 37355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37356 CLK$SB_IO_IN_$glb_clk
.sym 37358 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 37359 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]
.sym 37360 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[3]
.sym 37361 fft_block.w_fft_in[8]
.sym 37362 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_2_I3[2]
.sym 37363 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[1]
.sym 37364 spi_out.send_data[2]
.sym 37365 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[0]
.sym 37370 fft_block.reg_stage.w_input_regs[95]
.sym 37371 fft_block.reg_stage.w_cms_in[1]
.sym 37373 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 37374 fft_block.reg_stage.w_input_regs[91]
.sym 37383 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 37384 w_fft_out[72]
.sym 37385 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 37386 w_fft_out[94]
.sym 37387 w_fft_out[95]
.sym 37390 fft_block.w_fft_in[0]
.sym 37392 fft_block.w_fft_in[3]
.sym 37393 addr_count[2]
.sym 37411 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 37413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 37414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 37417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 37422 w_fft_out[73]
.sym 37427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 37428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 37445 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 37447 w_fft_out[73]
.sym 37462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 37463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 37474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 37475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 37476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 37477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 37478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 37479 CLK$SB_IO_IN_$glb_clk
.sym 37481 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 37482 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 37483 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 37484 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 37485 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1[1]
.sym 37486 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[0]
.sym 37487 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]
.sym 37488 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[2]
.sym 37496 fft_block.w_fft_in[4]
.sym 37499 w_fft_out[56]
.sym 37504 fft_block.reg_stage.w_index_out[1]
.sym 37505 w_fft_out[93]
.sym 37506 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 37507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 37508 w_fft_out[3]
.sym 37509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37510 w_fft_out[83]
.sym 37511 w_fft_out[85]
.sym 37512 w_fft_out[1]
.sym 37513 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1]
.sym 37514 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0[1]
.sym 37515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 37516 w_fft_out[19]
.sym 37522 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 37523 w_fft_out[0]
.sym 37524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 37525 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 37526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 37527 w_fft_out[80]
.sym 37528 w_fft_out[64]
.sym 37529 w_fft_out[26]
.sym 37530 w_fft_out[16]
.sym 37531 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 37532 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 37533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 37535 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_2_I0[0]
.sym 37536 w_fft_out[82]
.sym 37537 fft_block.counter_N[2]
.sym 37538 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 37539 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_2_I0[1]
.sym 37540 w_fft_out[90]
.sym 37544 w_fft_out[66]
.sym 37546 w_fft_out[74]
.sym 37547 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 37549 fft_block.counter_N[1]
.sym 37550 fft_block.counter_N[0]
.sym 37552 w_fft_out[64]
.sym 37555 fft_block.counter_N[1]
.sym 37556 fft_block.counter_N[0]
.sym 37557 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_2_I0[0]
.sym 37558 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_2_I0[1]
.sym 37561 w_fft_out[16]
.sym 37563 w_fft_out[80]
.sym 37564 fft_block.counter_N[2]
.sym 37567 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 37568 w_fft_out[26]
.sym 37569 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 37570 w_fft_out[74]
.sym 37573 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 37574 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 37575 w_fft_out[82]
.sym 37576 w_fft_out[90]
.sym 37579 fft_block.counter_N[2]
.sym 37580 w_fft_out[82]
.sym 37581 w_fft_out[66]
.sym 37582 fft_block.counter_N[0]
.sym 37585 w_fft_out[64]
.sym 37586 fft_block.counter_N[2]
.sym 37587 w_fft_out[0]
.sym 37591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 37593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 37597 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 37598 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 37599 w_fft_out[16]
.sym 37600 w_fft_out[64]
.sym 37601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 37602 CLK$SB_IO_IN_$glb_clk
.sym 37604 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[1]
.sym 37605 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[3]
.sym 37606 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1]
.sym 37607 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 37608 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[3]
.sym 37609 fft_block.w_fft_in[1]
.sym 37610 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 37611 fft_block.w_fft_in[2]
.sym 37616 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[1]
.sym 37617 w_fft_out[0]
.sym 37618 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 37620 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 37622 w_fft_out[10]
.sym 37624 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[0]
.sym 37625 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[2]
.sym 37626 w_fft_out[0]
.sym 37628 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 37630 fft_block.w_fft_in[3]
.sym 37631 fft_block.w_fft_in[1]
.sym 37632 w_fft_out[117]
.sym 37633 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 37634 fft_block.sel_in
.sym 37635 fft_block.w_fft_in[2]
.sym 37636 fft_block.w_fft_in[7]
.sym 37637 addr_count[0]
.sym 37638 fft_block.w_fft_in[14]
.sym 37639 fft_block.w_fft_in[11]
.sym 37645 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3[1]
.sym 37646 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 37647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 37649 w_fft_out[67]
.sym 37650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 37651 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 37652 fft_block.sel_in
.sym 37653 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[0]
.sym 37654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 37655 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[3]
.sym 37656 addr_count[1]
.sym 37658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 37659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 37660 fft_block.sel_in
.sym 37663 addr_count[2]
.sym 37664 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0[0]
.sym 37667 w_fft_out[3]
.sym 37668 fft_block.counter_N[0]
.sym 37669 addr_count[0]
.sym 37670 w_fft_out[83]
.sym 37671 fft_block.counter_N[2]
.sym 37674 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0[1]
.sym 37675 fft_block.counter_N[1]
.sym 37676 w_fft_out[19]
.sym 37678 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0[1]
.sym 37679 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0[0]
.sym 37680 fft_block.sel_in
.sym 37681 fft_block.counter_N[1]
.sym 37684 fft_block.counter_N[0]
.sym 37685 w_fft_out[67]
.sym 37686 fft_block.counter_N[2]
.sym 37687 w_fft_out[83]
.sym 37690 addr_count[1]
.sym 37691 fft_block.sel_in
.sym 37692 addr_count[2]
.sym 37693 addr_count[0]
.sym 37696 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 37697 w_fft_out[19]
.sym 37698 fft_block.counter_N[2]
.sym 37699 w_fft_out[3]
.sym 37702 fft_block.sel_in
.sym 37703 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[0]
.sym 37704 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 37705 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[3]
.sym 37708 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[3]
.sym 37709 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3[1]
.sym 37714 addr_count[2]
.sym 37716 addr_count[1]
.sym 37717 addr_count[0]
.sym 37720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 37721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 37722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 37723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 37724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 37725 CLK$SB_IO_IN_$glb_clk
.sym 37727 w_fft_out[23]
.sym 37728 w_fft_out[22]
.sym 37729 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[1]
.sym 37730 fft_block.w_fft_in[14]
.sym 37731 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 37732 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[0]
.sym 37733 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[1]
.sym 37734 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 37741 fft_block.w_fft_in[3]
.sym 37742 addr_count[1]
.sym 37744 fft_block.w_fft_in[2]
.sym 37749 fft_block.w_fft_in[0]
.sym 37752 w_fft_out[20]
.sym 37753 w_fft_out[3]
.sym 37754 fft_block.counter_N[0]
.sym 37755 fft_block.w_fft_in[5]
.sym 37756 fft_block.w_fft_in[0]
.sym 37757 fft_block.counter_N[2]
.sym 37758 fft_block.counter_N[0]
.sym 37759 w_fft_out[5]
.sym 37760 fft_block.counter_N[1]
.sym 37761 fft_block.counter_N[1]
.sym 37762 fft_block.w_fft_in[15]
.sym 37768 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[1]
.sym 37769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37770 fft_block.counter_N[0]
.sym 37771 fft_block.counter_N[1]
.sym 37773 w_fft_out[75]
.sym 37775 fft_block.sel_in
.sym 37776 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 37777 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[2]
.sym 37778 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[0]
.sym 37779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 37781 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[0]
.sym 37782 fft_block.counter_N[0]
.sym 37783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 37784 fft_block.counter_N[1]
.sym 37785 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1]
.sym 37786 w_fft_out[19]
.sym 37787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 37788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 37790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 37794 addr_count[2]
.sym 37795 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 37796 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 37797 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 37798 addr_count[1]
.sym 37799 addr_count[0]
.sym 37807 addr_count[1]
.sym 37809 addr_count[2]
.sym 37810 addr_count[0]
.sym 37813 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 37814 w_fft_out[75]
.sym 37815 w_fft_out[19]
.sym 37816 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 37819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 37820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 37822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 37826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 37831 fft_block.counter_N[1]
.sym 37832 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[1]
.sym 37833 fft_block.counter_N[0]
.sym 37834 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[0]
.sym 37837 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[2]
.sym 37838 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 37839 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 37840 fft_block.sel_in
.sym 37843 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1]
.sym 37844 fft_block.counter_N[1]
.sym 37845 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[0]
.sym 37846 fft_block.counter_N[0]
.sym 37847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 37848 CLK$SB_IO_IN_$glb_clk
.sym 37850 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 37851 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 37852 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 37853 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1]
.sym 37854 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 37855 fft_block.w_fft_in[11]
.sym 37856 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 37857 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 37863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37865 fft_block.w_fft_in[14]
.sym 37866 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 37868 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[3]
.sym 37871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 37872 w_fft_out[67]
.sym 37873 w_fft_out[11]
.sym 37874 w_fft_out[111]
.sym 37875 w_fft_out[95]
.sym 37876 fft_block.reg_stage.w_input_regs[68]
.sym 37877 w_fft_out[75]
.sym 37878 fft_block.reg_stage.w_input_regs[70]
.sym 37879 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 37880 addr_count[2]
.sym 37881 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 37882 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37883 w_fft_out[111]
.sym 37884 spi_out.addr[1]
.sym 37894 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 37895 w_fft_out[5]
.sym 37896 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 37898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 37900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 37903 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 37904 fft_block.sel_in
.sym 37906 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 37907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 37911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 37912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 37913 w_fft_out[14]
.sym 37914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 37916 w_fft_out[77]
.sym 37917 fft_block.counter_N[2]
.sym 37918 addr_count[1]
.sym 37919 w_fft_out[78]
.sym 37920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 37921 w_fft_out[13]
.sym 37922 w_fft_out[69]
.sym 37924 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 37925 w_fft_out[13]
.sym 37926 w_fft_out[69]
.sym 37927 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 37930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 37931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 37937 w_fft_out[78]
.sym 37938 w_fft_out[14]
.sym 37939 fft_block.counter_N[2]
.sym 37942 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 37943 addr_count[1]
.sym 37944 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 37945 fft_block.sel_in
.sym 37948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 37950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 37955 w_fft_out[5]
.sym 37956 fft_block.counter_N[2]
.sym 37957 w_fft_out[69]
.sym 37960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 37963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 37966 fft_block.counter_N[2]
.sym 37967 w_fft_out[77]
.sym 37968 w_fft_out[13]
.sym 37970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 37971 CLK$SB_IO_IN_$glb_clk
.sym 37973 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 37974 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 37975 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[0]
.sym 37976 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 37977 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 37978 fft_block.w_fft_in[15]
.sym 37979 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 37980 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 37986 spi_out.addr[1]
.sym 37987 fft_block.w_fft_in[13]
.sym 37988 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 37993 fft_block.w_fft_in[4]
.sym 37994 fft_block.w_fft_in[5]
.sym 37995 w_fft_out[53]
.sym 37996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37997 w_fft_out[103]
.sym 37998 w_fft_out[23]
.sym 37999 w_fft_out[70]
.sym 38000 w_fft_out[22]
.sym 38002 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 38003 fft_block.w_fft_in[11]
.sym 38004 w_fft_out[14]
.sym 38006 w_fft_out[22]
.sym 38007 w_fft_out[3]
.sym 38008 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 38017 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]
.sym 38018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38019 fft_block.reg_stage.w_input_regs[69]
.sym 38020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38021 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]
.sym 38022 w_fft_out[20]
.sym 38026 fft_block.reg_stage.w_input_regs[4]
.sym 38029 fft_block.counter_N[2]
.sym 38030 fft_block.counter_N[1]
.sym 38032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38034 fft_block.reg_stage.w_input_regs[5]
.sym 38036 fft_block.reg_stage.w_input_regs[68]
.sym 38038 fft_block.reg_stage.w_input_regs[70]
.sym 38039 fft_block.counter_N[0]
.sym 38040 fft_block.reg_stage.w_input_regs[6]
.sym 38041 w_fft_out[84]
.sym 38047 fft_block.reg_stage.w_input_regs[5]
.sym 38048 fft_block.reg_stage.w_input_regs[69]
.sym 38049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38053 fft_block.reg_stage.w_input_regs[4]
.sym 38054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38056 fft_block.reg_stage.w_input_regs[68]
.sym 38059 fft_block.reg_stage.w_input_regs[5]
.sym 38061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38062 fft_block.reg_stage.w_input_regs[69]
.sym 38066 w_fft_out[84]
.sym 38067 w_fft_out[20]
.sym 38068 fft_block.counter_N[2]
.sym 38071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38072 fft_block.reg_stage.w_input_regs[6]
.sym 38074 fft_block.reg_stage.w_input_regs[70]
.sym 38077 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]
.sym 38078 fft_block.counter_N[0]
.sym 38079 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]
.sym 38080 fft_block.counter_N[1]
.sym 38083 fft_block.reg_stage.w_input_regs[68]
.sym 38085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38086 fft_block.reg_stage.w_input_regs[4]
.sym 38089 fft_block.reg_stage.w_input_regs[6]
.sym 38090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38091 fft_block.reg_stage.w_input_regs[70]
.sym 38093 fft_block.start_calc_$glb_ce
.sym 38094 CLK$SB_IO_IN_$glb_clk
.sym 38096 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 38097 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 38098 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 38099 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 38100 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[1]
.sym 38101 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 38102 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38103 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[1]
.sym 38116 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 38120 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 38124 addr_count[0]
.sym 38127 fft_block.w_fft_in[7]
.sym 38129 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38130 fft_block.sel_in
.sym 38140 w_fft_out[68]
.sym 38144 fft_block.reg_stage.w_input_regs[14]
.sym 38145 w_fft_out[4]
.sym 38150 w_fft_out[84]
.sym 38151 w_fft_out[12]
.sym 38152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38154 fft_block.reg_stage.w_input_regs[15]
.sym 38155 fft_block.reg_stage.w_input_regs[78]
.sym 38156 fft_block.reg_stage.w_input_regs[7]
.sym 38157 fft_block.reg_stage.w_input_regs[79]
.sym 38158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38159 fft_block.reg_stage.w_input_regs[71]
.sym 38160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38162 fft_block.counter_N[2]
.sym 38164 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 38166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38167 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 38170 w_fft_out[84]
.sym 38171 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 38172 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 38173 w_fft_out[12]
.sym 38177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38178 fft_block.reg_stage.w_input_regs[15]
.sym 38179 fft_block.reg_stage.w_input_regs[79]
.sym 38182 fft_block.reg_stage.w_input_regs[79]
.sym 38183 fft_block.reg_stage.w_input_regs[15]
.sym 38185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38190 fft_block.reg_stage.w_input_regs[14]
.sym 38191 fft_block.reg_stage.w_input_regs[78]
.sym 38194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38196 fft_block.reg_stage.w_input_regs[71]
.sym 38197 fft_block.reg_stage.w_input_regs[7]
.sym 38200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38201 fft_block.reg_stage.w_input_regs[78]
.sym 38202 fft_block.reg_stage.w_input_regs[14]
.sym 38206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38207 fft_block.reg_stage.w_input_regs[7]
.sym 38208 fft_block.reg_stage.w_input_regs[71]
.sym 38212 w_fft_out[68]
.sym 38214 w_fft_out[4]
.sym 38215 fft_block.counter_N[2]
.sym 38216 fft_block.start_calc_$glb_ce
.sym 38217 CLK$SB_IO_IN_$glb_clk
.sym 38219 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 38220 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 38221 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 38222 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1[1]
.sym 38223 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 38224 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 38225 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 38226 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 38234 spi_out.addr[2]
.sym 38238 spi_out.addr[0]
.sym 38241 spi_out.addr[2]
.sym 38245 w_fft_out[20]
.sym 38248 fft_block.counter_N[2]
.sym 38250 fft_block.counter_N[0]
.sym 38252 fft_block.counter_N[1]
.sym 38262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 38263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 38271 w_fft_out[20]
.sym 38272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 38274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 38275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 38278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 38279 w_fft_out[68]
.sym 38281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 38282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 38286 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 38288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 38291 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 38293 w_fft_out[20]
.sym 38294 w_fft_out[68]
.sym 38295 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 38296 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 38300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 38302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 38306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 38307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 38311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 38313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 38318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 38320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 38324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 38325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 38329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 38331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 38335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 38338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 38339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 38340 CLK$SB_IO_IN_$glb_clk
.sym 38343 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[0]
.sym 38345 fft_block.w_fft_in[7]
.sym 38346 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38347 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 38349 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 38355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 38356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 38360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 38362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 38364 spi_out.addr[2]
.sym 38366 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 38369 spi_out.addr[0]
.sym 38371 addr_count[2]
.sym 38376 spi_out.addr[1]
.sym 38385 addr_count[0]
.sym 38387 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 38401 insert_data
.sym 38428 addr_count[0]
.sym 38462 insert_data
.sym 38463 CLK$SB_IO_IN_$glb_clk
.sym 38464 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 38467 fft_block.counter_N[2]
.sym 38468 fft_block.counter_N[0]
.sym 38469 fft_block.counter_N[1]
.sym 38470 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 38471 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 38472 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[0]
.sym 38479 fft_block.reg_stage.w_index_out[1]
.sym 38480 fft_block.w_fft_in[7]
.sym 38490 addr_count[0]
.sym 38508 addr_count[0]
.sym 38509 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 38513 insert_data
.sym 38521 insert_data
.sym 38524 addr_count[2]
.sym 38525 fft_block.counter_N[0]
.sym 38526 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 38529 addr_count[1]
.sym 38532 fft_block.counter_N[2]
.sym 38533 insert_data
.sym 38534 fft_block.counter_N[1]
.sym 38535 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 38538 $nextpnr_ICESTORM_LC_47$O
.sym 38540 insert_data
.sym 38544 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 38547 insert_data
.sym 38552 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 38553 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 38554 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 38557 fft_block.counter_N[2]
.sym 38558 addr_count[2]
.sym 38559 insert_data
.sym 38569 fft_block.counter_N[0]
.sym 38570 insert_data
.sym 38571 fft_block.counter_N[1]
.sym 38575 addr_count[0]
.sym 38576 insert_data
.sym 38578 fft_block.counter_N[0]
.sym 38582 addr_count[0]
.sym 38583 addr_count[1]
.sym 38585 insert_data
.sym 38586 CLK$SB_IO_IN_$glb_clk
.sym 38587 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 38590 addr_count[2]
.sym 38600 fft_block.fill_regs_SB_DFFE_Q_D
.sym 38601 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 38603 fft_block.counter_N[0]
.sym 38605 PIN_21$SB_IO_OUT
.sym 38608 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 38611 fft_block.counter_N[2]
.sym 38618 insert_data
.sym 38630 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 38635 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 38636 addr_count[1]
.sym 38644 insert_data
.sym 38655 addr_count[2]
.sym 38680 addr_count[1]
.sym 38681 insert_data
.sym 38682 addr_count[2]
.sym 38705 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 38706 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 38707 insert_data
.sym 38709 CLK$SB_IO_IN_$glb_clk
.sym 38734 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 40297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 40299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 40302 w_fft_out[93]
.sym 40303 w_fft_out[87]
.sym 40335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 40353 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 40358 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 40451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 40452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 40453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[2]
.sym 40454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 40455 fft_block.reg_stage.w_c_reg[23]
.sym 40456 fft_block.reg_stage.w_c_reg[19]
.sym 40458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 40461 w_fft_out[21]
.sym 40462 w_fft_out[18]
.sym 40480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 40483 fft_block.reg_stage.w_c_in[7]
.sym 40511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 40519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 40540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 40571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 40572 CLK$SB_IO_IN_$glb_clk
.sym 40574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 40575 fft_block.reg_stage.w_c_reg[16]
.sym 40576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 40577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 40578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 40580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 40581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40584 w_fft_out[29]
.sym 40591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 40601 fft_block.reg_stage.w_c_in[3]
.sym 40617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[3]
.sym 40618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[6]
.sym 40625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 40626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 40668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 40684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[3]
.sym 40690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[6]
.sym 40694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 40695 CLK$SB_IO_IN_$glb_clk
.sym 40697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 40698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 40701 w_fft_out[80]
.sym 40702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 40703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 40704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 40707 w_fft_out[81]
.sym 40712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 40713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 40723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 40728 w_fft_out[88]
.sym 40729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 40732 w_fft_out[91]
.sym 40740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 40744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 40746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 40747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 40752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 40753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 40754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 40755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 40757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 40764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 40765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 40766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 40768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 40772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 40777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 40778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 40779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 40780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 40783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 40784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 40789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 40790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 40796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 40797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 40803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 40810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 40816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 40817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 40818 CLK$SB_IO_IN_$glb_clk
.sym 40821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 40822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 40823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 40824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 40825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 40826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 40827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 40830 w_fft_out[91]
.sym 40832 fft_block.reg_stage.w_input_regs[36]
.sym 40834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 40835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 40839 fft_block.reg_stage.w_input_regs[34]
.sym 40841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 40844 w_fft_out[41]
.sym 40846 fft_block.reg_stage.w_c_in[0]
.sym 40848 w_fft_out[94]
.sym 40850 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 40851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 40852 w_fft_out[40]
.sym 40853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 40861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 40862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 40863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 40865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 40866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 40868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 40869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 40870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 40871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 40872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 40876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 40879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 40884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 40890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 40896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 40901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 40902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 40906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 40909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 40912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 40913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 40914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 40919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 40920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 40921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 40924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 40925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 40930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 40932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 40937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 40938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 40939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 40941 CLK$SB_IO_IN_$glb_clk
.sym 40943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 40945 w_fft_out[40]
.sym 40946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 40947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 40948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40949 w_fft_out[41]
.sym 40950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 40953 w_fft_out[86]
.sym 40954 w_fft_out[31]
.sym 40964 fft_block.reg_stage.w_cms_in[1]
.sym 40967 fft_block.reg_stage.w_c_in[7]
.sym 40968 w_fft_out[92]
.sym 40970 fft_block.reg_stage.w_input_regs[111]
.sym 40971 w_fft_out[87]
.sym 40973 w_fft_out[83]
.sym 40974 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 40976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40977 w_fft_out[81]
.sym 40984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 40985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 40988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 40989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 40990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 40993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 40994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 40996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 40998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 41000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 41001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 41002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 41013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 41017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 41018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 41019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 41020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 41023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 41024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 41025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 41026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 41029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 41030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 41035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 41037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 41038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 41043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 41048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 41049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 41053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 41056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 41059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 41060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 41063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 41064 CLK$SB_IO_IN_$glb_clk
.sym 41066 fft_block.reg_stage.w_input_regs[107]
.sym 41067 fft_block.reg_stage.w_input_regs[105]
.sym 41068 fft_block.reg_stage.w_input_regs[103]
.sym 41069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 41070 fft_block.reg_stage.w_input_regs[108]
.sym 41071 fft_block.reg_stage.w_input_regs[104]
.sym 41072 fft_block.reg_stage.w_input_regs[106]
.sym 41073 fft_block.reg_stage.w_input_regs[96]
.sym 41082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 41083 fft_block.w_fft_in[11]
.sym 41086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41089 fft_block.w_fft_in[2]
.sym 41090 w_fft_out[31]
.sym 41092 fft_block.w_fft_in[14]
.sym 41093 fft_block.reg_stage.w_c_in[3]
.sym 41094 fft_block.reg_stage.w_input_regs[102]
.sym 41099 fft_block.reg_stage.w_input_regs[107]
.sym 41101 w_fft_out[35]
.sym 41121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41127 fft_block.reg_stage.w_input_regs[83]
.sym 41128 fft_block.reg_stage.w_input_regs[84]
.sym 41130 fft_block.reg_stage.w_input_regs[19]
.sym 41134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41136 fft_block.reg_stage.w_input_regs[20]
.sym 41147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41148 fft_block.reg_stage.w_input_regs[84]
.sym 41149 fft_block.reg_stage.w_input_regs[20]
.sym 41158 fft_block.reg_stage.w_input_regs[19]
.sym 41159 fft_block.reg_stage.w_input_regs[83]
.sym 41160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41172 fft_block.reg_stage.w_input_regs[84]
.sym 41173 fft_block.reg_stage.w_input_regs[20]
.sym 41176 fft_block.reg_stage.w_input_regs[83]
.sym 41177 fft_block.reg_stage.w_input_regs[19]
.sym 41179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41186 fft_block.start_calc_$glb_ce
.sym 41187 CLK$SB_IO_IN_$glb_clk
.sym 41189 fft_block.reg_stage.w_input_regs[102]
.sym 41190 fft_block.reg_stage.w_input_regs[111]
.sym 41191 fft_block.reg_stage.w_input_regs[110]
.sym 41192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 41193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41196 fft_block.reg_stage.w_input_regs[109]
.sym 41209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41211 fft_block.w_fft_in[5]
.sym 41212 fft_block.w_fft_in[0]
.sym 41213 fft_block.reg_stage.w_index_out[1]
.sym 41215 fft_block.w_fft_in[7]
.sym 41216 fft_block.w_fft_in[11]
.sym 41219 fft_block.w_fft_in[8]
.sym 41220 w_fft_out[91]
.sym 41221 w_fft_out[88]
.sym 41224 w_fft_out[40]
.sym 41231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41236 fft_block.reg_stage.w_input_regs[85]
.sym 41241 fft_block.reg_stage.w_input_regs[86]
.sym 41246 fft_block.reg_stage.w_cps_in[8]
.sym 41250 fft_block.reg_stage.w_input_regs[22]
.sym 41254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41256 fft_block.reg_stage.w_input_regs[21]
.sym 41263 fft_block.reg_stage.w_input_regs[85]
.sym 41264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41266 fft_block.reg_stage.w_input_regs[21]
.sym 41275 fft_block.reg_stage.w_input_regs[22]
.sym 41276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41277 fft_block.reg_stage.w_input_regs[86]
.sym 41293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41294 fft_block.reg_stage.w_input_regs[86]
.sym 41296 fft_block.reg_stage.w_input_regs[22]
.sym 41300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41301 fft_block.reg_stage.w_input_regs[85]
.sym 41302 fft_block.reg_stage.w_input_regs[21]
.sym 41306 fft_block.reg_stage.w_cps_in[8]
.sym 41309 fft_block.start_calc_$glb_ce
.sym 41310 CLK$SB_IO_IN_$glb_clk
.sym 41312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41313 w_fft_out[44]
.sym 41314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41315 w_fft_out[43]
.sym 41316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41318 w_fft_out[42]
.sym 41319 w_fft_out[45]
.sym 41322 w_fft_out[30]
.sym 41327 fft_block.w_fft_in[3]
.sym 41330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41336 w_fft_out[41]
.sym 41337 fft_block.counter_N[1]
.sym 41338 w_fft_out[9]
.sym 41340 w_fft_out[94]
.sym 41341 fft_block.counter_N[2]
.sym 41342 fft_block.w_fft_in[15]
.sym 41343 fft_block.counter_N[0]
.sym 41344 w_fft_out[40]
.sym 41345 fft_block.counter_N[1]
.sym 41346 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 41347 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 41353 fft_block.reg_stage.w_input_regs[95]
.sym 41358 fft_block.reg_stage.w_input_regs[93]
.sym 41359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41360 fft_block.reg_stage.w_input_regs[94]
.sym 41361 fft_block.reg_stage.w_input_regs[95]
.sym 41368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41371 fft_block.reg_stage.w_input_regs[30]
.sym 41376 fft_block.reg_stage.w_input_regs[31]
.sym 41380 fft_block.reg_stage.w_input_regs[29]
.sym 41382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41384 fft_block.reg_stage.w_input_regs[31]
.sym 41386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41387 fft_block.reg_stage.w_input_regs[31]
.sym 41388 fft_block.reg_stage.w_input_regs[95]
.sym 41398 fft_block.reg_stage.w_input_regs[29]
.sym 41400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41401 fft_block.reg_stage.w_input_regs[93]
.sym 41405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41406 fft_block.reg_stage.w_input_regs[95]
.sym 41407 fft_block.reg_stage.w_input_regs[31]
.sym 41416 fft_block.reg_stage.w_input_regs[94]
.sym 41417 fft_block.reg_stage.w_input_regs[30]
.sym 41419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41423 fft_block.reg_stage.w_input_regs[94]
.sym 41424 fft_block.reg_stage.w_input_regs[30]
.sym 41429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41430 fft_block.reg_stage.w_input_regs[93]
.sym 41431 fft_block.reg_stage.w_input_regs[29]
.sym 41432 fft_block.start_calc_$glb_ce
.sym 41433 CLK$SB_IO_IN_$glb_clk
.sym 41435 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 41436 spi_out.send_data[1]
.sym 41437 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[1]
.sym 41438 fft_block.w_fft_in[9]
.sym 41439 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 41440 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 41441 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[2]
.sym 41442 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 41446 w_fft_out[23]
.sym 41452 fft_block.reg_stage.w_input_regs[43]
.sym 41457 $PACKER_VCC_NET
.sym 41459 w_fft_out[87]
.sym 41460 w_fft_out[28]
.sym 41461 w_fft_out[83]
.sym 41462 w_fft_out[30]
.sym 41463 fft_block.w_fft_in[2]
.sym 41464 fft_block.counter_N[2]
.sym 41465 w_fft_out[81]
.sym 41466 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 41467 w_fft_out[25]
.sym 41468 w_fft_out[92]
.sym 41469 fft_block.w_fft_in[1]
.sym 41470 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 41477 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 41478 w_fft_out[24]
.sym 41479 w_fft_out[2]
.sym 41480 w_fft_out[8]
.sym 41481 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[1]
.sym 41482 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]
.sym 41483 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[2]
.sym 41484 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 41485 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]
.sym 41486 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 41489 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[0]
.sym 41491 w_fft_out[17]
.sym 41494 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[1]
.sym 41496 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_2_I3[2]
.sym 41497 fft_block.counter_N[1]
.sym 41498 w_fft_out[9]
.sym 41499 fft_block.sel_in
.sym 41500 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 41501 fft_block.counter_N[2]
.sym 41502 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 41504 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 41505 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 41506 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 41507 w_fft_out[18]
.sym 41509 w_fft_out[24]
.sym 41510 fft_block.counter_N[1]
.sym 41511 w_fft_out[8]
.sym 41512 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 41516 w_fft_out[18]
.sym 41518 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 41521 w_fft_out[24]
.sym 41522 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 41523 w_fft_out[8]
.sym 41524 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 41527 fft_block.sel_in
.sym 41528 fft_block.counter_N[2]
.sym 41529 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 41530 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[1]
.sym 41533 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 41534 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 41535 w_fft_out[17]
.sym 41536 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 41539 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 41540 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]
.sym 41541 w_fft_out[2]
.sym 41542 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]
.sym 41545 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[0]
.sym 41546 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[2]
.sym 41548 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[1]
.sym 41552 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_2_I3[2]
.sym 41553 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 41554 w_fft_out[9]
.sym 41556 CLK$SB_IO_IN_$glb_clk
.sym 41558 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[3]
.sym 41559 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 41560 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[0]
.sym 41561 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[1]
.sym 41562 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 41563 spi_out.send_data[0]
.sym 41564 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 41565 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 41569 addr_count[2]
.sym 41573 fft_block.w_fft_in[9]
.sym 41574 w_fft_out[24]
.sym 41575 w_fft_out[2]
.sym 41576 w_fft_out[8]
.sym 41578 fft_block.w_fft_in[8]
.sym 41579 w_fft_out[57]
.sym 41581 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 41583 fft_block.reg_stage.w_input_regs[87]
.sym 41584 fft_block.w_fft_in[9]
.sym 41585 fft_block.reg_stage.w_input_regs[23]
.sym 41586 fft_block.w_fft_in[12]
.sym 41587 w_fft_out[31]
.sym 41588 fft_block.w_fft_in[14]
.sym 41590 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[3]
.sym 41591 fft_block.reg_stage.w_input_regs[102]
.sym 41592 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 41593 w_fft_out[35]
.sym 41601 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[0]
.sym 41602 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[2]
.sym 41603 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[3]
.sym 41604 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[1]
.sym 41606 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 41607 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 41608 w_fft_out[10]
.sym 41609 w_fft_out[17]
.sym 41610 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 41611 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 41612 fft_block.counter_N[0]
.sym 41614 fft_block.counter_N[2]
.sym 41616 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[3]
.sym 41617 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 41618 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 41619 w_fft_out[18]
.sym 41622 w_fft_out[65]
.sym 41623 w_fft_out[2]
.sym 41624 w_fft_out[81]
.sym 41625 w_fft_out[81]
.sym 41627 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 41628 w_fft_out[86]
.sym 41629 w_fft_out[1]
.sym 41630 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 41633 w_fft_out[1]
.sym 41635 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 41639 w_fft_out[86]
.sym 41641 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 41644 fft_block.counter_N[2]
.sym 41645 w_fft_out[2]
.sym 41646 w_fft_out[18]
.sym 41647 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 41650 w_fft_out[81]
.sym 41651 fft_block.counter_N[0]
.sym 41652 w_fft_out[65]
.sym 41653 fft_block.counter_N[2]
.sym 41656 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 41657 w_fft_out[17]
.sym 41658 fft_block.counter_N[2]
.sym 41659 w_fft_out[1]
.sym 41662 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[2]
.sym 41663 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[0]
.sym 41664 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[1]
.sym 41665 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[3]
.sym 41668 w_fft_out[81]
.sym 41669 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 41670 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 41671 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 41674 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[3]
.sym 41675 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 41676 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 41677 w_fft_out[10]
.sym 41681 w_fft_out[47]
.sym 41682 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[3]
.sym 41683 w_fft_out[46]
.sym 41684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41685 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2[2]
.sym 41686 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[2]
.sym 41687 w_fft_out[37]
.sym 41688 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[1]
.sym 41697 fft_block.w_fft_in[10]
.sym 41701 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]
.sym 41702 fft_block.counter_N[2]
.sym 41705 w_fft_out[27]
.sym 41706 fft_block.sel_in
.sym 41707 fft_block.w_fft_in[7]
.sym 41708 w_fft_out[91]
.sym 41711 fft_block.w_fft_in[2]
.sym 41712 w_fft_out[109]
.sym 41713 w_fft_out[110]
.sym 41714 w_fft_out[47]
.sym 41715 fft_block.w_fft_in[11]
.sym 41724 w_fft_out[85]
.sym 41727 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 41728 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[0]
.sym 41729 w_fft_out[50]
.sym 41730 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 41732 w_fft_out[30]
.sym 41733 w_fft_out[83]
.sym 41735 w_fft_out[94]
.sym 41738 addr_count[0]
.sym 41739 w_fft_out[93]
.sym 41740 w_fft_out[21]
.sym 41741 w_fft_out[66]
.sym 41742 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 41745 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[1]
.sym 41747 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 41748 fft_block.counter_N[2]
.sym 41749 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 41750 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2[2]
.sym 41751 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41753 fft_block.sel_in
.sym 41755 w_fft_out[21]
.sym 41757 w_fft_out[85]
.sym 41758 fft_block.counter_N[2]
.sym 41761 w_fft_out[93]
.sym 41762 w_fft_out[21]
.sym 41763 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 41764 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41767 w_fft_out[94]
.sym 41768 w_fft_out[30]
.sym 41770 fft_block.counter_N[2]
.sym 41774 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 41776 w_fft_out[83]
.sym 41779 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 41780 w_fft_out[50]
.sym 41781 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 41782 w_fft_out[66]
.sym 41785 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 41786 fft_block.sel_in
.sym 41787 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2[2]
.sym 41788 addr_count[0]
.sym 41791 w_fft_out[85]
.sym 41793 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 41798 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[0]
.sym 41799 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[1]
.sym 41800 fft_block.sel_in
.sym 41804 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1[1]
.sym 41805 spi_out.send_data[5]
.sym 41806 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[0]
.sym 41807 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[2]
.sym 41808 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1[2]
.sym 41809 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0]
.sym 41810 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[0]
.sym 41811 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1[0]
.sym 41815 w_fft_out[87]
.sym 41817 w_fft_out[111]
.sym 41818 fft_block.w_fft_in[1]
.sym 41821 w_fft_out[96]
.sym 41825 w_fft_out[50]
.sym 41826 w_fft_out[111]
.sym 41827 w_fft_out[72]
.sym 41828 w_fft_out[46]
.sym 41829 fft_block.counter_N[1]
.sym 41830 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 41831 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 41832 fft_block.counter_N[1]
.sym 41833 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 41834 fft_block.counter_N[0]
.sym 41835 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 41836 w_fft_out[62]
.sym 41837 fft_block.counter_N[2]
.sym 41838 fft_block.w_fft_in[15]
.sym 41839 fft_block.counter_N[0]
.sym 41845 w_fft_out[117]
.sym 41846 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[3]
.sym 41849 w_fft_out[109]
.sym 41850 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[2]
.sym 41851 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 41852 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 41853 fft_block.reg_stage.w_input_regs[87]
.sym 41854 w_fft_out[93]
.sym 41855 fft_block.reg_stage.w_input_regs[23]
.sym 41856 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1]
.sym 41858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41859 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 41860 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 41861 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 41862 w_fft_out[5]
.sym 41863 w_fft_out[29]
.sym 41864 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 41866 fft_block.sel_in
.sym 41868 fft_block.counter_N[2]
.sym 41869 fft_block.counter_N[1]
.sym 41870 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 41871 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[0]
.sym 41872 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 41874 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0]
.sym 41875 fft_block.counter_N[0]
.sym 41876 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 41879 fft_block.reg_stage.w_input_regs[23]
.sym 41880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41881 fft_block.reg_stage.w_input_regs[87]
.sym 41884 fft_block.reg_stage.w_input_regs[87]
.sym 41885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41886 fft_block.reg_stage.w_input_regs[23]
.sym 41890 w_fft_out[93]
.sym 41892 w_fft_out[29]
.sym 41893 fft_block.counter_N[2]
.sym 41896 fft_block.sel_in
.sym 41897 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 41898 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[2]
.sym 41899 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 41902 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0]
.sym 41903 fft_block.counter_N[1]
.sym 41904 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1]
.sym 41905 fft_block.counter_N[0]
.sym 41908 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[3]
.sym 41909 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 41910 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[0]
.sym 41911 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 41914 w_fft_out[117]
.sym 41915 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 41916 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 41917 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 41920 w_fft_out[5]
.sym 41921 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 41922 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 41923 w_fft_out[109]
.sym 41924 fft_block.start_calc_$glb_ce
.sym 41925 CLK$SB_IO_IN_$glb_clk
.sym 41927 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 41928 fft_block.w_fft_in[13]
.sym 41929 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 41930 spi_out.send_data[6]
.sym 41931 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 41932 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 41933 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 41934 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 41935 w_fft_out[114]
.sym 41939 w_fft_out[23]
.sym 41940 w_fft_out[103]
.sym 41943 w_fft_out[22]
.sym 41944 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0[1]
.sym 41945 w_fft_out[109]
.sym 41947 fft_block.w_fft_in[14]
.sym 41949 w_fft_out[3]
.sym 41951 w_fft_out[87]
.sym 41952 spi_out.addr[3]
.sym 41953 w_fft_out[28]
.sym 41954 w_fft_out[101]
.sym 41956 w_fft_out[92]
.sym 41957 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 41958 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 41959 spi_out.addr[2]
.sym 41960 fft_block.counter_N[2]
.sym 41961 fft_block.counter_N[2]
.sym 41962 w_fft_out[6]
.sym 41968 spi_out.addr[3]
.sym 41969 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 41970 fft_block.counter_N[2]
.sym 41971 fft_block.counter_N[2]
.sym 41972 spi_out.addr[1]
.sym 41973 w_fft_out[53]
.sym 41975 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[0]
.sym 41976 w_fft_out[117]
.sym 41977 w_fft_out[77]
.sym 41978 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[1]
.sym 41979 fft_block.counter_N[0]
.sym 41980 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 41981 fft_block.counter_N[1]
.sym 41982 fft_block.counter_N[1]
.sym 41983 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 41984 fft_block.sel_in
.sym 41985 spi_out.addr[2]
.sym 41986 w_fft_out[75]
.sym 41987 w_fft_out[14]
.sym 41988 w_fft_out[46]
.sym 41989 w_fft_out[30]
.sym 41990 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 41991 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 41992 spi_out.addr[0]
.sym 41993 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 41994 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 41995 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 41997 w_fft_out[91]
.sym 41998 w_fft_out[70]
.sym 41999 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 42001 fft_block.counter_N[1]
.sym 42002 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[0]
.sym 42003 fft_block.counter_N[0]
.sym 42004 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[1]
.sym 42007 fft_block.counter_N[1]
.sym 42008 w_fft_out[91]
.sym 42009 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 42010 w_fft_out[75]
.sym 42013 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 42014 w_fft_out[30]
.sym 42015 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 42016 w_fft_out[70]
.sym 42019 w_fft_out[53]
.sym 42020 fft_block.counter_N[2]
.sym 42021 w_fft_out[117]
.sym 42025 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 42026 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 42027 spi_out.addr[3]
.sym 42028 spi_out.addr[0]
.sym 42031 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 42032 fft_block.sel_in
.sym 42033 fft_block.counter_N[2]
.sym 42034 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 42037 w_fft_out[77]
.sym 42038 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 42039 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 42040 w_fft_out[53]
.sym 42043 w_fft_out[14]
.sym 42044 w_fft_out[46]
.sym 42045 spi_out.addr[2]
.sym 42046 spi_out.addr[1]
.sym 42050 w_fft_out[39]
.sym 42051 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 42052 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 42053 w_fft_out[38]
.sym 42054 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[3]
.sym 42055 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 42056 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 42057 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 42062 w_fft_out[117]
.sym 42064 fft_block.w_fft_in[11]
.sym 42065 fft_block.w_fft_in[14]
.sym 42070 w_fft_out[11]
.sym 42071 fft_block.w_fft_in[13]
.sym 42073 fft_block.w_fft_in[3]
.sym 42076 fft_block.w_fft_in[15]
.sym 42077 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[1]
.sym 42078 fft_block.w_fft_in[12]
.sym 42079 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 42081 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 42082 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 42084 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 42085 w_fft_out[31]
.sym 42091 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 42092 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 42093 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 42094 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42095 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 42096 w_fft_out[111]
.sym 42098 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 42099 w_fft_out[4]
.sym 42100 fft_block.counter_N[1]
.sym 42101 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 42102 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 42103 fft_block.counter_N[2]
.sym 42104 w_fft_out[95]
.sym 42105 fft_block.counter_N[0]
.sym 42106 w_fft_out[100]
.sym 42107 w_fft_out[22]
.sym 42108 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 42110 w_fft_out[38]
.sym 42111 w_fft_out[78]
.sym 42112 w_fft_out[79]
.sym 42113 fft_block.sel_in
.sym 42114 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 42116 w_fft_out[103]
.sym 42117 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 42118 w_fft_out[127]
.sym 42119 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 42120 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42121 w_fft_out[76]
.sym 42122 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 42124 fft_block.counter_N[1]
.sym 42125 w_fft_out[79]
.sym 42126 w_fft_out[95]
.sym 42127 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 42130 fft_block.counter_N[0]
.sym 42131 fft_block.counter_N[1]
.sym 42132 w_fft_out[111]
.sym 42133 w_fft_out[127]
.sym 42136 w_fft_out[100]
.sym 42137 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 42138 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 42139 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 42142 w_fft_out[38]
.sym 42143 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 42144 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 42145 w_fft_out[22]
.sym 42148 w_fft_out[103]
.sym 42149 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 42150 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 42151 w_fft_out[79]
.sym 42154 fft_block.counter_N[2]
.sym 42155 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 42156 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 42157 fft_block.sel_in
.sym 42160 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42161 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 42162 w_fft_out[78]
.sym 42163 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42166 w_fft_out[4]
.sym 42167 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 42168 w_fft_out[76]
.sym 42169 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 42173 fft_block.w_fft_in[12]
.sym 42174 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1[3]
.sym 42175 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 42176 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 42177 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 42178 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 42179 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[1]
.sym 42180 spi_out.send_data[4]
.sym 42186 fft_block.counter_N[1]
.sym 42187 fft_block.w_fft_in[0]
.sym 42189 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 42190 w_fft_out[126]
.sym 42191 fft_block.counter_N[2]
.sym 42193 fft_block.counter_N[0]
.sym 42194 w_fft_out[100]
.sym 42195 w_fft_out[102]
.sym 42198 fft_block.sel_in
.sym 42199 fft_block.counter_N[2]
.sym 42200 fft_block.counter_N[0]
.sym 42201 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[3]
.sym 42203 fft_block.w_fft_in[7]
.sym 42205 w_fft_out[76]
.sym 42207 w_fft_out[47]
.sym 42214 spi_out.addr[0]
.sym 42215 w_fft_out[111]
.sym 42216 w_fft_out[15]
.sym 42217 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 42218 w_fft_out[7]
.sym 42219 spi_out.addr[2]
.sym 42220 w_fft_out[6]
.sym 42222 w_fft_out[95]
.sym 42223 w_fft_out[87]
.sym 42224 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 42225 spi_out.addr[1]
.sym 42226 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 42227 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 42228 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 42229 w_fft_out[22]
.sym 42230 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 42231 fft_block.counter_N[2]
.sym 42232 w_fft_out[86]
.sym 42233 w_fft_out[31]
.sym 42234 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 42235 fft_block.counter_N[1]
.sym 42236 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 42238 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 42239 w_fft_out[70]
.sym 42240 fft_block.counter_N[0]
.sym 42241 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 42244 spi_out.addr[3]
.sym 42249 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 42250 w_fft_out[95]
.sym 42253 fft_block.counter_N[1]
.sym 42254 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 42255 w_fft_out[31]
.sym 42256 w_fft_out[15]
.sym 42259 w_fft_out[86]
.sym 42260 fft_block.counter_N[0]
.sym 42261 w_fft_out[70]
.sym 42262 fft_block.counter_N[2]
.sym 42265 spi_out.addr[2]
.sym 42266 spi_out.addr[0]
.sym 42267 spi_out.addr[3]
.sym 42268 spi_out.addr[1]
.sym 42271 w_fft_out[87]
.sym 42272 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 42273 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 42274 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 42277 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 42278 w_fft_out[7]
.sym 42279 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 42280 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 42284 w_fft_out[111]
.sym 42285 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 42289 fft_block.counter_N[2]
.sym 42290 w_fft_out[22]
.sym 42291 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 42292 w_fft_out[6]
.sym 42296 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 42297 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[1]
.sym 42298 spi_out.send_data[7]
.sym 42299 fft_block.w_fft_in[6]
.sym 42300 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 42301 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 42302 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 42303 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[2]
.sym 42308 w_fft_out[103]
.sym 42310 fft_block.reg_stage.w_input_regs[55]
.sym 42313 spi_out.send_data[4]
.sym 42314 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 42315 fft_block.w_fft_in[12]
.sym 42320 w_fft_out[62]
.sym 42324 fft_block.counter_N[2]
.sym 42325 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 42326 fft_block.counter_N[0]
.sym 42327 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 42328 fft_block.counter_N[1]
.sym 42331 fft_block.w_fft_in[7]
.sym 42337 w_fft_out[23]
.sym 42338 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1[3]
.sym 42339 w_fft_out[71]
.sym 42340 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1[1]
.sym 42341 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 42342 fft_block.counter_N[2]
.sym 42343 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 42344 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 42345 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 42347 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 42350 spi_out.addr[2]
.sym 42351 w_fft_out[52]
.sym 42352 fft_block.counter_N[0]
.sym 42353 fft_block.counter_N[1]
.sym 42355 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1[2]
.sym 42358 spi_out.addr[3]
.sym 42359 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 42360 w_fft_out[87]
.sym 42361 w_fft_out[23]
.sym 42362 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 42363 w_fft_out[15]
.sym 42365 w_fft_out[7]
.sym 42367 spi_out.addr[1]
.sym 42368 spi_out.addr[0]
.sym 42370 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 42371 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 42373 w_fft_out[15]
.sym 42376 w_fft_out[87]
.sym 42377 w_fft_out[71]
.sym 42378 fft_block.counter_N[2]
.sym 42379 fft_block.counter_N[0]
.sym 42382 spi_out.addr[2]
.sym 42383 spi_out.addr[3]
.sym 42384 spi_out.addr[0]
.sym 42385 spi_out.addr[1]
.sym 42388 fft_block.counter_N[2]
.sym 42389 w_fft_out[23]
.sym 42390 w_fft_out[7]
.sym 42391 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 42394 fft_block.counter_N[1]
.sym 42395 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1[3]
.sym 42396 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1[2]
.sym 42397 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1[1]
.sym 42400 w_fft_out[52]
.sym 42402 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 42403 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 42406 spi_out.addr[0]
.sym 42407 spi_out.addr[3]
.sym 42408 spi_out.addr[2]
.sym 42409 spi_out.addr[1]
.sym 42412 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 42413 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 42414 w_fft_out[23]
.sym 42415 w_fft_out[71]
.sym 42419 fft_block.counter_N[2]
.sym 42420 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[0]
.sym 42421 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1[2]
.sym 42422 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 42423 w_fft_out[63]
.sym 42424 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[2]
.sym 42425 w_fft_out[62]
.sym 42426 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 42434 fft_block.reg_stage.w_index_out[2]
.sym 42442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42444 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 42445 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 42448 spi_out.addr[3]
.sym 42451 spi_out.addr[2]
.sym 42452 fft_block.counter_N[2]
.sym 42453 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 42454 fft_block.counter_N[0]
.sym 42462 addr_count[0]
.sym 42464 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 42466 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 42470 fft_block.counter_N[2]
.sym 42473 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 42474 w_fft_out[54]
.sym 42479 fft_block.sel_in
.sym 42480 addr_count[2]
.sym 42483 addr_count[1]
.sym 42485 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 42487 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 42491 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 42499 addr_count[1]
.sym 42500 addr_count[2]
.sym 42502 addr_count[0]
.sym 42511 fft_block.sel_in
.sym 42512 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 42514 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 42517 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 42520 w_fft_out[54]
.sym 42523 fft_block.counter_N[2]
.sym 42524 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 42526 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 42536 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 42545 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 42547 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 42549 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 42573 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 42575 fft_block.reg_stage.w_input_regs[127]
.sym 42585 fft_block.counter_N_SB_DFFESR_Q_E
.sym 42590 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[0]
.sym 42593 addr_count[2]
.sym 42594 fft_block.counter_N[0]
.sym 42595 fft_block.counter_N[1]
.sym 42596 fft_block.fill_regs_SB_DFFE_Q_D
.sym 42598 addr_count[1]
.sym 42601 addr_count[0]
.sym 42609 fft_block.counter_N[2]
.sym 42615 $nextpnr_ICESTORM_LC_14$O
.sym 42618 fft_block.counter_N[0]
.sym 42621 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 42624 fft_block.counter_N[1]
.sym 42629 fft_block.counter_N[2]
.sym 42631 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 42637 fft_block.counter_N[0]
.sym 42641 fft_block.counter_N[1]
.sym 42642 fft_block.counter_N[0]
.sym 42646 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[0]
.sym 42648 addr_count[2]
.sym 42653 addr_count[2]
.sym 42655 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[0]
.sym 42659 addr_count[0]
.sym 42661 addr_count[1]
.sym 42662 fft_block.counter_N_SB_DFFESR_Q_E
.sym 42663 CLK$SB_IO_IN_$glb_clk
.sym 42664 fft_block.fill_regs_SB_DFFE_Q_D
.sym 42679 fft_block.counter_N_SB_DFFESR_Q_E
.sym 42687 fft_block.counter_N[1]
.sym 42690 fft_block.counter_N[2]
.sym 42692 fft_block.counter_N[0]
.sym 42719 addr_count[0]
.sym 42724 addr_count[2]
.sym 42729 addr_count[1]
.sym 42733 insert_data
.sym 42735 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 42738 $nextpnr_ICESTORM_LC_2$O
.sym 42741 addr_count[0]
.sym 42744 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 42747 addr_count[1]
.sym 42751 addr_count[2]
.sym 42754 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 42785 insert_data
.sym 42786 CLK$SB_IO_IN_$glb_clk
.sym 42787 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 42804 spi_out.addr[0]
.sym 42806 spi_out.addr_SB_DFFESR_Q_R
.sym 42808 spi_out.addr[1]
.sym 42811 fft_block.start_calc
.sym 44242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 44243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 44244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 44245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 44247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 44248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 44369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I1[0]
.sym 44370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[0]
.sym 44371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 44372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 44373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 44374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 44375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 44376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 44380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 44399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 44430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 44431 fft_block.reg_stage.w_input_regs[47]
.sym 44434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 44449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 44451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 44455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 44456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[2]
.sym 44457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 44461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 44468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 44473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 44509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[2]
.sym 44510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 44512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 44515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 44516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 44521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 44522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 44524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 44525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 44526 CLK$SB_IO_IN_$glb_clk
.sym 44529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 44530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 44531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 44532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 44533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 44534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 44535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 44547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 44551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 44552 fft_block.reg_stage.w_input_regs[38]
.sym 44553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 44555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 44556 fft_block.reg_stage.w_input_regs[46]
.sym 44557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 44559 fft_block.reg_stage.w_input_regs[37]
.sym 44569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 44570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 44571 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 44572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 44573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 44574 fft_block.reg_stage.w_c_reg[19]
.sym 44575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 44578 fft_block.reg_stage.w_c_reg[16]
.sym 44581 fft_block.reg_stage.w_c_reg[23]
.sym 44586 fft_block.reg_stage.w_c_in[7]
.sym 44589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 44599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 44600 fft_block.reg_stage.w_c_in[3]
.sym 44602 fft_block.reg_stage.w_c_reg[16]
.sym 44603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 44604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 44605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 44608 fft_block.reg_stage.w_c_reg[19]
.sym 44609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 44610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 44614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 44615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 44616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 44621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 44622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 44623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44629 fft_block.reg_stage.w_c_in[7]
.sym 44633 fft_block.reg_stage.w_c_in[3]
.sym 44644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 44645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 44646 fft_block.reg_stage.w_c_reg[23]
.sym 44647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 44648 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 44649 CLK$SB_IO_IN_$glb_clk
.sym 44651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 44652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I1[2]
.sym 44655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 44656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 44658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 44667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 44668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 44669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 44671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 44674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 44676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 44678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 44694 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 44696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 44700 fft_block.reg_stage.w_c_in[0]
.sym 44701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 44706 fft_block.reg_stage.w_input_regs[47]
.sym 44710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 44713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 44714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 44716 fft_block.reg_stage.w_input_regs[46]
.sym 44719 fft_block.reg_stage.w_input_regs[37]
.sym 44725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 44728 fft_block.reg_stage.w_input_regs[47]
.sym 44731 fft_block.reg_stage.w_c_in[0]
.sym 44737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 44738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 44745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 44746 fft_block.reg_stage.w_input_regs[37]
.sym 44749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 44752 fft_block.reg_stage.w_input_regs[46]
.sym 44755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 44756 fft_block.reg_stage.w_input_regs[37]
.sym 44757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 44761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44762 fft_block.reg_stage.w_input_regs[46]
.sym 44763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 44767 fft_block.reg_stage.w_input_regs[47]
.sym 44768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 44770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44771 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 44772 CLK$SB_IO_IN_$glb_clk
.sym 44775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 44776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 44777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 44778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 44779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 44780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 44781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 44784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 44791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 44795 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 44796 fft_block.reg_stage.w_c_in[0]
.sym 44803 fft_block.reg_stage.w_input_regs[35]
.sym 44807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44815 fft_block.reg_stage.w_input_regs[34]
.sym 44817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 44819 fft_block.reg_stage.w_input_regs[35]
.sym 44820 fft_block.reg_stage.w_input_regs[36]
.sym 44823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 44828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 44830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 44831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 44834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 44835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 44836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 44838 fft_block.reg_stage.w_input_regs[45]
.sym 44839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 44842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 44848 fft_block.reg_stage.w_input_regs[34]
.sym 44850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 44851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 44854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 44856 fft_block.reg_stage.w_input_regs[45]
.sym 44861 fft_block.reg_stage.w_input_regs[36]
.sym 44862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 44863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 44867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 44869 fft_block.reg_stage.w_input_regs[35]
.sym 44872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 44875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 44878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 44879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 44881 fft_block.reg_stage.w_input_regs[35]
.sym 44885 fft_block.reg_stage.w_input_regs[45]
.sym 44886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 44887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44890 fft_block.reg_stage.w_input_regs[36]
.sym 44892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 44893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 44894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 44895 CLK$SB_IO_IN_$glb_clk
.sym 44897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 44901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 44903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44907 w_fft_out[45]
.sym 44908 fft_block.w_fft_in[12]
.sym 44913 fft_block.reg_stage.w_c_in[1]
.sym 44914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 44923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 44924 fft_block.reg_stage.w_input_regs[45]
.sym 44925 fft_block.reg_stage.w_input_regs[103]
.sym 44926 w_fft_out[80]
.sym 44928 fft_block.reg_stage.w_input_regs[47]
.sym 44932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 44941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 44950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 44960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 44961 fft_block.reg_stage.w_input_regs[111]
.sym 44970 $nextpnr_ICESTORM_LC_68$O
.sym 44973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 44978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 44984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 44988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 44991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 44994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 44997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 44998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 45000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 45002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 45004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 45006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 45008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 45010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 45015 fft_block.reg_stage.w_input_regs[111]
.sym 45016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 45020 fft_block.reg_stage.w_input_regs[32]
.sym 45021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45022 fft_block.reg_stage.w_input_regs[40]
.sym 45023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 45024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 45025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45026 fft_block.reg_stage.w_input_regs[44]
.sym 45027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45031 fft_block.reg_stage.w_input_regs[103]
.sym 45034 w_fft_out[35]
.sym 45040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 45044 fft_block.reg_stage.w_input_regs[38]
.sym 45045 fft_block.reg_stage.w_input_regs[97]
.sym 45046 fft_block.reg_stage.w_input_regs[37]
.sym 45047 fft_block.reg_stage.w_input_regs[96]
.sym 45048 fft_block.reg_stage.w_input_regs[46]
.sym 45049 fft_block.w_fft_in[12]
.sym 45051 fft_block.reg_stage.w_input_regs[99]
.sym 45052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45053 fft_block.reg_stage.w_cps_in[8]
.sym 45054 fft_block.reg_stage.w_input_regs[47]
.sym 45055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 45061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45062 fft_block.reg_stage.w_input_regs[105]
.sym 45065 fft_block.reg_stage.w_input_regs[108]
.sym 45069 fft_block.reg_stage.w_input_regs[107]
.sym 45070 fft_block.reg_stage.w_input_regs[105]
.sym 45074 fft_block.reg_stage.w_input_regs[104]
.sym 45075 fft_block.reg_stage.w_input_regs[106]
.sym 45079 fft_block.reg_stage.w_input_regs[40]
.sym 45081 fft_block.reg_stage.w_input_regs[42]
.sym 45087 fft_block.reg_stage.w_input_regs[41]
.sym 45094 fft_block.reg_stage.w_input_regs[104]
.sym 45095 fft_block.reg_stage.w_input_regs[105]
.sym 45096 fft_block.reg_stage.w_input_regs[40]
.sym 45097 fft_block.reg_stage.w_input_regs[41]
.sym 45101 fft_block.reg_stage.w_input_regs[108]
.sym 45106 fft_block.reg_stage.w_input_regs[40]
.sym 45107 fft_block.reg_stage.w_input_regs[105]
.sym 45108 fft_block.reg_stage.w_input_regs[104]
.sym 45109 fft_block.reg_stage.w_input_regs[41]
.sym 45112 fft_block.reg_stage.w_input_regs[106]
.sym 45119 fft_block.reg_stage.w_input_regs[107]
.sym 45125 fft_block.reg_stage.w_input_regs[104]
.sym 45130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45132 fft_block.reg_stage.w_input_regs[42]
.sym 45133 fft_block.reg_stage.w_input_regs[106]
.sym 45137 fft_block.reg_stage.w_input_regs[105]
.sym 45140 fft_block.start_calc_$glb_ce
.sym 45141 CLK$SB_IO_IN_$glb_clk
.sym 45143 fft_block.reg_stage.w_input_regs[46]
.sym 45144 fft_block.reg_stage.w_input_regs[45]
.sym 45145 fft_block.reg_stage.w_input_regs[41]
.sym 45146 fft_block.reg_stage.w_input_regs[47]
.sym 45147 fft_block.reg_stage.w_input_regs[42]
.sym 45148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 45149 fft_block.reg_stage.w_input_regs[38]
.sym 45150 fft_block.reg_stage.w_input_regs[37]
.sym 45152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 45153 w_fft_out[44]
.sym 45155 fft_block.w_fft_in[8]
.sym 45161 w_fft_out[40]
.sym 45167 fft_block.reg_stage.w_index_out[0]
.sym 45169 w_fft_out[44]
.sym 45171 w_fft_out[89]
.sym 45173 fft_block.w_fft_in[5]
.sym 45174 fft_block.reg_stage.w_input_regs[111]
.sym 45175 fft_block.reg_stage.w_input_regs[44]
.sym 45176 fft_block.reg_stage.w_input_regs[46]
.sym 45178 fft_block.reg_stage.w_input_regs[45]
.sym 45188 fft_block.w_fft_in[0]
.sym 45191 fft_block.reg_stage.w_input_regs[109]
.sym 45202 fft_block.w_fft_in[8]
.sym 45203 fft_block.w_fft_in[12]
.sym 45205 fft_block.w_fft_in[10]
.sym 45210 fft_block.w_fft_in[9]
.sym 45211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45214 fft_block.w_fft_in[7]
.sym 45215 fft_block.w_fft_in[11]
.sym 45217 fft_block.w_fft_in[11]
.sym 45225 fft_block.w_fft_in[9]
.sym 45232 fft_block.w_fft_in[7]
.sym 45237 fft_block.reg_stage.w_input_regs[109]
.sym 45244 fft_block.w_fft_in[12]
.sym 45248 fft_block.w_fft_in[8]
.sym 45254 fft_block.w_fft_in[10]
.sym 45262 fft_block.w_fft_in[0]
.sym 45263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45264 CLK$SB_IO_IN_$glb_clk
.sym 45266 fft_block.reg_stage.w_input_regs[97]
.sym 45267 fft_block.reg_stage.w_input_regs[100]
.sym 45268 fft_block.reg_stage.w_input_regs[98]
.sym 45269 fft_block.reg_stage.w_input_regs[99]
.sym 45271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 45273 fft_block.reg_stage.w_input_regs[101]
.sym 45274 spi_out.send_data[7]
.sym 45277 spi_out.send_data[7]
.sym 45278 fft_block.reg_stage.w_index_out[2]
.sym 45279 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 45287 fft_block.w_fft_in[15]
.sym 45289 fft_block.reg_stage.w_c_in[0]
.sym 45290 fft_block.w_fft_in[6]
.sym 45293 w_fft_out[45]
.sym 45295 fft_block.reg_stage.w_input_regs[108]
.sym 45296 fft_block.w_fft_in[9]
.sym 45297 fft_block.w_fft_in[13]
.sym 45299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 45300 fft_block.w_fft_in[13]
.sym 45301 w_fft_out[43]
.sym 45308 fft_block.reg_stage.w_index_out[2]
.sym 45309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45311 fft_block.reg_stage.w_input_regs[42]
.sym 45313 fft_block.w_fft_in[14]
.sym 45316 fft_block.w_fft_in[6]
.sym 45317 fft_block.reg_stage.w_input_regs[110]
.sym 45321 fft_block.reg_stage.w_input_regs[106]
.sym 45324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45325 fft_block.w_fft_in[15]
.sym 45326 fft_block.w_fft_in[13]
.sym 45327 fft_block.reg_stage.w_index_out[0]
.sym 45332 fft_block.reg_stage.w_index_out[1]
.sym 45342 fft_block.w_fft_in[6]
.sym 45349 fft_block.w_fft_in[15]
.sym 45354 fft_block.w_fft_in[14]
.sym 45358 fft_block.reg_stage.w_input_regs[110]
.sym 45364 fft_block.reg_stage.w_index_out[1]
.sym 45365 fft_block.reg_stage.w_index_out[2]
.sym 45366 fft_block.reg_stage.w_index_out[0]
.sym 45376 fft_block.reg_stage.w_input_regs[42]
.sym 45377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45379 fft_block.reg_stage.w_input_regs[106]
.sym 45382 fft_block.w_fft_in[13]
.sym 45386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45387 CLK$SB_IO_IN_$glb_clk
.sym 45389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 45397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45398 fft_block.w_fft_in[6]
.sym 45399 fft_block.w_fft_in[6]
.sym 45402 fft_block.reg_stage.w_c_in[1]
.sym 45403 fft_block.w_fft_in[2]
.sym 45404 fft_block.w_fft_in[1]
.sym 45405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45406 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 45409 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 45410 fft_block.reg_stage.w_c_in[7]
.sym 45413 fft_block.reg_stage.w_input_regs[39]
.sym 45416 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45417 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 45418 w_fft_out[80]
.sym 45419 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 45420 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45422 fft_block.counter_N[1]
.sym 45423 fft_block.reg_stage.w_input_regs[101]
.sym 45424 fft_block.w_fft_in[9]
.sym 45430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45437 fft_block.reg_stage.w_input_regs[109]
.sym 45438 fft_block.reg_stage.w_input_regs[107]
.sym 45440 fft_block.reg_stage.w_input_regs[110]
.sym 45442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45444 fft_block.reg_stage.w_input_regs[43]
.sym 45446 fft_block.reg_stage.w_input_regs[46]
.sym 45447 fft_block.reg_stage.w_input_regs[44]
.sym 45448 fft_block.reg_stage.w_input_regs[45]
.sym 45451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45455 fft_block.reg_stage.w_input_regs[108]
.sym 45464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45465 fft_block.reg_stage.w_input_regs[45]
.sym 45466 fft_block.reg_stage.w_input_regs[109]
.sym 45469 fft_block.reg_stage.w_input_regs[109]
.sym 45470 fft_block.reg_stage.w_input_regs[45]
.sym 45471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45477 fft_block.reg_stage.w_input_regs[46]
.sym 45478 fft_block.reg_stage.w_input_regs[110]
.sym 45481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45483 fft_block.reg_stage.w_input_regs[44]
.sym 45484 fft_block.reg_stage.w_input_regs[108]
.sym 45487 fft_block.reg_stage.w_input_regs[108]
.sym 45488 fft_block.reg_stage.w_input_regs[44]
.sym 45490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45493 fft_block.reg_stage.w_input_regs[43]
.sym 45495 fft_block.reg_stage.w_input_regs[107]
.sym 45496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45500 fft_block.reg_stage.w_input_regs[107]
.sym 45502 fft_block.reg_stage.w_input_regs[43]
.sym 45506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45507 fft_block.reg_stage.w_input_regs[110]
.sym 45508 fft_block.reg_stage.w_input_regs[46]
.sym 45509 fft_block.start_calc_$glb_ce
.sym 45510 CLK$SB_IO_IN_$glb_clk
.sym 45514 w_fft_out[110]
.sym 45519 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 45528 fft_block.reg_stage.w_c_in[3]
.sym 45536 fft_block.w_fft_in[12]
.sym 45537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45538 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 45539 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 45541 fft_block.reg_stage.w_input_regs[38]
.sym 45542 fft_block.reg_stage.w_input_regs[47]
.sym 45545 w_fft_out[42]
.sym 45546 spi_out.send_data[1]
.sym 45547 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[1]
.sym 45554 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 45555 w_fft_out[57]
.sym 45557 w_fft_out[40]
.sym 45558 fft_block.counter_N[1]
.sym 45559 w_fft_out[72]
.sym 45560 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[0]
.sym 45562 w_fft_out[88]
.sym 45563 w_fft_out[40]
.sym 45564 fft_block.counter_N[0]
.sym 45565 w_fft_out[41]
.sym 45566 w_fft_out[25]
.sym 45567 w_fft_out[9]
.sym 45571 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[1]
.sym 45573 fft_block.counter_N[2]
.sym 45574 fft_block.sel_in
.sym 45576 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 45579 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 45580 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45581 w_fft_out[56]
.sym 45582 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 45583 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 45584 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 45586 fft_block.counter_N[0]
.sym 45587 fft_block.counter_N[1]
.sym 45588 w_fft_out[40]
.sym 45589 w_fft_out[56]
.sym 45592 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 45594 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[0]
.sym 45595 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[1]
.sym 45598 w_fft_out[88]
.sym 45599 fft_block.counter_N[1]
.sym 45600 w_fft_out[72]
.sym 45601 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 45604 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 45605 fft_block.counter_N[2]
.sym 45606 fft_block.sel_in
.sym 45607 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 45611 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 45613 w_fft_out[41]
.sym 45616 w_fft_out[41]
.sym 45617 fft_block.counter_N[0]
.sym 45618 fft_block.counter_N[1]
.sym 45619 w_fft_out[57]
.sym 45622 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45623 w_fft_out[40]
.sym 45624 w_fft_out[88]
.sym 45625 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 45628 fft_block.counter_N[1]
.sym 45629 w_fft_out[25]
.sym 45630 w_fft_out[9]
.sym 45631 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 45633 CLK$SB_IO_IN_$glb_clk
.sym 45635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45636 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[2]
.sym 45637 w_fft_out[36]
.sym 45638 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 45639 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 45640 fft_block.w_fft_in[10]
.sym 45641 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 45642 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]
.sym 45647 w_fft_out[109]
.sym 45654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 45658 w_fft_out[110]
.sym 45660 w_fft_out[122]
.sym 45661 w_fft_out[123]
.sym 45662 w_fft_out[29]
.sym 45663 w_fft_out[89]
.sym 45664 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 45665 fft_block.w_fft_in[5]
.sym 45666 fft_block.reg_stage.w_input_regs[111]
.sym 45667 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 45669 w_fft_out[44]
.sym 45670 w_fft_out[121]
.sym 45676 w_fft_out[104]
.sym 45677 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[3]
.sym 45678 w_fft_out[110]
.sym 45679 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 45680 w_fft_out[25]
.sym 45681 w_fft_out[94]
.sym 45682 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[2]
.sym 45683 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 45684 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[3]
.sym 45685 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 45686 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45687 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 45688 w_fft_out[80]
.sym 45689 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 45690 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]
.sym 45691 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 45692 w_fft_out[0]
.sym 45694 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[0]
.sym 45695 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3]
.sym 45698 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[0]
.sym 45699 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[2]
.sym 45701 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[2]
.sym 45702 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[3]
.sym 45703 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[1]
.sym 45704 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 45705 w_fft_out[42]
.sym 45706 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[1]
.sym 45709 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 45710 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 45711 w_fft_out[104]
.sym 45712 w_fft_out[80]
.sym 45715 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3]
.sym 45716 w_fft_out[25]
.sym 45717 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]
.sym 45718 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 45721 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[2]
.sym 45722 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[1]
.sym 45723 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[0]
.sym 45724 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[3]
.sym 45727 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 45728 w_fft_out[0]
.sym 45729 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[3]
.sym 45730 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[2]
.sym 45734 w_fft_out[94]
.sym 45736 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45739 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[2]
.sym 45740 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[0]
.sym 45741 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[3]
.sym 45742 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[1]
.sym 45745 w_fft_out[110]
.sym 45746 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 45747 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 45748 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 45752 w_fft_out[42]
.sym 45754 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 45756 CLK$SB_IO_IN_$glb_clk
.sym 45758 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1[2]
.sym 45759 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 45760 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[1]
.sym 45761 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3]
.sym 45762 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[3]
.sym 45763 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[1]
.sym 45764 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 45765 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3]
.sym 45771 fft_block.counter_N[2]
.sym 45772 fft_block.counter_N[1]
.sym 45773 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 45775 fft_block.counter_N[0]
.sym 45776 w_fft_out[120]
.sym 45777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 45779 fft_block.counter_N[0]
.sym 45780 w_fft_out[104]
.sym 45782 w_fft_out[36]
.sym 45783 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 45784 fft_block.w_fft_in[13]
.sym 45785 w_fft_out[45]
.sym 45786 w_fft_out[51]
.sym 45788 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 45789 w_fft_out[43]
.sym 45791 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 45793 fft_block.w_fft_in[6]
.sym 45799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45803 w_fft_out[72]
.sym 45807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45809 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 45811 fft_block.reg_stage.w_input_regs[38]
.sym 45812 fft_block.reg_stage.w_input_regs[102]
.sym 45813 w_fft_out[96]
.sym 45814 fft_block.reg_stage.w_input_regs[47]
.sym 45815 fft_block.counter_N[1]
.sym 45816 w_fft_out[110]
.sym 45817 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 45819 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1[1]
.sym 45820 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[2]
.sym 45823 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1[2]
.sym 45824 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 45825 w_fft_out[46]
.sym 45826 fft_block.reg_stage.w_input_regs[111]
.sym 45827 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[3]
.sym 45828 fft_block.counter_N[2]
.sym 45829 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1[3]
.sym 45830 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 45832 fft_block.reg_stage.w_input_regs[47]
.sym 45834 fft_block.reg_stage.w_input_regs[111]
.sym 45835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45838 w_fft_out[96]
.sym 45839 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 45840 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 45841 w_fft_out[72]
.sym 45844 fft_block.reg_stage.w_input_regs[47]
.sym 45846 fft_block.reg_stage.w_input_regs[111]
.sym 45847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45852 fft_block.reg_stage.w_input_regs[38]
.sym 45853 fft_block.reg_stage.w_input_regs[102]
.sym 45856 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1[1]
.sym 45857 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1[3]
.sym 45858 fft_block.counter_N[1]
.sym 45859 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1[2]
.sym 45862 w_fft_out[110]
.sym 45863 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 45864 w_fft_out[46]
.sym 45865 fft_block.counter_N[2]
.sym 45868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45869 fft_block.reg_stage.w_input_regs[38]
.sym 45870 fft_block.reg_stage.w_input_regs[102]
.sym 45874 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[2]
.sym 45875 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 45876 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[3]
.sym 45877 fft_block.counter_N[1]
.sym 45878 fft_block.start_calc_$glb_ce
.sym 45879 CLK$SB_IO_IN_$glb_clk
.sym 45881 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[2]
.sym 45882 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 45883 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[3]
.sym 45884 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 45885 spi_out.send_data[3]
.sym 45886 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[2]
.sym 45887 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1[3]
.sym 45888 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[2]
.sym 45896 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 45897 w_fft_out[101]
.sym 45900 fft_block.w_fft_in[3]
.sym 45901 w_fft_out[65]
.sym 45903 fft_block.counter_N[2]
.sym 45905 fft_block.w_fft_in[9]
.sym 45908 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 45909 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 45910 fft_block.reg_stage.w_input_regs[39]
.sym 45911 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 45912 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45913 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 45914 fft_block.counter_N[1]
.sym 45915 spi_out.send_data[5]
.sym 45916 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 45924 w_fft_out[35]
.sym 45925 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[2]
.sym 45926 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 45927 w_fft_out[3]
.sym 45928 w_fft_out[37]
.sym 45929 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 45932 w_fft_out[29]
.sym 45933 w_fft_out[123]
.sym 45934 w_fft_out[27]
.sym 45935 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[0]
.sym 45936 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[1]
.sym 45937 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 45938 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1[1]
.sym 45939 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 45940 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 45941 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 45942 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 45943 fft_block.counter_N[2]
.sym 45944 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[3]
.sym 45945 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1[0]
.sym 45946 w_fft_out[51]
.sym 45948 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 45949 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 45950 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1[2]
.sym 45952 w_fft_out[45]
.sym 45953 w_fft_out[101]
.sym 45955 w_fft_out[35]
.sym 45956 w_fft_out[27]
.sym 45957 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 45958 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 45961 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[2]
.sym 45962 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[3]
.sym 45963 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[1]
.sym 45964 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[0]
.sym 45967 w_fft_out[101]
.sym 45968 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 45969 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 45970 w_fft_out[45]
.sym 45973 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 45974 w_fft_out[37]
.sym 45975 w_fft_out[29]
.sym 45976 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 45979 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 45980 w_fft_out[3]
.sym 45981 w_fft_out[123]
.sym 45982 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 45985 fft_block.counter_N[2]
.sym 45986 w_fft_out[101]
.sym 45988 w_fft_out[37]
.sym 45991 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1[1]
.sym 45992 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1[2]
.sym 45994 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1[0]
.sym 45997 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 45998 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 45999 w_fft_out[51]
.sym 46000 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 46002 CLK$SB_IO_IN_$glb_clk
.sym 46004 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 46005 fft_block.reg_stage.w_input_regs[53]
.sym 46006 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[1]
.sym 46007 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[3]
.sym 46008 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 46009 fft_block.reg_stage.w_input_regs[51]
.sym 46010 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[2]
.sym 46011 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 46019 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 46020 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 46021 w_fft_out[99]
.sym 46022 w_fft_out[31]
.sym 46023 w_fft_out[114]
.sym 46024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 46027 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[3]
.sym 46028 fft_block.w_fft_in[12]
.sym 46029 spi_out.addr[2]
.sym 46030 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[3]
.sym 46031 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 46033 spi_out.addr[2]
.sym 46034 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 46035 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 46036 spi_out.addr[3]
.sym 46037 fft_block.reg_stage.w_index_out[1]
.sym 46038 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 46039 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 46045 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 46046 w_fft_out[27]
.sym 46047 w_fft_out[91]
.sym 46048 w_fft_out[11]
.sym 46049 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 46050 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 46051 w_fft_out[109]
.sym 46052 fft_block.counter_N[0]
.sym 46053 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 46054 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 46055 w_fft_out[45]
.sym 46056 w_fft_out[118]
.sym 46057 spi_out.addr[2]
.sym 46058 fft_block.counter_N[1]
.sym 46059 w_fft_out[43]
.sym 46061 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 46062 spi_out.addr[3]
.sym 46063 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 46064 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 46066 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 46067 spi_out.addr[1]
.sym 46069 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 46070 w_fft_out[59]
.sym 46071 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 46072 fft_block.counter_N[2]
.sym 46073 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 46074 fft_block.sel_in
.sym 46076 spi_out.addr[0]
.sym 46078 w_fft_out[59]
.sym 46079 fft_block.counter_N[0]
.sym 46080 fft_block.counter_N[1]
.sym 46081 w_fft_out[43]
.sym 46084 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 46085 fft_block.sel_in
.sym 46086 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 46087 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 46090 fft_block.counter_N[2]
.sym 46091 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 46092 w_fft_out[109]
.sym 46093 w_fft_out[45]
.sym 46096 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 46097 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 46099 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 46102 w_fft_out[59]
.sym 46103 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 46104 w_fft_out[91]
.sym 46105 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 46108 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 46109 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 46111 w_fft_out[118]
.sym 46114 fft_block.counter_N[1]
.sym 46115 w_fft_out[27]
.sym 46116 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 46117 w_fft_out[11]
.sym 46120 spi_out.addr[3]
.sym 46121 spi_out.addr[0]
.sym 46122 spi_out.addr[2]
.sym 46123 spi_out.addr[1]
.sym 46125 CLK$SB_IO_IN_$glb_clk
.sym 46127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46128 fft_block.reg_stage.w_input_regs[63]
.sym 46129 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 46130 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 46131 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 46132 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 46133 fft_block.reg_stage.w_input_regs[61]
.sym 46134 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[3]
.sym 46143 fft_block.counter_N[0]
.sym 46144 w_fft_out[118]
.sym 46145 w_fft_out[123]
.sym 46148 fft_block.w_fft_in[2]
.sym 46149 fft_block.counter_N[2]
.sym 46151 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 46152 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 46153 spi_out.addr[1]
.sym 46154 fft_block.sel_in
.sym 46155 fft_block.reg_stage.w_index_out[2]
.sym 46156 w_fft_out[59]
.sym 46157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46158 fft_block.w_fft_in[5]
.sym 46159 w_fft_out[124]
.sym 46160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46161 w_fft_out[44]
.sym 46168 fft_block.counter_N[2]
.sym 46171 w_fft_out[38]
.sym 46173 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 46174 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 46176 fft_block.counter_N[2]
.sym 46177 w_fft_out[62]
.sym 46178 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 46179 spi_out.addr[1]
.sym 46180 fft_block.reg_stage.w_input_regs[39]
.sym 46181 w_fft_out[102]
.sym 46182 w_fft_out[126]
.sym 46183 w_fft_out[6]
.sym 46185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46186 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 46187 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 46188 fft_block.reg_stage.w_input_regs[103]
.sym 46189 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 46191 spi_out.addr[0]
.sym 46193 spi_out.addr[2]
.sym 46194 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 46195 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 46196 spi_out.addr[3]
.sym 46197 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 46201 fft_block.reg_stage.w_input_regs[103]
.sym 46202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46204 fft_block.reg_stage.w_input_regs[39]
.sym 46207 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 46208 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 46209 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 46210 w_fft_out[62]
.sym 46213 w_fft_out[6]
.sym 46214 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 46215 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 46216 w_fft_out[126]
.sym 46219 fft_block.reg_stage.w_input_regs[39]
.sym 46220 fft_block.reg_stage.w_input_regs[103]
.sym 46221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46225 w_fft_out[102]
.sym 46226 w_fft_out[38]
.sym 46227 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 46228 fft_block.counter_N[2]
.sym 46232 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 46233 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 46234 w_fft_out[102]
.sym 46237 w_fft_out[62]
.sym 46238 w_fft_out[126]
.sym 46239 fft_block.counter_N[2]
.sym 46240 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 46243 spi_out.addr[3]
.sym 46244 spi_out.addr[1]
.sym 46245 spi_out.addr[0]
.sym 46246 spi_out.addr[2]
.sym 46247 fft_block.start_calc_$glb_ce
.sym 46248 CLK$SB_IO_IN_$glb_clk
.sym 46250 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 46251 fft_block.reg_stage.w_input_regs[55]
.sym 46252 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[2]
.sym 46253 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[3]
.sym 46254 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[3]
.sym 46255 fft_block.reg_stage.w_input_regs[54]
.sym 46256 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 46257 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[2]
.sym 46262 fft_block.counter_N[0]
.sym 46263 fft_block.reg_stage.w_input_regs[61]
.sym 46269 fft_block.w_fft_in[15]
.sym 46273 fft_block.counter_N[1]
.sym 46274 w_fft_out[36]
.sym 46275 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 46276 w_fft_out[118]
.sym 46277 spi_out.addr[0]
.sym 46278 w_fft_out[116]
.sym 46280 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 46282 fft_block.w_fft_in[12]
.sym 46283 fft_block.reg_stage.w_input_regs[53]
.sym 46284 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 46285 fft_block.w_fft_in[6]
.sym 46291 w_fft_out[39]
.sym 46293 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 46294 w_fft_out[28]
.sym 46295 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 46296 w_fft_out[103]
.sym 46297 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 46298 w_fft_out[31]
.sym 46299 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 46300 w_fft_out[12]
.sym 46301 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 46302 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[3]
.sym 46303 w_fft_out[92]
.sym 46305 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[1]
.sym 46307 fft_block.counter_N[2]
.sym 46308 spi_out.addr[3]
.sym 46309 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[2]
.sym 46310 spi_out.addr[2]
.sym 46311 fft_block.counter_N[1]
.sym 46312 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 46313 spi_out.addr[1]
.sym 46314 fft_block.sel_in
.sym 46315 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 46316 w_fft_out[76]
.sym 46317 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[0]
.sym 46319 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[3]
.sym 46320 spi_out.addr[0]
.sym 46321 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 46324 fft_block.counter_N[2]
.sym 46325 fft_block.sel_in
.sym 46326 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 46327 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 46330 w_fft_out[103]
.sym 46331 w_fft_out[39]
.sym 46332 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 46333 fft_block.counter_N[2]
.sym 46336 fft_block.counter_N[1]
.sym 46337 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 46338 w_fft_out[76]
.sym 46339 w_fft_out[92]
.sym 46342 spi_out.addr[2]
.sym 46343 spi_out.addr[1]
.sym 46344 spi_out.addr[3]
.sym 46345 spi_out.addr[0]
.sym 46348 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 46349 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 46350 w_fft_out[39]
.sym 46351 w_fft_out[31]
.sym 46354 w_fft_out[28]
.sym 46355 fft_block.counter_N[1]
.sym 46356 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 46357 w_fft_out[12]
.sym 46360 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 46361 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[3]
.sym 46362 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 46363 w_fft_out[28]
.sym 46366 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[0]
.sym 46367 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[2]
.sym 46368 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[1]
.sym 46369 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[3]
.sym 46371 CLK$SB_IO_IN_$glb_clk
.sym 46373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46374 w_fft_out[52]
.sym 46375 w_fft_out[59]
.sym 46376 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 46377 w_fft_out[58]
.sym 46378 w_fft_out[61]
.sym 46379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46380 w_fft_out[53]
.sym 46386 w_fft_out[116]
.sym 46387 fft_block.counter_N[0]
.sym 46388 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[3]
.sym 46396 w_fft_out[12]
.sym 46398 fft_block.counter_N[1]
.sym 46400 w_fft_out[127]
.sym 46401 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 46404 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46406 fft_block.reg_stage.w_input_regs[63]
.sym 46407 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 46414 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 46415 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[1]
.sym 46416 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[1]
.sym 46418 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 46419 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[2]
.sym 46421 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[2]
.sym 46422 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[3]
.sym 46423 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[0]
.sym 46426 w_fft_out[63]
.sym 46427 fft_block.sel_in
.sym 46428 w_fft_out[47]
.sym 46431 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[0]
.sym 46433 w_fft_out[55]
.sym 46434 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[1]
.sym 46437 w_fft_out[60]
.sym 46438 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 46439 fft_block.counter_N[1]
.sym 46440 w_fft_out[44]
.sym 46443 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 46444 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46445 fft_block.counter_N[0]
.sym 46447 fft_block.counter_N[0]
.sym 46448 w_fft_out[44]
.sym 46449 fft_block.counter_N[1]
.sym 46450 w_fft_out[60]
.sym 46453 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[2]
.sym 46454 fft_block.counter_N[1]
.sym 46455 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[3]
.sym 46456 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[1]
.sym 46459 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[0]
.sym 46461 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[1]
.sym 46462 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[2]
.sym 46465 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[1]
.sym 46466 fft_block.sel_in
.sym 46467 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[0]
.sym 46472 w_fft_out[60]
.sym 46474 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 46477 w_fft_out[47]
.sym 46478 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 46483 fft_block.counter_N[1]
.sym 46484 w_fft_out[47]
.sym 46485 fft_block.counter_N[0]
.sym 46486 w_fft_out[63]
.sym 46489 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46490 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 46491 w_fft_out[55]
.sym 46492 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 46494 CLK$SB_IO_IN_$glb_clk
.sym 46496 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 46497 w_fft_out[54]
.sym 46498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46499 w_fft_out[55]
.sym 46500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46503 w_fft_out[60]
.sym 46510 fft_block.reg_stage.w_index_out[0]
.sym 46511 fft_block.start_calc
.sym 46516 fft_block.w_fft_in[6]
.sym 46518 fft_block.reg_stage.w_input_regs[127]
.sym 46519 fft_block.w_fft_in[15]
.sym 46520 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 46522 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 46523 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 46525 spi_out.addr[2]
.sym 46527 spi_out.addr[3]
.sym 46530 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46540 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 46544 w_fft_out[119]
.sym 46548 w_fft_out[118]
.sym 46549 w_fft_out[63]
.sym 46552 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 46553 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 46554 w_fft_out[54]
.sym 46555 fft_block.counter_N[2]
.sym 46556 fft_block.counter_N[0]
.sym 46557 fft_block.counter_N[1]
.sym 46558 fft_block.reg_stage.w_input_regs[127]
.sym 46559 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 46560 w_fft_out[127]
.sym 46561 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 46563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46564 w_fft_out[55]
.sym 46566 fft_block.reg_stage.w_input_regs[63]
.sym 46568 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 46570 fft_block.counter_N[2]
.sym 46576 w_fft_out[63]
.sym 46577 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 46578 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 46579 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 46582 fft_block.counter_N[2]
.sym 46583 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 46584 w_fft_out[55]
.sym 46585 w_fft_out[119]
.sym 46590 fft_block.counter_N[0]
.sym 46591 fft_block.counter_N[1]
.sym 46594 fft_block.reg_stage.w_input_regs[63]
.sym 46595 fft_block.reg_stage.w_input_regs[127]
.sym 46597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46600 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 46601 w_fft_out[118]
.sym 46602 w_fft_out[54]
.sym 46603 fft_block.counter_N[2]
.sym 46606 fft_block.reg_stage.w_input_regs[63]
.sym 46607 fft_block.reg_stage.w_input_regs[127]
.sym 46609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46612 w_fft_out[119]
.sym 46613 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 46614 w_fft_out[127]
.sym 46615 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 46616 fft_block.start_calc_$glb_ce
.sym 46617 CLK$SB_IO_IN_$glb_clk
.sym 46622 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46625 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 46626 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 46639 fft_block.reg_stage.w_input_regs[119]
.sym 46640 w_fft_out[119]
.sym 46645 spi_out.addr[1]
.sym 46648 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 46653 spi_out.addr[3]
.sym 46678 spi_out.addr[2]
.sym 46679 spi_out.addr[3]
.sym 46683 spi_out.addr[1]
.sym 46689 spi_out.addr[0]
.sym 46711 spi_out.addr[3]
.sym 46712 spi_out.addr[2]
.sym 46713 spi_out.addr[1]
.sym 46714 spi_out.addr[0]
.sym 46723 spi_out.addr[3]
.sym 46724 spi_out.addr[0]
.sym 46725 spi_out.addr[1]
.sym 46726 spi_out.addr[2]
.sym 46735 spi_out.addr[1]
.sym 46736 spi_out.addr[2]
.sym 46737 spi_out.addr[3]
.sym 46738 spi_out.addr[0]
.sym 46744 spi_out.addr[2]
.sym 46745 spi_out.addr[3]
.sym 46746 spi_out.addr[4]
.sym 46747 spi_out.addr[0]
.sym 46749 spi_out.addr[1]
.sym 46757 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46769 spi_out.addr[0]
.sym 46874 fft_block.start_calc
.sym 46879 PIN_21$SB_IO_OUT
.sym 46880 spi_out.addr[3]
.sym 46884 spi_out.addr_SB_DFFESR_Q_R
.sym 46888 spi_out.addr[2]
.sym 48319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 48361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 48362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 48371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 48372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 48377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 48385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 48387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 48392 $nextpnr_ICESTORM_LC_57$O
.sym 48394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 48398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 48401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 48402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 48404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 48407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 48408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 48410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 48412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 48414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 48418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 48420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 48429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 48430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 48432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 48436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 48437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 48439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 48440 CLK$SB_IO_IN_$glb_clk
.sym 48441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 48446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[1]
.sym 48447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 48448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 48449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 48451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 48452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 48453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 48481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 48483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 48492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 48507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I1[2]
.sym 48510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 48524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 48525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 48526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 48528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 48529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 48530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 48531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 48532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 48533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 48536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 48537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 48539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 48540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 48541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 48543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 48544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 48546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 48551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 48552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 48557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 48558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 48569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 48570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 48571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 48574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 48575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 48576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 48577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 48580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 48581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 48582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 48583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 48587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 48588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 48589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 48592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 48593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 48594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 48595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 48599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 48600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 48602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 48603 CLK$SB_IO_IN_$glb_clk
.sym 48605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 48608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 48609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 48611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 48612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 48629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 48630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 48635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 48636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 48652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 48655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 48667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 48668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 48677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48678 $nextpnr_ICESTORM_LC_69$O
.sym 48681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 48684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 48686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 48690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 48693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 48696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 48699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 48700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 48702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 48704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 48706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 48708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 48710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 48714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 48716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 48720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 48722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 48724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 48728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[3]
.sym 48729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 48730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 48733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 48734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 48738 fft_block.reg_stage.w_input_regs[37]
.sym 48741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 48745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 48762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 48764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 48771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 48772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 48773 fft_block.reg_stage.w_input_regs[38]
.sym 48777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 48779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 48781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 48782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 48783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 48784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 48787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 48795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 48803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 48805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 48808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 48810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 48814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 48815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 48816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 48817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 48820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 48821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 48823 fft_block.reg_stage.w_input_regs[38]
.sym 48826 fft_block.reg_stage.w_input_regs[38]
.sym 48828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 48829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 48832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 48834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 48838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 48839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 48840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 48841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 48845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 48851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 48862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 48865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48867 fft_block.reg_stage.w_c_reg[17]
.sym 48868 fft_block.reg_stage.w_cms_in[7]
.sym 48869 fft_block.reg_stage.w_cps_in[4]
.sym 48870 fft_block.reg_stage.w_cps_in[0]
.sym 48883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 48894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 48908 fft_block.reg_stage.w_input_regs[103]
.sym 48915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48924 $nextpnr_ICESTORM_LC_67$O
.sym 48927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 48933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 48938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 48942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 48944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 48948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 48951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 48954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 48957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 48960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 48962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 48964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 48968 fft_block.reg_stage.w_input_regs[103]
.sym 48970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 48974 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48975 w_fft_out[35]
.sym 48976 w_fft_out[34]
.sym 48977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 48978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48979 w_fft_out[32]
.sym 48980 w_fft_out[33]
.sym 48981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48987 fft_block.reg_stage.w_cps_in[8]
.sym 48988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 48989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 48993 fft_block.reg_stage.w_cps_in[7]
.sym 48998 fft_block.reg_stage.w_input_regs[34]
.sym 49001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49004 fft_block.w_fft_in[10]
.sym 49015 fft_block.reg_stage.w_input_regs[32]
.sym 49016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 49021 fft_block.reg_stage.w_input_regs[44]
.sym 49026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 49027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 49028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49036 fft_block.reg_stage.w_input_regs[97]
.sym 49038 fft_block.reg_stage.w_input_regs[43]
.sym 49042 fft_block.reg_stage.w_input_regs[99]
.sym 49043 fft_block.reg_stage.w_input_regs[33]
.sym 49046 fft_block.reg_stage.w_input_regs[96]
.sym 49049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 49050 fft_block.reg_stage.w_input_regs[44]
.sym 49051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49056 fft_block.reg_stage.w_input_regs[43]
.sym 49057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 49062 fft_block.reg_stage.w_input_regs[96]
.sym 49066 fft_block.reg_stage.w_input_regs[33]
.sym 49067 fft_block.reg_stage.w_input_regs[32]
.sym 49068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 49069 fft_block.reg_stage.w_input_regs[96]
.sym 49074 fft_block.reg_stage.w_input_regs[99]
.sym 49078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 49081 fft_block.reg_stage.w_input_regs[44]
.sym 49084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 49085 fft_block.reg_stage.w_input_regs[43]
.sym 49086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49092 fft_block.reg_stage.w_input_regs[97]
.sym 49097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49100 fft_block.reg_stage.w_input_regs[35]
.sym 49101 fft_block.reg_stage.w_input_regs[33]
.sym 49102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49103 fft_block.reg_stage.w_input_regs[34]
.sym 49104 fft_block.reg_stage.w_input_regs[43]
.sym 49108 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 49121 w_fft_out[34]
.sym 49123 fft_block.reg_stage.w_input_regs[100]
.sym 49125 fft_block.reg_stage.w_input_regs[98]
.sym 49126 fft_block.w_fft_in[3]
.sym 49127 w_fft_out[32]
.sym 49129 w_fft_out[33]
.sym 49132 fft_block.w_fft_in[0]
.sym 49140 fft_block.reg_stage.w_input_regs[41]
.sym 49142 fft_block.reg_stage.w_input_regs[42]
.sym 49143 fft_block.w_fft_in[8]
.sym 49148 fft_block.reg_stage.w_input_regs[40]
.sym 49149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 49156 fft_block.w_fft_in[0]
.sym 49159 fft_block.reg_stage.w_input_regs[104]
.sym 49161 fft_block.reg_stage.w_input_regs[96]
.sym 49162 fft_block.reg_stage.w_input_regs[32]
.sym 49163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 49164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 49165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49166 fft_block.w_fft_in[12]
.sym 49173 fft_block.w_fft_in[0]
.sym 49177 fft_block.reg_stage.w_input_regs[96]
.sym 49179 fft_block.reg_stage.w_input_regs[32]
.sym 49184 fft_block.w_fft_in[8]
.sym 49189 fft_block.reg_stage.w_input_regs[40]
.sym 49190 fft_block.reg_stage.w_input_regs[41]
.sym 49191 fft_block.reg_stage.w_input_regs[104]
.sym 49192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 49195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 49197 fft_block.reg_stage.w_input_regs[42]
.sym 49198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 49202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 49203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 49204 fft_block.reg_stage.w_input_regs[42]
.sym 49210 fft_block.w_fft_in[12]
.sym 49213 fft_block.reg_stage.w_input_regs[104]
.sym 49214 fft_block.reg_stage.w_input_regs[41]
.sym 49215 fft_block.reg_stage.w_input_regs[40]
.sym 49216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 49217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49218 CLK$SB_IO_IN_$glb_clk
.sym 49221 fft_block.reg_stage.w_input_regs[36]
.sym 49222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 49223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 49225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49226 fft_block.reg_stage.w_input_regs[39]
.sym 49235 fft_block.reg_stage.w_input_regs[35]
.sym 49238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 49242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 49247 fft_block.w_fft_in[14]
.sym 49249 fft_block.reg_stage.w_input_regs[97]
.sym 49252 w_fft_out[92]
.sym 49254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 49255 fft_block.reg_stage.w_input_regs[99]
.sym 49263 fft_block.w_fft_in[14]
.sym 49268 fft_block.reg_stage.w_input_regs[101]
.sym 49271 fft_block.w_fft_in[15]
.sym 49276 fft_block.w_fft_in[10]
.sym 49277 fft_block.w_fft_in[5]
.sym 49279 fft_block.w_fft_in[9]
.sym 49280 fft_block.w_fft_in[13]
.sym 49281 fft_block.w_fft_in[6]
.sym 49288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49296 fft_block.w_fft_in[14]
.sym 49300 fft_block.w_fft_in[13]
.sym 49308 fft_block.w_fft_in[9]
.sym 49314 fft_block.w_fft_in[15]
.sym 49318 fft_block.w_fft_in[10]
.sym 49326 fft_block.reg_stage.w_input_regs[101]
.sym 49332 fft_block.w_fft_in[6]
.sym 49339 fft_block.w_fft_in[5]
.sym 49340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49341 CLK$SB_IO_IN_$glb_clk
.sym 49350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 49356 fft_block.reg_stage.w_input_regs[39]
.sym 49357 fft_block.reg_stage.w_cps_in[4]
.sym 49358 fft_block.reg_stage.w_cms_in[7]
.sym 49364 fft_block.reg_stage.w_index_out[0]
.sym 49367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 49369 fft_block.reg_stage.w_index_out[1]
.sym 49371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 49374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 49375 fft_block.w_fft_in[7]
.sym 49377 fft_block.w_fft_in[4]
.sym 49378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 49384 fft_block.reg_stage.w_input_regs[102]
.sym 49390 fft_block.w_fft_in[1]
.sym 49394 fft_block.w_fft_in[5]
.sym 49395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49399 fft_block.w_fft_in[2]
.sym 49403 fft_block.w_fft_in[4]
.sym 49411 fft_block.w_fft_in[3]
.sym 49417 fft_block.w_fft_in[1]
.sym 49425 fft_block.w_fft_in[4]
.sym 49429 fft_block.w_fft_in[2]
.sym 49436 fft_block.w_fft_in[3]
.sym 49448 fft_block.reg_stage.w_input_regs[102]
.sym 49459 fft_block.w_fft_in[5]
.sym 49463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49464 CLK$SB_IO_IN_$glb_clk
.sym 49466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 49467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 49468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 49469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 49470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 49471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 49472 w_fft_out[111]
.sym 49473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 49484 spi_out.send_data[1]
.sym 49486 fft_block.reg_stage.w_cms_in[0]
.sym 49488 fft_block.reg_stage.w_cps_in[8]
.sym 49489 fft_block.reg_stage.w_cps_in[7]
.sym 49492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 49495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 49497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 49499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 49500 fft_block.w_fft_in[10]
.sym 49501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 49531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 49534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 49542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 49589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49590 w_fft_out[108]
.sym 49591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49593 w_fft_out[109]
.sym 49594 w_fft_out[106]
.sym 49595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49600 w_fft_out[58]
.sym 49610 fft_block.reg_stage.w_cps_in[0]
.sym 49613 w_fft_out[34]
.sym 49614 w_fft_out[33]
.sym 49615 w_fft_out[32]
.sym 49616 fft_block.w_fft_in[0]
.sym 49618 fft_block.w_fft_in[3]
.sym 49619 w_fft_out[32]
.sym 49620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 49621 w_fft_out[34]
.sym 49622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 49624 w_fft_out[108]
.sym 49633 w_fft_out[73]
.sym 49635 fft_block.counter_N[1]
.sym 49638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 49641 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 49643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 49646 w_fft_out[89]
.sym 49648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 49657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 49677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 49705 w_fft_out[73]
.sym 49706 w_fft_out[89]
.sym 49707 fft_block.counter_N[1]
.sym 49708 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 49709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 49710 CLK$SB_IO_IN_$glb_clk
.sym 49712 w_fft_out[104]
.sym 49713 w_fft_out[105]
.sym 49714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 49715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 49716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 49718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 49719 w_fft_out[107]
.sym 49723 spi_out.addr[2]
.sym 49726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 49727 w_fft_out[73]
.sym 49729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 49733 spi_out.send_data[2]
.sym 49737 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 49738 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 49741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 49744 w_fft_out[92]
.sym 49745 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 49746 fft_block.w_fft_in[14]
.sym 49755 fft_block.counter_N[0]
.sym 49756 fft_block.reg_stage.w_input_regs[101]
.sym 49757 fft_block.counter_N[2]
.sym 49758 w_fft_out[106]
.sym 49759 fft_block.counter_N[0]
.sym 49760 fft_block.counter_N[1]
.sym 49761 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 49762 w_fft_out[120]
.sym 49763 fft_block.sel_in
.sym 49764 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 49765 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 49766 w_fft_out[42]
.sym 49767 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 49769 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 49771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49773 w_fft_out[34]
.sym 49775 w_fft_out[32]
.sym 49777 w_fft_out[104]
.sym 49778 w_fft_out[105]
.sym 49779 w_fft_out[121]
.sym 49781 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 49783 fft_block.reg_stage.w_input_regs[37]
.sym 49784 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 49786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49787 fft_block.reg_stage.w_input_regs[101]
.sym 49789 fft_block.reg_stage.w_input_regs[37]
.sym 49794 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 49795 w_fft_out[32]
.sym 49799 fft_block.reg_stage.w_input_regs[37]
.sym 49800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49801 fft_block.reg_stage.w_input_regs[101]
.sym 49804 fft_block.counter_N[1]
.sym 49805 fft_block.counter_N[0]
.sym 49806 w_fft_out[121]
.sym 49807 w_fft_out[105]
.sym 49810 fft_block.counter_N[2]
.sym 49811 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 49812 w_fft_out[42]
.sym 49813 w_fft_out[106]
.sym 49816 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 49817 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 49818 fft_block.sel_in
.sym 49819 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 49822 fft_block.counter_N[0]
.sym 49823 fft_block.counter_N[1]
.sym 49824 w_fft_out[120]
.sym 49825 w_fft_out[104]
.sym 49828 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 49829 w_fft_out[34]
.sym 49830 w_fft_out[106]
.sym 49831 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 49832 fft_block.start_calc_$glb_ce
.sym 49833 CLK$SB_IO_IN_$glb_clk
.sym 49835 w_fft_out[97]
.sym 49836 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 49837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49838 w_fft_out[96]
.sym 49840 w_fft_out[101]
.sym 49841 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 49842 w_fft_out[98]
.sym 49849 fft_block.sel_in
.sym 49850 spi_out.send_data[5]
.sym 49852 spi_out.send_data[0]
.sym 49859 fft_block.w_fft_in[7]
.sym 49861 fft_block.reg_stage.w_input_regs[53]
.sym 49864 w_fft_out[56]
.sym 49866 fft_block.w_fft_in[10]
.sym 49868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 49869 w_fft_out[107]
.sym 49870 w_fft_out[57]
.sym 49876 w_fft_out[89]
.sym 49877 w_fft_out[105]
.sym 49879 w_fft_out[65]
.sym 49881 w_fft_out[122]
.sym 49882 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 49883 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3]
.sym 49884 w_fft_out[33]
.sym 49885 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 49886 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 49887 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 49889 fft_block.counter_N[2]
.sym 49890 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 49891 w_fft_out[121]
.sym 49892 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 49893 w_fft_out[34]
.sym 49894 w_fft_out[57]
.sym 49895 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49896 w_fft_out[49]
.sym 49897 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 49899 w_fft_out[98]
.sym 49900 w_fft_out[97]
.sym 49903 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 49904 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 49907 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 49909 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 49910 w_fft_out[33]
.sym 49911 fft_block.counter_N[2]
.sym 49912 w_fft_out[97]
.sym 49915 w_fft_out[105]
.sym 49916 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 49917 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 49921 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 49922 w_fft_out[122]
.sym 49923 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 49924 w_fft_out[98]
.sym 49927 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 49928 w_fft_out[121]
.sym 49929 w_fft_out[33]
.sym 49930 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 49933 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 49934 w_fft_out[98]
.sym 49935 fft_block.counter_N[2]
.sym 49936 w_fft_out[34]
.sym 49939 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 49940 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 49941 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3]
.sym 49942 w_fft_out[49]
.sym 49945 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 49946 w_fft_out[65]
.sym 49947 w_fft_out[57]
.sym 49948 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 49951 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49952 w_fft_out[89]
.sym 49953 w_fft_out[97]
.sym 49954 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 49958 w_fft_out[100]
.sym 49959 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 49960 w_fft_out[103]
.sym 49961 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0[1]
.sym 49962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49963 w_fft_out[102]
.sym 49964 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 49965 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[0]
.sym 49972 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 49973 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 49979 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 49982 w_fft_out[49]
.sym 49983 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[1]
.sym 49984 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 49986 fft_block.counter_N[2]
.sym 49988 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[2]
.sym 49989 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[0]
.sym 49991 fft_block.counter_N[0]
.sym 49999 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[2]
.sym 50001 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 50002 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 50003 w_fft_out[114]
.sym 50004 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 50005 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[0]
.sym 50006 w_fft_out[122]
.sym 50007 w_fft_out[114]
.sym 50009 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[1]
.sym 50011 w_fft_out[113]
.sym 50012 fft_block.counter_N[2]
.sym 50013 w_fft_out[99]
.sym 50014 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 50015 w_fft_out[58]
.sym 50016 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[3]
.sym 50017 w_fft_out[56]
.sym 50019 w_fft_out[11]
.sym 50020 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 50023 w_fft_out[58]
.sym 50025 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 50026 w_fft_out[48]
.sym 50027 w_fft_out[50]
.sym 50029 w_fft_out[49]
.sym 50032 w_fft_out[11]
.sym 50033 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 50034 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 50035 w_fft_out[99]
.sym 50038 w_fft_out[58]
.sym 50039 fft_block.counter_N[2]
.sym 50040 w_fft_out[122]
.sym 50041 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 50044 w_fft_out[114]
.sym 50045 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 50046 w_fft_out[58]
.sym 50047 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 50050 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 50052 w_fft_out[113]
.sym 50056 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[2]
.sym 50057 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[3]
.sym 50058 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[0]
.sym 50059 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[1]
.sym 50062 w_fft_out[114]
.sym 50063 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 50064 w_fft_out[50]
.sym 50065 fft_block.counter_N[2]
.sym 50068 fft_block.counter_N[2]
.sym 50069 w_fft_out[113]
.sym 50070 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 50071 w_fft_out[49]
.sym 50074 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 50075 w_fft_out[48]
.sym 50076 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 50077 w_fft_out[56]
.sym 50079 CLK$SB_IO_IN_$glb_clk
.sym 50081 w_fft_out[51]
.sym 50082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50083 w_fft_out[56]
.sym 50084 w_fft_out[48]
.sym 50085 w_fft_out[50]
.sym 50086 w_fft_out[57]
.sym 50087 w_fft_out[49]
.sym 50088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50098 w_fft_out[123]
.sym 50099 w_fft_out[113]
.sym 50100 w_fft_out[121]
.sym 50101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 50102 w_fft_out[122]
.sym 50103 spi_out.send_data[3]
.sym 50105 fft_block.w_fft_in[0]
.sym 50106 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 50107 fft_block.w_fft_in[2]
.sym 50108 spi_out.addr[0]
.sym 50109 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 50110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50111 w_fft_out[115]
.sym 50116 w_fft_out[108]
.sym 50122 w_fft_out[100]
.sym 50123 w_fft_out[123]
.sym 50125 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[3]
.sym 50126 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 50127 fft_block.counter_N[2]
.sym 50128 w_fft_out[43]
.sym 50129 fft_block.counter_N[0]
.sym 50130 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 50131 w_fft_out[36]
.sym 50132 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 50134 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 50135 fft_block.counter_N[1]
.sym 50137 w_fft_out[115]
.sym 50139 fft_block.w_fft_in[3]
.sym 50140 fft_block.w_fft_in[5]
.sym 50141 w_fft_out[107]
.sym 50142 w_fft_out[67]
.sym 50144 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[2]
.sym 50148 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 50149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50151 fft_block.counter_N[0]
.sym 50153 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 50155 fft_block.counter_N[1]
.sym 50156 w_fft_out[123]
.sym 50157 fft_block.counter_N[0]
.sym 50158 w_fft_out[107]
.sym 50164 fft_block.w_fft_in[5]
.sym 50167 w_fft_out[67]
.sym 50168 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 50169 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[2]
.sym 50170 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[3]
.sym 50173 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 50174 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 50175 w_fft_out[107]
.sym 50176 w_fft_out[43]
.sym 50179 w_fft_out[36]
.sym 50181 w_fft_out[100]
.sym 50182 fft_block.counter_N[2]
.sym 50185 fft_block.w_fft_in[3]
.sym 50193 w_fft_out[115]
.sym 50194 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 50197 fft_block.counter_N[0]
.sym 50198 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 50199 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 50200 fft_block.counter_N[1]
.sym 50201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50202 CLK$SB_IO_IN_$glb_clk
.sym 50204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50206 fft_block.reg_stage.w_input_regs[52]
.sym 50207 fft_block.reg_stage.w_input_regs[49]
.sym 50208 fft_block.reg_stage.w_input_regs[56]
.sym 50209 fft_block.reg_stage.w_input_regs[57]
.sym 50210 fft_block.reg_stage.w_input_regs[50]
.sym 50211 fft_block.reg_stage.w_input_regs[48]
.sym 50218 fft_block.reg_stage.w_input_regs[51]
.sym 50220 fft_block.reg_stage.w_input_regs[53]
.sym 50222 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 50223 w_fft_out[51]
.sym 50228 w_fft_out[67]
.sym 50229 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 50231 fft_block.reg_stage.w_input_regs[116]
.sym 50232 w_fft_out[92]
.sym 50233 w_fft_out[124]
.sym 50234 fft_block.reg_stage.w_input_regs[58]
.sym 50235 fft_block.reg_stage.w_input_regs[122]
.sym 50236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50237 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 50238 w_fft_out[61]
.sym 50239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50245 w_fft_out[61]
.sym 50246 w_fft_out[125]
.sym 50247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50248 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 50249 spi_out.addr[3]
.sym 50250 fft_block.counter_N[0]
.sym 50253 fft_block.w_fft_in[15]
.sym 50254 w_fft_out[125]
.sym 50256 fft_block.reg_stage.w_index_out[0]
.sym 50257 fft_block.counter_N[1]
.sym 50258 fft_block.reg_stage.w_index_out[1]
.sym 50264 spi_out.addr[1]
.sym 50266 fft_block.reg_stage.w_index_out[2]
.sym 50268 spi_out.addr[0]
.sym 50270 fft_block.w_fft_in[13]
.sym 50271 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 50273 fft_block.counter_N[2]
.sym 50274 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 50276 spi_out.addr[2]
.sym 50278 fft_block.reg_stage.w_index_out[0]
.sym 50280 fft_block.reg_stage.w_index_out[1]
.sym 50281 fft_block.reg_stage.w_index_out[2]
.sym 50286 fft_block.w_fft_in[15]
.sym 50291 fft_block.counter_N[1]
.sym 50293 fft_block.counter_N[0]
.sym 50296 spi_out.addr[1]
.sym 50297 spi_out.addr[2]
.sym 50298 spi_out.addr[0]
.sym 50299 spi_out.addr[3]
.sym 50302 w_fft_out[125]
.sym 50303 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 50304 w_fft_out[61]
.sym 50305 fft_block.counter_N[2]
.sym 50308 spi_out.addr[0]
.sym 50309 spi_out.addr[3]
.sym 50310 spi_out.addr[1]
.sym 50311 spi_out.addr[2]
.sym 50316 fft_block.w_fft_in[13]
.sym 50320 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 50321 w_fft_out[61]
.sym 50322 w_fft_out[125]
.sym 50323 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 50324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50325 CLK$SB_IO_IN_$glb_clk
.sym 50327 fft_block.reg_stage.w_input_regs[59]
.sym 50328 fft_block.reg_stage.w_input_regs[58]
.sym 50329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 50330 fft_block.reg_stage.w_input_regs[62]
.sym 50331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 50333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 50334 fft_block.reg_stage.w_input_regs[60]
.sym 50339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50340 fft_block.reg_stage.w_input_regs[50]
.sym 50342 fft_block.reg_stage.w_index_out[0]
.sym 50343 fft_block.reg_stage.w_input_regs[63]
.sym 50348 fft_block.w_fft_in[9]
.sym 50349 w_fft_out[127]
.sym 50350 w_fft_out[125]
.sym 50353 fft_block.reg_stage.w_input_regs[53]
.sym 50354 w_fft_out[53]
.sym 50355 fft_block.w_fft_in[7]
.sym 50356 fft_block.reg_stage.w_index_out[1]
.sym 50357 spi_out.addr[1]
.sym 50358 fft_block.w_fft_in[4]
.sym 50359 fft_block.w_fft_in[10]
.sym 50360 fft_block.reg_stage.w_input_regs[61]
.sym 50361 fft_block.reg_stage.w_input_regs[55]
.sym 50362 fft_block.w_fft_in[13]
.sym 50368 spi_out.addr[2]
.sym 50369 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 50370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50371 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 50372 w_fft_out[116]
.sym 50373 fft_block.w_fft_in[7]
.sym 50374 w_fft_out[44]
.sym 50375 fft_block.counter_N[0]
.sym 50376 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 50377 spi_out.addr[3]
.sym 50378 spi_out.addr[0]
.sym 50379 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 50380 w_fft_out[124]
.sym 50382 spi_out.addr[1]
.sym 50385 w_fft_out[36]
.sym 50386 w_fft_out[108]
.sym 50387 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[3]
.sym 50390 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 50392 w_fft_out[92]
.sym 50393 w_fft_out[124]
.sym 50395 fft_block.w_fft_in[6]
.sym 50397 fft_block.counter_N[1]
.sym 50398 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 50399 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[2]
.sym 50401 fft_block.counter_N[1]
.sym 50402 fft_block.counter_N[0]
.sym 50403 w_fft_out[108]
.sym 50404 w_fft_out[124]
.sym 50407 fft_block.w_fft_in[7]
.sym 50413 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[2]
.sym 50414 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[3]
.sym 50415 w_fft_out[124]
.sym 50416 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 50419 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 50420 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 50421 w_fft_out[92]
.sym 50422 w_fft_out[116]
.sym 50426 w_fft_out[36]
.sym 50427 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 50432 fft_block.w_fft_in[6]
.sym 50437 spi_out.addr[2]
.sym 50438 spi_out.addr[0]
.sym 50439 spi_out.addr[3]
.sym 50440 spi_out.addr[1]
.sym 50443 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 50444 w_fft_out[44]
.sym 50445 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 50446 w_fft_out[108]
.sym 50447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50448 CLK$SB_IO_IN_$glb_clk
.sym 50450 fft_block.reg_stage.w_input_regs[127]
.sym 50451 fft_block.reg_stage.w_input_regs[116]
.sym 50452 fft_block.reg_stage.w_input_regs[121]
.sym 50453 fft_block.reg_stage.w_input_regs[122]
.sym 50454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50455 fft_block.reg_stage.w_input_regs[123]
.sym 50456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 50457 fft_block.reg_stage.w_input_regs[117]
.sym 50463 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 50465 $PACKER_VCC_NET
.sym 50466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 50467 fft_block.reg_stage.w_input_regs[60]
.sym 50468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 50472 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 50476 fft_block.reg_stage.w_input_regs[62]
.sym 50478 fft_block.counter_N[0]
.sym 50480 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 50481 fft_block.reg_stage.w_input_regs[54]
.sym 50482 fft_block.counter_N[2]
.sym 50484 fft_block.reg_stage.w_input_regs[60]
.sym 50491 fft_block.reg_stage.w_input_regs[59]
.sym 50493 fft_block.reg_stage.w_input_regs[118]
.sym 50494 fft_block.reg_stage.w_input_regs[62]
.sym 50495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50496 fft_block.reg_stage.w_input_regs[54]
.sym 50499 w_fft_out[116]
.sym 50500 w_fft_out[52]
.sym 50503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50504 fft_block.reg_stage.w_input_regs[53]
.sym 50506 fft_block.reg_stage.w_input_regs[60]
.sym 50507 fft_block.reg_stage.w_input_regs[126]
.sym 50509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50514 fft_block.reg_stage.w_input_regs[117]
.sym 50515 fft_block.counter_N[2]
.sym 50517 fft_block.reg_stage.w_input_regs[124]
.sym 50519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50520 fft_block.reg_stage.w_input_regs[123]
.sym 50521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50524 fft_block.reg_stage.w_input_regs[118]
.sym 50525 fft_block.reg_stage.w_input_regs[54]
.sym 50527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50532 fft_block.reg_stage.w_input_regs[117]
.sym 50533 fft_block.reg_stage.w_input_regs[53]
.sym 50537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50538 fft_block.reg_stage.w_input_regs[60]
.sym 50539 fft_block.reg_stage.w_input_regs[124]
.sym 50542 w_fft_out[116]
.sym 50544 fft_block.counter_N[2]
.sym 50545 w_fft_out[52]
.sym 50548 fft_block.reg_stage.w_input_regs[59]
.sym 50550 fft_block.reg_stage.w_input_regs[123]
.sym 50551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50555 fft_block.reg_stage.w_input_regs[126]
.sym 50556 fft_block.reg_stage.w_input_regs[62]
.sym 50557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50560 fft_block.reg_stage.w_input_regs[59]
.sym 50562 fft_block.reg_stage.w_input_regs[123]
.sym 50563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50567 fft_block.reg_stage.w_input_regs[118]
.sym 50568 fft_block.reg_stage.w_input_regs[54]
.sym 50570 fft_block.start_calc_$glb_ce
.sym 50571 CLK$SB_IO_IN_$glb_clk
.sym 50573 fft_block.reg_stage.w_input_regs[126]
.sym 50575 fft_block.reg_stage.w_input_regs[124]
.sym 50577 fft_block.reg_stage.w_input_regs[125]
.sym 50580 fft_block.reg_stage.w_input_regs[119]
.sym 50585 fft_block.w_fft_in[5]
.sym 50587 fft_block.reg_stage.w_input_regs[118]
.sym 50589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 50596 w_fft_out[124]
.sym 50598 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 50600 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 50601 spi_out.addr[2]
.sym 50603 spi_out.addr[3]
.sym 50607 spi_out.addr[0]
.sym 50614 spi_out.addr[0]
.sym 50619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50621 spi_out.addr[3]
.sym 50622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50627 spi_out.addr[2]
.sym 50630 fft_block.reg_stage.w_input_regs[61]
.sym 50632 fft_block.reg_stage.w_input_regs[124]
.sym 50633 fft_block.reg_stage.w_input_regs[55]
.sym 50634 fft_block.reg_stage.w_input_regs[125]
.sym 50636 fft_block.reg_stage.w_input_regs[62]
.sym 50637 spi_out.addr[1]
.sym 50638 fft_block.reg_stage.w_input_regs[126]
.sym 50642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50644 fft_block.reg_stage.w_input_regs[60]
.sym 50645 fft_block.reg_stage.w_input_regs[119]
.sym 50647 spi_out.addr[2]
.sym 50648 spi_out.addr[1]
.sym 50649 spi_out.addr[0]
.sym 50650 spi_out.addr[3]
.sym 50653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50655 fft_block.reg_stage.w_input_regs[55]
.sym 50656 fft_block.reg_stage.w_input_regs[119]
.sym 50660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50661 fft_block.reg_stage.w_input_regs[62]
.sym 50662 fft_block.reg_stage.w_input_regs[126]
.sym 50665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50667 fft_block.reg_stage.w_input_regs[55]
.sym 50668 fft_block.reg_stage.w_input_regs[119]
.sym 50671 fft_block.reg_stage.w_input_regs[61]
.sym 50673 fft_block.reg_stage.w_input_regs[125]
.sym 50674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50678 fft_block.reg_stage.w_input_regs[124]
.sym 50679 fft_block.reg_stage.w_input_regs[60]
.sym 50680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50690 fft_block.reg_stage.w_input_regs[61]
.sym 50692 fft_block.reg_stage.w_input_regs[125]
.sym 50693 fft_block.start_calc_$glb_ce
.sym 50694 CLK$SB_IO_IN_$glb_clk
.sym 50698 spi_out.addr_SB_DFFESR_Q_E
.sym 50708 w_fft_out[116]
.sym 50710 w_fft_out[118]
.sym 50713 fft_block.w_fft_in[12]
.sym 50723 spi_out.addr[1]
.sym 50724 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 50729 spi_out.addr[2]
.sym 50739 spi_out.addr[2]
.sym 50740 spi_out.addr[3]
.sym 50744 spi_out.addr[1]
.sym 50750 spi_out.addr[0]
.sym 50788 spi_out.addr[1]
.sym 50789 spi_out.addr[0]
.sym 50790 spi_out.addr[3]
.sym 50791 spi_out.addr[2]
.sym 50806 spi_out.addr[2]
.sym 50807 spi_out.addr[3]
.sym 50808 spi_out.addr[0]
.sym 50809 spi_out.addr[1]
.sym 50812 spi_out.addr[3]
.sym 50813 spi_out.addr[2]
.sym 50814 spi_out.addr[1]
.sym 50815 spi_out.addr[0]
.sym 50822 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 50849 spi_out.addr[1]
.sym 50862 spi_out.addr_SB_DFFESR_Q_E
.sym 50871 spi_out.addr[3]
.sym 50872 spi_out.addr[4]
.sym 50875 spi_out.addr[1]
.sym 50878 spi_out.addr[2]
.sym 50880 spi_out.addr_SB_DFFESR_Q_R
.sym 50881 spi_out.addr[0]
.sym 50892 $nextpnr_ICESTORM_LC_18$O
.sym 50894 spi_out.addr[0]
.sym 50898 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 50900 spi_out.addr[1]
.sym 50904 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 50907 spi_out.addr[2]
.sym 50908 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 50910 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 50912 spi_out.addr[3]
.sym 50914 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 50918 spi_out.addr[4]
.sym 50920 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 50925 spi_out.addr[0]
.sym 50935 spi_out.addr[0]
.sym 50938 spi_out.addr[1]
.sym 50939 spi_out.addr_SB_DFFESR_Q_E
.sym 50940 CLK$SB_IO_IN_$glb_clk
.sym 50941 spi_out.addr_SB_DFFESR_Q_R
.sym 51080 spi_out.state_SB_DFFESR_Q_R
.sym 52365 CLK$SB_IO_IN
.sym 52397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 52398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 52399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 52400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 52402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[2]
.sym 52438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 52448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 52476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 52516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 52517 CLK$SB_IO_IN_$glb_clk
.sym 52518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 52523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 52524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 52525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 52526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 52527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 52528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 52529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 52530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 52540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 52542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 52543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 52564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 52567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 52571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 52583 fft_block.reg_stage.w_cms_reg[18]
.sym 52587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52589 fft_block.reg_stage.w_c_reg[17]
.sym 52600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I1[0]
.sym 52601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[0]
.sym 52602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 52603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 52605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 52608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[1]
.sym 52609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 52610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 52611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 52613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 52614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 52615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 52617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 52618 fft_block.reg_stage.w_c_reg[17]
.sym 52620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 52621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 52622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 52623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 52624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 52625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 52627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 52628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 52629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 52631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I1[2]
.sym 52633 fft_block.reg_stage.w_c_reg[17]
.sym 52636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 52639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 52640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 52641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 52642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 52645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 52646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 52648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 52651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 52652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 52653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 52654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 52663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[0]
.sym 52664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 52665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[1]
.sym 52666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 52669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 52670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 52671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 52672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 52675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 52676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I1[0]
.sym 52677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[1]
.sym 52678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I1[2]
.sym 52679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 52680 CLK$SB_IO_IN_$glb_clk
.sym 52685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 52686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 52687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 52688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 52695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 52700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 52702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 52708 fft_block.reg_stage.w_input_regs[39]
.sym 52709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 52710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 52715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 52716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 52717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 52723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 52728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 52729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 52730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 52732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 52736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 52737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 52742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I1[2]
.sym 52747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 52748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 52749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 52750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 52753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 52757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 52758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 52759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 52762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 52765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 52769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 52770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 52771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 52774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I1[2]
.sym 52775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 52776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 52781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I1[2]
.sym 52787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 52788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 52789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 52792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 52793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 52794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 52798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 52799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 52800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 52802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 52803 CLK$SB_IO_IN_$glb_clk
.sym 52805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 52807 fft_block.reg_stage.w_cms_reg[18]
.sym 52808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 52809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 52810 fft_block.reg_stage.w_c_reg[17]
.sym 52811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 52812 fft_block.reg_stage.w_cms_reg[19]
.sym 52815 w_fft_out[35]
.sym 52820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 52821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 52825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 52826 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 52827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52829 fft_block.reg_stage.w_cms_in[1]
.sym 52835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 52846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[3]
.sym 52848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 52849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 52850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 52852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 52854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 52857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 52858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 52861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 52865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52868 fft_block.reg_stage.w_input_regs[39]
.sym 52869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 52870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 52873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 52875 fft_block.reg_stage.w_c_reg[17]
.sym 52876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 52879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 52880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 52881 fft_block.reg_stage.w_c_reg[17]
.sym 52882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 52886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 52888 fft_block.reg_stage.w_input_regs[39]
.sym 52891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 52892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 52903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[3]
.sym 52904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 52905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 52906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 52909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 52910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 52912 fft_block.reg_stage.w_input_regs[39]
.sym 52915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 52916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 52917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 52921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 52922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 52923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 52926 CLK$SB_IO_IN_$glb_clk
.sym 52929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 52931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[4]
.sym 52932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[3]
.sym 52933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[5]
.sym 52934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 52935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 52941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 52943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 52944 fft_block.reg_stage.w_cps_reg[22]
.sym 52949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 52951 fft_block.reg_stage.w_cms_reg[18]
.sym 52953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 52955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 52956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 52961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 52963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 52979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 52996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 52997 fft_block.reg_stage.w_input_regs[34]
.sym 53002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 53005 fft_block.reg_stage.w_input_regs[34]
.sym 53051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 53057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 53065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 53067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 53071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 53073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 53080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 53083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 53085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 53094 fft_block.reg_stage.w_input_regs[99]
.sym 53096 fft_block.reg_stage.w_input_regs[33]
.sym 53097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53098 fft_block.reg_stage.w_input_regs[34]
.sym 53100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53103 fft_block.reg_stage.w_input_regs[35]
.sym 53104 fft_block.reg_stage.w_input_regs[97]
.sym 53109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 53114 fft_block.reg_stage.w_input_regs[100]
.sym 53115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53116 fft_block.reg_stage.w_input_regs[98]
.sym 53117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53119 fft_block.reg_stage.w_input_regs[36]
.sym 53125 fft_block.reg_stage.w_input_regs[33]
.sym 53126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 53127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53132 fft_block.reg_stage.w_input_regs[100]
.sym 53133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53134 fft_block.reg_stage.w_input_regs[36]
.sym 53137 fft_block.reg_stage.w_input_regs[99]
.sym 53138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53139 fft_block.reg_stage.w_input_regs[35]
.sym 53144 fft_block.reg_stage.w_input_regs[33]
.sym 53145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 53146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53152 fft_block.reg_stage.w_input_regs[98]
.sym 53155 fft_block.reg_stage.w_input_regs[97]
.sym 53156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53158 fft_block.reg_stage.w_input_regs[33]
.sym 53161 fft_block.reg_stage.w_input_regs[34]
.sym 53162 fft_block.reg_stage.w_input_regs[98]
.sym 53164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53170 fft_block.reg_stage.w_input_regs[100]
.sym 53171 fft_block.start_calc_$glb_ce
.sym 53172 CLK$SB_IO_IN_$glb_clk
.sym 53174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 53175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 53178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 53180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 53182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 53185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 53188 fft_block.reg_stage.w_input_regs[99]
.sym 53192 fft_block.reg_stage.w_input_regs[97]
.sym 53193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 53197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 53198 fft_block.w_fft_in[1]
.sym 53199 fft_block.reg_stage.w_input_regs[39]
.sym 53201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 53202 fft_block.reg_stage.w_input_regs[34]
.sym 53205 fft_block.reg_stage.w_input_regs[36]
.sym 53206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 53207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 53216 fft_block.w_fft_in[1]
.sym 53221 fft_block.reg_stage.w_input_regs[34]
.sym 53223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53227 fft_block.reg_stage.w_input_regs[33]
.sym 53234 fft_block.reg_stage.w_input_regs[35]
.sym 53235 fft_block.w_fft_in[3]
.sym 53237 fft_block.w_fft_in[11]
.sym 53240 fft_block.reg_stage.w_input_regs[97]
.sym 53241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53243 fft_block.w_fft_in[2]
.sym 53244 fft_block.reg_stage.w_input_regs[98]
.sym 53246 fft_block.reg_stage.w_input_regs[99]
.sym 53248 fft_block.reg_stage.w_input_regs[98]
.sym 53249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53250 fft_block.reg_stage.w_input_regs[34]
.sym 53260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53261 fft_block.reg_stage.w_input_regs[33]
.sym 53262 fft_block.reg_stage.w_input_regs[97]
.sym 53267 fft_block.w_fft_in[3]
.sym 53273 fft_block.w_fft_in[1]
.sym 53278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53280 fft_block.reg_stage.w_input_regs[35]
.sym 53281 fft_block.reg_stage.w_input_regs[99]
.sym 53287 fft_block.w_fft_in[2]
.sym 53291 fft_block.w_fft_in[11]
.sym 53294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53295 CLK$SB_IO_IN_$glb_clk
.sym 53297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[4]
.sym 53299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[3]
.sym 53303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[0]
.sym 53304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[2]
.sym 53310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 53311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 53314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 53316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 53318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 53323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 53325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 53329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 53332 fft_block.reg_stage.w_input_regs[43]
.sym 53340 fft_block.reg_stage.w_index_out[0]
.sym 53343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53347 fft_block.reg_stage.w_input_regs[36]
.sym 53349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53355 fft_block.reg_stage.w_input_regs[100]
.sym 53356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[3]
.sym 53358 fft_block.w_fft_in[7]
.sym 53360 fft_block.reg_stage.w_index_out[1]
.sym 53362 fft_block.reg_stage.w_index_out[2]
.sym 53363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[4]
.sym 53368 fft_block.w_fft_in[4]
.sym 53377 fft_block.w_fft_in[4]
.sym 53383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[3]
.sym 53390 fft_block.reg_stage.w_index_out[1]
.sym 53391 fft_block.reg_stage.w_index_out[2]
.sym 53392 fft_block.reg_stage.w_index_out[0]
.sym 53395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[4]
.sym 53401 fft_block.reg_stage.w_input_regs[100]
.sym 53403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53404 fft_block.reg_stage.w_input_regs[36]
.sym 53407 fft_block.w_fft_in[7]
.sym 53417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53418 CLK$SB_IO_IN_$glb_clk
.sym 53422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53427 fft_block.reg_stage.w_c_reg[25]
.sym 53434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 53444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 53453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 53455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 53465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53493 $nextpnr_ICESTORM_LC_51$O
.sym 53495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 53501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 53507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 53514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 53520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 53525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 53531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 53538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 53543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[5]
.sym 53544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[6]
.sym 53547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 53555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 53559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 53560 fft_block.reg_stage.w_c_reg[25]
.sym 53573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 53575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 53577 fft_block.reg_stage.w_c_reg[25]
.sym 53578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 53579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 53588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 53592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 53595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 53600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 53604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 53607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 53608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 53612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 53613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 53614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 53615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 53616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 53618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 53620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 53622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 53624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 53626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 53628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 53630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 53632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 53634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 53636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 53638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 53640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 53642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 53644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 53646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 53649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 53650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 53653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 53654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 53655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 53656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 53660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 53663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 53664 CLK$SB_IO_IN_$glb_clk
.sym 53666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 53671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 53673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 53681 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 53684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 53687 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 53689 fft_block.reg_stage.w_cms_in[1]
.sym 53690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 53691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 53693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 53695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 53696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 53698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 53699 w_fft_out[111]
.sym 53700 spi_out.send_data[4]
.sym 53701 fft_block.w_fft_in[1]
.sym 53707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 53708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 53709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 53710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 53713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 53715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 53718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 53719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 53721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 53722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 53723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 53725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 53730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 53737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 53742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 53746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 53747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 53752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 53753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 53758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 53760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 53765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 53767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 53770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 53772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 53776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 53777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 53778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 53779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 53782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 53783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 53784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 53787 CLK$SB_IO_IN_$glb_clk
.sym 53790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 53791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 53792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 53793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 53794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 53796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 53806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 53810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 53816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 53817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 53818 w_fft_out[109]
.sym 53821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 53835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 53841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 53843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 53845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 53848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 53851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 53855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 53857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 53858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 53859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 53861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 53863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 53864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 53869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 53870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 53871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 53872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 53875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 53881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 53889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 53899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 53905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 53906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 53909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 53910 CLK$SB_IO_IN_$glb_clk
.sym 53912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53915 w_fft_out[99]
.sym 53917 w_fft_out[100]
.sym 53918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 53938 fft_block.reg_stage.w_input_regs[120]
.sym 53941 fft_block.w_fft_in[9]
.sym 53943 fft_block.w_fft_in[8]
.sym 53946 w_fft_out[57]
.sym 53953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 53954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 53956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 53959 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 53960 w_fft_out[32]
.sym 53961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 53962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 53963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 53964 w_fft_out[96]
.sym 53967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 53968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 53974 fft_block.counter_N[0]
.sym 53975 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 53976 fft_block.counter_N[1]
.sym 53977 fft_block.counter_N[2]
.sym 53978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 53981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 53984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 53987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 53988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 53989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 53992 fft_block.counter_N[1]
.sym 53993 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 53994 fft_block.counter_N[0]
.sym 53995 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 53999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 54000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 54004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 54006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 54016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 54018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 54019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54023 w_fft_out[32]
.sym 54024 w_fft_out[96]
.sym 54025 fft_block.counter_N[2]
.sym 54029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 54030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 54031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 54033 CLK$SB_IO_IN_$glb_clk
.sym 54050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 54060 fft_block.counter_N[0]
.sym 54061 w_fft_out[102]
.sym 54062 fft_block.counter_N[1]
.sym 54064 fft_block.counter_N[2]
.sym 54065 w_fft_out[100]
.sym 54066 fft_block.counter_N[0]
.sym 54076 w_fft_out[120]
.sym 54077 w_fft_out[112]
.sym 54078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54079 w_fft_out[99]
.sym 54080 fft_block.counter_N[2]
.sym 54081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 54084 w_fft_out[51]
.sym 54086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 54087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 54088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54089 w_fft_out[100]
.sym 54090 fft_block.counter_N[0]
.sym 54092 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 54094 w_fft_out[115]
.sym 54096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 54097 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 54098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 54100 w_fft_out[48]
.sym 54101 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 54102 w_fft_out[35]
.sym 54109 w_fft_out[100]
.sym 54115 fft_block.counter_N[0]
.sym 54116 fft_block.counter_N[2]
.sym 54117 w_fft_out[99]
.sym 54118 w_fft_out[115]
.sym 54122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 54124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 54127 w_fft_out[35]
.sym 54128 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 54129 w_fft_out[51]
.sym 54130 fft_block.counter_N[2]
.sym 54133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 54135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 54139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 54140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 54142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54146 w_fft_out[112]
.sym 54147 fft_block.counter_N[2]
.sym 54148 w_fft_out[48]
.sym 54151 w_fft_out[112]
.sym 54152 w_fft_out[120]
.sym 54153 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 54154 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 54155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 54156 CLK$SB_IO_IN_$glb_clk
.sym 54158 w_fft_out[48]
.sym 54159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 54161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 54162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54166 w_fft_out[120]
.sym 54181 w_fft_out[112]
.sym 54182 w_fft_out[50]
.sym 54183 w_fft_out[103]
.sym 54184 spi_out.send_data[4]
.sym 54193 fft_block.w_fft_in[1]
.sym 54199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54201 fft_block.reg_stage.w_input_regs[52]
.sym 54204 fft_block.reg_stage.w_input_regs[51]
.sym 54210 fft_block.reg_stage.w_input_regs[120]
.sym 54211 fft_block.reg_stage.w_input_regs[56]
.sym 54212 fft_block.reg_stage.w_input_regs[57]
.sym 54213 fft_block.reg_stage.w_input_regs[50]
.sym 54214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54215 w_fft_out[48]
.sym 54216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54217 fft_block.reg_stage.w_input_regs[58]
.sym 54218 fft_block.reg_stage.w_input_regs[122]
.sym 54223 fft_block.reg_stage.w_input_regs[121]
.sym 54224 fft_block.reg_stage.w_input_regs[114]
.sym 54225 fft_block.reg_stage.w_input_regs[115]
.sym 54230 fft_block.reg_stage.w_input_regs[116]
.sym 54232 fft_block.reg_stage.w_input_regs[116]
.sym 54233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54234 fft_block.reg_stage.w_input_regs[52]
.sym 54238 fft_block.reg_stage.w_input_regs[115]
.sym 54240 fft_block.reg_stage.w_input_regs[51]
.sym 54241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54244 fft_block.reg_stage.w_input_regs[120]
.sym 54245 fft_block.reg_stage.w_input_regs[56]
.sym 54246 fft_block.reg_stage.w_input_regs[57]
.sym 54247 fft_block.reg_stage.w_input_regs[121]
.sym 54253 w_fft_out[48]
.sym 54257 fft_block.reg_stage.w_input_regs[115]
.sym 54258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54259 fft_block.reg_stage.w_input_regs[51]
.sym 54263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54264 fft_block.reg_stage.w_input_regs[122]
.sym 54265 fft_block.reg_stage.w_input_regs[58]
.sym 54269 fft_block.reg_stage.w_input_regs[50]
.sym 54270 fft_block.reg_stage.w_input_regs[114]
.sym 54271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54274 fft_block.reg_stage.w_input_regs[50]
.sym 54275 fft_block.reg_stage.w_input_regs[114]
.sym 54276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54278 fft_block.start_calc_$glb_ce
.sym 54279 CLK$SB_IO_IN_$glb_clk
.sym 54281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 54283 fft_block.reg_stage.w_input_regs[115]
.sym 54284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 54285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 54286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 54287 fft_block.reg_stage.w_input_regs[112]
.sym 54288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 54297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 54298 fft_block.reg_stage.w_input_regs[53]
.sym 54307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54309 fft_block.reg_stage.w_input_regs[121]
.sym 54310 fft_block.reg_stage.w_input_regs[114]
.sym 54312 fft_block.w_fft_in[14]
.sym 54315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54316 fft_block.reg_stage.w_input_regs[113]
.sym 54323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54324 fft_block.reg_stage.w_input_regs[52]
.sym 54326 fft_block.w_fft_in[0]
.sym 54327 fft_block.reg_stage.w_input_regs[121]
.sym 54332 fft_block.w_fft_in[9]
.sym 54333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54334 fft_block.reg_stage.w_input_regs[56]
.sym 54335 fft_block.reg_stage.w_input_regs[57]
.sym 54336 fft_block.w_fft_in[2]
.sym 54340 fft_block.reg_stage.w_input_regs[116]
.sym 54344 fft_block.reg_stage.w_input_regs[120]
.sym 54349 fft_block.w_fft_in[4]
.sym 54350 fft_block.w_fft_in[8]
.sym 54353 fft_block.w_fft_in[1]
.sym 54355 fft_block.reg_stage.w_input_regs[120]
.sym 54356 fft_block.reg_stage.w_input_regs[121]
.sym 54357 fft_block.reg_stage.w_input_regs[57]
.sym 54358 fft_block.reg_stage.w_input_regs[56]
.sym 54361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54362 fft_block.reg_stage.w_input_regs[116]
.sym 54364 fft_block.reg_stage.w_input_regs[52]
.sym 54367 fft_block.w_fft_in[4]
.sym 54374 fft_block.w_fft_in[1]
.sym 54382 fft_block.w_fft_in[8]
.sym 54387 fft_block.w_fft_in[9]
.sym 54394 fft_block.w_fft_in[2]
.sym 54398 fft_block.w_fft_in[0]
.sym 54401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54402 CLK$SB_IO_IN_$glb_clk
.sym 54405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 54406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 54407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 54408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 54409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 54410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 54411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 54416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 54419 fft_block.reg_stage.w_input_regs[54]
.sym 54421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 54422 fft_block.reg_stage.w_input_regs[52]
.sym 54424 fft_block.reg_stage.w_input_regs[49]
.sym 54429 w_fft_out[117]
.sym 54430 fft_block.reg_stage.w_input_regs[120]
.sym 54431 fft_block.reg_stage.w_input_regs[117]
.sym 54433 fft_block.w_fft_in[14]
.sym 54434 fft_block.w_fft_in[9]
.sym 54435 fft_block.reg_stage.w_input_regs[116]
.sym 54436 fft_block.w_fft_in[8]
.sym 54439 fft_block.w_fft_in[11]
.sym 54445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54446 fft_block.w_fft_in[11]
.sym 54447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54448 fft_block.reg_stage.w_input_regs[122]
.sym 54455 fft_block.reg_stage.w_input_regs[121]
.sym 54458 fft_block.reg_stage.w_input_regs[123]
.sym 54461 fft_block.w_fft_in[12]
.sym 54462 fft_block.reg_stage.w_input_regs[58]
.sym 54470 fft_block.w_fft_in[10]
.sym 54472 fft_block.w_fft_in[14]
.sym 54479 fft_block.w_fft_in[11]
.sym 54487 fft_block.w_fft_in[10]
.sym 54490 fft_block.reg_stage.w_input_regs[123]
.sym 54497 fft_block.w_fft_in[14]
.sym 54502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54503 fft_block.reg_stage.w_input_regs[58]
.sym 54505 fft_block.reg_stage.w_input_regs[122]
.sym 54510 fft_block.reg_stage.w_input_regs[122]
.sym 54517 fft_block.reg_stage.w_input_regs[121]
.sym 54523 fft_block.w_fft_in[12]
.sym 54524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54525 CLK$SB_IO_IN_$glb_clk
.sym 54527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 54528 fft_block.reg_stage.w_input_regs[118]
.sym 54529 fft_block.reg_stage.w_input_regs[114]
.sym 54530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 54531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54532 fft_block.reg_stage.w_input_regs[113]
.sym 54533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 54534 fft_block.reg_stage.w_input_regs[120]
.sym 54539 fft_block.reg_stage.w_input_regs[59]
.sym 54541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54543 w_fft_out[115]
.sym 54544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 54546 spi_out.addr[2]
.sym 54547 fft_block.reg_stage.w_input_regs[62]
.sym 54554 fft_block.counter_N[1]
.sym 54555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54571 fft_block.w_fft_in[4]
.sym 54573 fft_block.w_fft_in[5]
.sym 54574 fft_block.reg_stage.w_input_regs[53]
.sym 54575 fft_block.reg_stage.w_input_regs[117]
.sym 54577 fft_block.reg_stage.w_index_out[1]
.sym 54579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54580 fft_block.w_fft_in[10]
.sym 54586 fft_block.reg_stage.w_index_out[0]
.sym 54587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54593 fft_block.w_fft_in[15]
.sym 54594 fft_block.w_fft_in[9]
.sym 54598 fft_block.reg_stage.w_index_out[2]
.sym 54599 fft_block.w_fft_in[11]
.sym 54603 fft_block.w_fft_in[15]
.sym 54609 fft_block.w_fft_in[4]
.sym 54616 fft_block.w_fft_in[9]
.sym 54619 fft_block.w_fft_in[10]
.sym 54625 fft_block.reg_stage.w_input_regs[53]
.sym 54626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54628 fft_block.reg_stage.w_input_regs[117]
.sym 54632 fft_block.w_fft_in[11]
.sym 54637 fft_block.reg_stage.w_index_out[1]
.sym 54638 fft_block.reg_stage.w_index_out[2]
.sym 54639 fft_block.reg_stage.w_index_out[0]
.sym 54643 fft_block.w_fft_in[5]
.sym 54647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54648 CLK$SB_IO_IN_$glb_clk
.sym 54650 w_fft_out[117]
.sym 54651 w_fft_out[118]
.sym 54653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54654 w_fft_out[116]
.sym 54655 w_fft_out[119]
.sym 54657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54668 w_fft_out[124]
.sym 54681 fft_block.w_fft_in[1]
.sym 54684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 54694 fft_block.w_fft_in[7]
.sym 54701 fft_block.w_fft_in[13]
.sym 54703 fft_block.w_fft_in[14]
.sym 54705 fft_block.w_fft_in[12]
.sym 54718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54727 fft_block.w_fft_in[14]
.sym 54739 fft_block.w_fft_in[12]
.sym 54751 fft_block.w_fft_in[13]
.sym 54768 fft_block.w_fft_in[7]
.sym 54770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54771 CLK$SB_IO_IN_$glb_clk
.sym 54788 fft_block.w_fft_in[7]
.sym 54800 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 54808 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 54840 spi_out.addr_SB_DFFESR_Q_E
.sym 54862 spi_out.addr_SB_DFFESR_Q_E
.sym 54898 spi_out.addr_SB_DFFESR_Q_E
.sym 54900 spi_out.addr_SB_DFFESR_Q_R
.sym 54901 fft_block.fft_finish_SB_LUT4_I0_O[1]
.sym 54911 PIN_21$SB_IO_OUT
.sym 54941 spi_out.addr[4]
.sym 54960 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 54968 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 54988 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 54989 spi_out.addr[4]
.sym 54991 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 55022 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 56472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 56473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 56475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 56477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[5]
.sym 56496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 56514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 56516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 56525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 56530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 56533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 56537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 56540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 56541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 56546 $nextpnr_ICESTORM_LC_33$O
.sym 56549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 56555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 56565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 56567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 56568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 56571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 56577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 56578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 56579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 56580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 56589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 56590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 56592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 56600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 56601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 56602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 56603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 56604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 56606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 56607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 56611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 56614 $PACKER_VCC_NET
.sym 56631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 56648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 56653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56656 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 56661 fft_block.reg_stage.w_cms_in[0]
.sym 56662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 56665 fft_block.reg_stage.w_c_reg[17]
.sym 56666 fft_block.reg_stage.w_cps_reg[22]
.sym 56679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 56681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 56682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 56684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 56685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 56686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 56687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 56692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[2]
.sym 56693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 56694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 56699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 56700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 56704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56705 fft_block.reg_stage.w_cms_reg[18]
.sym 56707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 56711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 56716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56723 fft_block.reg_stage.w_cms_reg[18]
.sym 56724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 56725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 56736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 56737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 56741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 56742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 56743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 56746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[2]
.sym 56747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 56749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 56752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 56753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 56754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 56755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 56761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 56762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 56763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 56764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 56765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 56779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 56785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 56786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 56789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 56791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56792 fft_block.reg_stage.w_c_in[1]
.sym 56800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 56805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 56806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 56807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56810 fft_block.reg_stage.w_cms_reg[18]
.sym 56812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 56819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 56831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 56851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 56853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 56857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 56864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56865 fft_block.reg_stage.w_cms_reg[18]
.sym 56866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 56869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 56871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 56875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 56883 fft_block.reg_stage.w_cps_reg[26]
.sym 56884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 56886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 56887 fft_block.reg_stage.w_cps_reg[22]
.sym 56889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 56895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 56899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 56901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 56902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 56906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 56908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 56909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 56910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 56913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 56925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 56930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 56931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 56933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56938 fft_block.reg_stage.w_cms_in[0]
.sym 56941 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 56942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 56945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 56948 fft_block.reg_stage.w_cms_in[1]
.sym 56951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56952 fft_block.reg_stage.w_c_in[1]
.sym 56953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 56954 fft_block.reg_stage.w_cms_reg[19]
.sym 56956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 56958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 56959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 56970 fft_block.reg_stage.w_cms_in[0]
.sym 56974 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 56975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 56976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56980 fft_block.reg_stage.w_cms_reg[19]
.sym 56981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 56982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 56989 fft_block.reg_stage.w_c_in[1]
.sym 56992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 56993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 56995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 56999 fft_block.reg_stage.w_cms_in[1]
.sym 57002 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 57003 CLK$SB_IO_IN_$glb_clk
.sym 57005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 57006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 57007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 57009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 57019 fft_block.reg_stage.w_c_reg[17]
.sym 57020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 57022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 57026 fft_block.reg_stage.w_cps_reg[26]
.sym 57040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 57048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 57061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 57062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 57065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 57066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 57068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 57069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 57085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 57088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 57098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 57103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 57109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 57116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 57124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 57125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57126 CLK$SB_IO_IN_$glb_clk
.sym 57135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 57144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 57147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 57151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 57155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[4]
.sym 57157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[3]
.sym 57158 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 57170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 57173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 57196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 57238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 57248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57249 CLK$SB_IO_IN_$glb_clk
.sym 57268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 57272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 57285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 57294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 57302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 57306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 57312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 57328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 57334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 57349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 57362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 57371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57372 CLK$SB_IO_IN_$glb_clk
.sym 57377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[1]
.sym 57390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 57405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 57424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 57425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[4]
.sym 57427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[3]
.sym 57429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[0]
.sym 57442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 57449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[0]
.sym 57454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[4]
.sym 57461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[3]
.sym 57484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 57492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 57494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 57495 CLK$SB_IO_IN_$glb_clk
.sym 57501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 57502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 57503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 57505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 57511 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 57522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 57527 fft_block.reg_stage.w_c_reg[25]
.sym 57540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[6]
.sym 57541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[1]
.sym 57545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[2]
.sym 57565 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 57566 fft_block.reg_stage.w_c_in[1]
.sym 57585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[6]
.sym 57589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[1]
.sym 57596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[2]
.sym 57613 fft_block.reg_stage.w_c_in[1]
.sym 57617 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 57618 CLK$SB_IO_IN_$glb_clk
.sym 57620 fft_block.reg_stage.w_c_reg[24]
.sym 57621 fft_block.reg_stage.w_c_reg[31]
.sym 57625 fft_block.reg_stage.w_c_reg[27]
.sym 57627 fft_block.reg_stage.w_cms_reg[28]
.sym 57633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 57638 spi_out.send_data[4]
.sym 57641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 57647 fft_block.reg_stage.w_c_in[0]
.sym 57648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 57650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 57652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 57655 fft_block.reg_stage.w_c_reg[25]
.sym 57665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 57672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 57676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 57677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[5]
.sym 57678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[5]
.sym 57697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[5]
.sym 57701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[5]
.sym 57708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 57720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 57740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 57741 CLK$SB_IO_IN_$glb_clk
.sym 57743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 57744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[0]
.sym 57748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[1]
.sym 57760 fft_block.reg_stage.w_cms_reg[28]
.sym 57762 $PACKER_VCC_NET
.sym 57765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 57767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 57768 fft_block.reg_stage.w_c_in[7]
.sym 57776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 57778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 57786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 57794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 57797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 57810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 57817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 57849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 57861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 57863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 57864 CLK$SB_IO_IN_$glb_clk
.sym 57873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 57884 w_fft_out[57]
.sym 57886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 57890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 57891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 57892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 57896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 57897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 57898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 57900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 57901 w_fft_out[99]
.sym 57909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 57916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 57920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 57923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 57924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 57926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 57927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 57946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 57954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 57960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 57966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 57971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 57985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 57986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 57987 CLK$SB_IO_IN_$glb_clk
.sym 57989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 57990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 57991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 57992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 57993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 57994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 57995 w_fft_out[127]
.sym 57996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58008 fft_block.reg_stage.w_c_reg[25]
.sym 58021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58023 w_fft_out[123]
.sym 58030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 58031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 58032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 58033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 58035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 58037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 58039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 58040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 58046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 58048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 58052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 58061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 58065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 58069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 58070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 58082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 58083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 58093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 58094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 58099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 58100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 58105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 58106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 58107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 58108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 58109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 58110 CLK$SB_IO_IN_$glb_clk
.sym 58112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 58114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58115 w_fft_out[123]
.sym 58116 w_fft_out[121]
.sym 58117 w_fft_out[122]
.sym 58118 w_fft_out[120]
.sym 58119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 58137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 58139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 58140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 58141 w_fft_out[120]
.sym 58142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 58143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 58144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 58236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 58237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 58238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 58239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 58240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 58241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 58242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 58252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 58262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 58265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 58266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 58267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 58270 fft_block.w_fft_in[3]
.sym 58282 fft_block.reg_stage.w_input_regs[116]
.sym 58283 fft_block.reg_stage.w_input_regs[117]
.sym 58286 fft_block.reg_stage.w_input_regs[115]
.sym 58287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 58295 fft_block.reg_stage.w_input_regs[49]
.sym 58299 fft_block.reg_stage.w_input_regs[113]
.sym 58301 fft_block.reg_stage.w_input_regs[114]
.sym 58310 fft_block.reg_stage.w_input_regs[113]
.sym 58311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 58312 fft_block.reg_stage.w_input_regs[49]
.sym 58315 fft_block.reg_stage.w_input_regs[49]
.sym 58316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 58317 fft_block.reg_stage.w_input_regs[113]
.sym 58321 fft_block.reg_stage.w_input_regs[114]
.sym 58330 fft_block.reg_stage.w_input_regs[116]
.sym 58334 fft_block.reg_stage.w_input_regs[117]
.sym 58339 fft_block.reg_stage.w_input_regs[113]
.sym 58353 fft_block.reg_stage.w_input_regs[115]
.sym 58355 fft_block.start_calc_$glb_ce
.sym 58356 CLK$SB_IO_IN_$glb_clk
.sym 58358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 58359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[1]
.sym 58360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 58361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 58362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 58363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58364 w_fft_out[125]
.sym 58365 w_fft_out[126]
.sym 58378 fft_block.reg_stage.w_input_regs[116]
.sym 58379 fft_block.reg_stage.w_input_regs[117]
.sym 58383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 58385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 58388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 58389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 58391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 58400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 58401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58402 fft_block.reg_stage.w_input_regs[49]
.sym 58403 fft_block.reg_stage.w_input_regs[56]
.sym 58404 fft_block.reg_stage.w_input_regs[57]
.sym 58408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 58409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 58413 fft_block.w_fft_in[0]
.sym 58414 fft_block.reg_stage.w_input_regs[48]
.sym 58420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 58421 fft_block.reg_stage.w_input_regs[112]
.sym 58424 fft_block.reg_stage.w_input_regs[58]
.sym 58429 fft_block.reg_stage.w_input_regs[120]
.sym 58430 fft_block.w_fft_in[3]
.sym 58432 fft_block.reg_stage.w_input_regs[48]
.sym 58433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 58434 fft_block.reg_stage.w_input_regs[112]
.sym 58435 fft_block.reg_stage.w_input_regs[49]
.sym 58438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 58439 fft_block.reg_stage.w_input_regs[58]
.sym 58440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 58446 fft_block.w_fft_in[3]
.sym 58451 fft_block.reg_stage.w_input_regs[112]
.sym 58453 fft_block.reg_stage.w_input_regs[48]
.sym 58456 fft_block.reg_stage.w_input_regs[56]
.sym 58457 fft_block.reg_stage.w_input_regs[57]
.sym 58458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 58459 fft_block.reg_stage.w_input_regs[120]
.sym 58462 fft_block.reg_stage.w_input_regs[57]
.sym 58463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 58464 fft_block.reg_stage.w_input_regs[120]
.sym 58465 fft_block.reg_stage.w_input_regs[56]
.sym 58471 fft_block.w_fft_in[0]
.sym 58474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 58475 fft_block.reg_stage.w_input_regs[58]
.sym 58476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 58478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58479 CLK$SB_IO_IN_$glb_clk
.sym 58481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 58483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58486 w_fft_out[115]
.sym 58487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 58488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58498 w_fft_out[126]
.sym 58501 fft_block.w_fft_in[0]
.sym 58503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 58506 fft_block.reg_stage.w_input_regs[119]
.sym 58507 w_fft_out[118]
.sym 58509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58511 fft_block.w_fft_in[2]
.sym 58522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58538 fft_block.reg_stage.w_input_regs[127]
.sym 58554 $nextpnr_ICESTORM_LC_62$O
.sym 58557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 58563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 58568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 58572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 58574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 58578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 58581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 58584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 58587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 58590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 58593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 58598 fft_block.reg_stage.w_input_regs[127]
.sym 58600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 58604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 58605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 58607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 58608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58610 w_fft_out[124]
.sym 58612 $PACKER_VCC_NET
.sym 58619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 58624 fft_block.reg_stage.w_input_regs[55]
.sym 58626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 58628 fft_block.reg_stage.w_input_regs[61]
.sym 58630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 58652 fft_block.reg_stage.w_input_regs[120]
.sym 58656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58657 fft_block.w_fft_in[8]
.sym 58661 fft_block.reg_stage.w_input_regs[126]
.sym 58663 fft_block.reg_stage.w_input_regs[124]
.sym 58664 fft_block.w_fft_in[6]
.sym 58665 fft_block.reg_stage.w_input_regs[125]
.sym 58671 fft_block.w_fft_in[2]
.sym 58672 fft_block.w_fft_in[1]
.sym 58680 fft_block.reg_stage.w_input_regs[124]
.sym 58684 fft_block.w_fft_in[6]
.sym 58691 fft_block.w_fft_in[2]
.sym 58697 fft_block.reg_stage.w_input_regs[126]
.sym 58702 fft_block.reg_stage.w_input_regs[125]
.sym 58709 fft_block.w_fft_in[1]
.sym 58715 fft_block.reg_stage.w_input_regs[120]
.sym 58722 fft_block.w_fft_in[8]
.sym 58724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58725 CLK$SB_IO_IN_$glb_clk
.sym 58727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 58728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 58729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 58731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 58734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 58751 w_fft_out[116]
.sym 58752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 58771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 58775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 58779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 58782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 58784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 58786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 58788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 58795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 58798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 58802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 58804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 58807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 58808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 58810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 58822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 58825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 58827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 58831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 58833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 58843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 58844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 58847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 58848 CLK$SB_IO_IN_$glb_clk
.sym 58856 spi_out.start_tx
.sym 58857 spi_out.start_tx_SB_DFFE_Q_E
.sym 58858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 58863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 58867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 58869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 58870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 58875 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 58879 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 58974 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 58975 spi_out.state_SB_DFFESR_Q_E
.sym 58976 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 58978 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 58980 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 58985 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 58986 spi_out.start_tx
.sym 59017 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 59027 fft_block.fft_finish_SB_LUT4_I0_O[1]
.sym 59030 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 59031 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 59040 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 59061 fft_block.fft_finish_SB_LUT4_I0_O[1]
.sym 59062 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 59071 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 59074 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 59077 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 59079 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 59080 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 59096 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 59098 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 59103 spi_out.state_SB_DFFESR_Q_R
.sym 59113 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 59115 fft_block.start_calc
.sym 59118 spi_out.addr_SB_DFFESR_Q_R
.sym 59144 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 59190 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 59233 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 59242 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 60549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 60550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 60551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 60553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 60566 fft_block.reg_stage.w_cms_in[0]
.sym 60572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 60598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 60601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 60602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 60606 $PACKER_VCC_NET
.sym 60607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 60608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 60609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 60610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 60611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 60612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60613 fft_block.reg_stage.w_c_reg[17]
.sym 60614 fft_block.reg_stage.w_cps_reg[22]
.sym 60620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60624 $PACKER_VCC_NET
.sym 60626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60630 fft_block.reg_stage.w_cps_reg[22]
.sym 60631 fft_block.reg_stage.w_c_reg[17]
.sym 60633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 60643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 60644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 60645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 60655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 60656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 60657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 60660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 60661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 60663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 60677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 60678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 60680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 60681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 60682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 60683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 60684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 60694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 60707 fft_block.reg_stage.w_cps_reg[22]
.sym 60719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 60727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 60733 fft_block.reg_stage.w_cps_reg[26]
.sym 60736 fft_block.reg_stage.w_cps_in[0]
.sym 60737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 60738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 60740 fft_block.reg_stage.w_cms_in[7]
.sym 60741 fft_block.reg_stage.w_c_reg[17]
.sym 60742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 60755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 60756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 60759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 60761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 60763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 60765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 60767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 60768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 60770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 60773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 60774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 60777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 60779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60781 fft_block.reg_stage.w_c_reg[17]
.sym 60782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 60784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 60785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 60787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 60788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 60789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 60790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 60794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 60795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60796 fft_block.reg_stage.w_c_reg[17]
.sym 60799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 60800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 60802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 60805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 60807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 60811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 60812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 60813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 60817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 60818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 60819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 60820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 60824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 60826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 60830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 60832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 60833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 60834 CLK$SB_IO_IN_$glb_clk
.sym 60836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[0]
.sym 60837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 60838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60839 fft_block.reg_stage.w_cps_reg[18]
.sym 60840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 60841 fft_block.reg_stage.w_cms_reg[25]
.sym 60842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 60843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 60859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 60860 fft_block.reg_stage.w_cps_reg[25]
.sym 60863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 60864 fft_block.reg_stage.w_cps_in[7]
.sym 60865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 60866 fft_block.reg_stage.w_cps_in[8]
.sym 60867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 60869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 60870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 60871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 60877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 60879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 60881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 60885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 60888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 60892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 60895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 60896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 60897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 60898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 60899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 60901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 60902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 60903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 60917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 60919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 60922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 60923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 60928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 60929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 60930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 60935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 60936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 60937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 60940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 60943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 60946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 60947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 60949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 60954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 60955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 60956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60957 CLK$SB_IO_IN_$glb_clk
.sym 60958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 60959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 60960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 60961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 60962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 60964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 60965 fft_block.reg_stage.w_cps_reg[25]
.sym 60966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 60971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 60977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 60979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60985 fft_block.reg_stage.w_cps_reg[22]
.sym 60990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61002 fft_block.reg_stage.w_cms_reg[18]
.sym 61004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 61006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 61011 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 61012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 61014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61015 fft_block.reg_stage.w_cms_reg[19]
.sym 61017 fft_block.reg_stage.w_cps_in[4]
.sym 61019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 61025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 61026 fft_block.reg_stage.w_cps_in[8]
.sym 61030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 61031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 61033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 61034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61039 fft_block.reg_stage.w_cps_in[8]
.sym 61045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 61048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 61052 fft_block.reg_stage.w_cms_reg[19]
.sym 61053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 61054 fft_block.reg_stage.w_cms_reg[18]
.sym 61057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 61058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 61059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 61060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 61063 fft_block.reg_stage.w_cps_in[4]
.sym 61075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 61076 fft_block.reg_stage.w_cms_reg[18]
.sym 61078 fft_block.reg_stage.w_cms_reg[19]
.sym 61079 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 61080 CLK$SB_IO_IN_$glb_clk
.sym 61082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 61083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 61084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 61085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 61086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 61087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 61088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 61089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 61094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 61095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61096 fft_block.reg_stage.w_cps_reg[22]
.sym 61099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 61102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61103 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 61109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 61110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 61113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 61115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 61116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 61117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 61123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 61125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 61135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 61139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 61140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 61142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 61150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 61154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 61156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 61158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 61163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 61164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 61165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 61171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 61174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 61176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 61177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 61181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 61182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 61188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 61189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 61194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 61198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 61201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 61202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61203 CLK$SB_IO_IN_$glb_clk
.sym 61204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 61205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 61209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 61211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 61212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 61216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 61217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 61222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 61223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 61248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 61322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 61325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61326 CLK$SB_IO_IN_$glb_clk
.sym 61329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 61330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 61331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 61332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 61334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 61358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 61362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 61451 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 61457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 61462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 61465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 61475 fft_block.reg_stage.w_c_reg[24]
.sym 61479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 61484 fft_block.reg_stage.w_cms_reg[34]
.sym 61494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 61506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 61543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 61571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 61572 CLK$SB_IO_IN_$glb_clk
.sym 61574 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 61575 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 61576 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 61577 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 61578 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 61579 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 61581 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 61588 fft_block.reg_stage.w_c_reg[25]
.sym 61598 spi_out.send_data[2]
.sym 61600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 61601 fft_block.reg_stage.w_cms_reg[28]
.sym 61602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 61607 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 61626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 61634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 61645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 61674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 61680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 61687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 61694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61695 CLK$SB_IO_IN_$glb_clk
.sym 61698 fft_block.reg_stage.w_cps_reg[27]
.sym 61699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 61700 fft_block.reg_stage.w_cps_reg[31]
.sym 61701 fft_block.reg_stage.w_cms_reg[34]
.sym 61702 fft_block.reg_stage.w_cms_reg[27]
.sym 61711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 61712 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 61718 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 61719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 61721 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 61725 spi_out.send_data[5]
.sym 61726 fft_block.reg_stage.w_cms_in[7]
.sym 61729 spi_out.send_data[0]
.sym 61731 fft_block.reg_stage.w_c_reg[31]
.sym 61732 fft_block.reg_stage.w_cps_in[4]
.sym 61751 fft_block.reg_stage.w_c_in[3]
.sym 61759 fft_block.reg_stage.w_c_in[7]
.sym 61763 fft_block.reg_stage.w_cms_in[1]
.sym 61764 fft_block.reg_stage.w_c_in[0]
.sym 61765 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 61772 fft_block.reg_stage.w_c_in[0]
.sym 61779 fft_block.reg_stage.w_c_in[7]
.sym 61804 fft_block.reg_stage.w_c_in[3]
.sym 61814 fft_block.reg_stage.w_cms_in[1]
.sym 61817 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 61818 CLK$SB_IO_IN_$glb_clk
.sym 61822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 61824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 61825 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 61826 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 61832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 61835 fft_block.reg_stage.w_cps_reg[31]
.sym 61836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 61839 fft_block.reg_stage.w_c_in[3]
.sym 61840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 61846 fft_block.reg_stage.w_cps_reg[31]
.sym 61851 fft_block.reg_stage.w_c_reg[27]
.sym 61854 fft_block.reg_stage.w_cms_in[0]
.sym 61864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[0]
.sym 61865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[0]
.sym 61871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 61872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 61874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[1]
.sym 61897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[0]
.sym 61901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[1]
.sym 61915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[0]
.sym 61924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 61940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 61941 CLK$SB_IO_IN_$glb_clk
.sym 61943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[3]
.sym 61948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 61949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[2]
.sym 61957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 61961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[0]
.sym 61963 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 61964 fft_block.reg_stage.w_c_reg[25]
.sym 61967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 61972 fft_block.reg_stage.w_c_reg[24]
.sym 61973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 61978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 62000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 62001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 62002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 62003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 62008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 62014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 62016 $nextpnr_ICESTORM_LC_0$O
.sym 62018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 62022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 62025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 62031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 62034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 62037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 62040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 62042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 62046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 62049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 62052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 62055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 62058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 62061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 62062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 62066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 62068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 62069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 62071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[6]
.sym 62072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 62073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 62080 fft_block.reg_stage.w_c_reg[25]
.sym 62082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62084 fft_block.reg_stage.w_c_reg[25]
.sym 62087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 62091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 62094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62099 fft_block.reg_stage.w_input_regs[53]
.sym 62101 fft_block.reg_stage.w_cms_reg[28]
.sym 62102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 62108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 62109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 62111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 62114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 62117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 62120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 62121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 62122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 62123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 62126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 62127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 62128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 62136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 62138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 62139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 62141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 62143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 62145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 62148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 62149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 62151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 62154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 62155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 62157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 62159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 62161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 62163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 62165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 62167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 62169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 62171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 62173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 62176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 62177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 62178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 62179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 62182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 62183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 62184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 62185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 62186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 62187 CLK$SB_IO_IN_$glb_clk
.sym 62189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 62191 w_fft_out[114]
.sym 62192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62193 w_fft_out[113]
.sym 62194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 62195 w_fft_out[112]
.sym 62196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 62202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 62205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 62209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 62214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 62218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 62221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 62222 w_fft_out[127]
.sym 62223 fft_block.reg_stage.w_c_reg[31]
.sym 62230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 62237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 62239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 62241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 62242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 62245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 62246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 62248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 62251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 62256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 62260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 62264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 62265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 62266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 62275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 62278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 62282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 62284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 62287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 62288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 62289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 62290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 62293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 62295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 62299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 62301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 62305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 62309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 62310 CLK$SB_IO_IN_$glb_clk
.sym 62312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 62313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_2_I3[1]
.sym 62315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 62319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 62327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 62332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 62335 w_fft_out[114]
.sym 62345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 62346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 62347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 62353 fft_block.reg_stage.w_input_regs[119]
.sym 62356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 62358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 62365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 62366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 62384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 62385 $nextpnr_ICESTORM_LC_63$O
.sym 62388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 62394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 62399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 62401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 62403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 62405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 62407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 62409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 62411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 62413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 62415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 62418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 62419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 62421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 62424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 62425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 62429 fft_block.reg_stage.w_input_regs[119]
.sym 62431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 62435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 62436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 62437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 62438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 62439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 62440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 62441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 62442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 62447 fft_block.reg_stage.w_input_regs[119]
.sym 62450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 62461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 62462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 62463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 62464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 62466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 62467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 62478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 62479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 62480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 62487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 62488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 62490 fft_block.reg_stage.w_input_regs[112]
.sym 62491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 62492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 62496 fft_block.reg_stage.w_input_regs[50]
.sym 62503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 62506 fft_block.reg_stage.w_input_regs[49]
.sym 62509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 62510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 62515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 62518 fft_block.reg_stage.w_input_regs[50]
.sym 62521 fft_block.reg_stage.w_input_regs[50]
.sym 62523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 62524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 62528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62529 fft_block.reg_stage.w_input_regs[49]
.sym 62530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 62533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 62534 fft_block.reg_stage.w_input_regs[49]
.sym 62536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 62539 fft_block.reg_stage.w_input_regs[112]
.sym 62545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 62546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 62547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 62554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 62555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 62556 CLK$SB_IO_IN_$glb_clk
.sym 62558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[2]
.sym 62559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 62560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 62561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[2]
.sym 62562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 62563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 62564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 62565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 62574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 62576 fft_block.reg_stage.w_input_regs[61]
.sym 62582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 62587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 62592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 62603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 62605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 62610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 62611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 62612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 62615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 62616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62619 fft_block.reg_stage.w_input_regs[61]
.sym 62621 fft_block.reg_stage.w_input_regs[62]
.sym 62622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 62623 fft_block.reg_stage.w_input_regs[59]
.sym 62625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 62627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 62629 fft_block.reg_stage.w_input_regs[60]
.sym 62630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62632 fft_block.reg_stage.w_input_regs[62]
.sym 62633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 62638 fft_block.reg_stage.w_input_regs[60]
.sym 62639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 62645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62646 fft_block.reg_stage.w_input_regs[61]
.sym 62647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 62650 fft_block.reg_stage.w_input_regs[60]
.sym 62651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 62653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 62658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 62662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 62663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 62669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 62671 fft_block.reg_stage.w_input_regs[59]
.sym 62674 fft_block.reg_stage.w_input_regs[59]
.sym 62676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 62678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 62679 CLK$SB_IO_IN_$glb_clk
.sym 62682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 62683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 62686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 62687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 62688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 62695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 62697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 62699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 62701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 62703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 62708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 62723 fft_block.reg_stage.w_input_regs[118]
.sym 62725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 62730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 62733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 62736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 62737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 62753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 62758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 62763 fft_block.reg_stage.w_input_regs[118]
.sym 62768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 62774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 62779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 62780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 62791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 62793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 62794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 62802 CLK$SB_IO_IN_$glb_clk
.sym 62806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 62807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 62811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 62816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 62818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 62819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 62824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 62825 fft_block.start_calc
.sym 62847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 62856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 62857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 62860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 62863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 62868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 62872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 62876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 62881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 62885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 62890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 62892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 62898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 62902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 62904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 62916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 62921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 62924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 62925 CLK$SB_IO_IN_$glb_clk
.sym 62930 spi_out.start_tx_SB_DFFE_Q_E
.sym 62944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 62955 spi_out.state_SB_DFFESR_Q_R
.sym 62969 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 62984 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 62987 PIN_21$SB_IO_OUT
.sym 62988 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 62995 spi_out.start_tx_SB_DFFE_Q_E
.sym 63037 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63043 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 63044 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 63045 PIN_21$SB_IO_OUT
.sym 63046 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63047 spi_out.start_tx_SB_DFFE_Q_E
.sym 63048 CLK$SB_IO_IN_$glb_clk
.sym 63052 spi_out.count_spi[2]
.sym 63053 spi_out.count_spi[3]
.sym 63054 spi_out.count_spi[4]
.sym 63055 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 63056 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 63057 spi_out.count_spi[1]
.sym 63059 PIN_21$SB_IO_OUT
.sym 63063 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 63065 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 63093 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63094 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 63095 spi_out.addr_SB_DFFESR_Q_R
.sym 63096 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 63097 PIN_21$SB_IO_OUT
.sym 63099 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 63100 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 63101 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63104 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 63108 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 63112 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 63113 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 63118 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 63130 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63131 PIN_21$SB_IO_OUT
.sym 63132 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 63133 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 63136 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63137 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 63138 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 63139 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 63142 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 63154 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 63155 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 63156 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 63166 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 63167 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63168 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 63169 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 63170 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 63171 CLK$SB_IO_IN_$glb_clk
.sym 63172 spi_out.addr_SB_DFFESR_Q_R
.sym 63185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 63186 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 63193 PIN_21$SB_IO_OUT
.sym 63195 spi_out.addr_SB_DFFESR_Q_R
.sym 63216 spi_out.state_SB_DFFESR_Q_E
.sym 63222 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 63224 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63227 spi_out.state_SB_DFFESR_Q_R
.sym 63229 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 63248 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 63250 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63261 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 63262 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 63289 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 63291 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63293 spi_out.state_SB_DFFESR_Q_E
.sym 63294 CLK$SB_IO_IN_$glb_clk
.sym 63295 spi_out.state_SB_DFFESR_Q_R
.sym 63326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 63814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 64311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 64599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 64619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 64626 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 64627 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 64628 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 64629 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 64630 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 64631 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 64632 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 64645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 64670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 64675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 64676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 64678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 64681 fft_block.reg_stage.w_cps_reg[22]
.sym 64688 fft_block.reg_stage.w_c_reg[17]
.sym 64690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 64697 fft_block.reg_stage.w_cps_reg[26]
.sym 64700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 64701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 64703 fft_block.reg_stage.w_cps_reg[26]
.sym 64706 fft_block.reg_stage.w_c_reg[17]
.sym 64708 fft_block.reg_stage.w_cps_reg[22]
.sym 64709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 64712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 64713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 64714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 64725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 64726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 64727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 64755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 64756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 64757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 64758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 64759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 64760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 64768 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 64770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 64774 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 64779 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 64783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 64802 fft_block.reg_stage.w_cps_reg[18]
.sym 64803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 64807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 64809 fft_block.reg_stage.w_cms_reg[18]
.sym 64817 fft_block.reg_stage.w_cps_reg[22]
.sym 64824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 64833 fft_block.reg_stage.w_cps_reg[18]
.sym 64834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 64835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 64836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 64838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 64839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 64841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 64842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 64843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 64845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 64846 fft_block.reg_stage.w_c_reg[17]
.sym 64847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 64848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 64849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 64850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 64851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 64852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 64853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 64854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 64856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 64857 fft_block.reg_stage.w_cps_reg[26]
.sym 64858 fft_block.reg_stage.w_cps_reg[25]
.sym 64859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 64860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 64861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 64863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 64864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 64865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 64866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 64869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 64870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 64871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 64872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 64876 fft_block.reg_stage.w_cps_reg[18]
.sym 64877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 64878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 64881 fft_block.reg_stage.w_cps_reg[25]
.sym 64882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 64884 fft_block.reg_stage.w_c_reg[17]
.sym 64887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 64888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 64889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 64890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 64893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 64894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 64895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 64896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 64900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 64901 fft_block.reg_stage.w_cps_reg[26]
.sym 64902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 64905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 64906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 64907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 64908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 64909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 64910 CLK$SB_IO_IN_$glb_clk
.sym 64911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 64912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[1]
.sym 64913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 64914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 64915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 64916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 64917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 64918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 64919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 64924 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 64930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 64937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 64938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 64940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 64942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 64946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 64947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 64953 fft_block.reg_stage.w_cps_in[0]
.sym 64954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 64955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 64957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 64958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 64960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 64961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[0]
.sym 64962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 64963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 64965 fft_block.reg_stage.w_cms_in[7]
.sym 64967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 64969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 64971 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 64972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 64973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 64975 fft_block.reg_stage.w_cms_reg[18]
.sym 64977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[1]
.sym 64980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 64981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 64984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 64986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 64988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 64989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[1]
.sym 64992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 64993 fft_block.reg_stage.w_cms_reg[18]
.sym 64994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 64998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 64999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 65000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 65001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 65005 fft_block.reg_stage.w_cps_in[0]
.sym 65010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[0]
.sym 65012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 65016 fft_block.reg_stage.w_cms_in[7]
.sym 65022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 65023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 65024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 65025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 65028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 65029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[1]
.sym 65031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 65032 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 65033 CLK$SB_IO_IN_$glb_clk
.sym 65037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[2]
.sym 65038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 65039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 65040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 65041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 65042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 65045 spi_out.send_data[6]
.sym 65048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 65060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 65065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 65076 fft_block.reg_stage.w_cps_in[7]
.sym 65077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65078 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 65080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 65082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 65084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 65085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 65086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 65089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 65090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 65091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 65093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 65095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 65096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 65098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 65099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 65100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 65101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 65102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 65104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 65105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 65107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 65109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 65110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 65111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 65112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 65115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 65116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 65117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 65118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 65121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 65122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 65124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 65127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 65128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 65129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 65130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 65133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 65134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 65135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 65136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 65139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 65140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 65141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 65142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 65145 fft_block.reg_stage.w_cps_in[7]
.sym 65151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 65152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 65153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 65154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 65155 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 65156 CLK$SB_IO_IN_$glb_clk
.sym 65158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 65159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 65161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 65162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 65163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 65164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 65165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 65177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 65178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 65183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 65185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 65188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 65192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 65193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 65205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 65209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 65210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 65212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 65213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 65217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 65219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 65224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 65225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 65227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 65229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 65230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 65232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 65233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 65234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 65238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 65239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 65241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 65244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 65245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 65247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 65250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 65251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 65252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 65257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 65258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 65259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 65262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 65263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 65265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 65268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 65269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 65270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 65271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 65274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 65275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 65277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 65278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65279 CLK$SB_IO_IN_$glb_clk
.sym 65281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 65282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 65283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 65284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 65285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 65286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 65296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 65312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 65316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 65322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 65325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 65326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 65332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 65333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 65334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 65335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 65336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 65340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 65347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 65357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 65362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 65364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 65368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 65369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 65374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 65376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 65379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 65380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 65381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 65387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 65388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 65394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 65397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 65399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 65400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 65402 CLK$SB_IO_IN_$glb_clk
.sym 65403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 65405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 65406 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 65407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 65423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 65435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 65436 fft_block.reg_stage.w_c_reg[25]
.sym 65439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 65447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 65453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 65455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 65459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 65463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 65464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 65465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 65467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 65484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 65485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 65487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 65496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 65497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 65502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 65505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 65508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 65509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 65515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 65516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 65524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 65525 CLK$SB_IO_IN_$glb_clk
.sym 65526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 65527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 65528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 65529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 65530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 65531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 65532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 65534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 65549 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 65551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65553 fft_block.reg_stage.w_cps_reg[27]
.sym 65555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 65556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 65557 fft_block.reg_stage.w_cps_reg[31]
.sym 65558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65571 spi_out.send_data[7]
.sym 65577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65586 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 65592 fft_block.reg_stage.w_cms_reg[34]
.sym 65604 spi_out.send_data[7]
.sym 65638 fft_block.reg_stage.w_cms_reg[34]
.sym 65639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65647 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 65648 CLK$SB_IO_IN_$glb_clk
.sym 65650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 65651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 65652 fft_block.reg_stage.w_cps_reg[34]
.sym 65653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 65654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 65655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 65656 fft_block.reg_stage.w_cps_reg[35]
.sym 65657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65662 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 65674 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 65676 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 65680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 65682 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 65684 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 65685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 65691 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 65693 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 65700 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 65703 spi_out.send_data[1]
.sym 65708 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 65709 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 65710 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 65711 spi_out.send_data[4]
.sym 65716 spi_out.send_data[2]
.sym 65719 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 65720 spi_out.send_data[6]
.sym 65722 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 65724 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 65725 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 65726 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 65733 spi_out.send_data[6]
.sym 65736 spi_out.send_data[2]
.sym 65742 spi_out.send_data[1]
.sym 65749 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 65750 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 65751 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 65754 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 65755 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 65756 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 65767 spi_out.send_data[4]
.sym 65770 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 65771 CLK$SB_IO_IN_$glb_clk
.sym 65775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 65776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 65777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 65778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 65779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 65780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 65788 fft_block.reg_stage.w_cps_in[8]
.sym 65791 spi_out.send_data[1]
.sym 65792 fft_block.reg_stage.w_cps_in[7]
.sym 65799 fft_block.reg_stage.w_cms_reg[27]
.sym 65800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 65802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 65804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 65807 fft_block.reg_stage.w_cps_reg[27]
.sym 65815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65825 fft_block.reg_stage.w_cps_in[0]
.sym 65832 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 65834 fft_block.reg_stage.w_cms_in[7]
.sym 65836 fft_block.reg_stage.w_cms_in[0]
.sym 65840 fft_block.reg_stage.w_cps_in[4]
.sym 65856 fft_block.reg_stage.w_cps_in[0]
.sym 65860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65867 fft_block.reg_stage.w_cps_in[4]
.sym 65871 fft_block.reg_stage.w_cms_in[7]
.sym 65880 fft_block.reg_stage.w_cms_in[0]
.sym 65893 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 65894 CLK$SB_IO_IN_$glb_clk
.sym 65896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 65897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 65898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 65899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 65900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 65901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[3]
.sym 65902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[0]
.sym 65903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 65908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[3]
.sym 65909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65910 fft_block.reg_stage.w_cms_reg[27]
.sym 65912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65913 fft_block.reg_stage.w_cps_in[0]
.sym 65916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 65929 fft_block.reg_stage.w_c_reg[25]
.sym 65930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 65937 spi_out.send_data[5]
.sym 65938 fft_block.reg_stage.w_cps_reg[27]
.sym 65939 fft_block.reg_stage.w_c_reg[25]
.sym 65941 spi_out.send_data[0]
.sym 65944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65948 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 65949 fft_block.reg_stage.w_cms_reg[34]
.sym 65952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 65968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 65984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65985 fft_block.reg_stage.w_cms_reg[34]
.sym 65994 fft_block.reg_stage.w_c_reg[25]
.sym 65995 fft_block.reg_stage.w_cps_reg[27]
.sym 65996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66001 spi_out.send_data[5]
.sym 66006 spi_out.send_data[0]
.sym 66016 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 66017 CLK$SB_IO_IN_$glb_clk
.sym 66019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 66020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 66022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 66023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 66026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 66034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 66040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 66043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 66047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 66050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 66062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 66064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[3]
.sym 66065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[3]
.sym 66069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66074 fft_block.reg_stage.w_cps_reg[31]
.sym 66075 fft_block.reg_stage.w_c_reg[25]
.sym 66079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[4]
.sym 66083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[2]
.sym 66086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[5]
.sym 66093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[3]
.sym 66101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[4]
.sym 66106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[2]
.sym 66120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[3]
.sym 66124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66125 fft_block.reg_stage.w_cps_reg[31]
.sym 66126 fft_block.reg_stage.w_c_reg[25]
.sym 66132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[5]
.sym 66135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 66139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66140 CLK$SB_IO_IN_$glb_clk
.sym 66144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[5]
.sym 66145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[4]
.sym 66146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 66147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 66148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 66149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 66157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 66161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 66168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66174 fft_block.reg_stage.w_input_regs[53]
.sym 66175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 66176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 66184 fft_block.reg_stage.w_c_reg[24]
.sym 66187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 66194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[6]
.sym 66197 fft_block.reg_stage.w_c_reg[27]
.sym 66198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 66204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 66206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 66209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 66210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[6]
.sym 66229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 66234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 66249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 66252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66253 fft_block.reg_stage.w_c_reg[24]
.sym 66254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 66255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 66259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 66260 fft_block.reg_stage.w_c_reg[27]
.sym 66261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66263 CLK$SB_IO_IN_$glb_clk
.sym 66265 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 66266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 66267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 66268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 66269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 66272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 66293 fft_block.reg_stage.w_input_regs[54]
.sym 66294 fft_block.reg_stage.w_input_regs[52]
.sym 66295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 66296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 66297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 66300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 66306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 66307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66310 fft_block.reg_stage.w_input_regs[52]
.sym 66313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 66314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 66317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 66321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 66322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 66333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 66334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 66336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 66337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 66339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 66340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 66341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 66342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 66345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66346 fft_block.reg_stage.w_input_regs[52]
.sym 66347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 66351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 66353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 66357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66358 fft_block.reg_stage.w_input_regs[52]
.sym 66359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 66363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 66364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 66365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 66366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 66369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 66375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 66376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 66382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 66383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 66385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 66386 CLK$SB_IO_IN_$glb_clk
.sym 66389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 66390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 66391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 66392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 66393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 66394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 66395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 66400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 66403 spi_out.send_data[3]
.sym 66409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 66410 w_fft_out[113]
.sym 66412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 66414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 66416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 66417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 66419 fft_block.reg_stage.w_input_regs[62]
.sym 66421 fft_block.reg_stage.w_c_reg[25]
.sym 66422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 66423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 66431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 66434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 66435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66437 fft_block.reg_stage.w_input_regs[53]
.sym 66439 fft_block.reg_stage.w_input_regs[51]
.sym 66440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 66446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[1]
.sym 66447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 66453 fft_block.reg_stage.w_input_regs[54]
.sym 66454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 66456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 66464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 66468 fft_block.reg_stage.w_input_regs[51]
.sym 66469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 66474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 66477 fft_block.reg_stage.w_input_regs[54]
.sym 66480 fft_block.reg_stage.w_input_regs[53]
.sym 66481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 66487 fft_block.reg_stage.w_input_regs[54]
.sym 66488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 66493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 66494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[1]
.sym 66498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66499 fft_block.reg_stage.w_input_regs[51]
.sym 66501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 66504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[1]
.sym 66505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 66506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 66508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66509 CLK$SB_IO_IN_$glb_clk
.sym 66511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 66512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[2]
.sym 66513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_2_I3[2]
.sym 66514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 66515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 66516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 66517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 66518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 66525 fft_block.reg_stage.w_input_regs[51]
.sym 66526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 66529 fft_block.reg_stage.w_cms_reg[28]
.sym 66530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 66536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 66538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 66541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 66543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 66544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 66545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 66552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_2_I3[2]
.sym 66554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_2_I3[1]
.sym 66555 fft_block.reg_stage.w_c_reg[31]
.sym 66556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 66557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 66559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 66560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66561 fft_block.reg_stage.w_input_regs[61]
.sym 66562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 66565 fft_block.reg_stage.w_input_regs[63]
.sym 66567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 66568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 66570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 66571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 66576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66579 fft_block.reg_stage.w_input_regs[62]
.sym 66581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 66583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 66585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 66586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 66591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 66594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 66597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 66598 fft_block.reg_stage.w_c_reg[31]
.sym 66599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 66603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66604 fft_block.reg_stage.w_input_regs[61]
.sym 66605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 66609 fft_block.reg_stage.w_input_regs[62]
.sym 66610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 66616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 66617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66618 fft_block.reg_stage.w_input_regs[63]
.sym 66621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_2_I3[1]
.sym 66622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_2_I3[2]
.sym 66624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66628 fft_block.reg_stage.w_input_regs[63]
.sym 66630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 66631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 66632 CLK$SB_IO_IN_$glb_clk
.sym 66635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 66636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 66637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 66638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 66639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 66640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 66641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 66649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 66650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 66653 fft_block.reg_stage.w_input_regs[63]
.sym 66656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_2_I3[2]
.sym 66664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 66669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 66675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[2]
.sym 66676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[2]
.sym 66678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 66680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 66686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 66687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 66688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 66689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 66690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 66691 fft_block.reg_stage.w_c_reg[25]
.sym 66693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 66694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[2]
.sym 66695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 66696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 66700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[1]
.sym 66708 fft_block.reg_stage.w_c_reg[25]
.sym 66709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 66715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 66716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[2]
.sym 66717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 66721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 66722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 66726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 66727 fft_block.reg_stage.w_c_reg[25]
.sym 66728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 66729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 66734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[2]
.sym 66741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[1]
.sym 66744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 66745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 66746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 66751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 66752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[2]
.sym 66753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 66754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 66755 CLK$SB_IO_IN_$glb_clk
.sym 66757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 66758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 66759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 66760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[2]
.sym 66761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 66762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 66763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 66764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66779 $PACKER_VCC_NET
.sym 66782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 66799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 66800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 66802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 66805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 66807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 66809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 66811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 66812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 66813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 66815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 66816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 66817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 66821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 66824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 66827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 66840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 66843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 66845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 66849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 66850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 66851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 66852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 66861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 66862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 66863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 66864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 66867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 66869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 66870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 66873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 66874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 66875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 66876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 66877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66878 CLK$SB_IO_IN_$glb_clk
.sym 66881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 66883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 66884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 66885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 66886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 66887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 66892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 66894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 66897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 66903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 66913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 66925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 66927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 66943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 66948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 66968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 66975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 66999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 67000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 67001 CLK$SB_IO_IN_$glb_clk
.sym 67004 spi_out.spi_master.r_SM_CS[0]
.sym 67005 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 67006 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 67007 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 67008 spi_out.spi_master.r_SM_CS[1]
.sym 67059 spi_out.start_tx_SB_DFFE_Q_E
.sym 67096 spi_out.start_tx_SB_DFFE_Q_E
.sym 67127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 67130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 67134 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 67170 spi_out.count_spi[3]
.sym 67171 spi_out.count_spi[4]
.sym 67174 spi_out.count_spi[1]
.sym 67178 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 67180 spi_out.addr_SB_DFFESR_Q_R
.sym 67185 spi_out.count_spi[2]
.sym 67194 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 67196 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 67199 $nextpnr_ICESTORM_LC_8$O
.sym 67202 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 67205 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 67208 spi_out.count_spi[1]
.sym 67211 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 67214 spi_out.count_spi[2]
.sym 67215 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 67217 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 67220 spi_out.count_spi[3]
.sym 67221 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 67223 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 67226 spi_out.count_spi[4]
.sym 67227 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 67231 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 67233 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 67236 spi_out.count_spi[2]
.sym 67237 spi_out.count_spi[3]
.sym 67238 spi_out.count_spi[4]
.sym 67239 spi_out.count_spi[1]
.sym 67244 spi_out.count_spi[1]
.sym 67245 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 67246 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 67247 CLK$SB_IO_IN_$glb_clk
.sym 67248 spi_out.addr_SB_DFFESR_Q_R
.sym 67270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 68646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 68670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 68672 CLK$SB_IO_IN
.sym 68676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 68687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 68702 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 68704 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 68705 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 68707 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 68746 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 68748 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 68750 $PACKER_VCC_NET
.sym 68754 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 68755 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 68758 $PACKER_VCC_NET
.sym 68759 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68766 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 68769 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68773 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 68776 $nextpnr_ICESTORM_LC_66$O
.sym 68779 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68782 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 68784 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68785 $PACKER_VCC_NET
.sym 68786 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68788 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 68790 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 68791 $PACKER_VCC_NET
.sym 68792 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 68794 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 68796 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 68797 $PACKER_VCC_NET
.sym 68798 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 68802 $PACKER_VCC_NET
.sym 68803 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 68804 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 68810 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 68815 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68822 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 68823 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 68824 CLK$SB_IO_IN_$glb_clk
.sym 68825 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 68835 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 68836 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 68849 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 68868 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 68872 $PACKER_VCC_NET
.sym 68878 $PACKER_VCC_NET
.sym 68884 fft_block.reg_stage.w_cps_reg[26]
.sym 68889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[2]
.sym 68896 fft_block.reg_stage.w_c_reg[17]
.sym 68912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 68916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 68917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 68921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 68923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 68924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 68925 fft_block.reg_stage.w_c_reg[17]
.sym 68927 $PACKER_VCC_NET
.sym 68928 fft_block.reg_stage.w_cms_reg[25]
.sym 68931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 68934 fft_block.reg_stage.w_cps_reg[18]
.sym 68936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 68939 $nextpnr_ICESTORM_LC_21$O
.sym 68941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 68945 $nextpnr_ICESTORM_LC_22$I3
.sym 68947 $PACKER_VCC_NET
.sym 68948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 68951 $nextpnr_ICESTORM_LC_22$COUT
.sym 68954 $PACKER_VCC_NET
.sym 68955 $nextpnr_ICESTORM_LC_22$I3
.sym 68958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 68959 fft_block.reg_stage.w_c_reg[17]
.sym 68960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 68961 $nextpnr_ICESTORM_LC_22$COUT
.sym 68965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 68966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 68967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 68970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 68971 fft_block.reg_stage.w_cps_reg[18]
.sym 68972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 68973 fft_block.reg_stage.w_c_reg[17]
.sym 68976 $PACKER_VCC_NET
.sym 68977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 68979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 68982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 68983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 68984 fft_block.reg_stage.w_cms_reg[25]
.sym 68985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 68989 spi_out.spi_master.master_ready
.sym 68990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 68991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 68993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 68995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 69000 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 69018 $PACKER_VCC_NET
.sym 69022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 69033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 69034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69035 fft_block.reg_stage.w_cps_reg[22]
.sym 69036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 69037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 69040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 69043 fft_block.reg_stage.w_cms_reg[25]
.sym 69044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 69045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69050 fft_block.reg_stage.w_cps_reg[26]
.sym 69051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 69052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 69053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 69056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 69057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 69058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 69059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 69070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 69071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 69075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69077 fft_block.reg_stage.w_cms_reg[25]
.sym 69082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 69083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 69084 fft_block.reg_stage.w_cps_reg[26]
.sym 69087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 69089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 69090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 69094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 69095 fft_block.reg_stage.w_cps_reg[22]
.sym 69096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 69099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 69101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 69105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 69107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69110 CLK$SB_IO_IN_$glb_clk
.sym 69112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 69113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 69114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 69115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 69116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 69117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 69118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 69119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 69125 fft_block.reg_stage.w_cps_reg[18]
.sym 69128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69145 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 69153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69167 fft_block.reg_stage.w_cps_reg[25]
.sym 69168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 69170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 69175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 69176 fft_block.reg_stage.w_c_reg[17]
.sym 69177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 69178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 69179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 69182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 69184 $PACKER_VCC_NET
.sym 69185 $nextpnr_ICESTORM_LC_29$O
.sym 69188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69191 $nextpnr_ICESTORM_LC_30$I3
.sym 69194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69197 $nextpnr_ICESTORM_LC_30$COUT
.sym 69200 $PACKER_VCC_NET
.sym 69201 $nextpnr_ICESTORM_LC_30$I3
.sym 69204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 69207 $nextpnr_ICESTORM_LC_30$COUT
.sym 69211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 69213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 69216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 69217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 69222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69223 fft_block.reg_stage.w_cps_reg[25]
.sym 69225 fft_block.reg_stage.w_c_reg[17]
.sym 69228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 69229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 69230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 69231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 69235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 69237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 69238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 69241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 69242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 69247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 69261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69270 $PACKER_VCC_NET
.sym 69278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 69282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 69286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 69289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 69291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 69292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 69293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69297 fft_block.reg_stage.w_cps_reg[26]
.sym 69299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 69300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 69304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 69307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 69309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 69310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 69316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 69322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 69324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 69334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 69335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 69345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 69346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 69347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 69352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 69353 fft_block.reg_stage.w_cps_reg[26]
.sym 69354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69356 CLK$SB_IO_IN_$glb_clk
.sym 69359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 69361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 69362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 69363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 69364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 69365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 69370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 69378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 69383 fft_block.reg_stage.w_cps_reg[26]
.sym 69400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 69411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 69421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 69422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 69426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 69427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 69428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 69429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 69432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 69433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 69438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 69439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 69440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 69445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 69447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 69450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 69451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 69452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 69457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 69478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 69479 CLK$SB_IO_IN_$glb_clk
.sym 69483 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 69484 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69487 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 69488 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 69491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 69497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 69508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 69511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 69512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 69514 $PACKER_VCC_NET
.sym 69524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 69525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 69531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69538 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 69545 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 69548 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 69563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 69568 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 69569 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 69570 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 69574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 69601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 69602 CLK$SB_IO_IN_$glb_clk
.sym 69604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 69606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 69607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 69608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 69609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 69610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 69611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 69612 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 69617 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 69625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 69626 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69627 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 69634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 69637 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 69639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 69646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 69650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 69651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 69652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 69655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 69657 fft_block.reg_stage.w_c_reg[25]
.sym 69659 fft_block.reg_stage.w_cps_reg[35]
.sym 69662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 69663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 69664 fft_block.reg_stage.w_cps_reg[27]
.sym 69667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 69670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 69673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 69674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 69676 fft_block.reg_stage.w_cps_reg[31]
.sym 69678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 69680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 69681 fft_block.reg_stage.w_c_reg[25]
.sym 69684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 69685 fft_block.reg_stage.w_cps_reg[31]
.sym 69686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 69687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 69690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 69691 fft_block.reg_stage.w_c_reg[25]
.sym 69692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 69693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 69696 fft_block.reg_stage.w_cps_reg[35]
.sym 69698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 69699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 69702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 69703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 69705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 69708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 69709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 69710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 69711 fft_block.reg_stage.w_cps_reg[31]
.sym 69714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 69715 fft_block.reg_stage.w_cps_reg[35]
.sym 69716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 69720 fft_block.reg_stage.w_c_reg[25]
.sym 69721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69722 fft_block.reg_stage.w_cps_reg[27]
.sym 69729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 69730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 69731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 69732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 69733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 69734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 69743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 69752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 69755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 69756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 69761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 69770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 69771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 69772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 69773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69774 fft_block.reg_stage.w_cps_in[8]
.sym 69776 fft_block.reg_stage.w_cps_in[7]
.sym 69777 fft_block.reg_stage.w_c_reg[25]
.sym 69778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 69779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 69780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 69782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 69783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69786 fft_block.reg_stage.w_cps_reg[34]
.sym 69792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 69794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 69795 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 69798 fft_block.reg_stage.w_cps_reg[35]
.sym 69801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 69802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 69803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 69804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 69807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 69808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 69810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 69814 fft_block.reg_stage.w_cps_in[7]
.sym 69819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 69820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 69821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69825 fft_block.reg_stage.w_c_reg[25]
.sym 69826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69827 fft_block.reg_stage.w_cps_reg[34]
.sym 69831 fft_block.reg_stage.w_cps_reg[35]
.sym 69833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 69834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 69839 fft_block.reg_stage.w_cps_in[8]
.sym 69844 fft_block.reg_stage.w_c_reg[25]
.sym 69845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69846 fft_block.reg_stage.w_cps_reg[34]
.sym 69847 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 69848 CLK$SB_IO_IN_$glb_clk
.sym 69850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 69851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 69852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 69853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 69854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 69855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 69856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 69857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 69874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 69877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 69878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 69879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 69880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 69883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 69885 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 69894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 69896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 69897 fft_block.reg_stage.w_cps_reg[35]
.sym 69898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 69899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 69900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 69903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69904 fft_block.reg_stage.w_cms_reg[27]
.sym 69906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 69909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 69911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 69913 fft_block.reg_stage.w_cms_reg[28]
.sym 69915 $PACKER_VCC_NET
.sym 69918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69923 $nextpnr_ICESTORM_LC_27$O
.sym 69926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69929 $nextpnr_ICESTORM_LC_28$I3
.sym 69932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 69935 $nextpnr_ICESTORM_LC_28$COUT
.sym 69937 $PACKER_VCC_NET
.sym 69939 $nextpnr_ICESTORM_LC_28$I3
.sym 69942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 69944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 69945 $nextpnr_ICESTORM_LC_28$COUT
.sym 69948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 69949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 69950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 69954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69955 fft_block.reg_stage.w_cms_reg[28]
.sym 69957 fft_block.reg_stage.w_cms_reg[27]
.sym 69960 fft_block.reg_stage.w_cms_reg[28]
.sym 69962 fft_block.reg_stage.w_cms_reg[27]
.sym 69963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 69966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 69967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 69969 fft_block.reg_stage.w_cps_reg[35]
.sym 69970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69971 CLK$SB_IO_IN_$glb_clk
.sym 69973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 69974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 69975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 69976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 69977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 69980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 69984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 69986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 69987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 69994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 69997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 69999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 70002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 70004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 70006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 70016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 70017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 70019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 70021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 70023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 70024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 70025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 70028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 70029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 70030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 70032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 70033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 70034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 70042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 70047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 70049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 70050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 70053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 70059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 70060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 70062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 70068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 70071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 70072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 70073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 70074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 70085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 70089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 70090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 70091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 70092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 70093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70094 CLK$SB_IO_IN_$glb_clk
.sym 70096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 70097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 70098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 70099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 70100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 70101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 70102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 70103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 70112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 70113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 70122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 70124 $PACKER_VCC_NET
.sym 70125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70129 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 70130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 70140 fft_block.reg_stage.w_cms_reg[27]
.sym 70141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 70142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70148 fft_block.reg_stage.w_cps_reg[27]
.sym 70150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 70151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 70152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 70154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 70156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 70166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 70171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70172 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 70173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 70178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 70182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 70183 fft_block.reg_stage.w_cms_reg[27]
.sym 70184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 70185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70189 fft_block.reg_stage.w_cps_reg[27]
.sym 70191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 70194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 70207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 70209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 70217 CLK$SB_IO_IN_$glb_clk
.sym 70218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 70219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 70220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 70221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 70222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 70223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 70224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 70225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[4]
.sym 70226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 70232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 70235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 70236 fft_block.reg_stage.w_cms_reg[27]
.sym 70237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 70239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 70264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 70279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 70282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[4]
.sym 70284 $PACKER_VCC_NET
.sym 70286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[5]
.sym 70287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 70289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 70306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[5]
.sym 70312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[4]
.sym 70318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 70319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 70323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 70325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 70329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70337 $PACKER_VCC_NET
.sym 70339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70340 CLK$SB_IO_IN_$glb_clk
.sym 70343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 70344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[5]
.sym 70345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 70346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 70347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 70348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 70369 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 70371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 70375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 70376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 70377 fft_block.reg_stage.w_c_reg[25]
.sym 70384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 70385 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 70386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 70388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 70389 spi_out.send_data[3]
.sym 70393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 70394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70395 fft_block.reg_stage.w_input_regs[53]
.sym 70396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 70401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_2_I3[1]
.sym 70402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 70410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 70413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 70414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 70416 spi_out.send_data[3]
.sym 70422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 70424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 70425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 70428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 70431 fft_block.reg_stage.w_input_regs[53]
.sym 70434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 70436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 70437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 70440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 70441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 70443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 70446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 70447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 70448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 70453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 70454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_2_I3[1]
.sym 70455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 70458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 70459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_2_I3[1]
.sym 70460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 70462 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 70463 CLK$SB_IO_IN_$glb_clk
.sym 70465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 70467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 70469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 70470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 70472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 70478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 70493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 70495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70496 fft_block.reg_stage.w_input_regs[55]
.sym 70510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 70514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 70520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 70526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 70527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 70529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 70533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 70535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 70538 $nextpnr_ICESTORM_LC_64$O
.sym 70541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 70544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 70546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 70548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 70550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 70552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 70554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 70556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 70559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 70560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 70562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 70565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 70566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 70568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 70570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 70572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 70574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 70576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 70578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 70580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 70583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 70584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 70588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 70589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 70590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 70591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 70594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 70606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 70615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 70616 $PACKER_VCC_NET
.sym 70618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 70620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 70631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 70634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 70639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 70641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 70642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 70644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 70645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70647 fft_block.reg_stage.w_c_reg[25]
.sym 70651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 70656 fft_block.reg_stage.w_input_regs[55]
.sym 70657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 70662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 70665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 70668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 70670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 70674 fft_block.reg_stage.w_c_reg[25]
.sym 70675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 70676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 70687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 70688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 70689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 70693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 70698 fft_block.reg_stage.w_input_regs[55]
.sym 70699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 70704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 70705 fft_block.reg_stage.w_input_regs[55]
.sym 70706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70709 CLK$SB_IO_IN_$glb_clk
.sym 70711 $PACKER_VCC_NET
.sym 70712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 70714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 70715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 70717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 70727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 70735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 70736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 70741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 70742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 70743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 70744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 70752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 70753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 70770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 70771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 70772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 70774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 70775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 70779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 70794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 70799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 70803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 70809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 70811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 70815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 70824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 70830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 70831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70832 CLK$SB_IO_IN_$glb_clk
.sym 70834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 70836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 70838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 70839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 70840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 70850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 70855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 70856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 70860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 70863 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 70864 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 70876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 70877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 70881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 70882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 70884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 70885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 70886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 70887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 70891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 70895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 70896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 70899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[2]
.sym 70904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 70905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 70906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 70908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 70909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 70910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 70914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 70915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 70916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 70917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 70922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 70926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 70927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 70929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 70932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 70933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 70938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 70940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 70941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[2]
.sym 70944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 70945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 70946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 70947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 70950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70955 CLK$SB_IO_IN_$glb_clk
.sym 70957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70961 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 70962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 70964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 70966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 70972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 70973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 70978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 70986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 70991 fft_block.start_calc
.sym 70999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 71000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 71007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 71010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 71011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 71018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 71021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 71024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 71025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 71029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 71030 $nextpnr_ICESTORM_LC_59$O
.sym 71032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 71036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 71039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 71040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 71042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 71044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 71046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 71048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 71050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 71052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 71055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 71058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 71061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 71062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 71067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 71076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 71077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 71078 CLK$SB_IO_IN_$glb_clk
.sym 71079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 71080 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 71081 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 71082 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 71083 PIN_16_SB_LUT4_O_I3
.sym 71085 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 71086 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 71087 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 71111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 71126 spi_out.spi_master.r_SM_CS[1]
.sym 71130 spi_out.spi_master.r_SM_CS[0]
.sym 71132 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 71141 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 71150 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 71163 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 71166 spi_out.spi_master.r_SM_CS[0]
.sym 71167 spi_out.spi_master.r_SM_CS[1]
.sym 71174 spi_out.spi_master.r_SM_CS[1]
.sym 71178 spi_out.spi_master.r_SM_CS[0]
.sym 71179 spi_out.spi_master.r_SM_CS[1]
.sym 71185 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 71200 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 71201 CLK$SB_IO_IN_$glb_clk
.sym 71202 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 71269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 71271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 71272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 71285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 71303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 71323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 71324 CLK$SB_IO_IN_$glb_clk
.sym 72723 CLK$SB_IO_IN
.sym 72745 CLK$SB_IO_IN
.sym 72780 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 72781 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 72783 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 72784 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 72785 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 72797 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 72799 spi_out.spi_master.master_ready
.sym 72801 fft_block.start_calc
.sym 72808 $PACKER_VCC_NET
.sym 72822 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 72825 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 72829 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 72831 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 72839 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 72842 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 72847 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 72853 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 72854 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 72855 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 72856 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 72867 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 72872 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 72886 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 72909 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 72911 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 72933 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 72966 spi_out.spi_master.master_ready
.sym 72993 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 72994 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 72996 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 73005 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 73006 $PACKER_VCC_NET
.sym 73007 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 73012 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 73015 $nextpnr_ICESTORM_LC_25$O
.sym 73018 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 73021 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[1]
.sym 73024 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 73027 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[2]
.sym 73030 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 73033 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[3]
.sym 73035 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 73039 $nextpnr_ICESTORM_LC_26$I3
.sym 73042 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 73045 $nextpnr_ICESTORM_LC_26$COUT
.sym 73048 $PACKER_VCC_NET
.sym 73049 $nextpnr_ICESTORM_LC_26$I3
.sym 73053 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 73055 $nextpnr_ICESTORM_LC_26$COUT
.sym 73067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 73069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 73090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 73091 $PACKER_VCC_NET
.sym 73097 spi_out.spi_master.master_ready
.sym 73098 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 73099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 73106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[1]
.sym 73107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 73108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 73110 fft_block.reg_stage.w_cps_reg[18]
.sym 73111 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 73113 fft_block.reg_stage.w_c_reg[17]
.sym 73116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73118 fft_block.reg_stage.w_cps_reg[26]
.sym 73124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[2]
.sym 73128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73135 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 73136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 73140 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 73145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[2]
.sym 73147 fft_block.reg_stage.w_c_reg[17]
.sym 73151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[1]
.sym 73152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 73153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73154 fft_block.reg_stage.w_cps_reg[26]
.sym 73163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73165 fft_block.reg_stage.w_cps_reg[18]
.sym 73166 fft_block.reg_stage.w_c_reg[17]
.sym 73175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 73176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 73177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73186 CLK$SB_IO_IN_$glb_clk
.sym 73187 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 73190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 73192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73202 $PACKER_VCC_NET
.sym 73214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 73231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 73233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 73234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 73235 fft_block.reg_stage.w_c_reg[17]
.sym 73236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 73238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 73239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 73240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 73242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[2]
.sym 73243 fft_block.reg_stage.w_c_reg[17]
.sym 73244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 73246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 73249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 73252 fft_block.reg_stage.w_cps_reg[22]
.sym 73253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[1]
.sym 73255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73256 $PACKER_VCC_NET
.sym 73257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 73263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 73264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 73265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73268 fft_block.reg_stage.w_cps_reg[22]
.sym 73269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 73270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 73271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 73274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[2]
.sym 73275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[1]
.sym 73276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 73277 fft_block.reg_stage.w_cps_reg[22]
.sym 73282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 73283 $PACKER_VCC_NET
.sym 73286 fft_block.reg_stage.w_c_reg[17]
.sym 73287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 73289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 73292 fft_block.reg_stage.w_cps_reg[22]
.sym 73293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 73294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 73295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 73298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 73299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73301 fft_block.reg_stage.w_c_reg[17]
.sym 73304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 73305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 73318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 73331 fft_block.reg_stage.w_c_reg[17]
.sym 73336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 73359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 73360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 73363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 73364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 73367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 73368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 73372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 73373 fft_block.reg_stage.w_cps_reg[26]
.sym 73374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 73375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 73376 $PACKER_VCC_NET
.sym 73380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73382 fft_block.start_calc
.sym 73383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73386 fft_block.reg_stage.w_cps_reg[26]
.sym 73387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 73388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 73391 $PACKER_VCC_NET
.sym 73392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 73398 $PACKER_VCC_NET
.sym 73399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 73405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 73406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 73409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 73415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 73416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 73417 fft_block.start_calc
.sym 73418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 73421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 73422 fft_block.start_calc
.sym 73423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 73424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 73428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 73432 CLK$SB_IO_IN_$glb_clk
.sym 73440 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 73445 $PACKER_VCC_NET
.sym 73449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 73451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 73463 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 73464 spi_out.spi_master.master_ready
.sym 73467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 73479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 73480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 73484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 73487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 73497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 73498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 73502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 73503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 73504 fft_block.start_calc
.sym 73514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 73516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 73526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 73527 fft_block.start_calc
.sym 73528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 73533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 73535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 73539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 73545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 73547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 73551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 73554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 73555 CLK$SB_IO_IN_$glb_clk
.sym 73556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 73557 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 73559 PIN_15$SB_IO_OUT
.sym 73562 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 73563 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 73570 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 73582 spi_out.spi_master.master_ready
.sym 73587 $PACKER_VCC_NET
.sym 73600 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73609 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 73610 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73611 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 73614 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 73616 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73618 $PACKER_VCC_NET
.sym 73621 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73627 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 73628 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73629 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73630 $nextpnr_ICESTORM_LC_52$O
.sym 73632 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73636 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 73638 $PACKER_VCC_NET
.sym 73639 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73643 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73645 $PACKER_VCC_NET
.sym 73646 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 73649 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73650 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 73651 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73652 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73667 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73668 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73669 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 73670 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73673 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73674 $PACKER_VCC_NET
.sym 73675 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73677 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 73678 CLK$SB_IO_IN_$glb_clk
.sym 73679 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 73682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 73684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[4]
.sym 73685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 73686 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[3]
.sym 73704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 73705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[4]
.sym 73708 fft_block.reg_stage.w_cps_reg[31]
.sym 73710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 73712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 73721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 73723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 73724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73726 fft_block.reg_stage.w_cps_reg[31]
.sym 73727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 73728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 73732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 73733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 73734 fft_block.reg_stage.w_cps_reg[31]
.sym 73735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 73736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 73737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 73738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 73739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 73740 $PACKER_VCC_NET
.sym 73741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 73742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 73743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 73744 fft_block.reg_stage.w_c_reg[25]
.sym 73749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[4]
.sym 73751 fft_block.reg_stage.w_cps_reg[35]
.sym 73752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[3]
.sym 73754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 73755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[4]
.sym 73756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[3]
.sym 73757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 73761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 73762 fft_block.reg_stage.w_cps_reg[31]
.sym 73763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 73766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 73767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 73768 fft_block.reg_stage.w_cps_reg[31]
.sym 73769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 73772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 73773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 73774 fft_block.reg_stage.w_c_reg[25]
.sym 73775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 73778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 73779 $PACKER_VCC_NET
.sym 73784 fft_block.reg_stage.w_c_reg[25]
.sym 73785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 73786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 73787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 73790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 73791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 73792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[3]
.sym 73793 fft_block.reg_stage.w_cps_reg[35]
.sym 73796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 73797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 73798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 73799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 73805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 73807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 73809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 73828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 73831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 73832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 73833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 73835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 73846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 73848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 73849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 73855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 73858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 73859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 73865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 73866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 73868 $PACKER_VCC_NET
.sym 73870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 73874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 73876 $nextpnr_ICESTORM_LC_38$O
.sym 73879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 73882 $nextpnr_ICESTORM_LC_39$I3
.sym 73884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 73885 $PACKER_VCC_NET
.sym 73888 $nextpnr_ICESTORM_LC_39$COUT
.sym 73890 $PACKER_VCC_NET
.sym 73892 $nextpnr_ICESTORM_LC_39$I3
.sym 73895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 73896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 73898 $nextpnr_ICESTORM_LC_39$COUT
.sym 73901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 73902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 73903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 73904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 73907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 73908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 73909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 73910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 73913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 73915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 73919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 73921 $PACKER_VCC_NET
.sym 73927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 73928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 73931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 73933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 73946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 73951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 73955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 73958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 73969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 73970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 73971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 73973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 73974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 73975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[4]
.sym 73976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 73977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 73978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 73979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 73981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 73982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 73983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[3]
.sym 73984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 73985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 73987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 73988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 73989 fft_block.reg_stage.w_cps_reg[35]
.sym 73990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 73991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 73992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 73993 fft_block.reg_stage.w_cms_reg[27]
.sym 73994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 73995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 73997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 73998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 74000 fft_block.reg_stage.w_cps_reg[35]
.sym 74001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 74007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 74008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 74009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 74012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[3]
.sym 74013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 74014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 74015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[4]
.sym 74018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 74019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74020 fft_block.reg_stage.w_cms_reg[27]
.sym 74021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 74024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 74025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 74026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 74027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 74030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 74032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 74033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 74037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 74038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 74039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 74042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 74043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 74045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 74046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 74047 CLK$SB_IO_IN_$glb_clk
.sym 74049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 74052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 74053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 74054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 74055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 74056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 74060 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 74070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 74073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 74074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 74075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 74076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 74078 $PACKER_VCC_NET
.sym 74079 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 74080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 74081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 74082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 74094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 74095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 74096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 74097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 74099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 74100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 74102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 74103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 74104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 74105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 74107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 74110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 74111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 74112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 74113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 74114 $PACKER_VCC_NET
.sym 74115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 74118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 74119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 74120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 74121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 74125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 74129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 74130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 74131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 74132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 74135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 74136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 74137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 74138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 74141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 74142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 74143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 74144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 74147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 74148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 74149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 74150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 74153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 74154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 74155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 74156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 74160 $PACKER_VCC_NET
.sym 74161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 74166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 74167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 74168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 74172 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 74173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 74174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 74176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 74179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 74183 spi_out.spi_master.master_ready
.sym 74187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 74192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 74200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 74201 fft_block.reg_stage.w_cps_reg[31]
.sym 74202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 74203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 74213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 74216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 74218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 74219 fft_block.reg_stage.w_cms_reg[27]
.sym 74220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 74221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 74222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 74224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 74225 fft_block.reg_stage.w_cps_reg[31]
.sym 74226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 74227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 74228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 74230 fft_block.reg_stage.w_c_reg[25]
.sym 74232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 74233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 74238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 74239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 74240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 74242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 74243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 74246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 74247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 74248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 74249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 74253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 74254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 74259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 74261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 74264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 74265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 74266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 74270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 74271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 74272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 74273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 74276 fft_block.reg_stage.w_c_reg[25]
.sym 74278 fft_block.reg_stage.w_cps_reg[31]
.sym 74279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 74283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 74284 fft_block.reg_stage.w_cms_reg[27]
.sym 74285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 74290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 74295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 74298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 74299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 74301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 74323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 74325 fft_block.reg_stage.w_c_reg[25]
.sym 74326 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 74327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 74329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 74337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 74338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 74341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 74343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 74345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 74351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 74352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 74355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 74359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 74363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 74367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 74369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 74371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 74378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 74381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 74383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 74384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 74387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 74388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 74394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 74396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 74400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 74401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 74402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 74406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 74412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74416 CLK$SB_IO_IN_$glb_clk
.sym 74421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 74448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 74459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 74461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 74463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 74471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 74480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 74488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 74498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 74499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 74511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 74512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 74513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 74516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 74518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 74524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 74529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 74530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 74538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74539 CLK$SB_IO_IN_$glb_clk
.sym 74543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 74565 $PACKER_VCC_NET
.sym 74566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 74571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 74572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 74573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 74574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 74575 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 74576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 74583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 74586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 74588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 74589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 74591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 74596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 74597 fft_block.reg_stage.w_c_reg[25]
.sym 74598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 74602 fft_block.reg_stage.w_cms_reg[28]
.sym 74603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 74606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 74608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 74612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 74613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 74615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 74617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 74618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 74621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 74622 fft_block.reg_stage.w_c_reg[25]
.sym 74623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 74628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 74629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 74633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 74634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 74636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 74639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 74640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 74642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 74646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 74647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 74648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 74651 fft_block.reg_stage.w_cms_reg[28]
.sym 74652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 74653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 74654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 74660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 74661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74662 CLK$SB_IO_IN_$glb_clk
.sym 74665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 74669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 74684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 74690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 74695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 74705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 74706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 74707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 74721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 74722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 74726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 74729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 74730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 74738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 74739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 74741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 74747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 74752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 74756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 74757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 74768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 74770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 74775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 74776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 74777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 74785 CLK$SB_IO_IN_$glb_clk
.sym 74787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 74790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 74792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 74810 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 74811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 74813 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 74819 $PACKER_VCC_NET
.sym 74822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 74828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 74830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 74831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 74835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 74836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 74837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 74838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 74839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 74841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 74847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 74848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 74858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 74869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 74874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 74875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 74876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 74879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 74880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 74881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 74886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 74892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 74893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 74897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 74898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 74903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 74904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 74905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 74906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 74907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 74908 CLK$SB_IO_IN_$glb_clk
.sym 74909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 74910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 74911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 74912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 74913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 74914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 74916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 74917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 74930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 74933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 74938 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 74939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 74940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 74944 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 74954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 74955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 74956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 74957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 74964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 74965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 74968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 74971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 74975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 74977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 74984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 74987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 74991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 74993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 74996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 74998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 75002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 75003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 75005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 75011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 75014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 75016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 75020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 75021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 75026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 75028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 75029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 75030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 75031 CLK$SB_IO_IN_$glb_clk
.sym 75032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 75035 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 75036 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 75037 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 75038 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 75049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 75055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 75062 $PACKER_VCC_NET
.sym 75064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 75065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 75066 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 75074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 75076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 75081 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 75083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 75089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 75093 fft_block.start_calc
.sym 75100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 75107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 75108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 75109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 75132 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 75140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 75149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 75150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 75151 fft_block.start_calc
.sym 75152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 75153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 75154 CLK$SB_IO_IN_$glb_clk
.sym 75156 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 75157 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 75158 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 75159 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 75161 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 75162 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 75163 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 75170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 75177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 75198 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 75199 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 75201 spi_out.start_tx
.sym 75202 spi_out.spi_master.r_SM_CS[1]
.sym 75206 spi_out.spi_master.r_SM_CS[0]
.sym 75207 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 75213 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 75219 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 75220 spi_out.spi_master.master_ready
.sym 75224 PIN_16_SB_LUT4_O_I3
.sym 75230 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 75231 spi_out.spi_master.master_ready
.sym 75232 spi_out.spi_master.r_SM_CS[0]
.sym 75233 spi_out.spi_master.r_SM_CS[1]
.sym 75237 PIN_16_SB_LUT4_O_I3
.sym 75239 spi_out.start_tx
.sym 75242 spi_out.spi_master.r_SM_CS[0]
.sym 75243 spi_out.spi_master.r_SM_CS[1]
.sym 75244 spi_out.start_tx
.sym 75245 spi_out.spi_master.master_ready
.sym 75250 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 75260 spi_out.spi_master.master_ready
.sym 75261 spi_out.spi_master.r_SM_CS[0]
.sym 75262 spi_out.spi_master.r_SM_CS[1]
.sym 75263 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 75266 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 75267 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 75269 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 75272 spi_out.spi_master.r_SM_CS[1]
.sym 75273 spi_out.spi_master.r_SM_CS[0]
.sym 75276 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 75277 CLK$SB_IO_IN_$glb_clk
.sym 75285 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 75286 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 75297 spi_out.start_tx
.sym 75304 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 75306 PIN_16_SB_LUT4_O_I3
.sym 75310 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 76868 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 76908 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 76910 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 76911 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76915 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 76916 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76919 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 76929 $nextpnr_ICESTORM_LC_53$O
.sym 76931 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76935 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 76938 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76942 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 76945 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 76948 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76960 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76961 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 76962 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76967 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76969 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76972 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76973 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 76974 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76976 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 76977 CLK$SB_IO_IN_$glb_clk
.sym 76978 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 76984 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 76994 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77017 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 77050 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 77066 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 77075 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 77089 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 77112 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 77126 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 77140 CLK$SB_IO_IN_$glb_clk
.sym 77141 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 77172 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 77174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77198 $PACKER_VCC_NET
.sym 77205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77215 $nextpnr_ICESTORM_LC_36$O
.sym 77217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77221 $nextpnr_ICESTORM_LC_37$I3
.sym 77223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77227 $nextpnr_ICESTORM_LC_37$COUT
.sym 77230 $PACKER_VCC_NET
.sym 77231 $nextpnr_ICESTORM_LC_37$I3
.sym 77233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 77235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 77292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77320 $PACKER_VCC_NET
.sym 77338 $nextpnr_ICESTORM_LC_42$O
.sym 77340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77344 $nextpnr_ICESTORM_LC_43$I3
.sym 77346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77347 $PACKER_VCC_NET
.sym 77350 $nextpnr_ICESTORM_LC_43$COUT
.sym 77352 $PACKER_VCC_NET
.sym 77354 $nextpnr_ICESTORM_LC_43$I3
.sym 77356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 77359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 77412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 77441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 77452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 77487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 77504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 77509 CLK$SB_IO_IN_$glb_clk
.sym 77510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 77533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77536 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 77546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 77564 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 77622 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 77632 CLK$SB_IO_IN_$glb_clk
.sym 77666 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 77677 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 77681 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77685 spi_out.spi_master.master_ready
.sym 77686 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 77688 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 77689 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 77696 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 77700 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77708 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77709 spi_out.spi_master.master_ready
.sym 77710 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77720 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77721 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 77722 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 77723 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 77740 spi_out.spi_master.master_ready
.sym 77741 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77744 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 77746 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77754 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 77755 CLK$SB_IO_IN_$glb_clk
.sym 77775 PIN_15$SB_IO_OUT
.sym 77781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 77783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 77787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[3]
.sym 77790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 77792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 77799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 77800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 77808 $PACKER_VCC_NET
.sym 77810 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77811 spi_out.spi_master.master_ready
.sym 77812 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 77825 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77830 $nextpnr_ICESTORM_LC_48$O
.sym 77832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 77836 $nextpnr_ICESTORM_LC_49$I3
.sym 77838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 77842 $nextpnr_ICESTORM_LC_49$COUT
.sym 77844 $PACKER_VCC_NET
.sym 77846 $nextpnr_ICESTORM_LC_49$I3
.sym 77848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[4]
.sym 77851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 77857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 77858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[4]
.sym 77861 $PACKER_VCC_NET
.sym 77863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 77864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 77868 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77870 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 77874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 77877 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77878 CLK$SB_IO_IN_$glb_clk
.sym 77879 spi_out.spi_master.master_ready
.sym 77906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 77928 $PACKER_VCC_NET
.sym 77932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 77935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 77941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 77947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 77950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 77953 $nextpnr_ICESTORM_LC_44$O
.sym 77956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 77959 $nextpnr_ICESTORM_LC_45$I3
.sym 77961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 77962 $PACKER_VCC_NET
.sym 77965 $nextpnr_ICESTORM_LC_45$COUT
.sym 77967 $PACKER_VCC_NET
.sym 77969 $nextpnr_ICESTORM_LC_45$I3
.sym 77971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 77973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 77978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 77979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 77980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 77981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 77992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 77993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 78023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 78037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 78045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 78046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 78053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 78054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 78055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 78057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 78059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 78060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 78063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 78066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 78067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 78072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 78075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 78084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 78085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 78086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 78089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 78090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 78091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 78092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 78108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 78109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 78120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 78122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 78124 CLK$SB_IO_IN_$glb_clk
.sym 78151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 78157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 78168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 78169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 78170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 78172 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 78180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 78182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 78183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 78185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 78187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 78188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 78196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 78197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 78200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 78201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 78206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 78208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 78218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 78221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 78224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 78225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 78226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 78227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 78233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 78237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 78239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 78243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 78244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 78245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 78246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 78247 CLK$SB_IO_IN_$glb_clk
.sym 78248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 78251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 78273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 78274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 78290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 78293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 78294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 78296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 78297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 78299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 78301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 78302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 78303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 78305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 78306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 78311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 78316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 78317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 78318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 78323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 78325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 78329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 78330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 78331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 78332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 78336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 78338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 78347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 78350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 78359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 78360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 78361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 78365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 78368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 78369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 78370 CLK$SB_IO_IN_$glb_clk
.sym 78396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 78417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 78424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 78425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 78428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 78432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 78434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 78438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 78444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 78447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 78448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 78449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 78467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 78470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 78471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 78472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 78473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 78482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 78485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 78492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 78493 CLK$SB_IO_IN_$glb_clk
.sym 78494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 78529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 78538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 78542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 78587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 78588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 78590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 78601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 78602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 78616 CLK$SB_IO_IN_$glb_clk
.sym 78617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 78632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 78635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 78660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 78662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 78672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 78705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 78706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 78707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 78725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 78738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 78739 CLK$SB_IO_IN_$glb_clk
.sym 78740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 78766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 78776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 78783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 78784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 78787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 78793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 78799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 78800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 78806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 78821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 78822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 78823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 78824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 78842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 78848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 78861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 78862 CLK$SB_IO_IN_$glb_clk
.sym 78863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 78865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 78867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 78869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 78871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 78892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 78916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 78917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 78932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 78934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 78940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 78957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 78958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 78970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 78984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 78985 CLK$SB_IO_IN_$glb_clk
.sym 78987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 78992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 79007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 79020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 79029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 79031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 79033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 79039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 79040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 79043 fft_block.start_calc
.sym 79044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 79046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 79057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 79062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 79070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 79074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 79075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 79079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 79082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 79086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 79087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 79097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 79098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 79099 fft_block.start_calc
.sym 79100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 79103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 79105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 79106 fft_block.start_calc
.sym 79107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 79108 CLK$SB_IO_IN_$glb_clk
.sym 79109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 79131 fft_block.start_calc
.sym 79152 $PACKER_VCC_NET
.sym 79155 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 79157 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 79160 $PACKER_VCC_NET
.sym 79162 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 79163 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 79164 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 79166 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 79169 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 79178 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 79183 $nextpnr_ICESTORM_LC_3$O
.sym 79186 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 79189 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 79191 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 79192 $PACKER_VCC_NET
.sym 79195 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 79197 $PACKER_VCC_NET
.sym 79198 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 79199 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 79201 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 79203 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 79204 $PACKER_VCC_NET
.sym 79205 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 79207 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 79209 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 79210 $PACKER_VCC_NET
.sym 79211 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 79215 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 79216 $PACKER_VCC_NET
.sym 79217 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 79230 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 79231 CLK$SB_IO_IN_$glb_clk
.sym 79232 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 79248 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 79254 PIN_16_SB_LUT4_O_I3
.sym 79276 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 79277 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 79279 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 79283 $PACKER_VCC_NET
.sym 79285 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 79286 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 79287 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 79290 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 79296 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 79297 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 79308 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 79316 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 79320 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 79325 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 79337 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 79343 $PACKER_VCC_NET
.sym 79345 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 79346 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 79350 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 79353 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 79354 CLK$SB_IO_IN_$glb_clk
.sym 79355 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 79397 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 79398 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 79403 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 79407 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 79408 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 79410 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 79420 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 79429 $nextpnr_ICESTORM_LC_4$O
.sym 79432 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 79435 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 79438 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 79441 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 79443 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 79447 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 79449 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 79453 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 79455 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 79459 $nextpnr_ICESTORM_LC_5$I3
.sym 79461 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 79469 $nextpnr_ICESTORM_LC_5$I3
.sym 79475 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 81066 PIN_14$SB_IO_OUT
.sym 81146 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 81155 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 81179 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 81216 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 81217 CLK$SB_IO_IN_$glb_clk
.sym 81232 PIN_14$SB_IO_OUT
.sym 81722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 82350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 82384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 82387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 82399 $nextpnr_ICESTORM_LC_17$O
.sym 82402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 82405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[3]
.sym 82408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 82414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 82415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[3]
.sym 82603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 82842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 82849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 82852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 82853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 82970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 82983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 82990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 82993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 83003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 83005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 83007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 83011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 83021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 83022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 83024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 83033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 83045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 83046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 83048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 83057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 83058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 83060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 83061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 83062 CLK$SB_IO_IN_$glb_clk
.sym 83090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 83118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 83121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 83123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 83126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 83138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 83141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 83168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 83184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 83185 CLK$SB_IO_IN_$glb_clk
.sym 83186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 83199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 85223 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 85285 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 85294 CLK$SB_IO_IN_$glb_clk
.sym 94077 PIN_15$SB_IO_OUT
.sym 95562 PIN_16_SB_LUT4_O_I3
.sym 95796 fft_block.start_calc
.sym 97210 PIN_21$SB_IO_OUT
.sym 97550 PIN_14$SB_IO_OUT
.sym 103205 PIN_16$SB_IO_OUT
.sym 104669 PIN_21$SB_IO_OUT
.sym 104683 PIN_21$SB_IO_OUT
.sym 106760 PIN_16_SB_LUT4_O_I3
.sym 106857 PIN_16$SB_IO_OUT
.sym 108476 PIN_21$SB_IO_OUT
.sym 109717 PIN_15$SB_IO_OUT
.sym 110981 PIN_16_SB_LUT4_O_I3
.sym 111031 PIN_16_SB_LUT4_O_I3
.sym 111067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 111309 PIN_21$SB_IO_OUT
.sym 113185 PIN_14$SB_IO_OUT
.sym 119219 PIN_16$SB_IO_OUT
.sym 119596 fft_block.start_calc
.sym 126028 PIN_15$SB_IO_OUT
.sym 127381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 129485 PIN_14$SB_IO_OUT
.sym 134262 PIN_14$SB_IO_OUT
.sym 134280 PIN_14$SB_IO_OUT
.sym 134320 PIN_15$SB_IO_OUT
.sym 134382 PIN_15$SB_IO_OUT
.sym 134406 PIN_15$SB_IO_OUT
.sym 134620 fft_block.start_calc
.sym 134649 PIN_16$SB_IO_OUT
.sym 134650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 134681 fft_block.start_calc
.sym 134698 fft_block.start_calc
.sym 134711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 134712 PIN_16$SB_IO_OUT
.sym 134727 PIN_16$SB_IO_OUT
.sym 134728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 134740 fft_block.start_calc
.sym 135189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 135207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135215 $PACKER_VCC_NET
.sym 135217 $nextpnr_ICESTORM_LC_20$I3
.sym 135220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 135228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 135229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 135230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 135236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 135237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 135241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 135243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 135244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 135245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 135251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 135252 fft_block.start_calc
.sym 135253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 135260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 135261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 135263 fft_block.reg_stage.w_c_reg[10]
.sym 135264 fft_block.reg_stage.w_cps_reg[9]
.sym 135265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 135272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 135273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 135276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 135277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 135278 fft_block.start_calc
.sym 135279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 135280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 135281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 135284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 135285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 135288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135295 fft_block.reg_stage.w_c_reg[10]
.sym 135296 fft_block.reg_stage.w_cps_reg[13]
.sym 135297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 135301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 135307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 135308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 135309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 135314 fft_block.reg_stage.w_cps_reg[9]
.sym 135315 fft_block.reg_stage.w_c_reg[10]
.sym 135316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135318 fft_block.start_calc
.sym 135319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 135320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 135321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 135322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135324 fft_block.reg_stage.w_cms_reg[16]
.sym 135325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 135327 fft_block.reg_stage.w_cps_reg[13]
.sym 135328 fft_block.reg_stage.w_c_reg[10]
.sym 135329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 135332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 135333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 135352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 135359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 135360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 135361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 135399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135407 $PACKER_VCC_NET
.sym 135409 $nextpnr_ICESTORM_LC_11$I3
.sym 135412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 135430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 135431 fft_block.reg_stage.w_cps_reg[8]
.sym 135432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 135433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 135438 fft_block.reg_stage.w_c_reg[1]
.sym 135439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 135440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 135441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 135442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 135443 fft_block.reg_stage.w_cps_reg[4]
.sym 135444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 135445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 135450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 135451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 135452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 135453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[4]
.sym 135454 fft_block.reg_stage.w_cms_reg[7]
.sym 135455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 135457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 135459 $PACKER_VCC_NET
.sym 135461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 135462 fft_block.reg_stage.w_cms_reg[7]
.sym 135463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135464 fft_block.reg_stage.w_c_reg[1]
.sym 135465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 135466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 135467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 135468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 135469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 135471 $PACKER_VCC_NET
.sym 135472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 135478 fft_block.reg_stage.w_cps_reg[4]
.sym 135479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 135480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 135481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 135482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135483 fft_block.reg_stage.w_cms_reg[7]
.sym 135484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 135487 $PACKER_VCC_NET
.sym 135489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 135491 fft_block.reg_stage.w_c_reg[1]
.sym 135492 fft_block.reg_stage.w_cps_reg[7]
.sym 135493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 135497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 135498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 135499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 135500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 135501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 135502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 135503 fft_block.reg_stage.w_cps_reg[8]
.sym 135504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 135505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 135506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 135507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 135508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 135509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 135511 fft_block.reg_stage.w_cps_reg[8]
.sym 135512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 135513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135515 fft_block.reg_stage.w_cps_reg[8]
.sym 135516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 135517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 135519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 135520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[4]
.sym 135521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 135522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 135523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 135524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 135525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 135527 fft_block.reg_stage.w_cms_reg[1]
.sym 135528 fft_block.reg_stage.w_cms_reg[0]
.sym 135529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 135531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 135532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 135533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 135534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 135535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 135536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 135537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 135538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 135539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 135540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 135541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 135542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 135543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 135544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 135545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 135548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135551 fft_block.reg_stage.w_cms_reg[0]
.sym 135552 fft_block.reg_stage.w_cms_reg[1]
.sym 135553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 135555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 135556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 135557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 135558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 135559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 135560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 135561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 135567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 135568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 135569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 135576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 135577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 135579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 135580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 135581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 135582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 135583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 135584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 135587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 135588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 135589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 135591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 135592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 135593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 135594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 135595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 135596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 135600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 135601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 135602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 135604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 135605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 135607 fft_block.reg_stage.w_cps_reg[4]
.sym 135608 fft_block.reg_stage.w_c_reg[1]
.sym 135609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 135611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 135612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 135616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 135617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135619 fft_block.reg_stage.w_cps_reg[4]
.sym 135620 fft_block.reg_stage.w_c_reg[1]
.sym 135621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135623 $PACKER_VCC_NET
.sym 135625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 135631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 135632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 135635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 135637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 135639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 135640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 135641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 135642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 135643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 135644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 135649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 135650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 135651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 135652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 135653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 135655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 135670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 135671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 135672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 135673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 135674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 135675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 135676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 135677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 135679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 135680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 135681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 135684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 135710 fft_block.reg_stage.w_c_reg[1]
.sym 135711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 135713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 135724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 135725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 135728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 135735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 135736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 135737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 135739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 135740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 135741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 135743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 135744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 135745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 135749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 135751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 135752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 135753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 135755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 135756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 135757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 135759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 135760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 135761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 135763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 135764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 135765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 135810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 135817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 135820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 135828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 135832 fft_block.start_calc
.sym 135833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 135844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 136208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 136209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 136210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 136214 fft_block.reg_stage.w_cps_reg[17]
.sym 136215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 136216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 136217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 136226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 136227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 136228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 136229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 136230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 136231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 136232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 136233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 136235 $PACKER_VCC_NET
.sym 136237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 136238 fft_block.reg_stage.w_cps_reg[13]
.sym 136239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 136240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 136241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 136242 fft_block.reg_stage.w_c_reg[10]
.sym 136243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 136244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 136245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 136246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 136247 fft_block.reg_stage.w_cps_reg[13]
.sym 136248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 136249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[3]
.sym 136251 fft_block.reg_stage.w_cps_reg[17]
.sym 136252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 136253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 136254 fft_block.reg_stage.w_c_reg[10]
.sym 136255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 136256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 136257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 136260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 136263 fft_block.reg_stage.w_cps_reg[16]
.sym 136264 fft_block.reg_stage.w_c_reg[10]
.sym 136265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 136267 fft_block.reg_stage.w_c_reg[10]
.sym 136268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 136269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 136270 fft_block.reg_stage.w_cps_reg[17]
.sym 136271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 136272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 136273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136274 fft_block.reg_stage.w_cps_reg[17]
.sym 136275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 136276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 136277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 136280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 136281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 136288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 136289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 136291 fft_block.reg_stage.w_cps_reg[13]
.sym 136292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 136293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 136295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136299 $PACKER_VCC_NET
.sym 136300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136303 $PACKER_VCC_NET
.sym 136305 $nextpnr_ICESTORM_LC_35$I3
.sym 136306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 136307 fft_block.reg_stage.w_cps_reg[13]
.sym 136308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 136309 $nextpnr_ICESTORM_LC_35$COUT
.sym 136311 $PACKER_VCC_NET
.sym 136312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 136315 fft_block.reg_stage.w_c_reg[10]
.sym 136316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 136317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 136320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136321 fft_block.reg_stage.w_cms_reg[16]
.sym 136324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136326 fft_block.reg_stage.w_cps_in[7]
.sym 136331 fft_block.reg_stage.w_cps_reg[17]
.sym 136332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 136333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136335 fft_block.reg_stage.w_cps_reg[17]
.sym 136336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 136337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136338 fft_block.reg_stage.w_cps_in[0]
.sym 136343 fft_block.reg_stage.w_c_reg[10]
.sym 136344 fft_block.reg_stage.w_cps_reg[16]
.sym 136345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136346 fft_block.reg_stage.w_cms_in[7]
.sym 136350 fft_block.reg_stage.w_cps_in[4]
.sym 136354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 136355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 136356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_1_I3[3]
.sym 136374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 136375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 136376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 136377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 136379 $PACKER_VCC_NET
.sym 136381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136386 fft_block.reg_stage.w_cps_in[8]
.sym 136423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136427 $PACKER_VCC_NET
.sym 136428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136431 $PACKER_VCC_NET
.sym 136433 $nextpnr_ICESTORM_LC_41$I3
.sym 136436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 136460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 136466 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 136475 fft_block.reg_stage.w_c_reg[1]
.sym 136476 fft_block.reg_stage.w_cps_reg[0]
.sym 136477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136481 fft_block.reg_stage.w_cps_reg[7]
.sym 136483 fft_block.reg_stage.w_cps_reg[7]
.sym 136484 fft_block.reg_stage.w_c_reg[1]
.sym 136485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136486 fft_block.reg_stage.w_cps_reg[0]
.sym 136487 fft_block.reg_stage.w_c_reg[1]
.sym 136488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 136491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 136492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 136493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136494 fft_block.reg_stage.w_cps_reg[8]
.sym 136495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 136496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 136498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 136499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 136500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 136501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136502 fft_block.reg_stage.w_cps_reg[8]
.sym 136503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 136504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[1]
.sym 136506 fft_block.reg_stage.w_cps_reg[4]
.sym 136507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 136508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 136509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 136510 fft_block.reg_stage.w_cms_reg[7]
.sym 136511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136512 fft_block.reg_stage.w_c_reg[1]
.sym 136513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[2]
.sym 136514 fft_block.reg_stage.w_cps_reg[4]
.sym 136515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 136516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[2]
.sym 136517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[1]
.sym 136519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136527 $PACKER_VCC_NET
.sym 136529 $nextpnr_ICESTORM_LC_7$I3
.sym 136530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 136531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 136532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136533 $nextpnr_ICESTORM_LC_7$COUT
.sym 136534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 136535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 136536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 136537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 136539 $PACKER_VCC_NET
.sym 136540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 136544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 136545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 136547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 136548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 136549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 136551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 136552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[2]
.sym 136553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[1]
.sym 136554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 136555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 136556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 136558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 136559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 136560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_I0_I3[1]
.sym 136563 fft_block.reg_stage.w_cms_reg[0]
.sym 136564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136567 fft_block.reg_stage.w_cps_reg[0]
.sym 136568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 136569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 136571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 136572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 136573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 136574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 136575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 136576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 136579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 136580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 136581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 136585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 136586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 136587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 136588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 136591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 136593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 136595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 136597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 136599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 136609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 136611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 136613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 136614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 136617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 136620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 136621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 136623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 136624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 136625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 136627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 136628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 136629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 136631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 136637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 136641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 136643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 136645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 136646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 136647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 136648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 136656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 136657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 136659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 136661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 136664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 136665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 136666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 136667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 136668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 136669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 136673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 136674 fft_block.reg_stage.w_cms_reg[0]
.sym 136675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 136680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 136681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 136685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 136686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[0]
.sym 136688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 136689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 136695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 136696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 136699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[0]
.sym 136701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 136703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 136709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 136715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 136717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 136730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136731 fft_block.reg_stage.w_cms_reg[1]
.sym 136732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 136735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 136737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 136743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 136745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 136747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 136749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 136750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 136752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 136753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 136759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 136761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 136763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 136765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 136767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 136769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 136772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 136773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 136775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 136777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 136779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 136781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 136784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 136785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 136787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 136789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 136791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 136793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 136795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 136797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 136803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 136805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 136817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 136819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 136820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 136821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 136829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 136834 fft_block.start_calc
.sym 136835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 136836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 136837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 136838 fft_block.start_calc
.sym 136839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 136840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 136841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 136849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 136856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 136857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 136860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137227 $PACKER_VCC_NET
.sym 137228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137231 $PACKER_VCC_NET
.sym 137233 $nextpnr_ICESTORM_LC_13$I3
.sym 137236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 137239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 137240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 137243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 137244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 137245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 137248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 137250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 137251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 137252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 137253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 137254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 137255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 137256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 137257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 137258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 137259 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 137260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 137261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 137262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 137263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 137264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 137265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[3]
.sym 137266 fft_block.reg_stage.w_cms_reg[11]
.sym 137267 fft_block.reg_stage.w_cms_reg[10]
.sym 137268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 137270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 137271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 137272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 137273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 137274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 137275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 137276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 137277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 137280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 137281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[3]
.sym 137282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 137283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 137284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 137285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 137287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 137288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 137289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 137291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 137292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 137293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 137294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 137295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 137296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 137299 fft_block.reg_stage.w_cms_reg[11]
.sym 137300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 137301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137304 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 137305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 137306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 137307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[3]
.sym 137308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 137309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 137310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 137311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 137312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 137313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 137314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 137315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 137316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 137317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 137319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 137320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 137321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 137322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 137323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 137324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 137327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 137328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 137331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 137332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 137333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 137334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 137335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 137336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 137337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 137338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 137340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 137341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 137342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 137343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 137344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 137346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 137347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 137348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 137349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 137350 fft_block.reg_stage.w_c_in[1]
.sym 137355 fft_block.reg_stage.w_cms_reg[10]
.sym 137356 fft_block.reg_stage.w_cms_reg[11]
.sym 137357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137358 fft_block.reg_stage.w_cms_reg[11]
.sym 137359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 137360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137363 fft_block.reg_stage.w_cms_reg[10]
.sym 137364 fft_block.reg_stage.w_cms_reg[11]
.sym 137365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 137367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 137368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137373 fft_block.reg_stage.w_c_reg[10]
.sym 137375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 137376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 137377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 137379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 137380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 137383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 137384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 137385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 137387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 137388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 137389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 137393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 137396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 137397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 137398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 137400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 137401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 137402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 137403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 137404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 137405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 137407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 137408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 137409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 137411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 137412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 137413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 137425 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 137449 fft_block.reg_stage.c_map.stage_data[0]
.sym 137452 fft_block.reg_stage.c_map.stage_data[0]
.sym 137453 fft_block.reg_stage.w_cps_in[8]
.sym 137464 fft_block.reg_stage.w_cps_in[8]
.sym 137465 fft_block.reg_stage.c_map.stage_data[0]
.sym 137468 fft_block.reg_stage.w_cps_in[8]
.sym 137469 fft_block.reg_stage.c_map.stage_data[0]
.sym 137470 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 137477 fft_block.reg_stage.c_map.state[0]
.sym 137478 fft_block.reg_stage.w_cms_in[7]
.sym 137484 fft_block.reg_stage.w_cps_in[8]
.sym 137485 fft_block.reg_stage.c_map.stage_data[0]
.sym 137486 fft_block.reg_stage.w_cps_in[8]
.sym 137490 fft_block.reg_stage.w_cps_in[0]
.sym 137494 fft_block.reg_stage.w_cps_in[7]
.sym 137501 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 137502 fft_block.reg_stage.w_cps_in[4]
.sym 137506 fft_block.reg_stage.w_c_in[1]
.sym 137511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137515 $PACKER_VCC_NET
.sym 137516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137519 $PACKER_VCC_NET
.sym 137521 $nextpnr_ICESTORM_LC_24$I3
.sym 137522 fft_block.reg_stage.w_cms_reg[7]
.sym 137523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137524 fft_block.reg_stage.w_c_reg[1]
.sym 137525 $nextpnr_ICESTORM_LC_24$COUT
.sym 137529 fft_block.reg_stage.w_c_map_addr[0]
.sym 137532 fft_block.reg_stage.w_c_map_addr[1]
.sym 137533 fft_block.reg_stage.w_c_map_addr[0]
.sym 137538 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 137543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 137545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 137550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 137554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 137560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 137570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 137576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 137577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 137594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 137595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 137596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 137597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 137598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 137599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 137600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 137601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 137606 fft_block.reg_stage.w_cms_reg[0]
.sym 137607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 137608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 137609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 137620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 137621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 137625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 137630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 137640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 137641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 137650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 137653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 137655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[0]
.sym 137656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 137659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 137661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 137671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 137676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 137677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 137680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 137681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 137684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 137685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 137688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 137689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 137692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[5]
.sym 137693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 137696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 137697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 137700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[7]
.sym 137701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 137704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[7]
.sym 137705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 137707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[0]
.sym 137708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 137709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[1]
.sym 137712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 137713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[1]
.sym 137716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 137719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 137720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 137721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 137723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 137724 fft_block.reg_stage.w_input_regs[6]
.sym 137725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 137727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 137728 fft_block.reg_stage.w_input_regs[6]
.sym 137729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 137731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 137732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 137733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 137735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 137736 fft_block.reg_stage.w_input_regs[7]
.sym 137737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 137739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 137741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[2]
.sym 137742 fft_block.reg_stage.w_c_reg[1]
.sym 137743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 137744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 137749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[2]
.sym 137750 fft_block.reg_stage.w_c_reg[1]
.sym 137751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 137752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 137760 fft_block.reg_stage.w_input_regs[7]
.sym 137761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 137762 fft_block.reg_stage.w_c_reg[1]
.sym 137763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[5]
.sym 137764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 137771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 137772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 137773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 137790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 137799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 137804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 137805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 137808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 137809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 137812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 137813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 137816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 137817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 137818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 137819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 137820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 137821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 137823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 137824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 137825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 137826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 137827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1[1]
.sym 137828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 137829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 137831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 137832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 137833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[2]
.sym 137840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 137841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 137845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 137848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 137849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 137850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 137856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 137857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 137860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 137861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 137864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 137865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 137875 fft_block.start_calc
.sym 137876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 137877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 137882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 137888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 137889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 138251 $PACKER_VCC_NET
.sym 138252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 138253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138267 $PACKER_VCC_NET
.sym 138269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 138277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 138279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 138283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 138284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 138285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 138286 fft_block.reg_stage.w_cms_reg[11]
.sym 138287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 138289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 138293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 138295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 138296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 138297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 138298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 138299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 138300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 138301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 138302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 138303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 138304 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 138305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 138306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 138307 fft_block.reg_stage.w_cms_reg[10]
.sym 138308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 138310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 138314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 138316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 138317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 138318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 138320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 138326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 138327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 138328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 138331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 138337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 138339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 138340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 138341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 138343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 138351 $PACKER_VCC_NET
.sym 138353 $nextpnr_ICESTORM_LC_32$I3
.sym 138354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 138355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 138356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 138357 $nextpnr_ICESTORM_LC_32$COUT
.sym 138358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 138359 fft_block.reg_stage.w_c_reg[10]
.sym 138360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 138361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 138365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 138367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 138368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 138369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 138370 fft_block.reg_stage.w_c_reg[15]
.sym 138371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 138372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 138373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 138376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 138377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 138380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 138381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 138382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 138383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 138384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 138385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 138386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 138387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 138388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 138389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 138390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 138391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 138392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 138393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 138395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 138400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 138401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 138403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 138408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 138409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138410 fft_block.reg_stage.w_cms_in[1]
.sym 138414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 138415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 138416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 138417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[3]
.sym 138418 fft_block.reg_stage.w_c_in[7]
.sym 138423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 138424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 138425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 138426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 138427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 138428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 138429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 138430 fft_block.reg_stage.w_cms_in[0]
.sym 138434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 138435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 138436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 138437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 138469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 138481 fft_block.reg_stage.w_cps_in[7]
.sym 138486 fft_block.reg_stage.w_c_map_addr[1]
.sym 138487 fft_block.reg_stage.w_c_map_addr[0]
.sym 138488 fft_block.fill_regs
.sym 138489 fft_block.reg_stage.c_map.state[0]
.sym 138491 fft_block.reg_stage.w_c_map_addr[1]
.sym 138492 fft_block.reg_stage.w_c_map_addr[0]
.sym 138493 fft_block.reg_stage.w_we_c_map
.sym 138495 fft_block.reg_stage.w_c_map_addr[0]
.sym 138496 fft_block.reg_stage.w_c_map_addr[1]
.sym 138497 fft_block.reg_stage.w_we_c_map
.sym 138498 fft_block.fill_regs
.sym 138503 fft_block.reg_stage.w_c_map_addr[1]
.sym 138504 fft_block.reg_stage.w_c_map_addr[0]
.sym 138505 fft_block.reg_stage.w_we_c_map
.sym 138506 fft_block.reg_stage.w_c_map_addr[1]
.sym 138507 fft_block.reg_stage.w_c_map_addr[0]
.sym 138508 fft_block.fill_regs
.sym 138509 fft_block.reg_stage.c_map.state[0]
.sym 138512 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 138513 fft_block.stage[0]
.sym 138516 fft_block.reg_stage.w_cps_in[8]
.sym 138517 fft_block.reg_stage.c_map.stage_data[0]
.sym 138519 fft_block.reg_stage.w_c_map_addr[1]
.sym 138520 fft_block.stage[0]
.sym 138521 fft_block.reg_stage.w_c_map_addr[0]
.sym 138525 fft_block.reg_stage.c_map.stage_data[0]
.sym 138528 fft_block.stage[1]
.sym 138529 fft_block.reg_stage.c_map.state[0]
.sym 138531 fft_block.reg_stage.w_c_map_addr[1]
.sym 138532 fft_block.reg_stage.w_c_map_addr[0]
.sym 138533 fft_block.reg_stage.w_we_c_map
.sym 138538 fft_block.reg_stage.w_c_in[7]
.sym 138550 fft_block.reg_stage.w_cms_in[0]
.sym 138554 fft_block.reg_stage.w_c_in[0]
.sym 138558 fft_block.reg_stage.w_cms_in[1]
.sym 138562 fft_block.reg_stage.w_c_in[3]
.sym 138570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[6]
.sym 138578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 138582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 138627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138628 fft_block.reg_stage.w_input_regs[74]
.sym 138629 fft_block.reg_stage.w_input_regs[10]
.sym 138631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138633 fft_block.reg_stage.w_c_reg[3]
.sym 138639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 138640 fft_block.reg_stage.w_input_regs[65]
.sym 138641 fft_block.reg_stage.w_input_regs[1]
.sym 138649 fft_block.reg_stage.w_input_regs[64]
.sym 138651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 138652 fft_block.reg_stage.w_input_regs[1]
.sym 138653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 138654 fft_block.reg_stage.w_input_regs[1]
.sym 138655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 138656 fft_block.reg_stage.w_input_regs[0]
.sym 138657 fft_block.reg_stage.w_input_regs[64]
.sym 138660 fft_block.reg_stage.w_input_regs[64]
.sym 138661 fft_block.reg_stage.w_input_regs[0]
.sym 138662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 138663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 138665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 138666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 138671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 138672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 138676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138677 fft_block.reg_stage.w_input_regs[3]
.sym 138678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 138679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 138680 fft_block.reg_stage.w_input_regs[1]
.sym 138681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 138683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 138684 fft_block.reg_stage.w_input_regs[2]
.sym 138685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 138687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 138688 fft_block.reg_stage.w_input_regs[2]
.sym 138689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 138690 fft_block.reg_stage.w_c_reg[0]
.sym 138691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 138692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138696 fft_block.reg_stage.w_input_regs[11]
.sym 138697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 138698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 138700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 138701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 138703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138704 fft_block.reg_stage.w_input_regs[11]
.sym 138705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 138706 fft_block.reg_stage.w_input_regs[72]
.sym 138707 fft_block.reg_stage.w_input_regs[8]
.sym 138708 fft_block.reg_stage.w_input_regs[9]
.sym 138709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 138711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138712 fft_block.reg_stage.w_input_regs[10]
.sym 138713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 138714 fft_block.w_fft_in[8]
.sym 138718 fft_block.reg_stage.w_c_reg[7]
.sym 138719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[7]
.sym 138720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138724 fft_block.reg_stage.w_input_regs[10]
.sym 138725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 138727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138728 fft_block.reg_stage.w_input_regs[15]
.sym 138729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 138731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138732 fft_block.reg_stage.w_input_regs[13]
.sym 138733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 138735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138736 fft_block.reg_stage.w_input_regs[13]
.sym 138737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 138739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138740 fft_block.reg_stage.w_input_regs[15]
.sym 138741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 138743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138744 fft_block.reg_stage.w_input_regs[12]
.sym 138745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 138747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138748 fft_block.reg_stage.w_input_regs[12]
.sym 138749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 138751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138752 fft_block.reg_stage.w_input_regs[14]
.sym 138753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 138755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138756 fft_block.reg_stage.w_input_regs[14]
.sym 138757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 138759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138760 fft_block.reg_stage.w_input_regs[5]
.sym 138761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 138766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 138768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 138769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[3]
.sym 138771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 138773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[2]
.sym 138775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 138776 fft_block.reg_stage.w_input_regs[4]
.sym 138777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 138779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[0]
.sym 138780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 138783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138784 fft_block.reg_stage.w_input_regs[5]
.sym 138785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 138787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138788 fft_block.reg_stage.w_input_regs[3]
.sym 138789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 138796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]
.sym 138803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[0]
.sym 138804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[2]
.sym 138807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[1]
.sym 138808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 138809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]
.sym 138811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 138812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[1]
.sym 138813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 138815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[1]
.sym 138817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]
.sym 138819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 138820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[1]
.sym 138821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 138822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 138823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 138824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 138825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 138826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 138827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 138828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 138829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 138833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 138834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 138843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 138844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 138845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 138846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 138847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 138848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 138849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 138850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[0]
.sym 138851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[4]
.sym 138852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 138853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 138865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I3[0]
.sym 138887 count[0]
.sym 138892 count[1]
.sym 138893 count[0]
.sym 138896 count[2]
.sym 138897 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[2]
.sym 138900 count[3]
.sym 138901 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[3]
.sym 138904 count[4]
.sym 138905 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[4]
.sym 138908 count[5]
.sym 138909 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[5]
.sym 138912 count[6]
.sym 138913 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[6]
.sym 138916 count[7]
.sym 138917 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[7]
.sym 138920 count[8]
.sym 138921 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[8]
.sym 138924 count[9]
.sym 138925 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[9]
.sym 138928 count[10]
.sym 138929 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[10]
.sym 138932 count[11]
.sym 138933 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[11]
.sym 138936 count[12]
.sym 138937 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[12]
.sym 138940 count[13]
.sym 138941 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[13]
.sym 138944 count[14]
.sym 138945 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[14]
.sym 138948 count[15]
.sym 138949 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[15]
.sym 138952 count[16]
.sym 138953 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[16]
.sym 138956 count[17]
.sym 138957 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[17]
.sym 138960 count[18]
.sym 138961 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[18]
.sym 138964 count[19]
.sym 138965 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[19]
.sym 138968 count[20]
.sym 138969 count_SB_DFF_Q_D_SB_LUT4_O_9_I3[20]
.sym 138970 count[18]
.sym 138971 count[19]
.sym 138972 count[20]
.sym 138973 count[2]
.sym 138974 count[14]
.sym 138975 count[15]
.sym 138976 count[16]
.sym 138977 count[17]
.sym 139271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 139272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 139273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 139275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 139276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 139277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 139279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 139280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 139281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 139283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 139284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 139285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 139287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 139288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 139289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 139291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 139292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 139293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 139295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 139296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 139297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 139303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 139304 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 139306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 139307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 139309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 139310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 139311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 139312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 139313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 139315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 139319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 139320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 139323 fft_block.reg_stage.w_cps_reg[9]
.sym 139324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 139325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 139327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 139329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 139335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 139348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 139349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 139353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[0]
.sym 139361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 139365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 139369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 139371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 139375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 139376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 139377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 139379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139380 fft_block.reg_stage.w_input_regs[23]
.sym 139381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 139383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139384 fft_block.reg_stage.w_input_regs[31]
.sym 139385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 139386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 139388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 139389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 139393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 139395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[0]
.sym 139396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 139397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[2]
.sym 139400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 139402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 139403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 139404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 139405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 139406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 139407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 139408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 139409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 139412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 139414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[0]
.sym 139415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[1]
.sym 139416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 139417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 139418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 139419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 139420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 139421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 139422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 139423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 139424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 139425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 139426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[1]
.sym 139428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 139431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 139436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 139437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 139440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 139441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 139444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 139445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 139448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 139449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 139451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 139452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 139453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 139455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 139456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 139457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 139460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 139461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 139463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139464 fft_block.reg_stage.w_input_regs[30]
.sym 139465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 139487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139488 fft_block.reg_stage.w_input_regs[30]
.sym 139489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 139491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139492 fft_block.reg_stage.w_input_regs[31]
.sym 139493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 139495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 139496 fft_block.reg_stage.w_input_regs[26]
.sym 139497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 139499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139500 fft_block.reg_stage.w_input_regs[29]
.sym 139501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 139503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139504 fft_block.reg_stage.w_input_regs[28]
.sym 139505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 139507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 139508 fft_block.reg_stage.w_input_regs[26]
.sym 139509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 139511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139512 fft_block.reg_stage.w_input_regs[27]
.sym 139513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 139515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139516 fft_block.reg_stage.w_input_regs[28]
.sym 139517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 139519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139520 fft_block.reg_stage.w_input_regs[29]
.sym 139521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 139523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139524 fft_block.reg_stage.w_input_regs[27]
.sym 139525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 139527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 139540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139554 fft_block.reg_stage.w_input_regs[95]
.sym 139557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139577 fft_block.reg_stage.w_input_regs[90]
.sym 139581 fft_block.reg_stage.w_c_in[7]
.sym 139593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[4]
.sym 139597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[1]
.sym 139598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 139602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 139609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[6]
.sym 139610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 139614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 139621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[5]
.sym 139629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[2]
.sym 139630 fft_block.w_fft_in[0]
.sym 139641 fft_block.reg_stage.w_input_regs[74]
.sym 139646 fft_block.w_fft_in[10]
.sym 139651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139652 fft_block.reg_stage.w_input_regs[74]
.sym 139653 fft_block.reg_stage.w_input_regs[10]
.sym 139655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 139668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139682 fft_block.reg_stage.w_input_regs[71]
.sym 139685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139686 fft_block.w_fft_in[11]
.sym 139690 fft_block.w_fft_in[8]
.sym 139694 fft_block.w_fft_in[10]
.sym 139698 fft_block.w_fft_in[2]
.sym 139702 fft_block.w_fft_in[0]
.sym 139706 fft_block.w_fft_in[9]
.sym 139710 fft_block.w_fft_in[1]
.sym 139715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 139716 fft_block.reg_stage.w_input_regs[65]
.sym 139717 fft_block.reg_stage.w_input_regs[1]
.sym 139719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139720 fft_block.reg_stage.w_input_regs[73]
.sym 139721 fft_block.reg_stage.w_input_regs[9]
.sym 139725 fft_block.reg_stage.w_input_regs[72]
.sym 139727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139728 fft_block.reg_stage.w_input_regs[75]
.sym 139729 fft_block.reg_stage.w_input_regs[11]
.sym 139731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139732 fft_block.reg_stage.w_input_regs[73]
.sym 139733 fft_block.reg_stage.w_input_regs[9]
.sym 139737 fft_block.reg_stage.w_input_regs[73]
.sym 139740 fft_block.reg_stage.w_input_regs[72]
.sym 139741 fft_block.reg_stage.w_input_regs[8]
.sym 139743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139744 fft_block.reg_stage.w_input_regs[75]
.sym 139745 fft_block.reg_stage.w_input_regs[11]
.sym 139747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139748 fft_block.reg_stage.w_input_regs[9]
.sym 139749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 139751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 139764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139778 fft_block.reg_stage.w_input_regs[79]
.sym 139781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139785 fft_block.reg_stage.w_input_regs[77]
.sym 139793 fft_block.reg_stage.w_input_regs[76]
.sym 139795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 139796 fft_block.reg_stage.w_input_regs[4]
.sym 139797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 139799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139800 fft_block.reg_stage.w_input_regs[76]
.sym 139801 fft_block.reg_stage.w_input_regs[12]
.sym 139807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139808 fft_block.reg_stage.w_input_regs[76]
.sym 139809 fft_block.reg_stage.w_input_regs[12]
.sym 139811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139812 fft_block.reg_stage.w_input_regs[77]
.sym 139813 fft_block.reg_stage.w_input_regs[13]
.sym 139822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 139826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 139830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 139834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 139842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 139878 fft_block.fill_regs_SB_DFFE_Q_D
.sym 139882 insert_data
.sym 139883 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 139884 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 139885 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 139893 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 139917 count[0]
.sym 139922 insert_data
.sym 139923 count[0]
.sym 139924 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 139925 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 139930 count[1]
.sym 139931 count[3]
.sym 139932 count[4]
.sym 139933 count[5]
.sym 139942 count[6]
.sym 139943 count[7]
.sym 139944 count[8]
.sym 139945 count[9]
.sym 139946 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 139947 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 139948 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 139949 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 139966 count[10]
.sym 139967 count[11]
.sym 139968 count[12]
.sym 139969 count[13]
.sym 140295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 140297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 140323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 140325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 140327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 140329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 140334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 140335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 140336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 140337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 140340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 140341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 140343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 140345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 140347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 140349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 140351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 140353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 140359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140360 fft_block.reg_stage.w_input_regs[22]
.sym 140361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 140363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 140364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 140365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 140367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 140370 fft_block.reg_stage.w_c_reg[10]
.sym 140371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 140373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 140375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 140379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140380 fft_block.reg_stage.w_input_regs[23]
.sym 140381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 140383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 140385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 140389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 140392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_1_I3[1]
.sym 140393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 140394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 140395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 140396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 140397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[3]
.sym 140399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 140400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 140404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 140405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 140406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 140407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 140409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 140411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140412 fft_block.reg_stage.w_input_regs[22]
.sym 140413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 140414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 140416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 140417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 140419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 140420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 140423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140424 fft_block.reg_stage.w_input_regs[17]
.sym 140425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 140427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 140428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 140429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 140431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 140432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_I2[1]
.sym 140433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 140434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140436 fft_block.reg_stage.w_input_regs[17]
.sym 140437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 140439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 140440 fft_block.reg_stage.w_input_regs[18]
.sym 140441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 140444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 140445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 140447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 140448 fft_block.reg_stage.w_input_regs[18]
.sym 140449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 140451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 140452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 140453 fft_block.reg_stage.w_c_reg[11]
.sym 140457 fft_block.reg_stage.w_input_regs[80]
.sym 140460 fft_block.reg_stage.w_input_regs[80]
.sym 140461 fft_block.reg_stage.w_input_regs[16]
.sym 140462 fft_block.reg_stage.w_c_reg[8]
.sym 140463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 140465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 140466 fft_block.w_fft_in[0]
.sym 140482 fft_block.reg_stage.w_input_regs[17]
.sym 140483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 140484 fft_block.reg_stage.w_input_regs[16]
.sym 140485 fft_block.reg_stage.w_input_regs[80]
.sym 140490 fft_block.reg_stage.w_c_in[3]
.sym 140510 fft_block.reg_stage.w_c_in[0]
.sym 140516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140524 fft_block.reg_stage.w_input_regs[81]
.sym 140525 fft_block.reg_stage.w_input_regs[17]
.sym 140526 fft_block.reg_stage.w_input_regs[25]
.sym 140527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 140528 fft_block.reg_stage.w_input_regs[24]
.sym 140529 fft_block.reg_stage.w_input_regs[88]
.sym 140531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140532 fft_block.reg_stage.w_input_regs[82]
.sym 140533 fft_block.reg_stage.w_input_regs[18]
.sym 140534 fft_block.reg_stage.w_input_regs[88]
.sym 140535 fft_block.reg_stage.w_input_regs[24]
.sym 140536 fft_block.reg_stage.w_input_regs[25]
.sym 140537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 140539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140540 fft_block.reg_stage.w_input_regs[82]
.sym 140541 fft_block.reg_stage.w_input_regs[18]
.sym 140547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140548 fft_block.reg_stage.w_input_regs[81]
.sym 140549 fft_block.reg_stage.w_input_regs[17]
.sym 140550 fft_block.w_fft_in[11]
.sym 140557 fft_block.reg_stage.w_input_regs[88]
.sym 140558 fft_block.w_fft_in[8]
.sym 140562 fft_block.w_fft_in[12]
.sym 140566 fft_block.w_fft_in[9]
.sym 140573 fft_block.reg_stage.w_input_regs[89]
.sym 140574 fft_block.w_fft_in[13]
.sym 140578 fft_block.w_fft_in[10]
.sym 140585 fft_block.reg_stage.w_input_regs[91]
.sym 140586 fft_block.w_fft_in[10]
.sym 140593 fft_block.reg_stage.w_input_regs[93]
.sym 140597 fft_block.reg_stage.w_input_regs[92]
.sym 140615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140616 fft_block.reg_stage.w_input_regs[90]
.sym 140617 fft_block.reg_stage.w_input_regs[26]
.sym 140626 fft_block.reg_stage.w_input_regs[88]
.sym 140627 fft_block.reg_stage.w_input_regs[24]
.sym 140628 fft_block.reg_stage.w_input_regs[89]
.sym 140629 fft_block.reg_stage.w_input_regs[25]
.sym 140633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[3]
.sym 140635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140636 fft_block.reg_stage.w_input_regs[90]
.sym 140637 fft_block.reg_stage.w_input_regs[26]
.sym 140641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[0]
.sym 140642 fft_block.reg_stage.w_input_regs[89]
.sym 140643 fft_block.reg_stage.w_input_regs[25]
.sym 140644 fft_block.reg_stage.w_input_regs[88]
.sym 140645 fft_block.reg_stage.w_input_regs[24]
.sym 140647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 140652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 140681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 140684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 140685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 140688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 140689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 140692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 140693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 140696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 140697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 140700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 140701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 140702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 140703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 140704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 140705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 140709 fft_block.reg_stage.w_input_regs[65]
.sym 140713 fft_block.reg_stage.w_input_regs[66]
.sym 140717 fft_block.reg_stage.w_input_regs[68]
.sym 140721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 140723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140724 fft_block.reg_stage.w_input_regs[66]
.sym 140725 fft_block.reg_stage.w_input_regs[2]
.sym 140729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 140733 fft_block.reg_stage.w_input_regs[69]
.sym 140735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140736 fft_block.reg_stage.w_input_regs[66]
.sym 140737 fft_block.reg_stage.w_input_regs[2]
.sym 140741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 140747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 140749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 140750 fft_block.w_fft_in[9]
.sym 140758 fft_block.w_fft_in[2]
.sym 140771 fft_block.reg_stage.w_index_out[0]
.sym 140772 fft_block.reg_stage.w_index_out[1]
.sym 140773 fft_block.reg_stage.w_index_out[2]
.sym 140777 fft_block.reg_stage.w_input_regs[70]
.sym 140778 fft_block.w_fft_in[12]
.sym 140786 fft_block.w_fft_in[13]
.sym 140801 fft_block.reg_stage.w_input_regs[75]
.sym 140805 fft_block.reg_stage.w_input_regs[78]
.sym 140809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 140811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140812 fft_block.reg_stage.w_input_regs[77]
.sym 140813 fft_block.reg_stage.w_input_regs[13]
.sym 140814 fft_block.w_fft_in[13]
.sym 140821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 140822 fft_block.w_fft_in[11]
.sym 140833 fft_block.reg_stage.w_input_regs[4]
.sym 140834 fft_block.w_fft_in[12]
.sym 140838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 140854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 140862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 140866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 140870 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 140874 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 140880 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 140881 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 140884 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 140885 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 140887 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 140888 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 140889 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 140890 insert_data
.sym 140891 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 140892 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 140893 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 140900 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 140901 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 140902 insert_data
.sym 140903 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 140904 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 140905 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 140908 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 140909 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 140910 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 140911 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 140912 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 140913 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 140915 fft_block.stage[0]
.sym 140916 fft_block.stage[1]
.sym 140917 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 140918 fft_block.stage[0]
.sym 140919 fft_block.stage[1]
.sym 140920 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 140921 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 140922 insert_data
.sym 140923 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 140924 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 140925 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 140926 fft_block.stage[0]
.sym 140927 fft_block.stage[1]
.sym 140928 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 140929 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 140930 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 140946 fft_block.stage_SB_DFFESR_Q_R
.sym 141323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 141325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 141327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 141329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 141331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 141333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 141340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 141341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 141347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 141349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 141359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 141361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 141363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 141365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 141367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 141369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 141371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 141373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 141375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 141377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 141379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 141381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 141386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 141394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 141406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 141419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 141420 fft_block.reg_stage.w_input_regs[20]
.sym 141421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 141423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141424 fft_block.reg_stage.w_input_regs[21]
.sym 141425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 141426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 141431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141432 fft_block.reg_stage.w_input_regs[19]
.sym 141433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 141435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141436 fft_block.reg_stage.w_input_regs[21]
.sym 141437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 141440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141441 fft_block.reg_stage.w_input_regs[19]
.sym 141443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 141444 fft_block.reg_stage.w_input_regs[20]
.sym 141445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 141447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 141460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 141464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 141465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 141468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 141472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 141474 fft_block.reg_stage.w_input_regs[87]
.sym 141477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 141479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 141481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 141485 fft_block.reg_stage.w_input_regs[84]
.sym 141489 fft_block.reg_stage.w_input_regs[82]
.sym 141491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 141493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 141497 fft_block.reg_stage.w_input_regs[81]
.sym 141501 fft_block.reg_stage.w_input_regs[86]
.sym 141505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 141522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 141538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 141542 fft_block.w_fft_in[6]
.sym 141546 fft_block.w_fft_in[1]
.sym 141550 fft_block.w_fft_in[14]
.sym 141554 fft_block.w_fft_in[5]
.sym 141558 fft_block.w_fft_in[4]
.sym 141562 fft_block.w_fft_in[3]
.sym 141566 fft_block.w_fft_in[0]
.sym 141570 fft_block.w_fft_in[2]
.sym 141579 fft_block.reg_stage.w_index_out[1]
.sym 141580 fft_block.reg_stage.w_index_out[2]
.sym 141581 fft_block.reg_stage.w_index_out[0]
.sym 141585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 141590 fft_block.w_fft_in[8]
.sym 141602 fft_block.w_fft_in[9]
.sym 141610 fft_block.w_fft_in[7]
.sym 141623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141624 fft_block.reg_stage.w_input_regs[92]
.sym 141625 fft_block.reg_stage.w_input_regs[28]
.sym 141626 fft_block.w_fft_in[15]
.sym 141647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141648 fft_block.reg_stage.w_input_regs[91]
.sym 141649 fft_block.reg_stage.w_input_regs[27]
.sym 141655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141656 fft_block.reg_stage.w_input_regs[92]
.sym 141657 fft_block.reg_stage.w_input_regs[28]
.sym 141659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141660 fft_block.reg_stage.w_input_regs[91]
.sym 141661 fft_block.reg_stage.w_input_regs[27]
.sym 141667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141668 fft_block.reg_stage.w_input_regs[67]
.sym 141669 fft_block.reg_stage.w_input_regs[3]
.sym 141674 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 141675 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 141676 fft_block.counter_N[1]
.sym 141677 fft_block.counter_N[0]
.sym 141679 w_fft_out[26]
.sym 141680 w_fft_out[90]
.sym 141681 fft_block.counter_N[2]
.sym 141682 fft_block.w_fft_in[1]
.sym 141687 w_fft_out[10]
.sym 141688 w_fft_out[74]
.sym 141689 fft_block.counter_N[2]
.sym 141694 fft_block.w_fft_in[3]
.sym 141703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 141705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 141709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 141711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 141713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 141717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 141718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 141719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 141720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 141721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 141723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 141725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 141729 fft_block.reg_stage.w_input_regs[67]
.sym 141734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 141739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 141741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 141742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 141746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 141751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141752 fft_block.reg_stage.w_input_regs[67]
.sym 141753 fft_block.reg_stage.w_input_regs[3]
.sym 141755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 141757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 141758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 141762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 141763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 141764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 141765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 141767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 141769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 141770 fft_block.w_fft_in[3]
.sym 141775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 141777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 141795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 141797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 141798 fft_block.w_fft_in[14]
.sym 141806 fft_block.w_fft_in[5]
.sym 141811 fft_block.reg_stage.w_index_out[0]
.sym 141812 fft_block.reg_stage.w_index_out[1]
.sym 141813 fft_block.reg_stage.w_index_out[2]
.sym 141814 fft_block.w_fft_in[4]
.sym 141818 fft_block.w_fft_in[6]
.sym 141822 fft_block.w_fft_in[15]
.sym 141826 fft_block.w_fft_in[7]
.sym 141830 fft_block.w_fft_in[6]
.sym 141838 fft_block.w_fft_in[4]
.sym 141842 fft_block.w_fft_in[7]
.sym 141846 fft_block.w_fft_in[5]
.sym 141850 fft_block.w_fft_in[14]
.sym 141854 fft_block.w_fft_in[15]
.sym 141875 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 141876 fft_block.stage[1]
.sym 141877 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 141883 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 141884 fft_block.stage[1]
.sym 141885 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 141895 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 141900 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 141902 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 141903 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 141904 fft_block.stage[1]
.sym 141905 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 141906 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 141911 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 141912 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 141913 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 141914 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 141915 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 141916 fft_block.stage[1]
.sym 141917 fft_block.stage[0]
.sym 141918 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 141919 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[1]
.sym 141920 fft_block.stage[1]
.sym 141921 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 141929 fft_block.stage[0]
.sym 141931 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 141932 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 141933 fft_block.stage[0]
.sym 141935 $PACKER_VCC_NET
.sym 141936 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 141937 fft_block.stage[0]
.sym 141938 fft_block.stage[0]
.sym 141939 fft_block.stage[1]
.sym 141940 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 141941 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 141944 fft_block.stage[1]
.sym 141945 fft_block.stage[0]
.sym 141949 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 141952 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 141953 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 141954 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 141955 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[1]
.sym 141956 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 141957 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 141959 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 141963 $PACKER_VCC_NET
.sym 141964 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 141969 $nextpnr_ICESTORM_LC_72$I3
.sym 141978 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 141982 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 141989 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 142343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 142345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 142347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 142349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 142351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 142353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 142355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 142357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 142359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 142361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 142362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 142364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 142365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 142367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 142369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 142371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 142373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 142382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 142386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 142390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 142394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 142398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 142402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 142406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 142410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 142414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 142421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[5]
.sym 142426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 142433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[4]
.sym 142434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 142438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 142445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[0]
.sym 142446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 142453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[2]
.sym 142454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 142461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[1]
.sym 142462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 142466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 142471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 142476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 142484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 142488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 142492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 142496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 142500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 142501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 142504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 142505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 142508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 142509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 142512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 142513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 142516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 142517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 142520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 142521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 142524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 142525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 142526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 142527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 142528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 142529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 142531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 142533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 142534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 142538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 142543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 142545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 142549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 142553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 142555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 142557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 142559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 142561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 142565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 142566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 142573 fft_block.reg_stage.w_input_regs[85]
.sym 142577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 142581 fft_block.reg_stage.w_input_regs[83]
.sym 142582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 142601 fft_block.reg_stage.w_input_regs[94]
.sym 142602 fft_block.w_fft_in[2]
.sym 142607 fft_block.reg_stage.w_index_out[1]
.sym 142608 fft_block.reg_stage.w_index_out[0]
.sym 142609 fft_block.reg_stage.w_index_out[2]
.sym 142610 fft_block.w_fft_in[6]
.sym 142614 fft_block.w_fft_in[3]
.sym 142618 fft_block.w_fft_in[4]
.sym 142622 fft_block.w_fft_in[5]
.sym 142626 fft_block.w_fft_in[1]
.sym 142630 fft_block.w_fft_in[15]
.sym 142634 fft_block.w_fft_in[11]
.sym 142646 fft_block.w_fft_in[7]
.sym 142650 fft_block.w_fft_in[13]
.sym 142654 fft_block.w_fft_in[12]
.sym 142658 fft_block.w_fft_in[14]
.sym 142672 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 142673 w_fft_out[73]
.sym 142684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 142685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 142690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 142691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 142692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 142693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 142694 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_2_I0[0]
.sym 142695 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_2_I0[1]
.sym 142696 fft_block.counter_N[1]
.sym 142697 fft_block.counter_N[0]
.sym 142699 w_fft_out[16]
.sym 142700 w_fft_out[80]
.sym 142701 fft_block.counter_N[2]
.sym 142702 w_fft_out[74]
.sym 142703 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 142704 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 142705 w_fft_out[26]
.sym 142706 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 142707 w_fft_out[82]
.sym 142708 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 142709 w_fft_out[90]
.sym 142710 w_fft_out[66]
.sym 142711 w_fft_out[82]
.sym 142712 fft_block.counter_N[2]
.sym 142713 fft_block.counter_N[0]
.sym 142715 w_fft_out[0]
.sym 142716 w_fft_out[64]
.sym 142717 fft_block.counter_N[2]
.sym 142720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 142721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 142722 w_fft_out[64]
.sym 142723 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 142724 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 142725 w_fft_out[16]
.sym 142726 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0[0]
.sym 142727 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0[1]
.sym 142728 fft_block.counter_N[1]
.sym 142729 fft_block.sel_in
.sym 142730 w_fft_out[67]
.sym 142731 w_fft_out[83]
.sym 142732 fft_block.counter_N[2]
.sym 142733 fft_block.counter_N[0]
.sym 142734 fft_block.sel_in
.sym 142735 addr_count[1]
.sym 142736 addr_count[2]
.sym 142737 addr_count[0]
.sym 142738 w_fft_out[3]
.sym 142739 w_fft_out[19]
.sym 142740 fft_block.counter_N[2]
.sym 142741 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 142742 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[0]
.sym 142743 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 142744 fft_block.sel_in
.sym 142745 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[3]
.sym 142748 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[3]
.sym 142749 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3[1]
.sym 142751 addr_count[1]
.sym 142752 addr_count[2]
.sym 142753 addr_count[0]
.sym 142754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 142755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 142756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 142757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 142763 addr_count[2]
.sym 142764 addr_count[0]
.sym 142765 addr_count[1]
.sym 142766 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 142767 w_fft_out[19]
.sym 142768 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 142769 w_fft_out[75]
.sym 142771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 142773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 142775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 142777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 142778 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[0]
.sym 142779 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_2_I0[1]
.sym 142780 fft_block.counter_N[1]
.sym 142781 fft_block.counter_N[0]
.sym 142782 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 142783 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 142784 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[2]
.sym 142785 fft_block.sel_in
.sym 142786 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[0]
.sym 142787 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1]
.sym 142788 fft_block.counter_N[1]
.sym 142789 fft_block.counter_N[0]
.sym 142790 w_fft_out[69]
.sym 142791 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 142792 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 142793 w_fft_out[13]
.sym 142795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 142797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 142799 w_fft_out[14]
.sym 142800 w_fft_out[78]
.sym 142801 fft_block.counter_N[2]
.sym 142802 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 142803 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 142804 addr_count[1]
.sym 142805 fft_block.sel_in
.sym 142807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 142809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 142811 w_fft_out[5]
.sym 142812 w_fft_out[69]
.sym 142813 fft_block.counter_N[2]
.sym 142815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 142817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 142819 w_fft_out[13]
.sym 142820 w_fft_out[77]
.sym 142821 fft_block.counter_N[2]
.sym 142823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142824 fft_block.reg_stage.w_input_regs[69]
.sym 142825 fft_block.reg_stage.w_input_regs[5]
.sym 142827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142828 fft_block.reg_stage.w_input_regs[68]
.sym 142829 fft_block.reg_stage.w_input_regs[4]
.sym 142831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142832 fft_block.reg_stage.w_input_regs[69]
.sym 142833 fft_block.reg_stage.w_input_regs[5]
.sym 142835 w_fft_out[20]
.sym 142836 w_fft_out[84]
.sym 142837 fft_block.counter_N[2]
.sym 142839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142840 fft_block.reg_stage.w_input_regs[70]
.sym 142841 fft_block.reg_stage.w_input_regs[6]
.sym 142842 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]
.sym 142843 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]
.sym 142844 fft_block.counter_N[1]
.sym 142845 fft_block.counter_N[0]
.sym 142847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142848 fft_block.reg_stage.w_input_regs[68]
.sym 142849 fft_block.reg_stage.w_input_regs[4]
.sym 142851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142852 fft_block.reg_stage.w_input_regs[70]
.sym 142853 fft_block.reg_stage.w_input_regs[6]
.sym 142854 w_fft_out[84]
.sym 142855 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 142856 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 142857 w_fft_out[12]
.sym 142859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142860 fft_block.reg_stage.w_input_regs[79]
.sym 142861 fft_block.reg_stage.w_input_regs[15]
.sym 142863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142864 fft_block.reg_stage.w_input_regs[79]
.sym 142865 fft_block.reg_stage.w_input_regs[15]
.sym 142867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142868 fft_block.reg_stage.w_input_regs[78]
.sym 142869 fft_block.reg_stage.w_input_regs[14]
.sym 142871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142872 fft_block.reg_stage.w_input_regs[71]
.sym 142873 fft_block.reg_stage.w_input_regs[7]
.sym 142875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142876 fft_block.reg_stage.w_input_regs[78]
.sym 142877 fft_block.reg_stage.w_input_regs[14]
.sym 142879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142880 fft_block.reg_stage.w_input_regs[71]
.sym 142881 fft_block.reg_stage.w_input_regs[7]
.sym 142883 w_fft_out[4]
.sym 142884 w_fft_out[68]
.sym 142885 fft_block.counter_N[2]
.sym 142886 w_fft_out[68]
.sym 142887 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 142888 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 142889 w_fft_out[20]
.sym 142891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 142893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 142895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 142897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 142899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 142901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 142903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 142905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 142907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 142909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 142911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 142913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 142915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 142917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 142929 addr_count[0]
.sym 142951 insert_data
.sym 142956 insert_data
.sym 142959 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 142960 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 142961 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 142963 addr_count[2]
.sym 142964 fft_block.counter_N[2]
.sym 142965 insert_data
.sym 142970 fft_block.counter_N[1]
.sym 142971 fft_block.counter_N[0]
.sym 142973 insert_data
.sym 142975 fft_block.counter_N[0]
.sym 142976 addr_count[0]
.sym 142977 insert_data
.sym 142980 addr_count[1]
.sym 142981 addr_count[0]
.sym 142995 addr_count[1]
.sym 142996 addr_count[2]
.sym 142997 insert_data
.sym 143011 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 143012 insert_data
.sym 143013 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 143438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 143474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 143489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[3]
.sym 143493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[6]
.sym 143494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 143498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 143499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 143500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 143501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 143503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 143505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 143507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 143509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 143511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 143513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 143517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 143518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 143525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 143527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 143529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 143532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 143533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 143535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 143537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 143539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 143541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 143542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 143543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 143544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 143545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 143547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 143549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 143551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 143553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 143555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 143557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 143558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 143559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 143560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 143561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 143562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 143563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 143564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 143565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 143567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 143569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 143571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 143573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 143575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 143577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 143579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 143581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 143583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 143585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 143587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 143589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 143595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143596 fft_block.reg_stage.w_input_regs[84]
.sym 143597 fft_block.reg_stage.w_input_regs[20]
.sym 143603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143604 fft_block.reg_stage.w_input_regs[83]
.sym 143605 fft_block.reg_stage.w_input_regs[19]
.sym 143611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143612 fft_block.reg_stage.w_input_regs[84]
.sym 143613 fft_block.reg_stage.w_input_regs[20]
.sym 143615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143616 fft_block.reg_stage.w_input_regs[83]
.sym 143617 fft_block.reg_stage.w_input_regs[19]
.sym 143623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143624 fft_block.reg_stage.w_input_regs[85]
.sym 143625 fft_block.reg_stage.w_input_regs[21]
.sym 143631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143632 fft_block.reg_stage.w_input_regs[86]
.sym 143633 fft_block.reg_stage.w_input_regs[22]
.sym 143643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143644 fft_block.reg_stage.w_input_regs[86]
.sym 143645 fft_block.reg_stage.w_input_regs[22]
.sym 143647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143648 fft_block.reg_stage.w_input_regs[85]
.sym 143649 fft_block.reg_stage.w_input_regs[21]
.sym 143653 fft_block.reg_stage.w_cps_in[8]
.sym 143655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143656 fft_block.reg_stage.w_input_regs[95]
.sym 143657 fft_block.reg_stage.w_input_regs[31]
.sym 143663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143664 fft_block.reg_stage.w_input_regs[93]
.sym 143665 fft_block.reg_stage.w_input_regs[29]
.sym 143667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143668 fft_block.reg_stage.w_input_regs[95]
.sym 143669 fft_block.reg_stage.w_input_regs[31]
.sym 143675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143676 fft_block.reg_stage.w_input_regs[94]
.sym 143677 fft_block.reg_stage.w_input_regs[30]
.sym 143679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143680 fft_block.reg_stage.w_input_regs[94]
.sym 143681 fft_block.reg_stage.w_input_regs[30]
.sym 143683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143684 fft_block.reg_stage.w_input_regs[93]
.sym 143685 fft_block.reg_stage.w_input_regs[29]
.sym 143686 w_fft_out[8]
.sym 143687 w_fft_out[24]
.sym 143688 fft_block.counter_N[1]
.sym 143689 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 143692 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 143693 w_fft_out[18]
.sym 143694 w_fft_out[8]
.sym 143695 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 143696 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 143697 w_fft_out[24]
.sym 143698 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 143699 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[1]
.sym 143700 fft_block.counter_N[2]
.sym 143701 fft_block.sel_in
.sym 143702 w_fft_out[17]
.sym 143703 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 143704 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 143705 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 143706 w_fft_out[2]
.sym 143707 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 143708 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]
.sym 143709 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]
.sym 143711 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[0]
.sym 143712 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[1]
.sym 143713 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[2]
.sym 143715 w_fft_out[9]
.sym 143716 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 143717 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_2_I3[2]
.sym 143720 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 143721 w_fft_out[1]
.sym 143724 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 143725 w_fft_out[86]
.sym 143726 w_fft_out[2]
.sym 143727 w_fft_out[18]
.sym 143728 fft_block.counter_N[2]
.sym 143729 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 143730 w_fft_out[65]
.sym 143731 w_fft_out[81]
.sym 143732 fft_block.counter_N[2]
.sym 143733 fft_block.counter_N[0]
.sym 143734 w_fft_out[1]
.sym 143735 w_fft_out[17]
.sym 143736 fft_block.counter_N[2]
.sym 143737 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 143738 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[0]
.sym 143739 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[1]
.sym 143740 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[2]
.sym 143741 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I0[3]
.sym 143742 w_fft_out[81]
.sym 143743 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 143744 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 143745 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 143746 w_fft_out[10]
.sym 143747 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 143748 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 143749 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[3]
.sym 143751 w_fft_out[21]
.sym 143752 w_fft_out[85]
.sym 143753 fft_block.counter_N[2]
.sym 143754 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 143755 w_fft_out[21]
.sym 143756 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 143757 w_fft_out[93]
.sym 143759 w_fft_out[30]
.sym 143760 w_fft_out[94]
.sym 143761 fft_block.counter_N[2]
.sym 143764 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 143765 w_fft_out[83]
.sym 143766 w_fft_out[66]
.sym 143767 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 143768 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 143769 w_fft_out[50]
.sym 143770 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 143771 addr_count[0]
.sym 143772 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2[2]
.sym 143773 fft_block.sel_in
.sym 143776 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 143777 w_fft_out[85]
.sym 143779 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[0]
.sym 143780 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[1]
.sym 143781 fft_block.sel_in
.sym 143783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143784 fft_block.reg_stage.w_input_regs[87]
.sym 143785 fft_block.reg_stage.w_input_regs[23]
.sym 143787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143788 fft_block.reg_stage.w_input_regs[87]
.sym 143789 fft_block.reg_stage.w_input_regs[23]
.sym 143791 w_fft_out[29]
.sym 143792 w_fft_out[93]
.sym 143793 fft_block.counter_N[2]
.sym 143794 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 143795 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 143796 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[2]
.sym 143797 fft_block.sel_in
.sym 143798 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0]
.sym 143799 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1]
.sym 143800 fft_block.counter_N[0]
.sym 143801 fft_block.counter_N[1]
.sym 143802 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[0]
.sym 143803 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 143804 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 143805 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[3]
.sym 143806 w_fft_out[117]
.sym 143807 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 143808 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 143809 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 143810 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 143811 w_fft_out[109]
.sym 143812 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 143813 w_fft_out[5]
.sym 143814 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[0]
.sym 143815 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[1]
.sym 143816 fft_block.counter_N[1]
.sym 143817 fft_block.counter_N[0]
.sym 143818 w_fft_out[75]
.sym 143819 w_fft_out[91]
.sym 143820 fft_block.counter_N[1]
.sym 143821 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 143822 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 143823 w_fft_out[70]
.sym 143824 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 143825 w_fft_out[30]
.sym 143827 w_fft_out[53]
.sym 143828 w_fft_out[117]
.sym 143829 fft_block.counter_N[2]
.sym 143830 spi_out.addr[3]
.sym 143831 spi_out.addr[0]
.sym 143832 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 143833 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 143834 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 143835 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 143836 fft_block.counter_N[2]
.sym 143837 fft_block.sel_in
.sym 143838 w_fft_out[53]
.sym 143839 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 143840 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 143841 w_fft_out[77]
.sym 143842 w_fft_out[14]
.sym 143843 w_fft_out[46]
.sym 143844 spi_out.addr[1]
.sym 143845 spi_out.addr[2]
.sym 143846 w_fft_out[79]
.sym 143847 w_fft_out[95]
.sym 143848 fft_block.counter_N[1]
.sym 143849 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 143850 w_fft_out[111]
.sym 143851 w_fft_out[127]
.sym 143852 fft_block.counter_N[1]
.sym 143853 fft_block.counter_N[0]
.sym 143854 w_fft_out[100]
.sym 143855 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 143856 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 143857 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 143858 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 143859 w_fft_out[22]
.sym 143860 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 143861 w_fft_out[38]
.sym 143862 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 143863 w_fft_out[103]
.sym 143864 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 143865 w_fft_out[79]
.sym 143866 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 143867 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 143868 fft_block.counter_N[2]
.sym 143869 fft_block.sel_in
.sym 143870 w_fft_out[78]
.sym 143871 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 143872 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 143873 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 143874 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 143875 w_fft_out[76]
.sym 143876 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 143877 w_fft_out[4]
.sym 143880 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 143881 w_fft_out[95]
.sym 143882 w_fft_out[15]
.sym 143883 w_fft_out[31]
.sym 143884 fft_block.counter_N[1]
.sym 143885 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 143886 w_fft_out[70]
.sym 143887 w_fft_out[86]
.sym 143888 fft_block.counter_N[2]
.sym 143889 fft_block.counter_N[0]
.sym 143890 spi_out.addr[2]
.sym 143891 spi_out.addr[3]
.sym 143892 spi_out.addr[0]
.sym 143893 spi_out.addr[1]
.sym 143894 w_fft_out[87]
.sym 143895 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 143896 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 143897 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 143898 w_fft_out[7]
.sym 143899 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 143900 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 143901 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 143904 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 143905 w_fft_out[111]
.sym 143906 w_fft_out[6]
.sym 143907 w_fft_out[22]
.sym 143908 fft_block.counter_N[2]
.sym 143909 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 143911 w_fft_out[15]
.sym 143912 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 143913 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 143914 w_fft_out[71]
.sym 143915 w_fft_out[87]
.sym 143916 fft_block.counter_N[2]
.sym 143917 fft_block.counter_N[0]
.sym 143918 spi_out.addr[2]
.sym 143919 spi_out.addr[3]
.sym 143920 spi_out.addr[0]
.sym 143921 spi_out.addr[1]
.sym 143922 w_fft_out[7]
.sym 143923 w_fft_out[23]
.sym 143924 fft_block.counter_N[2]
.sym 143925 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 143926 fft_block.counter_N[1]
.sym 143927 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1[1]
.sym 143928 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1[2]
.sym 143929 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_I1[3]
.sym 143931 w_fft_out[52]
.sym 143932 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 143933 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 143934 spi_out.addr[2]
.sym 143935 spi_out.addr[3]
.sym 143936 spi_out.addr[1]
.sym 143937 spi_out.addr[0]
.sym 143938 w_fft_out[71]
.sym 143939 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 143940 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I0[2]
.sym 143941 w_fft_out[23]
.sym 143947 addr_count[2]
.sym 143948 addr_count[0]
.sym 143949 addr_count[1]
.sym 143955 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 143956 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 143957 fft_block.sel_in
.sym 143960 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 143961 w_fft_out[54]
.sym 143963 fft_block.counter_N[2]
.sym 143964 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 143965 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 143973 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 143975 fft_block.counter_N[0]
.sym 143980 fft_block.counter_N[1]
.sym 143984 fft_block.counter_N[2]
.sym 143985 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 143989 fft_block.counter_N[0]
.sym 143992 fft_block.counter_N[1]
.sym 143993 fft_block.counter_N[0]
.sym 143996 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[0]
.sym 143997 addr_count[2]
.sym 144000 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[0]
.sym 144001 addr_count[2]
.sym 144004 addr_count[0]
.sym 144005 addr_count[1]
.sym 144007 addr_count[0]
.sym 144012 addr_count[1]
.sym 144016 addr_count[2]
.sym 144017 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 144443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 144444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 144445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[2]
.sym 144448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 144449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 144451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 144452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 144453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 144454 fft_block.reg_stage.w_c_reg[16]
.sym 144455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 144457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 144459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 144460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 144461 fft_block.reg_stage.w_c_reg[19]
.sym 144463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 144464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 144465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 144467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 144468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 144470 fft_block.reg_stage.w_c_in[7]
.sym 144474 fft_block.reg_stage.w_c_in[3]
.sym 144482 fft_block.reg_stage.w_c_reg[23]
.sym 144483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 144484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 144485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 144487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144488 fft_block.reg_stage.w_input_regs[47]
.sym 144489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 144490 fft_block.reg_stage.w_c_in[0]
.sym 144495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 144497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 144499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 144500 fft_block.reg_stage.w_input_regs[37]
.sym 144501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 144503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144504 fft_block.reg_stage.w_input_regs[46]
.sym 144505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 144507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 144508 fft_block.reg_stage.w_input_regs[37]
.sym 144509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 144511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144512 fft_block.reg_stage.w_input_regs[46]
.sym 144513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 144515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144516 fft_block.reg_stage.w_input_regs[47]
.sym 144517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 144519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144520 fft_block.reg_stage.w_input_regs[34]
.sym 144521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 144523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144524 fft_block.reg_stage.w_input_regs[45]
.sym 144525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 144527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 144528 fft_block.reg_stage.w_input_regs[36]
.sym 144529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 144532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 144533 fft_block.reg_stage.w_input_regs[35]
.sym 144536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 144537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 144539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 144540 fft_block.reg_stage.w_input_regs[35]
.sym 144541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 144543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144544 fft_block.reg_stage.w_input_regs[45]
.sym 144545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 144547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 144548 fft_block.reg_stage.w_input_regs[36]
.sym 144549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 144551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 144557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 144561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 144564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 144565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 144568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 144569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 144572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 144573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 144576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 144577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 144578 fft_block.reg_stage.w_input_regs[111]
.sym 144581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 144582 fft_block.reg_stage.w_input_regs[105]
.sym 144583 fft_block.reg_stage.w_input_regs[41]
.sym 144584 fft_block.reg_stage.w_input_regs[104]
.sym 144585 fft_block.reg_stage.w_input_regs[40]
.sym 144589 fft_block.reg_stage.w_input_regs[108]
.sym 144590 fft_block.reg_stage.w_input_regs[104]
.sym 144591 fft_block.reg_stage.w_input_regs[40]
.sym 144592 fft_block.reg_stage.w_input_regs[105]
.sym 144593 fft_block.reg_stage.w_input_regs[41]
.sym 144597 fft_block.reg_stage.w_input_regs[106]
.sym 144601 fft_block.reg_stage.w_input_regs[107]
.sym 144605 fft_block.reg_stage.w_input_regs[104]
.sym 144607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144608 fft_block.reg_stage.w_input_regs[106]
.sym 144609 fft_block.reg_stage.w_input_regs[42]
.sym 144613 fft_block.reg_stage.w_input_regs[105]
.sym 144614 fft_block.w_fft_in[11]
.sym 144618 fft_block.w_fft_in[9]
.sym 144622 fft_block.w_fft_in[7]
.sym 144629 fft_block.reg_stage.w_input_regs[109]
.sym 144630 fft_block.w_fft_in[12]
.sym 144634 fft_block.w_fft_in[8]
.sym 144638 fft_block.w_fft_in[10]
.sym 144642 fft_block.w_fft_in[0]
.sym 144646 fft_block.w_fft_in[6]
.sym 144650 fft_block.w_fft_in[15]
.sym 144654 fft_block.w_fft_in[14]
.sym 144661 fft_block.reg_stage.w_input_regs[110]
.sym 144663 fft_block.reg_stage.w_index_out[0]
.sym 144664 fft_block.reg_stage.w_index_out[1]
.sym 144665 fft_block.reg_stage.w_index_out[2]
.sym 144671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144672 fft_block.reg_stage.w_input_regs[106]
.sym 144673 fft_block.reg_stage.w_input_regs[42]
.sym 144674 fft_block.w_fft_in[13]
.sym 144679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144680 fft_block.reg_stage.w_input_regs[109]
.sym 144681 fft_block.reg_stage.w_input_regs[45]
.sym 144683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144684 fft_block.reg_stage.w_input_regs[109]
.sym 144685 fft_block.reg_stage.w_input_regs[45]
.sym 144687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144688 fft_block.reg_stage.w_input_regs[110]
.sym 144689 fft_block.reg_stage.w_input_regs[46]
.sym 144691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144692 fft_block.reg_stage.w_input_regs[108]
.sym 144693 fft_block.reg_stage.w_input_regs[44]
.sym 144695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144696 fft_block.reg_stage.w_input_regs[108]
.sym 144697 fft_block.reg_stage.w_input_regs[44]
.sym 144699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144700 fft_block.reg_stage.w_input_regs[107]
.sym 144701 fft_block.reg_stage.w_input_regs[43]
.sym 144703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144704 fft_block.reg_stage.w_input_regs[107]
.sym 144705 fft_block.reg_stage.w_input_regs[43]
.sym 144707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144708 fft_block.reg_stage.w_input_regs[110]
.sym 144709 fft_block.reg_stage.w_input_regs[46]
.sym 144710 w_fft_out[40]
.sym 144711 w_fft_out[56]
.sym 144712 fft_block.counter_N[1]
.sym 144713 fft_block.counter_N[0]
.sym 144715 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[0]
.sym 144716 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[1]
.sym 144717 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 144718 w_fft_out[72]
.sym 144719 w_fft_out[88]
.sym 144720 fft_block.counter_N[1]
.sym 144721 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 144722 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 144723 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 144724 fft_block.counter_N[2]
.sym 144725 fft_block.sel_in
.sym 144728 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 144729 w_fft_out[41]
.sym 144730 w_fft_out[41]
.sym 144731 w_fft_out[57]
.sym 144732 fft_block.counter_N[1]
.sym 144733 fft_block.counter_N[0]
.sym 144734 w_fft_out[88]
.sym 144735 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 144736 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 144737 w_fft_out[40]
.sym 144738 w_fft_out[9]
.sym 144739 w_fft_out[25]
.sym 144740 fft_block.counter_N[1]
.sym 144741 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 144742 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 144743 w_fft_out[80]
.sym 144744 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 144745 w_fft_out[104]
.sym 144746 w_fft_out[25]
.sym 144747 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 144748 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]
.sym 144749 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3]
.sym 144750 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[0]
.sym 144751 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[1]
.sym 144752 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[2]
.sym 144753 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0[3]
.sym 144754 w_fft_out[0]
.sym 144755 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 144756 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[2]
.sym 144757 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[3]
.sym 144760 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 144761 w_fft_out[94]
.sym 144762 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[0]
.sym 144763 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[1]
.sym 144764 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[2]
.sym 144765 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[3]
.sym 144766 w_fft_out[110]
.sym 144767 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 144768 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 144769 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 144772 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 144773 w_fft_out[42]
.sym 144775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144776 fft_block.reg_stage.w_input_regs[111]
.sym 144777 fft_block.reg_stage.w_input_regs[47]
.sym 144778 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 144779 w_fft_out[96]
.sym 144780 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.sym 144781 w_fft_out[72]
.sym 144783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144784 fft_block.reg_stage.w_input_regs[111]
.sym 144785 fft_block.reg_stage.w_input_regs[47]
.sym 144787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144788 fft_block.reg_stage.w_input_regs[102]
.sym 144789 fft_block.reg_stage.w_input_regs[38]
.sym 144790 fft_block.counter_N[1]
.sym 144791 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1[1]
.sym 144792 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1[2]
.sym 144793 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I2_SB_LUT4_O_I1[3]
.sym 144794 w_fft_out[46]
.sym 144795 w_fft_out[110]
.sym 144796 fft_block.counter_N[2]
.sym 144797 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 144799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144800 fft_block.reg_stage.w_input_regs[102]
.sym 144801 fft_block.reg_stage.w_input_regs[38]
.sym 144802 fft_block.counter_N[1]
.sym 144803 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 144804 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[2]
.sym 144805 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[3]
.sym 144806 w_fft_out[35]
.sym 144807 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 144808 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 144809 w_fft_out[27]
.sym 144810 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[0]
.sym 144811 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[1]
.sym 144812 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[2]
.sym 144813 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[3]
.sym 144814 w_fft_out[101]
.sym 144815 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 144816 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 144817 w_fft_out[45]
.sym 144818 w_fft_out[37]
.sym 144819 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 144820 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 144821 w_fft_out[29]
.sym 144822 w_fft_out[3]
.sym 144823 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 144824 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 144825 w_fft_out[123]
.sym 144827 w_fft_out[37]
.sym 144828 w_fft_out[101]
.sym 144829 fft_block.counter_N[2]
.sym 144831 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1[0]
.sym 144832 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1[1]
.sym 144833 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1[2]
.sym 144834 w_fft_out[51]
.sym 144835 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 144836 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 144837 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 144838 w_fft_out[43]
.sym 144839 w_fft_out[59]
.sym 144840 fft_block.counter_N[1]
.sym 144841 fft_block.counter_N[0]
.sym 144842 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 144843 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 144844 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 144845 fft_block.sel_in
.sym 144846 w_fft_out[45]
.sym 144847 w_fft_out[109]
.sym 144848 fft_block.counter_N[2]
.sym 144849 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 144851 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 144852 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 144853 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 144854 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 144855 w_fft_out[91]
.sym 144856 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 144857 w_fft_out[59]
.sym 144859 w_fft_out[118]
.sym 144860 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 144861 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 144862 w_fft_out[11]
.sym 144863 w_fft_out[27]
.sym 144864 fft_block.counter_N[1]
.sym 144865 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 144866 spi_out.addr[2]
.sym 144867 spi_out.addr[3]
.sym 144868 spi_out.addr[0]
.sym 144869 spi_out.addr[1]
.sym 144871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144872 fft_block.reg_stage.w_input_regs[103]
.sym 144873 fft_block.reg_stage.w_input_regs[39]
.sym 144874 w_fft_out[62]
.sym 144875 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 144876 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 144877 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 144878 w_fft_out[6]
.sym 144879 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 144880 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 144881 w_fft_out[126]
.sym 144883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144884 fft_block.reg_stage.w_input_regs[103]
.sym 144885 fft_block.reg_stage.w_input_regs[39]
.sym 144886 w_fft_out[38]
.sym 144887 w_fft_out[102]
.sym 144888 fft_block.counter_N[2]
.sym 144889 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 144891 w_fft_out[102]
.sym 144892 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 144893 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 144894 w_fft_out[62]
.sym 144895 w_fft_out[126]
.sym 144896 fft_block.counter_N[2]
.sym 144897 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 144898 spi_out.addr[2]
.sym 144899 spi_out.addr[1]
.sym 144900 spi_out.addr[0]
.sym 144901 spi_out.addr[3]
.sym 144902 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 144903 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 144904 fft_block.counter_N[2]
.sym 144905 fft_block.sel_in
.sym 144906 w_fft_out[39]
.sym 144907 w_fft_out[103]
.sym 144908 fft_block.counter_N[2]
.sym 144909 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 144910 w_fft_out[76]
.sym 144911 w_fft_out[92]
.sym 144912 fft_block.counter_N[1]
.sym 144913 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 144914 spi_out.addr[1]
.sym 144915 spi_out.addr[3]
.sym 144916 spi_out.addr[0]
.sym 144917 spi_out.addr[2]
.sym 144918 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 144919 w_fft_out[39]
.sym 144920 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 144921 w_fft_out[31]
.sym 144922 w_fft_out[12]
.sym 144923 w_fft_out[28]
.sym 144924 fft_block.counter_N[1]
.sym 144925 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 144926 w_fft_out[28]
.sym 144927 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 144928 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 144929 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[3]
.sym 144930 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[0]
.sym 144931 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[1]
.sym 144932 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[2]
.sym 144933 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[3]
.sym 144934 w_fft_out[44]
.sym 144935 w_fft_out[60]
.sym 144936 fft_block.counter_N[1]
.sym 144937 fft_block.counter_N[0]
.sym 144938 fft_block.counter_N[1]
.sym 144939 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[1]
.sym 144940 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[2]
.sym 144941 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[3]
.sym 144943 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[0]
.sym 144944 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[1]
.sym 144945 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[2]
.sym 144947 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[0]
.sym 144948 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[1]
.sym 144949 fft_block.sel_in
.sym 144952 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 144953 w_fft_out[60]
.sym 144956 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 144957 w_fft_out[47]
.sym 144958 w_fft_out[47]
.sym 144959 w_fft_out[63]
.sym 144960 fft_block.counter_N[1]
.sym 144961 fft_block.counter_N[0]
.sym 144962 w_fft_out[55]
.sym 144963 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 144964 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 144965 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 144969 fft_block.counter_N[2]
.sym 144970 w_fft_out[63]
.sym 144971 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 144972 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 144973 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 144974 w_fft_out[55]
.sym 144975 w_fft_out[119]
.sym 144976 fft_block.counter_N[2]
.sym 144977 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 144980 fft_block.counter_N[1]
.sym 144981 fft_block.counter_N[0]
.sym 144983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144984 fft_block.reg_stage.w_input_regs[127]
.sym 144985 fft_block.reg_stage.w_input_regs[63]
.sym 144986 w_fft_out[54]
.sym 144987 w_fft_out[118]
.sym 144988 fft_block.counter_N[2]
.sym 144989 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 144991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144992 fft_block.reg_stage.w_input_regs[127]
.sym 144993 fft_block.reg_stage.w_input_regs[63]
.sym 144994 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 144995 w_fft_out[119]
.sym 144996 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 144997 w_fft_out[127]
.sym 145010 spi_out.addr[2]
.sym 145011 spi_out.addr[0]
.sym 145012 spi_out.addr[3]
.sym 145013 spi_out.addr[1]
.sym 145018 spi_out.addr[3]
.sym 145019 spi_out.addr[1]
.sym 145020 spi_out.addr[0]
.sym 145021 spi_out.addr[2]
.sym 145026 spi_out.addr[2]
.sym 145027 spi_out.addr[0]
.sym 145028 spi_out.addr[1]
.sym 145029 spi_out.addr[3]
.sym 145415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 145420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 145421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 145424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 145425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 145428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 145429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 145432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 145433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 145439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 145440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 145441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 145444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 145445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 145448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 145449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 145452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 145455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 145456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 145457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 145458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 145459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 145460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 145461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 145462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 145463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 145464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 145465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 145467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 145468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 145469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 145470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 145471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 145472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 145473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 145475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 145476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 145477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 145479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 145489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 145492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 145493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 145496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 145497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 145500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 145501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 145504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 145505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 145508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 145509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 145512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 145513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 145515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 145516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 145517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 145518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 145519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 145520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 145521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 145523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 145524 fft_block.reg_stage.w_input_regs[38]
.sym 145525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 145527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 145528 fft_block.reg_stage.w_input_regs[38]
.sym 145529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 145531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 145532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 145533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 145534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 145535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 145536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 145537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 145539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 145541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 145543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 145553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 145556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 145557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 145560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 145561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 145564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 145565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 145568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 145569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 145570 fft_block.reg_stage.w_input_regs[103]
.sym 145573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 145575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145576 fft_block.reg_stage.w_input_regs[44]
.sym 145577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 145579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145580 fft_block.reg_stage.w_input_regs[43]
.sym 145581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 145585 fft_block.reg_stage.w_input_regs[96]
.sym 145586 fft_block.reg_stage.w_input_regs[33]
.sym 145587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 145588 fft_block.reg_stage.w_input_regs[32]
.sym 145589 fft_block.reg_stage.w_input_regs[96]
.sym 145593 fft_block.reg_stage.w_input_regs[99]
.sym 145595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145596 fft_block.reg_stage.w_input_regs[44]
.sym 145597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 145599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145600 fft_block.reg_stage.w_input_regs[43]
.sym 145601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 145605 fft_block.reg_stage.w_input_regs[97]
.sym 145606 fft_block.w_fft_in[0]
.sym 145612 fft_block.reg_stage.w_input_regs[96]
.sym 145613 fft_block.reg_stage.w_input_regs[32]
.sym 145614 fft_block.w_fft_in[8]
.sym 145618 fft_block.reg_stage.w_input_regs[41]
.sym 145619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 145620 fft_block.reg_stage.w_input_regs[40]
.sym 145621 fft_block.reg_stage.w_input_regs[104]
.sym 145623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 145624 fft_block.reg_stage.w_input_regs[42]
.sym 145625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 145627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 145628 fft_block.reg_stage.w_input_regs[42]
.sym 145629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 145630 fft_block.w_fft_in[12]
.sym 145634 fft_block.reg_stage.w_input_regs[104]
.sym 145635 fft_block.reg_stage.w_input_regs[40]
.sym 145636 fft_block.reg_stage.w_input_regs[41]
.sym 145637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 145638 fft_block.w_fft_in[14]
.sym 145642 fft_block.w_fft_in[13]
.sym 145646 fft_block.w_fft_in[9]
.sym 145650 fft_block.w_fft_in[15]
.sym 145654 fft_block.w_fft_in[10]
.sym 145661 fft_block.reg_stage.w_input_regs[101]
.sym 145662 fft_block.w_fft_in[6]
.sym 145666 fft_block.w_fft_in[5]
.sym 145670 fft_block.w_fft_in[1]
.sym 145674 fft_block.w_fft_in[4]
.sym 145678 fft_block.w_fft_in[2]
.sym 145682 fft_block.w_fft_in[3]
.sym 145693 fft_block.reg_stage.w_input_regs[102]
.sym 145698 fft_block.w_fft_in[5]
.sym 145703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 145705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 145743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 145745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 145762 w_fft_out[73]
.sym 145763 w_fft_out[89]
.sym 145764 fft_block.counter_N[1]
.sym 145765 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 145767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145768 fft_block.reg_stage.w_input_regs[101]
.sym 145769 fft_block.reg_stage.w_input_regs[37]
.sym 145772 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 145773 w_fft_out[32]
.sym 145775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145776 fft_block.reg_stage.w_input_regs[101]
.sym 145777 fft_block.reg_stage.w_input_regs[37]
.sym 145778 w_fft_out[105]
.sym 145779 w_fft_out[121]
.sym 145780 fft_block.counter_N[1]
.sym 145781 fft_block.counter_N[0]
.sym 145782 w_fft_out[42]
.sym 145783 w_fft_out[106]
.sym 145784 fft_block.counter_N[2]
.sym 145785 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 145786 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 145787 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 145788 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 145789 fft_block.sel_in
.sym 145790 w_fft_out[104]
.sym 145791 w_fft_out[120]
.sym 145792 fft_block.counter_N[1]
.sym 145793 fft_block.counter_N[0]
.sym 145794 w_fft_out[34]
.sym 145795 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 145796 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 145797 w_fft_out[106]
.sym 145798 w_fft_out[33]
.sym 145799 w_fft_out[97]
.sym 145800 fft_block.counter_N[2]
.sym 145801 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 145803 w_fft_out[105]
.sym 145804 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 145805 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 145806 w_fft_out[98]
.sym 145807 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 145808 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 145809 w_fft_out[122]
.sym 145810 w_fft_out[33]
.sym 145811 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 145812 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 145813 w_fft_out[121]
.sym 145814 w_fft_out[34]
.sym 145815 w_fft_out[98]
.sym 145816 fft_block.counter_N[2]
.sym 145817 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I3[3]
.sym 145818 w_fft_out[49]
.sym 145819 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 145820 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 145821 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3]
.sym 145822 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 145823 w_fft_out[65]
.sym 145824 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 145825 w_fft_out[57]
.sym 145826 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 145827 w_fft_out[97]
.sym 145828 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 145829 w_fft_out[89]
.sym 145830 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 145831 w_fft_out[99]
.sym 145832 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 145833 w_fft_out[11]
.sym 145834 w_fft_out[58]
.sym 145835 w_fft_out[122]
.sym 145836 fft_block.counter_N[2]
.sym 145837 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 145838 w_fft_out[58]
.sym 145839 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 145840 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 145841 w_fft_out[114]
.sym 145844 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 145845 w_fft_out[113]
.sym 145846 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[0]
.sym 145847 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[1]
.sym 145848 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[2]
.sym 145849 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[3]
.sym 145850 w_fft_out[50]
.sym 145851 w_fft_out[114]
.sym 145852 fft_block.counter_N[2]
.sym 145853 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 145854 w_fft_out[49]
.sym 145855 w_fft_out[113]
.sym 145856 fft_block.counter_N[2]
.sym 145857 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 145858 w_fft_out[48]
.sym 145859 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 145860 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 145861 w_fft_out[56]
.sym 145862 w_fft_out[107]
.sym 145863 w_fft_out[123]
.sym 145864 fft_block.counter_N[1]
.sym 145865 fft_block.counter_N[0]
.sym 145866 fft_block.w_fft_in[5]
.sym 145870 w_fft_out[67]
.sym 145871 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1]
.sym 145872 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[2]
.sym 145873 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[3]
.sym 145874 w_fft_out[107]
.sym 145875 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 145876 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 145877 w_fft_out[43]
.sym 145879 w_fft_out[36]
.sym 145880 w_fft_out[100]
.sym 145881 fft_block.counter_N[2]
.sym 145882 fft_block.w_fft_in[3]
.sym 145888 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 145889 w_fft_out[115]
.sym 145890 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 145891 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 145892 fft_block.counter_N[0]
.sym 145893 fft_block.counter_N[1]
.sym 145895 fft_block.reg_stage.w_index_out[2]
.sym 145896 fft_block.reg_stage.w_index_out[1]
.sym 145897 fft_block.reg_stage.w_index_out[0]
.sym 145898 fft_block.w_fft_in[15]
.sym 145904 fft_block.counter_N[0]
.sym 145905 fft_block.counter_N[1]
.sym 145906 spi_out.addr[2]
.sym 145907 spi_out.addr[3]
.sym 145908 spi_out.addr[0]
.sym 145909 spi_out.addr[1]
.sym 145910 w_fft_out[61]
.sym 145911 w_fft_out[125]
.sym 145912 fft_block.counter_N[2]
.sym 145913 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 145914 spi_out.addr[0]
.sym 145915 spi_out.addr[1]
.sym 145916 spi_out.addr[2]
.sym 145917 spi_out.addr[3]
.sym 145918 fft_block.w_fft_in[13]
.sym 145922 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 145923 w_fft_out[61]
.sym 145924 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 145925 w_fft_out[125]
.sym 145926 w_fft_out[108]
.sym 145927 w_fft_out[124]
.sym 145928 fft_block.counter_N[1]
.sym 145929 fft_block.counter_N[0]
.sym 145930 fft_block.w_fft_in[7]
.sym 145934 w_fft_out[124]
.sym 145935 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 145936 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[2]
.sym 145937 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[3]
.sym 145938 w_fft_out[92]
.sym 145939 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 145940 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 145941 w_fft_out[116]
.sym 145944 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 145945 w_fft_out[36]
.sym 145946 fft_block.w_fft_in[6]
.sym 145950 spi_out.addr[3]
.sym 145951 spi_out.addr[0]
.sym 145952 spi_out.addr[1]
.sym 145953 spi_out.addr[2]
.sym 145954 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 145955 w_fft_out[108]
.sym 145956 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 145957 w_fft_out[44]
.sym 145959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145960 fft_block.reg_stage.w_input_regs[118]
.sym 145961 fft_block.reg_stage.w_input_regs[54]
.sym 145963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145964 fft_block.reg_stage.w_input_regs[117]
.sym 145965 fft_block.reg_stage.w_input_regs[53]
.sym 145967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145968 fft_block.reg_stage.w_input_regs[124]
.sym 145969 fft_block.reg_stage.w_input_regs[60]
.sym 145971 w_fft_out[52]
.sym 145972 w_fft_out[116]
.sym 145973 fft_block.counter_N[2]
.sym 145975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145976 fft_block.reg_stage.w_input_regs[123]
.sym 145977 fft_block.reg_stage.w_input_regs[59]
.sym 145979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145980 fft_block.reg_stage.w_input_regs[126]
.sym 145981 fft_block.reg_stage.w_input_regs[62]
.sym 145983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145984 fft_block.reg_stage.w_input_regs[123]
.sym 145985 fft_block.reg_stage.w_input_regs[59]
.sym 145987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145988 fft_block.reg_stage.w_input_regs[118]
.sym 145989 fft_block.reg_stage.w_input_regs[54]
.sym 145990 spi_out.addr[3]
.sym 145991 spi_out.addr[2]
.sym 145992 spi_out.addr[0]
.sym 145993 spi_out.addr[1]
.sym 145995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145996 fft_block.reg_stage.w_input_regs[119]
.sym 145997 fft_block.reg_stage.w_input_regs[55]
.sym 145999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146000 fft_block.reg_stage.w_input_regs[126]
.sym 146001 fft_block.reg_stage.w_input_regs[62]
.sym 146003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146004 fft_block.reg_stage.w_input_regs[119]
.sym 146005 fft_block.reg_stage.w_input_regs[55]
.sym 146007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146008 fft_block.reg_stage.w_input_regs[125]
.sym 146009 fft_block.reg_stage.w_input_regs[61]
.sym 146011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146012 fft_block.reg_stage.w_input_regs[124]
.sym 146013 fft_block.reg_stage.w_input_regs[60]
.sym 146019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146020 fft_block.reg_stage.w_input_regs[125]
.sym 146021 fft_block.reg_stage.w_input_regs[61]
.sym 146034 spi_out.addr[3]
.sym 146035 spi_out.addr[0]
.sym 146036 spi_out.addr[2]
.sym 146037 spi_out.addr[1]
.sym 146046 spi_out.addr[0]
.sym 146047 spi_out.addr[3]
.sym 146048 spi_out.addr[2]
.sym 146049 spi_out.addr[1]
.sym 146050 spi_out.addr[2]
.sym 146051 spi_out.addr[3]
.sym 146052 spi_out.addr[0]
.sym 146053 spi_out.addr[1]
.sym 146055 spi_out.addr[0]
.sym 146060 spi_out.addr[1]
.sym 146064 spi_out.addr[2]
.sym 146065 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 146068 spi_out.addr[3]
.sym 146069 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 146072 spi_out.addr[4]
.sym 146073 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 146077 spi_out.addr[0]
.sym 146084 spi_out.addr[1]
.sym 146085 spi_out.addr[0]
.sym 146445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 146472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 146473 fft_block.reg_stage.w_c_reg[17]
.sym 146474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 146475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 146476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 146477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 146479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 146480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 146481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 146482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 146483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 146484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 146485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 146490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[0]
.sym 146491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[1]
.sym 146492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 146493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 146494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 146495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 146496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 146497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 146498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I1[0]
.sym 146499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[1]
.sym 146500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I1[2]
.sym 146501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 146503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 146504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 146505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 146507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 146508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 146509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 146511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 146512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 146513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 146515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I1[2]
.sym 146516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 146517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I1[2]
.sym 146520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 146523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 146524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 146525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 146526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 146528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 146529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 146531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 146532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 146533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 146534 fft_block.reg_stage.w_c_reg[17]
.sym 146535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 146537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 146539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 146540 fft_block.reg_stage.w_input_regs[39]
.sym 146541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 146544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 146545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 146550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 146551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 146552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 146553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[3]
.sym 146555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 146556 fft_block.reg_stage.w_input_regs[39]
.sym 146557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 146559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 146560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 146561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 146563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I0[2]
.sym 146564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 146567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146568 fft_block.reg_stage.w_input_regs[34]
.sym 146569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 146598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146600 fft_block.reg_stage.w_input_regs[33]
.sym 146601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 146603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146604 fft_block.reg_stage.w_input_regs[100]
.sym 146605 fft_block.reg_stage.w_input_regs[36]
.sym 146607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146608 fft_block.reg_stage.w_input_regs[99]
.sym 146609 fft_block.reg_stage.w_input_regs[35]
.sym 146611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146612 fft_block.reg_stage.w_input_regs[33]
.sym 146613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 146617 fft_block.reg_stage.w_input_regs[98]
.sym 146619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146620 fft_block.reg_stage.w_input_regs[97]
.sym 146621 fft_block.reg_stage.w_input_regs[33]
.sym 146623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146624 fft_block.reg_stage.w_input_regs[98]
.sym 146625 fft_block.reg_stage.w_input_regs[34]
.sym 146629 fft_block.reg_stage.w_input_regs[100]
.sym 146631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146632 fft_block.reg_stage.w_input_regs[98]
.sym 146633 fft_block.reg_stage.w_input_regs[34]
.sym 146639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146640 fft_block.reg_stage.w_input_regs[97]
.sym 146641 fft_block.reg_stage.w_input_regs[33]
.sym 146642 fft_block.w_fft_in[3]
.sym 146646 fft_block.w_fft_in[1]
.sym 146651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146652 fft_block.reg_stage.w_input_regs[99]
.sym 146653 fft_block.reg_stage.w_input_regs[35]
.sym 146654 fft_block.w_fft_in[2]
.sym 146658 fft_block.w_fft_in[11]
.sym 146666 fft_block.w_fft_in[4]
.sym 146673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[3]
.sym 146675 fft_block.reg_stage.w_index_out[0]
.sym 146676 fft_block.reg_stage.w_index_out[2]
.sym 146677 fft_block.reg_stage.w_index_out[1]
.sym 146681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[4]
.sym 146683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146684 fft_block.reg_stage.w_input_regs[100]
.sym 146685 fft_block.reg_stage.w_input_regs[36]
.sym 146686 fft_block.w_fft_in[7]
.sym 146695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 146716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 146720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 146724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 146725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 146728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 146729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 146732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 146733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 146736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 146737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 146740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 146741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 146744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 146745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 146748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 146749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 146750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 146751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 146752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 146753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 146757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 146759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 146761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 146763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 146765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 146767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 146769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 146771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 146773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 146775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 146777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 146779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 146781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 146782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 146783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 146784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 146785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 146787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 146789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 146792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 146793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 146794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 146795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 146796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 146797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 146801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 146805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 146809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 146817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 146819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 146821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 146822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 146823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 146824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 146825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 146826 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 146827 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 146828 fft_block.counter_N[0]
.sym 146829 fft_block.counter_N[1]
.sym 146831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 146833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 146836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 146837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 146843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 146845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 146847 w_fft_out[32]
.sym 146848 w_fft_out[96]
.sym 146849 fft_block.counter_N[2]
.sym 146851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 146853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 146857 w_fft_out[100]
.sym 146858 w_fft_out[99]
.sym 146859 w_fft_out[115]
.sym 146860 fft_block.counter_N[2]
.sym 146861 fft_block.counter_N[0]
.sym 146863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 146865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 146866 w_fft_out[35]
.sym 146867 w_fft_out[51]
.sym 146868 fft_block.counter_N[2]
.sym 146869 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 146871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 146873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 146875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 146877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 146879 w_fft_out[48]
.sym 146880 w_fft_out[112]
.sym 146881 fft_block.counter_N[2]
.sym 146882 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 146883 w_fft_out[112]
.sym 146884 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 146885 w_fft_out[120]
.sym 146887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146888 fft_block.reg_stage.w_input_regs[116]
.sym 146889 fft_block.reg_stage.w_input_regs[52]
.sym 146891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146892 fft_block.reg_stage.w_input_regs[115]
.sym 146893 fft_block.reg_stage.w_input_regs[51]
.sym 146894 fft_block.reg_stage.w_input_regs[120]
.sym 146895 fft_block.reg_stage.w_input_regs[56]
.sym 146896 fft_block.reg_stage.w_input_regs[121]
.sym 146897 fft_block.reg_stage.w_input_regs[57]
.sym 146901 w_fft_out[48]
.sym 146903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146904 fft_block.reg_stage.w_input_regs[115]
.sym 146905 fft_block.reg_stage.w_input_regs[51]
.sym 146907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146908 fft_block.reg_stage.w_input_regs[122]
.sym 146909 fft_block.reg_stage.w_input_regs[58]
.sym 146911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146912 fft_block.reg_stage.w_input_regs[114]
.sym 146913 fft_block.reg_stage.w_input_regs[50]
.sym 146915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146916 fft_block.reg_stage.w_input_regs[114]
.sym 146917 fft_block.reg_stage.w_input_regs[50]
.sym 146918 fft_block.reg_stage.w_input_regs[121]
.sym 146919 fft_block.reg_stage.w_input_regs[57]
.sym 146920 fft_block.reg_stage.w_input_regs[120]
.sym 146921 fft_block.reg_stage.w_input_regs[56]
.sym 146923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146924 fft_block.reg_stage.w_input_regs[116]
.sym 146925 fft_block.reg_stage.w_input_regs[52]
.sym 146926 fft_block.w_fft_in[4]
.sym 146930 fft_block.w_fft_in[1]
.sym 146934 fft_block.w_fft_in[8]
.sym 146938 fft_block.w_fft_in[9]
.sym 146942 fft_block.w_fft_in[2]
.sym 146946 fft_block.w_fft_in[0]
.sym 146950 fft_block.w_fft_in[11]
.sym 146954 fft_block.w_fft_in[10]
.sym 146961 fft_block.reg_stage.w_input_regs[123]
.sym 146962 fft_block.w_fft_in[14]
.sym 146967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146968 fft_block.reg_stage.w_input_regs[122]
.sym 146969 fft_block.reg_stage.w_input_regs[58]
.sym 146973 fft_block.reg_stage.w_input_regs[122]
.sym 146977 fft_block.reg_stage.w_input_regs[121]
.sym 146978 fft_block.w_fft_in[12]
.sym 146982 fft_block.w_fft_in[15]
.sym 146986 fft_block.w_fft_in[4]
.sym 146990 fft_block.w_fft_in[9]
.sym 146994 fft_block.w_fft_in[10]
.sym 146999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147000 fft_block.reg_stage.w_input_regs[117]
.sym 147001 fft_block.reg_stage.w_input_regs[53]
.sym 147002 fft_block.w_fft_in[11]
.sym 147007 fft_block.reg_stage.w_index_out[0]
.sym 147008 fft_block.reg_stage.w_index_out[1]
.sym 147009 fft_block.reg_stage.w_index_out[2]
.sym 147010 fft_block.w_fft_in[5]
.sym 147014 fft_block.w_fft_in[14]
.sym 147022 fft_block.w_fft_in[12]
.sym 147030 fft_block.w_fft_in[13]
.sym 147042 fft_block.w_fft_in[7]
.sym 147057 spi_out.addr_SB_DFFESR_Q_E
.sym 147091 spi_out.addr[4]
.sym 147092 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 147093 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_1_I2[1]
.sym 147463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 147468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 147472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 147473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 147475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 147476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 147477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 147479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 147480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 147481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 147482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 147483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 147484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 147485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 147490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 147491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 147492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 147493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 147495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 147496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 147497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 147500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 147501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 147502 fft_block.reg_stage.w_cms_reg[18]
.sym 147503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 147504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 147505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 147507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 147508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 147509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 147510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 147511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 147512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 147513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 147514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 147515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 147516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 147517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 147518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 147519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 147520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[2]
.sym 147521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 147522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 147523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 147524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 147525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 147538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 147539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 147540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 147541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 147543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 147546 fft_block.reg_stage.w_cms_reg[18]
.sym 147547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 147549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 147551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 147553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 147555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 147558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 147559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 147560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 147561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 147566 fft_block.reg_stage.w_cms_in[0]
.sym 147570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 147572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 147573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147574 fft_block.reg_stage.w_cms_reg[19]
.sym 147575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 147576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 147577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 147578 fft_block.reg_stage.w_c_in[1]
.sym 147582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 147584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 147586 fft_block.reg_stage.w_cms_in[1]
.sym 147596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 147597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 147602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 147606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 147610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 147614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 147618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 147622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 147646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 147654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 147658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 147670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 147678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 147689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[0]
.sym 147690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[4]
.sym 147694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[3]
.sym 147710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 147714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 147729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[6]
.sym 147733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[1]
.sym 147737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[2]
.sym 147746 fft_block.reg_stage.w_c_in[1]
.sym 147750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[5]
.sym 147757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[5]
.sym 147758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 147766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 147785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 147802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 147813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 147818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 147822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 147826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 147830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 147834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 147842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 147847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 147849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 147851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 147853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 147859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 147861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 147867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 147869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 147871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 147873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 147874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 147875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 147876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 147877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 147911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 147912 fft_block.reg_stage.w_input_regs[113]
.sym 147913 fft_block.reg_stage.w_input_regs[49]
.sym 147915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 147916 fft_block.reg_stage.w_input_regs[113]
.sym 147917 fft_block.reg_stage.w_input_regs[49]
.sym 147921 fft_block.reg_stage.w_input_regs[114]
.sym 147925 fft_block.reg_stage.w_input_regs[116]
.sym 147929 fft_block.reg_stage.w_input_regs[117]
.sym 147933 fft_block.reg_stage.w_input_regs[113]
.sym 147941 fft_block.reg_stage.w_input_regs[115]
.sym 147942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 147943 fft_block.reg_stage.w_input_regs[49]
.sym 147944 fft_block.reg_stage.w_input_regs[112]
.sym 147945 fft_block.reg_stage.w_input_regs[48]
.sym 147947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 147948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 147949 fft_block.reg_stage.w_input_regs[58]
.sym 147950 fft_block.w_fft_in[3]
.sym 147956 fft_block.reg_stage.w_input_regs[112]
.sym 147957 fft_block.reg_stage.w_input_regs[48]
.sym 147958 fft_block.reg_stage.w_input_regs[120]
.sym 147959 fft_block.reg_stage.w_input_regs[56]
.sym 147960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 147961 fft_block.reg_stage.w_input_regs[57]
.sym 147962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 147963 fft_block.reg_stage.w_input_regs[57]
.sym 147964 fft_block.reg_stage.w_input_regs[120]
.sym 147965 fft_block.reg_stage.w_input_regs[56]
.sym 147966 fft_block.w_fft_in[0]
.sym 147971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 147972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 147973 fft_block.reg_stage.w_input_regs[58]
.sym 147975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 147988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 147989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 147992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 147993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 147996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 147997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148002 fft_block.reg_stage.w_input_regs[127]
.sym 148005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148009 fft_block.reg_stage.w_input_regs[124]
.sym 148010 fft_block.w_fft_in[6]
.sym 148014 fft_block.w_fft_in[2]
.sym 148021 fft_block.reg_stage.w_input_regs[126]
.sym 148025 fft_block.reg_stage.w_input_regs[125]
.sym 148026 fft_block.w_fft_in[1]
.sym 148033 fft_block.reg_stage.w_input_regs[120]
.sym 148034 fft_block.w_fft_in[8]
.sym 148039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 148041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 148043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 148045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 148051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 148053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 148055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 148057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 148059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 148061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 148067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 148069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 148112 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 148113 fft_block.fft_finish_SB_LUT4_I0_O[1]
.sym 148120 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 148121 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 148123 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 148124 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 148125 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 148149 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 148487 $PACKER_VCC_NET
.sym 148489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 148491 fft_block.reg_stage.w_cps_reg[22]
.sym 148492 fft_block.reg_stage.w_c_reg[17]
.sym 148493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 148496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 148497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 148499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 148500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 148501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 148506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 148507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 148508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 148509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 148510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 148511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 148512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 148513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 148518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 148519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 148520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 148521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 148522 fft_block.reg_stage.w_c_reg[17]
.sym 148523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 148524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 148525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 148526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 148527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 148528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 148529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 148531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 148532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 148533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 148534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 148535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 148536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 148537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 148538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 148539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 148540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 148541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 148542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 148543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 148544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 148545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 148547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 148548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 148549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 148555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 148559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 148561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 148563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 148565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 148566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 148567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 148568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 148569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 148572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 148573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 148575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 148577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 148579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 148583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 148585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 148586 fft_block.reg_stage.w_cps_in[8]
.sym 148591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 148593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 148595 fft_block.reg_stage.w_cms_reg[19]
.sym 148596 fft_block.reg_stage.w_cms_reg[18]
.sym 148597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 148598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 148599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 148600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 148601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 148602 fft_block.reg_stage.w_cps_in[4]
.sym 148611 fft_block.reg_stage.w_cms_reg[18]
.sym 148612 fft_block.reg_stage.w_cms_reg[19]
.sym 148613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 148615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 148617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 148619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 148621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 148623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 148625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 148627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 148629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 148631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 148633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 148635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 148637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 148639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 148641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 148643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 148645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 148674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 148722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 148758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 148762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 148766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 148774 fft_block.reg_stage.w_c_in[0]
.sym 148778 fft_block.reg_stage.w_c_in[7]
.sym 148794 fft_block.reg_stage.w_c_in[3]
.sym 148802 fft_block.reg_stage.w_cms_in[1]
.sym 148809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[0]
.sym 148813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[1]
.sym 148818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[0]
.sym 148826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 148839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 148844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 148873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 148876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 148877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 148880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 148881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 148884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 148885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 148888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 148889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 148892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 148893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 148894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 148895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 148896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 148897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 148898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 148899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 148900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 148901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 148903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 148905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 148909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 148911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 148913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 148915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 148917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 148918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 148919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 148920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 148921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 148923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 148925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 148928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 148929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 148933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 148935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148962 fft_block.reg_stage.w_input_regs[119]
.sym 148965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 148969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 148971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 148973 fft_block.reg_stage.w_input_regs[50]
.sym 148975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 148977 fft_block.reg_stage.w_input_regs[50]
.sym 148978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 148979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 148980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 148981 fft_block.reg_stage.w_input_regs[49]
.sym 148983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 148984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 148985 fft_block.reg_stage.w_input_regs[49]
.sym 148989 fft_block.reg_stage.w_input_regs[112]
.sym 148991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 148993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 148995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 148997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 148999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149000 fft_block.reg_stage.w_input_regs[62]
.sym 149001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 149003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149004 fft_block.reg_stage.w_input_regs[60]
.sym 149005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 149007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149008 fft_block.reg_stage.w_input_regs[61]
.sym 149009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 149011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149012 fft_block.reg_stage.w_input_regs[60]
.sym 149013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 149015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 149017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 149019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 149021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 149023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149024 fft_block.reg_stage.w_input_regs[59]
.sym 149025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 149027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149028 fft_block.reg_stage.w_input_regs[59]
.sym 149029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 149033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 149037 fft_block.reg_stage.w_input_regs[118]
.sym 149041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 149045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 149047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 149049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 149055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 149057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 149062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 149066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 149071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 149073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 149074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 149079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 149081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 149086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 149090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 149118 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 149122 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 149123 PIN_21$SB_IO_OUT
.sym 149124 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 149125 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 149130 PIN_21$SB_IO_OUT
.sym 149131 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 149132 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 149133 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 149134 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 149135 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 149136 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 149137 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 149141 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 149147 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 149148 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 149149 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 149154 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 149155 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 149156 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 149157 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 149160 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 149161 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 149168 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 149169 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 149188 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 149189 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 149511 fft_block.reg_stage.w_cps_reg[26]
.sym 149512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 149513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149515 fft_block.reg_stage.w_cps_reg[22]
.sym 149516 fft_block.reg_stage.w_c_reg[17]
.sym 149517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 149520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 149521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 149528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 149529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 149542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 149543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 149544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 149545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 149546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 149547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 149548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 149549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 149551 fft_block.reg_stage.w_cps_reg[18]
.sym 149552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 149553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149555 fft_block.reg_stage.w_c_reg[17]
.sym 149556 fft_block.reg_stage.w_cps_reg[25]
.sym 149557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 149559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 149560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 149562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 149563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 149564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 149567 fft_block.reg_stage.w_cps_reg[26]
.sym 149568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 149569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 149571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 149572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 149573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 149575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 149576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 149577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[1]
.sym 149579 fft_block.reg_stage.w_cms_reg[18]
.sym 149580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 149581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 149583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 149584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 149585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 149586 fft_block.reg_stage.w_cps_in[0]
.sym 149591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[0]
.sym 149592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 149593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149594 fft_block.reg_stage.w_cms_in[7]
.sym 149598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 149599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 149600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 149601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 149602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 149603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 149604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[1]
.sym 149606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 149607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 149608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 149609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 149610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 149611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 149612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 149613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 149614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 149615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 149616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 149617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 149618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 149619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 149620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 149621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 149622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 149623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 149624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 149625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 149626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 149627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 149628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 149629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 149630 fft_block.reg_stage.w_cps_in[7]
.sym 149634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 149635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 149636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 149637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 149639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 149640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 149641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 149643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 149644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 149645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 149647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 149648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 149649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 149651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 149652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 149653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 149655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 149656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 149657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 149659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 149660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 149661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 149662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 149663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 149664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 149665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 149667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 149668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 149669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 149671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 149673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 149675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 149677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 149679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 149681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 149683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 149685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 149687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 149689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 149691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 149693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 149695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 149697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 149699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 149701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 149706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 149708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 149709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 149713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 149715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 149717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 149720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 149721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 149723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 149725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 149727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 149729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 149734 spi_out.send_data[7]
.sym 149760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149761 fft_block.reg_stage.w_cms_reg[34]
.sym 149767 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 149768 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 149769 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 149770 spi_out.send_data[6]
.sym 149774 spi_out.send_data[2]
.sym 149778 spi_out.send_data[1]
.sym 149783 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 149784 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 149785 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 149787 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 149788 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 149789 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 149794 spi_out.send_data[4]
.sym 149802 fft_block.reg_stage.w_cps_in[0]
.sym 149808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149810 fft_block.reg_stage.w_cps_in[4]
.sym 149814 fft_block.reg_stage.w_cms_in[7]
.sym 149818 fft_block.reg_stage.w_cms_in[0]
.sym 149838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149839 fft_block.reg_stage.w_cms_reg[34]
.sym 149840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 149846 fft_block.reg_stage.w_cps_reg[27]
.sym 149847 fft_block.reg_stage.w_c_reg[25]
.sym 149848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149850 spi_out.send_data[5]
.sym 149854 spi_out.send_data[0]
.sym 149865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[3]
.sym 149869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[4]
.sym 149873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[2]
.sym 149878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[3]
.sym 149883 fft_block.reg_stage.w_cps_reg[31]
.sym 149884 fft_block.reg_stage.w_c_reg[25]
.sym 149885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[5]
.sym 149890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 149897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[6]
.sym 149902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 149909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 149914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 149918 fft_block.reg_stage.w_c_reg[24]
.sym 149919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 149920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149925 fft_block.reg_stage.w_c_reg[27]
.sym 149926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 149927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 149928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 149929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 149931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 149933 fft_block.reg_stage.w_input_regs[52]
.sym 149935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 149937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 149939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 149941 fft_block.reg_stage.w_input_regs[52]
.sym 149942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 149943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 149944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 149945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 149949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 149952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 149953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 149955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 149957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 149958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 149963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 149965 fft_block.reg_stage.w_input_regs[51]
.sym 149967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 149969 fft_block.reg_stage.w_input_regs[54]
.sym 149971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 149973 fft_block.reg_stage.w_input_regs[53]
.sym 149975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 149977 fft_block.reg_stage.w_input_regs[54]
.sym 149980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[1]
.sym 149981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 149983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 149985 fft_block.reg_stage.w_input_regs[51]
.sym 149987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[1]
.sym 149988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 149989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 149991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 149992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 149995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 149997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[2]
.sym 149998 fft_block.reg_stage.w_c_reg[31]
.sym 149999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 150000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150004 fft_block.reg_stage.w_input_regs[61]
.sym 150005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 150007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150008 fft_block.reg_stage.w_input_regs[62]
.sym 150009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 150011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150012 fft_block.reg_stage.w_input_regs[63]
.sym 150013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 150015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_2_I3[1]
.sym 150017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_2_I3[2]
.sym 150019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150020 fft_block.reg_stage.w_input_regs[63]
.sym 150021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 150022 fft_block.reg_stage.w_c_reg[25]
.sym 150023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 150024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 150029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[2]
.sym 150031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 150032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 150033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[2]
.sym 150034 fft_block.reg_stage.w_c_reg[25]
.sym 150035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 150036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[1]
.sym 150045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_6_I3[2]
.sym 150047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 150048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 150049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 150051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 150052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[1]
.sym 150053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[2]
.sym 150058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 150063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 150065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 150066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 150067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 150068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 150069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 150074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 150075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 150076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 150077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 150078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 150079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 150080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 150081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 150082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 150083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 150084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 150085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 150094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 150101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 150114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 150133 spi_out.start_tx_SB_DFFE_Q_E
.sym 150151 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 150156 spi_out.count_spi[1]
.sym 150160 spi_out.count_spi[2]
.sym 150161 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 150164 spi_out.count_spi[3]
.sym 150165 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 150168 spi_out.count_spi[4]
.sym 150169 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 150172 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 150173 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 150174 spi_out.count_spi[1]
.sym 150175 spi_out.count_spi[2]
.sym 150176 spi_out.count_spi[3]
.sym 150177 spi_out.count_spi[4]
.sym 150180 spi_out.count_spi[1]
.sym 150181 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 150535 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 150539 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 150540 $PACKER_VCC_NET
.sym 150541 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 150543 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 150544 $PACKER_VCC_NET
.sym 150545 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 150547 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 150548 $PACKER_VCC_NET
.sym 150549 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 150551 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 150552 $PACKER_VCC_NET
.sym 150553 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 150557 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 150561 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 150562 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 150567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150571 $PACKER_VCC_NET
.sym 150572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150575 $PACKER_VCC_NET
.sym 150577 $nextpnr_ICESTORM_LC_22$I3
.sym 150578 fft_block.reg_stage.w_c_reg[17]
.sym 150579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 150580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 150581 $nextpnr_ICESTORM_LC_22$COUT
.sym 150583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 150584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150586 fft_block.reg_stage.w_cps_reg[18]
.sym 150587 fft_block.reg_stage.w_c_reg[17]
.sym 150588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150591 $PACKER_VCC_NET
.sym 150592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150596 fft_block.reg_stage.w_cms_reg[25]
.sym 150597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 150600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 150603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 150604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 150605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150609 fft_block.reg_stage.w_cms_reg[25]
.sym 150611 fft_block.reg_stage.w_cps_reg[26]
.sym 150612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 150613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 150614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 150615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 150616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 150617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 150618 fft_block.reg_stage.w_cps_reg[22]
.sym 150619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 150620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 150621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 150622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 150623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 150625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 150627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 150629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 150631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150639 $PACKER_VCC_NET
.sym 150641 $nextpnr_ICESTORM_LC_30$I3
.sym 150642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 150643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 150644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150645 $nextpnr_ICESTORM_LC_30$COUT
.sym 150648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 150649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 150650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 150651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 150652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 150653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 150655 fft_block.reg_stage.w_cps_reg[25]
.sym 150656 fft_block.reg_stage.w_c_reg[17]
.sym 150657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 150659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 150660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 150661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 150663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 150664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 150665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 150668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 150669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 150670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 150671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 150672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 150673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 150677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 150680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 150681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 150684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 150685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 150686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 150687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 150688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 150689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 150690 fft_block.reg_stage.w_cps_reg[26]
.sym 150691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 150692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 150693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 150696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 150697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 150699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 150700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 150701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 150704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 150705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 150707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 150708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 150709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 150710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 150717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 150730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 150735 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 150736 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 150737 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 150741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
.sym 150759 fft_block.reg_stage.w_c_reg[25]
.sym 150760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 150761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 150762 fft_block.reg_stage.w_cps_reg[31]
.sym 150763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 150764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 150765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 150766 fft_block.reg_stage.w_c_reg[25]
.sym 150767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 150768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 150769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 150771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 150772 fft_block.reg_stage.w_cps_reg[35]
.sym 150773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 150774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 150775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 150776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 150777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 150779 fft_block.reg_stage.w_cps_reg[31]
.sym 150780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 150781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 150782 fft_block.reg_stage.w_cps_reg[35]
.sym 150783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 150784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 150787 fft_block.reg_stage.w_c_reg[25]
.sym 150788 fft_block.reg_stage.w_cps_reg[27]
.sym 150789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 150791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 150792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 150793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 150794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 150795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 150796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150798 fft_block.reg_stage.w_cps_in[7]
.sym 150802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 150803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 150804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150807 fft_block.reg_stage.w_cps_reg[34]
.sym 150808 fft_block.reg_stage.w_c_reg[25]
.sym 150809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150811 fft_block.reg_stage.w_cps_reg[35]
.sym 150812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 150813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 150814 fft_block.reg_stage.w_cps_in[8]
.sym 150819 fft_block.reg_stage.w_c_reg[25]
.sym 150820 fft_block.reg_stage.w_cps_reg[34]
.sym 150821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150831 $PACKER_VCC_NET
.sym 150833 $nextpnr_ICESTORM_LC_28$I3
.sym 150835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 150836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 150837 $nextpnr_ICESTORM_LC_28$COUT
.sym 150838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 150839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 150840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 150841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 150843 fft_block.reg_stage.w_cms_reg[27]
.sym 150844 fft_block.reg_stage.w_cms_reg[28]
.sym 150845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150847 fft_block.reg_stage.w_cms_reg[28]
.sym 150848 fft_block.reg_stage.w_cms_reg[27]
.sym 150849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150851 fft_block.reg_stage.w_cps_reg[35]
.sym 150852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 150853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 150856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 150857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 150858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 150862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 150863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 150864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 150865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 150866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 150870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 150871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 150872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 150873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 150874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 150878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 150882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 150883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 150884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[1]
.sym 150885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 150887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 150888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 150889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 150891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 150892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 150893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150894 fft_block.reg_stage.w_cms_reg[27]
.sym 150895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 150896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 150897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150899 fft_block.reg_stage.w_cps_reg[27]
.sym 150900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 150901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 150912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 150913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 150916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 150917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[5]
.sym 150930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[4]
.sym 150935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 150936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 150937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_7_I3[1]
.sym 150941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 150943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 150947 $PACKER_VCC_NET
.sym 150949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 150950 spi_out.send_data[3]
.sym 150955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 150956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 150957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 150959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 150961 fft_block.reg_stage.w_input_regs[53]
.sym 150963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 150964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 150965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 150967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 150968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 150969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 150971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_5_I3[1]
.sym 150972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 150973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 150975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_2_I3[1]
.sym 150976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 150977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 150979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_2_I3[1]
.sym 150980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 150981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 150983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 150988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 150989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 150992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 150993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 150996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3[0]
.sym 150997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 151000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_3_I3[0]
.sym 151001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 151004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 151005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 151008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 151009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 151012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 151013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 151016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 151017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 151019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 151021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 151022 fft_block.reg_stage.w_c_reg[25]
.sym 151023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 151024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 151031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 151033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2]
.sym 151034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 151039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 151040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 151041 fft_block.reg_stage.w_input_regs[55]
.sym 151043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 151044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 151045 fft_block.reg_stage.w_input_regs[55]
.sym 151052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 151053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 151057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 151061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 151064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 151065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 151066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 151070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 151074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 151079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 151080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 151081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 151082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 151083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 151084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 151085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 151086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 151091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 151092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 151093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 151096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 151097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 151099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 151100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 151101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[2]
.sym 151102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 151103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 151104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 151105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 151109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 151111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 151116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 151117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 151120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 151121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 151124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 151125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 151128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 151129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 151132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 151133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 151137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 151141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 151146 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 151152 spi_out.spi_master.r_SM_CS[1]
.sym 151153 spi_out.spi_master.r_SM_CS[0]
.sym 151157 spi_out.spi_master.r_SM_CS[1]
.sym 151160 spi_out.spi_master.r_SM_CS[0]
.sym 151161 spi_out.spi_master.r_SM_CS[1]
.sym 151162 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 151181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 151190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 151558 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 151559 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 151560 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 151561 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 151569 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 151573 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 151581 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 151591 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 151596 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 151600 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 151604 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 151608 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 151611 $PACKER_VCC_NET
.sym 151613 $nextpnr_ICESTORM_LC_26$I3
.sym 151616 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 151617 $nextpnr_ICESTORM_LC_26$COUT
.sym 151622 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 151627 fft_block.reg_stage.w_c_reg[17]
.sym 151628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 151629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[2]
.sym 151630 fft_block.reg_stage.w_cps_reg[26]
.sym 151631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 151632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[1]
.sym 151639 fft_block.reg_stage.w_c_reg[17]
.sym 151640 fft_block.reg_stage.w_cps_reg[18]
.sym 151641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 151647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 151648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 151649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 151656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 151657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 151658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 151659 fft_block.reg_stage.w_cps_reg[22]
.sym 151660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 151661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 151662 fft_block.reg_stage.w_cps_reg[22]
.sym 151663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 151664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[2]
.sym 151665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I1_I3[1]
.sym 151667 $PACKER_VCC_NET
.sym 151669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 151670 fft_block.reg_stage.w_c_reg[17]
.sym 151671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 151672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 151673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 151674 fft_block.reg_stage.w_cps_reg[22]
.sym 151675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 151676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 151677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 151678 fft_block.reg_stage.w_c_reg[17]
.sym 151679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 151680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 151684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 151687 fft_block.reg_stage.w_cps_reg[26]
.sym 151688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 151689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 151691 $PACKER_VCC_NET
.sym 151693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 151695 $PACKER_VCC_NET
.sym 151696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 151699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 151700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 151701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 151704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 151706 fft_block.start_calc
.sym 151707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 151708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 151709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 151710 fft_block.start_calc
.sym 151711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 151712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 151713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 151716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 151725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 151731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 151732 fft_block.start_calc
.sym 151733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 151736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 151737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 151738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 151744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 151745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 151749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 151751 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151755 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151756 $PACKER_VCC_NET
.sym 151759 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151760 $PACKER_VCC_NET
.sym 151761 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 151762 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 151763 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 151764 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151765 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151774 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 151775 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 151776 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151777 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151779 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151780 $PACKER_VCC_NET
.sym 151781 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[3]
.sym 151783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 151784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 151785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[4]
.sym 151786 fft_block.reg_stage.w_cps_reg[31]
.sym 151787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 151788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 151789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 151790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 151791 fft_block.reg_stage.w_cps_reg[31]
.sym 151792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 151794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 151795 fft_block.reg_stage.w_c_reg[25]
.sym 151796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 151799 $PACKER_VCC_NET
.sym 151801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 151802 fft_block.reg_stage.w_c_reg[25]
.sym 151803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 151804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 151805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 151806 fft_block.reg_stage.w_cps_reg[35]
.sym 151807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 151808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[3]
.sym 151810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 151811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 151812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 151813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 151815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151819 $PACKER_VCC_NET
.sym 151820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151823 $PACKER_VCC_NET
.sym 151825 $nextpnr_ICESTORM_LC_39$I3
.sym 151827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 151828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 151829 $nextpnr_ICESTORM_LC_39$COUT
.sym 151830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 151831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 151832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 151834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 151835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 151836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 151837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151843 $PACKER_VCC_NET
.sym 151845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 151847 fft_block.reg_stage.w_cps_reg[35]
.sym 151848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 151849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 151851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 151852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 151853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 151854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 151855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 151856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[4]
.sym 151857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2[3]
.sym 151858 fft_block.reg_stage.w_cms_reg[27]
.sym 151859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 151860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 151861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 151863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 151864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 151865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 151866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 151868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 151869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 151871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 151872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 151873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 151875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 151876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 151877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 151879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 151880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 151881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 151883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 151884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 151885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 151886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 151887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 151888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 151889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 151890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 151891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 151892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 151893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 151894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 151895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 151896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 151898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 151899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 151900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 151901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 151903 $PACKER_VCC_NET
.sym 151904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 151907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 151908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 151910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 151911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 151912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 151913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 151915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 151916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 151917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 151920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 151921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 151922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 151923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 151924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 151925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 151927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 151928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 151929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 151931 fft_block.reg_stage.w_cps_reg[31]
.sym 151932 fft_block.reg_stage.w_c_reg[25]
.sym 151933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151934 fft_block.reg_stage.w_cms_reg[27]
.sym 151935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 151936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 151937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_I0[0]
.sym 151939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 151940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 151945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 151947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 151948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 151952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 151953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 151955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 151956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 151957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 151959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 151960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 151963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 151964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 151965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 151966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 151972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 151979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 151980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 151987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 151988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 151989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 151990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 151991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 151992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 151993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 151996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 151997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 151999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 152000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_1_O[2]
.sym 152001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 152007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 152008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 152009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 152010 fft_block.reg_stage.w_c_reg[25]
.sym 152011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 152012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 152013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 152015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]
.sym 152016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 152017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 152019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 152020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 152021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 152023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 152024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 152025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 152027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 152028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[0]
.sym 152029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 152030 fft_block.reg_stage.w_cms_reg[28]
.sym 152031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 152032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 152033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 152034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 152039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 152040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 152041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 152043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 152044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 152045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 152049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 152051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 152053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 152059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 152060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 152061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 152063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 152064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 152065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 152075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 152077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 152079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 152080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 152081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 152083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 152085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 152088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 152089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 152091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 152093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 152095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 152097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 152098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 152099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 152100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 152101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 152103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 152105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 152108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 152109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 152111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 152113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 152115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 152117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 152119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 152121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 152123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 152125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 152127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 152129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 152131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 152132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 152133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 152135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 152136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 152137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 152153 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 152157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.o_Im_out_SB_DFFE_Q_E
.sym 152162 fft_block.start_calc
.sym 152163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 152164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 152165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 152166 spi_out.spi_master.master_ready
.sym 152167 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 152168 spi_out.spi_master.r_SM_CS[1]
.sym 152169 spi_out.spi_master.r_SM_CS[0]
.sym 152172 PIN_16_SB_LUT4_O_I3
.sym 152173 spi_out.start_tx
.sym 152174 spi_out.spi_master.r_SM_CS[1]
.sym 152175 spi_out.spi_master.master_ready
.sym 152176 spi_out.spi_master.r_SM_CS[0]
.sym 152177 spi_out.start_tx
.sym 152178 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 152186 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 152187 spi_out.spi_master.master_ready
.sym 152188 spi_out.spi_master.r_SM_CS[0]
.sym 152189 spi_out.spi_master.r_SM_CS[1]
.sym 152191 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 152192 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 152193 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 152196 spi_out.spi_master.r_SM_CS[1]
.sym 152197 spi_out.spi_master.r_SM_CS[0]
.sym 152583 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152588 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 152592 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 152593 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 152597 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152603 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 152604 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 152605 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152608 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 152609 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152611 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 152612 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 152613 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152629 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 152634 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 152647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152655 $PACKER_VCC_NET
.sym 152657 $nextpnr_ICESTORM_LC_37$I3
.sym 152660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 152679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152683 $PACKER_VCC_NET
.sym 152684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152687 $PACKER_VCC_NET
.sym 152689 $nextpnr_ICESTORM_LC_43$I3
.sym 152692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 152728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 152741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152766 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 152775 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 152776 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 152777 spi_out.spi_master.master_ready
.sym 152782 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 152783 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 152784 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 152785 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 152796 spi_out.spi_master.master_ready
.sym 152797 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 152800 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 152801 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 152807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 152812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 152815 $PACKER_VCC_NET
.sym 152817 $nextpnr_ICESTORM_LC_49$I3
.sym 152820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 152824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 152825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[4]
.sym 152827 $PACKER_VCC_NET
.sym 152828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 152829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 152832 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 152833 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 152836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 152837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 152839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 152843 $PACKER_VCC_NET
.sym 152844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 152847 $PACKER_VCC_NET
.sym 152849 $nextpnr_ICESTORM_LC_45$I3
.sym 152852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 152854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 152855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 152856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 152857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 152864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 152865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 152874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 152875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 152876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 152877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 152878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 152879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 152880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 152881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 152890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 152891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 152892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 152893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 152899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 152900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 152901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 152903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 152905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 152908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 152909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 152915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 152917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 152918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 152919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 152920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 152921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 152923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 152925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 152927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 152928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 152929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 152930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 152931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 152932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 152933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 152934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_1_O[1]
.sym 152935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 152936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 152937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 152938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 152939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 152940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 152941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 152942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 152943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 152944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 152945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 152951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 152953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 152958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 152959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 152960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 152961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 152963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 152964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 152965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 152967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 152968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 152969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 152979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 152981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 152982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 152983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 152984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 152985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 152991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 152993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 153011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 153013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 153019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 153021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 153039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 153041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 153051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 153053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 153066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 153067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 153068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 153069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 153080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 153081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 153083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 153085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 153097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 153108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 153109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 153114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 153126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 153133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 153136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 153137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 153140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 153141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 153144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 153145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 153150 fft_block.start_calc
.sym 153151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 153152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 153153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 153155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 153156 fft_block.start_calc
.sym 153157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 153159 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 153163 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 153164 $PACKER_VCC_NET
.sym 153167 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 153168 $PACKER_VCC_NET
.sym 153169 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 153171 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 153172 $PACKER_VCC_NET
.sym 153173 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 153175 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 153176 $PACKER_VCC_NET
.sym 153177 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 153179 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 153180 $PACKER_VCC_NET
.sym 153181 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 153193 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 153197 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 153201 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 153205 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 153213 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 153215 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 153216 $PACKER_VCC_NET
.sym 153217 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 153218 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 153223 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 153228 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 153232 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 153236 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 153240 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 153244 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 153249 $nextpnr_ICESTORM_LC_5$I3
.sym 153253 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 153645 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 153959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 153964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 153968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 153969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[3]
.sym 154123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 154124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 154125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 154133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 154139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 154140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 154141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 154147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 154148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 154149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 154152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 154153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 154173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 154686 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 160313 PIN_16_SB_LUT4_O_I3
