set_property MARK_DEBUG true [get_nets design_1_i/SDI]
set_property MARK_DEBUG true [get_nets design_1_i/SCK]
set_property MARK_DEBUG true [get_nets {design_1_i/bCS[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bCS[1]}]
set_property MARK_DEBUG true [get_nets design_1_i/bLDAC]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_1_dout[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_1_dout[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/xlconcat_2_dout[25]}]
set_property MARK_DEBUG true [get_nets design_1_i/opad_cal_control]
set_property MARK_DEBUG true [get_nets design_1_i/opad_loadData]
set_property MARK_DEBUG true [get_nets design_1_i/opad_startup]
set_property MARK_DEBUG true [get_nets design_1_i/opad2_loadData]
set_property MARK_DEBUG true [get_nets design_1_i/opad2_selDefData]
set_property MARK_DEBUG true [get_nets design_1_i/opad2_startup]
set_property MARK_DEBUG true [get_nets design_1_i/opad_RST_EXT]
set_property MARK_DEBUG true [get_nets design_1_i/opad2_CLK]
set_property MARK_DEBUG true [get_nets design_1_i/opad2_DataIn]
set_property MARK_DEBUG true [get_nets design_1_i/opad2_RST_EXT]
set_property MARK_DEBUG true [get_nets design_1_i/opad_Ext_POR]
set_property MARK_DEBUG true [get_nets design_1_i/opad_selDefData]
set_property MARK_DEBUG true [get_nets design_1_i/opad_serialOutCnt]
set_property MARK_DEBUG true [get_nets design_1_i/opad2_cal_control]
set_property MARK_DEBUG true [get_nets design_1_i/opad2_control]
set_property MARK_DEBUG true [get_nets design_1_i/opad_control]
set_property MARK_DEBUG true [get_nets design_1_i/opad2_CLKin]
set_property MARK_DEBUG true [get_nets design_1_i/opad2_CLKin2]
set_property MARK_DEBUG true [get_nets design_1_i/opad2_serialOutCnt]
set_property MARK_DEBUG true [get_nets design_1_i/opad_DataIn]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[2]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[6]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[10]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[4]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[11]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[12]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[15]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[3]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[9]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[14]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[0]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[1]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[5]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[7]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[8]}]
set_property MARK_DEBUG true [get_nets {SHDN_OBUF[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/TransactRegiMap_0_QpixMask[15]}]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/qpix_reg_rtl_0/clock_out_BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/bCS[0]} {design_1_i/bCS[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/TransactRegiMap_0_QpixMask[0]} {design_1_i/TransactRegiMap_0_QpixMask[1]} {design_1_i/TransactRegiMap_0_QpixMask[2]} {design_1_i/TransactRegiMap_0_QpixMask[3]} {design_1_i/TransactRegiMap_0_QpixMask[4]} {design_1_i/TransactRegiMap_0_QpixMask[5]} {design_1_i/TransactRegiMap_0_QpixMask[6]} {design_1_i/TransactRegiMap_0_QpixMask[7]} {design_1_i/TransactRegiMap_0_QpixMask[8]} {design_1_i/TransactRegiMap_0_QpixMask[9]} {design_1_i/TransactRegiMap_0_QpixMask[10]} {design_1_i/TransactRegiMap_0_QpixMask[11]} {design_1_i/TransactRegiMap_0_QpixMask[12]} {design_1_i/TransactRegiMap_0_QpixMask[13]} {design_1_i/TransactRegiMap_0_QpixMask[14]} {design_1_i/TransactRegiMap_0_QpixMask[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {SHDN_OBUF[0]} {SHDN_OBUF[1]} {SHDN_OBUF[2]} {SHDN_OBUF[3]} {SHDN_OBUF[4]} {SHDN_OBUF[5]} {SHDN_OBUF[6]} {SHDN_OBUF[7]} {SHDN_OBUF[8]} {SHDN_OBUF[9]} {SHDN_OBUF[10]} {SHDN_OBUF[11]} {SHDN_OBUF[12]} {SHDN_OBUF[13]} {SHDN_OBUF[14]} {SHDN_OBUF[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/xlconcat_1_dout[0]} {design_1_i/xlconcat_1_dout[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/xlconcat_2_dout[0]} {design_1_i/xlconcat_2_dout[1]} {design_1_i/xlconcat_2_dout[2]} {design_1_i/xlconcat_2_dout[3]} {design_1_i/xlconcat_2_dout[4]} {design_1_i/xlconcat_2_dout[5]} {design_1_i/xlconcat_2_dout[6]} {design_1_i/xlconcat_2_dout[7]} {design_1_i/xlconcat_2_dout[8]} {design_1_i/xlconcat_2_dout[9]} {design_1_i/xlconcat_2_dout[10]} {design_1_i/xlconcat_2_dout[11]} {design_1_i/xlconcat_2_dout[12]} {design_1_i/xlconcat_2_dout[13]} {design_1_i/xlconcat_2_dout[14]} {design_1_i/xlconcat_2_dout[15]} {design_1_i/xlconcat_2_dout[16]} {design_1_i/xlconcat_2_dout[17]} {design_1_i/xlconcat_2_dout[18]} {design_1_i/xlconcat_2_dout[19]} {design_1_i/xlconcat_2_dout[20]} {design_1_i/xlconcat_2_dout[21]} {design_1_i/xlconcat_2_dout[22]} {design_1_i/xlconcat_2_dout[23]} {design_1_i/xlconcat_2_dout[24]} {design_1_i/xlconcat_2_dout[25]} {design_1_i/xlconcat_2_dout[26]} {design_1_i/xlconcat_2_dout[27]} {design_1_i/xlconcat_2_dout[28]} {design_1_i/xlconcat_2_dout[29]} {design_1_i/xlconcat_2_dout[30]} {design_1_i/xlconcat_2_dout[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/bLDAC]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/SCK]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/SDI]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_clock_out_BUFG]
