
---------- Begin Simulation Statistics ----------
final_tick                                 5754243500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54379                       # Simulator instruction rate (inst/s)
host_mem_usage                                 871560                       # Number of bytes of host memory used
host_op_rate                                    61659                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   183.89                       # Real time elapsed on the host
host_tick_rate                               31291025                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11338771                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005754                       # Number of seconds simulated
sim_ticks                                  5754243500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.892098                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  915583                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               916572                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               945                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1792636                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30288                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30570                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              282                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2231148                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  109356                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           75                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4685097                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4442373                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               690                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2221351                       # Number of branches committed
system.cpu.commit.bw_lim_events                435305                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           12142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           43575                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10006066                       # Number of instructions committed
system.cpu.commit.committedOps               11344837                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10776444                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.052744                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.039802                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7069937     65.61%     65.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1468588     13.63%     79.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       671060      6.23%     85.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       382556      3.55%     89.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       290123      2.69%     91.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       145654      1.35%     93.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       177288      1.65%     94.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       135933      1.26%     95.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       435305      4.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10776444                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109017                       # Number of function calls committed.
system.cpu.commit.int_insts                   9861989                       # Number of committed integer instructions.
system.cpu.commit.loads                       1710889                       # Number of loads committed
system.cpu.commit.membars                       12120                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8314      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7690808     67.79%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           60460      0.53%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           18890      0.17%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18886      0.17%     68.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           16638      0.15%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          22677      0.20%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1710889     15.08%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1797272     15.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11344837                       # Class of committed instruction
system.cpu.commit.refs                        3508161                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    198825                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11338771                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.150849                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.150849                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3037423                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   256                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               914835                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11401211                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  5513948                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2198307                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1357                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   949                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 31469                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2231148                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1485858                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4716233                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   822                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10072075                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3224                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.193870                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            6064627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1055227                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.875187                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10782504                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.059218                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.367634                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8523762     79.05%     79.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   236845      2.20%     81.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   204128      1.89%     83.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   291352      2.70%     85.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   375684      3.48%     89.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   199687      1.85%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    55133      0.51%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    97408      0.90%     92.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   798505      7.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10782504                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      1568433                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      3073794                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      5914020                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull       445257                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      49266122                       # number of prefetches that crossed the page
system.cpu.idleCycles                          725984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  803                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2224976                       # Number of branches executed
system.cpu.iew.exec_nop                          6095                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.001365                       # Inst execution rate
system.cpu.iew.exec_refs                      3671309                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1813172                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5037                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1716767                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              12171                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               350                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1814807                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11393825                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1858137                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               849                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11524194                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 89874                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1357                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 89733                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         13213                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            84640                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        90885                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5877                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        17534                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             52                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          679                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            124                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10402776                       # num instructions consuming a value
system.cpu.iew.wb_count                      11377726                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.525941                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5471246                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.988638                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11381098                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13110771                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7578839                       # number of integer regfile writes
system.cpu.ipc                               0.868924                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.868924                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              8324      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7707346     66.87%     66.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                60466      0.52%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18921      0.16%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18918      0.16%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                16658      0.14%     67.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               22714      0.20%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1858334     16.12%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1813365     15.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11525049                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      214256                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018590                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   35964     16.79%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     16.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  41539     19.39%     36.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                136749     63.83%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11516038                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           33624593                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11178719                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11236832                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11375559                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11525049                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12171                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           48946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               115                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             29                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        16708                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10782504                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.068866                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.789533                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6904227     64.03%     64.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1023198      9.49%     73.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              857226      7.95%     81.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              689448      6.39%     87.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              491344      4.56%     92.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              357448      3.32%     95.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              317919      2.95%     98.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               74627      0.69%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               67067      0.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10782504                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.001439                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 214943                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             422374                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       199007                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            199895                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             48584                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            36325                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1716767                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1814807                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7810901                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  48481                       # number of misc regfile writes
system.cpu.numCycles                         11508488                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   70251                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12114552                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     96                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  5533030                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      9                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18387734                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11396484                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12153684                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2210695                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 771709                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1357                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                820158                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    39105                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12979095                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2147013                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              36797                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    241738                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          12171                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           241910                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     21721491                       # The number of ROB reads
system.cpu.rob.rob_writes                    22782904                       # The number of ROB writes
system.cpu.timesIdled                          132132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   241369                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   99925                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    21                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5782                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44432                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          170                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       588359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           98                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1177870                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             98                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5393                       # Transaction distribution
system.membus.trans_dist::CleanEvict              389                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32394                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6240                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            16                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        83066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  83066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2817728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2817728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38650                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38650    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38650                       # Request fanout histogram
system.membus.reqLayer0.occupancy            71854500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          199481500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5754243500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            557086                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42419                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       550021                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1799                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32409                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32409                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        550149                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6937                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           16                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           16                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1650319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       117062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1767381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     70410880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4887808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               75298688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5880                       # Total snoops (count)
system.tol2bus.snoopTraffic                    345152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           595391                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000450                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021211                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 595123     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    268      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             595391                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1290517135                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             22.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59029495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         825223500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            14.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5754243500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               180095                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1233                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       369533                       # number of demand (read+write) hits
system.l2.demand_hits::total                   550861                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              180095                       # number of overall hits
system.l2.overall_hits::.cpu.data                1233                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       369533                       # number of overall hits
system.l2.overall_hits::total                  550861                       # number of overall hits
system.l2.demand_misses::.cpu.inst                521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38113                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38634                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               521                       # number of overall misses
system.l2.overall_misses::.cpu.data             38113                       # number of overall misses
system.l2.overall_misses::total                 38634                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40596500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3118968000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3159564500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40596500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3118968000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3159564500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           180616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            39346                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       369533                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               589495                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          180616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           39346                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       369533                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              589495                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002885                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.968663                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065537                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002885                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.968663                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065537                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77920.345489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81834.754546                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81781.966661                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77920.345489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81834.754546                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81781.966661                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5393                       # number of writebacks
system.l2.writebacks::total                      5393                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38634                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38634                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35386500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2737838000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2773224500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35386500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2737838000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2773224500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.968663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065537                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.968663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.065537                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67920.345489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71834.754546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71781.966661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67920.345489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71834.754546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71781.966661                       # average overall mshr miss latency
system.l2.replacements                           5880                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37026                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37026                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       549851                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           549851                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       549851                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       549851                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           32394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32394                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2601858500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2601858500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80319.148608                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80319.148608                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        32394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2277918500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2277918500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70319.148608                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70319.148608                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         180095                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       369533                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             549628                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40596500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40596500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       180616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       369533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         550149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000947                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77920.345489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77920.345489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35386500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35386500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000947                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67920.345489                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67920.345489                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    517109500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    517109500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.824420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.824420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90419.566358                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90419.566358                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    459919500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    459919500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.824420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.824420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80419.566358                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80419.566358                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              16                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       305000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       305000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19062.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19062.500000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5754243500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 19024.122581                       # Cycle average of tags in use
system.l2.tags.total_refs                     1177684                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38648                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.472055                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.837299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       442.765571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     18569.519711                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.566697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.580570                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          576                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5819                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        26311                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9460248                       # Number of tag accesses
system.l2.tags.data_accesses                  9460248                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5754243500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2439232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2472576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       345152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          345152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5393                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5393                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5794680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         423901422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             429696102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5794680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5794680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       59982168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59982168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       59982168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5794680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        423901422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            489678270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000628450500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          319                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          319                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               82855                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5046                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38634                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5393                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5393                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              386                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    445753250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  193170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1170140750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11537.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30287.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34879                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4789                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38634                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5393                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    650.452298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   508.691025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.011583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          264      6.10%      6.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          493     11.39%     17.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          447     10.33%     27.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          341      7.88%     35.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          343      7.92%     43.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          370      8.55%     52.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          409      9.45%     61.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          244      5.64%     67.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1418     32.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4329                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     121.068966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.334701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1643.866089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          317     99.37%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           319                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.811912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.777251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.099907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              200     62.70%     62.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.63%     63.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               98     30.72%     94.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      5.02%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.63%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           319                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2472576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  343232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2472576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               345152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       429.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    429.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5753563500                       # Total gap between requests
system.mem_ctrls.avgGap                     130682.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2439232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       343232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5794680.047863807529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 423901421.620409369469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59648501.145285218954                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5393                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13945500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1156195250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  36775705250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26766.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30335.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6819155.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16050720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8531160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           138494580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           14762160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     454218960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1637980500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        830293440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3100331520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.790463                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2143676000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    192084750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3418482750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             14858340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7897395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           137352180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13232700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     454218960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1509515040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        938480160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3075554775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        534.484642                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2425767750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    192071000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3136404750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5754243500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1262754                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1262754                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1262754                       # number of overall hits
system.cpu.icache.overall_hits::total         1262754                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       223104                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         223104                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       223104                       # number of overall misses
system.cpu.icache.overall_misses::total        223104                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2902583999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2902583999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2902583999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2902583999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1485858                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1485858                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1485858                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1485858                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.150152                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.150152                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.150152                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.150152                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13010.004298                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13010.004298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13010.004298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13010.004298                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          692                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.680000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            181759                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       550021                       # number of writebacks
system.cpu.icache.writebacks::total            550021                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        42488                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        42488                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        42488                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        42488                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       180616                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       180616                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       180616                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       369533                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       550149                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2381324999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2381324999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2381324999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   4429049163                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6810374162                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.121557                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.121557                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.121557                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.370257                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13184.463165                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13184.463165                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13184.463165                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11985.530827                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12379.144853                       # average overall mshr miss latency
system.cpu.icache.replacements                 550021                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1262754                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1262754                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       223104                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        223104                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2902583999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2902583999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1485858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1485858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.150152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.150152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13010.004298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13010.004298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        42488                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        42488                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       180616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       180616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2381324999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2381324999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.121557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.121557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13184.463165                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13184.463165                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       369533                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       369533                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   4429049163                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   4429049163                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11985.530827                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11985.530827                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5754243500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5754243500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.870260                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1812903                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            550149                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.295295                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    51.491093                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    76.379167                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.402274                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.596712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           78                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3521865                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3521865                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5754243500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5754243500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5754243500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5754243500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5754243500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3338837                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3338837                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3345567                       # number of overall hits
system.cpu.dcache.overall_hits::total         3345567                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        79198                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79198                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        79285                       # number of overall misses
system.cpu.dcache.overall_misses::total         79285                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5880027677                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5880027677                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5880027677                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5880027677                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3418035                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3418035                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3424852                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3424852                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023171                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023171                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023150                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023150                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74244.648564                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74244.648564                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74163.179378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74163.179378                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       994610                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13225                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    75.206805                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37026                       # number of writebacks
system.cpu.dcache.writebacks::total             37026                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        39839                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39839                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39839                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39839                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        39359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        39361                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39361                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3212178121                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3212178121                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3212363121                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3212363121                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011493                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011493                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81612.289972                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81612.289972                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81612.843195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81612.843195                       # average overall mshr miss latency
system.cpu.dcache.replacements                  38338                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1610925                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1610925                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21954                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21954                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1392908500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1392908500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1632879                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1632879                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63446.683976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63446.683976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14962                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14962                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    547713500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    547713500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004282                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004282                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78334.310641                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78334.310641                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1727912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1727912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        57231                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57231                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4486704682                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4486704682                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78396.405480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78396.405480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        24877                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        24877                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2664063126                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2664063126                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82341.074550                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82341.074550                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6730                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6730                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           87                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           87                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000293                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000293                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       414495                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       414495                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31884.230769                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31884.230769                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       401495                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       401495                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30884.230769                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30884.230769                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        12135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        12135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5754243500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.187941                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3409184                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39362                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.611046                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.187941                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984559                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984559                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          570                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6937580                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6937580                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5754243500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5754243500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
