// Seed: 416611124
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_3 = 0;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input tri id_2,
    output tri id_3,
    output supply0 id_4,
    inout wand id_5
);
  wire id_7;
  module_0 modCall_1 ();
  logic [1 : 1] id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  input wire id_1;
  assign id_2 = id_1;
endmodule
