
Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb54  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000678  0800cd28  0800cd28  0001cd28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d3a0  0800d3a0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800d3a0  0800d3a0  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d3a0  0800d3a0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d3a0  0800d3a0  0001d3a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d3a4  0800d3a4  0001d3a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800d3a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007a0  200001e0  0800d584  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000980  0800d584  00020980  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009722  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011a0  00000000  00000000  0002992e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000718  00000000  00000000  0002aad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000670  00000000  00000000  0002b1e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022345  00000000  00000000  0002b858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008275  00000000  00000000  0004db9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c85a3  00000000  00000000  00055e12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011e3b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003698  00000000  00000000  0011e408  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cd0c 	.word	0x0800cd0c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800cd0c 	.word	0x0800cd0c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff23 	bl	8000b1c <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc99 	bl	8000638 <__aeabi_dmul>
 8000d06:	f7ff ff6f 	bl	8000be8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc1a 	bl	8000544 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc90 	bl	8000638 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff fad2 	bl	80002c8 <__aeabi_dsub>
 8000d24:	f7ff ff60 	bl	8000be8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000
 8000d34:	00000000 	.word	0x00000000

08000d38 <main>:
void calendario(void);

void TIM1_BRK_TIM9_IRQHandler(void);
/******************************************************************************/
int main(void)
{
 8000d38:	b5b0      	push	{r4, r5, r7, lr}
 8000d3a:	b0f8      	sub	sp, #480	; 0x1e0
 8000d3c:	af02      	add	r7, sp, #8
unsigned int workspace;
unsigned int zone;
uint8_t receive;

double temperature = 0;
 8000d3e:	f04f 0200 	mov.w	r2, #0
 8000d42:	f04f 0300 	mov.w	r3, #0
 8000d46:	e9c7 2372 	strd	r2, r3, [r7, #456]	; 0x1c8
unsigned int samples = 0;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
const int n_samples = 60;
 8000d50:	233c      	movs	r3, #60	; 0x3c
 8000d52:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
vect[0] = 0;
 8000d56:	4bb6      	ldr	r3, [pc, #728]	; (8001030 <main+0x2f8>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]
vect[1] = 0;
 8000d5c:	4bb4      	ldr	r3, [pc, #720]	; (8001030 <main+0x2f8>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	605a      	str	r2, [r3, #4]
vect[2] = 0;
 8000d62:	4bb3      	ldr	r3, [pc, #716]	; (8001030 <main+0x2f8>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	609a      	str	r2, [r3, #8]

stm = STM32446enable(); // stm object
 8000d68:	4cb2      	ldr	r4, [pc, #712]	; (8001034 <main+0x2fc>)
 8000d6a:	463b      	mov	r3, r7
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f002 ff4d 	bl	8003c0c <STM32446enable>
 8000d72:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8000d76:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8000d7a:	4620      	mov	r0, r4
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	f44f 73da 	mov.w	r3, #436	; 0x1b4
 8000d82:	461a      	mov	r2, r3
 8000d84:	f006 fb36 	bl	80073f4 <memcpy>
stm.inic.peripheral();
 8000d88:	4baa      	ldr	r3, [pc, #680]	; (8001034 <main+0x2fc>)
 8000d8a:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 8000d8e:	4798      	blx	r3
portinic();
 8000d90:	f000 fa54 	bl	800123c <portinic>
tim9inic();
 8000d94:	f000 fa74 	bl	8001280 <tim9inic>

func = FUNCenable();
 8000d98:	4ca7      	ldr	r4, [pc, #668]	; (8001038 <main+0x300>)
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f001 fbd1 	bl	8002544 <FUNCenable>
 8000da2:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8000da6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8000daa:	4620      	mov	r0, r4
 8000dac:	4619      	mov	r1, r3
 8000dae:	2390      	movs	r3, #144	; 0x90
 8000db0:	461a      	mov	r2, r3
 8000db2:	f006 fb1f 	bl	80073f4 <memcpy>
PINA = EXPLODEenable();
 8000db6:	4ca1      	ldr	r4, [pc, #644]	; (800103c <main+0x304>)
 8000db8:	463b      	mov	r3, r7
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f001 fb2e 	bl	800241c <EXPLODEenable>
 8000dc0:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8000dc4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8000dc8:	461d      	mov	r5, r3
 8000dca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dcc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINB = EXPLODEenable();
 8000dd6:	4c9a      	ldr	r4, [pc, #616]	; (8001040 <main+0x308>)
 8000dd8:	463b      	mov	r3, r7
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f001 fb1e 	bl	800241c <EXPLODEenable>
 8000de0:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8000de4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8000de8:	461d      	mov	r5, r3
 8000dea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000df2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINC = EXPLODEenable();
 8000df6:	4c93      	ldr	r4, [pc, #588]	; (8001044 <main+0x30c>)
 8000df8:	463b      	mov	r3, r7
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f001 fb0e 	bl	800241c <EXPLODEenable>
 8000e00:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8000e04:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8000e08:	461d      	mov	r5, r3
 8000e0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e0e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e12:	e884 0007 	stmia.w	r4, {r0, r1, r2}
circ = CIRCBUFFenable(32, buffer);
 8000e16:	4c8c      	ldr	r4, [pc, #560]	; (8001048 <main+0x310>)
 8000e18:	463b      	mov	r3, r7
 8000e1a:	4a8c      	ldr	r2, [pc, #560]	; (800104c <main+0x314>)
 8000e1c:	2120      	movs	r1, #32
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f001 fa2e 	bl	8002280 <CIRCBUFFenable>
 8000e24:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8000e28:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8000e2c:	461d      	mov	r5, r3
 8000e2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e36:	682b      	ldr	r3, [r5, #0]
 8000e38:	6023      	str	r3, [r4, #0]

choice = 3;
 8000e3a:	4b85      	ldr	r3, [pc, #532]	; (8001050 <main+0x318>)
 8000e3c:	2203      	movs	r2, #3
 8000e3e:	701a      	strb	r2, [r3, #0]
count1 = 0;
 8000e40:	4b84      	ldr	r3, [pc, #528]	; (8001054 <main+0x31c>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	701a      	strb	r2, [r3, #0]
count2 = 0;
 8000e46:	4b84      	ldr	r3, [pc, #528]	; (8001058 <main+0x320>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	801a      	strh	r2, [r3, #0]
dir = 0;
 8000e4c:	4b83      	ldr	r3, [pc, #524]	; (800105c <main+0x324>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	701a      	strb	r2, [r3, #0]

// Initialize objects after portinic()
hc = HC595enable(&stm.gpioc.reg->MODER, &stm.gpioc.reg->ODR, 2, 1, 0);
 8000e52:	4b78      	ldr	r3, [pc, #480]	; (8001034 <main+0x2fc>)
 8000e54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000e56:	4619      	mov	r1, r3
 8000e58:	4b76      	ldr	r3, [pc, #472]	; (8001034 <main+0x2fc>)
 8000e5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000e5c:	f103 0214 	add.w	r2, r3, #20
 8000e60:	4c7f      	ldr	r4, [pc, #508]	; (8001060 <main+0x328>)
 8000e62:	4638      	mov	r0, r7
 8000e64:	2300      	movs	r3, #0
 8000e66:	9301      	str	r3, [sp, #4]
 8000e68:	2301      	movs	r3, #1
 8000e6a:	9300      	str	r3, [sp, #0]
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	f001 f8eb 	bl	8002048 <HC595enable>
 8000e72:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8000e76:	f5a3 72ec 	sub.w	r2, r3, #472	; 0x1d8
 8000e7a:	4623      	mov	r3, r4
 8000e7c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e7e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
lcd = LCD0enable(stm.gpiob.reg);
 8000e82:	4b6c      	ldr	r3, [pc, #432]	; (8001034 <main+0x2fc>)
 8000e84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000e86:	4c77      	ldr	r4, [pc, #476]	; (8001064 <main+0x32c>)
 8000e88:	463b      	mov	r3, r7
 8000e8a:	4611      	mov	r1, r2
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f002 fa89 	bl	80033a4 <LCD0enable>
 8000e92:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8000e96:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8000e9a:	461d      	mov	r5, r3
 8000e9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ea0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ea2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ea4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ea8:	e884 0007 	stmia.w	r4, {r0, r1, r2}

stm.adc1.single.inic();
 8000eac:	4b61      	ldr	r3, [pc, #388]	; (8001034 <main+0x2fc>)
 8000eae:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8000eb2:	4798      	blx	r3
stm.adc1.single.temp();
 8000eb4:	4b5f      	ldr	r3, [pc, #380]	; (8001034 <main+0x2fc>)
 8000eb6:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000eba:	4798      	blx	r3
stm.adc1.single.start();
 8000ebc:	4b5d      	ldr	r3, [pc, #372]	; (8001034 <main+0x2fc>)
 8000ebe:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8000ec2:	4798      	blx	r3

stm.rtc.inic(1); // 2 - LSI, 1 - LSE
 8000ec4:	4b5b      	ldr	r3, [pc, #364]	; (8001034 <main+0x2fc>)
 8000ec6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eca:	2001      	movs	r0, #1
 8000ecc:	4798      	blx	r3

//stm.systick.delay_ms(10);

stm.usart1.inic(8, 16, 1, 9600);
 8000ece:	4b59      	ldr	r3, [pc, #356]	; (8001034 <main+0x2fc>)
 8000ed0:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000ed4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000ed8:	ed9f 0b53 	vldr	d0, [pc, #332]	; 8001028 <main+0x2f0>
 8000edc:	2110      	movs	r1, #16
 8000ede:	2008      	movs	r0, #8
 8000ee0:	4798      	blx	r3
stm.usart1.transmit();
 8000ee2:	4b54      	ldr	r3, [pc, #336]	; (8001034 <main+0x2fc>)
 8000ee4:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8000ee8:	4798      	blx	r3
/******************************************************************************/
/***************************** TEST STUFF START *******************************/
/******************************************************************************/

//1 - Enable access to the RTC registers
stm.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8000eea:	4b52      	ldr	r3, [pc, #328]	; (8001034 <main+0x2fc>)
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	4b50      	ldr	r3, [pc, #320]	; (8001034 <main+0x2fc>)
 8000ef2:	689b      	ldr	r3, [r3, #8]
 8000ef4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000ef8:	601a      	str	r2, [r3, #0]
//2 - Enter the "key" to unlock write protection
stm.rtc.reg->WPR |= 0xCA;
 8000efa:	4b4e      	ldr	r3, [pc, #312]	; (8001034 <main+0x2fc>)
 8000efc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f02:	4b4c      	ldr	r3, [pc, #304]	; (8001034 <main+0x2fc>)
 8000f04:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f08:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8000f0c:	625a      	str	r2, [r3, #36]	; 0x24
stm.rtc.reg->WPR |= 0x53;
 8000f0e:	4b49      	ldr	r3, [pc, #292]	; (8001034 <main+0x2fc>)
 8000f10:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f16:	4b47      	ldr	r3, [pc, #284]	; (8001034 <main+0x2fc>)
 8000f18:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f1c:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8000f20:	625a      	str	r2, [r3, #36]	; 0x24
//3 - Write
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'S', 0);
 8000f22:	4b44      	ldr	r3, [pc, #272]	; (8001034 <main+0x2fc>)
 8000f24:	f8d3 41ac 	ldr.w	r4, [r3, #428]	; 0x1ac
 8000f28:	4b42      	ldr	r3, [pc, #264]	; (8001034 <main+0x2fc>)
 8000f2a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f2e:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f32:	2300      	movs	r3, #0
 8000f34:	2253      	movs	r2, #83	; 0x53
 8000f36:	2108      	movs	r1, #8
 8000f38:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'E', 1);
 8000f3a:	4b3e      	ldr	r3, [pc, #248]	; (8001034 <main+0x2fc>)
 8000f3c:	f8d3 41ac 	ldr.w	r4, [r3, #428]	; 0x1ac
 8000f40:	4b3c      	ldr	r3, [pc, #240]	; (8001034 <main+0x2fc>)
 8000f42:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f46:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	2245      	movs	r2, #69	; 0x45
 8000f4e:	2108      	movs	r1, #8
 8000f50:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'T', 2);
 8000f52:	4b38      	ldr	r3, [pc, #224]	; (8001034 <main+0x2fc>)
 8000f54:	f8d3 41ac 	ldr.w	r4, [r3, #428]	; 0x1ac
 8000f58:	4b36      	ldr	r3, [pc, #216]	; (8001034 <main+0x2fc>)
 8000f5a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f5e:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f62:	2302      	movs	r3, #2
 8000f64:	2254      	movs	r2, #84	; 0x54
 8000f66:	2108      	movs	r1, #8
 8000f68:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'H', 3);
 8000f6a:	4b32      	ldr	r3, [pc, #200]	; (8001034 <main+0x2fc>)
 8000f6c:	f8d3 41ac 	ldr.w	r4, [r3, #428]	; 0x1ac
 8000f70:	4b30      	ldr	r3, [pc, #192]	; (8001034 <main+0x2fc>)
 8000f72:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f76:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	2248      	movs	r2, #72	; 0x48
 8000f7e:	2108      	movs	r1, #8
 8000f80:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'S', 4);
 8000f82:	4b2c      	ldr	r3, [pc, #176]	; (8001034 <main+0x2fc>)
 8000f84:	f8d3 41ac 	ldr.w	r4, [r3, #428]	; 0x1ac
 8000f88:	4b2a      	ldr	r3, [pc, #168]	; (8001034 <main+0x2fc>)
 8000f8a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f8e:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f92:	2304      	movs	r3, #4
 8000f94:	2253      	movs	r2, #83	; 0x53
 8000f96:	2108      	movs	r1, #8
 8000f98:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, '\0', 5);
 8000f9a:	4b26      	ldr	r3, [pc, #152]	; (8001034 <main+0x2fc>)
 8000f9c:	f8d3 41ac 	ldr.w	r4, [r3, #428]	; 0x1ac
 8000fa0:	4b24      	ldr	r3, [pc, #144]	; (8001034 <main+0x2fc>)
 8000fa2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000fa6:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000faa:	2305      	movs	r3, #5
 8000fac:	2200      	movs	r2, #0
 8000fae:	2108      	movs	r1, #8
 8000fb0:	47a0      	blx	r4
//stm.rtc.RegWrite( &stm.rtc.reg->BKP0R, ( ('\0' << 24) | ('T' << 16) | ('E' << 8) | ('S' << 0)) );
//4 - Disable access to RTC registers
stm.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8000fb2:	4b20      	ldr	r3, [pc, #128]	; (8001034 <main+0x2fc>)
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	4b1e      	ldr	r3, [pc, #120]	; (8001034 <main+0x2fc>)
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000fc0:	601a      	str	r2, [r3, #0]
/******************************************************************************/
/*****************************  TEST STUFF END  *******************************/
/******************************************************************************/
				/************************************/
/******************************************************************************/
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000fc8:	2300      	movs	r3, #0
 8000fca:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
{// COMMON
zone = workspace & 7;
 8000fce:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000fd2:	f003 0307 	and.w	r3, r3, #7
 8000fd6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc

if(zone == 0)
 8000fda:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d144      	bne.n	800106c <main+0x334>
{// PREAMBLE
	PINA.update(&PINA, stm.gpioa.reg->IDR);
 8000fe2:	4b16      	ldr	r3, [pc, #88]	; (800103c <main+0x304>)
 8000fe4:	699b      	ldr	r3, [r3, #24]
 8000fe6:	4a13      	ldr	r2, [pc, #76]	; (8001034 <main+0x2fc>)
 8000fe8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000fea:	6912      	ldr	r2, [r2, #16]
 8000fec:	4611      	mov	r1, r2
 8000fee:	4813      	ldr	r0, [pc, #76]	; (800103c <main+0x304>)
 8000ff0:	4798      	blx	r3
	PINB.update(&PINB, stm.gpiob.reg->IDR);
 8000ff2:	4b13      	ldr	r3, [pc, #76]	; (8001040 <main+0x308>)
 8000ff4:	699b      	ldr	r3, [r3, #24]
 8000ff6:	4a0f      	ldr	r2, [pc, #60]	; (8001034 <main+0x2fc>)
 8000ff8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8000ffa:	6912      	ldr	r2, [r2, #16]
 8000ffc:	4611      	mov	r1, r2
 8000ffe:	4810      	ldr	r0, [pc, #64]	; (8001040 <main+0x308>)
 8001000:	4798      	blx	r3
	PINC.update(&PINC, stm.gpioc.reg->IDR);
 8001002:	4b10      	ldr	r3, [pc, #64]	; (8001044 <main+0x30c>)
 8001004:	699b      	ldr	r3, [r3, #24]
 8001006:	4a0b      	ldr	r2, [pc, #44]	; (8001034 <main+0x2fc>)
 8001008:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800100a:	6912      	ldr	r2, [r2, #16]
 800100c:	4611      	mov	r1, r2
 800100e:	480d      	ldr	r0, [pc, #52]	; (8001044 <main+0x30c>)
 8001010:	4798      	blx	r3
	lcd.reboot();
 8001012:	4b14      	ldr	r3, [pc, #80]	; (8001064 <main+0x32c>)
 8001014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001016:	4798      	blx	r3
	// Detect for all workspaces only once
	circ.fstring(&circ, "Ola manuel\r\n");
 8001018:	4b0b      	ldr	r3, [pc, #44]	; (8001048 <main+0x310>)
 800101a:	6a1b      	ldr	r3, [r3, #32]
 800101c:	4912      	ldr	r1, [pc, #72]	; (8001068 <main+0x330>)
 800101e:	480a      	ldr	r0, [pc, #40]	; (8001048 <main+0x310>)
 8001020:	4798      	blx	r3
	continue;
 8001022:	e0ee      	b.n	8001202 <main+0x4ca>
 8001024:	f3af 8000 	nop.w
 8001028:	00000000 	.word	0x00000000
 800102c:	3ff00000 	.word	0x3ff00000
 8001030:	2000053c 	.word	0x2000053c
 8001034:	200001fc 	.word	0x200001fc
 8001038:	200003b0 	.word	0x200003b0
 800103c:	20000440 	.word	0x20000440
 8001040:	2000045c 	.word	0x2000045c
 8001044:	20000478 	.word	0x20000478
 8001048:	200004cc 	.word	0x200004cc
 800104c:	20000504 	.word	0x20000504
 8001050:	200004f0 	.word	0x200004f0
 8001054:	200004fc 	.word	0x200004fc
 8001058:	200004fe 	.word	0x200004fe
 800105c:	20000500 	.word	0x20000500
 8001060:	20000494 	.word	0x20000494
 8001064:	200004a0 	.word	0x200004a0
 8001068:	0800cd28 	.word	0x0800cd28
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 1)
 800106c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8001070:	2b01      	cmp	r3, #1
 8001072:	d177      	bne.n	8001164 <main+0x42c>
{// workspace 1
	lcd.gotoxy(1,0);
 8001074:	4b6a      	ldr	r3, [pc, #424]	; (8001220 <main+0x4e8>)
 8001076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001078:	2100      	movs	r1, #0
 800107a:	2001      	movs	r0, #1
 800107c:	4798      	blx	r3
	lcd.string( func.print("%s", &stm.rtc.reg->BKP0R ));
 800107e:	4b68      	ldr	r3, [pc, #416]	; (8001220 <main+0x4e8>)
 8001080:	695c      	ldr	r4, [r3, #20]
 8001082:	4b68      	ldr	r3, [pc, #416]	; (8001224 <main+0x4ec>)
 8001084:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001088:	4a67      	ldr	r2, [pc, #412]	; (8001228 <main+0x4f0>)
 800108a:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
 800108e:	3250      	adds	r2, #80	; 0x50
 8001090:	4611      	mov	r1, r2
 8001092:	4866      	ldr	r0, [pc, #408]	; (800122c <main+0x4f4>)
 8001094:	4798      	blx	r3
 8001096:	4603      	mov	r3, r0
 8001098:	4618      	mov	r0, r3
 800109a:	47a0      	blx	r4

	lcd.gotoxy(1,7);
 800109c:	4b60      	ldr	r3, [pc, #384]	; (8001220 <main+0x4e8>)
 800109e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a0:	2107      	movs	r1, #7
 80010a2:	2001      	movs	r0, #1
 80010a4:	4798      	blx	r3
	if(samples < n_samples){
 80010a6:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80010aa:	f8d7 21c4 	ldr.w	r2, [r7, #452]	; 0x1c4
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d217      	bcs.n	80010e2 <main+0x3aa>
		temperature += stm.adc1.single.read();
 80010b2:	4b5d      	ldr	r3, [pc, #372]	; (8001228 <main+0x4f0>)
 80010b4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010b8:	4798      	blx	r3
 80010ba:	ec53 2b10 	vmov	r2, r3, d0
 80010be:	e9d7 0172 	ldrd	r0, r1, [r7, #456]	; 0x1c8
 80010c2:	f7ff f903 	bl	80002cc <__adddf3>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	e9c7 2372 	strd	r2, r3, [r7, #456]	; 0x1c8
		stm.adc1.single.restart();
 80010ce:	4b56      	ldr	r3, [pc, #344]	; (8001228 <main+0x4f0>)
 80010d0:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 80010d4:	4798      	blx	r3
		samples++;
 80010d6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80010da:	3301      	adds	r3, #1
 80010dc:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
		temperature /= n_samples;
		temperature = (temperature/3.1 - 943/3.1) + 25;
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
		samples=0;
	  }
	continue;
 80010e0:	e08f      	b.n	8001202 <main+0x4ca>
		temperature /= n_samples;
 80010e2:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 80010e6:	f7ff fa3d 	bl	8000564 <__aeabi_i2d>
 80010ea:	4602      	mov	r2, r0
 80010ec:	460b      	mov	r3, r1
 80010ee:	e9d7 0172 	ldrd	r0, r1, [r7, #456]	; 0x1c8
 80010f2:	f7ff fbcb 	bl	800088c <__aeabi_ddiv>
 80010f6:	4602      	mov	r2, r0
 80010f8:	460b      	mov	r3, r1
 80010fa:	e9c7 2372 	strd	r2, r3, [r7, #456]	; 0x1c8
		temperature = (temperature/3.1 - 943/3.1) + 25;
 80010fe:	a344      	add	r3, pc, #272	; (adr r3, 8001210 <main+0x4d8>)
 8001100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001104:	e9d7 0172 	ldrd	r0, r1, [r7, #456]	; 0x1c8
 8001108:	f7ff fbc0 	bl	800088c <__aeabi_ddiv>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	4610      	mov	r0, r2
 8001112:	4619      	mov	r1, r3
 8001114:	a340      	add	r3, pc, #256	; (adr r3, 8001218 <main+0x4e0>)
 8001116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111a:	f7ff f8d5 	bl	80002c8 <__aeabi_dsub>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4610      	mov	r0, r2
 8001124:	4619      	mov	r1, r3
 8001126:	f04f 0200 	mov.w	r2, #0
 800112a:	4b41      	ldr	r3, [pc, #260]	; (8001230 <main+0x4f8>)
 800112c:	f7ff f8ce 	bl	80002cc <__adddf3>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	e9c7 2372 	strd	r2, r3, [r7, #456]	; 0x1c8
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
 8001138:	4b39      	ldr	r3, [pc, #228]	; (8001220 <main+0x4e8>)
 800113a:	699c      	ldr	r4, [r3, #24]
 800113c:	4b39      	ldr	r3, [pc, #228]	; (8001224 <main+0x4ec>)
 800113e:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001142:	e9d7 0172 	ldrd	r0, r1, [r7, #456]	; 0x1c8
 8001146:	f7ff fd4f 	bl	8000be8 <__aeabi_d2uiz>
 800114a:	4603      	mov	r3, r0
 800114c:	22df      	movs	r2, #223	; 0xdf
 800114e:	4619      	mov	r1, r3
 8001150:	4838      	ldr	r0, [pc, #224]	; (8001234 <main+0x4fc>)
 8001152:	47a8      	blx	r5
 8001154:	4603      	mov	r3, r0
 8001156:	2106      	movs	r1, #6
 8001158:	4618      	mov	r0, r3
 800115a:	47a0      	blx	r4
		samples=0;
 800115c:	2300      	movs	r3, #0
 800115e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
	continue;
 8001162:	e04e      	b.n	8001202 <main+0x4ca>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 2)
 8001164:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8001168:	2b02      	cmp	r3, #2
 800116a:	d114      	bne.n	8001196 <main+0x45e>
{// workspace 2

	lcd.gotoxy(1,0);
 800116c:	4b2c      	ldr	r3, [pc, #176]	; (8001220 <main+0x4e8>)
 800116e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001170:	2100      	movs	r1, #0
 8001172:	2001      	movs	r0, #1
 8001174:	4798      	blx	r3
	lcd.string( func.print("%s", &stm.rtc.reg->BKP0R ));
 8001176:	4b2a      	ldr	r3, [pc, #168]	; (8001220 <main+0x4e8>)
 8001178:	695c      	ldr	r4, [r3, #20]
 800117a:	4b2a      	ldr	r3, [pc, #168]	; (8001224 <main+0x4ec>)
 800117c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001180:	4a29      	ldr	r2, [pc, #164]	; (8001228 <main+0x4f0>)
 8001182:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
 8001186:	3250      	adds	r2, #80	; 0x50
 8001188:	4611      	mov	r1, r2
 800118a:	4828      	ldr	r0, [pc, #160]	; (800122c <main+0x4f4>)
 800118c:	4798      	blx	r3
 800118e:	4603      	mov	r3, r0
 8001190:	4618      	mov	r0, r3
 8001192:	47a0      	blx	r4


	continue;
 8001194:	e035      	b.n	8001202 <main+0x4ca>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 3)
 8001196:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 800119a:	2b03      	cmp	r3, #3
 800119c:	d102      	bne.n	80011a4 <main+0x46c>
{// workspace 3

	calendario();
 800119e:	f000 f8af 	bl	8001300 <calendario>

	continue;
 80011a2:	e02e      	b.n	8001202 <main+0x4ca>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 4)
 80011a4:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 80011a8:	2b04      	cmp	r3, #4
 80011aa:	d119      	bne.n	80011e0 <main+0x4a8>
{// workspace 4
	//stm.usart1.parameters(8,16,1,9600);
	//stm.usart1.test();


	if( stm.usart1.reg->SR & (1 << 6) ){ // TC: Transmission complete
 80011ac:	4b1e      	ldr	r3, [pc, #120]	; (8001228 <main+0x4f0>)
 80011ae:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d01d      	beq.n	80011f8 <main+0x4c0>

		receive = circ.get(&circ);
 80011bc:	4b1e      	ldr	r3, [pc, #120]	; (8001238 <main+0x500>)
 80011be:	695b      	ldr	r3, [r3, #20]
 80011c0:	481d      	ldr	r0, [pc, #116]	; (8001238 <main+0x500>)
 80011c2:	4798      	blx	r3
 80011c4:	4603      	mov	r3, r0
 80011c6:	f887 31bb 	strb.w	r3, [r7, #443]	; 0x1bb
		if(receive)
 80011ca:	f897 31bb 	ldrb.w	r3, [r7, #443]	; 0x1bb
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d012      	beq.n	80011f8 <main+0x4c0>
			stm.usart1.reg->DR = receive;
 80011d2:	4b15      	ldr	r3, [pc, #84]	; (8001228 <main+0x4f0>)
 80011d4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80011d8:	f897 21bb 	ldrb.w	r2, [r7, #443]	; 0x1bb
 80011dc:	605a      	str	r2, [r3, #4]

	}

	continue;
 80011de:	e00b      	b.n	80011f8 <main+0x4c0>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 5)
 80011e0:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 80011e4:	2b05      	cmp	r3, #5
 80011e6:	d009      	beq.n	80011fc <main+0x4c4>
{// workspace 5
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 6)
 80011e8:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 80011ec:	2b06      	cmp	r3, #6
 80011ee:	d007      	beq.n	8001200 <main+0x4c8>
{// workspace 6
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 7)
 80011f0:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 80011f4:	2b07      	cmp	r3, #7
 80011f6:	e004      	b.n	8001202 <main+0x4ca>
	continue;
 80011f8:	bf00      	nop
 80011fa:	e002      	b.n	8001202 <main+0x4ca>
	continue;
 80011fc:	bf00      	nop
 80011fe:	e000      	b.n	8001202 <main+0x4ca>
	continue;
 8001200:	bf00      	nop
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 8001202:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001206:	3301      	adds	r3, #1
 8001208:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
zone = workspace & 7;
 800120c:	e6df      	b.n	8000fce <main+0x296>
 800120e:	bf00      	nop
 8001210:	cccccccd 	.word	0xcccccccd
 8001214:	4008cccc 	.word	0x4008cccc
 8001218:	c6318c63 	.word	0xc6318c63
 800121c:	40730318 	.word	0x40730318
 8001220:	200004a0 	.word	0x200004a0
 8001224:	200003b0 	.word	0x200003b0
 8001228:	200001fc 	.word	0x200001fc
 800122c:	0800cd38 	.word	0x0800cd38
 8001230:	40390000 	.word	0x40390000
 8001234:	0800cd3c 	.word	0x0800cd3c
 8001238:	200004cc 	.word	0x200004cc

0800123c <portinic>:
/******************************************************************************/
/******************************************************************************/
		/*************************************************************/
/******************************************************************************/
void portinic(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
	//Enable clock for IO peripherals
	stm.rcc.reg->AHB1ENR |= 7; //PA PB PC clock enabled
 8001240:	4b0e      	ldr	r3, [pc, #56]	; (800127c <portinic+0x40>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001246:	4b0d      	ldr	r3, [pc, #52]	; (800127c <portinic+0x40>)
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	f042 0207 	orr.w	r2, r2, #7
 800124e:	631a      	str	r2, [r3, #48]	; 0x30
  	// GPIO of 16 pins each.
	/**************************/
  	// PA5 or PB13 is green user led
	stm.gpioa.moder(1,5);
 8001250:	4b0a      	ldr	r3, [pc, #40]	; (800127c <portinic+0x40>)
 8001252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001254:	2105      	movs	r1, #5
 8001256:	2001      	movs	r0, #1
 8001258:	4798      	blx	r3
	stm.gpioa.pupdr(0,5);
 800125a:	4b08      	ldr	r3, [pc, #32]	; (800127c <portinic+0x40>)
 800125c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125e:	2105      	movs	r1, #5
 8001260:	2000      	movs	r0, #0
 8001262:	4798      	blx	r3
	//stm.gpiob.moder(1,13);

	// PC13 is user button
	stm.gpioc.moder(0,13);
 8001264:	4b05      	ldr	r3, [pc, #20]	; (800127c <portinic+0x40>)
 8001266:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001268:	210d      	movs	r1, #13
 800126a:	2000      	movs	r0, #0
 800126c:	4798      	blx	r3
	stm.gpioc.pupdr(1,13);
 800126e:	4b03      	ldr	r3, [pc, #12]	; (800127c <portinic+0x40>)
 8001270:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001272:	210d      	movs	r1, #13
 8001274:	2001      	movs	r0, #1
 8001276:	4798      	blx	r3

}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}
 800127c:	200001fc 	.word	0x200001fc

08001280 <tim9inic>:
/******************************************************************************/
void tim9inic(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
	stm.rcc.reg->APB2ENR |= (1 << 16); //timer 9 clock enabled
 8001284:	4b1d      	ldr	r3, [pc, #116]	; (80012fc <tim9inic+0x7c>)
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800128a:	4b1c      	ldr	r3, [pc, #112]	; (80012fc <tim9inic+0x7c>)
 800128c:	68db      	ldr	r3, [r3, #12]
 800128e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001292:	645a      	str	r2, [r3, #68]	; 0x44
	//stm.rcc.reg->APB2ENR |= (1 << 14); //syscfg clock enable
	stm.nvic.reg->ISER[0] |= (1 << 24); // enable interrupt tim 1 brk and tim 9 global (IRGn 24)
 8001294:	4b19      	ldr	r3, [pc, #100]	; (80012fc <tim9inic+0x7c>)
 8001296:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	4b17      	ldr	r3, [pc, #92]	; (80012fc <tim9inic+0x7c>)
 800129e:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80012a2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80012a6:	601a      	str	r2, [r3, #0]
	//stm.nvic.reg->ICER[0] |= (1 << 24);
	stm.tim9.reg->ARR = 45535;
 80012a8:	4b14      	ldr	r3, [pc, #80]	; (80012fc <tim9inic+0x7c>)
 80012aa:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012ae:	f24b 12df 	movw	r2, #45535	; 0xb1df
 80012b2:	62da      	str	r2, [r3, #44]	; 0x2c
	stm.tim9.reg->CCR1 = 7530;
 80012b4:	4b11      	ldr	r3, [pc, #68]	; (80012fc <tim9inic+0x7c>)
 80012b6:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012ba:	f641 526a 	movw	r2, #7530	; 0x1d6a
 80012be:	635a      	str	r2, [r3, #52]	; 0x34
	stm.tim9.reg->PSC = 20;
 80012c0:	4b0e      	ldr	r3, [pc, #56]	; (80012fc <tim9inic+0x7c>)
 80012c2:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012c6:	2214      	movs	r2, #20
 80012c8:	629a      	str	r2, [r3, #40]	; 0x28
	stm.tim9.reg->DIER |= 3; //3 | (1 << 6);
 80012ca:	4b0c      	ldr	r3, [pc, #48]	; (80012fc <tim9inic+0x7c>)
 80012cc:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012d0:	68da      	ldr	r2, [r3, #12]
 80012d2:	4b0a      	ldr	r3, [pc, #40]	; (80012fc <tim9inic+0x7c>)
 80012d4:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012d8:	f042 0203 	orr.w	r2, r2, #3
 80012dc:	60da      	str	r2, [r3, #12]
	//stm.tim9.reg->CCMR1 |= (3 << 2);
	//stm.tim9.reg->CCMR1 |= (3 << 4);
	//stm.tim9.reg->CCER |= 1;
	stm.tim9.reg->CR1 |= 1 | (1 << 7);
 80012de:	4b07      	ldr	r3, [pc, #28]	; (80012fc <tim9inic+0x7c>)
 80012e0:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	4b05      	ldr	r3, [pc, #20]	; (80012fc <tim9inic+0x7c>)
 80012e8:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012ec:	f042 0281 	orr.w	r2, r2, #129	; 0x81
 80012f0:	601a      	str	r2, [r3, #0]
}
 80012f2:	bf00      	nop
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	200001fc 	.word	0x200001fc

08001300 <calendario>:
/******************************************************************************/
void calendario(void)
{
 8001300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001302:	b085      	sub	sp, #20
 8001304:	af04      	add	r7, sp, #16
	/******MENU*****/
	switch(choice){
 8001306:	4b80      	ldr	r3, [pc, #512]	; (8001508 <calendario+0x208>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	3b01      	subs	r3, #1
 800130c:	2b08      	cmp	r3, #8
 800130e:	f200 84ed 	bhi.w	8001cec <calendario+0x9ec>
 8001312:	a201      	add	r2, pc, #4	; (adr r2, 8001318 <calendario+0x18>)
 8001314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001318:	0800133d 	.word	0x0800133d
 800131c:	08001423 	.word	0x08001423
 8001320:	08001551 	.word	0x08001551
 8001324:	0800166d 	.word	0x0800166d
 8001328:	080017a9 	.word	0x080017a9
 800132c:	0800189b 	.word	0x0800189b
 8001330:	080019d1 	.word	0x080019d1
 8001334:	08001ac3 	.word	0x08001ac3
 8001338:	08001bfd 	.word	0x08001bfd
		case 1: // show time
			lcd.gotoxy(0,0);
 800133c:	4b73      	ldr	r3, [pc, #460]	; (800150c <calendario+0x20c>)
 800133e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001340:	2100      	movs	r1, #0
 8001342:	2000      	movs	r0, #0
 8001344:	4798      	blx	r3
			lcd.string_size("Relogio",16);
 8001346:	4b71      	ldr	r3, [pc, #452]	; (800150c <calendario+0x20c>)
 8001348:	699b      	ldr	r3, [r3, #24]
 800134a:	2110      	movs	r1, #16
 800134c:	4870      	ldr	r0, [pc, #448]	; (8001510 <calendario+0x210>)
 800134e:	4798      	blx	r3
			stm.rtc.tr2vec(vec);
 8001350:	4b70      	ldr	r3, [pc, #448]	; (8001514 <calendario+0x214>)
 8001352:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8001356:	4870      	ldr	r0, [pc, #448]	; (8001518 <calendario+0x218>)
 8001358:	4798      	blx	r3
			lcd.gotoxy(3,0);
 800135a:	4b6c      	ldr	r3, [pc, #432]	; (800150c <calendario+0x20c>)
 800135c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135e:	2100      	movs	r1, #0
 8001360:	2003      	movs	r0, #3
 8001362:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vec[0],vec[1],vec[2],vec[3],vec[4],vec[5]),17);
 8001364:	4b69      	ldr	r3, [pc, #420]	; (800150c <calendario+0x20c>)
 8001366:	699c      	ldr	r4, [r3, #24]
 8001368:	4b6c      	ldr	r3, [pc, #432]	; (800151c <calendario+0x21c>)
 800136a:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 800136e:	4b6a      	ldr	r3, [pc, #424]	; (8001518 <calendario+0x218>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	4618      	mov	r0, r3
 8001374:	4b68      	ldr	r3, [pc, #416]	; (8001518 <calendario+0x218>)
 8001376:	785b      	ldrb	r3, [r3, #1]
 8001378:	461e      	mov	r6, r3
 800137a:	4b67      	ldr	r3, [pc, #412]	; (8001518 <calendario+0x218>)
 800137c:	789b      	ldrb	r3, [r3, #2]
 800137e:	469c      	mov	ip, r3
 8001380:	4b65      	ldr	r3, [pc, #404]	; (8001518 <calendario+0x218>)
 8001382:	78db      	ldrb	r3, [r3, #3]
 8001384:	461a      	mov	r2, r3
 8001386:	4b64      	ldr	r3, [pc, #400]	; (8001518 <calendario+0x218>)
 8001388:	791b      	ldrb	r3, [r3, #4]
 800138a:	4619      	mov	r1, r3
 800138c:	4b62      	ldr	r3, [pc, #392]	; (8001518 <calendario+0x218>)
 800138e:	795b      	ldrb	r3, [r3, #5]
 8001390:	9302      	str	r3, [sp, #8]
 8001392:	9101      	str	r1, [sp, #4]
 8001394:	9200      	str	r2, [sp, #0]
 8001396:	4663      	mov	r3, ip
 8001398:	4632      	mov	r2, r6
 800139a:	4601      	mov	r1, r0
 800139c:	4860      	ldr	r0, [pc, #384]	; (8001520 <calendario+0x220>)
 800139e:	47a8      	blx	r5
 80013a0:	4603      	mov	r3, r0
 80013a2:	2111      	movs	r1, #17
 80013a4:	4618      	mov	r0, r3
 80013a6:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80013a8:	4b5a      	ldr	r3, [pc, #360]	; (8001514 <calendario+0x214>)
 80013aa:	f8d3 4178 	ldr.w	r4, [r3, #376]	; 0x178
 80013ae:	4b5d      	ldr	r3, [pc, #372]	; (8001524 <calendario+0x224>)
 80013b0:	6958      	ldr	r0, [r3, #20]
 80013b2:	4b5c      	ldr	r3, [pc, #368]	; (8001524 <calendario+0x224>)
 80013b4:	6919      	ldr	r1, [r3, #16]
 80013b6:	4b5c      	ldr	r3, [pc, #368]	; (8001528 <calendario+0x228>)
 80013b8:	881b      	ldrh	r3, [r3, #0]
 80013ba:	220d      	movs	r2, #13
 80013bc:	47a0      	blx	r4
 80013be:	4603      	mov	r3, r0
 80013c0:	4a5a      	ldr	r2, [pc, #360]	; (800152c <calendario+0x22c>)
 80013c2:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 ){
 80013c4:	4b59      	ldr	r3, [pc, #356]	; (800152c <calendario+0x22c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2b05      	cmp	r3, #5
 80013ca:	d90b      	bls.n	80013e4 <calendario+0xe4>
 80013cc:	4b57      	ldr	r3, [pc, #348]	; (800152c <calendario+0x22c>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b0a      	cmp	r3, #10
 80013d2:	d807      	bhi.n	80013e4 <calendario+0xe4>
				circ.string(&circ, "Data\r\n");
 80013d4:	4b56      	ldr	r3, [pc, #344]	; (8001530 <calendario+0x230>)
 80013d6:	69db      	ldr	r3, [r3, #28]
 80013d8:	4956      	ldr	r1, [pc, #344]	; (8001534 <calendario+0x234>)
 80013da:	4855      	ldr	r0, [pc, #340]	; (8001530 <calendario+0x230>)
 80013dc:	4798      	blx	r3
				choice = 2;
 80013de:	4b4a      	ldr	r3, [pc, #296]	; (8001508 <calendario+0x208>)
 80013e0:	2202      	movs	r2, #2
 80013e2:	701a      	strb	r2, [r3, #0]
			}
			if( value > 10 && value < 30 ){
 80013e4:	4b51      	ldr	r3, [pc, #324]	; (800152c <calendario+0x22c>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2b0a      	cmp	r3, #10
 80013ea:	d90b      	bls.n	8001404 <calendario+0x104>
 80013ec:	4b4f      	ldr	r3, [pc, #316]	; (800152c <calendario+0x22c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2b1d      	cmp	r3, #29
 80013f2:	d807      	bhi.n	8001404 <calendario+0x104>
				circ.string(&circ, "acertar hora\r\n");
 80013f4:	4b4e      	ldr	r3, [pc, #312]	; (8001530 <calendario+0x230>)
 80013f6:	69db      	ldr	r3, [r3, #28]
 80013f8:	494f      	ldr	r1, [pc, #316]	; (8001538 <calendario+0x238>)
 80013fa:	484d      	ldr	r0, [pc, #308]	; (8001530 <calendario+0x230>)
 80013fc:	4798      	blx	r3
				choice = 4;
 80013fe:	4b42      	ldr	r3, [pc, #264]	; (8001508 <calendario+0x208>)
 8001400:	2204      	movs	r2, #4
 8001402:	701a      	strb	r2, [r3, #0]
			}
			if( value > 40 ){
 8001404:	4b49      	ldr	r3, [pc, #292]	; (800152c <calendario+0x22c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b28      	cmp	r3, #40	; 0x28
 800140a:	f240 8471 	bls.w	8001cf0 <calendario+0x9f0>
				circ.string(&circ, "Calendario\r\n");
 800140e:	4b48      	ldr	r3, [pc, #288]	; (8001530 <calendario+0x230>)
 8001410:	69db      	ldr	r3, [r3, #28]
 8001412:	494a      	ldr	r1, [pc, #296]	; (800153c <calendario+0x23c>)
 8001414:	4846      	ldr	r0, [pc, #280]	; (8001530 <calendario+0x230>)
 8001416:	4798      	blx	r3
				choice = 3;
 8001418:	4b3b      	ldr	r3, [pc, #236]	; (8001508 <calendario+0x208>)
 800141a:	2203      	movs	r2, #3
 800141c:	701a      	strb	r2, [r3, #0]
			}
			break;
 800141e:	f000 bc67 	b.w	8001cf0 <calendario+0x9f0>

		case 2: // show date
			lcd.gotoxy(0,0);
 8001422:	4b3a      	ldr	r3, [pc, #232]	; (800150c <calendario+0x20c>)
 8001424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001426:	2100      	movs	r1, #0
 8001428:	2000      	movs	r0, #0
 800142a:	4798      	blx	r3
			lcd.string_size("Data",16);
 800142c:	4b37      	ldr	r3, [pc, #220]	; (800150c <calendario+0x20c>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	2110      	movs	r1, #16
 8001432:	4843      	ldr	r0, [pc, #268]	; (8001540 <calendario+0x240>)
 8001434:	4798      	blx	r3
			stm.rtc.dr2vec(vec);
 8001436:	4b37      	ldr	r3, [pc, #220]	; (8001514 <calendario+0x214>)
 8001438:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800143c:	4836      	ldr	r0, [pc, #216]	; (8001518 <calendario+0x218>)
 800143e:	4798      	blx	r3
			lcd.gotoxy(3,0);
 8001440:	4b32      	ldr	r3, [pc, #200]	; (800150c <calendario+0x20c>)
 8001442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001444:	2100      	movs	r1, #0
 8001446:	2003      	movs	r0, #3
 8001448:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vec[5],vec[6],vec[3],vec[4],vec[0],vec[1]),17);
 800144a:	4b30      	ldr	r3, [pc, #192]	; (800150c <calendario+0x20c>)
 800144c:	699c      	ldr	r4, [r3, #24]
 800144e:	4b33      	ldr	r3, [pc, #204]	; (800151c <calendario+0x21c>)
 8001450:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001454:	4b30      	ldr	r3, [pc, #192]	; (8001518 <calendario+0x218>)
 8001456:	795b      	ldrb	r3, [r3, #5]
 8001458:	4618      	mov	r0, r3
 800145a:	4b2f      	ldr	r3, [pc, #188]	; (8001518 <calendario+0x218>)
 800145c:	799b      	ldrb	r3, [r3, #6]
 800145e:	461e      	mov	r6, r3
 8001460:	4b2d      	ldr	r3, [pc, #180]	; (8001518 <calendario+0x218>)
 8001462:	78db      	ldrb	r3, [r3, #3]
 8001464:	469c      	mov	ip, r3
 8001466:	4b2c      	ldr	r3, [pc, #176]	; (8001518 <calendario+0x218>)
 8001468:	791b      	ldrb	r3, [r3, #4]
 800146a:	461a      	mov	r2, r3
 800146c:	4b2a      	ldr	r3, [pc, #168]	; (8001518 <calendario+0x218>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	4619      	mov	r1, r3
 8001472:	4b29      	ldr	r3, [pc, #164]	; (8001518 <calendario+0x218>)
 8001474:	785b      	ldrb	r3, [r3, #1]
 8001476:	9302      	str	r3, [sp, #8]
 8001478:	9101      	str	r1, [sp, #4]
 800147a:	9200      	str	r2, [sp, #0]
 800147c:	4663      	mov	r3, ip
 800147e:	4632      	mov	r2, r6
 8001480:	4601      	mov	r1, r0
 8001482:	4830      	ldr	r0, [pc, #192]	; (8001544 <calendario+0x244>)
 8001484:	47a8      	blx	r5
 8001486:	4603      	mov	r3, r0
 8001488:	2111      	movs	r1, #17
 800148a:	4618      	mov	r0, r3
 800148c:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800148e:	4b21      	ldr	r3, [pc, #132]	; (8001514 <calendario+0x214>)
 8001490:	f8d3 4178 	ldr.w	r4, [r3, #376]	; 0x178
 8001494:	4b23      	ldr	r3, [pc, #140]	; (8001524 <calendario+0x224>)
 8001496:	6958      	ldr	r0, [r3, #20]
 8001498:	4b22      	ldr	r3, [pc, #136]	; (8001524 <calendario+0x224>)
 800149a:	6919      	ldr	r1, [r3, #16]
 800149c:	4b22      	ldr	r3, [pc, #136]	; (8001528 <calendario+0x228>)
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	220d      	movs	r2, #13
 80014a2:	47a0      	blx	r4
 80014a4:	4603      	mov	r3, r0
 80014a6:	4a21      	ldr	r2, [pc, #132]	; (800152c <calendario+0x22c>)
 80014a8:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 ){
 80014aa:	4b20      	ldr	r3, [pc, #128]	; (800152c <calendario+0x22c>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2b05      	cmp	r3, #5
 80014b0:	d90b      	bls.n	80014ca <calendario+0x1ca>
 80014b2:	4b1e      	ldr	r3, [pc, #120]	; (800152c <calendario+0x22c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2b0a      	cmp	r3, #10
 80014b8:	d807      	bhi.n	80014ca <calendario+0x1ca>
				circ.string(&circ, "Relogio\r\n");
 80014ba:	4b1d      	ldr	r3, [pc, #116]	; (8001530 <calendario+0x230>)
 80014bc:	69db      	ldr	r3, [r3, #28]
 80014be:	4922      	ldr	r1, [pc, #136]	; (8001548 <calendario+0x248>)
 80014c0:	481b      	ldr	r0, [pc, #108]	; (8001530 <calendario+0x230>)
 80014c2:	4798      	blx	r3
				choice = 1;
 80014c4:	4b10      	ldr	r3, [pc, #64]	; (8001508 <calendario+0x208>)
 80014c6:	2201      	movs	r2, #1
 80014c8:	701a      	strb	r2, [r3, #0]
			}
			if( value > 10 && value < 30 ){
 80014ca:	4b18      	ldr	r3, [pc, #96]	; (800152c <calendario+0x22c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2b0a      	cmp	r3, #10
 80014d0:	d90b      	bls.n	80014ea <calendario+0x1ea>
 80014d2:	4b16      	ldr	r3, [pc, #88]	; (800152c <calendario+0x22c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2b1d      	cmp	r3, #29
 80014d8:	d807      	bhi.n	80014ea <calendario+0x1ea>
				circ.string(&circ, "acertar ano\r\n");
 80014da:	4b15      	ldr	r3, [pc, #84]	; (8001530 <calendario+0x230>)
 80014dc:	69db      	ldr	r3, [r3, #28]
 80014de:	491b      	ldr	r1, [pc, #108]	; (800154c <calendario+0x24c>)
 80014e0:	4813      	ldr	r0, [pc, #76]	; (8001530 <calendario+0x230>)
 80014e2:	4798      	blx	r3
				choice = 7;
 80014e4:	4b08      	ldr	r3, [pc, #32]	; (8001508 <calendario+0x208>)
 80014e6:	2207      	movs	r2, #7
 80014e8:	701a      	strb	r2, [r3, #0]
			}
			if( value > 40 ){
 80014ea:	4b10      	ldr	r3, [pc, #64]	; (800152c <calendario+0x22c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2b28      	cmp	r3, #40	; 0x28
 80014f0:	f240 8400 	bls.w	8001cf4 <calendario+0x9f4>
				circ.string(&circ, "Calendario\r\n");
 80014f4:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <calendario+0x230>)
 80014f6:	69db      	ldr	r3, [r3, #28]
 80014f8:	4910      	ldr	r1, [pc, #64]	; (800153c <calendario+0x23c>)
 80014fa:	480d      	ldr	r0, [pc, #52]	; (8001530 <calendario+0x230>)
 80014fc:	4798      	blx	r3
				choice = 3;
 80014fe:	4b02      	ldr	r3, [pc, #8]	; (8001508 <calendario+0x208>)
 8001500:	2203      	movs	r2, #3
 8001502:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001504:	e3f6      	b.n	8001cf4 <calendario+0x9f4>
 8001506:	bf00      	nop
 8001508:	200004f0 	.word	0x200004f0
 800150c:	200004a0 	.word	0x200004a0
 8001510:	0800cd44 	.word	0x0800cd44
 8001514:	200001fc 	.word	0x200001fc
 8001518:	20000524 	.word	0x20000524
 800151c:	200003b0 	.word	0x200003b0
 8001520:	0800cd4c 	.word	0x0800cd4c
 8001524:	20000478 	.word	0x20000478
 8001528:	200004fe 	.word	0x200004fe
 800152c:	200004f8 	.word	0x200004f8
 8001530:	200004cc 	.word	0x200004cc
 8001534:	0800cd64 	.word	0x0800cd64
 8001538:	0800cd6c 	.word	0x0800cd6c
 800153c:	0800cd7c 	.word	0x0800cd7c
 8001540:	0800cd8c 	.word	0x0800cd8c
 8001544:	0800cd94 	.word	0x0800cd94
 8001548:	0800cdac 	.word	0x0800cdac
 800154c:	0800cdb8 	.word	0x0800cdb8

		case 3: // message
			lcd.gotoxy(0,0);
 8001550:	4b83      	ldr	r3, [pc, #524]	; (8001760 <calendario+0x460>)
 8001552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001554:	2100      	movs	r1, #0
 8001556:	2000      	movs	r0, #0
 8001558:	4798      	blx	r3
			lcd.string_size("Calendario",10);
 800155a:	4b81      	ldr	r3, [pc, #516]	; (8001760 <calendario+0x460>)
 800155c:	699b      	ldr	r3, [r3, #24]
 800155e:	210a      	movs	r1, #10
 8001560:	4880      	ldr	r0, [pc, #512]	; (8001764 <calendario+0x464>)
 8001562:	4798      	blx	r3

			stm.rtc.dr2vec(vec);
 8001564:	4b80      	ldr	r3, [pc, #512]	; (8001768 <calendario+0x468>)
 8001566:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800156a:	4880      	ldr	r0, [pc, #512]	; (800176c <calendario+0x46c>)
 800156c:	4798      	blx	r3
			lcd.gotoxy(2,0);
 800156e:	4b7c      	ldr	r3, [pc, #496]	; (8001760 <calendario+0x460>)
 8001570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001572:	2100      	movs	r1, #0
 8001574:	2002      	movs	r0, #2
 8001576:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vec[5],vec[6],vec[3],vec[4],vec[0],vec[1]),17);
 8001578:	4b79      	ldr	r3, [pc, #484]	; (8001760 <calendario+0x460>)
 800157a:	699c      	ldr	r4, [r3, #24]
 800157c:	4b7c      	ldr	r3, [pc, #496]	; (8001770 <calendario+0x470>)
 800157e:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001582:	4b7a      	ldr	r3, [pc, #488]	; (800176c <calendario+0x46c>)
 8001584:	795b      	ldrb	r3, [r3, #5]
 8001586:	4618      	mov	r0, r3
 8001588:	4b78      	ldr	r3, [pc, #480]	; (800176c <calendario+0x46c>)
 800158a:	799b      	ldrb	r3, [r3, #6]
 800158c:	461e      	mov	r6, r3
 800158e:	4b77      	ldr	r3, [pc, #476]	; (800176c <calendario+0x46c>)
 8001590:	78db      	ldrb	r3, [r3, #3]
 8001592:	469c      	mov	ip, r3
 8001594:	4b75      	ldr	r3, [pc, #468]	; (800176c <calendario+0x46c>)
 8001596:	791b      	ldrb	r3, [r3, #4]
 8001598:	461a      	mov	r2, r3
 800159a:	4b74      	ldr	r3, [pc, #464]	; (800176c <calendario+0x46c>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	4619      	mov	r1, r3
 80015a0:	4b72      	ldr	r3, [pc, #456]	; (800176c <calendario+0x46c>)
 80015a2:	785b      	ldrb	r3, [r3, #1]
 80015a4:	9302      	str	r3, [sp, #8]
 80015a6:	9101      	str	r1, [sp, #4]
 80015a8:	9200      	str	r2, [sp, #0]
 80015aa:	4663      	mov	r3, ip
 80015ac:	4632      	mov	r2, r6
 80015ae:	4601      	mov	r1, r0
 80015b0:	4870      	ldr	r0, [pc, #448]	; (8001774 <calendario+0x474>)
 80015b2:	47a8      	blx	r5
 80015b4:	4603      	mov	r3, r0
 80015b6:	2111      	movs	r1, #17
 80015b8:	4618      	mov	r0, r3
 80015ba:	47a0      	blx	r4

			stm.rtc.tr2vec(vec);
 80015bc:	4b6a      	ldr	r3, [pc, #424]	; (8001768 <calendario+0x468>)
 80015be:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80015c2:	486a      	ldr	r0, [pc, #424]	; (800176c <calendario+0x46c>)
 80015c4:	4798      	blx	r3
			lcd.gotoxy(3,0);
 80015c6:	4b66      	ldr	r3, [pc, #408]	; (8001760 <calendario+0x460>)
 80015c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ca:	2100      	movs	r1, #0
 80015cc:	2003      	movs	r0, #3
 80015ce:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vec[0],vec[1],vec[2],vec[3],vec[4],vec[5]),17);
 80015d0:	4b63      	ldr	r3, [pc, #396]	; (8001760 <calendario+0x460>)
 80015d2:	699c      	ldr	r4, [r3, #24]
 80015d4:	4b66      	ldr	r3, [pc, #408]	; (8001770 <calendario+0x470>)
 80015d6:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 80015da:	4b64      	ldr	r3, [pc, #400]	; (800176c <calendario+0x46c>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	4618      	mov	r0, r3
 80015e0:	4b62      	ldr	r3, [pc, #392]	; (800176c <calendario+0x46c>)
 80015e2:	785b      	ldrb	r3, [r3, #1]
 80015e4:	461e      	mov	r6, r3
 80015e6:	4b61      	ldr	r3, [pc, #388]	; (800176c <calendario+0x46c>)
 80015e8:	789b      	ldrb	r3, [r3, #2]
 80015ea:	469c      	mov	ip, r3
 80015ec:	4b5f      	ldr	r3, [pc, #380]	; (800176c <calendario+0x46c>)
 80015ee:	78db      	ldrb	r3, [r3, #3]
 80015f0:	461a      	mov	r2, r3
 80015f2:	4b5e      	ldr	r3, [pc, #376]	; (800176c <calendario+0x46c>)
 80015f4:	791b      	ldrb	r3, [r3, #4]
 80015f6:	4619      	mov	r1, r3
 80015f8:	4b5c      	ldr	r3, [pc, #368]	; (800176c <calendario+0x46c>)
 80015fa:	795b      	ldrb	r3, [r3, #5]
 80015fc:	9302      	str	r3, [sp, #8]
 80015fe:	9101      	str	r1, [sp, #4]
 8001600:	9200      	str	r2, [sp, #0]
 8001602:	4663      	mov	r3, ip
 8001604:	4632      	mov	r2, r6
 8001606:	4601      	mov	r1, r0
 8001608:	485b      	ldr	r0, [pc, #364]	; (8001778 <calendario+0x478>)
 800160a:	47a8      	blx	r5
 800160c:	4603      	mov	r3, r0
 800160e:	2111      	movs	r1, #17
 8001610:	4618      	mov	r0, r3
 8001612:	47a0      	blx	r4

			if(stm.func.triggerB(PINC.HL,PINC.LH,13,count2) > 40){
 8001614:	4b54      	ldr	r3, [pc, #336]	; (8001768 <calendario+0x468>)
 8001616:	f8d3 4178 	ldr.w	r4, [r3, #376]	; 0x178
 800161a:	4b58      	ldr	r3, [pc, #352]	; (800177c <calendario+0x47c>)
 800161c:	6958      	ldr	r0, [r3, #20]
 800161e:	4b57      	ldr	r3, [pc, #348]	; (800177c <calendario+0x47c>)
 8001620:	6919      	ldr	r1, [r3, #16]
 8001622:	4b57      	ldr	r3, [pc, #348]	; (8001780 <calendario+0x480>)
 8001624:	881b      	ldrh	r3, [r3, #0]
 8001626:	220d      	movs	r2, #13
 8001628:	47a0      	blx	r4
 800162a:	4603      	mov	r3, r0
 800162c:	2b28      	cmp	r3, #40	; 0x28
 800162e:	f240 8363 	bls.w	8001cf8 <calendario+0x9f8>
				lcd.gotoxy(2,0);
 8001632:	4b4b      	ldr	r3, [pc, #300]	; (8001760 <calendario+0x460>)
 8001634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001636:	2100      	movs	r1, #0
 8001638:	2002      	movs	r0, #2
 800163a:	4798      	blx	r3
				lcd.string_size(" ",17);
 800163c:	4b48      	ldr	r3, [pc, #288]	; (8001760 <calendario+0x460>)
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	2111      	movs	r1, #17
 8001642:	4850      	ldr	r0, [pc, #320]	; (8001784 <calendario+0x484>)
 8001644:	4798      	blx	r3
				lcd.gotoxy(3,0);
 8001646:	4b46      	ldr	r3, [pc, #280]	; (8001760 <calendario+0x460>)
 8001648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164a:	2100      	movs	r1, #0
 800164c:	2003      	movs	r0, #3
 800164e:	4798      	blx	r3
				lcd.string_size(" ",15);
 8001650:	4b43      	ldr	r3, [pc, #268]	; (8001760 <calendario+0x460>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	210f      	movs	r1, #15
 8001656:	484b      	ldr	r0, [pc, #300]	; (8001784 <calendario+0x484>)
 8001658:	4798      	blx	r3
				circ.string(&circ, "Relogio\r\n");
 800165a:	4b4b      	ldr	r3, [pc, #300]	; (8001788 <calendario+0x488>)
 800165c:	69db      	ldr	r3, [r3, #28]
 800165e:	494b      	ldr	r1, [pc, #300]	; (800178c <calendario+0x48c>)
 8001660:	4849      	ldr	r0, [pc, #292]	; (8001788 <calendario+0x488>)
 8001662:	4798      	blx	r3
				choice = 1;
 8001664:	4b4a      	ldr	r3, [pc, #296]	; (8001790 <calendario+0x490>)
 8001666:	2201      	movs	r2, #1
 8001668:	701a      	strb	r2, [r3, #0]
			}
			break;
 800166a:	e345      	b.n	8001cf8 <calendario+0x9f8>

		// Relogio
		case 4: // Set Hour
			lcd.gotoxy(0,0);
 800166c:	4b3c      	ldr	r3, [pc, #240]	; (8001760 <calendario+0x460>)
 800166e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001670:	2100      	movs	r1, #0
 8001672:	2000      	movs	r0, #0
 8001674:	4798      	blx	r3
			lcd.string_size("Acertar Hora",16);
 8001676:	4b3a      	ldr	r3, [pc, #232]	; (8001760 <calendario+0x460>)
 8001678:	699b      	ldr	r3, [r3, #24]
 800167a:	2110      	movs	r1, #16
 800167c:	4845      	ldr	r0, [pc, #276]	; (8001794 <calendario+0x494>)
 800167e:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001680:	4b39      	ldr	r3, [pc, #228]	; (8001768 <calendario+0x468>)
 8001682:	f8d3 4178 	ldr.w	r4, [r3, #376]	; 0x178
 8001686:	4b3d      	ldr	r3, [pc, #244]	; (800177c <calendario+0x47c>)
 8001688:	6958      	ldr	r0, [r3, #20]
 800168a:	4b3c      	ldr	r3, [pc, #240]	; (800177c <calendario+0x47c>)
 800168c:	6919      	ldr	r1, [r3, #16]
 800168e:	4b3c      	ldr	r3, [pc, #240]	; (8001780 <calendario+0x480>)
 8001690:	881b      	ldrh	r3, [r3, #0]
 8001692:	220d      	movs	r2, #13
 8001694:	47a0      	blx	r4
 8001696:	4603      	mov	r3, r0
 8001698:	4a3f      	ldr	r2, [pc, #252]	; (8001798 <calendario+0x498>)
 800169a:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 800169c:	4b3e      	ldr	r3, [pc, #248]	; (8001798 <calendario+0x498>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d023      	beq.n	80016ec <calendario+0x3ec>
 80016a4:	4b3c      	ldr	r3, [pc, #240]	; (8001798 <calendario+0x498>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b05      	cmp	r3, #5
 80016aa:	d81f      	bhi.n	80016ec <calendario+0x3ec>
				hour ++;
 80016ac:	4b3b      	ldr	r3, [pc, #236]	; (800179c <calendario+0x49c>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	3301      	adds	r3, #1
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	4b39      	ldr	r3, [pc, #228]	; (800179c <calendario+0x49c>)
 80016b6:	701a      	strb	r2, [r3, #0]
				if(hour > 23)
 80016b8:	4b38      	ldr	r3, [pc, #224]	; (800179c <calendario+0x49c>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b17      	cmp	r3, #23
 80016be:	d902      	bls.n	80016c6 <calendario+0x3c6>
					hour = 0;
 80016c0:	4b36      	ldr	r3, [pc, #216]	; (800179c <calendario+0x49c>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80016c6:	4b26      	ldr	r3, [pc, #152]	; (8001760 <calendario+0x460>)
 80016c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ca:	2100      	movs	r1, #0
 80016cc:	2002      	movs	r0, #2
 80016ce:	4798      	blx	r3
				lcd.string_size(func.print("hora: %d", hour),16);
 80016d0:	4b23      	ldr	r3, [pc, #140]	; (8001760 <calendario+0x460>)
 80016d2:	699c      	ldr	r4, [r3, #24]
 80016d4:	4b26      	ldr	r3, [pc, #152]	; (8001770 <calendario+0x470>)
 80016d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80016da:	4a30      	ldr	r2, [pc, #192]	; (800179c <calendario+0x49c>)
 80016dc:	7812      	ldrb	r2, [r2, #0]
 80016de:	4611      	mov	r1, r2
 80016e0:	482f      	ldr	r0, [pc, #188]	; (80017a0 <calendario+0x4a0>)
 80016e2:	4798      	blx	r3
 80016e4:	4603      	mov	r3, r0
 80016e6:	2110      	movs	r1, #16
 80016e8:	4618      	mov	r0, r3
 80016ea:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 80016ec:	4b2a      	ldr	r3, [pc, #168]	; (8001798 <calendario+0x498>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	2b0a      	cmp	r3, #10
 80016f2:	d915      	bls.n	8001720 <calendario+0x420>
 80016f4:	4b28      	ldr	r3, [pc, #160]	; (8001798 <calendario+0x498>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2b13      	cmp	r3, #19
 80016fa:	d811      	bhi.n	8001720 <calendario+0x420>
				lcd.gotoxy(2,0);
 80016fc:	4b18      	ldr	r3, [pc, #96]	; (8001760 <calendario+0x460>)
 80016fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001700:	2100      	movs	r1, #0
 8001702:	2002      	movs	r0, #2
 8001704:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001706:	4b16      	ldr	r3, [pc, #88]	; (8001760 <calendario+0x460>)
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	2110      	movs	r1, #16
 800170c:	481d      	ldr	r0, [pc, #116]	; (8001784 <calendario+0x484>)
 800170e:	4798      	blx	r3
				circ.string(&circ, "acertar minutos\r\n");
 8001710:	4b1d      	ldr	r3, [pc, #116]	; (8001788 <calendario+0x488>)
 8001712:	69db      	ldr	r3, [r3, #28]
 8001714:	4923      	ldr	r1, [pc, #140]	; (80017a4 <calendario+0x4a4>)
 8001716:	481c      	ldr	r0, [pc, #112]	; (8001788 <calendario+0x488>)
 8001718:	4798      	blx	r3
				choice = 5;
 800171a:	4b1d      	ldr	r3, [pc, #116]	; (8001790 <calendario+0x490>)
 800171c:	2205      	movs	r2, #5
 800171e:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001720:	4b1d      	ldr	r3, [pc, #116]	; (8001798 <calendario+0x498>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2b13      	cmp	r3, #19
 8001726:	f240 82e9 	bls.w	8001cfc <calendario+0x9fc>
				lcd.gotoxy(2,0);
 800172a:	4b0d      	ldr	r3, [pc, #52]	; (8001760 <calendario+0x460>)
 800172c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800172e:	2100      	movs	r1, #0
 8001730:	2002      	movs	r0, #2
 8001732:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001734:	4b0a      	ldr	r3, [pc, #40]	; (8001760 <calendario+0x460>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	2110      	movs	r1, #16
 800173a:	4812      	ldr	r0, [pc, #72]	; (8001784 <calendario+0x484>)
 800173c:	4798      	blx	r3
				circ.string(&circ, "Relogio\r\n");
 800173e:	4b12      	ldr	r3, [pc, #72]	; (8001788 <calendario+0x488>)
 8001740:	69db      	ldr	r3, [r3, #28]
 8001742:	4912      	ldr	r1, [pc, #72]	; (800178c <calendario+0x48c>)
 8001744:	4810      	ldr	r0, [pc, #64]	; (8001788 <calendario+0x488>)
 8001746:	4798      	blx	r3
				choice = 1;
 8001748:	4b11      	ldr	r3, [pc, #68]	; (8001790 <calendario+0x490>)
 800174a:	2201      	movs	r2, #1
 800174c:	701a      	strb	r2, [r3, #0]
				stm.rtc.Hour(hour);
 800174e:	4b06      	ldr	r3, [pc, #24]	; (8001768 <calendario+0x468>)
 8001750:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001754:	4a11      	ldr	r2, [pc, #68]	; (800179c <calendario+0x49c>)
 8001756:	7812      	ldrb	r2, [r2, #0]
 8001758:	4610      	mov	r0, r2
 800175a:	4798      	blx	r3
			}
			break;
 800175c:	e2ce      	b.n	8001cfc <calendario+0x9fc>
 800175e:	bf00      	nop
 8001760:	200004a0 	.word	0x200004a0
 8001764:	0800cdc8 	.word	0x0800cdc8
 8001768:	200001fc 	.word	0x200001fc
 800176c:	20000524 	.word	0x20000524
 8001770:	200003b0 	.word	0x200003b0
 8001774:	0800cd94 	.word	0x0800cd94
 8001778:	0800cd4c 	.word	0x0800cd4c
 800177c:	20000478 	.word	0x20000478
 8001780:	200004fe 	.word	0x200004fe
 8001784:	0800cdd4 	.word	0x0800cdd4
 8001788:	200004cc 	.word	0x200004cc
 800178c:	0800cdac 	.word	0x0800cdac
 8001790:	200004f0 	.word	0x200004f0
 8001794:	0800cdd8 	.word	0x0800cdd8
 8001798:	200004f8 	.word	0x200004f8
 800179c:	200004f1 	.word	0x200004f1
 80017a0:	0800cde8 	.word	0x0800cde8
 80017a4:	0800cdf4 	.word	0x0800cdf4

		case 5: // Set Minute
			lcd.gotoxy(0,0);
 80017a8:	4b78      	ldr	r3, [pc, #480]	; (800198c <calendario+0x68c>)
 80017aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ac:	2100      	movs	r1, #0
 80017ae:	2000      	movs	r0, #0
 80017b0:	4798      	blx	r3
			lcd.string_size("Acertar Minutos",16);
 80017b2:	4b76      	ldr	r3, [pc, #472]	; (800198c <calendario+0x68c>)
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	2110      	movs	r1, #16
 80017b8:	4875      	ldr	r0, [pc, #468]	; (8001990 <calendario+0x690>)
 80017ba:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80017bc:	4b75      	ldr	r3, [pc, #468]	; (8001994 <calendario+0x694>)
 80017be:	f8d3 4178 	ldr.w	r4, [r3, #376]	; 0x178
 80017c2:	4b75      	ldr	r3, [pc, #468]	; (8001998 <calendario+0x698>)
 80017c4:	6958      	ldr	r0, [r3, #20]
 80017c6:	4b74      	ldr	r3, [pc, #464]	; (8001998 <calendario+0x698>)
 80017c8:	6919      	ldr	r1, [r3, #16]
 80017ca:	4b74      	ldr	r3, [pc, #464]	; (800199c <calendario+0x69c>)
 80017cc:	881b      	ldrh	r3, [r3, #0]
 80017ce:	220d      	movs	r2, #13
 80017d0:	47a0      	blx	r4
 80017d2:	4603      	mov	r3, r0
 80017d4:	4a72      	ldr	r2, [pc, #456]	; (80019a0 <calendario+0x6a0>)
 80017d6:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80017d8:	4b71      	ldr	r3, [pc, #452]	; (80019a0 <calendario+0x6a0>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d023      	beq.n	8001828 <calendario+0x528>
 80017e0:	4b6f      	ldr	r3, [pc, #444]	; (80019a0 <calendario+0x6a0>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	2b05      	cmp	r3, #5
 80017e6:	d81f      	bhi.n	8001828 <calendario+0x528>
				minute ++;
 80017e8:	4b6e      	ldr	r3, [pc, #440]	; (80019a4 <calendario+0x6a4>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	3301      	adds	r3, #1
 80017ee:	b2da      	uxtb	r2, r3
 80017f0:	4b6c      	ldr	r3, [pc, #432]	; (80019a4 <calendario+0x6a4>)
 80017f2:	701a      	strb	r2, [r3, #0]
				if(minute > 59)
 80017f4:	4b6b      	ldr	r3, [pc, #428]	; (80019a4 <calendario+0x6a4>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2b3b      	cmp	r3, #59	; 0x3b
 80017fa:	d902      	bls.n	8001802 <calendario+0x502>
					minute = 0;
 80017fc:	4b69      	ldr	r3, [pc, #420]	; (80019a4 <calendario+0x6a4>)
 80017fe:	2200      	movs	r2, #0
 8001800:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001802:	4b62      	ldr	r3, [pc, #392]	; (800198c <calendario+0x68c>)
 8001804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001806:	2100      	movs	r1, #0
 8001808:	2002      	movs	r0, #2
 800180a:	4798      	blx	r3
				lcd.string_size(func.print("minuto: %d", minute),16);
 800180c:	4b5f      	ldr	r3, [pc, #380]	; (800198c <calendario+0x68c>)
 800180e:	699c      	ldr	r4, [r3, #24]
 8001810:	4b65      	ldr	r3, [pc, #404]	; (80019a8 <calendario+0x6a8>)
 8001812:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001816:	4a63      	ldr	r2, [pc, #396]	; (80019a4 <calendario+0x6a4>)
 8001818:	7812      	ldrb	r2, [r2, #0]
 800181a:	4611      	mov	r1, r2
 800181c:	4863      	ldr	r0, [pc, #396]	; (80019ac <calendario+0x6ac>)
 800181e:	4798      	blx	r3
 8001820:	4603      	mov	r3, r0
 8001822:	2110      	movs	r1, #16
 8001824:	4618      	mov	r0, r3
 8001826:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001828:	4b5d      	ldr	r3, [pc, #372]	; (80019a0 <calendario+0x6a0>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2b0a      	cmp	r3, #10
 800182e:	d915      	bls.n	800185c <calendario+0x55c>
 8001830:	4b5b      	ldr	r3, [pc, #364]	; (80019a0 <calendario+0x6a0>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2b13      	cmp	r3, #19
 8001836:	d811      	bhi.n	800185c <calendario+0x55c>
				lcd.gotoxy(2,0);
 8001838:	4b54      	ldr	r3, [pc, #336]	; (800198c <calendario+0x68c>)
 800183a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183c:	2100      	movs	r1, #0
 800183e:	2002      	movs	r0, #2
 8001840:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001842:	4b52      	ldr	r3, [pc, #328]	; (800198c <calendario+0x68c>)
 8001844:	699b      	ldr	r3, [r3, #24]
 8001846:	2110      	movs	r1, #16
 8001848:	4859      	ldr	r0, [pc, #356]	; (80019b0 <calendario+0x6b0>)
 800184a:	4798      	blx	r3
				circ.string(&circ, "acertar segundos\r\n");
 800184c:	4b59      	ldr	r3, [pc, #356]	; (80019b4 <calendario+0x6b4>)
 800184e:	69db      	ldr	r3, [r3, #28]
 8001850:	4959      	ldr	r1, [pc, #356]	; (80019b8 <calendario+0x6b8>)
 8001852:	4858      	ldr	r0, [pc, #352]	; (80019b4 <calendario+0x6b4>)
 8001854:	4798      	blx	r3
				choice = 6;
 8001856:	4b59      	ldr	r3, [pc, #356]	; (80019bc <calendario+0x6bc>)
 8001858:	2206      	movs	r2, #6
 800185a:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 800185c:	4b50      	ldr	r3, [pc, #320]	; (80019a0 <calendario+0x6a0>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2b13      	cmp	r3, #19
 8001862:	f240 824d 	bls.w	8001d00 <calendario+0xa00>
				lcd.gotoxy(2,0);
 8001866:	4b49      	ldr	r3, [pc, #292]	; (800198c <calendario+0x68c>)
 8001868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186a:	2100      	movs	r1, #0
 800186c:	2002      	movs	r0, #2
 800186e:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001870:	4b46      	ldr	r3, [pc, #280]	; (800198c <calendario+0x68c>)
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	2110      	movs	r1, #16
 8001876:	484e      	ldr	r0, [pc, #312]	; (80019b0 <calendario+0x6b0>)
 8001878:	4798      	blx	r3
				circ.string(&circ, "Relogio\r\n");
 800187a:	4b4e      	ldr	r3, [pc, #312]	; (80019b4 <calendario+0x6b4>)
 800187c:	69db      	ldr	r3, [r3, #28]
 800187e:	4950      	ldr	r1, [pc, #320]	; (80019c0 <calendario+0x6c0>)
 8001880:	484c      	ldr	r0, [pc, #304]	; (80019b4 <calendario+0x6b4>)
 8001882:	4798      	blx	r3
				choice = 1;
 8001884:	4b4d      	ldr	r3, [pc, #308]	; (80019bc <calendario+0x6bc>)
 8001886:	2201      	movs	r2, #1
 8001888:	701a      	strb	r2, [r3, #0]
				stm.rtc.Minute(minute);
 800188a:	4b42      	ldr	r3, [pc, #264]	; (8001994 <calendario+0x694>)
 800188c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8001890:	4a44      	ldr	r2, [pc, #272]	; (80019a4 <calendario+0x6a4>)
 8001892:	7812      	ldrb	r2, [r2, #0]
 8001894:	4610      	mov	r0, r2
 8001896:	4798      	blx	r3
			}
			break;
 8001898:	e232      	b.n	8001d00 <calendario+0xa00>

		case 6: // Set Second
			lcd.gotoxy(0,0);
 800189a:	4b3c      	ldr	r3, [pc, #240]	; (800198c <calendario+0x68c>)
 800189c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189e:	2100      	movs	r1, #0
 80018a0:	2000      	movs	r0, #0
 80018a2:	4798      	blx	r3
			lcd.string_size("Acertar Segundos",16);
 80018a4:	4b39      	ldr	r3, [pc, #228]	; (800198c <calendario+0x68c>)
 80018a6:	699b      	ldr	r3, [r3, #24]
 80018a8:	2110      	movs	r1, #16
 80018aa:	4846      	ldr	r0, [pc, #280]	; (80019c4 <calendario+0x6c4>)
 80018ac:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80018ae:	4b39      	ldr	r3, [pc, #228]	; (8001994 <calendario+0x694>)
 80018b0:	f8d3 4178 	ldr.w	r4, [r3, #376]	; 0x178
 80018b4:	4b38      	ldr	r3, [pc, #224]	; (8001998 <calendario+0x698>)
 80018b6:	6958      	ldr	r0, [r3, #20]
 80018b8:	4b37      	ldr	r3, [pc, #220]	; (8001998 <calendario+0x698>)
 80018ba:	6919      	ldr	r1, [r3, #16]
 80018bc:	4b37      	ldr	r3, [pc, #220]	; (800199c <calendario+0x69c>)
 80018be:	881b      	ldrh	r3, [r3, #0]
 80018c0:	220d      	movs	r2, #13
 80018c2:	47a0      	blx	r4
 80018c4:	4603      	mov	r3, r0
 80018c6:	4a36      	ldr	r2, [pc, #216]	; (80019a0 <calendario+0x6a0>)
 80018c8:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80018ca:	4b35      	ldr	r3, [pc, #212]	; (80019a0 <calendario+0x6a0>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d023      	beq.n	800191a <calendario+0x61a>
 80018d2:	4b33      	ldr	r3, [pc, #204]	; (80019a0 <calendario+0x6a0>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2b05      	cmp	r3, #5
 80018d8:	d81f      	bhi.n	800191a <calendario+0x61a>
				second ++;
 80018da:	4b3b      	ldr	r3, [pc, #236]	; (80019c8 <calendario+0x6c8>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	3301      	adds	r3, #1
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	4b39      	ldr	r3, [pc, #228]	; (80019c8 <calendario+0x6c8>)
 80018e4:	701a      	strb	r2, [r3, #0]
				if(second > 59)
 80018e6:	4b38      	ldr	r3, [pc, #224]	; (80019c8 <calendario+0x6c8>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2b3b      	cmp	r3, #59	; 0x3b
 80018ec:	d902      	bls.n	80018f4 <calendario+0x5f4>
					second = 0;
 80018ee:	4b36      	ldr	r3, [pc, #216]	; (80019c8 <calendario+0x6c8>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80018f4:	4b25      	ldr	r3, [pc, #148]	; (800198c <calendario+0x68c>)
 80018f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f8:	2100      	movs	r1, #0
 80018fa:	2002      	movs	r0, #2
 80018fc:	4798      	blx	r3
				lcd.string_size(func.print("segundo: %d", second),16);
 80018fe:	4b23      	ldr	r3, [pc, #140]	; (800198c <calendario+0x68c>)
 8001900:	699c      	ldr	r4, [r3, #24]
 8001902:	4b29      	ldr	r3, [pc, #164]	; (80019a8 <calendario+0x6a8>)
 8001904:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001908:	4a2f      	ldr	r2, [pc, #188]	; (80019c8 <calendario+0x6c8>)
 800190a:	7812      	ldrb	r2, [r2, #0]
 800190c:	4611      	mov	r1, r2
 800190e:	482f      	ldr	r0, [pc, #188]	; (80019cc <calendario+0x6cc>)
 8001910:	4798      	blx	r3
 8001912:	4603      	mov	r3, r0
 8001914:	2110      	movs	r1, #16
 8001916:	4618      	mov	r0, r3
 8001918:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 800191a:	4b21      	ldr	r3, [pc, #132]	; (80019a0 <calendario+0x6a0>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	2b0a      	cmp	r3, #10
 8001920:	d915      	bls.n	800194e <calendario+0x64e>
 8001922:	4b1f      	ldr	r3, [pc, #124]	; (80019a0 <calendario+0x6a0>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2b13      	cmp	r3, #19
 8001928:	d811      	bhi.n	800194e <calendario+0x64e>
				lcd.gotoxy(2,0);
 800192a:	4b18      	ldr	r3, [pc, #96]	; (800198c <calendario+0x68c>)
 800192c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800192e:	2100      	movs	r1, #0
 8001930:	2002      	movs	r0, #2
 8001932:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001934:	4b15      	ldr	r3, [pc, #84]	; (800198c <calendario+0x68c>)
 8001936:	699b      	ldr	r3, [r3, #24]
 8001938:	2110      	movs	r1, #16
 800193a:	481d      	ldr	r0, [pc, #116]	; (80019b0 <calendario+0x6b0>)
 800193c:	4798      	blx	r3
				circ.string(&circ, "Relogio\r\n");
 800193e:	4b1d      	ldr	r3, [pc, #116]	; (80019b4 <calendario+0x6b4>)
 8001940:	69db      	ldr	r3, [r3, #28]
 8001942:	491f      	ldr	r1, [pc, #124]	; (80019c0 <calendario+0x6c0>)
 8001944:	481b      	ldr	r0, [pc, #108]	; (80019b4 <calendario+0x6b4>)
 8001946:	4798      	blx	r3
				choice = 1;
 8001948:	4b1c      	ldr	r3, [pc, #112]	; (80019bc <calendario+0x6bc>)
 800194a:	2201      	movs	r2, #1
 800194c:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 800194e:	4b14      	ldr	r3, [pc, #80]	; (80019a0 <calendario+0x6a0>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2b13      	cmp	r3, #19
 8001954:	f240 81d6 	bls.w	8001d04 <calendario+0xa04>
				lcd.gotoxy(2,0);
 8001958:	4b0c      	ldr	r3, [pc, #48]	; (800198c <calendario+0x68c>)
 800195a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195c:	2100      	movs	r1, #0
 800195e:	2002      	movs	r0, #2
 8001960:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001962:	4b0a      	ldr	r3, [pc, #40]	; (800198c <calendario+0x68c>)
 8001964:	699b      	ldr	r3, [r3, #24]
 8001966:	2110      	movs	r1, #16
 8001968:	4811      	ldr	r0, [pc, #68]	; (80019b0 <calendario+0x6b0>)
 800196a:	4798      	blx	r3
				circ.string(&circ, "Relogio\r\n");
 800196c:	4b11      	ldr	r3, [pc, #68]	; (80019b4 <calendario+0x6b4>)
 800196e:	69db      	ldr	r3, [r3, #28]
 8001970:	4913      	ldr	r1, [pc, #76]	; (80019c0 <calendario+0x6c0>)
 8001972:	4810      	ldr	r0, [pc, #64]	; (80019b4 <calendario+0x6b4>)
 8001974:	4798      	blx	r3
				choice = 1;
 8001976:	4b11      	ldr	r3, [pc, #68]	; (80019bc <calendario+0x6bc>)
 8001978:	2201      	movs	r2, #1
 800197a:	701a      	strb	r2, [r3, #0]
				stm.rtc.Second(second);
 800197c:	4b05      	ldr	r3, [pc, #20]	; (8001994 <calendario+0x694>)
 800197e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8001982:	4a11      	ldr	r2, [pc, #68]	; (80019c8 <calendario+0x6c8>)
 8001984:	7812      	ldrb	r2, [r2, #0]
 8001986:	4610      	mov	r0, r2
 8001988:	4798      	blx	r3
			}
			break;
 800198a:	e1bb      	b.n	8001d04 <calendario+0xa04>
 800198c:	200004a0 	.word	0x200004a0
 8001990:	0800ce08 	.word	0x0800ce08
 8001994:	200001fc 	.word	0x200001fc
 8001998:	20000478 	.word	0x20000478
 800199c:	200004fe 	.word	0x200004fe
 80019a0:	200004f8 	.word	0x200004f8
 80019a4:	200004f2 	.word	0x200004f2
 80019a8:	200003b0 	.word	0x200003b0
 80019ac:	0800ce18 	.word	0x0800ce18
 80019b0:	0800cdd4 	.word	0x0800cdd4
 80019b4:	200004cc 	.word	0x200004cc
 80019b8:	0800ce24 	.word	0x0800ce24
 80019bc:	200004f0 	.word	0x200004f0
 80019c0:	0800cdac 	.word	0x0800cdac
 80019c4:	0800ce38 	.word	0x0800ce38
 80019c8:	200004f3 	.word	0x200004f3
 80019cc:	0800ce4c 	.word	0x0800ce4c

			// Calendario
			case 7: // Set Year
			lcd.gotoxy(0,0);
 80019d0:	4b78      	ldr	r3, [pc, #480]	; (8001bb4 <calendario+0x8b4>)
 80019d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d4:	2100      	movs	r1, #0
 80019d6:	2000      	movs	r0, #0
 80019d8:	4798      	blx	r3
			lcd.string_size("Acertar Ano",16);
 80019da:	4b76      	ldr	r3, [pc, #472]	; (8001bb4 <calendario+0x8b4>)
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	2110      	movs	r1, #16
 80019e0:	4875      	ldr	r0, [pc, #468]	; (8001bb8 <calendario+0x8b8>)
 80019e2:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80019e4:	4b75      	ldr	r3, [pc, #468]	; (8001bbc <calendario+0x8bc>)
 80019e6:	f8d3 4178 	ldr.w	r4, [r3, #376]	; 0x178
 80019ea:	4b75      	ldr	r3, [pc, #468]	; (8001bc0 <calendario+0x8c0>)
 80019ec:	6958      	ldr	r0, [r3, #20]
 80019ee:	4b74      	ldr	r3, [pc, #464]	; (8001bc0 <calendario+0x8c0>)
 80019f0:	6919      	ldr	r1, [r3, #16]
 80019f2:	4b74      	ldr	r3, [pc, #464]	; (8001bc4 <calendario+0x8c4>)
 80019f4:	881b      	ldrh	r3, [r3, #0]
 80019f6:	220d      	movs	r2, #13
 80019f8:	47a0      	blx	r4
 80019fa:	4603      	mov	r3, r0
 80019fc:	4a72      	ldr	r2, [pc, #456]	; (8001bc8 <calendario+0x8c8>)
 80019fe:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001a00:	4b71      	ldr	r3, [pc, #452]	; (8001bc8 <calendario+0x8c8>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d023      	beq.n	8001a50 <calendario+0x750>
 8001a08:	4b6f      	ldr	r3, [pc, #444]	; (8001bc8 <calendario+0x8c8>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b05      	cmp	r3, #5
 8001a0e:	d81f      	bhi.n	8001a50 <calendario+0x750>
				ano ++;
 8001a10:	4b6e      	ldr	r3, [pc, #440]	; (8001bcc <calendario+0x8cc>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	3301      	adds	r3, #1
 8001a16:	b2da      	uxtb	r2, r3
 8001a18:	4b6c      	ldr	r3, [pc, #432]	; (8001bcc <calendario+0x8cc>)
 8001a1a:	701a      	strb	r2, [r3, #0]
				if(ano > 99)
 8001a1c:	4b6b      	ldr	r3, [pc, #428]	; (8001bcc <calendario+0x8cc>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b63      	cmp	r3, #99	; 0x63
 8001a22:	d902      	bls.n	8001a2a <calendario+0x72a>
					ano = 0;
 8001a24:	4b69      	ldr	r3, [pc, #420]	; (8001bcc <calendario+0x8cc>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001a2a:	4b62      	ldr	r3, [pc, #392]	; (8001bb4 <calendario+0x8b4>)
 8001a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2e:	2100      	movs	r1, #0
 8001a30:	2002      	movs	r0, #2
 8001a32:	4798      	blx	r3
				lcd.string_size(func.print("Ano: %d", ano),16);
 8001a34:	4b5f      	ldr	r3, [pc, #380]	; (8001bb4 <calendario+0x8b4>)
 8001a36:	699c      	ldr	r4, [r3, #24]
 8001a38:	4b65      	ldr	r3, [pc, #404]	; (8001bd0 <calendario+0x8d0>)
 8001a3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001a3e:	4a63      	ldr	r2, [pc, #396]	; (8001bcc <calendario+0x8cc>)
 8001a40:	7812      	ldrb	r2, [r2, #0]
 8001a42:	4611      	mov	r1, r2
 8001a44:	4863      	ldr	r0, [pc, #396]	; (8001bd4 <calendario+0x8d4>)
 8001a46:	4798      	blx	r3
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2110      	movs	r1, #16
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001a50:	4b5d      	ldr	r3, [pc, #372]	; (8001bc8 <calendario+0x8c8>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2b0a      	cmp	r3, #10
 8001a56:	d915      	bls.n	8001a84 <calendario+0x784>
 8001a58:	4b5b      	ldr	r3, [pc, #364]	; (8001bc8 <calendario+0x8c8>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2b13      	cmp	r3, #19
 8001a5e:	d811      	bhi.n	8001a84 <calendario+0x784>
				lcd.gotoxy(2,0);
 8001a60:	4b54      	ldr	r3, [pc, #336]	; (8001bb4 <calendario+0x8b4>)
 8001a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a64:	2100      	movs	r1, #0
 8001a66:	2002      	movs	r0, #2
 8001a68:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001a6a:	4b52      	ldr	r3, [pc, #328]	; (8001bb4 <calendario+0x8b4>)
 8001a6c:	699b      	ldr	r3, [r3, #24]
 8001a6e:	2110      	movs	r1, #16
 8001a70:	4859      	ldr	r0, [pc, #356]	; (8001bd8 <calendario+0x8d8>)
 8001a72:	4798      	blx	r3
				circ.string(&circ, "acertar mes\r\n");
 8001a74:	4b59      	ldr	r3, [pc, #356]	; (8001bdc <calendario+0x8dc>)
 8001a76:	69db      	ldr	r3, [r3, #28]
 8001a78:	4959      	ldr	r1, [pc, #356]	; (8001be0 <calendario+0x8e0>)
 8001a7a:	4858      	ldr	r0, [pc, #352]	; (8001bdc <calendario+0x8dc>)
 8001a7c:	4798      	blx	r3
				choice = 8;
 8001a7e:	4b59      	ldr	r3, [pc, #356]	; (8001be4 <calendario+0x8e4>)
 8001a80:	2208      	movs	r2, #8
 8001a82:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001a84:	4b50      	ldr	r3, [pc, #320]	; (8001bc8 <calendario+0x8c8>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2b13      	cmp	r3, #19
 8001a8a:	f240 813d 	bls.w	8001d08 <calendario+0xa08>
				lcd.gotoxy(2,0);
 8001a8e:	4b49      	ldr	r3, [pc, #292]	; (8001bb4 <calendario+0x8b4>)
 8001a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a92:	2100      	movs	r1, #0
 8001a94:	2002      	movs	r0, #2
 8001a96:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001a98:	4b46      	ldr	r3, [pc, #280]	; (8001bb4 <calendario+0x8b4>)
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	2110      	movs	r1, #16
 8001a9e:	484e      	ldr	r0, [pc, #312]	; (8001bd8 <calendario+0x8d8>)
 8001aa0:	4798      	blx	r3
				circ.string(&circ, "Data\r\n");
 8001aa2:	4b4e      	ldr	r3, [pc, #312]	; (8001bdc <calendario+0x8dc>)
 8001aa4:	69db      	ldr	r3, [r3, #28]
 8001aa6:	4950      	ldr	r1, [pc, #320]	; (8001be8 <calendario+0x8e8>)
 8001aa8:	484c      	ldr	r0, [pc, #304]	; (8001bdc <calendario+0x8dc>)
 8001aaa:	4798      	blx	r3
				choice = 2;
 8001aac:	4b4d      	ldr	r3, [pc, #308]	; (8001be4 <calendario+0x8e4>)
 8001aae:	2202      	movs	r2, #2
 8001ab0:	701a      	strb	r2, [r3, #0]
				stm.rtc.Year(ano);
 8001ab2:	4b42      	ldr	r3, [pc, #264]	; (8001bbc <calendario+0x8bc>)
 8001ab4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001ab8:	4a44      	ldr	r2, [pc, #272]	; (8001bcc <calendario+0x8cc>)
 8001aba:	7812      	ldrb	r2, [r2, #0]
 8001abc:	4610      	mov	r0, r2
 8001abe:	4798      	blx	r3
			}
			break;
 8001ac0:	e122      	b.n	8001d08 <calendario+0xa08>

		case 8: // Set Month
			lcd.gotoxy(0,0);
 8001ac2:	4b3c      	ldr	r3, [pc, #240]	; (8001bb4 <calendario+0x8b4>)
 8001ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	2000      	movs	r0, #0
 8001aca:	4798      	blx	r3
			lcd.string_size("Acertar Mes",16);
 8001acc:	4b39      	ldr	r3, [pc, #228]	; (8001bb4 <calendario+0x8b4>)
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	2110      	movs	r1, #16
 8001ad2:	4846      	ldr	r0, [pc, #280]	; (8001bec <calendario+0x8ec>)
 8001ad4:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001ad6:	4b39      	ldr	r3, [pc, #228]	; (8001bbc <calendario+0x8bc>)
 8001ad8:	f8d3 4178 	ldr.w	r4, [r3, #376]	; 0x178
 8001adc:	4b38      	ldr	r3, [pc, #224]	; (8001bc0 <calendario+0x8c0>)
 8001ade:	6958      	ldr	r0, [r3, #20]
 8001ae0:	4b37      	ldr	r3, [pc, #220]	; (8001bc0 <calendario+0x8c0>)
 8001ae2:	6919      	ldr	r1, [r3, #16]
 8001ae4:	4b37      	ldr	r3, [pc, #220]	; (8001bc4 <calendario+0x8c4>)
 8001ae6:	881b      	ldrh	r3, [r3, #0]
 8001ae8:	220d      	movs	r2, #13
 8001aea:	47a0      	blx	r4
 8001aec:	4603      	mov	r3, r0
 8001aee:	4a36      	ldr	r2, [pc, #216]	; (8001bc8 <calendario+0x8c8>)
 8001af0:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001af2:	4b35      	ldr	r3, [pc, #212]	; (8001bc8 <calendario+0x8c8>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d023      	beq.n	8001b42 <calendario+0x842>
 8001afa:	4b33      	ldr	r3, [pc, #204]	; (8001bc8 <calendario+0x8c8>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	2b05      	cmp	r3, #5
 8001b00:	d81f      	bhi.n	8001b42 <calendario+0x842>
				mes ++;
 8001b02:	4b3b      	ldr	r3, [pc, #236]	; (8001bf0 <calendario+0x8f0>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	3301      	adds	r3, #1
 8001b08:	b2da      	uxtb	r2, r3
 8001b0a:	4b39      	ldr	r3, [pc, #228]	; (8001bf0 <calendario+0x8f0>)
 8001b0c:	701a      	strb	r2, [r3, #0]
				if(mes > 12)
 8001b0e:	4b38      	ldr	r3, [pc, #224]	; (8001bf0 <calendario+0x8f0>)
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	2b0c      	cmp	r3, #12
 8001b14:	d902      	bls.n	8001b1c <calendario+0x81c>
					mes = 1;
 8001b16:	4b36      	ldr	r3, [pc, #216]	; (8001bf0 <calendario+0x8f0>)
 8001b18:	2201      	movs	r2, #1
 8001b1a:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001b1c:	4b25      	ldr	r3, [pc, #148]	; (8001bb4 <calendario+0x8b4>)
 8001b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b20:	2100      	movs	r1, #0
 8001b22:	2002      	movs	r0, #2
 8001b24:	4798      	blx	r3
				lcd.string_size(func.print("mes: %d", mes),16);
 8001b26:	4b23      	ldr	r3, [pc, #140]	; (8001bb4 <calendario+0x8b4>)
 8001b28:	699c      	ldr	r4, [r3, #24]
 8001b2a:	4b29      	ldr	r3, [pc, #164]	; (8001bd0 <calendario+0x8d0>)
 8001b2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b30:	4a2f      	ldr	r2, [pc, #188]	; (8001bf0 <calendario+0x8f0>)
 8001b32:	7812      	ldrb	r2, [r2, #0]
 8001b34:	4611      	mov	r1, r2
 8001b36:	482f      	ldr	r0, [pc, #188]	; (8001bf4 <calendario+0x8f4>)
 8001b38:	4798      	blx	r3
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2110      	movs	r1, #16
 8001b3e:	4618      	mov	r0, r3
 8001b40:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001b42:	4b21      	ldr	r3, [pc, #132]	; (8001bc8 <calendario+0x8c8>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2b0a      	cmp	r3, #10
 8001b48:	d915      	bls.n	8001b76 <calendario+0x876>
 8001b4a:	4b1f      	ldr	r3, [pc, #124]	; (8001bc8 <calendario+0x8c8>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2b13      	cmp	r3, #19
 8001b50:	d811      	bhi.n	8001b76 <calendario+0x876>
				lcd.gotoxy(2,0);
 8001b52:	4b18      	ldr	r3, [pc, #96]	; (8001bb4 <calendario+0x8b4>)
 8001b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b56:	2100      	movs	r1, #0
 8001b58:	2002      	movs	r0, #2
 8001b5a:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001b5c:	4b15      	ldr	r3, [pc, #84]	; (8001bb4 <calendario+0x8b4>)
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	2110      	movs	r1, #16
 8001b62:	481d      	ldr	r0, [pc, #116]	; (8001bd8 <calendario+0x8d8>)
 8001b64:	4798      	blx	r3
				circ.string(&circ, "acertar dia\r\n");
 8001b66:	4b1d      	ldr	r3, [pc, #116]	; (8001bdc <calendario+0x8dc>)
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	4923      	ldr	r1, [pc, #140]	; (8001bf8 <calendario+0x8f8>)
 8001b6c:	481b      	ldr	r0, [pc, #108]	; (8001bdc <calendario+0x8dc>)
 8001b6e:	4798      	blx	r3
				choice = 9;
 8001b70:	4b1c      	ldr	r3, [pc, #112]	; (8001be4 <calendario+0x8e4>)
 8001b72:	2209      	movs	r2, #9
 8001b74:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001b76:	4b14      	ldr	r3, [pc, #80]	; (8001bc8 <calendario+0x8c8>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2b13      	cmp	r3, #19
 8001b7c:	f240 80c6 	bls.w	8001d0c <calendario+0xa0c>
				lcd.gotoxy(2,0);
 8001b80:	4b0c      	ldr	r3, [pc, #48]	; (8001bb4 <calendario+0x8b4>)
 8001b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b84:	2100      	movs	r1, #0
 8001b86:	2002      	movs	r0, #2
 8001b88:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001b8a:	4b0a      	ldr	r3, [pc, #40]	; (8001bb4 <calendario+0x8b4>)
 8001b8c:	699b      	ldr	r3, [r3, #24]
 8001b8e:	2110      	movs	r1, #16
 8001b90:	4811      	ldr	r0, [pc, #68]	; (8001bd8 <calendario+0x8d8>)
 8001b92:	4798      	blx	r3
				circ.string(&circ, "Data\r\n");
 8001b94:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <calendario+0x8dc>)
 8001b96:	69db      	ldr	r3, [r3, #28]
 8001b98:	4913      	ldr	r1, [pc, #76]	; (8001be8 <calendario+0x8e8>)
 8001b9a:	4810      	ldr	r0, [pc, #64]	; (8001bdc <calendario+0x8dc>)
 8001b9c:	4798      	blx	r3
				choice = 2;
 8001b9e:	4b11      	ldr	r3, [pc, #68]	; (8001be4 <calendario+0x8e4>)
 8001ba0:	2202      	movs	r2, #2
 8001ba2:	701a      	strb	r2, [r3, #0]
				stm.rtc.Month(mes);
 8001ba4:	4b05      	ldr	r3, [pc, #20]	; (8001bbc <calendario+0x8bc>)
 8001ba6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001baa:	4a11      	ldr	r2, [pc, #68]	; (8001bf0 <calendario+0x8f0>)
 8001bac:	7812      	ldrb	r2, [r2, #0]
 8001bae:	4610      	mov	r0, r2
 8001bb0:	4798      	blx	r3
			}
			break;
 8001bb2:	e0ab      	b.n	8001d0c <calendario+0xa0c>
 8001bb4:	200004a0 	.word	0x200004a0
 8001bb8:	0800ce58 	.word	0x0800ce58
 8001bbc:	200001fc 	.word	0x200001fc
 8001bc0:	20000478 	.word	0x20000478
 8001bc4:	200004fe 	.word	0x200004fe
 8001bc8:	200004f8 	.word	0x200004f8
 8001bcc:	200004f4 	.word	0x200004f4
 8001bd0:	200003b0 	.word	0x200003b0
 8001bd4:	0800ce64 	.word	0x0800ce64
 8001bd8:	0800cdd4 	.word	0x0800cdd4
 8001bdc:	200004cc 	.word	0x200004cc
 8001be0:	0800ce6c 	.word	0x0800ce6c
 8001be4:	200004f0 	.word	0x200004f0
 8001be8:	0800cd64 	.word	0x0800cd64
 8001bec:	0800ce7c 	.word	0x0800ce7c
 8001bf0:	20000000 	.word	0x20000000
 8001bf4:	0800ce88 	.word	0x0800ce88
 8001bf8:	0800ce90 	.word	0x0800ce90

		case 9: // Set Day
			lcd.gotoxy(0,0);
 8001bfc:	4b47      	ldr	r3, [pc, #284]	; (8001d1c <calendario+0xa1c>)
 8001bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c00:	2100      	movs	r1, #0
 8001c02:	2000      	movs	r0, #0
 8001c04:	4798      	blx	r3
			lcd.string_size("Acertar Dia",16);
 8001c06:	4b45      	ldr	r3, [pc, #276]	; (8001d1c <calendario+0xa1c>)
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	2110      	movs	r1, #16
 8001c0c:	4844      	ldr	r0, [pc, #272]	; (8001d20 <calendario+0xa20>)
 8001c0e:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001c10:	4b44      	ldr	r3, [pc, #272]	; (8001d24 <calendario+0xa24>)
 8001c12:	f8d3 4178 	ldr.w	r4, [r3, #376]	; 0x178
 8001c16:	4b44      	ldr	r3, [pc, #272]	; (8001d28 <calendario+0xa28>)
 8001c18:	6958      	ldr	r0, [r3, #20]
 8001c1a:	4b43      	ldr	r3, [pc, #268]	; (8001d28 <calendario+0xa28>)
 8001c1c:	6919      	ldr	r1, [r3, #16]
 8001c1e:	4b43      	ldr	r3, [pc, #268]	; (8001d2c <calendario+0xa2c>)
 8001c20:	881b      	ldrh	r3, [r3, #0]
 8001c22:	220d      	movs	r2, #13
 8001c24:	47a0      	blx	r4
 8001c26:	4603      	mov	r3, r0
 8001c28:	4a41      	ldr	r2, [pc, #260]	; (8001d30 <calendario+0xa30>)
 8001c2a:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001c2c:	4b40      	ldr	r3, [pc, #256]	; (8001d30 <calendario+0xa30>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d023      	beq.n	8001c7c <calendario+0x97c>
 8001c34:	4b3e      	ldr	r3, [pc, #248]	; (8001d30 <calendario+0xa30>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2b05      	cmp	r3, #5
 8001c3a:	d81f      	bhi.n	8001c7c <calendario+0x97c>
				dia ++;
 8001c3c:	4b3d      	ldr	r3, [pc, #244]	; (8001d34 <calendario+0xa34>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	3301      	adds	r3, #1
 8001c42:	b2da      	uxtb	r2, r3
 8001c44:	4b3b      	ldr	r3, [pc, #236]	; (8001d34 <calendario+0xa34>)
 8001c46:	701a      	strb	r2, [r3, #0]
				if(dia > 31)
 8001c48:	4b3a      	ldr	r3, [pc, #232]	; (8001d34 <calendario+0xa34>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	2b1f      	cmp	r3, #31
 8001c4e:	d902      	bls.n	8001c56 <calendario+0x956>
					dia = 1;
 8001c50:	4b38      	ldr	r3, [pc, #224]	; (8001d34 <calendario+0xa34>)
 8001c52:	2201      	movs	r2, #1
 8001c54:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001c56:	4b31      	ldr	r3, [pc, #196]	; (8001d1c <calendario+0xa1c>)
 8001c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	2002      	movs	r0, #2
 8001c5e:	4798      	blx	r3
				lcd.string_size(func.print("dia: %d", dia),16);
 8001c60:	4b2e      	ldr	r3, [pc, #184]	; (8001d1c <calendario+0xa1c>)
 8001c62:	699c      	ldr	r4, [r3, #24]
 8001c64:	4b34      	ldr	r3, [pc, #208]	; (8001d38 <calendario+0xa38>)
 8001c66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c6a:	4a32      	ldr	r2, [pc, #200]	; (8001d34 <calendario+0xa34>)
 8001c6c:	7812      	ldrb	r2, [r2, #0]
 8001c6e:	4611      	mov	r1, r2
 8001c70:	4832      	ldr	r0, [pc, #200]	; (8001d3c <calendario+0xa3c>)
 8001c72:	4798      	blx	r3
 8001c74:	4603      	mov	r3, r0
 8001c76:	2110      	movs	r1, #16
 8001c78:	4618      	mov	r0, r3
 8001c7a:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001c7c:	4b2c      	ldr	r3, [pc, #176]	; (8001d30 <calendario+0xa30>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2b0a      	cmp	r3, #10
 8001c82:	d915      	bls.n	8001cb0 <calendario+0x9b0>
 8001c84:	4b2a      	ldr	r3, [pc, #168]	; (8001d30 <calendario+0xa30>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2b13      	cmp	r3, #19
 8001c8a:	d811      	bhi.n	8001cb0 <calendario+0x9b0>
				lcd.gotoxy(2,0);
 8001c8c:	4b23      	ldr	r3, [pc, #140]	; (8001d1c <calendario+0xa1c>)
 8001c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c90:	2100      	movs	r1, #0
 8001c92:	2002      	movs	r0, #2
 8001c94:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001c96:	4b21      	ldr	r3, [pc, #132]	; (8001d1c <calendario+0xa1c>)
 8001c98:	699b      	ldr	r3, [r3, #24]
 8001c9a:	2110      	movs	r1, #16
 8001c9c:	4828      	ldr	r0, [pc, #160]	; (8001d40 <calendario+0xa40>)
 8001c9e:	4798      	blx	r3
				circ.string(&circ, "Data\r\n");
 8001ca0:	4b28      	ldr	r3, [pc, #160]	; (8001d44 <calendario+0xa44>)
 8001ca2:	69db      	ldr	r3, [r3, #28]
 8001ca4:	4928      	ldr	r1, [pc, #160]	; (8001d48 <calendario+0xa48>)
 8001ca6:	4827      	ldr	r0, [pc, #156]	; (8001d44 <calendario+0xa44>)
 8001ca8:	4798      	blx	r3
				choice = 2;
 8001caa:	4b28      	ldr	r3, [pc, #160]	; (8001d4c <calendario+0xa4c>)
 8001cac:	2202      	movs	r2, #2
 8001cae:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001cb0:	4b1f      	ldr	r3, [pc, #124]	; (8001d30 <calendario+0xa30>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b13      	cmp	r3, #19
 8001cb6:	d92b      	bls.n	8001d10 <calendario+0xa10>
				lcd.gotoxy(2,0);
 8001cb8:	4b18      	ldr	r3, [pc, #96]	; (8001d1c <calendario+0xa1c>)
 8001cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	2002      	movs	r0, #2
 8001cc0:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001cc2:	4b16      	ldr	r3, [pc, #88]	; (8001d1c <calendario+0xa1c>)
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	2110      	movs	r1, #16
 8001cc8:	481d      	ldr	r0, [pc, #116]	; (8001d40 <calendario+0xa40>)
 8001cca:	4798      	blx	r3
				circ.string(&circ, "Data\r\n");
 8001ccc:	4b1d      	ldr	r3, [pc, #116]	; (8001d44 <calendario+0xa44>)
 8001cce:	69db      	ldr	r3, [r3, #28]
 8001cd0:	491d      	ldr	r1, [pc, #116]	; (8001d48 <calendario+0xa48>)
 8001cd2:	481c      	ldr	r0, [pc, #112]	; (8001d44 <calendario+0xa44>)
 8001cd4:	4798      	blx	r3
				choice = 2;
 8001cd6:	4b1d      	ldr	r3, [pc, #116]	; (8001d4c <calendario+0xa4c>)
 8001cd8:	2202      	movs	r2, #2
 8001cda:	701a      	strb	r2, [r3, #0]
				stm.rtc.Day(dia);
 8001cdc:	4b11      	ldr	r3, [pc, #68]	; (8001d24 <calendario+0xa24>)
 8001cde:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8001ce2:	4a14      	ldr	r2, [pc, #80]	; (8001d34 <calendario+0xa34>)
 8001ce4:	7812      	ldrb	r2, [r2, #0]
 8001ce6:	4610      	mov	r0, r2
 8001ce8:	4798      	blx	r3
			}
			break;
 8001cea:	e011      	b.n	8001d10 <calendario+0xa10>
		default:
			break;
 8001cec:	bf00      	nop
 8001cee:	e010      	b.n	8001d12 <calendario+0xa12>
			break;
 8001cf0:	bf00      	nop
 8001cf2:	e00e      	b.n	8001d12 <calendario+0xa12>
			break;
 8001cf4:	bf00      	nop
 8001cf6:	e00c      	b.n	8001d12 <calendario+0xa12>
			break;
 8001cf8:	bf00      	nop
 8001cfa:	e00a      	b.n	8001d12 <calendario+0xa12>
			break;
 8001cfc:	bf00      	nop
 8001cfe:	e008      	b.n	8001d12 <calendario+0xa12>
			break;
 8001d00:	bf00      	nop
 8001d02:	e006      	b.n	8001d12 <calendario+0xa12>
			break;
 8001d04:	bf00      	nop
 8001d06:	e004      	b.n	8001d12 <calendario+0xa12>
			break;
 8001d08:	bf00      	nop
 8001d0a:	e002      	b.n	8001d12 <calendario+0xa12>
			break;
 8001d0c:	bf00      	nop
 8001d0e:	e000      	b.n	8001d12 <calendario+0xa12>
			break;
 8001d10:	bf00      	nop
	}
}
 8001d12:	bf00      	nop
 8001d14:	3704      	adds	r7, #4
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	200004a0 	.word	0x200004a0
 8001d20:	0800cea0 	.word	0x0800cea0
 8001d24:	200001fc 	.word	0x200001fc
 8001d28:	20000478 	.word	0x20000478
 8001d2c:	200004fe 	.word	0x200004fe
 8001d30:	200004f8 	.word	0x200004f8
 8001d34:	20000001 	.word	0x20000001
 8001d38:	200003b0 	.word	0x200003b0
 8001d3c:	0800ceac 	.word	0x0800ceac
 8001d40:	0800cdd4 	.word	0x0800cdd4
 8001d44:	200004cc 	.word	0x200004cc
 8001d48:	0800cd64 	.word	0x0800cd64
 8001d4c:	200004f0 	.word	0x200004f0

08001d50 <TIM1_BRK_TIM9_IRQHandler>:
/******************************************************************************/

/***Interrupt Definition***/

void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
	/***/
	if(stm.tim9.reg->SR & 1){ // status register (view interrupt flags)
 8001d54:	4b36      	ldr	r3, [pc, #216]	; (8001e30 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001d56:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001d5a:	691b      	ldr	r3, [r3, #16]
 8001d5c:	f003 0301 	and.w	r3, r3, #1
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d050      	beq.n	8001e06 <TIM1_BRK_TIM9_IRQHandler+0xb6>
		stm.tim9.reg->SR &=  (uint32_t) ~1;
 8001d64:	4b32      	ldr	r3, [pc, #200]	; (8001e30 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001d66:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001d6a:	691a      	ldr	r2, [r3, #16]
 8001d6c:	4b30      	ldr	r3, [pc, #192]	; (8001e30 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001d6e:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001d72:	f022 0201 	bic.w	r2, r2, #1
 8001d76:	611a      	str	r2, [r3, #16]

		if(dir){
 8001d78:	4b2e      	ldr	r3, [pc, #184]	; (8001e34 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d01e      	beq.n	8001dbe <TIM1_BRK_TIM9_IRQHandler+0x6e>
			stm.gpioa.reset(1 << 5);
 8001d80:	4b2b      	ldr	r3, [pc, #172]	; (8001e30 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001d82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d84:	2020      	movs	r0, #32
 8001d86:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1--));
 8001d88:	4b2b      	ldr	r3, [pc, #172]	; (8001e38 <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	4a2b      	ldr	r2, [pc, #172]	; (8001e3c <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001d8e:	f992 1000 	ldrsb.w	r1, [r2]
 8001d92:	b2ca      	uxtb	r2, r1
 8001d94:	3a01      	subs	r2, #1
 8001d96:	b2d2      	uxtb	r2, r2
 8001d98:	b250      	sxtb	r0, r2
 8001d9a:	4a28      	ldr	r2, [pc, #160]	; (8001e3c <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001d9c:	7010      	strb	r0, [r2, #0]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	408a      	lsls	r2, r1
 8001da2:	b2d2      	uxtb	r2, r2
 8001da4:	43d2      	mvns	r2, r2
 8001da6:	b2d2      	uxtb	r2, r2
 8001da8:	4610      	mov	r0, r2
 8001daa:	4798      	blx	r3
			if(count1 < 0)
 8001dac:	4b23      	ldr	r3, [pc, #140]	; (8001e3c <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001dae:	f993 3000 	ldrsb.w	r3, [r3]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	da21      	bge.n	8001dfa <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 0;
 8001db6:	4b1f      	ldr	r3, [pc, #124]	; (8001e34 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	701a      	strb	r2, [r3, #0]
 8001dbc:	e01d      	b.n	8001dfa <TIM1_BRK_TIM9_IRQHandler+0xaa>
		}else{
			stm.gpioa.set(1 << 5);
 8001dbe:	4b1c      	ldr	r3, [pc, #112]	; (8001e30 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dc2:	2020      	movs	r0, #32
 8001dc4:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1++));
 8001dc6:	4b1c      	ldr	r3, [pc, #112]	; (8001e38 <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	4a1c      	ldr	r2, [pc, #112]	; (8001e3c <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001dcc:	f992 1000 	ldrsb.w	r1, [r2]
 8001dd0:	b2ca      	uxtb	r2, r1
 8001dd2:	3201      	adds	r2, #1
 8001dd4:	b2d2      	uxtb	r2, r2
 8001dd6:	b250      	sxtb	r0, r2
 8001dd8:	4a18      	ldr	r2, [pc, #96]	; (8001e3c <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001dda:	7010      	strb	r0, [r2, #0]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	408a      	lsls	r2, r1
 8001de0:	b2d2      	uxtb	r2, r2
 8001de2:	43d2      	mvns	r2, r2
 8001de4:	b2d2      	uxtb	r2, r2
 8001de6:	4610      	mov	r0, r2
 8001de8:	4798      	blx	r3
			if(count1 > 7)
 8001dea:	4b14      	ldr	r3, [pc, #80]	; (8001e3c <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001dec:	f993 3000 	ldrsb.w	r3, [r3]
 8001df0:	2b07      	cmp	r3, #7
 8001df2:	dd02      	ble.n	8001dfa <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 1;
 8001df4:	4b0f      	ldr	r3, [pc, #60]	; (8001e34 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001df6:	2201      	movs	r2, #1
 8001df8:	701a      	strb	r2, [r3, #0]
		}
		count2++;
 8001dfa:	4b11      	ldr	r3, [pc, #68]	; (8001e40 <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	b29a      	uxth	r2, r3
 8001e02:	4b0f      	ldr	r3, [pc, #60]	; (8001e40 <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001e04:	801a      	strh	r2, [r3, #0]
	}
	if(stm.tim9.reg->SR & 2){
 8001e06:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001e08:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001e0c:	691b      	ldr	r3, [r3, #16]
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d009      	beq.n	8001e2a <TIM1_BRK_TIM9_IRQHandler+0xda>
		stm.tim9.reg->SR &=  (uint32_t) ~2;
 8001e16:	4b06      	ldr	r3, [pc, #24]	; (8001e30 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001e18:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001e1c:	691a      	ldr	r2, [r3, #16]
 8001e1e:	4b04      	ldr	r3, [pc, #16]	; (8001e30 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001e20:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001e24:	f022 0202 	bic.w	r2, r2, #2
 8001e28:	611a      	str	r2, [r3, #16]

	}
	/***/
	//stm.tim9.reg->SR &=  (uint32_t) ~1;
	//stm.tim9.reg->SR &=  (uint32_t) ~2;
}
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	200001fc 	.word	0x200001fc
 8001e34:	20000500 	.word	0x20000500
 8001e38:	20000494 	.word	0x20000494
 8001e3c:	200004fc 	.word	0x200004fc
 8001e40:	200004fe 	.word	0x200004fe

08001e44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
	return 1;
 8001e48:	2301      	movs	r3, #1
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <_kill>:

int _kill(int pid, int sig)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e5e:	f005 fa9f 	bl	80073a0 <__errno>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2216      	movs	r2, #22
 8001e66:	601a      	str	r2, [r3, #0]
	return -1;
 8001e68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <_exit>:

void _exit (int status)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f7ff ffe7 	bl	8001e54 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e86:	e7fe      	b.n	8001e86 <_exit+0x12>

08001e88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	e00a      	b.n	8001eb0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e9a:	f3af 8000 	nop.w
 8001e9e:	4601      	mov	r1, r0
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	1c5a      	adds	r2, r3, #1
 8001ea4:	60ba      	str	r2, [r7, #8]
 8001ea6:	b2ca      	uxtb	r2, r1
 8001ea8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	3301      	adds	r3, #1
 8001eae:	617b      	str	r3, [r7, #20]
 8001eb0:	697a      	ldr	r2, [r7, #20]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	dbf0      	blt.n	8001e9a <_read+0x12>
	}

return len;
 8001eb8:	687b      	ldr	r3, [r7, #4]
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3718      	adds	r7, #24
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b086      	sub	sp, #24
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]
 8001ed2:	e009      	b.n	8001ee8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	1c5a      	adds	r2, r3, #1
 8001ed8:	60ba      	str	r2, [r7, #8]
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	617b      	str	r3, [r7, #20]
 8001ee8:	697a      	ldr	r2, [r7, #20]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	dbf1      	blt.n	8001ed4 <_write+0x12>
	}
	return len;
 8001ef0:	687b      	ldr	r3, [r7, #4]
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3718      	adds	r7, #24
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <_close>:

int _close(int file)
{
 8001efa:	b480      	push	{r7}
 8001efc:	b083      	sub	sp, #12
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
	return -1;
 8001f02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	370c      	adds	r7, #12
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr

08001f12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f12:	b480      	push	{r7}
 8001f14:	b083      	sub	sp, #12
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
 8001f1a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f22:	605a      	str	r2, [r3, #4]
	return 0;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <_isatty>:

int _isatty(int file)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
	return 1;
 8001f3a:	2301      	movs	r3, #1
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
	return 0;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
	...

08001f64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f6c:	4a14      	ldr	r2, [pc, #80]	; (8001fc0 <_sbrk+0x5c>)
 8001f6e:	4b15      	ldr	r3, [pc, #84]	; (8001fc4 <_sbrk+0x60>)
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f78:	4b13      	ldr	r3, [pc, #76]	; (8001fc8 <_sbrk+0x64>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d102      	bne.n	8001f86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f80:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <_sbrk+0x64>)
 8001f82:	4a12      	ldr	r2, [pc, #72]	; (8001fcc <_sbrk+0x68>)
 8001f84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f86:	4b10      	ldr	r3, [pc, #64]	; (8001fc8 <_sbrk+0x64>)
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	693a      	ldr	r2, [r7, #16]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d207      	bcs.n	8001fa4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f94:	f005 fa04 	bl	80073a0 <__errno>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	220c      	movs	r2, #12
 8001f9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa2:	e009      	b.n	8001fb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fa4:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <_sbrk+0x64>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001faa:	4b07      	ldr	r3, [pc, #28]	; (8001fc8 <_sbrk+0x64>)
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	4a05      	ldr	r2, [pc, #20]	; (8001fc8 <_sbrk+0x64>)
 8001fb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20020000 	.word	0x20020000
 8001fc4:	00000400 	.word	0x00000400
 8001fc8:	2000055c 	.word	0x2000055c
 8001fcc:	20000980 	.word	0x20000980

08001fd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fd4:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <SystemInit+0x20>)
 8001fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fda:	4a05      	ldr	r2, [pc, #20]	; (8001ff0 <SystemInit+0x20>)
 8001fdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fe0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	e000ed00 	.word	0xe000ed00

08001ff4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ff4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800202c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ff8:	480d      	ldr	r0, [pc, #52]	; (8002030 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ffa:	490e      	ldr	r1, [pc, #56]	; (8002034 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ffc:	4a0e      	ldr	r2, [pc, #56]	; (8002038 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ffe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002000:	e002      	b.n	8002008 <LoopCopyDataInit>

08002002 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002002:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002004:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002006:	3304      	adds	r3, #4

08002008 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002008:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800200a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800200c:	d3f9      	bcc.n	8002002 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800200e:	4a0b      	ldr	r2, [pc, #44]	; (800203c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002010:	4c0b      	ldr	r4, [pc, #44]	; (8002040 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002012:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002014:	e001      	b.n	800201a <LoopFillZerobss>

08002016 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002016:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002018:	3204      	adds	r2, #4

0800201a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800201a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800201c:	d3fb      	bcc.n	8002016 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800201e:	f7ff ffd7 	bl	8001fd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002022:	f005 f9c3 	bl	80073ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002026:	f7fe fe87 	bl	8000d38 <main>
  bx  lr    
 800202a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800202c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002030:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002034:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002038:	0800d3a8 	.word	0x0800d3a8
  ldr r2, =_sbss
 800203c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002040:	20000980 	.word	0x20000980

08002044 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002044:	e7fe      	b.n	8002044 <ADC_IRQHandler>
	...

08002048 <HC595enable>:
void HC595_shift_bit(uint8_t bool);
void HC595_shift_byte(uint8_t byte);
void HC595_shift_out(void);
/***Procedure & Function***/
HC595 HC595enable(volatile uint32_t *ddr, volatile uint32_t *port, uint8_t datapin, uint8_t clkpin, uint8_t outpin)
{
 8002048:	b490      	push	{r4, r7}
 800204a:	b088      	sub	sp, #32
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
 8002054:	70fb      	strb	r3, [r7, #3]
	//LOCAL VARIABLES
	//ALLOCAO MEMORIA PARA Estrutura
	HC595 hc595;
	//import parametros
	hc595_DDR = ddr;
 8002056:	4a38      	ldr	r2, [pc, #224]	; (8002138 <HC595enable+0xf0>)
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	6013      	str	r3, [r2, #0]
	hc595_PORT = port;
 800205c:	4a37      	ldr	r2, [pc, #220]	; (800213c <HC595enable+0xf4>)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6013      	str	r3, [r2, #0]
	HC595_datapin = datapin;
 8002062:	4a37      	ldr	r2, [pc, #220]	; (8002140 <HC595enable+0xf8>)
 8002064:	78fb      	ldrb	r3, [r7, #3]
 8002066:	7013      	strb	r3, [r2, #0]
	HC595_clkpin = clkpin;
 8002068:	4a36      	ldr	r2, [pc, #216]	; (8002144 <HC595enable+0xfc>)
 800206a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800206e:	7013      	strb	r3, [r2, #0]
	HC595_outpin = outpin;
 8002070:	4a35      	ldr	r2, [pc, #212]	; (8002148 <HC595enable+0x100>)
 8002072:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002076:	7013      	strb	r3, [r2, #0]
	//inic variables
#if defined (STM32F446xx)
	*hc595_DDR &= (uint32_t) ~((3 << (datapin * 2)) | (3 << (clkpin * 2)) | (3 << (outpin * 2)));
 8002078:	4b2f      	ldr	r3, [pc, #188]	; (8002138 <HC595enable+0xf0>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	78fb      	ldrb	r3, [r7, #3]
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	2103      	movs	r1, #3
 8002084:	4099      	lsls	r1, r3
 8002086:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	2003      	movs	r0, #3
 800208e:	fa00 f303 	lsl.w	r3, r0, r3
 8002092:	4319      	orrs	r1, r3
 8002094:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	2003      	movs	r0, #3
 800209c:	fa00 f303 	lsl.w	r3, r0, r3
 80020a0:	430b      	orrs	r3, r1
 80020a2:	43db      	mvns	r3, r3
 80020a4:	4619      	mov	r1, r3
 80020a6:	4b24      	ldr	r3, [pc, #144]	; (8002138 <HC595enable+0xf0>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	400a      	ands	r2, r1
 80020ac:	601a      	str	r2, [r3, #0]
	*hc595_DDR |= ((1 << (datapin * 2)) | (1 << (clkpin * 2)) | (1 << (outpin * 2)));
 80020ae:	4b22      	ldr	r3, [pc, #136]	; (8002138 <HC595enable+0xf0>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	78fb      	ldrb	r3, [r7, #3]
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	2101      	movs	r1, #1
 80020ba:	4099      	lsls	r1, r3
 80020bc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80020c0:	005b      	lsls	r3, r3, #1
 80020c2:	2001      	movs	r0, #1
 80020c4:	fa00 f303 	lsl.w	r3, r0, r3
 80020c8:	4319      	orrs	r1, r3
 80020ca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	2001      	movs	r0, #1
 80020d2:	fa00 f303 	lsl.w	r3, r0, r3
 80020d6:	430b      	orrs	r3, r1
 80020d8:	4619      	mov	r1, r3
 80020da:	4b17      	ldr	r3, [pc, #92]	; (8002138 <HC595enable+0xf0>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	430a      	orrs	r2, r1
 80020e0:	601a      	str	r2, [r3, #0]
#else
	*hc595_DDR |= (1 << datapin) | (1 << clkpin) | (1 << outpin);
#endif
	*hc595_PORT &= ~((1<<datapin) | (1<<clkpin) | (1 << outpin));
 80020e2:	4b16      	ldr	r3, [pc, #88]	; (800213c <HC595enable+0xf4>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	78fb      	ldrb	r3, [r7, #3]
 80020ea:	2101      	movs	r1, #1
 80020ec:	4099      	lsls	r1, r3
 80020ee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80020f2:	2001      	movs	r0, #1
 80020f4:	fa00 f303 	lsl.w	r3, r0, r3
 80020f8:	4319      	orrs	r1, r3
 80020fa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020fe:	2001      	movs	r0, #1
 8002100:	fa00 f303 	lsl.w	r3, r0, r3
 8002104:	430b      	orrs	r3, r1
 8002106:	43db      	mvns	r3, r3
 8002108:	4619      	mov	r1, r3
 800210a:	4b0c      	ldr	r3, [pc, #48]	; (800213c <HC595enable+0xf4>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	400a      	ands	r2, r1
 8002110:	601a      	str	r2, [r3, #0]
	//Direccionar apontadores para PROTOTIPOS
	hc595.bit = HC595_shift_bit;
 8002112:	4b0e      	ldr	r3, [pc, #56]	; (800214c <HC595enable+0x104>)
 8002114:	617b      	str	r3, [r7, #20]
	hc595.byte = HC595_shift_byte;
 8002116:	4b0e      	ldr	r3, [pc, #56]	; (8002150 <HC595enable+0x108>)
 8002118:	61bb      	str	r3, [r7, #24]
	hc595.out = HC595_shift_out;
 800211a:	4b0e      	ldr	r3, [pc, #56]	; (8002154 <HC595enable+0x10c>)
 800211c:	61fb      	str	r3, [r7, #28]
	//
	return hc595;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	461c      	mov	r4, r3
 8002122:	f107 0314 	add.w	r3, r7, #20
 8002126:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800212a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800212e:	68f8      	ldr	r0, [r7, #12]
 8002130:	3720      	adds	r7, #32
 8002132:	46bd      	mov	sp, r7
 8002134:	bc90      	pop	{r4, r7}
 8002136:	4770      	bx	lr
 8002138:	20000560 	.word	0x20000560
 800213c:	20000564 	.word	0x20000564
 8002140:	20000568 	.word	0x20000568
 8002144:	20000569 	.word	0x20000569
 8002148:	2000056a 	.word	0x2000056a
 800214c:	08002159 	.word	0x08002159
 8002150:	080021f1 	.word	0x080021f1
 8002154:	08002235 	.word	0x08002235

08002158 <HC595_shift_bit>:
void HC595_shift_bit(uint8_t bool)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	4603      	mov	r3, r0
 8002160:	71fb      	strb	r3, [r7, #7]
	if (bool)
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d00d      	beq.n	8002184 <HC595_shift_bit+0x2c>
		*hc595_PORT |= (1 << HC595_datapin); // Data bit HIGH
 8002168:	4b1e      	ldr	r3, [pc, #120]	; (80021e4 <HC595_shift_bit+0x8c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	4b1e      	ldr	r3, [pc, #120]	; (80021e8 <HC595_shift_bit+0x90>)
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	4619      	mov	r1, r3
 8002174:	2301      	movs	r3, #1
 8002176:	408b      	lsls	r3, r1
 8002178:	4619      	mov	r1, r3
 800217a:	4b1a      	ldr	r3, [pc, #104]	; (80021e4 <HC595_shift_bit+0x8c>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	430a      	orrs	r2, r1
 8002180:	601a      	str	r2, [r3, #0]
 8002182:	e00d      	b.n	80021a0 <HC595_shift_bit+0x48>
	else
		*hc595_PORT &= ~(1 << HC595_datapin); // Data bit LOW
 8002184:	4b17      	ldr	r3, [pc, #92]	; (80021e4 <HC595_shift_bit+0x8c>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	4b17      	ldr	r3, [pc, #92]	; (80021e8 <HC595_shift_bit+0x90>)
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	4619      	mov	r1, r3
 8002190:	2301      	movs	r3, #1
 8002192:	408b      	lsls	r3, r1
 8002194:	43db      	mvns	r3, r3
 8002196:	4619      	mov	r1, r3
 8002198:	4b12      	ldr	r3, [pc, #72]	; (80021e4 <HC595_shift_bit+0x8c>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	400a      	ands	r2, r1
 800219e:	601a      	str	r2, [r3, #0]
	*hc595_PORT |= (1 << HC595_clkpin); // Shift bit
 80021a0:	4b10      	ldr	r3, [pc, #64]	; (80021e4 <HC595_shift_bit+0x8c>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	4b11      	ldr	r3, [pc, #68]	; (80021ec <HC595_shift_bit+0x94>)
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	4619      	mov	r1, r3
 80021ac:	2301      	movs	r3, #1
 80021ae:	408b      	lsls	r3, r1
 80021b0:	4619      	mov	r1, r3
 80021b2:	4b0c      	ldr	r3, [pc, #48]	; (80021e4 <HC595_shift_bit+0x8c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	430a      	orrs	r2, r1
 80021b8:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1 << HC595_clkpin); //Shift disable
 80021ba:	4b0a      	ldr	r3, [pc, #40]	; (80021e4 <HC595_shift_bit+0x8c>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	4b0a      	ldr	r3, [pc, #40]	; (80021ec <HC595_shift_bit+0x94>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	4619      	mov	r1, r3
 80021c6:	2301      	movs	r3, #1
 80021c8:	408b      	lsls	r3, r1
 80021ca:	43db      	mvns	r3, r3
 80021cc:	4619      	mov	r1, r3
 80021ce:	4b05      	ldr	r3, [pc, #20]	; (80021e4 <HC595_shift_bit+0x8c>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	400a      	ands	r2, r1
 80021d4:	601a      	str	r2, [r3, #0]
}
 80021d6:	bf00      	nop
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	20000564 	.word	0x20000564
 80021e8:	20000568 	.word	0x20000568
 80021ec:	20000569 	.word	0x20000569

080021f0 <HC595_shift_byte>:
void HC595_shift_byte(uint8_t byte)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i = 0; i < 8; i++)
 80021fa:	2300      	movs	r3, #0
 80021fc:	73fb      	strb	r3, [r7, #15]
 80021fe:	e00f      	b.n	8002220 <HC595_shift_byte+0x30>
		HC595_shift_bit(byte & (1 << i));
 8002200:	7bfb      	ldrb	r3, [r7, #15]
 8002202:	2201      	movs	r2, #1
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	b25a      	sxtb	r2, r3
 800220a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800220e:	4013      	ands	r3, r2
 8002210:	b25b      	sxtb	r3, r3
 8002212:	b2db      	uxtb	r3, r3
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff ff9f 	bl	8002158 <HC595_shift_bit>
	for(i = 0; i < 8; i++)
 800221a:	7bfb      	ldrb	r3, [r7, #15]
 800221c:	3301      	adds	r3, #1
 800221e:	73fb      	strb	r3, [r7, #15]
 8002220:	7bfb      	ldrb	r3, [r7, #15]
 8002222:	2b07      	cmp	r3, #7
 8002224:	d9ec      	bls.n	8002200 <HC595_shift_byte+0x10>
	HC595_shift_out();
 8002226:	f000 f805 	bl	8002234 <HC595_shift_out>
}
 800222a:	bf00      	nop
 800222c:	3710      	adds	r7, #16
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
	...

08002234 <HC595_shift_out>:
void HC595_shift_out(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
	*hc595_PORT |= (1<<HC595_outpin); // Output enable
 8002238:	4b0f      	ldr	r3, [pc, #60]	; (8002278 <HC595_shift_out+0x44>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	4b0f      	ldr	r3, [pc, #60]	; (800227c <HC595_shift_out+0x48>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	4619      	mov	r1, r3
 8002244:	2301      	movs	r3, #1
 8002246:	408b      	lsls	r3, r1
 8002248:	4619      	mov	r1, r3
 800224a:	4b0b      	ldr	r3, [pc, #44]	; (8002278 <HC595_shift_out+0x44>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	430a      	orrs	r2, r1
 8002250:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1<<HC595_outpin); // Output disable
 8002252:	4b09      	ldr	r3, [pc, #36]	; (8002278 <HC595_shift_out+0x44>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	4b08      	ldr	r3, [pc, #32]	; (800227c <HC595_shift_out+0x48>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	4619      	mov	r1, r3
 800225e:	2301      	movs	r3, #1
 8002260:	408b      	lsls	r3, r1
 8002262:	43db      	mvns	r3, r3
 8002264:	4619      	mov	r1, r3
 8002266:	4b04      	ldr	r3, [pc, #16]	; (8002278 <HC595_shift_out+0x44>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	400a      	ands	r2, r1
 800226c:	601a      	str	r2, [r3, #0]
}
 800226e:	bf00      	nop
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr
 8002278:	20000564 	.word	0x20000564
 800227c:	2000056a 	.word	0x2000056a

08002280 <CIRCBUFFenable>:
void CIRC_fstring(struct circ_buf_template* circ, const char* str);
void CIRC_freset(void);
/***Procedure & Function***/
/******************************************************************************/
circbuff CIRCBUFFenable( uint8_t size_buff, uint8_t* buff )
{
 8002280:	b4b0      	push	{r4, r5, r7}
 8002282:	b08f      	sub	sp, #60	; 0x3c
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	460b      	mov	r3, r1
 800228a:	607a      	str	r2, [r7, #4]
 800228c:	72fb      	strb	r3, [r7, #11]
	// OBJECT STRUCT
	struct circ_buf_template circ;
	// inic VAR
	CIRCi = 0;
 800228e:	4b13      	ldr	r3, [pc, #76]	; (80022dc <CIRCBUFFenable+0x5c>)
 8002290:	2200      	movs	r2, #0
 8002292:	701a      	strb	r2, [r3, #0]
	circ.tail = circ.head = circ.buff = buff;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	61fb      	str	r3, [r7, #28]
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	61bb      	str	r3, [r7, #24]
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	617b      	str	r3, [r7, #20]
	circ.orig = buff;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	623b      	str	r3, [r7, #32]
	circ.end = buff + ( size_buff - 1 ); // generic
 80022a4:	7afb      	ldrb	r3, [r7, #11]
 80022a6:	3b01      	subs	r3, #1
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	4413      	add	r3, r2
 80022ac:	627b      	str	r3, [r7, #36]	; 0x24
	// function pointers
	circ.get = CIRC_get;
 80022ae:	4b0c      	ldr	r3, [pc, #48]	; (80022e0 <CIRCBUFFenable+0x60>)
 80022b0:	62bb      	str	r3, [r7, #40]	; 0x28
	circ.put = CIRC_put;
 80022b2:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <CIRCBUFFenable+0x64>)
 80022b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	circ.string = CIRC_string;
 80022b6:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <CIRCBUFFenable+0x68>)
 80022b8:	633b      	str	r3, [r7, #48]	; 0x30
	circ.fstring = CIRC_fstring;
 80022ba:	4b0c      	ldr	r3, [pc, #48]	; (80022ec <CIRCBUFFenable+0x6c>)
 80022bc:	637b      	str	r3, [r7, #52]	; 0x34
	/******/
	return circ; // return copy
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	461d      	mov	r5, r3
 80022c2:	f107 0414 	add.w	r4, r7, #20
 80022c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022ce:	6823      	ldr	r3, [r4, #0]
 80022d0:	602b      	str	r3, [r5, #0]
}
 80022d2:	68f8      	ldr	r0, [r7, #12]
 80022d4:	373c      	adds	r7, #60	; 0x3c
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bcb0      	pop	{r4, r5, r7}
 80022da:	4770      	bx	lr
 80022dc:	2000056b 	.word	0x2000056b
 80022e0:	080022f1 	.word	0x080022f1
 80022e4:	08002343 	.word	0x08002343
 80022e8:	0800238f 	.word	0x0800238f
 80022ec:	080023d1 	.word	0x080023d1

080022f0 <CIRC_get>:
/******************************************************************************/
uint8_t CIRC_get( struct circ_buf_template* circ ){
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
	uint8_t* tail; uint8_t* next;
	tail = circ->tail;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	60fb      	str	r3, [r7, #12]
	
	if( tail == circ->end ){
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	691b      	ldr	r3, [r3, #16]
 8002302:	68fa      	ldr	r2, [r7, #12]
 8002304:	429a      	cmp	r2, r3
 8002306:	d103      	bne.n	8002310 <CIRC_get+0x20>
		next = circ->orig;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	e002      	b.n	8002316 <CIRC_get+0x26>
	}else{
		next = tail + 1;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	3301      	adds	r3, #1
 8002314:	60bb      	str	r3, [r7, #8]
	}

	if( (tail == circ->head)  ){
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	68fa      	ldr	r2, [r7, #12]
 800231c:	429a      	cmp	r2, r3
 800231e:	d103      	bne.n	8002328 <CIRC_get+0x38>
		*tail = 0;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2200      	movs	r2, #0
 8002324:	701a      	strb	r2, [r3, #0]
 8002326:	e004      	b.n	8002332 <CIRC_get+0x42>
	}else{
		circ->tail = next;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	68ba      	ldr	r2, [r7, #8]
 800232c:	601a      	str	r2, [r3, #0]
		tail = next;
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	60fb      	str	r3, [r7, #12]
	}

	return *tail;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	781b      	ldrb	r3, [r3, #0]
}
 8002336:	4618      	mov	r0, r3
 8002338:	3714      	adds	r7, #20
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <CIRC_put>:

void CIRC_put( struct circ_buf_template* circ, uint8_t data ){
 8002342:	b480      	push	{r7}
 8002344:	b085      	sub	sp, #20
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
 800234a:	460b      	mov	r3, r1
 800234c:	70fb      	strb	r3, [r7, #3]
	uint8_t* head; uint8_t* next;
	head = circ->head;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	60bb      	str	r3, [r7, #8]

	if( head == circ->end ){
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	691b      	ldr	r3, [r3, #16]
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	429a      	cmp	r2, r3
 800235c:	d103      	bne.n	8002366 <CIRC_put+0x24>
		next = circ->orig;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	e002      	b.n	800236c <CIRC_put+0x2a>
	}else{
		next = head + 1;
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	3301      	adds	r3, #1
 800236a:	60fb      	str	r3, [r7, #12]
	}
	
	if( next == circ->tail ){
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	68fa      	ldr	r2, [r7, #12]
 8002372:	429a      	cmp	r2, r3
 8002374:	d005      	beq.n	8002382 <CIRC_put+0x40>
		;
	}else{
		*next = data;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	78fa      	ldrb	r2, [r7, #3]
 800237a:	701a      	strb	r2, [r3, #0]
		circ->head = next;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	68fa      	ldr	r2, [r7, #12]
 8002380:	605a      	str	r2, [r3, #4]
	}
}
 8002382:	bf00      	nop
 8002384:	3714      	adds	r7, #20
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <CIRC_string>:

void CIRC_string(struct circ_buf_template* circ, const char* str){
 800238e:	b590      	push	{r4, r7, lr}
 8002390:	b085      	sub	sp, #20
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
 8002396:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for(i = 0; i < (strlen(str)+1) ; i++){
 8002398:	2300      	movs	r3, #0
 800239a:	73fb      	strb	r3, [r7, #15]
 800239c:	e00a      	b.n	80023b4 <CIRC_string+0x26>
		CIRC_put(circ, str[i]);	
 800239e:	7bfb      	ldrb	r3, [r7, #15]
 80023a0:	683a      	ldr	r2, [r7, #0]
 80023a2:	4413      	add	r3, r2
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	4619      	mov	r1, r3
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f7ff ffca 	bl	8002342 <CIRC_put>
	for(i = 0; i < (strlen(str)+1) ; i++){
 80023ae:	7bfb      	ldrb	r3, [r7, #15]
 80023b0:	3301      	adds	r3, #1
 80023b2:	73fb      	strb	r3, [r7, #15]
 80023b4:	7bfc      	ldrb	r4, [r7, #15]
 80023b6:	6838      	ldr	r0, [r7, #0]
 80023b8:	f7fd ff2a 	bl	8000210 <strlen>
 80023bc:	4603      	mov	r3, r0
 80023be:	3301      	adds	r3, #1
 80023c0:	429c      	cmp	r4, r3
 80023c2:	d3ec      	bcc.n	800239e <CIRC_string+0x10>
	}
}
 80023c4:	bf00      	nop
 80023c6:	bf00      	nop
 80023c8:	3714      	adds	r7, #20
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd90      	pop	{r4, r7, pc}
	...

080023d0 <CIRC_fstring>:

void CIRC_fstring(struct circ_buf_template* circ, const char* str){
 80023d0:	b590      	push	{r4, r7, lr}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
	if( CIRCi < (strlen(str)+1)){
 80023da:	4b0f      	ldr	r3, [pc, #60]	; (8002418 <CIRC_fstring+0x48>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	461c      	mov	r4, r3
 80023e2:	6838      	ldr	r0, [r7, #0]
 80023e4:	f7fd ff14 	bl	8000210 <strlen>
 80023e8:	4603      	mov	r3, r0
 80023ea:	3301      	adds	r3, #1
 80023ec:	429c      	cmp	r4, r3
 80023ee:	d20e      	bcs.n	800240e <CIRC_fstring+0x3e>
		CIRC_put(circ, str[CIRCi++]);
 80023f0:	4b09      	ldr	r3, [pc, #36]	; (8002418 <CIRC_fstring+0x48>)
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	1c5a      	adds	r2, r3, #1
 80023f8:	b2d1      	uxtb	r1, r2
 80023fa:	4a07      	ldr	r2, [pc, #28]	; (8002418 <CIRC_fstring+0x48>)
 80023fc:	7011      	strb	r1, [r2, #0]
 80023fe:	461a      	mov	r2, r3
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	4413      	add	r3, r2
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	4619      	mov	r1, r3
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f7ff ff9a 	bl	8002342 <CIRC_put>
	}
}
 800240e:	bf00      	nop
 8002410:	370c      	adds	r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	bd90      	pop	{r4, r7, pc}
 8002416:	bf00      	nop
 8002418:	2000056b 	.word	0x2000056b

0800241c <EXPLODEenable>:
uint32_t EXPLODEll(EXPLODE* self);
uint32_t EXPLODElh(EXPLODE* self);
uint32_t EXPLODEhl(EXPLODE* self);
/***Procedure & Function***/
EXPLODE EXPLODEenable( void )
{
 800241c:	b4b0      	push	{r4, r5, r7}
 800241e:	b08b      	sub	sp, #44	; 0x2c
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
	//explode=(struct expld*)calloc(1,sizeof(struct expld));
	//if(explode == NULL){
		//perror("explode at calloc");
	//}
	// inic VAR
	explode.XI=ZERO;
 8002424:	2300      	movs	r3, #0
 8002426:	60fb      	str	r3, [r7, #12]
	explode.XF=ZERO;
 8002428:	2300      	movs	r3, #0
 800242a:	613b      	str	r3, [r7, #16]
	// function pointers
	explode.update = EXPLODEupdate;
 800242c:	4b08      	ldr	r3, [pc, #32]	; (8002450 <EXPLODEenable+0x34>)
 800242e:	627b      	str	r3, [r7, #36]	; 0x24
	/******/
	return explode;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	461d      	mov	r5, r3
 8002434:	f107 040c 	add.w	r4, r7, #12
 8002438:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800243a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800243c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002440:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	372c      	adds	r7, #44	; 0x2c
 8002448:	46bd      	mov	sp, r7
 800244a:	bcb0      	pop	{r4, r5, r7}
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	08002455 	.word	0x08002455

08002454 <EXPLODEupdate>:
// boot
void EXPLODEupdate(EXPLODE* self, uint32_t x)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
	self->XI = self->XF;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685a      	ldr	r2, [r3, #4]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	601a      	str	r2, [r3, #0]
	self->XF = x;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	605a      	str	r2, [r3, #4]
	self->HH = EXPLODEhh(self);
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f000 f819 	bl	80024a4 <EXPLODEhh>
 8002472:	4602      	mov	r2, r0
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	609a      	str	r2, [r3, #8]
	self->LL = EXPLODEll(self);
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f000 f824 	bl	80024c6 <EXPLODEll>
 800247e:	4602      	mov	r2, r0
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	60da      	str	r2, [r3, #12]
	self->LH = EXPLODElh(self);
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f000 f830 	bl	80024ea <EXPLODElh>
 800248a:	4602      	mov	r2, r0
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	611a      	str	r2, [r3, #16]
	self->HL = EXPLODEhl(self);
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	f000 f840 	bl	8002516 <EXPLODEhl>
 8002496:	4602      	mov	r2, r0
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	615a      	str	r2, [r3, #20]
}
 800249c:	bf00      	nop
 800249e:	3708      	adds	r7, #8
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <EXPLODEhh>:
// hh
uint32_t EXPLODEhh(EXPLODE* self)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI & self->XF;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	4013      	ands	r3, r2
 80024b6:	60fb      	str	r3, [r7, #12]
	return i;
 80024b8:	68fb      	ldr	r3, [r7, #12]
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3714      	adds	r7, #20
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr

080024c6 <EXPLODEll>:
// ll
uint32_t EXPLODEll(EXPLODE* self)
{
 80024c6:	b480      	push	{r7}
 80024c8:	b085      	sub	sp, #20
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI | self->XF;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	60fb      	str	r3, [r7, #12]
	return ~i;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	43db      	mvns	r3, r3
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr

080024ea <EXPLODElh>:
// lh
uint32_t EXPLODElh(EXPLODE* self)
{
 80024ea:	b480      	push	{r7}
 80024ec:	b085      	sub	sp, #20
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI ^ self->XF;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	4053      	eors	r3, r2
 80024fc:	60fb      	str	r3, [r7, #12]
	i &= self->XF;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	4013      	ands	r3, r2
 8002506:	60fb      	str	r3, [r7, #12]
	return i;
 8002508:	68fb      	ldr	r3, [r7, #12]
}
 800250a:	4618      	mov	r0, r3
 800250c:	3714      	adds	r7, #20
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr

08002516 <EXPLODEhl>:
// hl
uint32_t EXPLODEhl(EXPLODE* self)
{
 8002516:	b480      	push	{r7}
 8002518:	b085      	sub	sp, #20
 800251a:	af00      	add	r7, sp, #0
 800251c:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XF ^ self->XI;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4053      	eors	r3, r2
 8002528:	60fb      	str	r3, [r7, #12]
	i &= self->XI;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68fa      	ldr	r2, [r7, #12]
 8002530:	4013      	ands	r3, r2
 8002532:	60fb      	str	r3, [r7, #12]
	return i;
 8002534:	68fb      	ldr	r3, [r7, #12]
}
 8002536:	4618      	mov	r0, r3
 8002538:	3714      	adds	r7, #20
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
	...

08002544 <FUNCenable>:
int FUNCreadint(int nmin, int nmax);
***/
// uint8_t TRANupdate(struct TRAN *tr, uint8_t idata);
/***Procedure & Function***/
FUNC FUNCenable( void )
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b0a6      	sub	sp, #152	; 0x98
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
	
*******************************************************************************/
	// struct object
	FUNC func;
	// Inic FUNCstr
	FUNCstr[FUNCSTRSIZE] = '\0';
 800254c:	4b2e      	ldr	r3, [pc, #184]	; (8002608 <FUNCenable+0xc4>)
 800254e:	2200      	movs	r2, #0
 8002550:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
	// function pointers
	func.stringlength = StringLength;
 8002554:	4b2d      	ldr	r3, [pc, #180]	; (800260c <FUNCenable+0xc8>)
 8002556:	60bb      	str	r3, [r7, #8]
	func.reverse = Reverse;
 8002558:	4b2d      	ldr	r3, [pc, #180]	; (8002610 <FUNCenable+0xcc>)
 800255a:	60fb      	str	r3, [r7, #12]
	func.mayia = FUNCmayia;
 800255c:	4b2d      	ldr	r3, [pc, #180]	; (8002614 <FUNCenable+0xd0>)
 800255e:	613b      	str	r3, [r7, #16]
	func.swap = FUNCswap;
 8002560:	4b2d      	ldr	r3, [pc, #180]	; (8002618 <FUNCenable+0xd4>)
 8002562:	617b      	str	r3, [r7, #20]
	func.copy = FUNCcopy;
 8002564:	4b2d      	ldr	r3, [pc, #180]	; (800261c <FUNCenable+0xd8>)
 8002566:	61bb      	str	r3, [r7, #24]
	func.squeeze = FUNCsqueeze;
 8002568:	4b2d      	ldr	r3, [pc, #180]	; (8002620 <FUNCenable+0xdc>)
 800256a:	61fb      	str	r3, [r7, #28]
	func.shellsort = FUNCshellsort;
 800256c:	4b2d      	ldr	r3, [pc, #180]	; (8002624 <FUNCenable+0xe0>)
 800256e:	623b      	str	r3, [r7, #32]
	func.i16toa = FUNCi16toa;
 8002570:	4b2d      	ldr	r3, [pc, #180]	; (8002628 <FUNCenable+0xe4>)
 8002572:	627b      	str	r3, [r7, #36]	; 0x24
	func.ui16toa = FUNCui16toa;
 8002574:	4b2d      	ldr	r3, [pc, #180]	; (800262c <FUNCenable+0xe8>)
 8002576:	62bb      	str	r3, [r7, #40]	; 0x28
	func.i32toa = FUNCi32toa;
 8002578:	4b2d      	ldr	r3, [pc, #180]	; (8002630 <FUNCenable+0xec>)
 800257a:	62fb      	str	r3, [r7, #44]	; 0x2c
	func.trim = FUNCtrim;
 800257c:	4b2d      	ldr	r3, [pc, #180]	; (8002634 <FUNCenable+0xf0>)
 800257e:	633b      	str	r3, [r7, #48]	; 0x30
	func.pmax = FUNCpmax;
 8002580:	4b2d      	ldr	r3, [pc, #180]	; (8002638 <FUNCenable+0xf4>)
 8002582:	637b      	str	r3, [r7, #52]	; 0x34
	func.gcd = FUNCgcd;
 8002584:	4b2d      	ldr	r3, [pc, #180]	; (800263c <FUNCenable+0xf8>)
 8002586:	63bb      	str	r3, [r7, #56]	; 0x38
	func.strToInt = FUNCstrToInt;
 8002588:	4b2d      	ldr	r3, [pc, #180]	; (8002640 <FUNCenable+0xfc>)
 800258a:	63fb      	str	r3, [r7, #60]	; 0x3c
	func.filter = FUNCfilter;
 800258c:	4b2d      	ldr	r3, [pc, #180]	; (8002644 <FUNCenable+0x100>)
 800258e:	643b      	str	r3, [r7, #64]	; 0x40
	func.ticks = FUNCticks;
 8002590:	4b2d      	ldr	r3, [pc, #180]	; (8002648 <FUNCenable+0x104>)
 8002592:	647b      	str	r3, [r7, #68]	; 0x44
	func.twocomptoint8bit = FUNCtwocomptoint8bit;
 8002594:	4b2d      	ldr	r3, [pc, #180]	; (800264c <FUNCenable+0x108>)
 8002596:	64bb      	str	r3, [r7, #72]	; 0x48
	func.twocomptoint10bit = FUNCtwocomptoint10bit;
 8002598:	4b2d      	ldr	r3, [pc, #180]	; (8002650 <FUNCenable+0x10c>)
 800259a:	64fb      	str	r3, [r7, #76]	; 0x4c
	func.twocomptointnbit = FUNCtwocomptointnbit;
 800259c:	4b2d      	ldr	r3, [pc, #180]	; (8002654 <FUNCenable+0x110>)
 800259e:	653b      	str	r3, [r7, #80]	; 0x50
	func.dec2bcd = FUNCdec2bcd;
 80025a0:	4b2d      	ldr	r3, [pc, #180]	; (8002658 <FUNCenable+0x114>)
 80025a2:	657b      	str	r3, [r7, #84]	; 0x54
	func.bcd2dec = FUNCbcd2dec;
 80025a4:	4b2d      	ldr	r3, [pc, #180]	; (800265c <FUNCenable+0x118>)
 80025a6:	65bb      	str	r3, [r7, #88]	; 0x58
	func.resizestr = FUNCresizestr;
 80025a8:	4b2d      	ldr	r3, [pc, #180]	; (8002660 <FUNCenable+0x11c>)
 80025aa:	65fb      	str	r3, [r7, #92]	; 0x5c
	func.trimmer = FUNCtrimmer;
 80025ac:	4b2d      	ldr	r3, [pc, #180]	; (8002664 <FUNCenable+0x120>)
 80025ae:	663b      	str	r3, [r7, #96]	; 0x60
	func.bcd2bin = FUNCbcd2bin;
 80025b0:	4b2d      	ldr	r3, [pc, #180]	; (8002668 <FUNCenable+0x124>)
 80025b2:	667b      	str	r3, [r7, #100]	; 0x64
	func.bin2bcd = FUNCbin2bcd;
 80025b4:	4b2d      	ldr	r3, [pc, #180]	; (800266c <FUNCenable+0x128>)
 80025b6:	66bb      	str	r3, [r7, #104]	; 0x68
	func.gcd1 = FUNCgcd1;
 80025b8:	4b2d      	ldr	r3, [pc, #180]	; (8002670 <FUNCenable+0x12c>)
 80025ba:	66fb      	str	r3, [r7, #108]	; 0x6c
	func.pincheck = FUNCpincheck;
 80025bc:	4b2d      	ldr	r3, [pc, #180]	; (8002674 <FUNCenable+0x130>)
 80025be:	673b      	str	r3, [r7, #112]	; 0x70
	func.print_binary = FUNCprint_binary;
 80025c0:	4b2d      	ldr	r3, [pc, #180]	; (8002678 <FUNCenable+0x134>)
 80025c2:	677b      	str	r3, [r7, #116]	; 0x74
	func.ftoa = FUNCftoa;
 80025c4:	4b2d      	ldr	r3, [pc, #180]	; (800267c <FUNCenable+0x138>)
 80025c6:	67bb      	str	r3, [r7, #120]	; 0x78
	func.dectohex = FUNCdectohex;
 80025c8:	4b2d      	ldr	r3, [pc, #180]	; (8002680 <FUNCenable+0x13c>)
 80025ca:	67fb      	str	r3, [r7, #124]	; 0x7c
	// Low Byte High Byte
	func.ReadHLByte = FUNCReadHLByte;
 80025cc:	4b2d      	ldr	r3, [pc, #180]	; (8002684 <FUNCenable+0x140>)
 80025ce:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	func.ReadLHByte = FUNCReadLHByte;
 80025d2:	4b2d      	ldr	r3, [pc, #180]	; (8002688 <FUNCenable+0x144>)
 80025d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	func.WriteHLByte = FUNCWriteHLByte;
 80025d8:	4b2c      	ldr	r3, [pc, #176]	; (800268c <FUNCenable+0x148>)
 80025da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	func.WriteLHByte = FUNCWriteLHByte;
 80025de:	4b2c      	ldr	r3, [pc, #176]	; (8002690 <FUNCenable+0x14c>)
 80025e0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	func.SwapByte = FUNCSwapByte;
 80025e4:	4b2b      	ldr	r3, [pc, #172]	; (8002694 <FUNCenable+0x150>)
 80025e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	func.print = FUNCprint;
 80025ea:	4b2b      	ldr	r3, [pc, #172]	; (8002698 <FUNCenable+0x154>)
 80025ec:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	func.getnum = FUNCgetnum;
	func.getnumv2 = FUNCgetnumv2;
	func.readint = FUNCreadint;
	*/
	/******/
	return func;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f107 0308 	add.w	r3, r7, #8
 80025f8:	2290      	movs	r2, #144	; 0x90
 80025fa:	4619      	mov	r1, r3
 80025fc:	f004 fefa 	bl	80073f4 <memcpy>
}
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	3798      	adds	r7, #152	; 0x98
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	2000056c 	.word	0x2000056c
 800260c:	08002dd5 	.word	0x08002dd5
 8002610:	08002e03 	.word	0x08002e03
 8002614:	080026a1 	.word	0x080026a1
 8002618:	08002725 	.word	0x08002725
 800261c:	0800274f 	.word	0x0800274f
 8002620:	08002789 	.word	0x08002789
 8002624:	080027eb 	.word	0x080027eb
 8002628:	08002931 	.word	0x08002931
 800262c:	080029d5 	.word	0x080029d5
 8002630:	0800289d 	.word	0x0800289d
 8002634:	08002a6d 	.word	0x08002a6d
 8002638:	08002acd 	.word	0x08002acd
 800263c:	08002af7 	.word	0x08002af7
 8002640:	08002b31 	.word	0x08002b31
 8002644:	08002b8d 	.word	0x08002b8d
 8002648:	08002bb1 	.word	0x08002bb1
 800264c:	08002bdb 	.word	0x08002bdb
 8002650:	08002c1d 	.word	0x08002c1d
 8002654:	08002c61 	.word	0x08002c61
 8002658:	08002cb1 	.word	0x08002cb1
 800265c:	08002cf5 	.word	0x08002cf5
 8002660:	08002d29 	.word	0x08002d29
 8002664:	08002d9d 	.word	0x08002d9d
 8002668:	08002e5f 	.word	0x08002e5f
 800266c:	08002e91 	.word	0x08002e91
 8002670:	08002ed5 	.word	0x08002ed5
 8002674:	08002f23 	.word	0x08002f23
 8002678:	08002f5d 	.word	0x08002f5d
 800267c:	08003081 	.word	0x08003081
 8002680:	080031fd 	.word	0x080031fd
 8002684:	08003289 	.word	0x08003289
 8002688:	080032ad 	.word	0x080032ad
 800268c:	080032d1 	.word	0x080032d1
 8002690:	08003309 	.word	0x08003309
 8002694:	08003341 	.word	0x08003341
 8002698:	08003369 	.word	0x08003369
 800269c:	00000000 	.word	0x00000000

080026a0 <FUNCmayia>:
// mayia
unsigned int FUNCmayia(unsigned int xi, unsigned int xf, uint8_t nbits)
{//magic formula
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b088      	sub	sp, #32
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	4613      	mov	r3, r2
 80026ac:	71fb      	strb	r3, [r7, #7]
	unsigned int mask;
	unsigned int diff;
	unsigned int trans;
	mask = (unsigned int)(pow(2, nbits) - 1);
 80026ae:	79fb      	ldrb	r3, [r7, #7]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7fd ff47 	bl	8000544 <__aeabi_ui2d>
 80026b6:	4602      	mov	r2, r0
 80026b8:	460b      	mov	r3, r1
 80026ba:	ec43 2b11 	vmov	d1, r2, r3
 80026be:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8002718 <FUNCmayia+0x78>
 80026c2:	f009 fc07 	bl	800bed4 <pow>
 80026c6:	ec51 0b10 	vmov	r0, r1, d0
 80026ca:	f04f 0200 	mov.w	r2, #0
 80026ce:	4b14      	ldr	r3, [pc, #80]	; (8002720 <FUNCmayia+0x80>)
 80026d0:	f7fd fdfa 	bl	80002c8 <__aeabi_dsub>
 80026d4:	4602      	mov	r2, r0
 80026d6:	460b      	mov	r3, r1
 80026d8:	4610      	mov	r0, r2
 80026da:	4619      	mov	r1, r3
 80026dc:	f7fe fa84 	bl	8000be8 <__aeabi_d2uiz>
 80026e0:	4603      	mov	r3, r0
 80026e2:	61fb      	str	r3, [r7, #28]
	xi &= mask;
 80026e4:	68fa      	ldr	r2, [r7, #12]
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	4013      	ands	r3, r2
 80026ea:	60fb      	str	r3, [r7, #12]
	xf &= mask;
 80026ec:	68ba      	ldr	r2, [r7, #8]
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	4013      	ands	r3, r2
 80026f2:	60bb      	str	r3, [r7, #8]
	diff = xf ^ xi;
 80026f4:	68ba      	ldr	r2, [r7, #8]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	4053      	eors	r3, r2
 80026fa:	61bb      	str	r3, [r7, #24]
	trans = diff & xf;
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	4013      	ands	r3, r2
 8002702:	617b      	str	r3, [r7, #20]
	return (trans << nbits) | diff;
 8002704:	79fb      	ldrb	r3, [r7, #7]
 8002706:	697a      	ldr	r2, [r7, #20]
 8002708:	409a      	lsls	r2, r3
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	4313      	orrs	r3, r2
}
 800270e:	4618      	mov	r0, r3
 8002710:	3720      	adds	r7, #32
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	00000000 	.word	0x00000000
 800271c:	40000000 	.word	0x40000000
 8002720:	3ff00000 	.word	0x3ff00000

08002724 <FUNCswap>:
// interchange *px and *py
void FUNCswap(long *px, long *py)
{
 8002724:	b480      	push	{r7}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
	long temp;
	temp = *px;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	60fb      	str	r3, [r7, #12]
	*px = *py;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	601a      	str	r2, [r3, #0]
	*py = temp;
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	601a      	str	r2, [r3, #0]
}
 8002742:	bf00      	nop
 8002744:	3714      	adds	r7, #20
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr

0800274e <FUNCcopy>:
// copy: copy 'from' into 'to'; assume to is big enough
void FUNCcopy(char to[], char from[])
{
 800274e:	b480      	push	{r7}
 8002750:	b085      	sub	sp, #20
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
 8002756:	6039      	str	r1, [r7, #0]
	int i;
	i = 0;
 8002758:	2300      	movs	r3, #0
 800275a:	60fb      	str	r3, [r7, #12]
	while ((to[i] = from[i]) != '\0')
 800275c:	e002      	b.n	8002764 <FUNCcopy+0x16>
		++i;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	3301      	adds	r3, #1
 8002762:	60fb      	str	r3, [r7, #12]
	while ((to[i] = from[i]) != '\0')
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	683a      	ldr	r2, [r7, #0]
 8002768:	441a      	add	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6879      	ldr	r1, [r7, #4]
 800276e:	440b      	add	r3, r1
 8002770:	7812      	ldrb	r2, [r2, #0]
 8002772:	701a      	strb	r2, [r3, #0]
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1f1      	bne.n	800275e <FUNCcopy+0x10>
}
 800277a:	bf00      	nop
 800277c:	bf00      	nop
 800277e:	3714      	adds	r7, #20
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr

08002788 <FUNCsqueeze>:
// squeeze: delete all c from s
void FUNCsqueeze(char s[], int c)
{
 8002788:	b480      	push	{r7}
 800278a:	b085      	sub	sp, #20
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
	int i, j;
	for (i = 0, j = 0; (s[i] != '\0'); i++){
 8002792:	2300      	movs	r3, #0
 8002794:	60fb      	str	r3, [r7, #12]
 8002796:	2300      	movs	r3, #0
 8002798:	60bb      	str	r3, [r7, #8]
 800279a:	e015      	b.n	80027c8 <FUNCsqueeze+0x40>
		if (s[i] != c)
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	4413      	add	r3, r2
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	461a      	mov	r2, r3
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d00a      	beq.n	80027c2 <FUNCsqueeze+0x3a>
			s[j++] = s[i];
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	441a      	add	r2, r3
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	1c59      	adds	r1, r3, #1
 80027b6:	60b9      	str	r1, [r7, #8]
 80027b8:	4619      	mov	r1, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	440b      	add	r3, r1
 80027be:	7812      	ldrb	r2, [r2, #0]
 80027c0:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = 0; (s[i] != '\0'); i++){
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	3301      	adds	r3, #1
 80027c6:	60fb      	str	r3, [r7, #12]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	4413      	add	r3, r2
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d1e3      	bne.n	800279c <FUNCsqueeze+0x14>
	}
	s[j] = '\0';
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	4413      	add	r3, r2
 80027da:	2200      	movs	r2, #0
 80027dc:	701a      	strb	r2, [r3, #0]
}
 80027de:	bf00      	nop
 80027e0:	3714      	adds	r7, #20
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr

080027ea <FUNCshellsort>:
// shellsort: sort v[0]...v[n-1] into increasing order
void FUNCshellsort(int v[], int n)
{
 80027ea:	b480      	push	{r7}
 80027ec:	b087      	sub	sp, #28
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
 80027f2:	6039      	str	r1, [r7, #0]
	int gap, i, j, temp;
	for (gap = n / 2; gap > 0; gap /= 2)
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	0fda      	lsrs	r2, r3, #31
 80027f8:	4413      	add	r3, r2
 80027fa:	105b      	asrs	r3, r3, #1
 80027fc:	617b      	str	r3, [r7, #20]
 80027fe:	e042      	b.n	8002886 <FUNCshellsort+0x9c>
		for (i = gap; i < n; i++)
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	613b      	str	r3, [r7, #16]
 8002804:	e036      	b.n	8002874 <FUNCshellsort+0x8a>
			for (j = i - gap; j >= 0 && v[j] > v[j + gap]; j -= gap){
 8002806:	693a      	ldr	r2, [r7, #16]
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	60fb      	str	r3, [r7, #12]
 800280e:	e01d      	b.n	800284c <FUNCshellsort+0x62>
				temp = v[j];
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	4413      	add	r3, r2
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	60bb      	str	r3, [r7, #8]
				v[j] = v[j + gap];
 800281c:	68fa      	ldr	r2, [r7, #12]
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	4413      	add	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	441a      	add	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	6879      	ldr	r1, [r7, #4]
 800282e:	440b      	add	r3, r1
 8002830:	6812      	ldr	r2, [r2, #0]
 8002832:	601a      	str	r2, [r3, #0]
				v[j + gap] = temp;
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	4413      	add	r3, r2
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	4413      	add	r3, r2
 8002840:	68ba      	ldr	r2, [r7, #8]
 8002842:	601a      	str	r2, [r3, #0]
			for (j = i - gap; j >= 0 && v[j] > v[j + gap]; j -= gap){
 8002844:	68fa      	ldr	r2, [r7, #12]
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	60fb      	str	r3, [r7, #12]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2b00      	cmp	r3, #0
 8002850:	db0d      	blt.n	800286e <FUNCshellsort+0x84>
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	4413      	add	r3, r2
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	68f9      	ldr	r1, [r7, #12]
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	440b      	add	r3, r1
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	6879      	ldr	r1, [r7, #4]
 8002866:	440b      	add	r3, r1
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	429a      	cmp	r2, r3
 800286c:	dcd0      	bgt.n	8002810 <FUNCshellsort+0x26>
		for (i = gap; i < n; i++)
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	3301      	adds	r3, #1
 8002872:	613b      	str	r3, [r7, #16]
 8002874:	693a      	ldr	r2, [r7, #16]
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	429a      	cmp	r2, r3
 800287a:	dbc4      	blt.n	8002806 <FUNCshellsort+0x1c>
	for (gap = n / 2; gap > 0; gap /= 2)
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	0fda      	lsrs	r2, r3, #31
 8002880:	4413      	add	r3, r2
 8002882:	105b      	asrs	r3, r3, #1
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	2b00      	cmp	r3, #0
 800288a:	dcb9      	bgt.n	8002800 <FUNCshellsort+0x16>
			}
}
 800288c:	bf00      	nop
 800288e:	bf00      	nop
 8002890:	371c      	adds	r7, #28
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
	...

0800289c <FUNCi32toa>:
// i32toa: convert n to characters in s
char* FUNCi32toa(int32_t n)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
	uint8_t i;
	int32_t sign;
	if ((sign = n) < 0) // record sign
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	60bb      	str	r3, [r7, #8]
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	da02      	bge.n	80028b4 <FUNCi32toa+0x18>
	n = -n; // make n positive
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	425b      	negs	r3, r3
 80028b2:	607b      	str	r3, [r7, #4]
	i = 0;
 80028b4:	2300      	movs	r3, #0
 80028b6:	73fb      	strb	r3, [r7, #15]
	do { // generate digits in reverse order
		FUNCstr[i++] = (char) (n % 10 + '0'); // get next digit
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	4b1b      	ldr	r3, [pc, #108]	; (8002928 <FUNCi32toa+0x8c>)
 80028bc:	fb83 1302 	smull	r1, r3, r3, r2
 80028c0:	1099      	asrs	r1, r3, #2
 80028c2:	17d3      	asrs	r3, r2, #31
 80028c4:	1ac9      	subs	r1, r1, r3
 80028c6:	460b      	mov	r3, r1
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	440b      	add	r3, r1
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	1ad1      	subs	r1, r2, r3
 80028d0:	b2ca      	uxtb	r2, r1
 80028d2:	7bfb      	ldrb	r3, [r7, #15]
 80028d4:	1c59      	adds	r1, r3, #1
 80028d6:	73f9      	strb	r1, [r7, #15]
 80028d8:	4619      	mov	r1, r3
 80028da:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80028de:	b2da      	uxtb	r2, r3
 80028e0:	4b12      	ldr	r3, [pc, #72]	; (800292c <FUNCi32toa+0x90>)
 80028e2:	545a      	strb	r2, [r3, r1]
	}while ((n /= 10) > 0); // delete it
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a10      	ldr	r2, [pc, #64]	; (8002928 <FUNCi32toa+0x8c>)
 80028e8:	fb82 1203 	smull	r1, r2, r2, r3
 80028ec:	1092      	asrs	r2, r2, #2
 80028ee:	17db      	asrs	r3, r3, #31
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	607b      	str	r3, [r7, #4]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	dcde      	bgt.n	80028b8 <FUNCi32toa+0x1c>
	if (sign < 0)
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	da06      	bge.n	800290e <FUNCi32toa+0x72>
		FUNCstr[i++] = '-';
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	1c5a      	adds	r2, r3, #1
 8002904:	73fa      	strb	r2, [r7, #15]
 8002906:	461a      	mov	r2, r3
 8002908:	4b08      	ldr	r3, [pc, #32]	; (800292c <FUNCi32toa+0x90>)
 800290a:	212d      	movs	r1, #45	; 0x2d
 800290c:	5499      	strb	r1, [r3, r2]
	FUNCstr[i] = '\0';
 800290e:	7bfb      	ldrb	r3, [r7, #15]
 8002910:	4a06      	ldr	r2, [pc, #24]	; (800292c <FUNCi32toa+0x90>)
 8002912:	2100      	movs	r1, #0
 8002914:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 8002916:	4805      	ldr	r0, [pc, #20]	; (800292c <FUNCi32toa+0x90>)
 8002918:	f000 fa73 	bl	8002e02 <Reverse>
	return FUNCstr;
 800291c:	4b03      	ldr	r3, [pc, #12]	; (800292c <FUNCi32toa+0x90>)
}
 800291e:	4618      	mov	r0, r3
 8002920:	3710      	adds	r7, #16
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	66666667 	.word	0x66666667
 800292c:	2000056c 	.word	0x2000056c

08002930 <FUNCi16toa>:
// i16toa: convert n to characters in s
char* FUNCi16toa(int16_t n)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	int16_t sign;
	if ((sign = n) < 0) // record sign
 800293a:	88fb      	ldrh	r3, [r7, #6]
 800293c:	81bb      	strh	r3, [r7, #12]
 800293e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002942:	2b00      	cmp	r3, #0
 8002944:	da03      	bge.n	800294e <FUNCi16toa+0x1e>
		n = -n; // make n positive
 8002946:	88fb      	ldrh	r3, [r7, #6]
 8002948:	425b      	negs	r3, r3
 800294a:	b29b      	uxth	r3, r3
 800294c:	80fb      	strh	r3, [r7, #6]
	i = 0;
 800294e:	2300      	movs	r3, #0
 8002950:	73fb      	strb	r3, [r7, #15]
	do { // generate digits in reverse order
		FUNCstr[i++] = (char) (n % 10 + '0'); // get next digit
 8002952:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002956:	4b1d      	ldr	r3, [pc, #116]	; (80029cc <FUNCi16toa+0x9c>)
 8002958:	fb83 1302 	smull	r1, r3, r3, r2
 800295c:	1099      	asrs	r1, r3, #2
 800295e:	17d3      	asrs	r3, r2, #31
 8002960:	1ac9      	subs	r1, r1, r3
 8002962:	460b      	mov	r3, r1
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	440b      	add	r3, r1
 8002968:	005b      	lsls	r3, r3, #1
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	b21b      	sxth	r3, r3
 800296e:	b2da      	uxtb	r2, r3
 8002970:	7bfb      	ldrb	r3, [r7, #15]
 8002972:	1c59      	adds	r1, r3, #1
 8002974:	73f9      	strb	r1, [r7, #15]
 8002976:	4619      	mov	r1, r3
 8002978:	f102 0330 	add.w	r3, r2, #48	; 0x30
 800297c:	b2da      	uxtb	r2, r3
 800297e:	4b14      	ldr	r3, [pc, #80]	; (80029d0 <FUNCi16toa+0xa0>)
 8002980:	545a      	strb	r2, [r3, r1]
	}while ((n /= 10) > 0); // delete it
 8002982:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002986:	4a11      	ldr	r2, [pc, #68]	; (80029cc <FUNCi16toa+0x9c>)
 8002988:	fb82 1203 	smull	r1, r2, r2, r3
 800298c:	1092      	asrs	r2, r2, #2
 800298e:	17db      	asrs	r3, r3, #31
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	80fb      	strh	r3, [r7, #6]
 8002994:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002998:	2b00      	cmp	r3, #0
 800299a:	dcda      	bgt.n	8002952 <FUNCi16toa+0x22>
	if (sign < 0)
 800299c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	da06      	bge.n	80029b2 <FUNCi16toa+0x82>
		FUNCstr[i++] = '-';
 80029a4:	7bfb      	ldrb	r3, [r7, #15]
 80029a6:	1c5a      	adds	r2, r3, #1
 80029a8:	73fa      	strb	r2, [r7, #15]
 80029aa:	461a      	mov	r2, r3
 80029ac:	4b08      	ldr	r3, [pc, #32]	; (80029d0 <FUNCi16toa+0xa0>)
 80029ae:	212d      	movs	r1, #45	; 0x2d
 80029b0:	5499      	strb	r1, [r3, r2]
	FUNCstr[i] = '\0';
 80029b2:	7bfb      	ldrb	r3, [r7, #15]
 80029b4:	4a06      	ldr	r2, [pc, #24]	; (80029d0 <FUNCi16toa+0xa0>)
 80029b6:	2100      	movs	r1, #0
 80029b8:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 80029ba:	4805      	ldr	r0, [pc, #20]	; (80029d0 <FUNCi16toa+0xa0>)
 80029bc:	f000 fa21 	bl	8002e02 <Reverse>
	return FUNCstr;
 80029c0:	4b03      	ldr	r3, [pc, #12]	; (80029d0 <FUNCi16toa+0xa0>)
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3710      	adds	r7, #16
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	66666667 	.word	0x66666667
 80029d0:	2000056c 	.word	0x2000056c

080029d4 <FUNCui16toa>:
// ui16toa: convert n to characters in s
char* FUNCui16toa(uint16_t n)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	4603      	mov	r3, r0
 80029dc:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i = 0, FUNCstr[i++] = n % 10 + '0'; (n /= 10) > 0; FUNCstr[i++] = n % 10 + '0');
 80029de:	2300      	movs	r3, #0
 80029e0:	73fb      	strb	r3, [r7, #15]
 80029e2:	88fa      	ldrh	r2, [r7, #6]
 80029e4:	4b1f      	ldr	r3, [pc, #124]	; (8002a64 <FUNCui16toa+0x90>)
 80029e6:	fba3 1302 	umull	r1, r3, r3, r2
 80029ea:	08d9      	lsrs	r1, r3, #3
 80029ec:	460b      	mov	r3, r1
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	440b      	add	r3, r1
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	b2da      	uxtb	r2, r3
 80029fa:	7bfb      	ldrb	r3, [r7, #15]
 80029fc:	1c59      	adds	r1, r3, #1
 80029fe:	73f9      	strb	r1, [r7, #15]
 8002a00:	4619      	mov	r1, r3
 8002a02:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8002a06:	b2da      	uxtb	r2, r3
 8002a08:	4b17      	ldr	r3, [pc, #92]	; (8002a68 <FUNCui16toa+0x94>)
 8002a0a:	545a      	strb	r2, [r3, r1]
 8002a0c:	e014      	b.n	8002a38 <FUNCui16toa+0x64>
 8002a0e:	88fa      	ldrh	r2, [r7, #6]
 8002a10:	4b14      	ldr	r3, [pc, #80]	; (8002a64 <FUNCui16toa+0x90>)
 8002a12:	fba3 1302 	umull	r1, r3, r3, r2
 8002a16:	08d9      	lsrs	r1, r3, #3
 8002a18:	460b      	mov	r3, r1
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	440b      	add	r3, r1
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	b2da      	uxtb	r2, r3
 8002a26:	7bfb      	ldrb	r3, [r7, #15]
 8002a28:	1c59      	adds	r1, r3, #1
 8002a2a:	73f9      	strb	r1, [r7, #15]
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8002a32:	b2da      	uxtb	r2, r3
 8002a34:	4b0c      	ldr	r3, [pc, #48]	; (8002a68 <FUNCui16toa+0x94>)
 8002a36:	545a      	strb	r2, [r3, r1]
 8002a38:	88fb      	ldrh	r3, [r7, #6]
 8002a3a:	4a0a      	ldr	r2, [pc, #40]	; (8002a64 <FUNCui16toa+0x90>)
 8002a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a40:	08db      	lsrs	r3, r3, #3
 8002a42:	80fb      	strh	r3, [r7, #6]
 8002a44:	88fb      	ldrh	r3, [r7, #6]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1e1      	bne.n	8002a0e <FUNCui16toa+0x3a>
	FUNCstr[i] = '\0';
 8002a4a:	7bfb      	ldrb	r3, [r7, #15]
 8002a4c:	4a06      	ldr	r2, [pc, #24]	; (8002a68 <FUNCui16toa+0x94>)
 8002a4e:	2100      	movs	r1, #0
 8002a50:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 8002a52:	4805      	ldr	r0, [pc, #20]	; (8002a68 <FUNCui16toa+0x94>)
 8002a54:	f000 f9d5 	bl	8002e02 <Reverse>
	return FUNCstr;
 8002a58:	4b03      	ldr	r3, [pc, #12]	; (8002a68 <FUNCui16toa+0x94>)
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3710      	adds	r7, #16
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	cccccccd 	.word	0xcccccccd
 8002a68:	2000056c 	.word	0x2000056c

08002a6c <FUNCtrim>:
// trim: remove trailing blanks, tabs, newlines
int FUNCtrim(char s[])
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
	int n;
	for (n = StringLength(s) - 1; n >= 0; n--)
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f000 f9ad 	bl	8002dd4 <StringLength>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	60fb      	str	r3, [r7, #12]
 8002a80:	e014      	b.n	8002aac <FUNCtrim+0x40>
		if (s[n] != ' ' && s[n] != '\t' && s[n] != '\n')
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	4413      	add	r3, r2
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	2b20      	cmp	r3, #32
 8002a8c:	d00b      	beq.n	8002aa6 <FUNCtrim+0x3a>
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	4413      	add	r3, r2
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	2b09      	cmp	r3, #9
 8002a98:	d005      	beq.n	8002aa6 <FUNCtrim+0x3a>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	2b0a      	cmp	r3, #10
 8002aa4:	d106      	bne.n	8002ab4 <FUNCtrim+0x48>
	for (n = StringLength(s) - 1; n >= 0; n--)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	3b01      	subs	r3, #1
 8002aaa:	60fb      	str	r3, [r7, #12]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	dae7      	bge.n	8002a82 <FUNCtrim+0x16>
 8002ab2:	e000      	b.n	8002ab6 <FUNCtrim+0x4a>
			break;
 8002ab4:	bf00      	nop
	s[n + 1] = '\0';
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	3301      	adds	r3, #1
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	4413      	add	r3, r2
 8002abe:	2200      	movs	r2, #0
 8002ac0:	701a      	strb	r2, [r3, #0]
	return n;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3710      	adds	r7, #16
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <FUNCpmax>:
// larger number of two
int FUNCpmax(int a1, int a2)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b085      	sub	sp, #20
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	6039      	str	r1, [r7, #0]
	int biggest;
	if(a1 > a2){
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	dd02      	ble.n	8002ae4 <FUNCpmax+0x18>
		biggest = a1;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	60fb      	str	r3, [r7, #12]
 8002ae2:	e001      	b.n	8002ae8 <FUNCpmax+0x1c>
	}else{
		biggest = a2;
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	60fb      	str	r3, [r7, #12]
	}
	return biggest;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3714      	adds	r7, #20
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr

08002af6 <FUNCgcd>:
// common divisor
int FUNCgcd (int u, int v)
{
 8002af6:	b480      	push	{r7}
 8002af8:	b085      	sub	sp, #20
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
 8002afe:	6039      	str	r1, [r7, #0]
	int temp;
	while ( v != 0 ) {
 8002b00:	e00c      	b.n	8002b1c <FUNCgcd+0x26>
		temp = u % v;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	683a      	ldr	r2, [r7, #0]
 8002b06:	fb93 f2f2 	sdiv	r2, r3, r2
 8002b0a:	6839      	ldr	r1, [r7, #0]
 8002b0c:	fb01 f202 	mul.w	r2, r1, r2
 8002b10:	1a9b      	subs	r3, r3, r2
 8002b12:	60fb      	str	r3, [r7, #12]
		u = v;
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	607b      	str	r3, [r7, #4]
		v = temp;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	603b      	str	r3, [r7, #0]
	while ( v != 0 ) {
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1ef      	bne.n	8002b02 <FUNCgcd+0xc>
	}
	return u;
 8002b22:	687b      	ldr	r3, [r7, #4]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3714      	adds	r7, #20
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <FUNCstrToInt>:
// Function to convert a string to an integer
int FUNCstrToInt (const char string[])
{
 8002b30:	b480      	push	{r7}
 8002b32:	b087      	sub	sp, #28
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
	int i, intValue, result = 0;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	613b      	str	r3, [r7, #16]
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	617b      	str	r3, [r7, #20]
 8002b40:	e011      	b.n	8002b66 <FUNCstrToInt+0x36>
		intValue = string[i] - '0';
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	4413      	add	r3, r2
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	3b30      	subs	r3, #48	; 0x30
 8002b4c:	60fb      	str	r3, [r7, #12]
		result = result * 10 + intValue;
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	4613      	mov	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	4413      	add	r3, r2
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	461a      	mov	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	613b      	str	r3, [r7, #16]
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	3301      	adds	r3, #1
 8002b64:	617b      	str	r3, [r7, #20]
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	2b2f      	cmp	r3, #47	; 0x2f
 8002b70:	d905      	bls.n	8002b7e <FUNCstrToInt+0x4e>
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	4413      	add	r3, r2
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	2b39      	cmp	r3, #57	; 0x39
 8002b7c:	d9e1      	bls.n	8002b42 <FUNCstrToInt+0x12>
	}
	return result;
 8002b7e:	693b      	ldr	r3, [r7, #16]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	371c      	adds	r7, #28
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <FUNCfilter>:
// filter
uint8_t FUNCfilter(uint8_t mask, uint8_t data)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	4603      	mov	r3, r0
 8002b94:	460a      	mov	r2, r1
 8002b96:	71fb      	strb	r3, [r7, #7]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	71bb      	strb	r3, [r7, #6]
	return mask & data;
 8002b9c:	79fa      	ldrb	r2, [r7, #7]
 8002b9e:	79bb      	ldrb	r3, [r7, #6]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	b2db      	uxtb	r3, r3
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <FUNCticks>:
// ticks
unsigned int FUNCticks(unsigned int num)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
	unsigned int count;
	for(count = 0; count < num; count++) ;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	e002      	b.n	8002bc4 <FUNCticks+0x14>
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	60fb      	str	r3, [r7, #12]
 8002bc4:	68fa      	ldr	r2, [r7, #12]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d3f8      	bcc.n	8002bbe <FUNCticks+0xe>
	return count;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3714      	adds	r7, #20
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr

08002bda <FUNCtwocomptoint8bit>:
// Two's Complement function
int FUNCtwocomptoint8bit(int twoscomp){
 8002bda:	b480      	push	{r7}
 8002bdc:	b085      	sub	sp, #20
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
  
  int value;
	//Let's see if the byte is negative
  if (twoscomp & 0x80){
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00a      	beq.n	8002c02 <FUNCtwocomptoint8bit+0x28>
    //Invert
    twoscomp = ~twoscomp + 1;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	425b      	negs	r3, r3
 8002bf0:	607b      	str	r3, [r7, #4]
		twoscomp = (twoscomp & 0xFF);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	607b      	str	r3, [r7, #4]
    //Cast as int and multiply by negative one
    value = (int)(twoscomp) * (-1);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	425b      	negs	r3, r3
 8002bfc:	60fb      	str	r3, [r7, #12]
    return value;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	e006      	b.n	8002c10 <FUNCtwocomptoint8bit+0x36>
  }else{
    //Byte is non-negative, therefore convert to decimal and display
    //Make sure we are never over 1279
    twoscomp = (twoscomp & 0x7F);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c08:	607b      	str	r3, [r7, #4]
    //Cast as int and return
    value = (int)(twoscomp);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	60fb      	str	r3, [r7, #12]
    return value;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
  }
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3714      	adds	r7, #20
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <FUNCtwocomptoint10bit>:
// Two's Complement function, shifts 10 bit binary to signed integers (-512 to 512)
int FUNCtwocomptoint10bit(int twoscomp){
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
	int value;
  //Let's see if the byte is negative
  if (twoscomp & 0x200){
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00b      	beq.n	8002c46 <FUNCtwocomptoint10bit+0x2a>
    //Invert
    twoscomp = ~twoscomp + 1;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	425b      	negs	r3, r3
 8002c32:	607b      	str	r3, [r7, #4]
    twoscomp = (twoscomp & 0x3FF);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c3a:	607b      	str	r3, [r7, #4]
    //Cast as int and multiply by negative one
    value = (int)(twoscomp) * (-1);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	425b      	negs	r3, r3
 8002c40:	60fb      	str	r3, [r7, #12]
    return value;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	e006      	b.n	8002c54 <FUNCtwocomptoint10bit+0x38>
  }else{
    //Serial.println("We entered the positive loop");
    //Byte is non-negative, therefore convert to decimal and display
    twoscomp = (twoscomp & 0x1FF);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c4c:	607b      	str	r3, [r7, #4]
    //Cast as int and return
    //Serial.println(twoscomp);
    value = (int)(twoscomp);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	60fb      	str	r3, [r7, #12]
    return value;
 8002c52:	68fb      	ldr	r3, [r7, #12]
  }
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <FUNCtwocomptointnbit>:
// Two's Complement function, nbits
int FUNCtwocomptointnbit(int twoscomp, uint8_t nbits){
 8002c60:	b480      	push	{r7}
 8002c62:	b085      	sub	sp, #20
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	460b      	mov	r3, r1
 8002c6a:	70fb      	strb	r3, [r7, #3]
  unsigned int signmask;
  unsigned int mask;
  signmask = (1 << (nbits - 1));
 8002c6c:	78fb      	ldrb	r3, [r7, #3]
 8002c6e:	3b01      	subs	r3, #1
 8002c70:	2201      	movs	r2, #1
 8002c72:	fa02 f303 	lsl.w	r3, r2, r3
 8002c76:	60fb      	str	r3, [r7, #12]
  mask = signmask - 1;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	60bb      	str	r3, [r7, #8]
  //Let's see if the number is negative
  if ((unsigned int) twoscomp & signmask){
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	4013      	ands	r3, r2
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d008      	beq.n	8002c9a <FUNCtwocomptointnbit+0x3a>
	twoscomp &= mask;
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	607b      	str	r3, [r7, #4]
    twoscomp -= signmask;
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	607b      	str	r3, [r7, #4]
 8002c98:	e003      	b.n	8002ca2 <FUNCtwocomptointnbit+0x42>
  }else{
	  twoscomp &= mask;
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	607b      	str	r3, [r7, #4]
  }
  return twoscomp;
 8002ca2:	687b      	ldr	r3, [r7, #4]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3714      	adds	r7, #20
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <FUNCdec2bcd>:
// Convert Decimal to Binary Coded Decimal (BCD)
char FUNCdec2bcd(char num)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	4a0c      	ldr	r2, [pc, #48]	; (8002cf0 <FUNCdec2bcd+0x40>)
 8002cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc2:	08db      	lsrs	r3, r3, #3
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	011b      	lsls	r3, r3, #4
 8002cc8:	b2d8      	uxtb	r0, r3
 8002cca:	79fa      	ldrb	r2, [r7, #7]
 8002ccc:	4b08      	ldr	r3, [pc, #32]	; (8002cf0 <FUNCdec2bcd+0x40>)
 8002cce:	fba3 1302 	umull	r1, r3, r3, r2
 8002cd2:	08d9      	lsrs	r1, r3, #3
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	4403      	add	r3, r0
 8002ce2:	b2db      	uxtb	r3, r3
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr
 8002cf0:	cccccccd 	.word	0xcccccccd

08002cf4 <FUNCbcd2dec>:
// Convert Binary Coded Decimal (BCD) to Decimal
char FUNCbcd2dec(char num)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 8002cfe:	79fb      	ldrb	r3, [r7, #7]
 8002d00:	091b      	lsrs	r3, r3, #4
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	461a      	mov	r2, r3
 8002d06:	0092      	lsls	r2, r2, #2
 8002d08:	4413      	add	r3, r2
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	b2da      	uxtb	r2, r3
 8002d0e:	79fb      	ldrb	r3, [r7, #7]
 8002d10:	f003 030f 	and.w	r3, r3, #15
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	4413      	add	r3, r2
 8002d18:	b2db      	uxtb	r3, r3
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
	...

08002d28 <FUNCresizestr>:
char* FUNCresizestr(char *string, int size)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b085      	sub	sp, #20
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
	int i;
	FUNCstr[size] = '\0';
 8002d32:	4a19      	ldr	r2, [pc, #100]	; (8002d98 <FUNCresizestr+0x70>)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	4413      	add	r3, r2
 8002d38:	2200      	movs	r2, #0
 8002d3a:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < size; i++){
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	60fb      	str	r3, [r7, #12]
 8002d40:	e01f      	b.n	8002d82 <FUNCresizestr+0x5a>
		if(*(string + i) == '\0'){
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	4413      	add	r3, r2
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10d      	bne.n	8002d6a <FUNCresizestr+0x42>
			for(; i < size; i++){
 8002d4e:	e007      	b.n	8002d60 <FUNCresizestr+0x38>
				FUNCstr[i] = ' ';
 8002d50:	4a11      	ldr	r2, [pc, #68]	; (8002d98 <FUNCresizestr+0x70>)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	4413      	add	r3, r2
 8002d56:	2220      	movs	r2, #32
 8002d58:	701a      	strb	r2, [r3, #0]
			for(; i < size; i++){
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	60fb      	str	r3, [r7, #12]
 8002d60:	68fa      	ldr	r2, [r7, #12]
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	dbf3      	blt.n	8002d50 <FUNCresizestr+0x28>
			}
			break;
 8002d68:	e00f      	b.n	8002d8a <FUNCresizestr+0x62>
		}
		FUNCstr[i] = *(string + i);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	4413      	add	r3, r2
 8002d70:	7819      	ldrb	r1, [r3, #0]
 8002d72:	4a09      	ldr	r2, [pc, #36]	; (8002d98 <FUNCresizestr+0x70>)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	4413      	add	r3, r2
 8002d78:	460a      	mov	r2, r1
 8002d7a:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < size; i++){
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	60fb      	str	r3, [r7, #12]
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	429a      	cmp	r2, r3
 8002d88:	dbdb      	blt.n	8002d42 <FUNCresizestr+0x1a>
	}
	return FUNCstr;
 8002d8a:	4b03      	ldr	r3, [pc, #12]	; (8002d98 <FUNCresizestr+0x70>)
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3714      	adds	r7, #20
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr
 8002d98:	2000056c 	.word	0x2000056c

08002d9c <FUNCtrimmer>:
long FUNCtrimmer(long x, long in_min, long in_max, long out_min, long out_max)
/***
same as arduino map function.
***/
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
 8002da8:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	69b9      	ldr	r1, [r7, #24]
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	1a8a      	subs	r2, r1, r2
 8002db6:	fb03 f202 	mul.w	r2, r3, r2
 8002dba:	6879      	ldr	r1, [r7, #4]
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	1acb      	subs	r3, r1, r3
 8002dc0:	fb92 f2f3 	sdiv	r2, r2, r3
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	4413      	add	r3, r2
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3714      	adds	r7, #20
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <StringLength>:
// Function to count the number of characters in a string
int StringLength (const char string[])
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b085      	sub	sp, #20
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
	int count;
	for (count = 0; string[count] != '\0'; count++ ) ;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	60fb      	str	r3, [r7, #12]
 8002de0:	e002      	b.n	8002de8 <StringLength+0x14>
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	3301      	adds	r3, #1
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	4413      	add	r3, r2
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d1f6      	bne.n	8002de2 <StringLength+0xe>
	return count;
 8002df4:	68fb      	ldr	r3, [r7, #12]
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3714      	adds	r7, #20
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr

08002e02 <Reverse>:
// reverse: reverse string s in place
void Reverse(char s[])
{
 8002e02:	b580      	push	{r7, lr}
 8002e04:	b086      	sub	sp, #24
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
	char c;
	int i, j;
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	617b      	str	r3, [r7, #20]
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f7ff ffe0 	bl	8002dd4 <StringLength>
 8002e14:	4603      	mov	r3, r0
 8002e16:	3b01      	subs	r3, #1
 8002e18:	613b      	str	r3, [r7, #16]
 8002e1a:	e017      	b.n	8002e4c <Reverse+0x4a>
		c = s[i];
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	4413      	add	r3, r2
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	73fb      	strb	r3, [r7, #15]
		s[i] = s[j];
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	441a      	add	r2, r3
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	6879      	ldr	r1, [r7, #4]
 8002e30:	440b      	add	r3, r1
 8002e32:	7812      	ldrb	r2, [r2, #0]
 8002e34:	701a      	strb	r2, [r3, #0]
		s[j] = c;
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	7bfa      	ldrb	r2, [r7, #15]
 8002e3e:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	3301      	adds	r3, #1
 8002e44:	617b      	str	r3, [r7, #20]
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	3b01      	subs	r3, #1
 8002e4a:	613b      	str	r3, [r7, #16]
 8002e4c:	697a      	ldr	r2, [r7, #20]
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	dbe3      	blt.n	8002e1c <Reverse+0x1a>
	}
}
 8002e54:	bf00      	nop
 8002e56:	bf00      	nop
 8002e58:	3718      	adds	r7, #24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <FUNCbcd2bin>:
unsigned char FUNCbcd2bin(unsigned char val)
{
 8002e5e:	b480      	push	{r7}
 8002e60:	b083      	sub	sp, #12
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	4603      	mov	r3, r0
 8002e66:	71fb      	strb	r3, [r7, #7]
	return (val & 0x0f) + (val >> 4) * 10;
 8002e68:	79fb      	ldrb	r3, [r7, #7]
 8002e6a:	f003 030f 	and.w	r3, r3, #15
 8002e6e:	b2da      	uxtb	r2, r3
 8002e70:	79fb      	ldrb	r3, [r7, #7]
 8002e72:	091b      	lsrs	r3, r3, #4
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	4619      	mov	r1, r3
 8002e78:	0089      	lsls	r1, r1, #2
 8002e7a:	440b      	add	r3, r1
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	4413      	add	r3, r2
 8002e82:	b2db      	uxtb	r3, r3
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <FUNCbin2bcd>:
unsigned char FUNCbin2bcd(unsigned int val)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
	return (unsigned char)(((val / 10) << 4) + val % 10);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4a0d      	ldr	r2, [pc, #52]	; (8002ed0 <FUNCbin2bcd+0x40>)
 8002e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea0:	08db      	lsrs	r3, r3, #3
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	011b      	lsls	r3, r3, #4
 8002ea6:	b2d8      	uxtb	r0, r3
 8002ea8:	6879      	ldr	r1, [r7, #4]
 8002eaa:	4b09      	ldr	r3, [pc, #36]	; (8002ed0 <FUNCbin2bcd+0x40>)
 8002eac:	fba3 2301 	umull	r2, r3, r3, r1
 8002eb0:	08da      	lsrs	r2, r3, #3
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	009b      	lsls	r3, r3, #2
 8002eb6:	4413      	add	r3, r2
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	1aca      	subs	r2, r1, r3
 8002ebc:	b2d3      	uxtb	r3, r2
 8002ebe:	4403      	add	r3, r0
 8002ec0:	b2db      	uxtb	r3, r3
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	cccccccd 	.word	0xcccccccd

08002ed4 <FUNCgcd1>:
long FUNCgcd1(long a, long b)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
	long r;
	if (a < b)
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	da05      	bge.n	8002ef2 <FUNCgcd1+0x1e>
		FUNCswap(&a, &b);
 8002ee6:	463a      	mov	r2, r7
 8002ee8:	1d3b      	adds	r3, r7, #4
 8002eea:	4611      	mov	r1, r2
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff fc19 	bl	8002724 <FUNCswap>
	if (!b){
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d10f      	bne.n	8002f18 <FUNCgcd1+0x44>
		while ((r = a % b) != 0) {
 8002ef8:	e003      	b.n	8002f02 <FUNCgcd1+0x2e>
			a = b;
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	607b      	str	r3, [r7, #4]
			b = r;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	603b      	str	r3, [r7, #0]
		while ((r = a % b) != 0) {
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	fb93 f1f2 	sdiv	r1, r3, r2
 8002f0a:	fb01 f202 	mul.w	r2, r1, r2
 8002f0e:	1a9b      	subs	r3, r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d1f0      	bne.n	8002efa <FUNCgcd1+0x26>
		}
	}	
	return b;
 8002f18:	683b      	ldr	r3, [r7, #0]
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3710      	adds	r7, #16
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}

08002f22 <FUNCpincheck>:
uint8_t FUNCpincheck(uint8_t port, uint8_t pin)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b085      	sub	sp, #20
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	4603      	mov	r3, r0
 8002f2a:	460a      	mov	r2, r1
 8002f2c:	71fb      	strb	r3, [r7, #7]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	71bb      	strb	r3, [r7, #6]
	uint8_t lh;
	if(port & (1 << pin))
 8002f32:	79fa      	ldrb	r2, [r7, #7]
 8002f34:	79bb      	ldrb	r3, [r7, #6]
 8002f36:	fa42 f303 	asr.w	r3, r2, r3
 8002f3a:	f003 0301 	and.w	r3, r3, #1
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d002      	beq.n	8002f48 <FUNCpincheck+0x26>
		lh = 1;
 8002f42:	2301      	movs	r3, #1
 8002f44:	73fb      	strb	r3, [r7, #15]
 8002f46:	e001      	b.n	8002f4c <FUNCpincheck+0x2a>
	else
		lh = 0;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	73fb      	strb	r3, [r7, #15]
	return lh;
 8002f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3714      	adds	r7, #20
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
	...

08002f5c <FUNCprint_binary>:
char* FUNCprint_binary(unsigned int n_bits, unsigned int number)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
	unsigned int i, c;
	for(i = (1 << (n_bits - 1)), c = 0; i; i >>= 1, c++)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	3b01      	subs	r3, #1
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	2300      	movs	r3, #0
 8002f74:	60bb      	str	r3, [r7, #8]
 8002f76:	e015      	b.n	8002fa4 <FUNCprint_binary+0x48>
		(number & i) ? (FUNCstr[c] = '1') : (FUNCstr[c] = '0');
 8002f78:	683a      	ldr	r2, [r7, #0]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d005      	beq.n	8002f8e <FUNCprint_binary+0x32>
 8002f82:	4a10      	ldr	r2, [pc, #64]	; (8002fc4 <FUNCprint_binary+0x68>)
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	4413      	add	r3, r2
 8002f88:	2231      	movs	r2, #49	; 0x31
 8002f8a:	701a      	strb	r2, [r3, #0]
 8002f8c:	e004      	b.n	8002f98 <FUNCprint_binary+0x3c>
 8002f8e:	4a0d      	ldr	r2, [pc, #52]	; (8002fc4 <FUNCprint_binary+0x68>)
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	4413      	add	r3, r2
 8002f94:	2230      	movs	r2, #48	; 0x30
 8002f96:	701a      	strb	r2, [r3, #0]
	for(i = (1 << (n_bits - 1)), c = 0; i; i >>= 1, c++)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	085b      	lsrs	r3, r3, #1
 8002f9c:	60fb      	str	r3, [r7, #12]
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	60bb      	str	r3, [r7, #8]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1e6      	bne.n	8002f78 <FUNCprint_binary+0x1c>
	FUNCstr[c] = '\0';
 8002faa:	4a06      	ldr	r2, [pc, #24]	; (8002fc4 <FUNCprint_binary+0x68>)
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	4413      	add	r3, r2
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	701a      	strb	r2, [r3, #0]
	return FUNCstr;
 8002fb4:	4b03      	ldr	r3, [pc, #12]	; (8002fc4 <FUNCprint_binary+0x68>)
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3714      	adds	r7, #20
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	2000056c 	.word	0x2000056c

08002fc8 <FUNCintinvstr>:
{
	return (uint8_t)((((bin) / 10) << 4) + ((bin) % 10));
}
/***intinvstr***/
uint8_t FUNCintinvstr(int32_t num, char* res, uint8_t n_digit)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b087      	sub	sp, #28
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	71fb      	strb	r3, [r7, #7]
	uint8_t k = 0;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	75fb      	strb	r3, [r7, #23]
	for(res[k++] = (char)((num % 10) + '0'); (num /= 10) > 0 ; res[k++] = (char)((num % 10) + '0'));
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	4b27      	ldr	r3, [pc, #156]	; (800307c <FUNCintinvstr+0xb4>)
 8002fde:	fb83 1302 	smull	r1, r3, r3, r2
 8002fe2:	1099      	asrs	r1, r3, #2
 8002fe4:	17d3      	asrs	r3, r2, #31
 8002fe6:	1ac9      	subs	r1, r1, r3
 8002fe8:	460b      	mov	r3, r1
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	440b      	add	r3, r1
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	1ad1      	subs	r1, r2, r3
 8002ff2:	b2ca      	uxtb	r2, r1
 8002ff4:	7dfb      	ldrb	r3, [r7, #23]
 8002ff6:	1c59      	adds	r1, r3, #1
 8002ff8:	75f9      	strb	r1, [r7, #23]
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	440b      	add	r3, r1
 8003000:	3230      	adds	r2, #48	; 0x30
 8003002:	b2d2      	uxtb	r2, r2
 8003004:	701a      	strb	r2, [r3, #0]
 8003006:	e015      	b.n	8003034 <FUNCintinvstr+0x6c>
 8003008:	68fa      	ldr	r2, [r7, #12]
 800300a:	4b1c      	ldr	r3, [pc, #112]	; (800307c <FUNCintinvstr+0xb4>)
 800300c:	fb83 1302 	smull	r1, r3, r3, r2
 8003010:	1099      	asrs	r1, r3, #2
 8003012:	17d3      	asrs	r3, r2, #31
 8003014:	1ac9      	subs	r1, r1, r3
 8003016:	460b      	mov	r3, r1
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	440b      	add	r3, r1
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	1ad1      	subs	r1, r2, r3
 8003020:	b2ca      	uxtb	r2, r1
 8003022:	7dfb      	ldrb	r3, [r7, #23]
 8003024:	1c59      	adds	r1, r3, #1
 8003026:	75f9      	strb	r1, [r7, #23]
 8003028:	4619      	mov	r1, r3
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	440b      	add	r3, r1
 800302e:	3230      	adds	r2, #48	; 0x30
 8003030:	b2d2      	uxtb	r2, r2
 8003032:	701a      	strb	r2, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4a11      	ldr	r2, [pc, #68]	; (800307c <FUNCintinvstr+0xb4>)
 8003038:	fb82 1203 	smull	r1, r2, r2, r3
 800303c:	1092      	asrs	r2, r2, #2
 800303e:	17db      	asrs	r3, r3, #31
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	60fb      	str	r3, [r7, #12]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2b00      	cmp	r3, #0
 8003048:	dcde      	bgt.n	8003008 <FUNCintinvstr+0x40>
	for( ; k < n_digit ; res[k++] = '0');
 800304a:	e007      	b.n	800305c <FUNCintinvstr+0x94>
 800304c:	7dfb      	ldrb	r3, [r7, #23]
 800304e:	1c5a      	adds	r2, r3, #1
 8003050:	75fa      	strb	r2, [r7, #23]
 8003052:	461a      	mov	r2, r3
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	4413      	add	r3, r2
 8003058:	2230      	movs	r2, #48	; 0x30
 800305a:	701a      	strb	r2, [r3, #0]
 800305c:	7dfa      	ldrb	r2, [r7, #23]
 800305e:	79fb      	ldrb	r3, [r7, #7]
 8003060:	429a      	cmp	r2, r3
 8003062:	d3f3      	bcc.n	800304c <FUNCintinvstr+0x84>
	res[k] = '\0';
 8003064:	7dfb      	ldrb	r3, [r7, #23]
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	4413      	add	r3, r2
 800306a:	2200      	movs	r2, #0
 800306c:	701a      	strb	r2, [r3, #0]
	return k;
 800306e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003070:	4618      	mov	r0, r3
 8003072:	371c      	adds	r7, #28
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr
 800307c:	66666667 	.word	0x66666667

08003080 <FUNCftoa>:
/***/
/***ftoa***/
char* FUNCftoa(double num, char* res, uint8_t afterpoint)
{
 8003080:	b5b0      	push	{r4, r5, r7, lr}
 8003082:	b08a      	sub	sp, #40	; 0x28
 8003084:	af00      	add	r7, sp, #0
 8003086:	ed87 0b02 	vstr	d0, [r7, #8]
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	460b      	mov	r3, r1
 800308e:	70fb      	strb	r3, [r7, #3]
	uint32_t ipart;
	double n, fpart;
	uint8_t k = 0;
 8003090:	2300      	movs	r3, #0
 8003092:	77fb      	strb	r3, [r7, #31]
	int8_t sign;
	if (num < 0){
 8003094:	f04f 0200 	mov.w	r2, #0
 8003098:	f04f 0300 	mov.w	r3, #0
 800309c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80030a0:	f7fd fd3c 	bl	8000b1c <__aeabi_dcmplt>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d008      	beq.n	80030bc <FUNCftoa+0x3c>
		n = -num; sign = -1;
 80030aa:	68bc      	ldr	r4, [r7, #8]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80030b2:	e9c7 4508 	strd	r4, r5, [r7, #32]
 80030b6:	23ff      	movs	r3, #255	; 0xff
 80030b8:	77bb      	strb	r3, [r7, #30]
 80030ba:	e005      	b.n	80030c8 <FUNCftoa+0x48>
	}else{
		n = num; sign = 1;
 80030bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030c0:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80030c4:	2301      	movs	r3, #1
 80030c6:	77bb      	strb	r3, [r7, #30]
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
 80030c8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80030cc:	f7fd fd8c 	bl	8000be8 <__aeabi_d2uiz>
 80030d0:	4603      	mov	r3, r0
 80030d2:	61bb      	str	r3, [r7, #24]
 80030d4:	69b8      	ldr	r0, [r7, #24]
 80030d6:	f7fd fa35 	bl	8000544 <__aeabi_ui2d>
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80030e2:	f7fd f8f1 	bl	80002c8 <__aeabi_dsub>
 80030e6:	4602      	mov	r2, r0
 80030e8:	460b      	mov	r3, r1
 80030ea:	e9c7 2304 	strd	r2, r3, [r7, #16]
	k = FUNCintinvstr((int)ipart, res, 1);
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	2201      	movs	r2, #1
 80030f2:	6879      	ldr	r1, [r7, #4]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7ff ff67 	bl	8002fc8 <FUNCintinvstr>
 80030fa:	4603      	mov	r3, r0
 80030fc:	77fb      	strb	r3, [r7, #31]
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
 80030fe:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8003102:	2b00      	cmp	r3, #0
 8003104:	da08      	bge.n	8003118 <FUNCftoa+0x98>
 8003106:	7ffb      	ldrb	r3, [r7, #31]
 8003108:	1c5a      	adds	r2, r3, #1
 800310a:	77fa      	strb	r2, [r7, #31]
 800310c:	461a      	mov	r2, r3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4413      	add	r3, r2
 8003112:	222d      	movs	r2, #45	; 0x2d
 8003114:	701a      	strb	r2, [r3, #0]
 8003116:	e007      	b.n	8003128 <FUNCftoa+0xa8>
 8003118:	7ffb      	ldrb	r3, [r7, #31]
 800311a:	1c5a      	adds	r2, r3, #1
 800311c:	77fa      	strb	r2, [r7, #31]
 800311e:	461a      	mov	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	4413      	add	r3, r2
 8003124:	2220      	movs	r2, #32
 8003126:	701a      	strb	r2, [r3, #0]
	res[k] = '\0';
 8003128:	7ffb      	ldrb	r3, [r7, #31]
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	4413      	add	r3, r2
 800312e:	2200      	movs	r2, #0
 8003130:	701a      	strb	r2, [r3, #0]
	Reverse(res);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f7ff fe65 	bl	8002e02 <Reverse>
	if (afterpoint > 0 && afterpoint < (MAXafterpoint + 1)){ // it is only a 8 bit mcu
 8003138:	78fb      	ldrb	r3, [r7, #3]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d030      	beq.n	80031a0 <FUNCftoa+0x120>
 800313e:	78fb      	ldrb	r3, [r7, #3]
 8003140:	2b06      	cmp	r3, #6
 8003142:	d82d      	bhi.n	80031a0 <FUNCftoa+0x120>
		res[k++] = '.';
 8003144:	7ffb      	ldrb	r3, [r7, #31]
 8003146:	1c5a      	adds	r2, r3, #1
 8003148:	77fa      	strb	r2, [r7, #31]
 800314a:	461a      	mov	r2, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	4413      	add	r3, r2
 8003150:	222e      	movs	r2, #46	; 0x2e
 8003152:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, afterpoint)), (res + k), afterpoint );
 8003154:	78fb      	ldrb	r3, [r7, #3]
 8003156:	4618      	mov	r0, r3
 8003158:	f7fd f9f4 	bl	8000544 <__aeabi_ui2d>
 800315c:	4602      	mov	r2, r0
 800315e:	460b      	mov	r3, r1
 8003160:	ec43 2b11 	vmov	d1, r2, r3
 8003164:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80031f0 <FUNCftoa+0x170>
 8003168:	f008 feb4 	bl	800bed4 <pow>
 800316c:	ec51 0b10 	vmov	r0, r1, d0
 8003170:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003174:	f7fd fa60 	bl	8000638 <__aeabi_dmul>
 8003178:	4602      	mov	r2, r0
 800317a:	460b      	mov	r3, r1
 800317c:	4610      	mov	r0, r2
 800317e:	4619      	mov	r1, r3
 8003180:	f7fd fd0a 	bl	8000b98 <__aeabi_d2iz>
 8003184:	7ffb      	ldrb	r3, [r7, #31]
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	4413      	add	r3, r2
 800318a:	78fa      	ldrb	r2, [r7, #3]
 800318c:	4619      	mov	r1, r3
 800318e:	f7ff ff1b 	bl	8002fc8 <FUNCintinvstr>
		Reverse(res + k);
 8003192:	7ffb      	ldrb	r3, [r7, #31]
 8003194:	687a      	ldr	r2, [r7, #4]
 8003196:	4413      	add	r3, r2
 8003198:	4618      	mov	r0, r3
 800319a:	f7ff fe32 	bl	8002e02 <Reverse>
 800319e:	e021      	b.n	80031e4 <FUNCftoa+0x164>
	}else{
		res[k++] = '.';
 80031a0:	7ffb      	ldrb	r3, [r7, #31]
 80031a2:	1c5a      	adds	r2, r3, #1
 80031a4:	77fa      	strb	r2, [r7, #31]
 80031a6:	461a      	mov	r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4413      	add	r3, r2
 80031ac:	222e      	movs	r2, #46	; 0x2e
 80031ae:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, DEFAULTafterpoint)), (res + k), DEFAULTafterpoint );
 80031b0:	f04f 0200 	mov.w	r2, #0
 80031b4:	4b10      	ldr	r3, [pc, #64]	; (80031f8 <FUNCftoa+0x178>)
 80031b6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80031ba:	f7fd fa3d 	bl	8000638 <__aeabi_dmul>
 80031be:	4602      	mov	r2, r0
 80031c0:	460b      	mov	r3, r1
 80031c2:	4610      	mov	r0, r2
 80031c4:	4619      	mov	r1, r3
 80031c6:	f7fd fce7 	bl	8000b98 <__aeabi_d2iz>
 80031ca:	7ffb      	ldrb	r3, [r7, #31]
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	4413      	add	r3, r2
 80031d0:	2202      	movs	r2, #2
 80031d2:	4619      	mov	r1, r3
 80031d4:	f7ff fef8 	bl	8002fc8 <FUNCintinvstr>
		Reverse(res + k);
 80031d8:	7ffb      	ldrb	r3, [r7, #31]
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	4413      	add	r3, r2
 80031de:	4618      	mov	r0, r3
 80031e0:	f7ff fe0f 	bl	8002e02 <Reverse>
	}
	return res;
 80031e4:	687b      	ldr	r3, [r7, #4]
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3728      	adds	r7, #40	; 0x28
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bdb0      	pop	{r4, r5, r7, pc}
 80031ee:	bf00      	nop
 80031f0:	00000000 	.word	0x00000000
 80031f4:	40240000 	.word	0x40240000
 80031f8:	40590000 	.word	0x40590000

080031fc <FUNCdectohex>:
/***dectohex***/
char* FUNCdectohex(int32_t num)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
	int32_t remainder;
	uint8_t j;
	for(j = 0, FUNCstr[j] = '\0'; num; FUNCstr[j] = '\0', num = num / 16){
 8003204:	2300      	movs	r3, #0
 8003206:	73fb      	strb	r3, [r7, #15]
 8003208:	7bfb      	ldrb	r3, [r7, #15]
 800320a:	4a1e      	ldr	r2, [pc, #120]	; (8003284 <FUNCdectohex+0x88>)
 800320c:	2100      	movs	r1, #0
 800320e:	54d1      	strb	r1, [r2, r3]
 8003210:	e02c      	b.n	800326c <FUNCdectohex+0x70>
		remainder = num % 16;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	425a      	negs	r2, r3
 8003216:	f003 030f 	and.w	r3, r3, #15
 800321a:	f002 020f 	and.w	r2, r2, #15
 800321e:	bf58      	it	pl
 8003220:	4253      	negpl	r3, r2
 8003222:	60bb      	str	r3, [r7, #8]
		if (remainder < 10)
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	2b09      	cmp	r3, #9
 8003228:	dc0b      	bgt.n	8003242 <FUNCdectohex+0x46>
			FUNCstr[j++] = (char) (48 + remainder);
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	b2da      	uxtb	r2, r3
 800322e:	7bfb      	ldrb	r3, [r7, #15]
 8003230:	1c59      	adds	r1, r3, #1
 8003232:	73f9      	strb	r1, [r7, #15]
 8003234:	4619      	mov	r1, r3
 8003236:	f102 0330 	add.w	r3, r2, #48	; 0x30
 800323a:	b2da      	uxtb	r2, r3
 800323c:	4b11      	ldr	r3, [pc, #68]	; (8003284 <FUNCdectohex+0x88>)
 800323e:	545a      	strb	r2, [r3, r1]
 8003240:	e00a      	b.n	8003258 <FUNCdectohex+0x5c>
		else
			FUNCstr[j++] = (char) (55 + remainder);
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	b2da      	uxtb	r2, r3
 8003246:	7bfb      	ldrb	r3, [r7, #15]
 8003248:	1c59      	adds	r1, r3, #1
 800324a:	73f9      	strb	r1, [r7, #15]
 800324c:	4619      	mov	r1, r3
 800324e:	f102 0337 	add.w	r3, r2, #55	; 0x37
 8003252:	b2da      	uxtb	r2, r3
 8003254:	4b0b      	ldr	r3, [pc, #44]	; (8003284 <FUNCdectohex+0x88>)
 8003256:	545a      	strb	r2, [r3, r1]
	for(j = 0, FUNCstr[j] = '\0'; num; FUNCstr[j] = '\0', num = num / 16){
 8003258:	7bfb      	ldrb	r3, [r7, #15]
 800325a:	4a0a      	ldr	r2, [pc, #40]	; (8003284 <FUNCdectohex+0x88>)
 800325c:	2100      	movs	r1, #0
 800325e:	54d1      	strb	r1, [r2, r3]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	da00      	bge.n	8003268 <FUNCdectohex+0x6c>
 8003266:	330f      	adds	r3, #15
 8003268:	111b      	asrs	r3, r3, #4
 800326a:	607b      	str	r3, [r7, #4]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1cf      	bne.n	8003212 <FUNCdectohex+0x16>
	}
	Reverse(FUNCstr);
 8003272:	4804      	ldr	r0, [pc, #16]	; (8003284 <FUNCdectohex+0x88>)
 8003274:	f7ff fdc5 	bl	8002e02 <Reverse>
	return FUNCstr;
 8003278:	4b02      	ldr	r3, [pc, #8]	; (8003284 <FUNCdectohex+0x88>)
}
 800327a:	4618      	mov	r0, r3
 800327c:	3710      	adds	r7, #16
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	2000056c 	.word	0x2000056c

08003288 <FUNCReadHLByte>:

uint16_t FUNCReadHLByte(FUNCHighLowByte reg)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 8003290:	793b      	ldrb	r3, [r7, #4]
 8003292:	b29b      	uxth	r3, r3
 8003294:	021b      	lsls	r3, r3, #8
 8003296:	b29a      	uxth	r2, r3
 8003298:	797b      	ldrb	r3, [r7, #5]
 800329a:	b29b      	uxth	r3, r3
 800329c:	4313      	orrs	r3, r2
 800329e:	b29b      	uxth	r3, r3
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <FUNCReadLHByte>:

uint16_t FUNCReadLHByte(FUNCHighLowByte reg)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 80032b4:	797b      	ldrb	r3, [r7, #5]
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	021b      	lsls	r3, r3, #8
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	793b      	ldrb	r3, [r7, #4]
 80032be:	b29b      	uxth	r3, r3
 80032c0:	4313      	orrs	r3, r2
 80032c2:	b29b      	uxth	r3, r3
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <FUNCWriteHLByte>:

FUNCHighLowByte FUNCWriteHLByte(uint16_t val)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b085      	sub	sp, #20
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	4603      	mov	r3, r0
 80032d8:	80fb      	strh	r3, [r7, #6]
	FUNCHighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 80032da:	88fb      	ldrh	r3, [r7, #6]
 80032dc:	0a1b      	lsrs	r3, r3, #8
 80032de:	b29b      	uxth	r3, r3
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	723b      	strb	r3, [r7, #8]
 80032e4:	88fb      	ldrh	r3, [r7, #6]
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	727b      	strb	r3, [r7, #9]
	return reg;
 80032ea:	893b      	ldrh	r3, [r7, #8]
 80032ec:	81bb      	strh	r3, [r7, #12]
 80032ee:	2300      	movs	r3, #0
 80032f0:	7b3a      	ldrb	r2, [r7, #12]
 80032f2:	f362 0307 	bfi	r3, r2, #0, #8
 80032f6:	7b7a      	ldrb	r2, [r7, #13]
 80032f8:	f362 230f 	bfi	r3, r2, #8, #8
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3714      	adds	r7, #20
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr

08003308 <FUNCWriteLHByte>:

FUNCHighLowByte FUNCWriteLHByte(uint16_t val)
{
 8003308:	b480      	push	{r7}
 800330a:	b085      	sub	sp, #20
 800330c:	af00      	add	r7, sp, #0
 800330e:	4603      	mov	r3, r0
 8003310:	80fb      	strh	r3, [r7, #6]
	FUNCHighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 8003312:	88fb      	ldrh	r3, [r7, #6]
 8003314:	0a1b      	lsrs	r3, r3, #8
 8003316:	b29b      	uxth	r3, r3
 8003318:	b2db      	uxtb	r3, r3
 800331a:	727b      	strb	r3, [r7, #9]
 800331c:	88fb      	ldrh	r3, [r7, #6]
 800331e:	b2db      	uxtb	r3, r3
 8003320:	723b      	strb	r3, [r7, #8]
	return reg;
 8003322:	893b      	ldrh	r3, [r7, #8]
 8003324:	81bb      	strh	r3, [r7, #12]
 8003326:	2300      	movs	r3, #0
 8003328:	7b3a      	ldrb	r2, [r7, #12]
 800332a:	f362 0307 	bfi	r3, r2, #0, #8
 800332e:	7b7a      	ldrb	r2, [r7, #13]
 8003330:	f362 230f 	bfi	r3, r2, #8, #8
}
 8003334:	4618      	mov	r0, r3
 8003336:	3714      	adds	r7, #20
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr

08003340 <FUNCSwapByte>:

uint16_t FUNCSwapByte(uint16_t num)
{
 8003340:	b480      	push	{r7}
 8003342:	b085      	sub	sp, #20
 8003344:	af00      	add	r7, sp, #0
 8003346:	4603      	mov	r3, r0
 8003348:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 800334a:	88fb      	ldrh	r3, [r7, #6]
 800334c:	021b      	lsls	r3, r3, #8
 800334e:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 8003350:	88fb      	ldrh	r3, [r7, #6]
 8003352:	0a1b      	lsrs	r3, r3, #8
 8003354:	b29a      	uxth	r2, r3
 8003356:	89fb      	ldrh	r3, [r7, #14]
 8003358:	4313      	orrs	r3, r2
 800335a:	b29b      	uxth	r3, r3
}
 800335c:	4618      	mov	r0, r3
 800335e:	3714      	adds	r7, #20
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr

08003368 <FUNCprint>:

/***print***/
char* FUNCprint( const char* format, ... )
{
 8003368:	b40f      	push	{r0, r1, r2, r3}
 800336a:	b580      	push	{r7, lr}
 800336c:	b082      	sub	sp, #8
 800336e:	af00      	add	r7, sp, #0
	va_list aptr;
	int ret;
	
	va_start(aptr, format);
 8003370:	f107 0314 	add.w	r3, r7, #20
 8003374:	603b      	str	r3, [r7, #0]
	ret = vsnprintf( FUNCstr, FUNCSTRSIZE, (const char*) format, aptr );
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	215f      	movs	r1, #95	; 0x5f
 800337c:	4808      	ldr	r0, [pc, #32]	; (80033a0 <FUNCprint+0x38>)
 800337e:	f005 fe1b 	bl	8008fb8 <vsniprintf>
 8003382:	6078      	str	r0, [r7, #4]
	//ret = vsnprintf( ptr, FUNCSTRSIZE, format, aptr );
	va_end(aptr);
	
	if(ret < 0){
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2b00      	cmp	r3, #0
 8003388:	da01      	bge.n	800338e <FUNCprint+0x26>
		return NULL;
 800338a:	2300      	movs	r3, #0
 800338c:	e000      	b.n	8003390 <FUNCprint+0x28>
		//FUNCstr[0]='/0';FUNCstr[1]='/0';FUNCstr[2]='/0';FUNCstr[3]='/0';
	}else
		return FUNCstr;
 800338e:	4b04      	ldr	r3, [pc, #16]	; (80033a0 <FUNCprint+0x38>)
}
 8003390:	4618      	mov	r0, r3
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800339a:	b004      	add	sp, #16
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	2000056c 	.word	0x2000056c

080033a4 <LCD0enable>:
void LCD0_clear(void);
void LCD0_gotoxy(unsigned int y, unsigned int x);
void LCD0_reboot(void);
/***Procedure & Function***/
LCD0 LCD0enable(GPIO_TypeDef* reg)
{
 80033a4:	b5b0      	push	{r4, r5, r7, lr}
 80033a6:	b0fc      	sub	sp, #496	; 0x1f0
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
 80033ae:	f8c7 11b8 	str.w	r1, [r7, #440]	; 0x1b8
	//ALLOCAO MEMORIA PARA Estrutura
	LCD0 lcd0;
	stm = STM32446enable(); // The entire stm32446
 80033b2:	4c25      	ldr	r4, [pc, #148]	; (8003448 <LCD0enable+0xa4>)
 80033b4:	463b      	mov	r3, r7
 80033b6:	4618      	mov	r0, r3
 80033b8:	f000 fc28 	bl	8003c0c <STM32446enable>
 80033bc:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 80033c0:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 80033c4:	4620      	mov	r0, r4
 80033c6:	4619      	mov	r1, r3
 80033c8:	f44f 73da 	mov.w	r3, #436	; 0x1b4
 80033cc:	461a      	mov	r2, r3
 80033ce:	f004 f811 	bl	80073f4 <memcpy>
	//LOCAL VARIABLES
	//import parameters
	ireg = reg;
 80033d2:	4a1e      	ldr	r2, [pc, #120]	; (800344c <LCD0enable+0xa8>)
 80033d4:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 80033d8:	6013      	str	r3, [r2, #0]
	//initialize variables
	//Direccionar apontadores para PROTOTIPOS
	lcd0.write = LCD0_write;
 80033da:	4b1d      	ldr	r3, [pc, #116]	; (8003450 <LCD0enable+0xac>)
 80033dc:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
	lcd0.read = LCD0_read;
 80033e0:	4b1c      	ldr	r3, [pc, #112]	; (8003454 <LCD0enable+0xb0>)
 80033e2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
	lcd0.BF = LCD0_BF;
 80033e6:	4b1c      	ldr	r3, [pc, #112]	; (8003458 <LCD0enable+0xb4>)
 80033e8:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
	lcd0.putch = LCD0_putch;
 80033ec:	4b1b      	ldr	r3, [pc, #108]	; (800345c <LCD0enable+0xb8>)
 80033ee:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
	lcd0.getch = LCD0_getch;
 80033f2:	4b1b      	ldr	r3, [pc, #108]	; (8003460 <LCD0enable+0xbc>)
 80033f4:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
	lcd0.string = LCD0_string; // RAW
 80033f8:	4b1a      	ldr	r3, [pc, #104]	; (8003464 <LCD0enable+0xc0>)
 80033fa:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
	lcd0.string_size = LCD0_string_size; // RAW
 80033fe:	4b1a      	ldr	r3, [pc, #104]	; (8003468 <LCD0enable+0xc4>)
 8003400:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
	lcd0.hspace = LCD0_hspace;
 8003404:	4b19      	ldr	r3, [pc, #100]	; (800346c <LCD0enable+0xc8>)
 8003406:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
	lcd0.clear = LCD0_clear;
 800340a:	4b19      	ldr	r3, [pc, #100]	; (8003470 <LCD0enable+0xcc>)
 800340c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
	lcd0.gotoxy = LCD0_gotoxy;
 8003410:	4b18      	ldr	r3, [pc, #96]	; (8003474 <LCD0enable+0xd0>)
 8003412:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
	lcd0.reboot = LCD0_reboot;
 8003416:	4b18      	ldr	r3, [pc, #96]	; (8003478 <LCD0enable+0xd4>)
 8003418:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
	//LCD INIC
	LCD0_inic();
 800341c:	f000 f82e 	bl	800347c <LCD0_inic>
	//
	return lcd0;
 8003420:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8003424:	461d      	mov	r5, r3
 8003426:	f507 74e2 	add.w	r4, r7, #452	; 0x1c4
 800342a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800342c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800342e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003430:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003432:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003436:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800343a:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 800343e:	f507 77f8 	add.w	r7, r7, #496	; 0x1f0
 8003442:	46bd      	mov	sp, r7
 8003444:	bdb0      	pop	{r4, r5, r7, pc}
 8003446:	bf00      	nop
 8003448:	200005cc 	.word	0x200005cc
 800344c:	20000780 	.word	0x20000780
 8003450:	080035f1 	.word	0x080035f1
 8003454:	08003841 	.word	0x08003841
 8003458:	08003a15 	.word	0x08003a15
 800345c:	08003a4d 	.word	0x08003a4d
 8003460:	08003a2f 	.word	0x08003a2f
 8003464:	08003a6d 	.word	0x08003a6d
 8003468:	08003a9b 	.word	0x08003a9b
 800346c:	08003af7 	.word	0x08003af7
 8003470:	08003b1d 	.word	0x08003b1d
 8003474:	08003b3d 	.word	0x08003b3d
 8003478:	08003bc9 	.word	0x08003bc9

0800347c <LCD0_inic>:
void LCD0_inic(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
	uint8_t repeat;
	//LCD INIC
	ireg->MODER &= (uint32_t) ~((3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2))); // control pins as output
 8003482:	4b58      	ldr	r3, [pc, #352]	; (80035e4 <LCD0_inic+0x168>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	4b56      	ldr	r3, [pc, #344]	; (80035e4 <LCD0_inic+0x168>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003490:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (RS * 2)) | (1 << (RW * 2)) | (1 << (EN * 2))); // control pins as output
 8003492:	4b54      	ldr	r3, [pc, #336]	; (80035e4 <LCD0_inic+0x168>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	4b52      	ldr	r3, [pc, #328]	; (80035e4 <LCD0_inic+0x168>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f042 0215 	orr.w	r2, r2, #21
 80034a0:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // enable pull up resistors
 80034a2:	4b50      	ldr	r3, [pc, #320]	; (80035e4 <LCD0_inic+0x168>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	68da      	ldr	r2, [r3, #12]
 80034a8:	4b4e      	ldr	r3, [pc, #312]	; (80035e4 <LCD0_inic+0x168>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80034b0:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= ((1 << (DB4 * 2)) | (1 << (DB5 * 2)) | (1 << (DB6 * 2)) | (1 << (DB7 * 2))); // enable pull up resistors
 80034b2:	4b4c      	ldr	r3, [pc, #304]	; (80035e4 <LCD0_inic+0x168>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	68da      	ldr	r2, [r3, #12]
 80034b8:	4b4a      	ldr	r3, [pc, #296]	; (80035e4 <LCD0_inic+0x168>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 80034c0:	60da      	str	r2, [r3, #12]

	ireg->MODER &= (uint32_t) ~(3 << (NC * 2)); // reboot detect input
 80034c2:	4b48      	ldr	r3, [pc, #288]	; (80035e4 <LCD0_inic+0x168>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	4b46      	ldr	r3, [pc, #280]	; (80035e4 <LCD0_inic+0x168>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80034d0:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~(3 << (NC * 2)); // pull up resistors
 80034d2:	4b44      	ldr	r3, [pc, #272]	; (80035e4 <LCD0_inic+0x168>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68da      	ldr	r2, [r3, #12]
 80034d8:	4b42      	ldr	r3, [pc, #264]	; (80035e4 <LCD0_inic+0x168>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80034e0:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= (1 << (NC * 2)); // pull up resistors
 80034e2:	4b40      	ldr	r3, [pc, #256]	; (80035e4 <LCD0_inic+0x168>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	68da      	ldr	r2, [r3, #12]
 80034e8:	4b3e      	ldr	r3, [pc, #248]	; (80035e4 <LCD0_inic+0x168>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034f0:	60da      	str	r2, [r3, #12]

	ireg->OSPEEDR &= (uint32_t) ~( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 80034f2:	4b3c      	ldr	r3, [pc, #240]	; (80035e4 <LCD0_inic+0x168>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	4a3a      	ldr	r2, [pc, #232]	; (80035e4 <LCD0_inic+0x168>)
 80034fa:	6812      	ldr	r2, [r2, #0]
 80034fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003500:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003504:	6093      	str	r3, [r2, #8]
	ireg->OSPEEDR |= ( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 8003506:	4b37      	ldr	r3, [pc, #220]	; (80035e4 <LCD0_inic+0x168>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	4a35      	ldr	r2, [pc, #212]	; (80035e4 <LCD0_inic+0x168>)
 800350e:	6812      	ldr	r2, [r2, #0]
 8003510:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 8003514:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8003518:	6093      	str	r3, [r2, #8]
	 
	lcd0_detect = ireg->IDR & (1 << NC);
 800351a:	4b32      	ldr	r3, [pc, #200]	; (80035e4 <LCD0_inic+0x168>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	691b      	ldr	r3, [r3, #16]
 8003520:	f003 0308 	and.w	r3, r3, #8
 8003524:	4a30      	ldr	r2, [pc, #192]	; (80035e8 <LCD0_inic+0x16c>)
 8003526:	6013      	str	r3, [r2, #0]
	
	/***INICIALIZACAO LCD**datasheet******/
	stm.systick.delay_ms(20); // using clock at 16Mhz
 8003528:	4b30      	ldr	r3, [pc, #192]	; (80035ec <LCD0_inic+0x170>)
 800352a:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800352e:	2014      	movs	r0, #20
 8003530:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 8003532:	2100      	movs	r1, #0
 8003534:	2038      	movs	r0, #56	; 0x38
 8003536:	f000 f85b 	bl	80035f0 <LCD0_write>
	stm.systick.delay_10us(4);
 800353a:	4b2c      	ldr	r3, [pc, #176]	; (80035ec <LCD0_inic+0x170>)
 800353c:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8003540:	2004      	movs	r0, #4
 8003542:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 8003544:	2100      	movs	r1, #0
 8003546:	2038      	movs	r0, #56	; 0x38
 8003548:	f000 f852 	bl	80035f0 <LCD0_write>
	stm.systick.delay_10us(10);
 800354c:	4b27      	ldr	r3, [pc, #156]	; (80035ec <LCD0_inic+0x170>)
 800354e:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8003552:	200a      	movs	r0, #10
 8003554:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 8003556:	2100      	movs	r1, #0
 8003558:	2038      	movs	r0, #56	; 0x38
 800355a:	f000 f849 	bl	80035f0 <LCD0_write>
	stm.systick.delay_10us(4);
 800355e:	4b23      	ldr	r3, [pc, #140]	; (80035ec <LCD0_inic+0x170>)
 8003560:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8003564:	2004      	movs	r0, #4
 8003566:	4798      	blx	r3
	/**************************************/
	for(repeat = 2 ; repeat ; repeat--){
 8003568:	2302      	movs	r3, #2
 800356a:	71fb      	strb	r3, [r7, #7]
 800356c:	e032      	b.n	80035d4 <LCD0_inic+0x158>
		// repeat twice in 4 bit length
		LCD0_write(0x28, INST); //function set 2B
 800356e:	2100      	movs	r1, #0
 8003570:	2028      	movs	r0, #40	; 0x28
 8003572:	f000 f83d 	bl	80035f0 <LCD0_write>
		LCD0_BF();
 8003576:	f000 fa4d 	bl	8003a14 <LCD0_BF>
		LCD0_write(0x28, INST); //function set 2B
 800357a:	2100      	movs	r1, #0
 800357c:	2028      	movs	r0, #40	; 0x28
 800357e:	f000 f837 	bl	80035f0 <LCD0_write>
		LCD0_BF();
 8003582:	f000 fa47 	bl	8003a14 <LCD0_BF>

		LCD0_write(0x0C, INST);// display on/off control
 8003586:	2100      	movs	r1, #0
 8003588:	200c      	movs	r0, #12
 800358a:	f000 f831 	bl	80035f0 <LCD0_write>
		LCD0_BF();
 800358e:	f000 fa41 	bl	8003a14 <LCD0_BF>
		LCD0_write(0x0C, INST);// display on/off control
 8003592:	2100      	movs	r1, #0
 8003594:	200c      	movs	r0, #12
 8003596:	f000 f82b 	bl	80035f0 <LCD0_write>
		LCD0_BF();
 800359a:	f000 fa3b 	bl	8003a14 <LCD0_BF>

		LCD0_write(0x01, INST);// clear display
 800359e:	2100      	movs	r1, #0
 80035a0:	2001      	movs	r0, #1
 80035a2:	f000 f825 	bl	80035f0 <LCD0_write>
		LCD0_BF();
 80035a6:	f000 fa35 	bl	8003a14 <LCD0_BF>
		LCD0_write(0x01, INST);// clear display
 80035aa:	2100      	movs	r1, #0
 80035ac:	2001      	movs	r0, #1
 80035ae:	f000 f81f 	bl	80035f0 <LCD0_write>
		LCD0_BF();
 80035b2:	f000 fa2f 	bl	8003a14 <LCD0_BF>

		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 80035b6:	2100      	movs	r1, #0
 80035b8:	2006      	movs	r0, #6
 80035ba:	f000 f819 	bl	80035f0 <LCD0_write>
		LCD0_BF();
 80035be:	f000 fa29 	bl	8003a14 <LCD0_BF>
		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 80035c2:	2100      	movs	r1, #0
 80035c4:	2006      	movs	r0, #6
 80035c6:	f000 f813 	bl	80035f0 <LCD0_write>
		LCD0_BF();
 80035ca:	f000 fa23 	bl	8003a14 <LCD0_BF>
	for(repeat = 2 ; repeat ; repeat--){
 80035ce:	79fb      	ldrb	r3, [r7, #7]
 80035d0:	3b01      	subs	r3, #1
 80035d2:	71fb      	strb	r3, [r7, #7]
 80035d4:	79fb      	ldrb	r3, [r7, #7]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d1c9      	bne.n	800356e <LCD0_inic+0xf2>
	/**********INICIALIZATION END**********/
	//LCD0_write(0x1F, INST);// cursor or display shift
	//stm.systick.delay_10us(4);
	//LCD0_write(0x03, INST);// return home
	//stm.systick.delay_ms(2);
}
 80035da:	bf00      	nop
 80035dc:	bf00      	nop
 80035de:	3708      	adds	r7, #8
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	20000780 	.word	0x20000780
 80035e8:	20000784 	.word	0x20000784
 80035ec:	200005cc 	.word	0x200005cc

080035f0 <LCD0_write>:
void LCD0_write(char c, unsigned short D_I)
{ // write to LCD
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	4603      	mov	r3, r0
 80035f8:	460a      	mov	r2, r1
 80035fa:	71fb      	strb	r3, [r7, #7]
 80035fc:	4613      	mov	r3, r2
 80035fe:	80bb      	strh	r3, [r7, #4]
	stm.func.resetpin(ireg,RW); // lcd as input
 8003600:	4b8d      	ldr	r3, [pc, #564]	; (8003838 <LCD0_write+0x248>)
 8003602:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8003606:	4a8d      	ldr	r2, [pc, #564]	; (800383c <LCD0_write+0x24c>)
 8003608:	6812      	ldr	r2, [r2, #0]
 800360a:	2101      	movs	r1, #1
 800360c:	4610      	mov	r0, r2
 800360e:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8003610:	88bb      	ldrh	r3, [r7, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d008      	beq.n	8003628 <LCD0_write+0x38>
 8003616:	4b88      	ldr	r3, [pc, #544]	; (8003838 <LCD0_write+0x248>)
 8003618:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800361c:	4a87      	ldr	r2, [pc, #540]	; (800383c <LCD0_write+0x24c>)
 800361e:	6812      	ldr	r2, [r2, #0]
 8003620:	2100      	movs	r1, #0
 8003622:	4610      	mov	r0, r2
 8003624:	4798      	blx	r3
 8003626:	e007      	b.n	8003638 <LCD0_write+0x48>
 8003628:	4b83      	ldr	r3, [pc, #524]	; (8003838 <LCD0_write+0x248>)
 800362a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800362e:	4a83      	ldr	r2, [pc, #524]	; (800383c <LCD0_write+0x24c>)
 8003630:	6812      	ldr	r2, [r2, #0]
 8003632:	2100      	movs	r1, #0
 8003634:	4610      	mov	r0, r2
 8003636:	4798      	blx	r3
	
	ireg->MODER &= (uint32_t) ~((3 << (DB4 *2)) | (3 << (DB5* 2)) | (3 << (DB6* 2)) | (3 << (DB7 * 2))); // mcu as output
 8003638:	4b80      	ldr	r3, [pc, #512]	; (800383c <LCD0_write+0x24c>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	4b7f      	ldr	r3, [pc, #508]	; (800383c <LCD0_write+0x24c>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003646:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (DB4 *2)) | (1 << (DB5* 2)) | (1 << (DB6* 2)) | (1 << (DB7 * 2))); // mcu as output
 8003648:	4b7c      	ldr	r3, [pc, #496]	; (800383c <LCD0_write+0x24c>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	4b7b      	ldr	r3, [pc, #492]	; (800383c <LCD0_write+0x24c>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 8003656:	601a      	str	r2, [r3, #0]
	
	stm.func.setpin(ireg, EN); // lcd enabled
 8003658:	4b77      	ldr	r3, [pc, #476]	; (8003838 <LCD0_write+0x248>)
 800365a:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800365e:	4a77      	ldr	r2, [pc, #476]	; (800383c <LCD0_write+0x24c>)
 8003660:	6812      	ldr	r2, [r2, #0]
 8003662:	2102      	movs	r1, #2
 8003664:	4610      	mov	r0, r2
 8003666:	4798      	blx	r3
	
	if(c & 0x80) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 8003668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800366c:	2b00      	cmp	r3, #0
 800366e:	da08      	bge.n	8003682 <LCD0_write+0x92>
 8003670:	4b71      	ldr	r3, [pc, #452]	; (8003838 <LCD0_write+0x248>)
 8003672:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003676:	4a71      	ldr	r2, [pc, #452]	; (800383c <LCD0_write+0x24c>)
 8003678:	6812      	ldr	r2, [r2, #0]
 800367a:	2107      	movs	r1, #7
 800367c:	4610      	mov	r0, r2
 800367e:	4798      	blx	r3
 8003680:	e007      	b.n	8003692 <LCD0_write+0xa2>
 8003682:	4b6d      	ldr	r3, [pc, #436]	; (8003838 <LCD0_write+0x248>)
 8003684:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8003688:	4a6c      	ldr	r2, [pc, #432]	; (800383c <LCD0_write+0x24c>)
 800368a:	6812      	ldr	r2, [r2, #0]
 800368c:	2107      	movs	r1, #7
 800368e:	4610      	mov	r0, r2
 8003690:	4798      	blx	r3
	if(c & 0x40) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003698:	2b00      	cmp	r3, #0
 800369a:	d008      	beq.n	80036ae <LCD0_write+0xbe>
 800369c:	4b66      	ldr	r3, [pc, #408]	; (8003838 <LCD0_write+0x248>)
 800369e:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80036a2:	4a66      	ldr	r2, [pc, #408]	; (800383c <LCD0_write+0x24c>)
 80036a4:	6812      	ldr	r2, [r2, #0]
 80036a6:	2106      	movs	r1, #6
 80036a8:	4610      	mov	r0, r2
 80036aa:	4798      	blx	r3
 80036ac:	e007      	b.n	80036be <LCD0_write+0xce>
 80036ae:	4b62      	ldr	r3, [pc, #392]	; (8003838 <LCD0_write+0x248>)
 80036b0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80036b4:	4a61      	ldr	r2, [pc, #388]	; (800383c <LCD0_write+0x24c>)
 80036b6:	6812      	ldr	r2, [r2, #0]
 80036b8:	2106      	movs	r1, #6
 80036ba:	4610      	mov	r0, r2
 80036bc:	4798      	blx	r3
	if(c & 0x20) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 80036be:	79fb      	ldrb	r3, [r7, #7]
 80036c0:	f003 0320 	and.w	r3, r3, #32
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d008      	beq.n	80036da <LCD0_write+0xea>
 80036c8:	4b5b      	ldr	r3, [pc, #364]	; (8003838 <LCD0_write+0x248>)
 80036ca:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80036ce:	4a5b      	ldr	r2, [pc, #364]	; (800383c <LCD0_write+0x24c>)
 80036d0:	6812      	ldr	r2, [r2, #0]
 80036d2:	2105      	movs	r1, #5
 80036d4:	4610      	mov	r0, r2
 80036d6:	4798      	blx	r3
 80036d8:	e007      	b.n	80036ea <LCD0_write+0xfa>
 80036da:	4b57      	ldr	r3, [pc, #348]	; (8003838 <LCD0_write+0x248>)
 80036dc:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80036e0:	4a56      	ldr	r2, [pc, #344]	; (800383c <LCD0_write+0x24c>)
 80036e2:	6812      	ldr	r2, [r2, #0]
 80036e4:	2105      	movs	r1, #5
 80036e6:	4610      	mov	r0, r2
 80036e8:	4798      	blx	r3
	if(c & 0x10) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4);
 80036ea:	79fb      	ldrb	r3, [r7, #7]
 80036ec:	f003 0310 	and.w	r3, r3, #16
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d008      	beq.n	8003706 <LCD0_write+0x116>
 80036f4:	4b50      	ldr	r3, [pc, #320]	; (8003838 <LCD0_write+0x248>)
 80036f6:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80036fa:	4a50      	ldr	r2, [pc, #320]	; (800383c <LCD0_write+0x24c>)
 80036fc:	6812      	ldr	r2, [r2, #0]
 80036fe:	2104      	movs	r1, #4
 8003700:	4610      	mov	r0, r2
 8003702:	4798      	blx	r3
 8003704:	e007      	b.n	8003716 <LCD0_write+0x126>
 8003706:	4b4c      	ldr	r3, [pc, #304]	; (8003838 <LCD0_write+0x248>)
 8003708:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800370c:	4a4b      	ldr	r2, [pc, #300]	; (800383c <LCD0_write+0x24c>)
 800370e:	6812      	ldr	r2, [r2, #0]
 8003710:	2104      	movs	r1, #4
 8003712:	4610      	mov	r0, r2
 8003714:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 8003716:	4b48      	ldr	r3, [pc, #288]	; (8003838 <LCD0_write+0x248>)
 8003718:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800371c:	4a47      	ldr	r2, [pc, #284]	; (800383c <LCD0_write+0x24c>)
 800371e:	6812      	ldr	r2, [r2, #0]
 8003720:	2102      	movs	r1, #2
 8003722:	4610      	mov	r0, r2
 8003724:	4798      	blx	r3
	
	// Second nibble
	 
	stm.func.resetpin(ireg, RW); // lcd as input
 8003726:	4b44      	ldr	r3, [pc, #272]	; (8003838 <LCD0_write+0x248>)
 8003728:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800372c:	4a43      	ldr	r2, [pc, #268]	; (800383c <LCD0_write+0x24c>)
 800372e:	6812      	ldr	r2, [r2, #0]
 8003730:	2101      	movs	r1, #1
 8003732:	4610      	mov	r0, r2
 8003734:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8003736:	88bb      	ldrh	r3, [r7, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d008      	beq.n	800374e <LCD0_write+0x15e>
 800373c:	4b3e      	ldr	r3, [pc, #248]	; (8003838 <LCD0_write+0x248>)
 800373e:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003742:	4a3e      	ldr	r2, [pc, #248]	; (800383c <LCD0_write+0x24c>)
 8003744:	6812      	ldr	r2, [r2, #0]
 8003746:	2100      	movs	r1, #0
 8003748:	4610      	mov	r0, r2
 800374a:	4798      	blx	r3
 800374c:	e007      	b.n	800375e <LCD0_write+0x16e>
 800374e:	4b3a      	ldr	r3, [pc, #232]	; (8003838 <LCD0_write+0x248>)
 8003750:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8003754:	4a39      	ldr	r2, [pc, #228]	; (800383c <LCD0_write+0x24c>)
 8003756:	6812      	ldr	r2, [r2, #0]
 8003758:	2100      	movs	r1, #0
 800375a:	4610      	mov	r0, r2
 800375c:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enabled
 800375e:	4b36      	ldr	r3, [pc, #216]	; (8003838 <LCD0_write+0x248>)
 8003760:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003764:	4a35      	ldr	r2, [pc, #212]	; (800383c <LCD0_write+0x24c>)
 8003766:	6812      	ldr	r2, [r2, #0]
 8003768:	2102      	movs	r1, #2
 800376a:	4610      	mov	r0, r2
 800376c:	4798      	blx	r3
	
	if(c & 0x08) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 800376e:	79fb      	ldrb	r3, [r7, #7]
 8003770:	f003 0308 	and.w	r3, r3, #8
 8003774:	2b00      	cmp	r3, #0
 8003776:	d008      	beq.n	800378a <LCD0_write+0x19a>
 8003778:	4b2f      	ldr	r3, [pc, #188]	; (8003838 <LCD0_write+0x248>)
 800377a:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800377e:	4a2f      	ldr	r2, [pc, #188]	; (800383c <LCD0_write+0x24c>)
 8003780:	6812      	ldr	r2, [r2, #0]
 8003782:	2107      	movs	r1, #7
 8003784:	4610      	mov	r0, r2
 8003786:	4798      	blx	r3
 8003788:	e007      	b.n	800379a <LCD0_write+0x1aa>
 800378a:	4b2b      	ldr	r3, [pc, #172]	; (8003838 <LCD0_write+0x248>)
 800378c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8003790:	4a2a      	ldr	r2, [pc, #168]	; (800383c <LCD0_write+0x24c>)
 8003792:	6812      	ldr	r2, [r2, #0]
 8003794:	2107      	movs	r1, #7
 8003796:	4610      	mov	r0, r2
 8003798:	4798      	blx	r3
	if(c & 0x04) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 800379a:	79fb      	ldrb	r3, [r7, #7]
 800379c:	f003 0304 	and.w	r3, r3, #4
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d008      	beq.n	80037b6 <LCD0_write+0x1c6>
 80037a4:	4b24      	ldr	r3, [pc, #144]	; (8003838 <LCD0_write+0x248>)
 80037a6:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80037aa:	4a24      	ldr	r2, [pc, #144]	; (800383c <LCD0_write+0x24c>)
 80037ac:	6812      	ldr	r2, [r2, #0]
 80037ae:	2106      	movs	r1, #6
 80037b0:	4610      	mov	r0, r2
 80037b2:	4798      	blx	r3
 80037b4:	e007      	b.n	80037c6 <LCD0_write+0x1d6>
 80037b6:	4b20      	ldr	r3, [pc, #128]	; (8003838 <LCD0_write+0x248>)
 80037b8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80037bc:	4a1f      	ldr	r2, [pc, #124]	; (800383c <LCD0_write+0x24c>)
 80037be:	6812      	ldr	r2, [r2, #0]
 80037c0:	2106      	movs	r1, #6
 80037c2:	4610      	mov	r0, r2
 80037c4:	4798      	blx	r3
	if(c & 0x02) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 80037c6:	79fb      	ldrb	r3, [r7, #7]
 80037c8:	f003 0302 	and.w	r3, r3, #2
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d008      	beq.n	80037e2 <LCD0_write+0x1f2>
 80037d0:	4b19      	ldr	r3, [pc, #100]	; (8003838 <LCD0_write+0x248>)
 80037d2:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80037d6:	4a19      	ldr	r2, [pc, #100]	; (800383c <LCD0_write+0x24c>)
 80037d8:	6812      	ldr	r2, [r2, #0]
 80037da:	2105      	movs	r1, #5
 80037dc:	4610      	mov	r0, r2
 80037de:	4798      	blx	r3
 80037e0:	e007      	b.n	80037f2 <LCD0_write+0x202>
 80037e2:	4b15      	ldr	r3, [pc, #84]	; (8003838 <LCD0_write+0x248>)
 80037e4:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80037e8:	4a14      	ldr	r2, [pc, #80]	; (800383c <LCD0_write+0x24c>)
 80037ea:	6812      	ldr	r2, [r2, #0]
 80037ec:	2105      	movs	r1, #5
 80037ee:	4610      	mov	r0, r2
 80037f0:	4798      	blx	r3
	if(c & 0x01) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4); 
 80037f2:	79fb      	ldrb	r3, [r7, #7]
 80037f4:	f003 0301 	and.w	r3, r3, #1
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d008      	beq.n	800380e <LCD0_write+0x21e>
 80037fc:	4b0e      	ldr	r3, [pc, #56]	; (8003838 <LCD0_write+0x248>)
 80037fe:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003802:	4a0e      	ldr	r2, [pc, #56]	; (800383c <LCD0_write+0x24c>)
 8003804:	6812      	ldr	r2, [r2, #0]
 8003806:	2104      	movs	r1, #4
 8003808:	4610      	mov	r0, r2
 800380a:	4798      	blx	r3
 800380c:	e007      	b.n	800381e <LCD0_write+0x22e>
 800380e:	4b0a      	ldr	r3, [pc, #40]	; (8003838 <LCD0_write+0x248>)
 8003810:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8003814:	4a09      	ldr	r2, [pc, #36]	; (800383c <LCD0_write+0x24c>)
 8003816:	6812      	ldr	r2, [r2, #0]
 8003818:	2104      	movs	r1, #4
 800381a:	4610      	mov	r0, r2
 800381c:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 800381e:	4b06      	ldr	r3, [pc, #24]	; (8003838 <LCD0_write+0x248>)
 8003820:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8003824:	4a05      	ldr	r2, [pc, #20]	; (800383c <LCD0_write+0x24c>)
 8003826:	6812      	ldr	r2, [r2, #0]
 8003828:	2102      	movs	r1, #2
 800382a:	4610      	mov	r0, r2
 800382c:	4798      	blx	r3
}
 800382e:	bf00      	nop
 8003830:	3708      	adds	r7, #8
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	200005cc 	.word	0x200005cc
 800383c:	20000780 	.word	0x20000780

08003840 <LCD0_read>:
char LCD0_read(unsigned short D_I)
{ // Read from LCD
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	4603      	mov	r3, r0
 8003848:	80fb      	strh	r3, [r7, #6]
	uint32_t data = 0;
 800384a:	2300      	movs	r3, #0
 800384c:	60bb      	str	r3, [r7, #8]
	uint8_t c = 0;
 800384e:	2300      	movs	r3, #0
 8003850:	73fb      	strb	r3, [r7, #15]
	ireg->MODER &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // mcu as input
 8003852:	4b6e      	ldr	r3, [pc, #440]	; (8003a0c <LCD0_read+0x1cc>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	4b6c      	ldr	r3, [pc, #432]	; (8003a0c <LCD0_read+0x1cc>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003860:	601a      	str	r2, [r3, #0]
	
	//First nibble
	stm.func.setpin(ireg, RW); // lcd as output
 8003862:	4b6b      	ldr	r3, [pc, #428]	; (8003a10 <LCD0_read+0x1d0>)
 8003864:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003868:	4a68      	ldr	r2, [pc, #416]	; (8003a0c <LCD0_read+0x1cc>)
 800386a:	6812      	ldr	r2, [r2, #0]
 800386c:	2101      	movs	r1, #1
 800386e:	4610      	mov	r0, r2
 8003870:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8003872:	88fb      	ldrh	r3, [r7, #6]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d008      	beq.n	800388a <LCD0_read+0x4a>
 8003878:	4b65      	ldr	r3, [pc, #404]	; (8003a10 <LCD0_read+0x1d0>)
 800387a:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800387e:	4a63      	ldr	r2, [pc, #396]	; (8003a0c <LCD0_read+0x1cc>)
 8003880:	6812      	ldr	r2, [r2, #0]
 8003882:	2100      	movs	r1, #0
 8003884:	4610      	mov	r0, r2
 8003886:	4798      	blx	r3
 8003888:	e007      	b.n	800389a <LCD0_read+0x5a>
 800388a:	4b61      	ldr	r3, [pc, #388]	; (8003a10 <LCD0_read+0x1d0>)
 800388c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8003890:	4a5e      	ldr	r2, [pc, #376]	; (8003a0c <LCD0_read+0x1cc>)
 8003892:	6812      	ldr	r2, [r2, #0]
 8003894:	2100      	movs	r1, #0
 8003896:	4610      	mov	r0, r2
 8003898:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 800389a:	4b5d      	ldr	r3, [pc, #372]	; (8003a10 <LCD0_read+0x1d0>)
 800389c:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80038a0:	4a5a      	ldr	r2, [pc, #360]	; (8003a0c <LCD0_read+0x1cc>)
 80038a2:	6812      	ldr	r2, [r2, #0]
 80038a4:	2102      	movs	r1, #2
 80038a6:	4610      	mov	r0, r2
 80038a8:	4798      	blx	r3
	data = ireg->IDR; // read data 
 80038aa:	4b58      	ldr	r3, [pc, #352]	; (8003a0c <LCD0_read+0x1cc>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	691b      	ldr	r3, [r3, #16]
 80038b0:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 80038b2:	4b57      	ldr	r3, [pc, #348]	; (8003a10 <LCD0_read+0x1d0>)
 80038b4:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80038b8:	4a54      	ldr	r2, [pc, #336]	; (8003a0c <LCD0_read+0x1cc>)
 80038ba:	6812      	ldr	r2, [r2, #0]
 80038bc:	2102      	movs	r1, #2
 80038be:	4610      	mov	r0, r2
 80038c0:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 7; else c &= ~(1 << 7);
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d004      	beq.n	80038d6 <LCD0_read+0x96>
 80038cc:	7bfb      	ldrb	r3, [r7, #15]
 80038ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80038d2:	73fb      	strb	r3, [r7, #15]
 80038d4:	e003      	b.n	80038de <LCD0_read+0x9e>
 80038d6:	7bfb      	ldrb	r3, [r7, #15]
 80038d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038dc:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 6; else c &= ~(1 << 6);
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d004      	beq.n	80038f2 <LCD0_read+0xb2>
 80038e8:	7bfb      	ldrb	r3, [r7, #15]
 80038ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038ee:	73fb      	strb	r3, [r7, #15]
 80038f0:	e003      	b.n	80038fa <LCD0_read+0xba>
 80038f2:	7bfb      	ldrb	r3, [r7, #15]
 80038f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038f8:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 5; else c &= ~(1 << 5);
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	f003 0320 	and.w	r3, r3, #32
 8003900:	2b00      	cmp	r3, #0
 8003902:	d004      	beq.n	800390e <LCD0_read+0xce>
 8003904:	7bfb      	ldrb	r3, [r7, #15]
 8003906:	f043 0320 	orr.w	r3, r3, #32
 800390a:	73fb      	strb	r3, [r7, #15]
 800390c:	e003      	b.n	8003916 <LCD0_read+0xd6>
 800390e:	7bfb      	ldrb	r3, [r7, #15]
 8003910:	f023 0320 	bic.w	r3, r3, #32
 8003914:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 4; else c &= ~(1 << 4);
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	f003 0310 	and.w	r3, r3, #16
 800391c:	2b00      	cmp	r3, #0
 800391e:	d004      	beq.n	800392a <LCD0_read+0xea>
 8003920:	7bfb      	ldrb	r3, [r7, #15]
 8003922:	f043 0310 	orr.w	r3, r3, #16
 8003926:	73fb      	strb	r3, [r7, #15]
 8003928:	e003      	b.n	8003932 <LCD0_read+0xf2>
 800392a:	7bfb      	ldrb	r3, [r7, #15]
 800392c:	f023 0310 	bic.w	r3, r3, #16
 8003930:	73fb      	strb	r3, [r7, #15]
	  
	// Second nibble
	stm.func.setpin(ireg, RW); // lcd as output
 8003932:	4b37      	ldr	r3, [pc, #220]	; (8003a10 <LCD0_read+0x1d0>)
 8003934:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003938:	4a34      	ldr	r2, [pc, #208]	; (8003a0c <LCD0_read+0x1cc>)
 800393a:	6812      	ldr	r2, [r2, #0]
 800393c:	2101      	movs	r1, #1
 800393e:	4610      	mov	r0, r2
 8003940:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8003942:	88fb      	ldrh	r3, [r7, #6]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d008      	beq.n	800395a <LCD0_read+0x11a>
 8003948:	4b31      	ldr	r3, [pc, #196]	; (8003a10 <LCD0_read+0x1d0>)
 800394a:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800394e:	4a2f      	ldr	r2, [pc, #188]	; (8003a0c <LCD0_read+0x1cc>)
 8003950:	6812      	ldr	r2, [r2, #0]
 8003952:	2100      	movs	r1, #0
 8003954:	4610      	mov	r0, r2
 8003956:	4798      	blx	r3
 8003958:	e007      	b.n	800396a <LCD0_read+0x12a>
 800395a:	4b2d      	ldr	r3, [pc, #180]	; (8003a10 <LCD0_read+0x1d0>)
 800395c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8003960:	4a2a      	ldr	r2, [pc, #168]	; (8003a0c <LCD0_read+0x1cc>)
 8003962:	6812      	ldr	r2, [r2, #0]
 8003964:	2100      	movs	r1, #0
 8003966:	4610      	mov	r0, r2
 8003968:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 800396a:	4b29      	ldr	r3, [pc, #164]	; (8003a10 <LCD0_read+0x1d0>)
 800396c:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003970:	4a26      	ldr	r2, [pc, #152]	; (8003a0c <LCD0_read+0x1cc>)
 8003972:	6812      	ldr	r2, [r2, #0]
 8003974:	2102      	movs	r1, #2
 8003976:	4610      	mov	r0, r2
 8003978:	4798      	blx	r3
	data = ireg->IDR; // read data
 800397a:	4b24      	ldr	r3, [pc, #144]	; (8003a0c <LCD0_read+0x1cc>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	691b      	ldr	r3, [r3, #16]
 8003980:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 8003982:	4b23      	ldr	r3, [pc, #140]	; (8003a10 <LCD0_read+0x1d0>)
 8003984:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8003988:	4a20      	ldr	r2, [pc, #128]	; (8003a0c <LCD0_read+0x1cc>)
 800398a:	6812      	ldr	r2, [r2, #0]
 800398c:	2102      	movs	r1, #2
 800398e:	4610      	mov	r0, r2
 8003990:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 3; else c &= ~(1 << 3);
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003998:	2b00      	cmp	r3, #0
 800399a:	d004      	beq.n	80039a6 <LCD0_read+0x166>
 800399c:	7bfb      	ldrb	r3, [r7, #15]
 800399e:	f043 0308 	orr.w	r3, r3, #8
 80039a2:	73fb      	strb	r3, [r7, #15]
 80039a4:	e003      	b.n	80039ae <LCD0_read+0x16e>
 80039a6:	7bfb      	ldrb	r3, [r7, #15]
 80039a8:	f023 0308 	bic.w	r3, r3, #8
 80039ac:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 2; else c &= ~(1 << 2);
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d004      	beq.n	80039c2 <LCD0_read+0x182>
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
 80039ba:	f043 0304 	orr.w	r3, r3, #4
 80039be:	73fb      	strb	r3, [r7, #15]
 80039c0:	e003      	b.n	80039ca <LCD0_read+0x18a>
 80039c2:	7bfb      	ldrb	r3, [r7, #15]
 80039c4:	f023 0304 	bic.w	r3, r3, #4
 80039c8:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 1; else c &= ~(1 << 1);
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	f003 0320 	and.w	r3, r3, #32
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d004      	beq.n	80039de <LCD0_read+0x19e>
 80039d4:	7bfb      	ldrb	r3, [r7, #15]
 80039d6:	f043 0302 	orr.w	r3, r3, #2
 80039da:	73fb      	strb	r3, [r7, #15]
 80039dc:	e003      	b.n	80039e6 <LCD0_read+0x1a6>
 80039de:	7bfb      	ldrb	r3, [r7, #15]
 80039e0:	f023 0302 	bic.w	r3, r3, #2
 80039e4:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 0; else c &= ~(1 << 0);
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	f003 0310 	and.w	r3, r3, #16
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d004      	beq.n	80039fa <LCD0_read+0x1ba>
 80039f0:	7bfb      	ldrb	r3, [r7, #15]
 80039f2:	f043 0301 	orr.w	r3, r3, #1
 80039f6:	73fb      	strb	r3, [r7, #15]
 80039f8:	e003      	b.n	8003a02 <LCD0_read+0x1c2>
 80039fa:	7bfb      	ldrb	r3, [r7, #15]
 80039fc:	f023 0301 	bic.w	r3, r3, #1
 8003a00:	73fb      	strb	r3, [r7, #15]
	
	return c;
 8003a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3710      	adds	r7, #16
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	20000780 	.word	0x20000780
 8003a10:	200005cc 	.word	0x200005cc

08003a14 <LCD0_BF>:
void LCD0_BF(void)
//	It has to read at minimum one equal and exit
//	immediately if not equal, weird property.
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	af00      	add	r7, sp, #0
	for( ; 0x80 & LCD0_read(INST) ; );
 8003a18:	bf00      	nop
 8003a1a:	2000      	movs	r0, #0
 8003a1c:	f7ff ff10 	bl	8003840 <LCD0_read>
 8003a20:	4603      	mov	r3, r0
 8003a22:	b25b      	sxtb	r3, r3
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	dbf8      	blt.n	8003a1a <LCD0_BF+0x6>
}
 8003a28:	bf00      	nop
 8003a2a:	bf00      	nop
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <LCD0_getch>:
char LCD0_getch(void)
{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b082      	sub	sp, #8
 8003a32:	af00      	add	r7, sp, #0
	char c;
	c = LCD0_read(DATA);
 8003a34:	2001      	movs	r0, #1
 8003a36:	f7ff ff03 	bl	8003840 <LCD0_read>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	71fb      	strb	r3, [r7, #7]
	LCD0_BF();
 8003a3e:	f7ff ffe9 	bl	8003a14 <LCD0_BF>
	return c;
 8003a42:	79fb      	ldrb	r3, [r7, #7]
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3708      	adds	r7, #8
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <LCD0_putch>:
void LCD0_putch(char c)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	4603      	mov	r3, r0
 8003a54:	71fb      	strb	r3, [r7, #7]
	LCD0_write(c, DATA);
 8003a56:	79fb      	ldrb	r3, [r7, #7]
 8003a58:	2101      	movs	r1, #1
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f7ff fdc8 	bl	80035f0 <LCD0_write>
	LCD0_BF();
 8003a60:	f7ff ffd8 	bl	8003a14 <LCD0_BF>
}
 8003a64:	bf00      	nop
 8003a66:	3708      	adds	r7, #8
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <LCD0_string>:
void LCD0_string(const char* s)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
	char tmp;
	while(*s){
 8003a74:	e008      	b.n	8003a88 <LCD0_string+0x1c>
		tmp = *(s++);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	1c5a      	adds	r2, r3, #1
 8003a7a:	607a      	str	r2, [r7, #4]
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	73fb      	strb	r3, [r7, #15]
		LCD0_putch(tmp);
 8003a80:	7bfb      	ldrb	r3, [r7, #15]
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7ff ffe2 	bl	8003a4c <LCD0_putch>
	while(*s){
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1f2      	bne.n	8003a76 <LCD0_string+0xa>
	}
}
 8003a90:	bf00      	nop
 8003a92:	bf00      	nop
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}

08003a9a <LCD0_string_size>:
void LCD0_string_size(const char* s, uint32_t size)
{
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	b084      	sub	sp, #16
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	6078      	str	r0, [r7, #4]
 8003aa2:	6039      	str	r1, [r7, #0]
	char tmp;
	uint32_t pos = 0;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	60fb      	str	r3, [r7, #12]
	while(*s){
 8003aa8:	e00f      	b.n	8003aca <LCD0_string_size+0x30>
		tmp=*(s++);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	1c5a      	adds	r2, r3, #1
 8003aae:	607a      	str	r2, [r7, #4]
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	72fb      	strb	r3, [r7, #11]
		pos++;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	60fb      	str	r3, [r7, #12]
		if(pos > size) // 1 TO SIZE+1
 8003aba:	68fa      	ldr	r2, [r7, #12]
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d808      	bhi.n	8003ad4 <LCD0_string_size+0x3a>
			break;
		LCD0_putch(tmp);
 8003ac2:	7afb      	ldrb	r3, [r7, #11]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7ff ffc1 	bl	8003a4c <LCD0_putch>
	while(*s){
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1eb      	bne.n	8003aaa <LCD0_string_size+0x10>
 8003ad2:	e007      	b.n	8003ae4 <LCD0_string_size+0x4a>
			break;
 8003ad4:	bf00      	nop
	}
	while(pos < size){ // TO SIZE
 8003ad6:	e005      	b.n	8003ae4 <LCD0_string_size+0x4a>
		LCD0_putch(' ');
 8003ad8:	2020      	movs	r0, #32
 8003ada:	f7ff ffb7 	bl	8003a4c <LCD0_putch>
		pos++;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	60fb      	str	r3, [r7, #12]
	while(pos < size){ // TO SIZE
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d3f5      	bcc.n	8003ad8 <LCD0_string_size+0x3e>
	}
}
 8003aec:	bf00      	nop
 8003aee:	bf00      	nop
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <LCD0_hspace>:
void LCD0_hspace(uint32_t n)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b082      	sub	sp, #8
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
	for(; n; n--){
 8003afe:	e005      	b.n	8003b0c <LCD0_hspace+0x16>
		LCD0_putch(' ');
 8003b00:	2020      	movs	r0, #32
 8003b02:	f7ff ffa3 	bl	8003a4c <LCD0_putch>
	for(; n; n--){
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	3b01      	subs	r3, #1
 8003b0a:	607b      	str	r3, [r7, #4]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1f6      	bne.n	8003b00 <LCD0_hspace+0xa>
	}
}
 8003b12:	bf00      	nop
 8003b14:	bf00      	nop
 8003b16:	3708      	adds	r7, #8
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <LCD0_clear>:
void LCD0_clear(void)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	af00      	add	r7, sp, #0
	LCD0_write(0x01, INST);
 8003b20:	2100      	movs	r1, #0
 8003b22:	2001      	movs	r0, #1
 8003b24:	f7ff fd64 	bl	80035f0 <LCD0_write>
	stm.systick.delay_ms(2);
 8003b28:	4b03      	ldr	r3, [pc, #12]	; (8003b38 <LCD0_clear+0x1c>)
 8003b2a:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8003b2e:	2002      	movs	r0, #2
 8003b30:	4798      	blx	r3
}
 8003b32:	bf00      	nop
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	200005cc 	.word	0x200005cc

08003b3c <LCD0_gotoxy>:
void LCD0_gotoxy(unsigned int y, unsigned int x)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	6039      	str	r1, [r7, #0]
	switch(y){
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2b03      	cmp	r3, #3
 8003b4a:	d837      	bhi.n	8003bbc <LCD0_gotoxy+0x80>
 8003b4c:	a201      	add	r2, pc, #4	; (adr r2, 8003b54 <LCD0_gotoxy+0x18>)
 8003b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b52:	bf00      	nop
 8003b54:	08003b65 	.word	0x08003b65
 8003b58:	08003b7b 	.word	0x08003b7b
 8003b5c:	08003b91 	.word	0x08003b91
 8003b60:	08003ba7 	.word	0x08003ba7
		case 0:
			LCD0_write((char)(0x80 + x), INST);
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	3b80      	subs	r3, #128	; 0x80
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2100      	movs	r1, #0
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7ff fd3e 	bl	80035f0 <LCD0_write>
			LCD0_BF();
 8003b74:	f7ff ff4e 	bl	8003a14 <LCD0_BF>
			break;
 8003b78:	e021      	b.n	8003bbe <LCD0_gotoxy+0x82>
		case 1:
			LCD0_write((char)(0xC0 + x), INST);
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	3b40      	subs	r3, #64	; 0x40
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	2100      	movs	r1, #0
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7ff fd33 	bl	80035f0 <LCD0_write>
			LCD0_BF();
 8003b8a:	f7ff ff43 	bl	8003a14 <LCD0_BF>
			break;
 8003b8e:	e016      	b.n	8003bbe <LCD0_gotoxy+0x82>
		case 2:
			LCD0_write((char)(0x94 + x), INST); // 0x94
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	3b6c      	subs	r3, #108	; 0x6c
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	2100      	movs	r1, #0
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7ff fd28 	bl	80035f0 <LCD0_write>
			LCD0_BF();
 8003ba0:	f7ff ff38 	bl	8003a14 <LCD0_BF>
			break;
 8003ba4:	e00b      	b.n	8003bbe <LCD0_gotoxy+0x82>
		case 3:
			LCD0_write((char)(0xD4 + x), INST); // 0xD4
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	3b2c      	subs	r3, #44	; 0x2c
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2100      	movs	r1, #0
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f7ff fd1d 	bl	80035f0 <LCD0_write>
			LCD0_BF();
 8003bb6:	f7ff ff2d 	bl	8003a14 <LCD0_BF>
			break;
 8003bba:	e000      	b.n	8003bbe <LCD0_gotoxy+0x82>
		default:
			break;
 8003bbc:	bf00      	nop
	}
}
 8003bbe:	bf00      	nop
 8003bc0:	3708      	adds	r7, #8
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop

08003bc8 <LCD0_reboot>:
void LCD0_reboot(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
	//low high detect pin NC
	uint32_t i;
	uint32_t tmp;
	tmp = ireg->IDR & (1 << NC);
 8003bce:	4b0d      	ldr	r3, [pc, #52]	; (8003c04 <LCD0_reboot+0x3c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	691b      	ldr	r3, [r3, #16]
 8003bd4:	f003 0308 	and.w	r3, r3, #8
 8003bd8:	607b      	str	r3, [r7, #4]
	i = tmp ^ lcd0_detect;
 8003bda:	4b0b      	ldr	r3, [pc, #44]	; (8003c08 <LCD0_reboot+0x40>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	4053      	eors	r3, r2
 8003be2:	603b      	str	r3, [r7, #0]
	i &= tmp;
 8003be4:	683a      	ldr	r2, [r7, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4013      	ands	r3, r2
 8003bea:	603b      	str	r3, [r7, #0]
	if(i)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <LCD0_reboot+0x2e>
		LCD0_inic();
 8003bf2:	f7ff fc43 	bl	800347c <LCD0_inic>
	lcd0_detect = tmp;
 8003bf6:	4a04      	ldr	r2, [pc, #16]	; (8003c08 <LCD0_reboot+0x40>)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6013      	str	r3, [r2, #0]
}
 8003bfc:	bf00      	nop
 8003bfe:	3708      	adds	r7, #8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	20000780 	.word	0x20000780
 8003c08:	20000784 	.word	0x20000784

08003c0c <STM32446enable>:
/*
*** File Procedure and Functions
*/

// STM32446 Image Linker
STM32446 STM32446enable(void){
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
/******************************************************************************
	Comment out the linked modules to reduce memmory usage.
	
*******************************************************************************/
	mem[0] = 0;
 8003c14:	4b98      	ldr	r3, [pc, #608]	; (8003e78 <STM32446enable+0x26c>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	601a      	str	r2, [r3, #0]
	nen[0] = 0;
 8003c1a:	4b98      	ldr	r3, [pc, #608]	; (8003e7c <STM32446enable+0x270>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	601a      	str	r2, [r3, #0]
	STM32446temperature = 0;
 8003c20:	4997      	ldr	r1, [pc, #604]	; (8003e80 <STM32446enable+0x274>)
 8003c22:	f04f 0200 	mov.w	r2, #0
 8003c26:	f04f 0300 	mov.w	r3, #0
 8003c2a:	e9c1 2300 	strd	r2, r3, [r1]
	/*****STM32446 OBJECTS******/
	//FLASH
	ret.flash.reg = (FLASH_TypeDef*) FLASH_R_BASE;
 8003c2e:	4b95      	ldr	r3, [pc, #596]	; (8003e84 <STM32446enable+0x278>)
 8003c30:	4a95      	ldr	r2, [pc, #596]	; (8003e88 <STM32446enable+0x27c>)
 8003c32:	601a      	str	r2, [r3, #0]
	
	//CRC
	ret.crc.reg = (CRC_TypeDef*) CRC_BASE;
 8003c34:	4b93      	ldr	r3, [pc, #588]	; (8003e84 <STM32446enable+0x278>)
 8003c36:	4a95      	ldr	r2, [pc, #596]	; (8003e8c <STM32446enable+0x280>)
 8003c38:	605a      	str	r2, [r3, #4]
	
	//PWR
	ret.pwr.reg = (PWR_TypeDef*) PWR_BASE;
 8003c3a:	4b92      	ldr	r3, [pc, #584]	; (8003e84 <STM32446enable+0x278>)
 8003c3c:	4a94      	ldr	r2, [pc, #592]	; (8003e90 <STM32446enable+0x284>)
 8003c3e:	609a      	str	r2, [r3, #8]
	
	//RCC
	ret.rcc.reg = (RCC_TypeDef*) RCC_BASE;
 8003c40:	4b90      	ldr	r3, [pc, #576]	; (8003e84 <STM32446enable+0x278>)
 8003c42:	4a94      	ldr	r2, [pc, #592]	; (8003e94 <STM32446enable+0x288>)
 8003c44:	60da      	str	r2, [r3, #12]
	ret.rcc.henable = STM32446RccHEnable;
 8003c46:	4b8f      	ldr	r3, [pc, #572]	; (8003e84 <STM32446enable+0x278>)
 8003c48:	4a93      	ldr	r2, [pc, #588]	; (8003e98 <STM32446enable+0x28c>)
 8003c4a:	611a      	str	r2, [r3, #16]
	ret.rcc.hselect = STM32446RccHSelect;
 8003c4c:	4b8d      	ldr	r3, [pc, #564]	; (8003e84 <STM32446enable+0x278>)
 8003c4e:	4a93      	ldr	r2, [pc, #588]	; (8003e9c <STM32446enable+0x290>)
 8003c50:	615a      	str	r2, [r3, #20]
	ret.rcc.lenable = STM32446RccLEnable;
 8003c52:	4b8c      	ldr	r3, [pc, #560]	; (8003e84 <STM32446enable+0x278>)
 8003c54:	4a92      	ldr	r2, [pc, #584]	; (8003ea0 <STM32446enable+0x294>)
 8003c56:	619a      	str	r2, [r3, #24]
	ret.rcc.lselect = STM32446RccLSelect;
 8003c58:	4b8a      	ldr	r3, [pc, #552]	; (8003e84 <STM32446enable+0x278>)
 8003c5a:	4a92      	ldr	r2, [pc, #584]	; (8003ea4 <STM32446enable+0x298>)
 8003c5c:	61da      	str	r2, [r3, #28]
	ret.rcc.prescaler = STM32446Prescaler;
 8003c5e:	4b89      	ldr	r3, [pc, #548]	; (8003e84 <STM32446enable+0x278>)
 8003c60:	4a91      	ldr	r2, [pc, #580]	; (8003ea8 <STM32446enable+0x29c>)
 8003c62:	621a      	str	r2, [r3, #32]
	/****PLL****/
	ret.rcc.pll.division = STM32446PLLDivision;
 8003c64:	4b87      	ldr	r3, [pc, #540]	; (8003e84 <STM32446enable+0x278>)
 8003c66:	4a91      	ldr	r2, [pc, #580]	; (8003eac <STM32446enable+0x2a0>)
 8003c68:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rcc.pll.enable = STM32446RccPLLCLKEnable;
 8003c6a:	4b86      	ldr	r3, [pc, #536]	; (8003e84 <STM32446enable+0x278>)
 8003c6c:	4a90      	ldr	r2, [pc, #576]	; (8003eb0 <STM32446enable+0x2a4>)
 8003c6e:	629a      	str	r2, [r3, #40]	; 0x28
	ret.rcc.plli2s.enable = STM32446RccPLLI2SEnable;
 8003c70:	4b84      	ldr	r3, [pc, #528]	; (8003e84 <STM32446enable+0x278>)
 8003c72:	4a90      	ldr	r2, [pc, #576]	; (8003eb4 <STM32446enable+0x2a8>)
 8003c74:	62da      	str	r2, [r3, #44]	; 0x2c
	ret.rcc.pllsai.enable = STM32446RccPLLSAIEnable;
 8003c76:	4b83      	ldr	r3, [pc, #524]	; (8003e84 <STM32446enable+0x278>)
 8003c78:	4a8f      	ldr	r2, [pc, #572]	; (8003eb8 <STM32446enable+0x2ac>)
 8003c7a:	631a      	str	r2, [r3, #48]	; 0x30
	
	//GPIOA
	ret.gpioa.reg = (GPIO_TypeDef*) GPIOA_BASE;
 8003c7c:	4b81      	ldr	r3, [pc, #516]	; (8003e84 <STM32446enable+0x278>)
 8003c7e:	4a8f      	ldr	r2, [pc, #572]	; (8003ebc <STM32446enable+0x2b0>)
 8003c80:	635a      	str	r2, [r3, #52]	; 0x34
	ret.gpioa.moder = STM32446GpioAmoder;
 8003c82:	4b80      	ldr	r3, [pc, #512]	; (8003e84 <STM32446enable+0x278>)
 8003c84:	4a8e      	ldr	r2, [pc, #568]	; (8003ec0 <STM32446enable+0x2b4>)
 8003c86:	639a      	str	r2, [r3, #56]	; 0x38
	ret.gpioa.ospeedr = STM32446GpioAospeedr;
 8003c88:	4b7e      	ldr	r3, [pc, #504]	; (8003e84 <STM32446enable+0x278>)
 8003c8a:	4a8e      	ldr	r2, [pc, #568]	; (8003ec4 <STM32446enable+0x2b8>)
 8003c8c:	63da      	str	r2, [r3, #60]	; 0x3c
	ret.gpioa.pupdr = STM32446GpioApupdr;
 8003c8e:	4b7d      	ldr	r3, [pc, #500]	; (8003e84 <STM32446enable+0x278>)
 8003c90:	4a8d      	ldr	r2, [pc, #564]	; (8003ec8 <STM32446enable+0x2bc>)
 8003c92:	641a      	str	r2, [r3, #64]	; 0x40
	ret.gpioa.reset = STM32446GpioAreset;
 8003c94:	4b7b      	ldr	r3, [pc, #492]	; (8003e84 <STM32446enable+0x278>)
 8003c96:	4a8d      	ldr	r2, [pc, #564]	; (8003ecc <STM32446enable+0x2c0>)
 8003c98:	649a      	str	r2, [r3, #72]	; 0x48
	ret.gpioa.set = STM32446GpioAset;
 8003c9a:	4b7a      	ldr	r3, [pc, #488]	; (8003e84 <STM32446enable+0x278>)
 8003c9c:	4a8c      	ldr	r2, [pc, #560]	; (8003ed0 <STM32446enable+0x2c4>)
 8003c9e:	64da      	str	r2, [r3, #76]	; 0x4c
	ret.gpioa.afr = STM32446GpioAafr;
 8003ca0:	4b78      	ldr	r3, [pc, #480]	; (8003e84 <STM32446enable+0x278>)
 8003ca2:	4a8c      	ldr	r2, [pc, #560]	; (8003ed4 <STM32446enable+0x2c8>)
 8003ca4:	645a      	str	r2, [r3, #68]	; 0x44
	
	//GPIOB
	ret.gpiob.reg = (GPIO_TypeDef*) GPIOB_BASE;
 8003ca6:	4b77      	ldr	r3, [pc, #476]	; (8003e84 <STM32446enable+0x278>)
 8003ca8:	4a8b      	ldr	r2, [pc, #556]	; (8003ed8 <STM32446enable+0x2cc>)
 8003caa:	651a      	str	r2, [r3, #80]	; 0x50
	ret.gpiob.moder = STM32446GpioBmoder;
 8003cac:	4b75      	ldr	r3, [pc, #468]	; (8003e84 <STM32446enable+0x278>)
 8003cae:	4a8b      	ldr	r2, [pc, #556]	; (8003edc <STM32446enable+0x2d0>)
 8003cb0:	655a      	str	r2, [r3, #84]	; 0x54
	ret.gpiob.ospeedr = STM32446GpioBospeedr;
 8003cb2:	4b74      	ldr	r3, [pc, #464]	; (8003e84 <STM32446enable+0x278>)
 8003cb4:	4a8a      	ldr	r2, [pc, #552]	; (8003ee0 <STM32446enable+0x2d4>)
 8003cb6:	659a      	str	r2, [r3, #88]	; 0x58
	ret.gpiob.pupdr = STM32446GpioBpupdr;
 8003cb8:	4b72      	ldr	r3, [pc, #456]	; (8003e84 <STM32446enable+0x278>)
 8003cba:	4a8a      	ldr	r2, [pc, #552]	; (8003ee4 <STM32446enable+0x2d8>)
 8003cbc:	65da      	str	r2, [r3, #92]	; 0x5c
	ret.gpiob.reset = STM32446GpioBreset;
 8003cbe:	4b71      	ldr	r3, [pc, #452]	; (8003e84 <STM32446enable+0x278>)
 8003cc0:	4a89      	ldr	r2, [pc, #548]	; (8003ee8 <STM32446enable+0x2dc>)
 8003cc2:	665a      	str	r2, [r3, #100]	; 0x64
	ret.gpiob.set = STM32446GpioBset;
 8003cc4:	4b6f      	ldr	r3, [pc, #444]	; (8003e84 <STM32446enable+0x278>)
 8003cc6:	4a89      	ldr	r2, [pc, #548]	; (8003eec <STM32446enable+0x2e0>)
 8003cc8:	669a      	str	r2, [r3, #104]	; 0x68
	ret.gpiob.afr = STM32446GpioBafr;
 8003cca:	4b6e      	ldr	r3, [pc, #440]	; (8003e84 <STM32446enable+0x278>)
 8003ccc:	4a88      	ldr	r2, [pc, #544]	; (8003ef0 <STM32446enable+0x2e4>)
 8003cce:	661a      	str	r2, [r3, #96]	; 0x60
	
	//GPIOC
	ret.gpioc.reg = (GPIO_TypeDef*) GPIOC_BASE;
 8003cd0:	4b6c      	ldr	r3, [pc, #432]	; (8003e84 <STM32446enable+0x278>)
 8003cd2:	4a88      	ldr	r2, [pc, #544]	; (8003ef4 <STM32446enable+0x2e8>)
 8003cd4:	66da      	str	r2, [r3, #108]	; 0x6c
	ret.gpioc.moder = STM32446GpioCmoder;
 8003cd6:	4b6b      	ldr	r3, [pc, #428]	; (8003e84 <STM32446enable+0x278>)
 8003cd8:	4a87      	ldr	r2, [pc, #540]	; (8003ef8 <STM32446enable+0x2ec>)
 8003cda:	671a      	str	r2, [r3, #112]	; 0x70
	ret.gpioc.ospeedr = STM32446GpioCospeedr;
 8003cdc:	4b69      	ldr	r3, [pc, #420]	; (8003e84 <STM32446enable+0x278>)
 8003cde:	4a87      	ldr	r2, [pc, #540]	; (8003efc <STM32446enable+0x2f0>)
 8003ce0:	675a      	str	r2, [r3, #116]	; 0x74
	ret.gpioc.pupdr = STM32446GpioCpupdr;
 8003ce2:	4b68      	ldr	r3, [pc, #416]	; (8003e84 <STM32446enable+0x278>)
 8003ce4:	4a86      	ldr	r2, [pc, #536]	; (8003f00 <STM32446enable+0x2f4>)
 8003ce6:	679a      	str	r2, [r3, #120]	; 0x78
	ret.gpioc.reset = STM32446GpioCreset;
 8003ce8:	4b66      	ldr	r3, [pc, #408]	; (8003e84 <STM32446enable+0x278>)
 8003cea:	4a86      	ldr	r2, [pc, #536]	; (8003f04 <STM32446enable+0x2f8>)
 8003cec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	ret.gpioc.set = STM32446GpioCset;
 8003cf0:	4b64      	ldr	r3, [pc, #400]	; (8003e84 <STM32446enable+0x278>)
 8003cf2:	4a85      	ldr	r2, [pc, #532]	; (8003f08 <STM32446enable+0x2fc>)
 8003cf4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	ret.gpioc.afr = STM32446GpioCafr;
 8003cf8:	4b62      	ldr	r3, [pc, #392]	; (8003e84 <STM32446enable+0x278>)
 8003cfa:	4a84      	ldr	r2, [pc, #528]	; (8003f0c <STM32446enable+0x300>)
 8003cfc:	67da      	str	r2, [r3, #124]	; 0x7c
	
	//GPIOD
	ret.gpiod.reg = (GPIO_TypeDef*) GPIOD_BASE;
 8003cfe:	4b61      	ldr	r3, [pc, #388]	; (8003e84 <STM32446enable+0x278>)
 8003d00:	4a83      	ldr	r2, [pc, #524]	; (8003f10 <STM32446enable+0x304>)
 8003d02:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	ret.gpiod.moder = STM32446GpioDmoder;
 8003d06:	4b5f      	ldr	r3, [pc, #380]	; (8003e84 <STM32446enable+0x278>)
 8003d08:	4a82      	ldr	r2, [pc, #520]	; (8003f14 <STM32446enable+0x308>)
 8003d0a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	ret.gpiod.ospeedr = STM32446GpioDospeedr;
 8003d0e:	4b5d      	ldr	r3, [pc, #372]	; (8003e84 <STM32446enable+0x278>)
 8003d10:	4a81      	ldr	r2, [pc, #516]	; (8003f18 <STM32446enable+0x30c>)
 8003d12:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	ret.gpiod.pupdr = STM32446GpioDpupdr;
 8003d16:	4b5b      	ldr	r3, [pc, #364]	; (8003e84 <STM32446enable+0x278>)
 8003d18:	4a80      	ldr	r2, [pc, #512]	; (8003f1c <STM32446enable+0x310>)
 8003d1a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	ret.gpiod.reset = STM32446GpioDreset;
 8003d1e:	4b59      	ldr	r3, [pc, #356]	; (8003e84 <STM32446enable+0x278>)
 8003d20:	4a7f      	ldr	r2, [pc, #508]	; (8003f20 <STM32446enable+0x314>)
 8003d22:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	ret.gpiod.set = STM32446GpioDset;
 8003d26:	4b57      	ldr	r3, [pc, #348]	; (8003e84 <STM32446enable+0x278>)
 8003d28:	4a7e      	ldr	r2, [pc, #504]	; (8003f24 <STM32446enable+0x318>)
 8003d2a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ret.gpiod.afr = STM32446GpioDafr;
 8003d2e:	4b55      	ldr	r3, [pc, #340]	; (8003e84 <STM32446enable+0x278>)
 8003d30:	4a7d      	ldr	r2, [pc, #500]	; (8003f28 <STM32446enable+0x31c>)
 8003d32:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	//GPIOE
	ret.gpioe.reg = (GPIO_TypeDef*) GPIOE_BASE;
 8003d36:	4b53      	ldr	r3, [pc, #332]	; (8003e84 <STM32446enable+0x278>)
 8003d38:	4a7c      	ldr	r2, [pc, #496]	; (8003f2c <STM32446enable+0x320>)
 8003d3a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	ret.gpioe.moder = STM32446GpioEmoder;
 8003d3e:	4b51      	ldr	r3, [pc, #324]	; (8003e84 <STM32446enable+0x278>)
 8003d40:	4a7b      	ldr	r2, [pc, #492]	; (8003f30 <STM32446enable+0x324>)
 8003d42:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	ret.gpioe.ospeedr = STM32446GpioEospeedr;
 8003d46:	4b4f      	ldr	r3, [pc, #316]	; (8003e84 <STM32446enable+0x278>)
 8003d48:	4a7a      	ldr	r2, [pc, #488]	; (8003f34 <STM32446enable+0x328>)
 8003d4a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	ret.gpioe.pupdr = STM32446GpioEpupdr;
 8003d4e:	4b4d      	ldr	r3, [pc, #308]	; (8003e84 <STM32446enable+0x278>)
 8003d50:	4a79      	ldr	r2, [pc, #484]	; (8003f38 <STM32446enable+0x32c>)
 8003d52:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	ret.gpioe.reset = STM32446GpioEreset;
 8003d56:	4b4b      	ldr	r3, [pc, #300]	; (8003e84 <STM32446enable+0x278>)
 8003d58:	4a78      	ldr	r2, [pc, #480]	; (8003f3c <STM32446enable+0x330>)
 8003d5a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	ret.gpioe.set = STM32446GpioEset;
 8003d5e:	4b49      	ldr	r3, [pc, #292]	; (8003e84 <STM32446enable+0x278>)
 8003d60:	4a77      	ldr	r2, [pc, #476]	; (8003f40 <STM32446enable+0x334>)
 8003d62:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	ret.gpioe.afr = STM32446GpioEafr;
 8003d66:	4b47      	ldr	r3, [pc, #284]	; (8003e84 <STM32446enable+0x278>)
 8003d68:	4a76      	ldr	r2, [pc, #472]	; (8003f44 <STM32446enable+0x338>)
 8003d6a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

	//GPIOH
	ret.gpioh.reg = (GPIO_TypeDef*) GPIOH_BASE;
 8003d6e:	4b45      	ldr	r3, [pc, #276]	; (8003e84 <STM32446enable+0x278>)
 8003d70:	4a75      	ldr	r2, [pc, #468]	; (8003f48 <STM32446enable+0x33c>)
 8003d72:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	ret.gpioh.moder = STM32446GpioHmoder;
 8003d76:	4b43      	ldr	r3, [pc, #268]	; (8003e84 <STM32446enable+0x278>)
 8003d78:	4a74      	ldr	r2, [pc, #464]	; (8003f4c <STM32446enable+0x340>)
 8003d7a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	ret.gpioh.ospeedr = STM32446GpioHospeedr;
 8003d7e:	4b41      	ldr	r3, [pc, #260]	; (8003e84 <STM32446enable+0x278>)
 8003d80:	4a73      	ldr	r2, [pc, #460]	; (8003f50 <STM32446enable+0x344>)
 8003d82:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	ret.gpioh.pupdr = STM32446GpioHpupdr;
 8003d86:	4b3f      	ldr	r3, [pc, #252]	; (8003e84 <STM32446enable+0x278>)
 8003d88:	4a72      	ldr	r2, [pc, #456]	; (8003f54 <STM32446enable+0x348>)
 8003d8a:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	ret.gpioh.reset = STM32446GpioHreset;
 8003d8e:	4b3d      	ldr	r3, [pc, #244]	; (8003e84 <STM32446enable+0x278>)
 8003d90:	4a71      	ldr	r2, [pc, #452]	; (8003f58 <STM32446enable+0x34c>)
 8003d92:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	ret.gpioh.set = STM32446GpioHset;
 8003d96:	4b3b      	ldr	r3, [pc, #236]	; (8003e84 <STM32446enable+0x278>)
 8003d98:	4a70      	ldr	r2, [pc, #448]	; (8003f5c <STM32446enable+0x350>)
 8003d9a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	ret.gpioh.afr = STM32446GpioHafr;
 8003d9e:	4b39      	ldr	r3, [pc, #228]	; (8003e84 <STM32446enable+0x278>)
 8003da0:	4a6f      	ldr	r2, [pc, #444]	; (8003f60 <STM32446enable+0x354>)
 8003da2:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	
	//RTC
	ret.rtc.reg = (RTC_TypeDef*) RTC_BASE;
 8003da6:	4b37      	ldr	r3, [pc, #220]	; (8003e84 <STM32446enable+0x278>)
 8003da8:	4a6e      	ldr	r2, [pc, #440]	; (8003f64 <STM32446enable+0x358>)
 8003daa:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	ret.rtc.inic = STM32446RtcInic;
 8003dae:	4b35      	ldr	r3, [pc, #212]	; (8003e84 <STM32446enable+0x278>)
 8003db0:	4a6d      	ldr	r2, [pc, #436]	; (8003f68 <STM32446enable+0x35c>)
 8003db2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	ret.rtc.Day = STM32446RtcDay;
 8003db6:	4b33      	ldr	r3, [pc, #204]	; (8003e84 <STM32446enable+0x278>)
 8003db8:	4a6c      	ldr	r2, [pc, #432]	; (8003f6c <STM32446enable+0x360>)
 8003dba:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ret.rtc.Month = STM32446RtcMonth;
 8003dbe:	4b31      	ldr	r3, [pc, #196]	; (8003e84 <STM32446enable+0x278>)
 8003dc0:	4a6b      	ldr	r2, [pc, #428]	; (8003f70 <STM32446enable+0x364>)
 8003dc2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	ret.rtc.WeekDay = STM32446RtcWeekDay;
 8003dc6:	4b2f      	ldr	r3, [pc, #188]	; (8003e84 <STM32446enable+0x278>)
 8003dc8:	4a6a      	ldr	r2, [pc, #424]	; (8003f74 <STM32446enable+0x368>)
 8003dca:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	ret.rtc.Year = STM32446RtcYear;
 8003dce:	4b2d      	ldr	r3, [pc, #180]	; (8003e84 <STM32446enable+0x278>)
 8003dd0:	4a69      	ldr	r2, [pc, #420]	; (8003f78 <STM32446enable+0x36c>)
 8003dd2:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	ret.rtc.Hour = STM32446RtcHour;
 8003dd6:	4b2b      	ldr	r3, [pc, #172]	; (8003e84 <STM32446enable+0x278>)
 8003dd8:	4a68      	ldr	r2, [pc, #416]	; (8003f7c <STM32446enable+0x370>)
 8003dda:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	ret.rtc.Minute = STM32446RtcMinute;
 8003dde:	4b29      	ldr	r3, [pc, #164]	; (8003e84 <STM32446enable+0x278>)
 8003de0:	4a67      	ldr	r2, [pc, #412]	; (8003f80 <STM32446enable+0x374>)
 8003de2:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	ret.rtc.Second = STM32446RtcSecond;
 8003de6:	4b27      	ldr	r3, [pc, #156]	; (8003e84 <STM32446enable+0x278>)
 8003de8:	4a66      	ldr	r2, [pc, #408]	; (8003f84 <STM32446enable+0x378>)
 8003dea:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	ret.rtc.dr2vec = STM32446Rtcdr2vec;
 8003dee:	4b25      	ldr	r3, [pc, #148]	; (8003e84 <STM32446enable+0x278>)
 8003df0:	4a65      	ldr	r2, [pc, #404]	; (8003f88 <STM32446enable+0x37c>)
 8003df2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	ret.rtc.tr2vec = STM32446Rtctr2vec;
 8003df6:	4b23      	ldr	r3, [pc, #140]	; (8003e84 <STM32446enable+0x278>)
 8003df8:	4a64      	ldr	r2, [pc, #400]	; (8003f8c <STM32446enable+0x380>)
 8003dfa:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	ret.rtc.RegWrite = STM32446RtcRegWrite;
 8003dfe:	4b21      	ldr	r3, [pc, #132]	; (8003e84 <STM32446enable+0x278>)
 8003e00:	4a63      	ldr	r2, [pc, #396]	; (8003f90 <STM32446enable+0x384>)
 8003e02:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	
	//SYSCFG
	ret.syscfg.reg = (SYSCFG_TypeDef*) SYSCFG_BASE;
 8003e06:	4b1f      	ldr	r3, [pc, #124]	; (8003e84 <STM32446enable+0x278>)
 8003e08:	4a62      	ldr	r2, [pc, #392]	; (8003f94 <STM32446enable+0x388>)
 8003e0a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	
	//DMA1
	ret.dma1.reg = (DMA_TypeDef*) DMA1_BASE;
 8003e0e:	4b1d      	ldr	r3, [pc, #116]	; (8003e84 <STM32446enable+0x278>)
 8003e10:	4a61      	ldr	r2, [pc, #388]	; (8003f98 <STM32446enable+0x38c>)
 8003e12:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	//DMA2
	ret.dma2.reg = (DMA_TypeDef*) DMA2_BASE;
 8003e16:	4b1b      	ldr	r3, [pc, #108]	; (8003e84 <STM32446enable+0x278>)
 8003e18:	4a60      	ldr	r2, [pc, #384]	; (8003f9c <STM32446enable+0x390>)
 8003e1a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	
	//NVIC
	ret.nvic.reg = (NVIC_Type*) NVIC_BASE;
 8003e1e:	4b19      	ldr	r3, [pc, #100]	; (8003e84 <STM32446enable+0x278>)
 8003e20:	4a5f      	ldr	r2, [pc, #380]	; (8003fa0 <STM32446enable+0x394>)
 8003e22:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	
	//SysTick (Used as Delay Source)
	ret.systick.reg = (SysTick_Type*) SysTick_BASE;
 8003e26:	4b17      	ldr	r3, [pc, #92]	; (8003e84 <STM32446enable+0x278>)
 8003e28:	4a5e      	ldr	r2, [pc, #376]	; (8003fa4 <STM32446enable+0x398>)
 8003e2a:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	ret.systick.delay_ms = STM32446delay_ms;
 8003e2e:	4b15      	ldr	r3, [pc, #84]	; (8003e84 <STM32446enable+0x278>)
 8003e30:	4a5d      	ldr	r2, [pc, #372]	; (8003fa8 <STM32446enable+0x39c>)
 8003e32:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	ret.systick.delay_10us = STM32446delay_10us;
 8003e36:	4b13      	ldr	r3, [pc, #76]	; (8003e84 <STM32446enable+0x278>)
 8003e38:	4a5c      	ldr	r2, [pc, #368]	; (8003fac <STM32446enable+0x3a0>)
 8003e3a:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	
	/**random order**/
	
	//TIM9
	ret.tim9.reg = (TIM_TypeDef*) TIM9_BASE;
 8003e3e:	4b11      	ldr	r3, [pc, #68]	; (8003e84 <STM32446enable+0x278>)
 8003e40:	4a5b      	ldr	r2, [pc, #364]	; (8003fb0 <STM32446enable+0x3a4>)
 8003e42:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	
	//ADC1
	ret.adc1.reg = (ADC_TypeDef*) ADC1_BASE;
 8003e46:	4b0f      	ldr	r3, [pc, #60]	; (8003e84 <STM32446enable+0x278>)
 8003e48:	4a5a      	ldr	r2, [pc, #360]	; (8003fb4 <STM32446enable+0x3a8>)
 8003e4a:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
	/****single****/
	ret.adc1.single.inic = STM32446Adc1Inic;
 8003e4e:	4b0d      	ldr	r3, [pc, #52]	; (8003e84 <STM32446enable+0x278>)
 8003e50:	4a59      	ldr	r2, [pc, #356]	; (8003fb8 <STM32446enable+0x3ac>)
 8003e52:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	ret.adc1.single.vbat = STM32446Adc1VBAT;
 8003e56:	4b0b      	ldr	r3, [pc, #44]	; (8003e84 <STM32446enable+0x278>)
 8003e58:	4a58      	ldr	r2, [pc, #352]	; (8003fbc <STM32446enable+0x3b0>)
 8003e5a:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
	ret.adc1.single.temp = STM32446Adc1TEMP;
 8003e5e:	4b09      	ldr	r3, [pc, #36]	; (8003e84 <STM32446enable+0x278>)
 8003e60:	4a57      	ldr	r2, [pc, #348]	; (8003fc0 <STM32446enable+0x3b4>)
 8003e62:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	ret.adc1.single.start = STM32446Adc1Start;
 8003e66:	4b07      	ldr	r3, [pc, #28]	; (8003e84 <STM32446enable+0x278>)
 8003e68:	4a56      	ldr	r2, [pc, #344]	; (8003fc4 <STM32446enable+0x3b8>)
 8003e6a:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	ret.adc1.single.read = STM32446Adc1Read;
 8003e6e:	4b05      	ldr	r3, [pc, #20]	; (8003e84 <STM32446enable+0x278>)
 8003e70:	4a55      	ldr	r2, [pc, #340]	; (8003fc8 <STM32446enable+0x3bc>)
 8003e72:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 8003e76:	e0a9      	b.n	8003fcc <STM32446enable+0x3c0>
 8003e78:	20000948 	.word	0x20000948
 8003e7c:	20000958 	.word	0x20000958
 8003e80:	20000968 	.word	0x20000968
 8003e84:	20000788 	.word	0x20000788
 8003e88:	40023c00 	.word	0x40023c00
 8003e8c:	40023000 	.word	0x40023000
 8003e90:	40007000 	.word	0x40007000
 8003e94:	40023800 	.word	0x40023800
 8003e98:	08004191 	.word	0x08004191
 8003e9c:	0800424d 	.word	0x0800424d
 8003ea0:	080042d5 	.word	0x080042d5
 8003ea4:	08004391 	.word	0x08004391
 8003ea8:	08004415 	.word	0x08004415
 8003eac:	080046b5 	.word	0x080046b5
 8003eb0:	08004819 	.word	0x08004819
 8003eb4:	0800486d 	.word	0x0800486d
 8003eb8:	080048c1 	.word	0x080048c1
 8003ebc:	40020000 	.word	0x40020000
 8003ec0:	08004bc9 	.word	0x08004bc9
 8003ec4:	08004c71 	.word	0x08004c71
 8003ec8:	08004d19 	.word	0x08004d19
 8003ecc:	08004dc1 	.word	0x08004dc1
 8003ed0:	08004de5 	.word	0x08004de5
 8003ed4:	08004e09 	.word	0x08004e09
 8003ed8:	40020400 	.word	0x40020400
 8003edc:	08004f01 	.word	0x08004f01
 8003ee0:	08004fa9 	.word	0x08004fa9
 8003ee4:	08005051 	.word	0x08005051
 8003ee8:	080050f9 	.word	0x080050f9
 8003eec:	0800511d 	.word	0x0800511d
 8003ef0:	08005141 	.word	0x08005141
 8003ef4:	40020800 	.word	0x40020800
 8003ef8:	08005239 	.word	0x08005239
 8003efc:	080052e1 	.word	0x080052e1
 8003f00:	08005389 	.word	0x08005389
 8003f04:	08005431 	.word	0x08005431
 8003f08:	08005455 	.word	0x08005455
 8003f0c:	08005479 	.word	0x08005479
 8003f10:	40020c00 	.word	0x40020c00
 8003f14:	08005571 	.word	0x08005571
 8003f18:	08005629 	.word	0x08005629
 8003f1c:	080056e1 	.word	0x080056e1
 8003f20:	08005799 	.word	0x08005799
 8003f24:	080057bd 	.word	0x080057bd
 8003f28:	080057e1 	.word	0x080057e1
 8003f2c:	40021000 	.word	0x40021000
 8003f30:	080058e9 	.word	0x080058e9
 8003f34:	080059a1 	.word	0x080059a1
 8003f38:	08005a59 	.word	0x08005a59
 8003f3c:	08005b11 	.word	0x08005b11
 8003f40:	08005b35 	.word	0x08005b35
 8003f44:	08005b59 	.word	0x08005b59
 8003f48:	40021c00 	.word	0x40021c00
 8003f4c:	08005c61 	.word	0x08005c61
 8003f50:	08005d19 	.word	0x08005d19
 8003f54:	08005dd1 	.word	0x08005dd1
 8003f58:	08005e89 	.word	0x08005e89
 8003f5c:	08005ead 	.word	0x08005ead
 8003f60:	08005ed1 	.word	0x08005ed1
 8003f64:	40002800 	.word	0x40002800
 8003f68:	08005fd9 	.word	0x08005fd9
 8003f6c:	080063cd 	.word	0x080063cd
 8003f70:	0800634d 	.word	0x0800634d
 8003f74:	080062e9 	.word	0x080062e9
 8003f78:	08006269 	.word	0x08006269
 8003f7c:	080060bd 	.word	0x080060bd
 8003f80:	0800614d 	.word	0x0800614d
 8003f84:	080061dd 	.word	0x080061dd
 8003f88:	080064b1 	.word	0x080064b1
 8003f8c:	080065dd 	.word	0x080065dd
 8003f90:	08006449 	.word	0x08006449
 8003f94:	40013800 	.word	0x40013800
 8003f98:	40026000 	.word	0x40026000
 8003f9c:	40026400 	.word	0x40026400
 8003fa0:	e000e100 	.word	0xe000e100
 8003fa4:	e000e010 	.word	0xe000e010
 8003fa8:	08007299 	.word	0x08007299
 8003fac:	0800730d 	.word	0x0800730d
 8003fb0:	40014000 	.word	0x40014000
 8003fb4:	40012000 	.word	0x40012000
 8003fb8:	08006709 	.word	0x08006709
 8003fbc:	08006791 	.word	0x08006791
 8003fc0:	080067b9 	.word	0x080067b9
 8003fc4:	080067e1 	.word	0x080067e1
 8003fc8:	0800681d 	.word	0x0800681d
	ret.adc1.single.restart = STM32446Adc1Restart;
 8003fcc:	4b3f      	ldr	r3, [pc, #252]	; (80040cc <STM32446enable+0x4c0>)
 8003fce:	4a40      	ldr	r2, [pc, #256]	; (80040d0 <STM32446enable+0x4c4>)
 8003fd0:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	ret.adc1.single.stop = STM32446Adc1Stop;
 8003fd4:	4b3d      	ldr	r3, [pc, #244]	; (80040cc <STM32446enable+0x4c0>)
 8003fd6:	4a3f      	ldr	r2, [pc, #252]	; (80040d4 <STM32446enable+0x4c8>)
 8003fd8:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	
	//ADC COMMON
	ret.adc123.reg = (ADC_Common_TypeDef*) ADC123_COMMON_BASE;
 8003fdc:	4b3b      	ldr	r3, [pc, #236]	; (80040cc <STM32446enable+0x4c0>)
 8003fde:	4a3e      	ldr	r2, [pc, #248]	; (80040d8 <STM32446enable+0x4cc>)
 8003fe0:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
	
	//USART1
	ret.usart1.reg = (USART_TypeDef*) USART1_BASE;
 8003fe4:	4b39      	ldr	r3, [pc, #228]	; (80040cc <STM32446enable+0x4c0>)
 8003fe6:	4a3d      	ldr	r2, [pc, #244]	; (80040dc <STM32446enable+0x4d0>)
 8003fe8:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	ret.usart1.inic = STM32446Usart1Inic;
 8003fec:	4b37      	ldr	r3, [pc, #220]	; (80040cc <STM32446enable+0x4c0>)
 8003fee:	4a3c      	ldr	r2, [pc, #240]	; (80040e0 <STM32446enable+0x4d4>)
 8003ff0:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	ret.usart1.transmit = STM32446Usart1Transmit;
 8003ff4:	4b35      	ldr	r3, [pc, #212]	; (80040cc <STM32446enable+0x4c0>)
 8003ff6:	4a3b      	ldr	r2, [pc, #236]	; (80040e4 <STM32446enable+0x4d8>)
 8003ff8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
	ret.usart1.receive = STM32446Usart1Receive;
 8003ffc:	4b33      	ldr	r3, [pc, #204]	; (80040cc <STM32446enable+0x4c0>)
 8003ffe:	4a3a      	ldr	r2, [pc, #232]	; (80040e8 <STM32446enable+0x4dc>)
 8004000:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	ret.usart1.parameters = STM32446Usart1Parameters;
 8004004:	4b31      	ldr	r3, [pc, #196]	; (80040cc <STM32446enable+0x4c0>)
 8004006:	4a39      	ldr	r2, [pc, #228]	; (80040ec <STM32446enable+0x4e0>)
 8004008:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	ret.usart1.stop = STM32446Usart1Stop;
 800400c:	4b2f      	ldr	r3, [pc, #188]	; (80040cc <STM32446enable+0x4c0>)
 800400e:	4a38      	ldr	r2, [pc, #224]	; (80040f0 <STM32446enable+0x4e4>)
 8004010:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	
	/*** INICS ***/
	ret.inic.peripheral = STM32446PeripheralInic;
 8004014:	4b2d      	ldr	r3, [pc, #180]	; (80040cc <STM32446enable+0x4c0>)
 8004016:	4a37      	ldr	r2, [pc, #220]	; (80040f4 <STM32446enable+0x4e8>)
 8004018:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	
	/*** FUNCS ***/
	ret.func.bcd2dec = STM32446bcd2dec;
 800401c:	4b2b      	ldr	r3, [pc, #172]	; (80040cc <STM32446enable+0x4c0>)
 800401e:	4a36      	ldr	r2, [pc, #216]	; (80040f8 <STM32446enable+0x4ec>)
 8004020:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	ret.func.dec2bcd = STM32446dec2bcd;
 8004024:	4b29      	ldr	r3, [pc, #164]	; (80040cc <STM32446enable+0x4c0>)
 8004026:	4a35      	ldr	r2, [pc, #212]	; (80040fc <STM32446enable+0x4f0>)
 8004028:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
	ret.func.triggerA = STM32446triggerA;
 800402c:	4b27      	ldr	r3, [pc, #156]	; (80040cc <STM32446enable+0x4c0>)
 800402e:	4a34      	ldr	r2, [pc, #208]	; (8004100 <STM32446enable+0x4f4>)
 8004030:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
	ret.func.triggerB = STM32446triggerB;
 8004034:	4b25      	ldr	r3, [pc, #148]	; (80040cc <STM32446enable+0x4c0>)
 8004036:	4a33      	ldr	r2, [pc, #204]	; (8004104 <STM32446enable+0x4f8>)
 8004038:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
	ret.func.ReadHLByte = STM32ReadHLByte;
 800403c:	4b23      	ldr	r3, [pc, #140]	; (80040cc <STM32446enable+0x4c0>)
 800403e:	4a32      	ldr	r2, [pc, #200]	; (8004108 <STM32446enable+0x4fc>)
 8004040:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
	ret.func.ReadLHByte = STM32ReadLHByte;
 8004044:	4b21      	ldr	r3, [pc, #132]	; (80040cc <STM32446enable+0x4c0>)
 8004046:	4a31      	ldr	r2, [pc, #196]	; (800410c <STM32446enable+0x500>)
 8004048:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	ret.func.WriteHLByte = STM32WriteHLByte;
 800404c:	4b1f      	ldr	r3, [pc, #124]	; (80040cc <STM32446enable+0x4c0>)
 800404e:	4a30      	ldr	r2, [pc, #192]	; (8004110 <STM32446enable+0x504>)
 8004050:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	ret.func.WriteLHByte = STM32WriteLHByte;
 8004054:	4b1d      	ldr	r3, [pc, #116]	; (80040cc <STM32446enable+0x4c0>)
 8004056:	4a2f      	ldr	r2, [pc, #188]	; (8004114 <STM32446enable+0x508>)
 8004058:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	ret.func.SwapByte = STM32SwapByte;
 800405c:	4b1b      	ldr	r3, [pc, #108]	; (80040cc <STM32446enable+0x4c0>)
 800405e:	4a2e      	ldr	r2, [pc, #184]	; (8004118 <STM32446enable+0x50c>)
 8004060:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	ret.func.setpins = STM32446GpioSetpins;
 8004064:	4b19      	ldr	r3, [pc, #100]	; (80040cc <STM32446enable+0x4c0>)
 8004066:	4a2d      	ldr	r2, [pc, #180]	; (800411c <STM32446enable+0x510>)
 8004068:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	ret.func.setpin = STM32446GpioSetpin;
 800406c:	4b17      	ldr	r3, [pc, #92]	; (80040cc <STM32446enable+0x4c0>)
 800406e:	4a2c      	ldr	r2, [pc, #176]	; (8004120 <STM32446enable+0x514>)
 8004070:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
	ret.func.set = STM32446GpioSet;
 8004074:	4b15      	ldr	r3, [pc, #84]	; (80040cc <STM32446enable+0x4c0>)
 8004076:	4a2b      	ldr	r2, [pc, #172]	; (8004124 <STM32446enable+0x518>)
 8004078:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	ret.func.resetpins = STM32446GpioResetpins;
 800407c:	4b13      	ldr	r3, [pc, #76]	; (80040cc <STM32446enable+0x4c0>)
 800407e:	4a2a      	ldr	r2, [pc, #168]	; (8004128 <STM32446enable+0x51c>)
 8004080:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
	ret.func.resetpin = STM32446GpioResetpin;
 8004084:	4b11      	ldr	r3, [pc, #68]	; (80040cc <STM32446enable+0x4c0>)
 8004086:	4a29      	ldr	r2, [pc, #164]	; (800412c <STM32446enable+0x520>)
 8004088:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	ret.func.reset = STM32446GpioReset;
 800408c:	4b0f      	ldr	r3, [pc, #60]	; (80040cc <STM32446enable+0x4c0>)
 800408e:	4a28      	ldr	r2, [pc, #160]	; (8004130 <STM32446enable+0x524>)
 8004090:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
	ret.func.setupreg = STM32446Gpiosetupreg;
 8004094:	4b0d      	ldr	r3, [pc, #52]	; (80040cc <STM32446enable+0x4c0>)
 8004096:	4a27      	ldr	r2, [pc, #156]	; (8004134 <STM32446enable+0x528>)
 8004098:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
	ret.func.setup = STM32446GpioSetup;
 800409c:	4b0b      	ldr	r3, [pc, #44]	; (80040cc <STM32446enable+0x4c0>)
 800409e:	4a26      	ldr	r2, [pc, #152]	; (8004138 <STM32446enable+0x52c>)
 80040a0:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	ret.func.test = template;
 80040a4:	4b09      	ldr	r3, [pc, #36]	; (80040cc <STM32446enable+0x4c0>)
 80040a6:	4a25      	ldr	r2, [pc, #148]	; (800413c <STM32446enable+0x530>)
 80040a8:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
	
	/****************************************************************************/
	SystickInic(); // Polling delay source.
 80040ac:	f003 f8d2 	bl	8007254 <SystickInic>
	/****************************************************************************/
	return ret;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a06      	ldr	r2, [pc, #24]	; (80040cc <STM32446enable+0x4c0>)
 80040b4:	4618      	mov	r0, r3
 80040b6:	4611      	mov	r1, r2
 80040b8:	f44f 73da 	mov.w	r3, #436	; 0x1b4
 80040bc:	461a      	mov	r2, r3
 80040be:	f003 f999 	bl	80073f4 <memcpy>
}
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	20000788 	.word	0x20000788
 80040d0:	08006879 	.word	0x08006879
 80040d4:	080068b1 	.word	0x080068b1
 80040d8:	40012300 	.word	0x40012300
 80040dc:	40011000 	.word	0x40011000
 80040e0:	080068d9 	.word	0x080068d9
 80040e4:	08006955 	.word	0x08006955
 80040e8:	08006991 	.word	0x08006991
 80040ec:	080069d1 	.word	0x080069d1
 80040f0:	08006d45 	.word	0x08006d45
 80040f4:	08004141 	.word	0x08004141
 80040f8:	08006d6d 	.word	0x08006d6d
 80040fc:	08006da1 	.word	0x08006da1
 8004100:	08006de5 	.word	0x08006de5
 8004104:	08006e91 	.word	0x08006e91
 8004108:	08006f3d 	.word	0x08006f3d
 800410c:	08006f61 	.word	0x08006f61
 8004110:	08006f85 	.word	0x08006f85
 8004114:	08006fbd 	.word	0x08006fbd
 8004118:	08006ff5 	.word	0x08006ff5
 800411c:	08004915 	.word	0x08004915
 8004120:	08004967 	.word	0x08004967
 8004124:	0800498b 	.word	0x0800498b
 8004128:	080049a7 	.word	0x080049a7
 800412c:	080049fb 	.word	0x080049fb
 8004130:	08004a21 	.word	0x08004a21
 8004134:	08004a41 	.word	0x08004a41
 8004138:	08004ae1 	.word	0x08004ae1
 800413c:	080071b9 	.word	0x080071b9

08004140 <STM32446PeripheralInic>:
/*******************************/
/*************INICS*************/
/*******************************/
// peripheral
uint8_t STM32446PeripheralInic(void)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af02      	add	r7, sp, #8
	/**************************************************************************
	PLLDIVISIO parameters
	source 0 or 1		M 2 to 63		N 50 to 432		P 2,4,6,8
	Q 2 to 15			R 2 to 7        (2Mhz ideal, N/m  *  clkx)
	**************************************************************************/
	STM32446PLLDivision(0, 8, 400, 2, 8, 4);
 8004146:	2304      	movs	r3, #4
 8004148:	9301      	str	r3, [sp, #4]
 800414a:	2308      	movs	r3, #8
 800414c:	9300      	str	r3, [sp, #0]
 800414e:	2302      	movs	r3, #2
 8004150:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004154:	2108      	movs	r1, #8
 8004156:	2000      	movs	r0, #0
 8004158:	f000 faac 	bl	80046b4 <STM32446PLLDivision>
	// Enable PLL
	STM32446RccPLLCLKEnable(0); // Only enable when Division is configured correctly.
 800415c:	2000      	movs	r0, #0
 800415e:	f000 fb5b 	bl	8004818 <STM32446RccPLLCLKEnable>
	SysClock prescaler parameters
	AHB 1,2,4,8,16,64,128,256,512 		APB1 1,2,4,8,16		APB2 1,2,4,8,16
	RTC 2 to 31
	**************************************************************************/
	//STM32446Prescaler(16, 1, 1, 0); // using PLL at 25Mhz [16 a must]
	STM32446Prescaler(1, 1, 1, 0);
 8004162:	2300      	movs	r3, #0
 8004164:	2201      	movs	r2, #1
 8004166:	2101      	movs	r1, #1
 8004168:	2001      	movs	r0, #1
 800416a:	f000 f953 	bl	8004414 <STM32446Prescaler>
	// System Clock Source
	STM32446RccHEnable(0);
 800416e:	2000      	movs	r0, #0
 8004170:	f000 f80e 	bl	8004190 <STM32446RccHEnable>
	// System Clock Select or Enable
	clkused = STM32446RccHSelect(0); // SW[1:0]: System clock switch 00 - HSI, 01 - HSE pg133
 8004174:	2000      	movs	r0, #0
 8004176:	f000 f869 	bl	800424c <STM32446RccHSelect>
 800417a:	4603      	mov	r3, r0
 800417c:	71fb      	strb	r3, [r7, #7]
	// Low Speed Internal Clock turned on as default
	// Internal low-speed oscillator enable and Internal low-speed oscillator ready
	STM32446RccLEnable(2);
 800417e:	2002      	movs	r0, #2
 8004180:	f000 f8a8 	bl	80042d4 <STM32446RccLEnable>
	return clkused;
 8004184:	79fb      	ldrb	r3, [r7, #7]
}
 8004186:	4618      	mov	r0, r3
 8004188:	3708      	adds	r7, #8
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
	...

08004190 <STM32446RccHEnable>:
/*******************************/
/*************FUNCS*************/
/*******************************/
// RCC
void STM32446RccHEnable(unsigned int hclock)
{
 8004190:	b480      	push	{r7}
 8004192:	b085      	sub	sp, #20
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 8004198:	2301      	movs	r3, #1
 800419a:	60fb      	str	r3, [r7, #12]
 800419c:	2301      	movs	r3, #1
 800419e:	60bb      	str	r3, [r7, #8]
 80041a0:	e048      	b.n	8004234 <STM32446RccHEnable+0xa4>
		if(hclock == 0){ // HSION: Internal high-speed clock enable
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d117      	bne.n	80041d8 <STM32446RccHEnable+0x48>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 1) ) rdy = 0;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00a      	beq.n	80041c4 <STM32446RccHEnable+0x34>
 80041ae:	4b26      	ldr	r3, [pc, #152]	; (8004248 <STM32446RccHEnable+0xb8>)
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	4b24      	ldr	r3, [pc, #144]	; (8004248 <STM32446RccHEnable+0xb8>)
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	f042 0201 	orr.w	r2, r2, #1
 80041bc:	601a      	str	r2, [r3, #0]
 80041be:	2300      	movs	r3, #0
 80041c0:	60fb      	str	r3, [r7, #12]
 80041c2:	e037      	b.n	8004234 <STM32446RccHEnable+0xa4>
 80041c4:	4b20      	ldr	r3, [pc, #128]	; (8004248 <STM32446RccHEnable+0xb8>)
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d030      	beq.n	8004234 <STM32446RccHEnable+0xa4>
 80041d2:	2300      	movs	r3, #0
 80041d4:	60bb      	str	r3, [r7, #8]
 80041d6:	e02d      	b.n	8004234 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 1){ // HSEON: HSE clock enable
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d117      	bne.n	800420e <STM32446RccHEnable+0x7e>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 16); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 17) ) rdy = 0;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00a      	beq.n	80041fa <STM32446RccHEnable+0x6a>
 80041e4:	4b18      	ldr	r3, [pc, #96]	; (8004248 <STM32446RccHEnable+0xb8>)
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	4b17      	ldr	r3, [pc, #92]	; (8004248 <STM32446RccHEnable+0xb8>)
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80041f2:	601a      	str	r2, [r3, #0]
 80041f4:	2300      	movs	r3, #0
 80041f6:	60fb      	str	r3, [r7, #12]
 80041f8:	e01c      	b.n	8004234 <STM32446RccHEnable+0xa4>
 80041fa:	4b13      	ldr	r3, [pc, #76]	; (8004248 <STM32446RccHEnable+0xb8>)
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d015      	beq.n	8004234 <STM32446RccHEnable+0xa4>
 8004208:	2300      	movs	r3, #0
 800420a:	60bb      	str	r3, [r7, #8]
 800420c:	e012      	b.n	8004234 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 2){ // HSEBYP: HSE clock bypass
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2b02      	cmp	r3, #2
 8004212:	d10d      	bne.n	8004230 <STM32446RccHEnable+0xa0>
			if( set ) ret.rcc.reg->CR |= ( 1 << 18 );
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d007      	beq.n	800422a <STM32446RccHEnable+0x9a>
 800421a:	4b0b      	ldr	r3, [pc, #44]	; (8004248 <STM32446RccHEnable+0xb8>)
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	4b09      	ldr	r3, [pc, #36]	; (8004248 <STM32446RccHEnable+0xb8>)
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004228:	601a      	str	r2, [r3, #0]
			hclock = 1;
 800422a:	2301      	movs	r3, #1
 800422c:	607b      	str	r3, [r7, #4]
 800422e:	e001      	b.n	8004234 <STM32446RccHEnable+0xa4>
		}
		else hclock = 0; // default
 8004230:	2300      	movs	r3, #0
 8004232:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1b3      	bne.n	80041a2 <STM32446RccHEnable+0x12>
	}
}
 800423a:	bf00      	nop
 800423c:	bf00      	nop
 800423e:	3714      	adds	r7, #20
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr
 8004248:	20000788 	.word	0x20000788

0800424c <STM32446RccHSelect>:

uint8_t STM32446RccHSelect(uint8_t sysclk)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	4603      	mov	r3, r0
 8004254:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->CFGR &= (unsigned int) ~(3); // 00: HSI oscillator selected as system clock
 8004256:	4b1e      	ldr	r3, [pc, #120]	; (80042d0 <STM32446RccHSelect+0x84>)
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	689a      	ldr	r2, [r3, #8]
 800425c:	4b1c      	ldr	r3, [pc, #112]	; (80042d0 <STM32446RccHSelect+0x84>)
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	f022 0203 	bic.w	r2, r2, #3
 8004264:	609a      	str	r2, [r3, #8]
	switch(sysclk){
 8004266:	79fb      	ldrb	r3, [r7, #7]
 8004268:	2b03      	cmp	r3, #3
 800426a:	d018      	beq.n	800429e <STM32446RccHSelect+0x52>
 800426c:	2b03      	cmp	r3, #3
 800426e:	dc1f      	bgt.n	80042b0 <STM32446RccHSelect+0x64>
 8004270:	2b01      	cmp	r3, #1
 8004272:	d002      	beq.n	800427a <STM32446RccHSelect+0x2e>
 8004274:	2b02      	cmp	r3, #2
 8004276:	d009      	beq.n	800428c <STM32446RccHSelect+0x40>
			break;
		case 3:
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
			break;
		default:
			break;
 8004278:	e01a      	b.n	80042b0 <STM32446RccHSelect+0x64>
			ret.rcc.reg->CFGR |= 1; // HSE oscillator selected as system clock
 800427a:	4b15      	ldr	r3, [pc, #84]	; (80042d0 <STM32446RccHSelect+0x84>)
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	4b13      	ldr	r3, [pc, #76]	; (80042d0 <STM32446RccHSelect+0x84>)
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	f042 0201 	orr.w	r2, r2, #1
 8004288:	609a      	str	r2, [r3, #8]
			break;
 800428a:	e012      	b.n	80042b2 <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 2; // PLL_P selected as system clock
 800428c:	4b10      	ldr	r3, [pc, #64]	; (80042d0 <STM32446RccHSelect+0x84>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	689a      	ldr	r2, [r3, #8]
 8004292:	4b0f      	ldr	r3, [pc, #60]	; (80042d0 <STM32446RccHSelect+0x84>)
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	f042 0202 	orr.w	r2, r2, #2
 800429a:	609a      	str	r2, [r3, #8]
			break;
 800429c:	e009      	b.n	80042b2 <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
 800429e:	4b0c      	ldr	r3, [pc, #48]	; (80042d0 <STM32446RccHSelect+0x84>)
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	689a      	ldr	r2, [r3, #8]
 80042a4:	4b0a      	ldr	r3, [pc, #40]	; (80042d0 <STM32446RccHSelect+0x84>)
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	f042 0203 	orr.w	r2, r2, #3
 80042ac:	609a      	str	r2, [r3, #8]
			break;
 80042ae:	e000      	b.n	80042b2 <STM32446RccHSelect+0x66>
			break;
 80042b0:	bf00      	nop
	}
	return (ret.rcc.reg->CFGR >> 2) & 3;
 80042b2:	4b07      	ldr	r3, [pc, #28]	; (80042d0 <STM32446RccHSelect+0x84>)
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	089b      	lsrs	r3, r3, #2
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	f003 0303 	and.w	r3, r3, #3
 80042c0:	b2db      	uxtb	r3, r3
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	20000788 	.word	0x20000788

080042d4 <STM32446RccLEnable>:

void STM32446RccLEnable(unsigned int lclock)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 80042dc:	2301      	movs	r3, #1
 80042de:	60fb      	str	r3, [r7, #12]
 80042e0:	2301      	movs	r3, #1
 80042e2:	60bb      	str	r3, [r7, #8]
 80042e4:	e048      	b.n	8004378 <STM32446RccLEnable+0xa4>
		if(lclock == 2){ // LSION: Internal low-speed oscillator enable
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d117      	bne.n	800431c <STM32446RccLEnable+0x48>
			if( set ){ ret.rcc.reg->CSR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CSR & ( 1 << 1) ) rdy = 0;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00a      	beq.n	8004308 <STM32446RccLEnable+0x34>
 80042f2:	4b26      	ldr	r3, [pc, #152]	; (800438c <STM32446RccLEnable+0xb8>)
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80042f8:	4b24      	ldr	r3, [pc, #144]	; (800438c <STM32446RccLEnable+0xb8>)
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	f042 0201 	orr.w	r2, r2, #1
 8004300:	675a      	str	r2, [r3, #116]	; 0x74
 8004302:	2300      	movs	r3, #0
 8004304:	60fb      	str	r3, [r7, #12]
 8004306:	e037      	b.n	8004378 <STM32446RccLEnable+0xa4>
 8004308:	4b20      	ldr	r3, [pc, #128]	; (800438c <STM32446RccLEnable+0xb8>)
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800430e:	f003 0302 	and.w	r3, r3, #2
 8004312:	2b00      	cmp	r3, #0
 8004314:	d030      	beq.n	8004378 <STM32446RccLEnable+0xa4>
 8004316:	2300      	movs	r3, #0
 8004318:	60bb      	str	r3, [r7, #8]
 800431a:	e02d      	b.n	8004378 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 1){ // LSEON: External low-speed oscillator enable
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2b01      	cmp	r3, #1
 8004320:	d117      	bne.n	8004352 <STM32446RccLEnable+0x7e>
			if( set ){ ret.rcc.reg->BDCR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->BDCR & ( 1 << 1) ) rdy = 0;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00a      	beq.n	800433e <STM32446RccLEnable+0x6a>
 8004328:	4b18      	ldr	r3, [pc, #96]	; (800438c <STM32446RccLEnable+0xb8>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800432e:	4b17      	ldr	r3, [pc, #92]	; (800438c <STM32446RccLEnable+0xb8>)
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	f042 0201 	orr.w	r2, r2, #1
 8004336:	671a      	str	r2, [r3, #112]	; 0x70
 8004338:	2300      	movs	r3, #0
 800433a:	60fb      	str	r3, [r7, #12]
 800433c:	e01c      	b.n	8004378 <STM32446RccLEnable+0xa4>
 800433e:	4b13      	ldr	r3, [pc, #76]	; (800438c <STM32446RccLEnable+0xb8>)
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004344:	f003 0302 	and.w	r3, r3, #2
 8004348:	2b00      	cmp	r3, #0
 800434a:	d015      	beq.n	8004378 <STM32446RccLEnable+0xa4>
 800434c:	2300      	movs	r3, #0
 800434e:	60bb      	str	r3, [r7, #8]
 8004350:	e012      	b.n	8004378 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 4){ // LSEBYP: External low-speed oscillator bypass
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b04      	cmp	r3, #4
 8004356:	d10d      	bne.n	8004374 <STM32446RccLEnable+0xa0>
			if( set ) ret.rcc.reg->BDCR |= ( 1 << 2 );
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d007      	beq.n	800436e <STM32446RccLEnable+0x9a>
 800435e:	4b0b      	ldr	r3, [pc, #44]	; (800438c <STM32446RccLEnable+0xb8>)
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004364:	4b09      	ldr	r3, [pc, #36]	; (800438c <STM32446RccLEnable+0xb8>)
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	f042 0204 	orr.w	r2, r2, #4
 800436c:	671a      	str	r2, [r3, #112]	; 0x70
			lclock = 1;
 800436e:	2301      	movs	r3, #1
 8004370:	607b      	str	r3, [r7, #4]
 8004372:	e001      	b.n	8004378 <STM32446RccLEnable+0xa4>
		}
		else lclock = 2; // default
 8004374:	2302      	movs	r3, #2
 8004376:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d1b3      	bne.n	80042e6 <STM32446RccLEnable+0x12>
	}
}
 800437e:	bf00      	nop
 8004380:	bf00      	nop
 8004382:	3714      	adds	r7, #20
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr
 800438c:	20000788 	.word	0x20000788

08004390 <STM32446RccLSelect>:

void STM32446RccLSelect(uint8_t lclock)
{
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	4603      	mov	r3, r0
 8004398:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->BDCR &= (uint32_t) ~((1 << 9) | (1 << 8)); // RTCSEL[1:0]: RTC clock source selection
 800439a:	4b1d      	ldr	r3, [pc, #116]	; (8004410 <STM32446RccLSelect+0x80>)
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043a0:	4b1b      	ldr	r3, [pc, #108]	; (8004410 <STM32446RccLSelect+0x80>)
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80043a8:	671a      	str	r2, [r3, #112]	; 0x70
	switch(lclock){
 80043aa:	79fb      	ldrb	r3, [r7, #7]
 80043ac:	2b03      	cmp	r3, #3
 80043ae:	d017      	beq.n	80043e0 <STM32446RccLSelect+0x50>
 80043b0:	2b03      	cmp	r3, #3
 80043b2:	dc1e      	bgt.n	80043f2 <STM32446RccLSelect+0x62>
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d00a      	beq.n	80043ce <STM32446RccLSelect+0x3e>
 80043b8:	2b02      	cmp	r3, #2
 80043ba:	d11a      	bne.n	80043f2 <STM32446RccLSelect+0x62>
		case 2:
			ret.rcc.reg->BDCR |= (1 << 9); // LSI oscillator clock used as the RTC clock
 80043bc:	4b14      	ldr	r3, [pc, #80]	; (8004410 <STM32446RccLSelect+0x80>)
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043c2:	4b13      	ldr	r3, [pc, #76]	; (8004410 <STM32446RccLSelect+0x80>)
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043ca:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80043cc:	e01a      	b.n	8004404 <STM32446RccLSelect+0x74>
		case 1:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 80043ce:	4b10      	ldr	r3, [pc, #64]	; (8004410 <STM32446RccLSelect+0x80>)
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043d4:	4b0e      	ldr	r3, [pc, #56]	; (8004410 <STM32446RccLSelect+0x80>)
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043dc:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80043de:	e011      	b.n	8004404 <STM32446RccLSelect+0x74>
		case 3:
			ret.rcc.reg->BDCR |= ((1 << 8) | (1 << 9)); // HSE oscillator clock divided by a programmable prescaler
 80043e0:	4b0b      	ldr	r3, [pc, #44]	; (8004410 <STM32446RccLSelect+0x80>)
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043e6:	4b0a      	ldr	r3, [pc, #40]	; (8004410 <STM32446RccLSelect+0x80>)
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80043ee:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80043f0:	e008      	b.n	8004404 <STM32446RccLSelect+0x74>
		default:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 80043f2:	4b07      	ldr	r3, [pc, #28]	; (8004410 <STM32446RccLSelect+0x80>)
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043f8:	4b05      	ldr	r3, [pc, #20]	; (8004410 <STM32446RccLSelect+0x80>)
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004400:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 8004402:	bf00      	nop
	}
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr
 8004410:	20000788 	.word	0x20000788

08004414 <STM32446Prescaler>:

void STM32446Prescaler(unsigned int ahbpre, unsigned int ppre1, unsigned int ppre2, unsigned int rtcpre)
{
 8004414:	b480      	push	{r7}
 8004416:	b087      	sub	sp, #28
 8004418:	af00      	add	r7, sp, #0
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	607a      	str	r2, [r7, #4]
 8004420:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x001FFCF0;
 8004422:	4ba2      	ldr	r3, [pc, #648]	; (80046ac <STM32446Prescaler+0x298>)
 8004424:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->CFGR &= ~mask; // clear args
 8004426:	4ba2      	ldr	r3, [pc, #648]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	6899      	ldr	r1, [r3, #8]
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	43da      	mvns	r2, r3
 8004430:	4b9f      	ldr	r3, [pc, #636]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	400a      	ands	r2, r1
 8004436:	609a      	str	r2, [r3, #8]

	if(rtcpre > 1 && rtcpre < 32) // 16
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	2b01      	cmp	r3, #1
 800443c:	d90b      	bls.n	8004456 <STM32446Prescaler+0x42>
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	2b1f      	cmp	r3, #31
 8004442:	d808      	bhi.n	8004456 <STM32446Prescaler+0x42>
		ret.rcc.reg->CFGR |= (rtcpre << 16);
 8004444:	4b9a      	ldr	r3, [pc, #616]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	6899      	ldr	r1, [r3, #8]
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	041a      	lsls	r2, r3, #16
 800444e:	4b98      	ldr	r3, [pc, #608]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	430a      	orrs	r2, r1
 8004454:	609a      	str	r2, [r3, #8]

	switch(ppre2){ // 13
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	3b02      	subs	r3, #2
 800445a:	2b0e      	cmp	r3, #14
 800445c:	d844      	bhi.n	80044e8 <STM32446Prescaler+0xd4>
 800445e:	a201      	add	r2, pc, #4	; (adr r2, 8004464 <STM32446Prescaler+0x50>)
 8004460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004464:	080044a1 	.word	0x080044a1
 8004468:	080044e9 	.word	0x080044e9
 800446c:	080044b3 	.word	0x080044b3
 8004470:	080044e9 	.word	0x080044e9
 8004474:	080044e9 	.word	0x080044e9
 8004478:	080044e9 	.word	0x080044e9
 800447c:	080044c5 	.word	0x080044c5
 8004480:	080044e9 	.word	0x080044e9
 8004484:	080044e9 	.word	0x080044e9
 8004488:	080044e9 	.word	0x080044e9
 800448c:	080044e9 	.word	0x080044e9
 8004490:	080044e9 	.word	0x080044e9
 8004494:	080044e9 	.word	0x080044e9
 8004498:	080044e9 	.word	0x080044e9
 800449c:	080044d7 	.word	0x080044d7
		case 2:
			ret.rcc.reg->CFGR |= (4 << 13);
 80044a0:	4b83      	ldr	r3, [pc, #524]	; (80046b0 <STM32446Prescaler+0x29c>)
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	689a      	ldr	r2, [r3, #8]
 80044a6:	4b82      	ldr	r3, [pc, #520]	; (80046b0 <STM32446Prescaler+0x29c>)
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044ae:	609a      	str	r2, [r3, #8]
			break;
 80044b0:	e01b      	b.n	80044ea <STM32446Prescaler+0xd6>
		case 4:
			ret.rcc.reg->CFGR |= (5 << 13);
 80044b2:	4b7f      	ldr	r3, [pc, #508]	; (80046b0 <STM32446Prescaler+0x29c>)
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	689a      	ldr	r2, [r3, #8]
 80044b8:	4b7d      	ldr	r3, [pc, #500]	; (80046b0 <STM32446Prescaler+0x29c>)
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	f442 4220 	orr.w	r2, r2, #40960	; 0xa000
 80044c0:	609a      	str	r2, [r3, #8]
			break;
 80044c2:	e012      	b.n	80044ea <STM32446Prescaler+0xd6>
		case 8:
			ret.rcc.reg->CFGR |= (6 << 13);
 80044c4:	4b7a      	ldr	r3, [pc, #488]	; (80046b0 <STM32446Prescaler+0x29c>)
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	689a      	ldr	r2, [r3, #8]
 80044ca:	4b79      	ldr	r3, [pc, #484]	; (80046b0 <STM32446Prescaler+0x29c>)
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80044d2:	609a      	str	r2, [r3, #8]
			break;
 80044d4:	e009      	b.n	80044ea <STM32446Prescaler+0xd6>
		case 16:
			ret.rcc.reg->CFGR |= (7 << 13);
 80044d6:	4b76      	ldr	r3, [pc, #472]	; (80046b0 <STM32446Prescaler+0x29c>)
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	689a      	ldr	r2, [r3, #8]
 80044dc:	4b74      	ldr	r3, [pc, #464]	; (80046b0 <STM32446Prescaler+0x29c>)
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80044e4:	609a      	str	r2, [r3, #8]
			break;
 80044e6:	e000      	b.n	80044ea <STM32446Prescaler+0xd6>
		default:
			break;
 80044e8:	bf00      	nop
	}

	switch(ppre1){ // 10
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	3b02      	subs	r3, #2
 80044ee:	2b0e      	cmp	r3, #14
 80044f0:	d844      	bhi.n	800457c <STM32446Prescaler+0x168>
 80044f2:	a201      	add	r2, pc, #4	; (adr r2, 80044f8 <STM32446Prescaler+0xe4>)
 80044f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f8:	08004535 	.word	0x08004535
 80044fc:	0800457d 	.word	0x0800457d
 8004500:	08004547 	.word	0x08004547
 8004504:	0800457d 	.word	0x0800457d
 8004508:	0800457d 	.word	0x0800457d
 800450c:	0800457d 	.word	0x0800457d
 8004510:	08004559 	.word	0x08004559
 8004514:	0800457d 	.word	0x0800457d
 8004518:	0800457d 	.word	0x0800457d
 800451c:	0800457d 	.word	0x0800457d
 8004520:	0800457d 	.word	0x0800457d
 8004524:	0800457d 	.word	0x0800457d
 8004528:	0800457d 	.word	0x0800457d
 800452c:	0800457d 	.word	0x0800457d
 8004530:	0800456b 	.word	0x0800456b
	case 2:
		ret.rcc.reg->CFGR |= (4 << 10);
 8004534:	4b5e      	ldr	r3, [pc, #376]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	689a      	ldr	r2, [r3, #8]
 800453a:	4b5d      	ldr	r3, [pc, #372]	; (80046b0 <STM32446Prescaler+0x29c>)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004542:	609a      	str	r2, [r3, #8]
		break;
 8004544:	e01b      	b.n	800457e <STM32446Prescaler+0x16a>
	case 4:
		ret.rcc.reg->CFGR |= (5 << 10);
 8004546:	4b5a      	ldr	r3, [pc, #360]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	689a      	ldr	r2, [r3, #8]
 800454c:	4b58      	ldr	r3, [pc, #352]	; (80046b0 <STM32446Prescaler+0x29c>)
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8004554:	609a      	str	r2, [r3, #8]
		break;
 8004556:	e012      	b.n	800457e <STM32446Prescaler+0x16a>
	case 8:
		ret.rcc.reg->CFGR |= (6 << 10);
 8004558:	4b55      	ldr	r3, [pc, #340]	; (80046b0 <STM32446Prescaler+0x29c>)
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	689a      	ldr	r2, [r3, #8]
 800455e:	4b54      	ldr	r3, [pc, #336]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 8004566:	609a      	str	r2, [r3, #8]
		break;
 8004568:	e009      	b.n	800457e <STM32446Prescaler+0x16a>
	case 16:
		ret.rcc.reg->CFGR |= (7 << 10);
 800456a:	4b51      	ldr	r3, [pc, #324]	; (80046b0 <STM32446Prescaler+0x29c>)
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	689a      	ldr	r2, [r3, #8]
 8004570:	4b4f      	ldr	r3, [pc, #316]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8004578:	609a      	str	r2, [r3, #8]
		break;
 800457a:	e000      	b.n	800457e <STM32446Prescaler+0x16a>
	default:
		break;
 800457c:	bf00      	nop
	}

	switch(ahbpre){ // 4
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004584:	f000 8081 	beq.w	800468a <STM32446Prescaler+0x276>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800458e:	f200 8085 	bhi.w	800469c <STM32446Prescaler+0x288>
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004598:	d06e      	beq.n	8004678 <STM32446Prescaler+0x264>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045a0:	d87c      	bhi.n	800469c <STM32446Prescaler+0x288>
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2b80      	cmp	r3, #128	; 0x80
 80045a6:	d05e      	beq.n	8004666 <STM32446Prescaler+0x252>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2b80      	cmp	r3, #128	; 0x80
 80045ac:	d876      	bhi.n	800469c <STM32446Prescaler+0x288>
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2b10      	cmp	r3, #16
 80045b2:	d827      	bhi.n	8004604 <STM32446Prescaler+0x1f0>
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d370      	bcc.n	800469c <STM32446Prescaler+0x288>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	3b02      	subs	r3, #2
 80045be:	2b0e      	cmp	r3, #14
 80045c0:	d86c      	bhi.n	800469c <STM32446Prescaler+0x288>
 80045c2:	a201      	add	r2, pc, #4	; (adr r2, 80045c8 <STM32446Prescaler+0x1b4>)
 80045c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c8:	0800460d 	.word	0x0800460d
 80045cc:	0800469d 	.word	0x0800469d
 80045d0:	0800461f 	.word	0x0800461f
 80045d4:	0800469d 	.word	0x0800469d
 80045d8:	0800469d 	.word	0x0800469d
 80045dc:	0800469d 	.word	0x0800469d
 80045e0:	08004631 	.word	0x08004631
 80045e4:	0800469d 	.word	0x0800469d
 80045e8:	0800469d 	.word	0x0800469d
 80045ec:	0800469d 	.word	0x0800469d
 80045f0:	0800469d 	.word	0x0800469d
 80045f4:	0800469d 	.word	0x0800469d
 80045f8:	0800469d 	.word	0x0800469d
 80045fc:	0800469d 	.word	0x0800469d
 8004600:	08004643 	.word	0x08004643
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2b40      	cmp	r3, #64	; 0x40
 8004608:	d024      	beq.n	8004654 <STM32446Prescaler+0x240>
		break;
	case 512:
		ret.rcc.reg->CFGR |= (15 << 4);
		break;
	default:
		break;
 800460a:	e047      	b.n	800469c <STM32446Prescaler+0x288>
		ret.rcc.reg->CFGR |= (8 << 4);
 800460c:	4b28      	ldr	r3, [pc, #160]	; (80046b0 <STM32446Prescaler+0x29c>)
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	689a      	ldr	r2, [r3, #8]
 8004612:	4b27      	ldr	r3, [pc, #156]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800461a:	609a      	str	r2, [r3, #8]
		break;
 800461c:	e03f      	b.n	800469e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (9 << 4);
 800461e:	4b24      	ldr	r3, [pc, #144]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	689a      	ldr	r2, [r3, #8]
 8004624:	4b22      	ldr	r3, [pc, #136]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 800462c:	609a      	str	r2, [r3, #8]
		break;
 800462e:	e036      	b.n	800469e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (10 << 4);
 8004630:	4b1f      	ldr	r3, [pc, #124]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	689a      	ldr	r2, [r3, #8]
 8004636:	4b1e      	ldr	r3, [pc, #120]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800463e:	609a      	str	r2, [r3, #8]
		break;
 8004640:	e02d      	b.n	800469e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (11 << 4);
 8004642:	4b1b      	ldr	r3, [pc, #108]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	689a      	ldr	r2, [r3, #8]
 8004648:	4b19      	ldr	r3, [pc, #100]	; (80046b0 <STM32446Prescaler+0x29c>)
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	f042 02b0 	orr.w	r2, r2, #176	; 0xb0
 8004650:	609a      	str	r2, [r3, #8]
		break;
 8004652:	e024      	b.n	800469e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (12 << 4);
 8004654:	4b16      	ldr	r3, [pc, #88]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	689a      	ldr	r2, [r3, #8]
 800465a:	4b15      	ldr	r3, [pc, #84]	; (80046b0 <STM32446Prescaler+0x29c>)
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8004662:	609a      	str	r2, [r3, #8]
		break;
 8004664:	e01b      	b.n	800469e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (13 << 4);
 8004666:	4b12      	ldr	r3, [pc, #72]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	689a      	ldr	r2, [r3, #8]
 800466c:	4b10      	ldr	r3, [pc, #64]	; (80046b0 <STM32446Prescaler+0x29c>)
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 8004674:	609a      	str	r2, [r3, #8]
		break;
 8004676:	e012      	b.n	800469e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (14 << 4);
 8004678:	4b0d      	ldr	r3, [pc, #52]	; (80046b0 <STM32446Prescaler+0x29c>)
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	689a      	ldr	r2, [r3, #8]
 800467e:	4b0c      	ldr	r3, [pc, #48]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8004686:	609a      	str	r2, [r3, #8]
		break;
 8004688:	e009      	b.n	800469e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (15 << 4);
 800468a:	4b09      	ldr	r3, [pc, #36]	; (80046b0 <STM32446Prescaler+0x29c>)
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	689a      	ldr	r2, [r3, #8]
 8004690:	4b07      	ldr	r3, [pc, #28]	; (80046b0 <STM32446Prescaler+0x29c>)
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8004698:	609a      	str	r2, [r3, #8]
		break;
 800469a:	e000      	b.n	800469e <STM32446Prescaler+0x28a>
		break;
 800469c:	bf00      	nop
	}
}
 800469e:	bf00      	nop
 80046a0:	371c      	adds	r7, #28
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
 80046aa:	bf00      	nop
 80046ac:	001ffcf0 	.word	0x001ffcf0
 80046b0:	20000788 	.word	0x20000788

080046b4 <STM32446PLLDivision>:

/****PLL****/

void STM32446PLLDivision(unsigned int pllsrc, unsigned int pllm, unsigned int plln, unsigned int pllp, unsigned int pllq, unsigned int pllr)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b087      	sub	sp, #28
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	607a      	str	r2, [r7, #4]
 80046c0:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x7F437FFF;
 80046c2:	4b52      	ldr	r3, [pc, #328]	; (800480c <STM32446PLLDivision+0x158>)
 80046c4:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->PLLCFGR |= mask; // set mask bits high
 80046c6:	4b52      	ldr	r3, [pc, #328]	; (8004810 <STM32446PLLDivision+0x15c>)
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	6859      	ldr	r1, [r3, #4]
 80046cc:	4b50      	ldr	r3, [pc, #320]	; (8004810 <STM32446PLLDivision+0x15c>)
 80046ce:	68db      	ldr	r3, [r3, #12]
 80046d0:	697a      	ldr	r2, [r7, #20]
 80046d2:	430a      	orrs	r2, r1
 80046d4:	605a      	str	r2, [r3, #4]

	if(pllr > 1 && pllr < 8) // PLLR[28]: Main PLL division factor for I2Ss, SAIs, SYSTEM and SPDIF-Rx clocks
 80046d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d90d      	bls.n	80046f8 <STM32446PLLDivision+0x44>
 80046dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046de:	2b07      	cmp	r3, #7
 80046e0:	d80a      	bhi.n	80046f8 <STM32446PLLDivision+0x44>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(7 << 28)) | (pllr << 28);
 80046e2:	4b4b      	ldr	r3, [pc, #300]	; (8004810 <STM32446PLLDivision+0x15c>)
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	6859      	ldr	r1, [r3, #4]
 80046e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ea:	071b      	lsls	r3, r3, #28
 80046ec:	f063 42e0 	orn	r2, r3, #1879048192	; 0x70000000
 80046f0:	4b47      	ldr	r3, [pc, #284]	; (8004810 <STM32446PLLDivision+0x15c>)
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	400a      	ands	r2, r1
 80046f6:	605a      	str	r2, [r3, #4]

	if(pllq > 1 && pllq < 16) // PLLQ[24]: Main PLL (PLL) division factor for USB OTG FS, SDIOclocks
 80046f8:	6a3b      	ldr	r3, [r7, #32]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d90d      	bls.n	800471a <STM32446PLLDivision+0x66>
 80046fe:	6a3b      	ldr	r3, [r7, #32]
 8004700:	2b0f      	cmp	r3, #15
 8004702:	d80a      	bhi.n	800471a <STM32446PLLDivision+0x66>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(15 << 24)) | (pllq << 24);
 8004704:	4b42      	ldr	r3, [pc, #264]	; (8004810 <STM32446PLLDivision+0x15c>)
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	6859      	ldr	r1, [r3, #4]
 800470a:	6a3b      	ldr	r3, [r7, #32]
 800470c:	061b      	lsls	r3, r3, #24
 800470e:	f063 6270 	orn	r2, r3, #251658240	; 0xf000000
 8004712:	4b3f      	ldr	r3, [pc, #252]	; (8004810 <STM32446PLLDivision+0x15c>)
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	400a      	ands	r2, r1
 8004718:	605a      	str	r2, [r3, #4]

	if(pllsrc == 1) // PLLSRC[22]: Main PLL(PLL) and audio PLL (PLLI2S) entry clock source
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d10b      	bne.n	8004738 <STM32446PLLDivision+0x84>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(1 << 22)) | (pllsrc << 22);
 8004720:	4b3b      	ldr	r3, [pc, #236]	; (8004810 <STM32446PLLDivision+0x15c>)
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	6859      	ldr	r1, [r3, #4]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	059b      	lsls	r3, r3, #22
 800472a:	f463 0280 	orn	r2, r3, #4194304	; 0x400000
 800472e:	4b38      	ldr	r3, [pc, #224]	; (8004810 <STM32446PLLDivision+0x15c>)
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	400a      	ands	r2, r1
 8004734:	605a      	str	r2, [r3, #4]
 8004736:	e007      	b.n	8004748 <STM32446PLLDivision+0x94>
	else
		ret.rcc.reg->PLLCFGR &= (unsigned int) ~(1 << 22);
 8004738:	4b35      	ldr	r3, [pc, #212]	; (8004810 <STM32446PLLDivision+0x15c>)
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	685a      	ldr	r2, [r3, #4]
 800473e:	4b34      	ldr	r3, [pc, #208]	; (8004810 <STM32446PLLDivision+0x15c>)
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8004746:	605a      	str	r2, [r3, #4]

	switch(pllp){ // PLLP[16]: Main PLL (PLL) division factor for main system clock
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	3b02      	subs	r3, #2
 800474c:	2b06      	cmp	r3, #6
 800474e:	d833      	bhi.n	80047b8 <STM32446PLLDivision+0x104>
 8004750:	a201      	add	r2, pc, #4	; (adr r2, 8004758 <STM32446PLLDivision+0xa4>)
 8004752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004756:	bf00      	nop
 8004758:	08004775 	.word	0x08004775
 800475c:	080047b9 	.word	0x080047b9
 8004760:	08004787 	.word	0x08004787
 8004764:	080047b9 	.word	0x080047b9
 8004768:	08004799 	.word	0x08004799
 800476c:	080047b9 	.word	0x080047b9
 8004770:	080047ab 	.word	0x080047ab
		case 2:
			ret.rcc.reg->PLLCFGR &= (unsigned int) ~(3 << 16);
 8004774:	4b26      	ldr	r3, [pc, #152]	; (8004810 <STM32446PLLDivision+0x15c>)
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	685a      	ldr	r2, [r3, #4]
 800477a:	4b25      	ldr	r3, [pc, #148]	; (8004810 <STM32446PLLDivision+0x15c>)
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8004782:	605a      	str	r2, [r3, #4]
			break;
 8004784:	e019      	b.n	80047ba <STM32446PLLDivision+0x106>
		case 4:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (1 << 16);
 8004786:	4b22      	ldr	r3, [pc, #136]	; (8004810 <STM32446PLLDivision+0x15c>)
 8004788:	68db      	ldr	r3, [r3, #12]
 800478a:	685a      	ldr	r2, [r3, #4]
 800478c:	4b20      	ldr	r3, [pc, #128]	; (8004810 <STM32446PLLDivision+0x15c>)
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004794:	605a      	str	r2, [r3, #4]
			break;
 8004796:	e010      	b.n	80047ba <STM32446PLLDivision+0x106>
		case 6:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (2 << 16);
 8004798:	4b1d      	ldr	r3, [pc, #116]	; (8004810 <STM32446PLLDivision+0x15c>)
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	685a      	ldr	r2, [r3, #4]
 800479e:	4b1c      	ldr	r3, [pc, #112]	; (8004810 <STM32446PLLDivision+0x15c>)
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80047a6:	605a      	str	r2, [r3, #4]
			break;
 80047a8:	e007      	b.n	80047ba <STM32446PLLDivision+0x106>
		case 8:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (3 << 16);
 80047aa:	4b19      	ldr	r3, [pc, #100]	; (8004810 <STM32446PLLDivision+0x15c>)
 80047ac:	68da      	ldr	r2, [r3, #12]
 80047ae:	4b18      	ldr	r3, [pc, #96]	; (8004810 <STM32446PLLDivision+0x15c>)
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	6852      	ldr	r2, [r2, #4]
 80047b4:	605a      	str	r2, [r3, #4]
			break;
 80047b6:	e000      	b.n	80047ba <STM32446PLLDivision+0x106>
		default:
			break;
 80047b8:	bf00      	nop
	}

	if(plln > 49 && plln < 433) // PLLN[6]: Main PLL (PLL) multiplication factor for VCO
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2b31      	cmp	r3, #49	; 0x31
 80047be:	d90e      	bls.n	80047de <STM32446PLLDivision+0x12a>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80047c6:	d80a      	bhi.n	80047de <STM32446PLLDivision+0x12a>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(511 << 6)) | (plln << 6);
 80047c8:	4b11      	ldr	r3, [pc, #68]	; (8004810 <STM32446PLLDivision+0x15c>)
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	6859      	ldr	r1, [r3, #4]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	019a      	lsls	r2, r3, #6
 80047d2:	4b10      	ldr	r3, [pc, #64]	; (8004814 <STM32446PLLDivision+0x160>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	4a0e      	ldr	r2, [pc, #56]	; (8004810 <STM32446PLLDivision+0x15c>)
 80047d8:	68d2      	ldr	r2, [r2, #12]
 80047da:	400b      	ands	r3, r1
 80047dc:	6053      	str	r3, [r2, #4]

	if(pllm > 1 && pllm < 64) // PLLM[0]: Division factor for the main PLL (PLL) input clock [2Mhz]
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d90c      	bls.n	80047fe <STM32446PLLDivision+0x14a>
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	2b3f      	cmp	r3, #63	; 0x3f
 80047e8:	d809      	bhi.n	80047fe <STM32446PLLDivision+0x14a>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(63)) | pllm;
 80047ea:	4b09      	ldr	r3, [pc, #36]	; (8004810 <STM32446PLLDivision+0x15c>)
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	6859      	ldr	r1, [r3, #4]
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	f063 023f 	orn	r2, r3, #63	; 0x3f
 80047f6:	4b06      	ldr	r3, [pc, #24]	; (8004810 <STM32446PLLDivision+0x15c>)
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	400a      	ands	r2, r1
 80047fc:	605a      	str	r2, [r3, #4]
}
 80047fe:	bf00      	nop
 8004800:	371c      	adds	r7, #28
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
 800480a:	bf00      	nop
 800480c:	7f437fff 	.word	0x7f437fff
 8004810:	20000788 	.word	0x20000788
 8004814:	ffff803f 	.word	0xffff803f

08004818 <STM32446RccPLLCLKEnable>:

void STM32446RccPLLCLKEnable(uint8_t onoff)
{
 8004818:	b480      	push	{r7}
 800481a:	b083      	sub	sp, #12
 800481c:	af00      	add	r7, sp, #0
 800481e:	4603      	mov	r3, r0
 8004820:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 8004822:	79fb      	ldrb	r3, [r7, #7]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d010      	beq.n	800484a <STM32446RccPLLCLKEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 24) ; !(ret.rcc.reg->CR & (1 << 25)) ; ); // PLLON: Main PLL (PLL) enable
 8004828:	4b0f      	ldr	r3, [pc, #60]	; (8004868 <STM32446RccPLLCLKEnable+0x50>)
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	4b0e      	ldr	r3, [pc, #56]	; (8004868 <STM32446RccPLLCLKEnable+0x50>)
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004836:	601a      	str	r2, [r3, #0]
 8004838:	bf00      	nop
 800483a:	4b0b      	ldr	r3, [pc, #44]	; (8004868 <STM32446RccPLLCLKEnable+0x50>)
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d0f8      	beq.n	800483a <STM32446RccPLLCLKEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
}
 8004848:	e007      	b.n	800485a <STM32446RccPLLCLKEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
 800484a:	4b07      	ldr	r3, [pc, #28]	; (8004868 <STM32446RccPLLCLKEnable+0x50>)
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	4b05      	ldr	r3, [pc, #20]	; (8004868 <STM32446RccPLLCLKEnable+0x50>)
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004858:	601a      	str	r2, [r3, #0]
}
 800485a:	bf00      	nop
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	20000788 	.word	0x20000788

0800486c <STM32446RccPLLI2SEnable>:

void STM32446RccPLLI2SEnable(uint8_t onoff)
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	4603      	mov	r3, r0
 8004874:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 8004876:	79fb      	ldrb	r3, [r7, #7]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d010      	beq.n	800489e <STM32446RccPLLI2SEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 26) ; !(ret.rcc.reg->CR & (1 << 27)) ; ); // PLLI2SON: PLLI2S enable
 800487c:	4b0f      	ldr	r3, [pc, #60]	; (80048bc <STM32446RccPLLI2SEnable+0x50>)
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	4b0e      	ldr	r3, [pc, #56]	; (80048bc <STM32446RccPLLI2SEnable+0x50>)
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800488a:	601a      	str	r2, [r3, #0]
 800488c:	bf00      	nop
 800488e:	4b0b      	ldr	r3, [pc, #44]	; (80048bc <STM32446RccPLLI2SEnable+0x50>)
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d0f8      	beq.n	800488e <STM32446RccPLLI2SEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
}
 800489c:	e007      	b.n	80048ae <STM32446RccPLLI2SEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
 800489e:	4b07      	ldr	r3, [pc, #28]	; (80048bc <STM32446RccPLLI2SEnable+0x50>)
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	4b05      	ldr	r3, [pc, #20]	; (80048bc <STM32446RccPLLI2SEnable+0x50>)
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80048ac:	601a      	str	r2, [r3, #0]
}
 80048ae:	bf00      	nop
 80048b0:	370c      	adds	r7, #12
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
 80048ba:	bf00      	nop
 80048bc:	20000788 	.word	0x20000788

080048c0 <STM32446RccPLLSAIEnable>:

void STM32446RccPLLSAIEnable(uint8_t onoff)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	4603      	mov	r3, r0
 80048c8:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 80048ca:	79fb      	ldrb	r3, [r7, #7]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d010      	beq.n	80048f2 <STM32446RccPLLSAIEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 28) ; !(ret.rcc.reg->CR & (1 << 29)) ; ); // PLLSAION: PLLSAI enable
 80048d0:	4b0f      	ldr	r3, [pc, #60]	; (8004910 <STM32446RccPLLSAIEnable+0x50>)
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	4b0e      	ldr	r3, [pc, #56]	; (8004910 <STM32446RccPLLSAIEnable+0x50>)
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80048de:	601a      	str	r2, [r3, #0]
 80048e0:	bf00      	nop
 80048e2:	4b0b      	ldr	r3, [pc, #44]	; (8004910 <STM32446RccPLLSAIEnable+0x50>)
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d0f8      	beq.n	80048e2 <STM32446RccPLLSAIEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
}
 80048f0:	e007      	b.n	8004902 <STM32446RccPLLSAIEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
 80048f2:	4b07      	ldr	r3, [pc, #28]	; (8004910 <STM32446RccPLLSAIEnable+0x50>)
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	4b05      	ldr	r3, [pc, #20]	; (8004910 <STM32446RccPLLSAIEnable+0x50>)
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004900:	601a      	str	r2, [r3, #0]
}
 8004902:	bf00      	nop
 8004904:	370c      	adds	r7, #12
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	20000788 	.word	0x20000788

08004914 <STM32446GpioSetpins>:

// GPIO
/** To much resources **/
void STM32446GpioSetpins( GPIO_TypeDef* regs, int n_pin, ... )
{
 8004914:	b40e      	push	{r1, r2, r3}
 8004916:	b480      	push	{r7}
 8004918:	b084      	sub	sp, #16
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
	uint8_t i;

	if(n_pin > 0 && n_pin < 33){ // Filter input
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	2b00      	cmp	r3, #0
 8004922:	dd19      	ble.n	8004958 <STM32446GpioSetpins+0x44>
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	2b20      	cmp	r3, #32
 8004928:	dc16      	bgt.n	8004958 <STM32446GpioSetpins+0x44>
		va_list list;
		va_start(list, n_pin);
 800492a:	f107 0318 	add.w	r3, r7, #24
 800492e:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8004930:	2300      	movs	r3, #0
 8004932:	73fb      	strb	r3, [r7, #15]
 8004934:	e00c      	b.n	8004950 <STM32446GpioSetpins+0x3c>
			regs->BSRR = (1 << va_arg(list, int));
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	1d1a      	adds	r2, r3, #4
 800493a:	60ba      	str	r2, [r7, #8]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	2201      	movs	r2, #1
 8004940:	fa02 f303 	lsl.w	r3, r2, r3
 8004944:	461a      	mov	r2, r3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 800494a:	7bfb      	ldrb	r3, [r7, #15]
 800494c:	3301      	adds	r3, #1
 800494e:	73fb      	strb	r3, [r7, #15]
 8004950:	7bfb      	ldrb	r3, [r7, #15]
 8004952:	697a      	ldr	r2, [r7, #20]
 8004954:	429a      	cmp	r2, r3
 8004956:	dcee      	bgt.n	8004936 <STM32446GpioSetpins+0x22>
		}
		va_end(list);
	}
}
 8004958:	bf00      	nop
 800495a:	3710      	adds	r7, #16
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	b003      	add	sp, #12
 8004964:	4770      	bx	lr

08004966 <STM32446GpioSetpin>:
/** disabled **/

void STM32446GpioSetpin( GPIO_TypeDef* regs, int pin )
{
 8004966:	b480      	push	{r7}
 8004968:	b083      	sub	sp, #12
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
 800496e:	6039      	str	r1, [r7, #0]
			regs->BSRR = (1 << pin);
 8004970:	2201      	movs	r2, #1
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	fa02 f303 	lsl.w	r3, r2, r3
 8004978:	461a      	mov	r2, r3
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	619a      	str	r2, [r3, #24]
}
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr

0800498a <STM32446GpioSet>:

void STM32446GpioSet( GPIO_TypeDef* regs, int data )
{
 800498a:	b480      	push	{r7}
 800498c:	b083      	sub	sp, #12
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
 8004992:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int) data;
 8004994:	683a      	ldr	r2, [r7, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	619a      	str	r2, [r3, #24]
}
 800499a:	bf00      	nop
 800499c:	370c      	adds	r7, #12
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr

080049a6 <STM32446GpioResetpins>:

/** To much resources **/
void STM32446GpioResetpins( GPIO_TypeDef* regs, int n_pin, ... )
{ // slow
 80049a6:	b40e      	push	{r1, r2, r3}
 80049a8:	b480      	push	{r7}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	if(n_pin > 0 && n_pin < 33){ // Filter input
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	dd1a      	ble.n	80049ec <STM32446GpioResetpins+0x46>
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	2b20      	cmp	r3, #32
 80049ba:	dc17      	bgt.n	80049ec <STM32446GpioResetpins+0x46>
		va_list list;
		va_start(list, n_pin);
 80049bc:	f107 0318 	add.w	r3, r7, #24
 80049c0:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 80049c2:	2300      	movs	r3, #0
 80049c4:	73fb      	strb	r3, [r7, #15]
 80049c6:	e00d      	b.n	80049e4 <STM32446GpioResetpins+0x3e>
			regs->BSRR = (unsigned int)((1 << va_arg(list, int)) << 16);
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	1d1a      	adds	r2, r3, #4
 80049cc:	60ba      	str	r2, [r7, #8]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2201      	movs	r2, #1
 80049d2:	fa02 f303 	lsl.w	r3, r2, r3
 80049d6:	041b      	lsls	r3, r3, #16
 80049d8:	461a      	mov	r2, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 80049de:	7bfb      	ldrb	r3, [r7, #15]
 80049e0:	3301      	adds	r3, #1
 80049e2:	73fb      	strb	r3, [r7, #15]
 80049e4:	7bfb      	ldrb	r3, [r7, #15]
 80049e6:	697a      	ldr	r2, [r7, #20]
 80049e8:	429a      	cmp	r2, r3
 80049ea:	dced      	bgt.n	80049c8 <STM32446GpioResetpins+0x22>
		}
		va_end(list);
	}
}
 80049ec:	bf00      	nop
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	b003      	add	sp, #12
 80049f8:	4770      	bx	lr

080049fa <STM32446GpioResetpin>:
/** disabled **/

void STM32446GpioResetpin( GPIO_TypeDef* regs, int pin )
{
 80049fa:	b480      	push	{r7}
 80049fc:	b083      	sub	sp, #12
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
 8004a02:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)((1 << pin) << 16);
 8004a04:	2201      	movs	r2, #1
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0c:	041b      	lsls	r3, r3, #16
 8004a0e:	461a      	mov	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	619a      	str	r2, [r3, #24]
}
 8004a14:	bf00      	nop
 8004a16:	370c      	adds	r7, #12
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr

08004a20 <STM32446GpioReset>:

void STM32446GpioReset( GPIO_TypeDef* regs, int data )
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)(data << 16);
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	041b      	lsls	r3, r3, #16
 8004a2e:	461a      	mov	r2, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	619a      	str	r2, [r3, #24]
}
 8004a34:	bf00      	nop
 8004a36:	370c      	adds	r7, #12
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr

08004a40 <STM32446Gpiosetupreg>:

/***generic***/
void STM32446Gpiosetupreg( volatile uint32_t* reg, unsigned int size_block, unsigned int data, unsigned int pin )
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b086      	sub	sp, #24
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	60f8      	str	r0, [r7, #12]
 8004a48:	60b9      	str	r1, [r7, #8]
 8004a4a:	607a      	str	r2, [r7, #4]
 8004a4c:	603b      	str	r3, [r7, #0]
	unsigned int mask = (unsigned int)(pow(2, size_block) - 1);
 8004a4e:	68b8      	ldr	r0, [r7, #8]
 8004a50:	f7fb fd78 	bl	8000544 <__aeabi_ui2d>
 8004a54:	4602      	mov	r2, r0
 8004a56:	460b      	mov	r3, r1
 8004a58:	ec43 2b11 	vmov	d1, r2, r3
 8004a5c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004ad0 <STM32446Gpiosetupreg+0x90>
 8004a60:	f007 fa38 	bl	800bed4 <pow>
 8004a64:	ec51 0b10 	vmov	r0, r1, d0
 8004a68:	f04f 0200 	mov.w	r2, #0
 8004a6c:	4b1a      	ldr	r3, [pc, #104]	; (8004ad8 <STM32446Gpiosetupreg+0x98>)
 8004a6e:	f7fb fc2b 	bl	80002c8 <__aeabi_dsub>
 8004a72:	4602      	mov	r2, r0
 8004a74:	460b      	mov	r3, r1
 8004a76:	4610      	mov	r0, r2
 8004a78:	4619      	mov	r1, r3
 8004a7a:	f7fc f8b5 	bl	8000be8 <__aeabi_d2uiz>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	617b      	str	r3, [r7, #20]
	data &= mask;
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	4013      	ands	r3, r2
 8004a88:	607b      	str	r3, [r7, #4]
	*reg &= ~(mask << (pin * size_block));
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	68b9      	ldr	r1, [r7, #8]
 8004a92:	fb01 f303 	mul.w	r3, r1, r3
 8004a96:	6979      	ldr	r1, [r7, #20]
 8004a98:	fa01 f303 	lsl.w	r3, r1, r3
 8004a9c:	43db      	mvns	r3, r3
 8004a9e:	401a      	ands	r2, r3
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	601a      	str	r2, [r3, #0]
	*reg |= (data << (pin * size_block));
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	68b9      	ldr	r1, [r7, #8]
 8004aac:	fb01 f303 	mul.w	r3, r1, r3
 8004ab0:	6879      	ldr	r1, [r7, #4]
 8004ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ab6:	431a      	orrs	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	601a      	str	r2, [r3, #0]
	*reg &= (unsigned int) sperm;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	601a      	str	r2, [r3, #0]
}
 8004ac4:	bf00      	nop
 8004ac6:	3718      	adds	r7, #24
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	f3af 8000 	nop.w
 8004ad0:	00000000 	.word	0x00000000
 8004ad4:	40000000 	.word	0x40000000
 8004ad8:	3ff00000 	.word	0x3ff00000
 8004adc:	00000000 	.word	0x00000000

08004ae0 <STM32446GpioSetup>:

void STM32446GpioSetup( volatile uint32_t vec[], const unsigned int size_block, unsigned int data, unsigned int block_n )
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b088      	sub	sp, #32
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]
 8004aec:	603b      	str	r3, [r7, #0]
	const unsigned int n_bits = sizeof(data) * 8;
 8004aee:	2320      	movs	r3, #32
 8004af0:	61fb      	str	r3, [r7, #28]
	const unsigned int mask = (unsigned int) (pow(2, size_block) - 1);
 8004af2:	68b8      	ldr	r0, [r7, #8]
 8004af4:	f7fb fd26 	bl	8000544 <__aeabi_ui2d>
 8004af8:	4602      	mov	r2, r0
 8004afa:	460b      	mov	r3, r1
 8004afc:	ec43 2b11 	vmov	d1, r2, r3
 8004b00:	ed9f 0b2d 	vldr	d0, [pc, #180]	; 8004bb8 <STM32446GpioSetup+0xd8>
 8004b04:	f007 f9e6 	bl	800bed4 <pow>
 8004b08:	ec51 0b10 	vmov	r0, r1, d0
 8004b0c:	f04f 0200 	mov.w	r2, #0
 8004b10:	4b2b      	ldr	r3, [pc, #172]	; (8004bc0 <STM32446GpioSetup+0xe0>)
 8004b12:	f7fb fbd9 	bl	80002c8 <__aeabi_dsub>
 8004b16:	4602      	mov	r2, r0
 8004b18:	460b      	mov	r3, r1
 8004b1a:	4610      	mov	r0, r2
 8004b1c:	4619      	mov	r1, r3
 8004b1e:	f7fc f863 	bl	8000be8 <__aeabi_d2uiz>
 8004b22:	4603      	mov	r3, r0
 8004b24:	61bb      	str	r3, [r7, #24]
	unsigned int index = (block_n * size_block) / n_bits;
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	68ba      	ldr	r2, [r7, #8]
 8004b2a:	fb03 f202 	mul.w	r2, r3, r2
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b34:	617b      	str	r3, [r7, #20]
	data &= mask;
 8004b36:	687a      	ldr	r2, [r7, #4]
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	607b      	str	r3, [r7, #4]
	vec[index] &= ~( mask << ((block_n * size_block) - (index * n_bits)) );
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	68fa      	ldr	r2, [r7, #12]
 8004b44:	4413      	add	r3, r2
 8004b46:	6819      	ldr	r1, [r3, #0]
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	fb03 f202 	mul.w	r2, r3, r2
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	69f8      	ldr	r0, [r7, #28]
 8004b54:	fb00 f303 	mul.w	r3, r0, r3
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	69ba      	ldr	r2, [r7, #24]
 8004b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b60:	43da      	mvns	r2, r3
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	68f8      	ldr	r0, [r7, #12]
 8004b68:	4403      	add	r3, r0
 8004b6a:	400a      	ands	r2, r1
 8004b6c:	601a      	str	r2, [r3, #0]
	vec[index] |= ( data << ((block_n * size_block) - (index * n_bits)) );
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	68fa      	ldr	r2, [r7, #12]
 8004b74:	4413      	add	r3, r2
 8004b76:	6819      	ldr	r1, [r3, #0]
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	68ba      	ldr	r2, [r7, #8]
 8004b7c:	fb03 f202 	mul.w	r2, r3, r2
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	69f8      	ldr	r0, [r7, #28]
 8004b84:	fb00 f303 	mul.w	r3, r0, r3
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	409a      	lsls	r2, r3
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	68f8      	ldr	r0, [r7, #12]
 8004b94:	4403      	add	r3, r0
 8004b96:	430a      	orrs	r2, r1
 8004b98:	601a      	str	r2, [r3, #0]
	vec[index] &= (unsigned int) sperm;
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	441a      	add	r2, r3
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	68f9      	ldr	r1, [r7, #12]
 8004ba8:	440b      	add	r3, r1
 8004baa:	6812      	ldr	r2, [r2, #0]
 8004bac:	601a      	str	r2, [r3, #0]
}
 8004bae:	bf00      	nop
 8004bb0:	3720      	adds	r7, #32
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	00000000 	.word	0x00000000
 8004bbc:	40000000 	.word	0x40000000
 8004bc0:	3ff00000 	.word	0x3ff00000
 8004bc4:	00000000 	.word	0x00000000

08004bc8 <STM32446GpioAmoder>:
/***generic***/

// GPIOA
void STM32446GpioAmoder( unsigned int data, unsigned int pin )
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004bd2:	2302      	movs	r3, #2
 8004bd4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004bd6:	68f8      	ldr	r0, [r7, #12]
 8004bd8:	f7fb fcb4 	bl	8000544 <__aeabi_ui2d>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	460b      	mov	r3, r1
 8004be0:	ec43 2b11 	vmov	d1, r2, r3
 8004be4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004c60 <STM32446GpioAmoder+0x98>
 8004be8:	f007 f974 	bl	800bed4 <pow>
 8004bec:	ec51 0b10 	vmov	r0, r1, d0
 8004bf0:	f04f 0200 	mov.w	r2, #0
 8004bf4:	4b1c      	ldr	r3, [pc, #112]	; (8004c68 <STM32446GpioAmoder+0xa0>)
 8004bf6:	f7fb fb67 	bl	80002c8 <__aeabi_dsub>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	4610      	mov	r0, r2
 8004c00:	4619      	mov	r1, r3
 8004c02:	f7fb fff1 	bl	8000be8 <__aeabi_d2uiz>
 8004c06:	4603      	mov	r3, r0
 8004c08:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	4013      	ands	r3, r2
 8004c10:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->MODER &= ~(mask << (pin * blocksize));
 8004c12:	4b16      	ldr	r3, [pc, #88]	; (8004c6c <STM32446GpioAmoder+0xa4>)
 8004c14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c16:	6819      	ldr	r1, [r3, #0]
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	68fa      	ldr	r2, [r7, #12]
 8004c1c:	fb02 f303 	mul.w	r3, r2, r3
 8004c20:	68ba      	ldr	r2, [r7, #8]
 8004c22:	fa02 f303 	lsl.w	r3, r2, r3
 8004c26:	43da      	mvns	r2, r3
 8004c28:	4b10      	ldr	r3, [pc, #64]	; (8004c6c <STM32446GpioAmoder+0xa4>)
 8004c2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c2c:	400a      	ands	r2, r1
 8004c2e:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER |= (data << (pin * blocksize));
 8004c30:	4b0e      	ldr	r3, [pc, #56]	; (8004c6c <STM32446GpioAmoder+0xa4>)
 8004c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c34:	6819      	ldr	r1, [r3, #0]
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	fb02 f303 	mul.w	r3, r2, r3
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	409a      	lsls	r2, r3
 8004c42:	4b0a      	ldr	r3, [pc, #40]	; (8004c6c <STM32446GpioAmoder+0xa4>)
 8004c44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c46:	430a      	orrs	r2, r1
 8004c48:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER &= (unsigned int) sperm;
 8004c4a:	4b08      	ldr	r3, [pc, #32]	; (8004c6c <STM32446GpioAmoder+0xa4>)
 8004c4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c4e:	4b07      	ldr	r3, [pc, #28]	; (8004c6c <STM32446GpioAmoder+0xa4>)
 8004c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c52:	6812      	ldr	r2, [r2, #0]
 8004c54:	601a      	str	r2, [r3, #0]
}
 8004c56:	bf00      	nop
 8004c58:	3710      	adds	r7, #16
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	00000000 	.word	0x00000000
 8004c64:	40000000 	.word	0x40000000
 8004c68:	3ff00000 	.word	0x3ff00000
 8004c6c:	20000788 	.word	0x20000788

08004c70 <STM32446GpioAospeedr>:

void STM32446GpioAospeedr( unsigned int data, unsigned int pin )
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f7fb fc60 	bl	8000544 <__aeabi_ui2d>
 8004c84:	4602      	mov	r2, r0
 8004c86:	460b      	mov	r3, r1
 8004c88:	ec43 2b11 	vmov	d1, r2, r3
 8004c8c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004d08 <STM32446GpioAospeedr+0x98>
 8004c90:	f007 f920 	bl	800bed4 <pow>
 8004c94:	ec51 0b10 	vmov	r0, r1, d0
 8004c98:	f04f 0200 	mov.w	r2, #0
 8004c9c:	4b1c      	ldr	r3, [pc, #112]	; (8004d10 <STM32446GpioAospeedr+0xa0>)
 8004c9e:	f7fb fb13 	bl	80002c8 <__aeabi_dsub>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	4610      	mov	r0, r2
 8004ca8:	4619      	mov	r1, r3
 8004caa:	f7fb ff9d 	bl	8000be8 <__aeabi_d2uiz>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004cba:	4b16      	ldr	r3, [pc, #88]	; (8004d14 <STM32446GpioAospeedr+0xa4>)
 8004cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cbe:	6899      	ldr	r1, [r3, #8]
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	fb02 f303 	mul.w	r3, r2, r3
 8004cc8:	68ba      	ldr	r2, [r7, #8]
 8004cca:	fa02 f303 	lsl.w	r3, r2, r3
 8004cce:	43da      	mvns	r2, r3
 8004cd0:	4b10      	ldr	r3, [pc, #64]	; (8004d14 <STM32446GpioAospeedr+0xa4>)
 8004cd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cd4:	400a      	ands	r2, r1
 8004cd6:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR |= (data << (pin * blocksize));
 8004cd8:	4b0e      	ldr	r3, [pc, #56]	; (8004d14 <STM32446GpioAospeedr+0xa4>)
 8004cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cdc:	6899      	ldr	r1, [r3, #8]
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	68fa      	ldr	r2, [r7, #12]
 8004ce2:	fb02 f303 	mul.w	r3, r2, r3
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	409a      	lsls	r2, r3
 8004cea:	4b0a      	ldr	r3, [pc, #40]	; (8004d14 <STM32446GpioAospeedr+0xa4>)
 8004cec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR &= (unsigned int) sperm;
 8004cf2:	4b08      	ldr	r3, [pc, #32]	; (8004d14 <STM32446GpioAospeedr+0xa4>)
 8004cf4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cf6:	4b07      	ldr	r3, [pc, #28]	; (8004d14 <STM32446GpioAospeedr+0xa4>)
 8004cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cfa:	6892      	ldr	r2, [r2, #8]
 8004cfc:	609a      	str	r2, [r3, #8]
}
 8004cfe:	bf00      	nop
 8004d00:	3710      	adds	r7, #16
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	00000000 	.word	0x00000000
 8004d0c:	40000000 	.word	0x40000000
 8004d10:	3ff00000 	.word	0x3ff00000
 8004d14:	20000788 	.word	0x20000788

08004d18 <STM32446GpioApupdr>:

void STM32446GpioApupdr( unsigned int data, unsigned int pin )
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004d22:	2302      	movs	r3, #2
 8004d24:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	f7fb fc0c 	bl	8000544 <__aeabi_ui2d>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	460b      	mov	r3, r1
 8004d30:	ec43 2b11 	vmov	d1, r2, r3
 8004d34:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004db0 <STM32446GpioApupdr+0x98>
 8004d38:	f007 f8cc 	bl	800bed4 <pow>
 8004d3c:	ec51 0b10 	vmov	r0, r1, d0
 8004d40:	f04f 0200 	mov.w	r2, #0
 8004d44:	4b1c      	ldr	r3, [pc, #112]	; (8004db8 <STM32446GpioApupdr+0xa0>)
 8004d46:	f7fb fabf 	bl	80002c8 <__aeabi_dsub>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	460b      	mov	r3, r1
 8004d4e:	4610      	mov	r0, r2
 8004d50:	4619      	mov	r1, r3
 8004d52:	f7fb ff49 	bl	8000be8 <__aeabi_d2uiz>
 8004d56:	4603      	mov	r3, r0
 8004d58:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	4013      	ands	r3, r2
 8004d60:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004d62:	4b16      	ldr	r3, [pc, #88]	; (8004dbc <STM32446GpioApupdr+0xa4>)
 8004d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d66:	68d9      	ldr	r1, [r3, #12]
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	fb02 f303 	mul.w	r3, r2, r3
 8004d70:	68ba      	ldr	r2, [r7, #8]
 8004d72:	fa02 f303 	lsl.w	r3, r2, r3
 8004d76:	43da      	mvns	r2, r3
 8004d78:	4b10      	ldr	r3, [pc, #64]	; (8004dbc <STM32446GpioApupdr+0xa4>)
 8004d7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d7c:	400a      	ands	r2, r1
 8004d7e:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR |= (data << (pin * blocksize));
 8004d80:	4b0e      	ldr	r3, [pc, #56]	; (8004dbc <STM32446GpioApupdr+0xa4>)
 8004d82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d84:	68d9      	ldr	r1, [r3, #12]
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	68fa      	ldr	r2, [r7, #12]
 8004d8a:	fb02 f303 	mul.w	r3, r2, r3
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	409a      	lsls	r2, r3
 8004d92:	4b0a      	ldr	r3, [pc, #40]	; (8004dbc <STM32446GpioApupdr+0xa4>)
 8004d94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d96:	430a      	orrs	r2, r1
 8004d98:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR &= (unsigned int) sperm;
 8004d9a:	4b08      	ldr	r3, [pc, #32]	; (8004dbc <STM32446GpioApupdr+0xa4>)
 8004d9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d9e:	4b07      	ldr	r3, [pc, #28]	; (8004dbc <STM32446GpioApupdr+0xa4>)
 8004da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004da2:	68d2      	ldr	r2, [r2, #12]
 8004da4:	60da      	str	r2, [r3, #12]
}
 8004da6:	bf00      	nop
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	00000000 	.word	0x00000000
 8004db4:	40000000 	.word	0x40000000
 8004db8:	3ff00000 	.word	0x3ff00000
 8004dbc:	20000788 	.word	0x20000788

08004dc0 <STM32446GpioAreset>:

void STM32446GpioAreset( unsigned int data )
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)(data << 16);
 8004dc8:	4b05      	ldr	r3, [pc, #20]	; (8004de0 <STM32446GpioAreset+0x20>)
 8004dca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	0412      	lsls	r2, r2, #16
 8004dd0:	619a      	str	r2, [r3, #24]
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
 8004dde:	bf00      	nop
 8004de0:	20000788 	.word	0x20000788

08004de4 <STM32446GpioAset>:

void STM32446GpioAset( unsigned int data )
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)( data );
 8004dec:	4b04      	ldr	r3, [pc, #16]	; (8004e00 <STM32446GpioAset+0x1c>)
 8004dee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	619a      	str	r2, [r3, #24]
}
 8004df4:	bf00      	nop
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr
 8004e00:	20000788 	.word	0x20000788
 8004e04:	00000000 	.word	0x00000000

08004e08 <STM32446GpioAafr>:

void STM32446GpioAafr( unsigned int data, unsigned int pin )
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b086      	sub	sp, #24
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004e12:	2304      	movs	r3, #4
 8004e14:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004e16:	2320      	movs	r3, #32
 8004e18:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004e1a:	6978      	ldr	r0, [r7, #20]
 8004e1c:	f7fb fb92 	bl	8000544 <__aeabi_ui2d>
 8004e20:	4602      	mov	r2, r0
 8004e22:	460b      	mov	r3, r1
 8004e24:	ec43 2b11 	vmov	d1, r2, r3
 8004e28:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8004ef0 <STM32446GpioAafr+0xe8>
 8004e2c:	f007 f852 	bl	800bed4 <pow>
 8004e30:	ec51 0b10 	vmov	r0, r1, d0
 8004e34:	f04f 0200 	mov.w	r2, #0
 8004e38:	4b2f      	ldr	r3, [pc, #188]	; (8004ef8 <STM32446GpioAafr+0xf0>)
 8004e3a:	f7fb fa45 	bl	80002c8 <__aeabi_dsub>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	460b      	mov	r3, r1
 8004e42:	4610      	mov	r0, r2
 8004e44:	4619      	mov	r1, r3
 8004e46:	f7fb fecf 	bl	8000be8 <__aeabi_d2uiz>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	fb03 f202 	mul.w	r2, r3, r2
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e5c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	4013      	ands	r3, r2
 8004e64:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d83d      	bhi.n	8004ee8 <STM32446GpioAafr+0xe0>
		ret.gpioa.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004e6c:	4b23      	ldr	r3, [pc, #140]	; (8004efc <STM32446GpioAafr+0xf4>)
 8004e6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e70:	68ba      	ldr	r2, [r7, #8]
 8004e72:	3208      	adds	r2, #8
 8004e74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	697a      	ldr	r2, [r7, #20]
 8004e7c:	fb03 f202 	mul.w	r2, r3, r2
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	6938      	ldr	r0, [r7, #16]
 8004e84:	fb00 f303 	mul.w	r3, r0, r3
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e90:	43da      	mvns	r2, r3
 8004e92:	4b1a      	ldr	r3, [pc, #104]	; (8004efc <STM32446GpioAafr+0xf4>)
 8004e94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e96:	4011      	ands	r1, r2
 8004e98:	68ba      	ldr	r2, [r7, #8]
 8004e9a:	3208      	adds	r2, #8
 8004e9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004ea0:	4b16      	ldr	r3, [pc, #88]	; (8004efc <STM32446GpioAafr+0xf4>)
 8004ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ea4:	68ba      	ldr	r2, [r7, #8]
 8004ea6:	3208      	adds	r2, #8
 8004ea8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	697a      	ldr	r2, [r7, #20]
 8004eb0:	fb03 f202 	mul.w	r2, r3, r2
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	6938      	ldr	r0, [r7, #16]
 8004eb8:	fb00 f303 	mul.w	r3, r0, r3
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	409a      	lsls	r2, r3
 8004ec2:	4b0e      	ldr	r3, [pc, #56]	; (8004efc <STM32446GpioAafr+0xf4>)
 8004ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ec6:	4311      	orrs	r1, r2
 8004ec8:	68ba      	ldr	r2, [r7, #8]
 8004eca:	3208      	adds	r2, #8
 8004ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] &= (unsigned int) sperm;
 8004ed0:	4b0a      	ldr	r3, [pc, #40]	; (8004efc <STM32446GpioAafr+0xf4>)
 8004ed2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ed4:	4b09      	ldr	r3, [pc, #36]	; (8004efc <STM32446GpioAafr+0xf4>)
 8004ed6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ed8:	68b9      	ldr	r1, [r7, #8]
 8004eda:	3108      	adds	r1, #8
 8004edc:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004ee0:	68ba      	ldr	r2, [r7, #8]
 8004ee2:	3208      	adds	r2, #8
 8004ee4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004ee8:	bf00      	nop
 8004eea:	3718      	adds	r7, #24
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	00000000 	.word	0x00000000
 8004ef4:	40000000 	.word	0x40000000
 8004ef8:	3ff00000 	.word	0x3ff00000
 8004efc:	20000788 	.word	0x20000788

08004f00 <STM32446GpioBmoder>:

// GPIOB
void STM32446GpioBmoder( unsigned int data, unsigned int pin )
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004f0a:	2302      	movs	r3, #2
 8004f0c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004f0e:	68f8      	ldr	r0, [r7, #12]
 8004f10:	f7fb fb18 	bl	8000544 <__aeabi_ui2d>
 8004f14:	4602      	mov	r2, r0
 8004f16:	460b      	mov	r3, r1
 8004f18:	ec43 2b11 	vmov	d1, r2, r3
 8004f1c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004f98 <STM32446GpioBmoder+0x98>
 8004f20:	f006 ffd8 	bl	800bed4 <pow>
 8004f24:	ec51 0b10 	vmov	r0, r1, d0
 8004f28:	f04f 0200 	mov.w	r2, #0
 8004f2c:	4b1c      	ldr	r3, [pc, #112]	; (8004fa0 <STM32446GpioBmoder+0xa0>)
 8004f2e:	f7fb f9cb 	bl	80002c8 <__aeabi_dsub>
 8004f32:	4602      	mov	r2, r0
 8004f34:	460b      	mov	r3, r1
 8004f36:	4610      	mov	r0, r2
 8004f38:	4619      	mov	r1, r3
 8004f3a:	f7fb fe55 	bl	8000be8 <__aeabi_d2uiz>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	4013      	ands	r3, r2
 8004f48:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->MODER &= ~(mask << (pin * blocksize));
 8004f4a:	4b16      	ldr	r3, [pc, #88]	; (8004fa4 <STM32446GpioBmoder+0xa4>)
 8004f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f4e:	6819      	ldr	r1, [r3, #0]
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	fb02 f303 	mul.w	r3, r2, r3
 8004f58:	68ba      	ldr	r2, [r7, #8]
 8004f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f5e:	43da      	mvns	r2, r3
 8004f60:	4b10      	ldr	r3, [pc, #64]	; (8004fa4 <STM32446GpioBmoder+0xa4>)
 8004f62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f64:	400a      	ands	r2, r1
 8004f66:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER |= (data << (pin * blocksize));
 8004f68:	4b0e      	ldr	r3, [pc, #56]	; (8004fa4 <STM32446GpioBmoder+0xa4>)
 8004f6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f6c:	6819      	ldr	r1, [r3, #0]
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	fb02 f303 	mul.w	r3, r2, r3
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	409a      	lsls	r2, r3
 8004f7a:	4b0a      	ldr	r3, [pc, #40]	; (8004fa4 <STM32446GpioBmoder+0xa4>)
 8004f7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER &= (unsigned int) sperm;
 8004f82:	4b08      	ldr	r3, [pc, #32]	; (8004fa4 <STM32446GpioBmoder+0xa4>)
 8004f84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004f86:	4b07      	ldr	r3, [pc, #28]	; (8004fa4 <STM32446GpioBmoder+0xa4>)
 8004f88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f8a:	6812      	ldr	r2, [r2, #0]
 8004f8c:	601a      	str	r2, [r3, #0]
}
 8004f8e:	bf00      	nop
 8004f90:	3710      	adds	r7, #16
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	00000000 	.word	0x00000000
 8004f9c:	40000000 	.word	0x40000000
 8004fa0:	3ff00000 	.word	0x3ff00000
 8004fa4:	20000788 	.word	0x20000788

08004fa8 <STM32446GpioBospeedr>:

void STM32446GpioBospeedr( unsigned int data, unsigned int pin )
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b084      	sub	sp, #16
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
 8004fb0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f7fb fac4 	bl	8000544 <__aeabi_ui2d>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	ec43 2b11 	vmov	d1, r2, r3
 8004fc4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005040 <STM32446GpioBospeedr+0x98>
 8004fc8:	f006 ff84 	bl	800bed4 <pow>
 8004fcc:	ec51 0b10 	vmov	r0, r1, d0
 8004fd0:	f04f 0200 	mov.w	r2, #0
 8004fd4:	4b1c      	ldr	r3, [pc, #112]	; (8005048 <STM32446GpioBospeedr+0xa0>)
 8004fd6:	f7fb f977 	bl	80002c8 <__aeabi_dsub>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	460b      	mov	r3, r1
 8004fde:	4610      	mov	r0, r2
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	f7fb fe01 	bl	8000be8 <__aeabi_d2uiz>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	4013      	ands	r3, r2
 8004ff0:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004ff2:	4b16      	ldr	r3, [pc, #88]	; (800504c <STM32446GpioBospeedr+0xa4>)
 8004ff4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ff6:	6899      	ldr	r1, [r3, #8]
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	fb02 f303 	mul.w	r3, r2, r3
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	fa02 f303 	lsl.w	r3, r2, r3
 8005006:	43da      	mvns	r2, r3
 8005008:	4b10      	ldr	r3, [pc, #64]	; (800504c <STM32446GpioBospeedr+0xa4>)
 800500a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800500c:	400a      	ands	r2, r1
 800500e:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR |= (data << (pin * blocksize));
 8005010:	4b0e      	ldr	r3, [pc, #56]	; (800504c <STM32446GpioBospeedr+0xa4>)
 8005012:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005014:	6899      	ldr	r1, [r3, #8]
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	68fa      	ldr	r2, [r7, #12]
 800501a:	fb02 f303 	mul.w	r3, r2, r3
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	409a      	lsls	r2, r3
 8005022:	4b0a      	ldr	r3, [pc, #40]	; (800504c <STM32446GpioBospeedr+0xa4>)
 8005024:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005026:	430a      	orrs	r2, r1
 8005028:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR &= (unsigned int) sperm;
 800502a:	4b08      	ldr	r3, [pc, #32]	; (800504c <STM32446GpioBospeedr+0xa4>)
 800502c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800502e:	4b07      	ldr	r3, [pc, #28]	; (800504c <STM32446GpioBospeedr+0xa4>)
 8005030:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005032:	6892      	ldr	r2, [r2, #8]
 8005034:	609a      	str	r2, [r3, #8]
}
 8005036:	bf00      	nop
 8005038:	3710      	adds	r7, #16
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	00000000 	.word	0x00000000
 8005044:	40000000 	.word	0x40000000
 8005048:	3ff00000 	.word	0x3ff00000
 800504c:	20000788 	.word	0x20000788

08005050 <STM32446GpioBpupdr>:

void STM32446GpioBpupdr( unsigned int data, unsigned int pin )
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800505a:	2302      	movs	r3, #2
 800505c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f7fb fa70 	bl	8000544 <__aeabi_ui2d>
 8005064:	4602      	mov	r2, r0
 8005066:	460b      	mov	r3, r1
 8005068:	ec43 2b11 	vmov	d1, r2, r3
 800506c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80050e8 <STM32446GpioBpupdr+0x98>
 8005070:	f006 ff30 	bl	800bed4 <pow>
 8005074:	ec51 0b10 	vmov	r0, r1, d0
 8005078:	f04f 0200 	mov.w	r2, #0
 800507c:	4b1c      	ldr	r3, [pc, #112]	; (80050f0 <STM32446GpioBpupdr+0xa0>)
 800507e:	f7fb f923 	bl	80002c8 <__aeabi_dsub>
 8005082:	4602      	mov	r2, r0
 8005084:	460b      	mov	r3, r1
 8005086:	4610      	mov	r0, r2
 8005088:	4619      	mov	r1, r3
 800508a:	f7fb fdad 	bl	8000be8 <__aeabi_d2uiz>
 800508e:	4603      	mov	r3, r0
 8005090:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	4013      	ands	r3, r2
 8005098:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->PUPDR &= ~(mask << (pin * blocksize));
 800509a:	4b16      	ldr	r3, [pc, #88]	; (80050f4 <STM32446GpioBpupdr+0xa4>)
 800509c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800509e:	68d9      	ldr	r1, [r3, #12]
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	fb02 f303 	mul.w	r3, r2, r3
 80050a8:	68ba      	ldr	r2, [r7, #8]
 80050aa:	fa02 f303 	lsl.w	r3, r2, r3
 80050ae:	43da      	mvns	r2, r3
 80050b0:	4b10      	ldr	r3, [pc, #64]	; (80050f4 <STM32446GpioBpupdr+0xa4>)
 80050b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050b4:	400a      	ands	r2, r1
 80050b6:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR |= (data << (pin * blocksize));
 80050b8:	4b0e      	ldr	r3, [pc, #56]	; (80050f4 <STM32446GpioBpupdr+0xa4>)
 80050ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050bc:	68d9      	ldr	r1, [r3, #12]
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	fb02 f303 	mul.w	r3, r2, r3
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	409a      	lsls	r2, r3
 80050ca:	4b0a      	ldr	r3, [pc, #40]	; (80050f4 <STM32446GpioBpupdr+0xa4>)
 80050cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050ce:	430a      	orrs	r2, r1
 80050d0:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR &= (unsigned int) sperm;
 80050d2:	4b08      	ldr	r3, [pc, #32]	; (80050f4 <STM32446GpioBpupdr+0xa4>)
 80050d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80050d6:	4b07      	ldr	r3, [pc, #28]	; (80050f4 <STM32446GpioBpupdr+0xa4>)
 80050d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050da:	68d2      	ldr	r2, [r2, #12]
 80050dc:	60da      	str	r2, [r3, #12]
}
 80050de:	bf00      	nop
 80050e0:	3710      	adds	r7, #16
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	00000000 	.word	0x00000000
 80050ec:	40000000 	.word	0x40000000
 80050f0:	3ff00000 	.word	0x3ff00000
 80050f4:	20000788 	.word	0x20000788

080050f8 <STM32446GpioBreset>:

void STM32446GpioBreset( unsigned int data )
{
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)(data << 16);
 8005100:	4b05      	ldr	r3, [pc, #20]	; (8005118 <STM32446GpioBreset+0x20>)
 8005102:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	0412      	lsls	r2, r2, #16
 8005108:	619a      	str	r2, [r3, #24]
}
 800510a:	bf00      	nop
 800510c:	370c      	adds	r7, #12
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	20000788 	.word	0x20000788

0800511c <STM32446GpioBset>:

void STM32446GpioBset( unsigned int data )
{
 800511c:	b480      	push	{r7}
 800511e:	b083      	sub	sp, #12
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)( data );
 8005124:	4b04      	ldr	r3, [pc, #16]	; (8005138 <STM32446GpioBset+0x1c>)
 8005126:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	619a      	str	r2, [r3, #24]
}
 800512c:	bf00      	nop
 800512e:	370c      	adds	r7, #12
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr
 8005138:	20000788 	.word	0x20000788
 800513c:	00000000 	.word	0x00000000

08005140 <STM32446GpioBafr>:

void STM32446GpioBafr( unsigned int data, unsigned int pin )
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b086      	sub	sp, #24
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 800514a:	2304      	movs	r3, #4
 800514c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 800514e:	2320      	movs	r3, #32
 8005150:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8005152:	6978      	ldr	r0, [r7, #20]
 8005154:	f7fb f9f6 	bl	8000544 <__aeabi_ui2d>
 8005158:	4602      	mov	r2, r0
 800515a:	460b      	mov	r3, r1
 800515c:	ec43 2b11 	vmov	d1, r2, r3
 8005160:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8005228 <STM32446GpioBafr+0xe8>
 8005164:	f006 feb6 	bl	800bed4 <pow>
 8005168:	ec51 0b10 	vmov	r0, r1, d0
 800516c:	f04f 0200 	mov.w	r2, #0
 8005170:	4b2f      	ldr	r3, [pc, #188]	; (8005230 <STM32446GpioBafr+0xf0>)
 8005172:	f7fb f8a9 	bl	80002c8 <__aeabi_dsub>
 8005176:	4602      	mov	r2, r0
 8005178:	460b      	mov	r3, r1
 800517a:	4610      	mov	r0, r2
 800517c:	4619      	mov	r1, r3
 800517e:	f7fb fd33 	bl	8000be8 <__aeabi_d2uiz>
 8005182:	4603      	mov	r3, r0
 8005184:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	fb03 f202 	mul.w	r2, r3, r2
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	fbb2 f3f3 	udiv	r3, r2, r3
 8005194:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	4013      	ands	r3, r2
 800519c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d83d      	bhi.n	8005220 <STM32446GpioBafr+0xe0>
		ret.gpiob.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 80051a4:	4b23      	ldr	r3, [pc, #140]	; (8005234 <STM32446GpioBafr+0xf4>)
 80051a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	3208      	adds	r2, #8
 80051ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	697a      	ldr	r2, [r7, #20]
 80051b4:	fb03 f202 	mul.w	r2, r3, r2
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	6938      	ldr	r0, [r7, #16]
 80051bc:	fb00 f303 	mul.w	r3, r0, r3
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	68fa      	ldr	r2, [r7, #12]
 80051c4:	fa02 f303 	lsl.w	r3, r2, r3
 80051c8:	43da      	mvns	r2, r3
 80051ca:	4b1a      	ldr	r3, [pc, #104]	; (8005234 <STM32446GpioBafr+0xf4>)
 80051cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051ce:	4011      	ands	r1, r2
 80051d0:	68ba      	ldr	r2, [r7, #8]
 80051d2:	3208      	adds	r2, #8
 80051d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 80051d8:	4b16      	ldr	r3, [pc, #88]	; (8005234 <STM32446GpioBafr+0xf4>)
 80051da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051dc:	68ba      	ldr	r2, [r7, #8]
 80051de:	3208      	adds	r2, #8
 80051e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	697a      	ldr	r2, [r7, #20]
 80051e8:	fb03 f202 	mul.w	r2, r3, r2
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	6938      	ldr	r0, [r7, #16]
 80051f0:	fb00 f303 	mul.w	r3, r0, r3
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	409a      	lsls	r2, r3
 80051fa:	4b0e      	ldr	r3, [pc, #56]	; (8005234 <STM32446GpioBafr+0xf4>)
 80051fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051fe:	4311      	orrs	r1, r2
 8005200:	68ba      	ldr	r2, [r7, #8]
 8005202:	3208      	adds	r2, #8
 8005204:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] &= (unsigned int) sperm;
 8005208:	4b0a      	ldr	r3, [pc, #40]	; (8005234 <STM32446GpioBafr+0xf4>)
 800520a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800520c:	4b09      	ldr	r3, [pc, #36]	; (8005234 <STM32446GpioBafr+0xf4>)
 800520e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005210:	68b9      	ldr	r1, [r7, #8]
 8005212:	3108      	adds	r1, #8
 8005214:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005218:	68ba      	ldr	r2, [r7, #8]
 800521a:	3208      	adds	r2, #8
 800521c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005220:	bf00      	nop
 8005222:	3718      	adds	r7, #24
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}
 8005228:	00000000 	.word	0x00000000
 800522c:	40000000 	.word	0x40000000
 8005230:	3ff00000 	.word	0x3ff00000
 8005234:	20000788 	.word	0x20000788

08005238 <STM32446GpioCmoder>:

// GPIOC
void STM32446GpioCmoder( unsigned int data, unsigned int pin )
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005242:	2302      	movs	r3, #2
 8005244:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005246:	68f8      	ldr	r0, [r7, #12]
 8005248:	f7fb f97c 	bl	8000544 <__aeabi_ui2d>
 800524c:	4602      	mov	r2, r0
 800524e:	460b      	mov	r3, r1
 8005250:	ec43 2b11 	vmov	d1, r2, r3
 8005254:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80052d0 <STM32446GpioCmoder+0x98>
 8005258:	f006 fe3c 	bl	800bed4 <pow>
 800525c:	ec51 0b10 	vmov	r0, r1, d0
 8005260:	f04f 0200 	mov.w	r2, #0
 8005264:	4b1c      	ldr	r3, [pc, #112]	; (80052d8 <STM32446GpioCmoder+0xa0>)
 8005266:	f7fb f82f 	bl	80002c8 <__aeabi_dsub>
 800526a:	4602      	mov	r2, r0
 800526c:	460b      	mov	r3, r1
 800526e:	4610      	mov	r0, r2
 8005270:	4619      	mov	r1, r3
 8005272:	f7fb fcb9 	bl	8000be8 <__aeabi_d2uiz>
 8005276:	4603      	mov	r3, r0
 8005278:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800527a:	687a      	ldr	r2, [r7, #4]
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	4013      	ands	r3, r2
 8005280:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->MODER &= ~(mask << (pin * blocksize));
 8005282:	4b16      	ldr	r3, [pc, #88]	; (80052dc <STM32446GpioCmoder+0xa4>)
 8005284:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005286:	6819      	ldr	r1, [r3, #0]
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	68fa      	ldr	r2, [r7, #12]
 800528c:	fb02 f303 	mul.w	r3, r2, r3
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	fa02 f303 	lsl.w	r3, r2, r3
 8005296:	43da      	mvns	r2, r3
 8005298:	4b10      	ldr	r3, [pc, #64]	; (80052dc <STM32446GpioCmoder+0xa4>)
 800529a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800529c:	400a      	ands	r2, r1
 800529e:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER |= (data << (pin * blocksize));
 80052a0:	4b0e      	ldr	r3, [pc, #56]	; (80052dc <STM32446GpioCmoder+0xa4>)
 80052a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80052a4:	6819      	ldr	r1, [r3, #0]
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	68fa      	ldr	r2, [r7, #12]
 80052aa:	fb02 f303 	mul.w	r3, r2, r3
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	409a      	lsls	r2, r3
 80052b2:	4b0a      	ldr	r3, [pc, #40]	; (80052dc <STM32446GpioCmoder+0xa4>)
 80052b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80052b6:	430a      	orrs	r2, r1
 80052b8:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER &= (unsigned int) sperm;
 80052ba:	4b08      	ldr	r3, [pc, #32]	; (80052dc <STM32446GpioCmoder+0xa4>)
 80052bc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80052be:	4b07      	ldr	r3, [pc, #28]	; (80052dc <STM32446GpioCmoder+0xa4>)
 80052c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80052c2:	6812      	ldr	r2, [r2, #0]
 80052c4:	601a      	str	r2, [r3, #0]
}
 80052c6:	bf00      	nop
 80052c8:	3710      	adds	r7, #16
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	00000000 	.word	0x00000000
 80052d4:	40000000 	.word	0x40000000
 80052d8:	3ff00000 	.word	0x3ff00000
 80052dc:	20000788 	.word	0x20000788

080052e0 <STM32446GpioCospeedr>:

void STM32446GpioCospeedr( unsigned int data, unsigned int pin )
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80052ea:	2302      	movs	r3, #2
 80052ec:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f7fb f928 	bl	8000544 <__aeabi_ui2d>
 80052f4:	4602      	mov	r2, r0
 80052f6:	460b      	mov	r3, r1
 80052f8:	ec43 2b11 	vmov	d1, r2, r3
 80052fc:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005378 <STM32446GpioCospeedr+0x98>
 8005300:	f006 fde8 	bl	800bed4 <pow>
 8005304:	ec51 0b10 	vmov	r0, r1, d0
 8005308:	f04f 0200 	mov.w	r2, #0
 800530c:	4b1c      	ldr	r3, [pc, #112]	; (8005380 <STM32446GpioCospeedr+0xa0>)
 800530e:	f7fa ffdb 	bl	80002c8 <__aeabi_dsub>
 8005312:	4602      	mov	r2, r0
 8005314:	460b      	mov	r3, r1
 8005316:	4610      	mov	r0, r2
 8005318:	4619      	mov	r1, r3
 800531a:	f7fb fc65 	bl	8000be8 <__aeabi_d2uiz>
 800531e:	4603      	mov	r3, r0
 8005320:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005322:	687a      	ldr	r2, [r7, #4]
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	4013      	ands	r3, r2
 8005328:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 800532a:	4b16      	ldr	r3, [pc, #88]	; (8005384 <STM32446GpioCospeedr+0xa4>)
 800532c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800532e:	6899      	ldr	r1, [r3, #8]
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	fb02 f303 	mul.w	r3, r2, r3
 8005338:	68ba      	ldr	r2, [r7, #8]
 800533a:	fa02 f303 	lsl.w	r3, r2, r3
 800533e:	43da      	mvns	r2, r3
 8005340:	4b10      	ldr	r3, [pc, #64]	; (8005384 <STM32446GpioCospeedr+0xa4>)
 8005342:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005344:	400a      	ands	r2, r1
 8005346:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR |= (data << (pin * blocksize));
 8005348:	4b0e      	ldr	r3, [pc, #56]	; (8005384 <STM32446GpioCospeedr+0xa4>)
 800534a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800534c:	6899      	ldr	r1, [r3, #8]
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	fb02 f303 	mul.w	r3, r2, r3
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	409a      	lsls	r2, r3
 800535a:	4b0a      	ldr	r3, [pc, #40]	; (8005384 <STM32446GpioCospeedr+0xa4>)
 800535c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800535e:	430a      	orrs	r2, r1
 8005360:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR &= (unsigned int) sperm;
 8005362:	4b08      	ldr	r3, [pc, #32]	; (8005384 <STM32446GpioCospeedr+0xa4>)
 8005364:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8005366:	4b07      	ldr	r3, [pc, #28]	; (8005384 <STM32446GpioCospeedr+0xa4>)
 8005368:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800536a:	6892      	ldr	r2, [r2, #8]
 800536c:	609a      	str	r2, [r3, #8]
}
 800536e:	bf00      	nop
 8005370:	3710      	adds	r7, #16
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	00000000 	.word	0x00000000
 800537c:	40000000 	.word	0x40000000
 8005380:	3ff00000 	.word	0x3ff00000
 8005384:	20000788 	.word	0x20000788

08005388 <STM32446GpioCpupdr>:

void STM32446GpioCpupdr( unsigned int data, unsigned int pin )
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005392:	2302      	movs	r3, #2
 8005394:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005396:	68f8      	ldr	r0, [r7, #12]
 8005398:	f7fb f8d4 	bl	8000544 <__aeabi_ui2d>
 800539c:	4602      	mov	r2, r0
 800539e:	460b      	mov	r3, r1
 80053a0:	ec43 2b11 	vmov	d1, r2, r3
 80053a4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005420 <STM32446GpioCpupdr+0x98>
 80053a8:	f006 fd94 	bl	800bed4 <pow>
 80053ac:	ec51 0b10 	vmov	r0, r1, d0
 80053b0:	f04f 0200 	mov.w	r2, #0
 80053b4:	4b1c      	ldr	r3, [pc, #112]	; (8005428 <STM32446GpioCpupdr+0xa0>)
 80053b6:	f7fa ff87 	bl	80002c8 <__aeabi_dsub>
 80053ba:	4602      	mov	r2, r0
 80053bc:	460b      	mov	r3, r1
 80053be:	4610      	mov	r0, r2
 80053c0:	4619      	mov	r1, r3
 80053c2:	f7fb fc11 	bl	8000be8 <__aeabi_d2uiz>
 80053c6:	4603      	mov	r3, r0
 80053c8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	4013      	ands	r3, r2
 80053d0:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->PUPDR &= ~(mask << (pin * blocksize));
 80053d2:	4b16      	ldr	r3, [pc, #88]	; (800542c <STM32446GpioCpupdr+0xa4>)
 80053d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053d6:	68d9      	ldr	r1, [r3, #12]
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	68fa      	ldr	r2, [r7, #12]
 80053dc:	fb02 f303 	mul.w	r3, r2, r3
 80053e0:	68ba      	ldr	r2, [r7, #8]
 80053e2:	fa02 f303 	lsl.w	r3, r2, r3
 80053e6:	43da      	mvns	r2, r3
 80053e8:	4b10      	ldr	r3, [pc, #64]	; (800542c <STM32446GpioCpupdr+0xa4>)
 80053ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053ec:	400a      	ands	r2, r1
 80053ee:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR |= (data << (pin * blocksize));
 80053f0:	4b0e      	ldr	r3, [pc, #56]	; (800542c <STM32446GpioCpupdr+0xa4>)
 80053f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053f4:	68d9      	ldr	r1, [r3, #12]
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	fb02 f303 	mul.w	r3, r2, r3
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	409a      	lsls	r2, r3
 8005402:	4b0a      	ldr	r3, [pc, #40]	; (800542c <STM32446GpioCpupdr+0xa4>)
 8005404:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005406:	430a      	orrs	r2, r1
 8005408:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR &= (unsigned int) sperm;
 800540a:	4b08      	ldr	r3, [pc, #32]	; (800542c <STM32446GpioCpupdr+0xa4>)
 800540c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800540e:	4b07      	ldr	r3, [pc, #28]	; (800542c <STM32446GpioCpupdr+0xa4>)
 8005410:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005412:	68d2      	ldr	r2, [r2, #12]
 8005414:	60da      	str	r2, [r3, #12]
}
 8005416:	bf00      	nop
 8005418:	3710      	adds	r7, #16
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	00000000 	.word	0x00000000
 8005424:	40000000 	.word	0x40000000
 8005428:	3ff00000 	.word	0x3ff00000
 800542c:	20000788 	.word	0x20000788

08005430 <STM32446GpioCreset>:

void STM32446GpioCreset( unsigned int data )
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)(data << 16);
 8005438:	4b05      	ldr	r3, [pc, #20]	; (8005450 <STM32446GpioCreset+0x20>)
 800543a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	0412      	lsls	r2, r2, #16
 8005440:	619a      	str	r2, [r3, #24]
}
 8005442:	bf00      	nop
 8005444:	370c      	adds	r7, #12
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	20000788 	.word	0x20000788

08005454 <STM32446GpioCset>:

void STM32446GpioCset( unsigned int data )
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)( data );
 800545c:	4b04      	ldr	r3, [pc, #16]	; (8005470 <STM32446GpioCset+0x1c>)
 800545e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005460:	687a      	ldr	r2, [r7, #4]
 8005462:	619a      	str	r2, [r3, #24]
}
 8005464:	bf00      	nop
 8005466:	370c      	adds	r7, #12
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr
 8005470:	20000788 	.word	0x20000788
 8005474:	00000000 	.word	0x00000000

08005478 <STM32446GpioCafr>:

void STM32446GpioCafr( unsigned int data, unsigned int pin )
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b086      	sub	sp, #24
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8005482:	2304      	movs	r3, #4
 8005484:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8005486:	2320      	movs	r3, #32
 8005488:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 800548a:	6978      	ldr	r0, [r7, #20]
 800548c:	f7fb f85a 	bl	8000544 <__aeabi_ui2d>
 8005490:	4602      	mov	r2, r0
 8005492:	460b      	mov	r3, r1
 8005494:	ec43 2b11 	vmov	d1, r2, r3
 8005498:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8005560 <STM32446GpioCafr+0xe8>
 800549c:	f006 fd1a 	bl	800bed4 <pow>
 80054a0:	ec51 0b10 	vmov	r0, r1, d0
 80054a4:	f04f 0200 	mov.w	r2, #0
 80054a8:	4b2f      	ldr	r3, [pc, #188]	; (8005568 <STM32446GpioCafr+0xf0>)
 80054aa:	f7fa ff0d 	bl	80002c8 <__aeabi_dsub>
 80054ae:	4602      	mov	r2, r0
 80054b0:	460b      	mov	r3, r1
 80054b2:	4610      	mov	r0, r2
 80054b4:	4619      	mov	r1, r3
 80054b6:	f7fb fb97 	bl	8000be8 <__aeabi_d2uiz>
 80054ba:	4603      	mov	r3, r0
 80054bc:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	fb03 f202 	mul.w	r2, r3, r2
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054cc:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	4013      	ands	r3, r2
 80054d4:	607b      	str	r3, [r7, #4]
	if(index < 2){
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d83d      	bhi.n	8005558 <STM32446GpioCafr+0xe0>
		ret.gpioc.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 80054dc:	4b23      	ldr	r3, [pc, #140]	; (800556c <STM32446GpioCafr+0xf4>)
 80054de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054e0:	68ba      	ldr	r2, [r7, #8]
 80054e2:	3208      	adds	r2, #8
 80054e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	697a      	ldr	r2, [r7, #20]
 80054ec:	fb03 f202 	mul.w	r2, r3, r2
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	6938      	ldr	r0, [r7, #16]
 80054f4:	fb00 f303 	mul.w	r3, r0, r3
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005500:	43da      	mvns	r2, r3
 8005502:	4b1a      	ldr	r3, [pc, #104]	; (800556c <STM32446GpioCafr+0xf4>)
 8005504:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005506:	4011      	ands	r1, r2
 8005508:	68ba      	ldr	r2, [r7, #8]
 800550a:	3208      	adds	r2, #8
 800550c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8005510:	4b16      	ldr	r3, [pc, #88]	; (800556c <STM32446GpioCafr+0xf4>)
 8005512:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005514:	68ba      	ldr	r2, [r7, #8]
 8005516:	3208      	adds	r2, #8
 8005518:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	697a      	ldr	r2, [r7, #20]
 8005520:	fb03 f202 	mul.w	r2, r3, r2
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	6938      	ldr	r0, [r7, #16]
 8005528:	fb00 f303 	mul.w	r3, r0, r3
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	409a      	lsls	r2, r3
 8005532:	4b0e      	ldr	r3, [pc, #56]	; (800556c <STM32446GpioCafr+0xf4>)
 8005534:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005536:	4311      	orrs	r1, r2
 8005538:	68ba      	ldr	r2, [r7, #8]
 800553a:	3208      	adds	r2, #8
 800553c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] &= (unsigned int) sperm;
 8005540:	4b0a      	ldr	r3, [pc, #40]	; (800556c <STM32446GpioCafr+0xf4>)
 8005542:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8005544:	4b09      	ldr	r3, [pc, #36]	; (800556c <STM32446GpioCafr+0xf4>)
 8005546:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005548:	68b9      	ldr	r1, [r7, #8]
 800554a:	3108      	adds	r1, #8
 800554c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005550:	68ba      	ldr	r2, [r7, #8]
 8005552:	3208      	adds	r2, #8
 8005554:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005558:	bf00      	nop
 800555a:	3718      	adds	r7, #24
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}
 8005560:	00000000 	.word	0x00000000
 8005564:	40000000 	.word	0x40000000
 8005568:	3ff00000 	.word	0x3ff00000
 800556c:	20000788 	.word	0x20000788

08005570 <STM32446GpioDmoder>:

// GPIOD
void STM32446GpioDmoder( unsigned int data, unsigned int pin )
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800557a:	2302      	movs	r3, #2
 800557c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f7fa ffe0 	bl	8000544 <__aeabi_ui2d>
 8005584:	4602      	mov	r2, r0
 8005586:	460b      	mov	r3, r1
 8005588:	ec43 2b11 	vmov	d1, r2, r3
 800558c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005618 <STM32446GpioDmoder+0xa8>
 8005590:	f006 fca0 	bl	800bed4 <pow>
 8005594:	ec51 0b10 	vmov	r0, r1, d0
 8005598:	f04f 0200 	mov.w	r2, #0
 800559c:	4b20      	ldr	r3, [pc, #128]	; (8005620 <STM32446GpioDmoder+0xb0>)
 800559e:	f7fa fe93 	bl	80002c8 <__aeabi_dsub>
 80055a2:	4602      	mov	r2, r0
 80055a4:	460b      	mov	r3, r1
 80055a6:	4610      	mov	r0, r2
 80055a8:	4619      	mov	r1, r3
 80055aa:	f7fb fb1d 	bl	8000be8 <__aeabi_d2uiz>
 80055ae:	4603      	mov	r3, r0
 80055b0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80055b2:	687a      	ldr	r2, [r7, #4]
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	4013      	ands	r3, r2
 80055b8:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->MODER &= ~(mask << (pin * blocksize));
 80055ba:	4b1a      	ldr	r3, [pc, #104]	; (8005624 <STM32446GpioDmoder+0xb4>)
 80055bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055c0:	6819      	ldr	r1, [r3, #0]
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	fb02 f303 	mul.w	r3, r2, r3
 80055ca:	68ba      	ldr	r2, [r7, #8]
 80055cc:	fa02 f303 	lsl.w	r3, r2, r3
 80055d0:	43da      	mvns	r2, r3
 80055d2:	4b14      	ldr	r3, [pc, #80]	; (8005624 <STM32446GpioDmoder+0xb4>)
 80055d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055d8:	400a      	ands	r2, r1
 80055da:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER |= (data << (pin * blocksize));
 80055dc:	4b11      	ldr	r3, [pc, #68]	; (8005624 <STM32446GpioDmoder+0xb4>)
 80055de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055e2:	6819      	ldr	r1, [r3, #0]
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	fb02 f303 	mul.w	r3, r2, r3
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	409a      	lsls	r2, r3
 80055f0:	4b0c      	ldr	r3, [pc, #48]	; (8005624 <STM32446GpioDmoder+0xb4>)
 80055f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055f6:	430a      	orrs	r2, r1
 80055f8:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER &= (unsigned int) sperm;
 80055fa:	4b0a      	ldr	r3, [pc, #40]	; (8005624 <STM32446GpioDmoder+0xb4>)
 80055fc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005600:	4b08      	ldr	r3, [pc, #32]	; (8005624 <STM32446GpioDmoder+0xb4>)
 8005602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005606:	6812      	ldr	r2, [r2, #0]
 8005608:	601a      	str	r2, [r3, #0]
}
 800560a:	bf00      	nop
 800560c:	3710      	adds	r7, #16
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	f3af 8000 	nop.w
 8005618:	00000000 	.word	0x00000000
 800561c:	40000000 	.word	0x40000000
 8005620:	3ff00000 	.word	0x3ff00000
 8005624:	20000788 	.word	0x20000788

08005628 <STM32446GpioDospeedr>:

void STM32446GpioDospeedr( unsigned int data, unsigned int pin )
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005632:	2302      	movs	r3, #2
 8005634:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005636:	68f8      	ldr	r0, [r7, #12]
 8005638:	f7fa ff84 	bl	8000544 <__aeabi_ui2d>
 800563c:	4602      	mov	r2, r0
 800563e:	460b      	mov	r3, r1
 8005640:	ec43 2b11 	vmov	d1, r2, r3
 8005644:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80056d0 <STM32446GpioDospeedr+0xa8>
 8005648:	f006 fc44 	bl	800bed4 <pow>
 800564c:	ec51 0b10 	vmov	r0, r1, d0
 8005650:	f04f 0200 	mov.w	r2, #0
 8005654:	4b20      	ldr	r3, [pc, #128]	; (80056d8 <STM32446GpioDospeedr+0xb0>)
 8005656:	f7fa fe37 	bl	80002c8 <__aeabi_dsub>
 800565a:	4602      	mov	r2, r0
 800565c:	460b      	mov	r3, r1
 800565e:	4610      	mov	r0, r2
 8005660:	4619      	mov	r1, r3
 8005662:	f7fb fac1 	bl	8000be8 <__aeabi_d2uiz>
 8005666:	4603      	mov	r3, r0
 8005668:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	4013      	ands	r3, r2
 8005670:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8005672:	4b1a      	ldr	r3, [pc, #104]	; (80056dc <STM32446GpioDospeedr+0xb4>)
 8005674:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005678:	6899      	ldr	r1, [r3, #8]
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	fb02 f303 	mul.w	r3, r2, r3
 8005682:	68ba      	ldr	r2, [r7, #8]
 8005684:	fa02 f303 	lsl.w	r3, r2, r3
 8005688:	43da      	mvns	r2, r3
 800568a:	4b14      	ldr	r3, [pc, #80]	; (80056dc <STM32446GpioDospeedr+0xb4>)
 800568c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005690:	400a      	ands	r2, r1
 8005692:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR |= (data << (pin * blocksize));
 8005694:	4b11      	ldr	r3, [pc, #68]	; (80056dc <STM32446GpioDospeedr+0xb4>)
 8005696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800569a:	6899      	ldr	r1, [r3, #8]
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	68fa      	ldr	r2, [r7, #12]
 80056a0:	fb02 f303 	mul.w	r3, r2, r3
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	409a      	lsls	r2, r3
 80056a8:	4b0c      	ldr	r3, [pc, #48]	; (80056dc <STM32446GpioDospeedr+0xb4>)
 80056aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056ae:	430a      	orrs	r2, r1
 80056b0:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR &= (unsigned int) sperm;
 80056b2:	4b0a      	ldr	r3, [pc, #40]	; (80056dc <STM32446GpioDospeedr+0xb4>)
 80056b4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80056b8:	4b08      	ldr	r3, [pc, #32]	; (80056dc <STM32446GpioDospeedr+0xb4>)
 80056ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056be:	6892      	ldr	r2, [r2, #8]
 80056c0:	609a      	str	r2, [r3, #8]
}
 80056c2:	bf00      	nop
 80056c4:	3710      	adds	r7, #16
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop
 80056cc:	f3af 8000 	nop.w
 80056d0:	00000000 	.word	0x00000000
 80056d4:	40000000 	.word	0x40000000
 80056d8:	3ff00000 	.word	0x3ff00000
 80056dc:	20000788 	.word	0x20000788

080056e0 <STM32446GpioDpupdr>:

void STM32446GpioDpupdr( unsigned int data, unsigned int pin )
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b084      	sub	sp, #16
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80056ea:	2302      	movs	r3, #2
 80056ec:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80056ee:	68f8      	ldr	r0, [r7, #12]
 80056f0:	f7fa ff28 	bl	8000544 <__aeabi_ui2d>
 80056f4:	4602      	mov	r2, r0
 80056f6:	460b      	mov	r3, r1
 80056f8:	ec43 2b11 	vmov	d1, r2, r3
 80056fc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005788 <STM32446GpioDpupdr+0xa8>
 8005700:	f006 fbe8 	bl	800bed4 <pow>
 8005704:	ec51 0b10 	vmov	r0, r1, d0
 8005708:	f04f 0200 	mov.w	r2, #0
 800570c:	4b20      	ldr	r3, [pc, #128]	; (8005790 <STM32446GpioDpupdr+0xb0>)
 800570e:	f7fa fddb 	bl	80002c8 <__aeabi_dsub>
 8005712:	4602      	mov	r2, r0
 8005714:	460b      	mov	r3, r1
 8005716:	4610      	mov	r0, r2
 8005718:	4619      	mov	r1, r3
 800571a:	f7fb fa65 	bl	8000be8 <__aeabi_d2uiz>
 800571e:	4603      	mov	r3, r0
 8005720:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	4013      	ands	r3, r2
 8005728:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->PUPDR &= ~(mask << (pin * blocksize));
 800572a:	4b1a      	ldr	r3, [pc, #104]	; (8005794 <STM32446GpioDpupdr+0xb4>)
 800572c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005730:	68d9      	ldr	r1, [r3, #12]
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	fb02 f303 	mul.w	r3, r2, r3
 800573a:	68ba      	ldr	r2, [r7, #8]
 800573c:	fa02 f303 	lsl.w	r3, r2, r3
 8005740:	43da      	mvns	r2, r3
 8005742:	4b14      	ldr	r3, [pc, #80]	; (8005794 <STM32446GpioDpupdr+0xb4>)
 8005744:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005748:	400a      	ands	r2, r1
 800574a:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR |= (data << (pin * blocksize));
 800574c:	4b11      	ldr	r3, [pc, #68]	; (8005794 <STM32446GpioDpupdr+0xb4>)
 800574e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005752:	68d9      	ldr	r1, [r3, #12]
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	68fa      	ldr	r2, [r7, #12]
 8005758:	fb02 f303 	mul.w	r3, r2, r3
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	409a      	lsls	r2, r3
 8005760:	4b0c      	ldr	r3, [pc, #48]	; (8005794 <STM32446GpioDpupdr+0xb4>)
 8005762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005766:	430a      	orrs	r2, r1
 8005768:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR &= (unsigned int) sperm;
 800576a:	4b0a      	ldr	r3, [pc, #40]	; (8005794 <STM32446GpioDpupdr+0xb4>)
 800576c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005770:	4b08      	ldr	r3, [pc, #32]	; (8005794 <STM32446GpioDpupdr+0xb4>)
 8005772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005776:	68d2      	ldr	r2, [r2, #12]
 8005778:	60da      	str	r2, [r3, #12]
}
 800577a:	bf00      	nop
 800577c:	3710      	adds	r7, #16
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	f3af 8000 	nop.w
 8005788:	00000000 	.word	0x00000000
 800578c:	40000000 	.word	0x40000000
 8005790:	3ff00000 	.word	0x3ff00000
 8005794:	20000788 	.word	0x20000788

08005798 <STM32446GpioDreset>:

void STM32446GpioDreset( unsigned int data )
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)(data << 16);
 80057a0:	4b05      	ldr	r3, [pc, #20]	; (80057b8 <STM32446GpioDreset+0x20>)
 80057a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057a6:	687a      	ldr	r2, [r7, #4]
 80057a8:	0412      	lsls	r2, r2, #16
 80057aa:	619a      	str	r2, [r3, #24]
}
 80057ac:	bf00      	nop
 80057ae:	370c      	adds	r7, #12
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr
 80057b8:	20000788 	.word	0x20000788

080057bc <STM32446GpioDset>:

void STM32446GpioDset( unsigned int data )
{
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)( data );
 80057c4:	4b05      	ldr	r3, [pc, #20]	; (80057dc <STM32446GpioDset+0x20>)
 80057c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	619a      	str	r2, [r3, #24]
}
 80057ce:	bf00      	nop
 80057d0:	370c      	adds	r7, #12
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	20000788 	.word	0x20000788

080057e0 <STM32446GpioDafr>:

void STM32446GpioDafr( unsigned int data, unsigned int pin )
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b086      	sub	sp, #24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 80057ea:	2304      	movs	r3, #4
 80057ec:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 80057ee:	2320      	movs	r3, #32
 80057f0:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 80057f2:	6978      	ldr	r0, [r7, #20]
 80057f4:	f7fa fea6 	bl	8000544 <__aeabi_ui2d>
 80057f8:	4602      	mov	r2, r0
 80057fa:	460b      	mov	r3, r1
 80057fc:	ec43 2b11 	vmov	d1, r2, r3
 8005800:	ed9f 0b35 	vldr	d0, [pc, #212]	; 80058d8 <STM32446GpioDafr+0xf8>
 8005804:	f006 fb66 	bl	800bed4 <pow>
 8005808:	ec51 0b10 	vmov	r0, r1, d0
 800580c:	f04f 0200 	mov.w	r2, #0
 8005810:	4b33      	ldr	r3, [pc, #204]	; (80058e0 <STM32446GpioDafr+0x100>)
 8005812:	f7fa fd59 	bl	80002c8 <__aeabi_dsub>
 8005816:	4602      	mov	r2, r0
 8005818:	460b      	mov	r3, r1
 800581a:	4610      	mov	r0, r2
 800581c:	4619      	mov	r1, r3
 800581e:	f7fb f9e3 	bl	8000be8 <__aeabi_d2uiz>
 8005822:	4603      	mov	r3, r0
 8005824:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	fb03 f202 	mul.w	r2, r3, r2
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	fbb2 f3f3 	udiv	r3, r2, r3
 8005834:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	4013      	ands	r3, r2
 800583c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	2b01      	cmp	r3, #1
 8005842:	d843      	bhi.n	80058cc <STM32446GpioDafr+0xec>
		ret.gpiod.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005844:	4b27      	ldr	r3, [pc, #156]	; (80058e4 <STM32446GpioDafr+0x104>)
 8005846:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800584a:	68ba      	ldr	r2, [r7, #8]
 800584c:	3208      	adds	r2, #8
 800584e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	697a      	ldr	r2, [r7, #20]
 8005856:	fb03 f202 	mul.w	r2, r3, r2
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	6938      	ldr	r0, [r7, #16]
 800585e:	fb00 f303 	mul.w	r3, r0, r3
 8005862:	1ad3      	subs	r3, r2, r3
 8005864:	68fa      	ldr	r2, [r7, #12]
 8005866:	fa02 f303 	lsl.w	r3, r2, r3
 800586a:	43da      	mvns	r2, r3
 800586c:	4b1d      	ldr	r3, [pc, #116]	; (80058e4 <STM32446GpioDafr+0x104>)
 800586e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005872:	4011      	ands	r1, r2
 8005874:	68ba      	ldr	r2, [r7, #8]
 8005876:	3208      	adds	r2, #8
 8005878:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 800587c:	4b19      	ldr	r3, [pc, #100]	; (80058e4 <STM32446GpioDafr+0x104>)
 800587e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005882:	68ba      	ldr	r2, [r7, #8]
 8005884:	3208      	adds	r2, #8
 8005886:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	697a      	ldr	r2, [r7, #20]
 800588e:	fb03 f202 	mul.w	r2, r3, r2
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	6938      	ldr	r0, [r7, #16]
 8005896:	fb00 f303 	mul.w	r3, r0, r3
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	409a      	lsls	r2, r3
 80058a0:	4b10      	ldr	r3, [pc, #64]	; (80058e4 <STM32446GpioDafr+0x104>)
 80058a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058a6:	4311      	orrs	r1, r2
 80058a8:	68ba      	ldr	r2, [r7, #8]
 80058aa:	3208      	adds	r2, #8
 80058ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] &= (unsigned int) sperm;
 80058b0:	4b0c      	ldr	r3, [pc, #48]	; (80058e4 <STM32446GpioDafr+0x104>)
 80058b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80058b6:	4b0b      	ldr	r3, [pc, #44]	; (80058e4 <STM32446GpioDafr+0x104>)
 80058b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058bc:	68b9      	ldr	r1, [r7, #8]
 80058be:	3108      	adds	r1, #8
 80058c0:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80058c4:	68ba      	ldr	r2, [r7, #8]
 80058c6:	3208      	adds	r2, #8
 80058c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80058cc:	bf00      	nop
 80058ce:	3718      	adds	r7, #24
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	f3af 8000 	nop.w
 80058d8:	00000000 	.word	0x00000000
 80058dc:	40000000 	.word	0x40000000
 80058e0:	3ff00000 	.word	0x3ff00000
 80058e4:	20000788 	.word	0x20000788

080058e8 <STM32446GpioEmoder>:

// GPIOE
void STM32446GpioEmoder( unsigned int data, unsigned int pin )
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b084      	sub	sp, #16
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80058f2:	2302      	movs	r3, #2
 80058f4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80058f6:	68f8      	ldr	r0, [r7, #12]
 80058f8:	f7fa fe24 	bl	8000544 <__aeabi_ui2d>
 80058fc:	4602      	mov	r2, r0
 80058fe:	460b      	mov	r3, r1
 8005900:	ec43 2b11 	vmov	d1, r2, r3
 8005904:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005990 <STM32446GpioEmoder+0xa8>
 8005908:	f006 fae4 	bl	800bed4 <pow>
 800590c:	ec51 0b10 	vmov	r0, r1, d0
 8005910:	f04f 0200 	mov.w	r2, #0
 8005914:	4b20      	ldr	r3, [pc, #128]	; (8005998 <STM32446GpioEmoder+0xb0>)
 8005916:	f7fa fcd7 	bl	80002c8 <__aeabi_dsub>
 800591a:	4602      	mov	r2, r0
 800591c:	460b      	mov	r3, r1
 800591e:	4610      	mov	r0, r2
 8005920:	4619      	mov	r1, r3
 8005922:	f7fb f961 	bl	8000be8 <__aeabi_d2uiz>
 8005926:	4603      	mov	r3, r0
 8005928:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	4013      	ands	r3, r2
 8005930:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->MODER &= ~(mask << (pin * blocksize));
 8005932:	4b1a      	ldr	r3, [pc, #104]	; (800599c <STM32446GpioEmoder+0xb4>)
 8005934:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005938:	6819      	ldr	r1, [r3, #0]
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	68fa      	ldr	r2, [r7, #12]
 800593e:	fb02 f303 	mul.w	r3, r2, r3
 8005942:	68ba      	ldr	r2, [r7, #8]
 8005944:	fa02 f303 	lsl.w	r3, r2, r3
 8005948:	43da      	mvns	r2, r3
 800594a:	4b14      	ldr	r3, [pc, #80]	; (800599c <STM32446GpioEmoder+0xb4>)
 800594c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005950:	400a      	ands	r2, r1
 8005952:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER |= (data << (pin * blocksize));
 8005954:	4b11      	ldr	r3, [pc, #68]	; (800599c <STM32446GpioEmoder+0xb4>)
 8005956:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800595a:	6819      	ldr	r1, [r3, #0]
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	fb02 f303 	mul.w	r3, r2, r3
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	409a      	lsls	r2, r3
 8005968:	4b0c      	ldr	r3, [pc, #48]	; (800599c <STM32446GpioEmoder+0xb4>)
 800596a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800596e:	430a      	orrs	r2, r1
 8005970:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER &= (unsigned int) sperm;
 8005972:	4b0a      	ldr	r3, [pc, #40]	; (800599c <STM32446GpioEmoder+0xb4>)
 8005974:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8005978:	4b08      	ldr	r3, [pc, #32]	; (800599c <STM32446GpioEmoder+0xb4>)
 800597a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800597e:	6812      	ldr	r2, [r2, #0]
 8005980:	601a      	str	r2, [r3, #0]
}
 8005982:	bf00      	nop
 8005984:	3710      	adds	r7, #16
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	f3af 8000 	nop.w
 8005990:	00000000 	.word	0x00000000
 8005994:	40000000 	.word	0x40000000
 8005998:	3ff00000 	.word	0x3ff00000
 800599c:	20000788 	.word	0x20000788

080059a0 <STM32446GpioEospeedr>:

void STM32446GpioEospeedr( unsigned int data, unsigned int pin )
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b084      	sub	sp, #16
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80059aa:	2302      	movs	r3, #2
 80059ac:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f7fa fdc8 	bl	8000544 <__aeabi_ui2d>
 80059b4:	4602      	mov	r2, r0
 80059b6:	460b      	mov	r3, r1
 80059b8:	ec43 2b11 	vmov	d1, r2, r3
 80059bc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005a48 <STM32446GpioEospeedr+0xa8>
 80059c0:	f006 fa88 	bl	800bed4 <pow>
 80059c4:	ec51 0b10 	vmov	r0, r1, d0
 80059c8:	f04f 0200 	mov.w	r2, #0
 80059cc:	4b20      	ldr	r3, [pc, #128]	; (8005a50 <STM32446GpioEospeedr+0xb0>)
 80059ce:	f7fa fc7b 	bl	80002c8 <__aeabi_dsub>
 80059d2:	4602      	mov	r2, r0
 80059d4:	460b      	mov	r3, r1
 80059d6:	4610      	mov	r0, r2
 80059d8:	4619      	mov	r1, r3
 80059da:	f7fb f905 	bl	8000be8 <__aeabi_d2uiz>
 80059de:	4603      	mov	r3, r0
 80059e0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80059e2:	687a      	ldr	r2, [r7, #4]
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	4013      	ands	r3, r2
 80059e8:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 80059ea:	4b1a      	ldr	r3, [pc, #104]	; (8005a54 <STM32446GpioEospeedr+0xb4>)
 80059ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80059f0:	6899      	ldr	r1, [r3, #8]
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	68fa      	ldr	r2, [r7, #12]
 80059f6:	fb02 f303 	mul.w	r3, r2, r3
 80059fa:	68ba      	ldr	r2, [r7, #8]
 80059fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005a00:	43da      	mvns	r2, r3
 8005a02:	4b14      	ldr	r3, [pc, #80]	; (8005a54 <STM32446GpioEospeedr+0xb4>)
 8005a04:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005a08:	400a      	ands	r2, r1
 8005a0a:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR |= (data << (pin * blocksize));
 8005a0c:	4b11      	ldr	r3, [pc, #68]	; (8005a54 <STM32446GpioEospeedr+0xb4>)
 8005a0e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005a12:	6899      	ldr	r1, [r3, #8]
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	fb02 f303 	mul.w	r3, r2, r3
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	409a      	lsls	r2, r3
 8005a20:	4b0c      	ldr	r3, [pc, #48]	; (8005a54 <STM32446GpioEospeedr+0xb4>)
 8005a22:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005a26:	430a      	orrs	r2, r1
 8005a28:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR &= (unsigned int) sperm;
 8005a2a:	4b0a      	ldr	r3, [pc, #40]	; (8005a54 <STM32446GpioEospeedr+0xb4>)
 8005a2c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8005a30:	4b08      	ldr	r3, [pc, #32]	; (8005a54 <STM32446GpioEospeedr+0xb4>)
 8005a32:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005a36:	6892      	ldr	r2, [r2, #8]
 8005a38:	609a      	str	r2, [r3, #8]
}
 8005a3a:	bf00      	nop
 8005a3c:	3710      	adds	r7, #16
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	f3af 8000 	nop.w
 8005a48:	00000000 	.word	0x00000000
 8005a4c:	40000000 	.word	0x40000000
 8005a50:	3ff00000 	.word	0x3ff00000
 8005a54:	20000788 	.word	0x20000788

08005a58 <STM32446GpioEpupdr>:

void STM32446GpioEpupdr( unsigned int data, unsigned int pin )
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005a62:	2302      	movs	r3, #2
 8005a64:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f7fa fd6c 	bl	8000544 <__aeabi_ui2d>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	460b      	mov	r3, r1
 8005a70:	ec43 2b11 	vmov	d1, r2, r3
 8005a74:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005b00 <STM32446GpioEpupdr+0xa8>
 8005a78:	f006 fa2c 	bl	800bed4 <pow>
 8005a7c:	ec51 0b10 	vmov	r0, r1, d0
 8005a80:	f04f 0200 	mov.w	r2, #0
 8005a84:	4b20      	ldr	r3, [pc, #128]	; (8005b08 <STM32446GpioEpupdr+0xb0>)
 8005a86:	f7fa fc1f 	bl	80002c8 <__aeabi_dsub>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	460b      	mov	r3, r1
 8005a8e:	4610      	mov	r0, r2
 8005a90:	4619      	mov	r1, r3
 8005a92:	f7fb f8a9 	bl	8000be8 <__aeabi_d2uiz>
 8005a96:	4603      	mov	r3, r0
 8005a98:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->PUPDR &= ~(mask << (pin * blocksize));
 8005aa2:	4b1a      	ldr	r3, [pc, #104]	; (8005b0c <STM32446GpioEpupdr+0xb4>)
 8005aa4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005aa8:	68d9      	ldr	r1, [r3, #12]
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	68fa      	ldr	r2, [r7, #12]
 8005aae:	fb02 f303 	mul.w	r3, r2, r3
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab8:	43da      	mvns	r2, r3
 8005aba:	4b14      	ldr	r3, [pc, #80]	; (8005b0c <STM32446GpioEpupdr+0xb4>)
 8005abc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005ac0:	400a      	ands	r2, r1
 8005ac2:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR |= (data << (pin * blocksize));
 8005ac4:	4b11      	ldr	r3, [pc, #68]	; (8005b0c <STM32446GpioEpupdr+0xb4>)
 8005ac6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005aca:	68d9      	ldr	r1, [r3, #12]
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	fb02 f303 	mul.w	r3, r2, r3
 8005ad4:	687a      	ldr	r2, [r7, #4]
 8005ad6:	409a      	lsls	r2, r3
 8005ad8:	4b0c      	ldr	r3, [pc, #48]	; (8005b0c <STM32446GpioEpupdr+0xb4>)
 8005ada:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR &= (unsigned int) sperm;
 8005ae2:	4b0a      	ldr	r3, [pc, #40]	; (8005b0c <STM32446GpioEpupdr+0xb4>)
 8005ae4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8005ae8:	4b08      	ldr	r3, [pc, #32]	; (8005b0c <STM32446GpioEpupdr+0xb4>)
 8005aea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005aee:	68d2      	ldr	r2, [r2, #12]
 8005af0:	60da      	str	r2, [r3, #12]
}
 8005af2:	bf00      	nop
 8005af4:	3710      	adds	r7, #16
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	f3af 8000 	nop.w
 8005b00:	00000000 	.word	0x00000000
 8005b04:	40000000 	.word	0x40000000
 8005b08:	3ff00000 	.word	0x3ff00000
 8005b0c:	20000788 	.word	0x20000788

08005b10 <STM32446GpioEreset>:

void STM32446GpioEreset( unsigned int data )
{
 8005b10:	b480      	push	{r7}
 8005b12:	b083      	sub	sp, #12
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)(data << 16);
 8005b18:	4b05      	ldr	r3, [pc, #20]	; (8005b30 <STM32446GpioEreset+0x20>)
 8005b1a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005b1e:	687a      	ldr	r2, [r7, #4]
 8005b20:	0412      	lsls	r2, r2, #16
 8005b22:	619a      	str	r2, [r3, #24]
}
 8005b24:	bf00      	nop
 8005b26:	370c      	adds	r7, #12
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr
 8005b30:	20000788 	.word	0x20000788

08005b34 <STM32446GpioEset>:

void STM32446GpioEset( unsigned int data )
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)( data );
 8005b3c:	4b05      	ldr	r3, [pc, #20]	; (8005b54 <STM32446GpioEset+0x20>)
 8005b3e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	619a      	str	r2, [r3, #24]
}
 8005b46:	bf00      	nop
 8005b48:	370c      	adds	r7, #12
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b50:	4770      	bx	lr
 8005b52:	bf00      	nop
 8005b54:	20000788 	.word	0x20000788

08005b58 <STM32446GpioEafr>:

void STM32446GpioEafr( unsigned int data, unsigned int pin )
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b086      	sub	sp, #24
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8005b62:	2304      	movs	r3, #4
 8005b64:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8005b66:	2320      	movs	r3, #32
 8005b68:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8005b6a:	6978      	ldr	r0, [r7, #20]
 8005b6c:	f7fa fcea 	bl	8000544 <__aeabi_ui2d>
 8005b70:	4602      	mov	r2, r0
 8005b72:	460b      	mov	r3, r1
 8005b74:	ec43 2b11 	vmov	d1, r2, r3
 8005b78:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8005c50 <STM32446GpioEafr+0xf8>
 8005b7c:	f006 f9aa 	bl	800bed4 <pow>
 8005b80:	ec51 0b10 	vmov	r0, r1, d0
 8005b84:	f04f 0200 	mov.w	r2, #0
 8005b88:	4b33      	ldr	r3, [pc, #204]	; (8005c58 <STM32446GpioEafr+0x100>)
 8005b8a:	f7fa fb9d 	bl	80002c8 <__aeabi_dsub>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	460b      	mov	r3, r1
 8005b92:	4610      	mov	r0, r2
 8005b94:	4619      	mov	r1, r3
 8005b96:	f7fb f827 	bl	8000be8 <__aeabi_d2uiz>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	697a      	ldr	r2, [r7, #20]
 8005ba2:	fb03 f202 	mul.w	r2, r3, r2
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bac:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d843      	bhi.n	8005c44 <STM32446GpioEafr+0xec>
		ret.gpioe.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005bbc:	4b27      	ldr	r3, [pc, #156]	; (8005c5c <STM32446GpioEafr+0x104>)
 8005bbe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005bc2:	68ba      	ldr	r2, [r7, #8]
 8005bc4:	3208      	adds	r2, #8
 8005bc6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	697a      	ldr	r2, [r7, #20]
 8005bce:	fb03 f202 	mul.w	r2, r3, r2
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	6938      	ldr	r0, [r7, #16]
 8005bd6:	fb00 f303 	mul.w	r3, r0, r3
 8005bda:	1ad3      	subs	r3, r2, r3
 8005bdc:	68fa      	ldr	r2, [r7, #12]
 8005bde:	fa02 f303 	lsl.w	r3, r2, r3
 8005be2:	43da      	mvns	r2, r3
 8005be4:	4b1d      	ldr	r3, [pc, #116]	; (8005c5c <STM32446GpioEafr+0x104>)
 8005be6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005bea:	4011      	ands	r1, r2
 8005bec:	68ba      	ldr	r2, [r7, #8]
 8005bee:	3208      	adds	r2, #8
 8005bf0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8005bf4:	4b19      	ldr	r3, [pc, #100]	; (8005c5c <STM32446GpioEafr+0x104>)
 8005bf6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005bfa:	68ba      	ldr	r2, [r7, #8]
 8005bfc:	3208      	adds	r2, #8
 8005bfe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	fb03 f202 	mul.w	r2, r3, r2
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	6938      	ldr	r0, [r7, #16]
 8005c0e:	fb00 f303 	mul.w	r3, r0, r3
 8005c12:	1ad3      	subs	r3, r2, r3
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	409a      	lsls	r2, r3
 8005c18:	4b10      	ldr	r3, [pc, #64]	; (8005c5c <STM32446GpioEafr+0x104>)
 8005c1a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005c1e:	4311      	orrs	r1, r2
 8005c20:	68ba      	ldr	r2, [r7, #8]
 8005c22:	3208      	adds	r2, #8
 8005c24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] &= (unsigned int) sperm;
 8005c28:	4b0c      	ldr	r3, [pc, #48]	; (8005c5c <STM32446GpioEafr+0x104>)
 8005c2a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8005c2e:	4b0b      	ldr	r3, [pc, #44]	; (8005c5c <STM32446GpioEafr+0x104>)
 8005c30:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005c34:	68b9      	ldr	r1, [r7, #8]
 8005c36:	3108      	adds	r1, #8
 8005c38:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005c3c:	68ba      	ldr	r2, [r7, #8]
 8005c3e:	3208      	adds	r2, #8
 8005c40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005c44:	bf00      	nop
 8005c46:	3718      	adds	r7, #24
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}
 8005c4c:	f3af 8000 	nop.w
 8005c50:	00000000 	.word	0x00000000
 8005c54:	40000000 	.word	0x40000000
 8005c58:	3ff00000 	.word	0x3ff00000
 8005c5c:	20000788 	.word	0x20000788

08005c60 <STM32446GpioHmoder>:

// GPIOH
void STM32446GpioHmoder( unsigned int data, unsigned int pin )
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005c6a:	2302      	movs	r3, #2
 8005c6c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005c6e:	68f8      	ldr	r0, [r7, #12]
 8005c70:	f7fa fc68 	bl	8000544 <__aeabi_ui2d>
 8005c74:	4602      	mov	r2, r0
 8005c76:	460b      	mov	r3, r1
 8005c78:	ec43 2b11 	vmov	d1, r2, r3
 8005c7c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005d08 <STM32446GpioHmoder+0xa8>
 8005c80:	f006 f928 	bl	800bed4 <pow>
 8005c84:	ec51 0b10 	vmov	r0, r1, d0
 8005c88:	f04f 0200 	mov.w	r2, #0
 8005c8c:	4b20      	ldr	r3, [pc, #128]	; (8005d10 <STM32446GpioHmoder+0xb0>)
 8005c8e:	f7fa fb1b 	bl	80002c8 <__aeabi_dsub>
 8005c92:	4602      	mov	r2, r0
 8005c94:	460b      	mov	r3, r1
 8005c96:	4610      	mov	r0, r2
 8005c98:	4619      	mov	r1, r3
 8005c9a:	f7fa ffa5 	bl	8000be8 <__aeabi_d2uiz>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->MODER &= ~(mask << (pin * blocksize));
 8005caa:	4b1a      	ldr	r3, [pc, #104]	; (8005d14 <STM32446GpioHmoder+0xb4>)
 8005cac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005cb0:	6819      	ldr	r1, [r3, #0]
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	fb02 f303 	mul.w	r3, r2, r3
 8005cba:	68ba      	ldr	r2, [r7, #8]
 8005cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc0:	43da      	mvns	r2, r3
 8005cc2:	4b14      	ldr	r3, [pc, #80]	; (8005d14 <STM32446GpioHmoder+0xb4>)
 8005cc4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005cc8:	400a      	ands	r2, r1
 8005cca:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER |= (data << (pin * blocksize));
 8005ccc:	4b11      	ldr	r3, [pc, #68]	; (8005d14 <STM32446GpioHmoder+0xb4>)
 8005cce:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005cd2:	6819      	ldr	r1, [r3, #0]
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	fb02 f303 	mul.w	r3, r2, r3
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	409a      	lsls	r2, r3
 8005ce0:	4b0c      	ldr	r3, [pc, #48]	; (8005d14 <STM32446GpioHmoder+0xb4>)
 8005ce2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER &= (unsigned int) sperm;
 8005cea:	4b0a      	ldr	r3, [pc, #40]	; (8005d14 <STM32446GpioHmoder+0xb4>)
 8005cec:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005cf0:	4b08      	ldr	r3, [pc, #32]	; (8005d14 <STM32446GpioHmoder+0xb4>)
 8005cf2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005cf6:	6812      	ldr	r2, [r2, #0]
 8005cf8:	601a      	str	r2, [r3, #0]
}
 8005cfa:	bf00      	nop
 8005cfc:	3710      	adds	r7, #16
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	f3af 8000 	nop.w
 8005d08:	00000000 	.word	0x00000000
 8005d0c:	40000000 	.word	0x40000000
 8005d10:	3ff00000 	.word	0x3ff00000
 8005d14:	20000788 	.word	0x20000788

08005d18 <STM32446GpioHospeedr>:

void STM32446GpioHospeedr( unsigned int data, unsigned int pin )
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b084      	sub	sp, #16
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005d22:	2302      	movs	r3, #2
 8005d24:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005d26:	68f8      	ldr	r0, [r7, #12]
 8005d28:	f7fa fc0c 	bl	8000544 <__aeabi_ui2d>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	460b      	mov	r3, r1
 8005d30:	ec43 2b11 	vmov	d1, r2, r3
 8005d34:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005dc0 <STM32446GpioHospeedr+0xa8>
 8005d38:	f006 f8cc 	bl	800bed4 <pow>
 8005d3c:	ec51 0b10 	vmov	r0, r1, d0
 8005d40:	f04f 0200 	mov.w	r2, #0
 8005d44:	4b20      	ldr	r3, [pc, #128]	; (8005dc8 <STM32446GpioHospeedr+0xb0>)
 8005d46:	f7fa fabf 	bl	80002c8 <__aeabi_dsub>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	4610      	mov	r0, r2
 8005d50:	4619      	mov	r1, r3
 8005d52:	f7fa ff49 	bl	8000be8 <__aeabi_d2uiz>
 8005d56:	4603      	mov	r3, r0
 8005d58:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	4013      	ands	r3, r2
 8005d60:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8005d62:	4b1a      	ldr	r3, [pc, #104]	; (8005dcc <STM32446GpioHospeedr+0xb4>)
 8005d64:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005d68:	6899      	ldr	r1, [r3, #8]
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	68fa      	ldr	r2, [r7, #12]
 8005d6e:	fb02 f303 	mul.w	r3, r2, r3
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	fa02 f303 	lsl.w	r3, r2, r3
 8005d78:	43da      	mvns	r2, r3
 8005d7a:	4b14      	ldr	r3, [pc, #80]	; (8005dcc <STM32446GpioHospeedr+0xb4>)
 8005d7c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005d80:	400a      	ands	r2, r1
 8005d82:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR |= (data << (pin * blocksize));
 8005d84:	4b11      	ldr	r3, [pc, #68]	; (8005dcc <STM32446GpioHospeedr+0xb4>)
 8005d86:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005d8a:	6899      	ldr	r1, [r3, #8]
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	fb02 f303 	mul.w	r3, r2, r3
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	409a      	lsls	r2, r3
 8005d98:	4b0c      	ldr	r3, [pc, #48]	; (8005dcc <STM32446GpioHospeedr+0xb4>)
 8005d9a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR &= (unsigned int) sperm;
 8005da2:	4b0a      	ldr	r3, [pc, #40]	; (8005dcc <STM32446GpioHospeedr+0xb4>)
 8005da4:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005da8:	4b08      	ldr	r3, [pc, #32]	; (8005dcc <STM32446GpioHospeedr+0xb4>)
 8005daa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005dae:	6892      	ldr	r2, [r2, #8]
 8005db0:	609a      	str	r2, [r3, #8]
}
 8005db2:	bf00      	nop
 8005db4:	3710      	adds	r7, #16
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop
 8005dbc:	f3af 8000 	nop.w
 8005dc0:	00000000 	.word	0x00000000
 8005dc4:	40000000 	.word	0x40000000
 8005dc8:	3ff00000 	.word	0x3ff00000
 8005dcc:	20000788 	.word	0x20000788

08005dd0 <STM32446GpioHpupdr>:

void STM32446GpioHpupdr( unsigned int data, unsigned int pin )
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005dda:	2302      	movs	r3, #2
 8005ddc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005dde:	68f8      	ldr	r0, [r7, #12]
 8005de0:	f7fa fbb0 	bl	8000544 <__aeabi_ui2d>
 8005de4:	4602      	mov	r2, r0
 8005de6:	460b      	mov	r3, r1
 8005de8:	ec43 2b11 	vmov	d1, r2, r3
 8005dec:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005e78 <STM32446GpioHpupdr+0xa8>
 8005df0:	f006 f870 	bl	800bed4 <pow>
 8005df4:	ec51 0b10 	vmov	r0, r1, d0
 8005df8:	f04f 0200 	mov.w	r2, #0
 8005dfc:	4b20      	ldr	r3, [pc, #128]	; (8005e80 <STM32446GpioHpupdr+0xb0>)
 8005dfe:	f7fa fa63 	bl	80002c8 <__aeabi_dsub>
 8005e02:	4602      	mov	r2, r0
 8005e04:	460b      	mov	r3, r1
 8005e06:	4610      	mov	r0, r2
 8005e08:	4619      	mov	r1, r3
 8005e0a:	f7fa feed 	bl	8000be8 <__aeabi_d2uiz>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	4013      	ands	r3, r2
 8005e18:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->PUPDR &= ~(mask << (pin * blocksize));
 8005e1a:	4b1a      	ldr	r3, [pc, #104]	; (8005e84 <STM32446GpioHpupdr+0xb4>)
 8005e1c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005e20:	68d9      	ldr	r1, [r3, #12]
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	fb02 f303 	mul.w	r3, r2, r3
 8005e2a:	68ba      	ldr	r2, [r7, #8]
 8005e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e30:	43da      	mvns	r2, r3
 8005e32:	4b14      	ldr	r3, [pc, #80]	; (8005e84 <STM32446GpioHpupdr+0xb4>)
 8005e34:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005e38:	400a      	ands	r2, r1
 8005e3a:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR |= (data << (pin * blocksize));
 8005e3c:	4b11      	ldr	r3, [pc, #68]	; (8005e84 <STM32446GpioHpupdr+0xb4>)
 8005e3e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005e42:	68d9      	ldr	r1, [r3, #12]
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	fb02 f303 	mul.w	r3, r2, r3
 8005e4c:	687a      	ldr	r2, [r7, #4]
 8005e4e:	409a      	lsls	r2, r3
 8005e50:	4b0c      	ldr	r3, [pc, #48]	; (8005e84 <STM32446GpioHpupdr+0xb4>)
 8005e52:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005e56:	430a      	orrs	r2, r1
 8005e58:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR &= (unsigned int) sperm;
 8005e5a:	4b0a      	ldr	r3, [pc, #40]	; (8005e84 <STM32446GpioHpupdr+0xb4>)
 8005e5c:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005e60:	4b08      	ldr	r3, [pc, #32]	; (8005e84 <STM32446GpioHpupdr+0xb4>)
 8005e62:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005e66:	68d2      	ldr	r2, [r2, #12]
 8005e68:	60da      	str	r2, [r3, #12]
}
 8005e6a:	bf00      	nop
 8005e6c:	3710      	adds	r7, #16
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	f3af 8000 	nop.w
 8005e78:	00000000 	.word	0x00000000
 8005e7c:	40000000 	.word	0x40000000
 8005e80:	3ff00000 	.word	0x3ff00000
 8005e84:	20000788 	.word	0x20000788

08005e88 <STM32446GpioHreset>:

void STM32446GpioHreset( unsigned int data )
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)(data << 16);
 8005e90:	4b05      	ldr	r3, [pc, #20]	; (8005ea8 <STM32446GpioHreset+0x20>)
 8005e92:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	0412      	lsls	r2, r2, #16
 8005e9a:	619a      	str	r2, [r3, #24]
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr
 8005ea8:	20000788 	.word	0x20000788

08005eac <STM32446GpioHset>:

void STM32446GpioHset( unsigned int data )
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)( data );
 8005eb4:	4b05      	ldr	r3, [pc, #20]	; (8005ecc <STM32446GpioHset+0x20>)
 8005eb6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	619a      	str	r2, [r3, #24]
}
 8005ebe:	bf00      	nop
 8005ec0:	370c      	adds	r7, #12
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr
 8005eca:	bf00      	nop
 8005ecc:	20000788 	.word	0x20000788

08005ed0 <STM32446GpioHafr>:

void STM32446GpioHafr( unsigned int data, unsigned int pin )
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b086      	sub	sp, #24
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8005eda:	2304      	movs	r3, #4
 8005edc:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8005ede:	2320      	movs	r3, #32
 8005ee0:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8005ee2:	6978      	ldr	r0, [r7, #20]
 8005ee4:	f7fa fb2e 	bl	8000544 <__aeabi_ui2d>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	460b      	mov	r3, r1
 8005eec:	ec43 2b11 	vmov	d1, r2, r3
 8005ef0:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8005fc8 <STM32446GpioHafr+0xf8>
 8005ef4:	f005 ffee 	bl	800bed4 <pow>
 8005ef8:	ec51 0b10 	vmov	r0, r1, d0
 8005efc:	f04f 0200 	mov.w	r2, #0
 8005f00:	4b33      	ldr	r3, [pc, #204]	; (8005fd0 <STM32446GpioHafr+0x100>)
 8005f02:	f7fa f9e1 	bl	80002c8 <__aeabi_dsub>
 8005f06:	4602      	mov	r2, r0
 8005f08:	460b      	mov	r3, r1
 8005f0a:	4610      	mov	r0, r2
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	f7fa fe6b 	bl	8000be8 <__aeabi_d2uiz>
 8005f12:	4603      	mov	r3, r0
 8005f14:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	697a      	ldr	r2, [r7, #20]
 8005f1a:	fb03 f202 	mul.w	r2, r3, r2
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f24:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	4013      	ands	r3, r2
 8005f2c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d843      	bhi.n	8005fbc <STM32446GpioHafr+0xec>
		ret.gpioh.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005f34:	4b27      	ldr	r3, [pc, #156]	; (8005fd4 <STM32446GpioHafr+0x104>)
 8005f36:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005f3a:	68ba      	ldr	r2, [r7, #8]
 8005f3c:	3208      	adds	r2, #8
 8005f3e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	697a      	ldr	r2, [r7, #20]
 8005f46:	fb03 f202 	mul.w	r2, r3, r2
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	6938      	ldr	r0, [r7, #16]
 8005f4e:	fb00 f303 	mul.w	r3, r0, r3
 8005f52:	1ad3      	subs	r3, r2, r3
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	fa02 f303 	lsl.w	r3, r2, r3
 8005f5a:	43da      	mvns	r2, r3
 8005f5c:	4b1d      	ldr	r3, [pc, #116]	; (8005fd4 <STM32446GpioHafr+0x104>)
 8005f5e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005f62:	4011      	ands	r1, r2
 8005f64:	68ba      	ldr	r2, [r7, #8]
 8005f66:	3208      	adds	r2, #8
 8005f68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8005f6c:	4b19      	ldr	r3, [pc, #100]	; (8005fd4 <STM32446GpioHafr+0x104>)
 8005f6e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005f72:	68ba      	ldr	r2, [r7, #8]
 8005f74:	3208      	adds	r2, #8
 8005f76:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	fb03 f202 	mul.w	r2, r3, r2
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	6938      	ldr	r0, [r7, #16]
 8005f86:	fb00 f303 	mul.w	r3, r0, r3
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	409a      	lsls	r2, r3
 8005f90:	4b10      	ldr	r3, [pc, #64]	; (8005fd4 <STM32446GpioHafr+0x104>)
 8005f92:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005f96:	4311      	orrs	r1, r2
 8005f98:	68ba      	ldr	r2, [r7, #8]
 8005f9a:	3208      	adds	r2, #8
 8005f9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] &= (unsigned int) sperm;
 8005fa0:	4b0c      	ldr	r3, [pc, #48]	; (8005fd4 <STM32446GpioHafr+0x104>)
 8005fa2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005fa6:	4b0b      	ldr	r3, [pc, #44]	; (8005fd4 <STM32446GpioHafr+0x104>)
 8005fa8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005fac:	68b9      	ldr	r1, [r7, #8]
 8005fae:	3108      	adds	r1, #8
 8005fb0:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005fb4:	68ba      	ldr	r2, [r7, #8]
 8005fb6:	3208      	adds	r2, #8
 8005fb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005fbc:	bf00      	nop
 8005fbe:	3718      	adds	r7, #24
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	f3af 8000 	nop.w
 8005fc8:	00000000 	.word	0x00000000
 8005fcc:	40000000 	.word	0x40000000
 8005fd0:	3ff00000 	.word	0x3ff00000
 8005fd4:	20000788 	.word	0x20000788

08005fd8 <STM32446RtcInic>:

// RTC
uint8_t STM32446RtcInic(uint8_t clock)
{ // slow
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	4603      	mov	r3, r0
 8005fe0:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 255;
 8005fe2:	23ff      	movs	r3, #255	; 0xff
 8005fe4:	73fb      	strb	r3, [r7, #15]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005fe6:	4b32      	ldr	r3, [pc, #200]	; (80060b0 <STM32446RtcInic+0xd8>)
 8005fe8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a31      	ldr	r2, [pc, #196]	; (80060b4 <STM32446RtcInic+0xdc>)
 8005ff0:	6013      	str	r3, [r2, #0]
	STM32446DateDr = ret.rtc.reg->DR;
 8005ff2:	4b2f      	ldr	r3, [pc, #188]	; (80060b0 <STM32446RtcInic+0xd8>)
 8005ff4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	4a2f      	ldr	r2, [pc, #188]	; (80060b8 <STM32446RtcInic+0xe0>)
 8005ffc:	6013      	str	r3, [r2, #0]
	
	status = STM32446RtcAccess(clock);
 8005ffe:	79fb      	ldrb	r3, [r7, #7]
 8006000:	4618      	mov	r0, r3
 8006002:	f001 f8af 	bl	8007164 <STM32446RtcAccess>
 8006006:	4603      	mov	r3, r0
 8006008:	73fb      	strb	r3, [r7, #15]
	//Some help from youtube vids
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 0) | (1 << 1)); // RCC_CFGR sw[2:0] 00 Bits 1:0
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 20) | (1 << 19) | (1 << 18) | (1 << 17) | (1 << 16)); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits 20:16
	//ret.rcc.reg->CFGR |= (uint32_t) (1 << 17); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits
	
	ret.rcc.reg->BDCR |= (1 << 15); // RTCEN: RTC clock enable
 800600a:	4b29      	ldr	r3, [pc, #164]	; (80060b0 <STM32446RtcInic+0xd8>)
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006010:	4b27      	ldr	r3, [pc, #156]	; (80060b0 <STM32446RtcInic+0xd8>)
 8006012:	68db      	ldr	r3, [r3, #12]
 8006014:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006018:	671a      	str	r2, [r3, #112]	; 0x70
	
	//5 - Enter the "key" to unlock write protection
	ret.rtc.reg->WPR |= 0xCA;
 800601a:	4b25      	ldr	r3, [pc, #148]	; (80060b0 <STM32446RtcInic+0xd8>)
 800601c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006020:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006022:	4b23      	ldr	r3, [pc, #140]	; (80060b0 <STM32446RtcInic+0xd8>)
 8006024:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006028:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 800602c:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 800602e:	4b20      	ldr	r3, [pc, #128]	; (80060b0 <STM32446RtcInic+0xd8>)
 8006030:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006034:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006036:	4b1e      	ldr	r3, [pc, #120]	; (80060b0 <STM32446RtcInic+0xd8>)
 8006038:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800603c:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8006040:	625a      	str	r2, [r3, #36]	; 0x24
	//ret.rtc.reg->ISR &= (uint32_t) ~((1 << 3) | (1 << 5) | (1 << 7));

	//6 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8006042:	4b1b      	ldr	r3, [pc, #108]	; (80060b0 <STM32446RtcInic+0xd8>)
 8006044:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006048:	68da      	ldr	r2, [r3, #12]
 800604a:	4b19      	ldr	r3, [pc, #100]	; (80060b0 <STM32446RtcInic+0xd8>)
 800604c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006050:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006054:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8006056:	bf00      	nop
 8006058:	4b15      	ldr	r3, [pc, #84]	; (80060b0 <STM32446RtcInic+0xd8>)
 800605a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006064:	2b00      	cmp	r3, #0
 8006066:	d0f7      	beq.n	8006058 <STM32446RtcInic+0x80>
	status = 6;
 8006068:	2306      	movs	r3, #6
 800606a:	73fb      	strb	r3, [r7, #15]
	
	//9 - Set BYPSHAD bit
	// must read twice
	//ret.rtc.reg->CR |= (1 << 5); // BYPSHAD: Bypass the shadow registers
	// read only once
	ret.rtc.reg->CR &= (uint32_t) ~(1 << 5); // BYPSHAD: Disable Bypass the shadow registers
 800606c:	4b10      	ldr	r3, [pc, #64]	; (80060b0 <STM32446RtcInic+0xd8>)
 800606e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006072:	689a      	ldr	r2, [r3, #8]
 8006074:	4b0e      	ldr	r3, [pc, #56]	; (80060b0 <STM32446RtcInic+0xd8>)
 8006076:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800607a:	f022 0220 	bic.w	r2, r2, #32
 800607e:	609a      	str	r2, [r3, #8]
	
	//10 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8006080:	4b0b      	ldr	r3, [pc, #44]	; (80060b0 <STM32446RtcInic+0xd8>)
 8006082:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006086:	68da      	ldr	r2, [r3, #12]
 8006088:	4b09      	ldr	r3, [pc, #36]	; (80060b0 <STM32446RtcInic+0xd8>)
 800608a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800608e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006092:	60da      	str	r2, [r3, #12]
	
	//11 - Disable access to RTC registers
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8006094:	4b06      	ldr	r3, [pc, #24]	; (80060b0 <STM32446RtcInic+0xd8>)
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	4b05      	ldr	r3, [pc, #20]	; (80060b0 <STM32446RtcInic+0xd8>)
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80060a2:	601a      	str	r2, [r3, #0]

	return status;
 80060a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3710      	adds	r7, #16
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	bf00      	nop
 80060b0:	20000788 	.word	0x20000788
 80060b4:	20000940 	.word	0x20000940
 80060b8:	20000944 	.word	0x20000944

080060bc <STM32446RtcHour>:

void STM32446RtcHour(uint8_t hour)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b084      	sub	sp, #16
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	4603      	mov	r3, r0
 80060c4:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x003F0000;
 80060c6:	f44f 137c 	mov.w	r3, #4128768	; 0x3f0000
 80060ca:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(hour / 10);
 80060cc:	79fb      	ldrb	r3, [r7, #7]
 80060ce:	4a1c      	ldr	r2, [pc, #112]	; (8006140 <STM32446RtcHour+0x84>)
 80060d0:	fba2 2303 	umull	r2, r3, r2, r3
 80060d4:	08db      	lsrs	r3, r3, #3
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	4618      	mov	r0, r3
 80060da:	f000 fe61 	bl	8006da0 <STM32446dec2bcd>
 80060de:	4603      	mov	r3, r0
 80060e0:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(hour % 10);
 80060e2:	79fa      	ldrb	r2, [r7, #7]
 80060e4:	4b16      	ldr	r3, [pc, #88]	; (8006140 <STM32446RtcHour+0x84>)
 80060e6:	fba3 1302 	umull	r1, r3, r3, r2
 80060ea:	08d9      	lsrs	r1, r3, #3
 80060ec:	460b      	mov	r3, r1
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	440b      	add	r3, r1
 80060f2:	005b      	lsls	r3, r3, #1
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	4618      	mov	r0, r3
 80060fa:	f000 fe51 	bl	8006da0 <STM32446dec2bcd>
 80060fe:	4603      	mov	r3, r0
 8006100:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8006102:	4b10      	ldr	r3, [pc, #64]	; (8006144 <STM32446RtcHour+0x88>)
 8006104:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a0f      	ldr	r2, [pc, #60]	; (8006148 <STM32446RtcHour+0x8c>)
 800610c:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear ht and hu 
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	43da      	mvns	r2, r3
 8006112:	4b0d      	ldr	r3, [pc, #52]	; (8006148 <STM32446RtcHour+0x8c>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4013      	ands	r3, r2
 8006118:	4a0b      	ldr	r2, [pc, #44]	; (8006148 <STM32446RtcHour+0x8c>)
 800611a:	6013      	str	r3, [r2, #0]
	// hu, ht
	STM32446TimeTr |= (uint32_t) ((u << 16) | (t << 20));
 800611c:	7abb      	ldrb	r3, [r7, #10]
 800611e:	041a      	lsls	r2, r3, #16
 8006120:	7afb      	ldrb	r3, [r7, #11]
 8006122:	051b      	lsls	r3, r3, #20
 8006124:	4313      	orrs	r3, r2
 8006126:	461a      	mov	r2, r3
 8006128:	4b07      	ldr	r3, [pc, #28]	; (8006148 <STM32446RtcHour+0x8c>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4313      	orrs	r3, r2
 800612e:	4a06      	ldr	r2, [pc, #24]	; (8006148 <STM32446RtcHour+0x8c>)
 8006130:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8006132:	f000 ff73 	bl	800701c <STM32446RtcSetTr>
}
 8006136:	bf00      	nop
 8006138:	3710      	adds	r7, #16
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
 800613e:	bf00      	nop
 8006140:	cccccccd 	.word	0xcccccccd
 8006144:	20000788 	.word	0x20000788
 8006148:	20000940 	.word	0x20000940

0800614c <STM32446RtcMinute>:

void STM32446RtcMinute(uint8_t minute)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b084      	sub	sp, #16
 8006150:	af00      	add	r7, sp, #0
 8006152:	4603      	mov	r3, r0
 8006154:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00007F00;
 8006156:	f44f 43fe 	mov.w	r3, #32512	; 0x7f00
 800615a:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(minute / 10);
 800615c:	79fb      	ldrb	r3, [r7, #7]
 800615e:	4a1c      	ldr	r2, [pc, #112]	; (80061d0 <STM32446RtcMinute+0x84>)
 8006160:	fba2 2303 	umull	r2, r3, r2, r3
 8006164:	08db      	lsrs	r3, r3, #3
 8006166:	b2db      	uxtb	r3, r3
 8006168:	4618      	mov	r0, r3
 800616a:	f000 fe19 	bl	8006da0 <STM32446dec2bcd>
 800616e:	4603      	mov	r3, r0
 8006170:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(minute % 10);
 8006172:	79fa      	ldrb	r2, [r7, #7]
 8006174:	4b16      	ldr	r3, [pc, #88]	; (80061d0 <STM32446RtcMinute+0x84>)
 8006176:	fba3 1302 	umull	r1, r3, r3, r2
 800617a:	08d9      	lsrs	r1, r3, #3
 800617c:	460b      	mov	r3, r1
 800617e:	009b      	lsls	r3, r3, #2
 8006180:	440b      	add	r3, r1
 8006182:	005b      	lsls	r3, r3, #1
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	b2db      	uxtb	r3, r3
 8006188:	4618      	mov	r0, r3
 800618a:	f000 fe09 	bl	8006da0 <STM32446dec2bcd>
 800618e:	4603      	mov	r3, r0
 8006190:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8006192:	4b10      	ldr	r3, [pc, #64]	; (80061d4 <STM32446RtcMinute+0x88>)
 8006194:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a0f      	ldr	r2, [pc, #60]	; (80061d8 <STM32446RtcMinute+0x8c>)
 800619c:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear mnt and mnu 
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	43da      	mvns	r2, r3
 80061a2:	4b0d      	ldr	r3, [pc, #52]	; (80061d8 <STM32446RtcMinute+0x8c>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4013      	ands	r3, r2
 80061a8:	4a0b      	ldr	r2, [pc, #44]	; (80061d8 <STM32446RtcMinute+0x8c>)
 80061aa:	6013      	str	r3, [r2, #0]
	// mnu, mnt
	STM32446TimeTr |= (uint32_t) ((u << 8) | (t << 12));
 80061ac:	7abb      	ldrb	r3, [r7, #10]
 80061ae:	021a      	lsls	r2, r3, #8
 80061b0:	7afb      	ldrb	r3, [r7, #11]
 80061b2:	031b      	lsls	r3, r3, #12
 80061b4:	4313      	orrs	r3, r2
 80061b6:	461a      	mov	r2, r3
 80061b8:	4b07      	ldr	r3, [pc, #28]	; (80061d8 <STM32446RtcMinute+0x8c>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4313      	orrs	r3, r2
 80061be:	4a06      	ldr	r2, [pc, #24]	; (80061d8 <STM32446RtcMinute+0x8c>)
 80061c0:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 80061c2:	f000 ff2b 	bl	800701c <STM32446RtcSetTr>
}
 80061c6:	bf00      	nop
 80061c8:	3710      	adds	r7, #16
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	cccccccd 	.word	0xcccccccd
 80061d4:	20000788 	.word	0x20000788
 80061d8:	20000940 	.word	0x20000940

080061dc <STM32446RtcSecond>:

void STM32446RtcSecond(uint8_t second)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	4603      	mov	r3, r0
 80061e4:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000007F;
 80061e6:	237f      	movs	r3, #127	; 0x7f
 80061e8:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(second / 10);
 80061ea:	79fb      	ldrb	r3, [r7, #7]
 80061ec:	4a1b      	ldr	r2, [pc, #108]	; (800625c <STM32446RtcSecond+0x80>)
 80061ee:	fba2 2303 	umull	r2, r3, r2, r3
 80061f2:	08db      	lsrs	r3, r3, #3
 80061f4:	b2db      	uxtb	r3, r3
 80061f6:	4618      	mov	r0, r3
 80061f8:	f000 fdd2 	bl	8006da0 <STM32446dec2bcd>
 80061fc:	4603      	mov	r3, r0
 80061fe:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(second % 10);
 8006200:	79fa      	ldrb	r2, [r7, #7]
 8006202:	4b16      	ldr	r3, [pc, #88]	; (800625c <STM32446RtcSecond+0x80>)
 8006204:	fba3 1302 	umull	r1, r3, r3, r2
 8006208:	08d9      	lsrs	r1, r3, #3
 800620a:	460b      	mov	r3, r1
 800620c:	009b      	lsls	r3, r3, #2
 800620e:	440b      	add	r3, r1
 8006210:	005b      	lsls	r3, r3, #1
 8006212:	1ad3      	subs	r3, r2, r3
 8006214:	b2db      	uxtb	r3, r3
 8006216:	4618      	mov	r0, r3
 8006218:	f000 fdc2 	bl	8006da0 <STM32446dec2bcd>
 800621c:	4603      	mov	r3, r0
 800621e:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8006220:	4b0f      	ldr	r3, [pc, #60]	; (8006260 <STM32446RtcSecond+0x84>)
 8006222:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a0e      	ldr	r2, [pc, #56]	; (8006264 <STM32446RtcSecond+0x88>)
 800622a:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear st and su 
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	43da      	mvns	r2, r3
 8006230:	4b0c      	ldr	r3, [pc, #48]	; (8006264 <STM32446RtcSecond+0x88>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4013      	ands	r3, r2
 8006236:	4a0b      	ldr	r2, [pc, #44]	; (8006264 <STM32446RtcSecond+0x88>)
 8006238:	6013      	str	r3, [r2, #0]
	// su, st
	STM32446TimeTr |= (uint32_t) ((u << 0) | (t << 4));
 800623a:	7aba      	ldrb	r2, [r7, #10]
 800623c:	7afb      	ldrb	r3, [r7, #11]
 800623e:	011b      	lsls	r3, r3, #4
 8006240:	4313      	orrs	r3, r2
 8006242:	461a      	mov	r2, r3
 8006244:	4b07      	ldr	r3, [pc, #28]	; (8006264 <STM32446RtcSecond+0x88>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4313      	orrs	r3, r2
 800624a:	4a06      	ldr	r2, [pc, #24]	; (8006264 <STM32446RtcSecond+0x88>)
 800624c:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 800624e:	f000 fee5 	bl	800701c <STM32446RtcSetTr>
}
 8006252:	bf00      	nop
 8006254:	3710      	adds	r7, #16
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}
 800625a:	bf00      	nop
 800625c:	cccccccd 	.word	0xcccccccd
 8006260:	20000788 	.word	0x20000788
 8006264:	20000940 	.word	0x20000940

08006268 <STM32446RtcYear>:

void STM32446RtcYear(uint8_t year)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af00      	add	r7, sp, #0
 800626e:	4603      	mov	r3, r0
 8006270:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00FF0000;
 8006272:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8006276:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(year / 10);
 8006278:	79fb      	ldrb	r3, [r7, #7]
 800627a:	4a19      	ldr	r2, [pc, #100]	; (80062e0 <STM32446RtcYear+0x78>)
 800627c:	fba2 2303 	umull	r2, r3, r2, r3
 8006280:	08db      	lsrs	r3, r3, #3
 8006282:	b2db      	uxtb	r3, r3
 8006284:	4618      	mov	r0, r3
 8006286:	f000 fd8b 	bl	8006da0 <STM32446dec2bcd>
 800628a:	4603      	mov	r3, r0
 800628c:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(year % 10);
 800628e:	79fa      	ldrb	r2, [r7, #7]
 8006290:	4b13      	ldr	r3, [pc, #76]	; (80062e0 <STM32446RtcYear+0x78>)
 8006292:	fba3 1302 	umull	r1, r3, r3, r2
 8006296:	08d9      	lsrs	r1, r3, #3
 8006298:	460b      	mov	r3, r1
 800629a:	009b      	lsls	r3, r3, #2
 800629c:	440b      	add	r3, r1
 800629e:	005b      	lsls	r3, r3, #1
 80062a0:	1ad3      	subs	r3, r2, r3
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	4618      	mov	r0, r3
 80062a6:	f000 fd7b 	bl	8006da0 <STM32446dec2bcd>
 80062aa:	4603      	mov	r3, r0
 80062ac:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear YT and YU 
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	43da      	mvns	r2, r3
 80062b2:	4b0c      	ldr	r3, [pc, #48]	; (80062e4 <STM32446RtcYear+0x7c>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4013      	ands	r3, r2
 80062b8:	4a0a      	ldr	r2, [pc, #40]	; (80062e4 <STM32446RtcYear+0x7c>)
 80062ba:	6013      	str	r3, [r2, #0]
	// YU, YT
	STM32446DateDr |= (uint32_t) ((u << 16) | (t << 20));
 80062bc:	7abb      	ldrb	r3, [r7, #10]
 80062be:	041a      	lsls	r2, r3, #16
 80062c0:	7afb      	ldrb	r3, [r7, #11]
 80062c2:	051b      	lsls	r3, r3, #20
 80062c4:	4313      	orrs	r3, r2
 80062c6:	461a      	mov	r2, r3
 80062c8:	4b06      	ldr	r3, [pc, #24]	; (80062e4 <STM32446RtcYear+0x7c>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4313      	orrs	r3, r2
 80062ce:	4a05      	ldr	r2, [pc, #20]	; (80062e4 <STM32446RtcYear+0x7c>)
 80062d0:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80062d2:	f000 fef5 	bl	80070c0 <STM32446RtcSetDr>
}
 80062d6:	bf00      	nop
 80062d8:	3710      	adds	r7, #16
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	cccccccd 	.word	0xcccccccd
 80062e4:	20000944 	.word	0x20000944

080062e8 <STM32446RtcWeekDay>:

void STM32446RtcWeekDay(uint8_t weekday)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b084      	sub	sp, #16
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	4603      	mov	r3, r0
 80062f0:	71fb      	strb	r3, [r7, #7]
	uint8_t u;
	const uint32_t mask = 0x0000E0000;
 80062f2:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 80062f6:	60fb      	str	r3, [r7, #12]
	
	u = STM32446dec2bcd(weekday % 10);
 80062f8:	79fa      	ldrb	r2, [r7, #7]
 80062fa:	4b12      	ldr	r3, [pc, #72]	; (8006344 <STM32446RtcWeekDay+0x5c>)
 80062fc:	fba3 1302 	umull	r1, r3, r3, r2
 8006300:	08d9      	lsrs	r1, r3, #3
 8006302:	460b      	mov	r3, r1
 8006304:	009b      	lsls	r3, r3, #2
 8006306:	440b      	add	r3, r1
 8006308:	005b      	lsls	r3, r3, #1
 800630a:	1ad3      	subs	r3, r2, r3
 800630c:	b2db      	uxtb	r3, r3
 800630e:	4618      	mov	r0, r3
 8006310:	f000 fd46 	bl	8006da0 <STM32446dec2bcd>
 8006314:	4603      	mov	r3, r0
 8006316:	72fb      	strb	r3, [r7, #11]
	STM32446DateDr &= (uint32_t) ~mask; // clear WDU 
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	43da      	mvns	r2, r3
 800631c:	4b0a      	ldr	r3, [pc, #40]	; (8006348 <STM32446RtcWeekDay+0x60>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4013      	ands	r3, r2
 8006322:	4a09      	ldr	r2, [pc, #36]	; (8006348 <STM32446RtcWeekDay+0x60>)
 8006324:	6013      	str	r3, [r2, #0]
	// WDU
	STM32446DateDr |= (uint32_t) (u << 13);
 8006326:	7afb      	ldrb	r3, [r7, #11]
 8006328:	035b      	lsls	r3, r3, #13
 800632a:	461a      	mov	r2, r3
 800632c:	4b06      	ldr	r3, [pc, #24]	; (8006348 <STM32446RtcWeekDay+0x60>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4313      	orrs	r3, r2
 8006332:	4a05      	ldr	r2, [pc, #20]	; (8006348 <STM32446RtcWeekDay+0x60>)
 8006334:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8006336:	f000 fec3 	bl	80070c0 <STM32446RtcSetDr>
}
 800633a:	bf00      	nop
 800633c:	3710      	adds	r7, #16
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}
 8006342:	bf00      	nop
 8006344:	cccccccd 	.word	0xcccccccd
 8006348:	20000944 	.word	0x20000944

0800634c <STM32446RtcMonth>:

void STM32446RtcMonth(uint8_t month)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b084      	sub	sp, #16
 8006350:	af00      	add	r7, sp, #0
 8006352:	4603      	mov	r3, r0
 8006354:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00001F00;
 8006356:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800635a:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(month / 10);
 800635c:	79fb      	ldrb	r3, [r7, #7]
 800635e:	4a19      	ldr	r2, [pc, #100]	; (80063c4 <STM32446RtcMonth+0x78>)
 8006360:	fba2 2303 	umull	r2, r3, r2, r3
 8006364:	08db      	lsrs	r3, r3, #3
 8006366:	b2db      	uxtb	r3, r3
 8006368:	4618      	mov	r0, r3
 800636a:	f000 fd19 	bl	8006da0 <STM32446dec2bcd>
 800636e:	4603      	mov	r3, r0
 8006370:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(month % 10);
 8006372:	79fa      	ldrb	r2, [r7, #7]
 8006374:	4b13      	ldr	r3, [pc, #76]	; (80063c4 <STM32446RtcMonth+0x78>)
 8006376:	fba3 1302 	umull	r1, r3, r3, r2
 800637a:	08d9      	lsrs	r1, r3, #3
 800637c:	460b      	mov	r3, r1
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	440b      	add	r3, r1
 8006382:	005b      	lsls	r3, r3, #1
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	b2db      	uxtb	r3, r3
 8006388:	4618      	mov	r0, r3
 800638a:	f000 fd09 	bl	8006da0 <STM32446dec2bcd>
 800638e:	4603      	mov	r3, r0
 8006390:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear MT and MU 
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	43da      	mvns	r2, r3
 8006396:	4b0c      	ldr	r3, [pc, #48]	; (80063c8 <STM32446RtcMonth+0x7c>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4013      	ands	r3, r2
 800639c:	4a0a      	ldr	r2, [pc, #40]	; (80063c8 <STM32446RtcMonth+0x7c>)
 800639e:	6013      	str	r3, [r2, #0]
	// MU, MT
	STM32446DateDr |= (uint32_t) ((u << 8) | (t << 12));
 80063a0:	7abb      	ldrb	r3, [r7, #10]
 80063a2:	021a      	lsls	r2, r3, #8
 80063a4:	7afb      	ldrb	r3, [r7, #11]
 80063a6:	031b      	lsls	r3, r3, #12
 80063a8:	4313      	orrs	r3, r2
 80063aa:	461a      	mov	r2, r3
 80063ac:	4b06      	ldr	r3, [pc, #24]	; (80063c8 <STM32446RtcMonth+0x7c>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	4a05      	ldr	r2, [pc, #20]	; (80063c8 <STM32446RtcMonth+0x7c>)
 80063b4:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80063b6:	f000 fe83 	bl	80070c0 <STM32446RtcSetDr>
}
 80063ba:	bf00      	nop
 80063bc:	3710      	adds	r7, #16
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}
 80063c2:	bf00      	nop
 80063c4:	cccccccd 	.word	0xcccccccd
 80063c8:	20000944 	.word	0x20000944

080063cc <STM32446RtcDay>:

void STM32446RtcDay(uint8_t day)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b084      	sub	sp, #16
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	4603      	mov	r3, r0
 80063d4:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000003F;
 80063d6:	233f      	movs	r3, #63	; 0x3f
 80063d8:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(day / 10);
 80063da:	79fb      	ldrb	r3, [r7, #7]
 80063dc:	4a18      	ldr	r2, [pc, #96]	; (8006440 <STM32446RtcDay+0x74>)
 80063de:	fba2 2303 	umull	r2, r3, r2, r3
 80063e2:	08db      	lsrs	r3, r3, #3
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	4618      	mov	r0, r3
 80063e8:	f000 fcda 	bl	8006da0 <STM32446dec2bcd>
 80063ec:	4603      	mov	r3, r0
 80063ee:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(day % 10);
 80063f0:	79fa      	ldrb	r2, [r7, #7]
 80063f2:	4b13      	ldr	r3, [pc, #76]	; (8006440 <STM32446RtcDay+0x74>)
 80063f4:	fba3 1302 	umull	r1, r3, r3, r2
 80063f8:	08d9      	lsrs	r1, r3, #3
 80063fa:	460b      	mov	r3, r1
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	440b      	add	r3, r1
 8006400:	005b      	lsls	r3, r3, #1
 8006402:	1ad3      	subs	r3, r2, r3
 8006404:	b2db      	uxtb	r3, r3
 8006406:	4618      	mov	r0, r3
 8006408:	f000 fcca 	bl	8006da0 <STM32446dec2bcd>
 800640c:	4603      	mov	r3, r0
 800640e:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear DT and DU 
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	43da      	mvns	r2, r3
 8006414:	4b0b      	ldr	r3, [pc, #44]	; (8006444 <STM32446RtcDay+0x78>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4013      	ands	r3, r2
 800641a:	4a0a      	ldr	r2, [pc, #40]	; (8006444 <STM32446RtcDay+0x78>)
 800641c:	6013      	str	r3, [r2, #0]
	// DU, DT
	STM32446DateDr |= (uint32_t) ((u << 0) | (t << 4));
 800641e:	7aba      	ldrb	r2, [r7, #10]
 8006420:	7afb      	ldrb	r3, [r7, #11]
 8006422:	011b      	lsls	r3, r3, #4
 8006424:	4313      	orrs	r3, r2
 8006426:	461a      	mov	r2, r3
 8006428:	4b06      	ldr	r3, [pc, #24]	; (8006444 <STM32446RtcDay+0x78>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4313      	orrs	r3, r2
 800642e:	4a05      	ldr	r2, [pc, #20]	; (8006444 <STM32446RtcDay+0x78>)
 8006430:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8006432:	f000 fe45 	bl	80070c0 <STM32446RtcSetDr>
}
 8006436:	bf00      	nop
 8006438:	3710      	adds	r7, #16
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}
 800643e:	bf00      	nop
 8006440:	cccccccd 	.word	0xcccccccd
 8006444:	20000944 	.word	0x20000944

08006448 <STM32446RtcRegWrite>:

void STM32446RtcRegWrite(volatile uint32_t* reg, uint32_t data)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
 8006450:	6039      	str	r1, [r7, #0]
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006452:	4b16      	ldr	r3, [pc, #88]	; (80064ac <STM32446RtcRegWrite+0x64>)
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	4b14      	ldr	r3, [pc, #80]	; (80064ac <STM32446RtcRegWrite+0x64>)
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006460:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8006462:	4b12      	ldr	r3, [pc, #72]	; (80064ac <STM32446RtcRegWrite+0x64>)
 8006464:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006468:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800646a:	4b10      	ldr	r3, [pc, #64]	; (80064ac <STM32446RtcRegWrite+0x64>)
 800646c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006470:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8006474:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8006476:	4b0d      	ldr	r3, [pc, #52]	; (80064ac <STM32446RtcRegWrite+0x64>)
 8006478:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800647c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800647e:	4b0b      	ldr	r3, [pc, #44]	; (80064ac <STM32446RtcRegWrite+0x64>)
 8006480:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006484:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8006488:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Write
	
	*reg = data;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	683a      	ldr	r2, [r7, #0]
 800648e:	601a      	str	r2, [r3, #0]
	
	//4 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8006490:	4b06      	ldr	r3, [pc, #24]	; (80064ac <STM32446RtcRegWrite+0x64>)
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	4b05      	ldr	r3, [pc, #20]	; (80064ac <STM32446RtcRegWrite+0x64>)
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800649e:	601a      	str	r2, [r3, #0]
}
 80064a0:	bf00      	nop
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr
 80064ac:	20000788 	.word	0x20000788

080064b0 <STM32446Rtcdr2vec>:

void STM32446Rtcdr2vec(char* vect)
{
 80064b0:	b590      	push	{r4, r7, lr}
 80064b2:	b085      	sub	sp, #20
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
	uint32_t dr = ret.rtc.reg->DR;
 80064b8:	4b46      	ldr	r3, [pc, #280]	; (80065d4 <STM32446Rtcdr2vec+0x124>)
 80064ba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	60fb      	str	r3, [r7, #12]
	// YT
	vect[0] = (uint8_t) (dr >> 20) & 0x0F;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	0d1b      	lsrs	r3, r3, #20
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	f003 030f 	and.w	r3, r3, #15
 80064cc:	b2da      	uxtb	r2, r3
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	701a      	strb	r2, [r3, #0]
	vect[0] = STM32446bcd2dec(vect[0]);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	781b      	ldrb	r3, [r3, #0]
 80064d6:	4618      	mov	r0, r3
 80064d8:	f000 fc48 	bl	8006d6c <STM32446bcd2dec>
 80064dc:	4603      	mov	r3, r0
 80064de:	461a      	mov	r2, r3
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	701a      	strb	r2, [r3, #0]
	// YU
	vect[1] = (uint8_t) (dr >> 16) & 0x0F;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	0c1b      	lsrs	r3, r3, #16
 80064e8:	b2da      	uxtb	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	3301      	adds	r3, #1
 80064ee:	f002 020f 	and.w	r2, r2, #15
 80064f2:	b2d2      	uxtb	r2, r2
 80064f4:	701a      	strb	r2, [r3, #0]
	vect[1] = STM32446bcd2dec(vect[1]);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	3301      	adds	r3, #1
 80064fa:	781a      	ldrb	r2, [r3, #0]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	1c5c      	adds	r4, r3, #1
 8006500:	4610      	mov	r0, r2
 8006502:	f000 fc33 	bl	8006d6c <STM32446bcd2dec>
 8006506:	4603      	mov	r3, r0
 8006508:	7023      	strb	r3, [r4, #0]
	// WDU
	vect[2] = (uint8_t) (dr >> 13) & 0x07;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	0b5b      	lsrs	r3, r3, #13
 800650e:	b2da      	uxtb	r2, r3
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	3302      	adds	r3, #2
 8006514:	f002 0207 	and.w	r2, r2, #7
 8006518:	b2d2      	uxtb	r2, r2
 800651a:	701a      	strb	r2, [r3, #0]
	vect[2] = STM32446bcd2dec(vect[2]);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	3302      	adds	r3, #2
 8006520:	781a      	ldrb	r2, [r3, #0]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	1c9c      	adds	r4, r3, #2
 8006526:	4610      	mov	r0, r2
 8006528:	f000 fc20 	bl	8006d6c <STM32446bcd2dec>
 800652c:	4603      	mov	r3, r0
 800652e:	7023      	strb	r3, [r4, #0]
	// MT
	vect[3] = (uint8_t) (dr >> 12) & 0x01;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	0b1b      	lsrs	r3, r3, #12
 8006534:	b2da      	uxtb	r2, r3
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	3303      	adds	r3, #3
 800653a:	f002 0201 	and.w	r2, r2, #1
 800653e:	b2d2      	uxtb	r2, r2
 8006540:	701a      	strb	r2, [r3, #0]
	vect[3] = STM32446bcd2dec(vect[3]);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	3303      	adds	r3, #3
 8006546:	781a      	ldrb	r2, [r3, #0]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	1cdc      	adds	r4, r3, #3
 800654c:	4610      	mov	r0, r2
 800654e:	f000 fc0d 	bl	8006d6c <STM32446bcd2dec>
 8006552:	4603      	mov	r3, r0
 8006554:	7023      	strb	r3, [r4, #0]
	// MU
	vect[4] = (uint8_t) (dr >> 8) & 0x0F;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	0a1b      	lsrs	r3, r3, #8
 800655a:	b2da      	uxtb	r2, r3
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	3304      	adds	r3, #4
 8006560:	f002 020f 	and.w	r2, r2, #15
 8006564:	b2d2      	uxtb	r2, r2
 8006566:	701a      	strb	r2, [r3, #0]
	vect[4] = STM32446bcd2dec(vect[4]);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	3304      	adds	r3, #4
 800656c:	781a      	ldrb	r2, [r3, #0]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	1d1c      	adds	r4, r3, #4
 8006572:	4610      	mov	r0, r2
 8006574:	f000 fbfa 	bl	8006d6c <STM32446bcd2dec>
 8006578:	4603      	mov	r3, r0
 800657a:	7023      	strb	r3, [r4, #0]
	// DT
	vect[5] = (uint8_t) (dr >> 4) & 0x03;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	091b      	lsrs	r3, r3, #4
 8006580:	b2da      	uxtb	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	3305      	adds	r3, #5
 8006586:	f002 0203 	and.w	r2, r2, #3
 800658a:	b2d2      	uxtb	r2, r2
 800658c:	701a      	strb	r2, [r3, #0]
	vect[5] = STM32446bcd2dec(vect[5]);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	3305      	adds	r3, #5
 8006592:	781a      	ldrb	r2, [r3, #0]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	1d5c      	adds	r4, r3, #5
 8006598:	4610      	mov	r0, r2
 800659a:	f000 fbe7 	bl	8006d6c <STM32446bcd2dec>
 800659e:	4603      	mov	r3, r0
 80065a0:	7023      	strb	r3, [r4, #0]
	// DU
	vect[6] = (uint8_t) dr & 0x0F;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	b2da      	uxtb	r2, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	3306      	adds	r3, #6
 80065aa:	f002 020f 	and.w	r2, r2, #15
 80065ae:	b2d2      	uxtb	r2, r2
 80065b0:	701a      	strb	r2, [r3, #0]
	vect[6] = STM32446bcd2dec(vect[6]);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	3306      	adds	r3, #6
 80065b6:	781a      	ldrb	r2, [r3, #0]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	1d9c      	adds	r4, r3, #6
 80065bc:	4610      	mov	r0, r2
 80065be:	f000 fbd5 	bl	8006d6c <STM32446bcd2dec>
 80065c2:	4603      	mov	r3, r0
 80065c4:	7023      	strb	r3, [r4, #0]
	// Store Value
	STM32446DateDr = dr;
 80065c6:	4a04      	ldr	r2, [pc, #16]	; (80065d8 <STM32446Rtcdr2vec+0x128>)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	6013      	str	r3, [r2, #0]
}
 80065cc:	bf00      	nop
 80065ce:	3714      	adds	r7, #20
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd90      	pop	{r4, r7, pc}
 80065d4:	20000788 	.word	0x20000788
 80065d8:	20000944 	.word	0x20000944

080065dc <STM32446Rtctr2vec>:

void STM32446Rtctr2vec(char* vect)
{
 80065dc:	b590      	push	{r4, r7, lr}
 80065de:	b085      	sub	sp, #20
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
	uint32_t tr = ret.rtc.reg->TR;
 80065e4:	4b46      	ldr	r3, [pc, #280]	; (8006700 <STM32446Rtctr2vec+0x124>)
 80065e6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	60fb      	str	r3, [r7, #12]
	if(ret.rtc.reg->ISR & (1 << 5)){ // RSF: Registers synchronization flag
 80065ee:	4b44      	ldr	r3, [pc, #272]	; (8006700 <STM32446Rtctr2vec+0x124>)
 80065f0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80065f4:	68db      	ldr	r3, [r3, #12]
 80065f6:	f003 0320 	and.w	r3, r3, #32
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d07b      	beq.n	80066f6 <STM32446Rtctr2vec+0x11a>
		// ht
		vect[0] = (uint8_t) (tr >> 20) & 0x03;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	0d1b      	lsrs	r3, r3, #20
 8006602:	b2db      	uxtb	r3, r3
 8006604:	f003 0303 	and.w	r3, r3, #3
 8006608:	b2da      	uxtb	r2, r3
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	701a      	strb	r2, [r3, #0]
		vect[0] = STM32446bcd2dec(vect[0]);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	781b      	ldrb	r3, [r3, #0]
 8006612:	4618      	mov	r0, r3
 8006614:	f000 fbaa 	bl	8006d6c <STM32446bcd2dec>
 8006618:	4603      	mov	r3, r0
 800661a:	461a      	mov	r2, r3
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	701a      	strb	r2, [r3, #0]
		// hu
		vect[1] = (uint8_t) (tr >> 16) & 0x0F;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	0c1b      	lsrs	r3, r3, #16
 8006624:	b2da      	uxtb	r2, r3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	3301      	adds	r3, #1
 800662a:	f002 020f 	and.w	r2, r2, #15
 800662e:	b2d2      	uxtb	r2, r2
 8006630:	701a      	strb	r2, [r3, #0]
		vect[1] = STM32446bcd2dec(vect[1]);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	3301      	adds	r3, #1
 8006636:	781a      	ldrb	r2, [r3, #0]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	1c5c      	adds	r4, r3, #1
 800663c:	4610      	mov	r0, r2
 800663e:	f000 fb95 	bl	8006d6c <STM32446bcd2dec>
 8006642:	4603      	mov	r3, r0
 8006644:	7023      	strb	r3, [r4, #0]
		// mnt
		vect[2] = (uint8_t) (tr >> 12) & 0x07;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	0b1b      	lsrs	r3, r3, #12
 800664a:	b2da      	uxtb	r2, r3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	3302      	adds	r3, #2
 8006650:	f002 0207 	and.w	r2, r2, #7
 8006654:	b2d2      	uxtb	r2, r2
 8006656:	701a      	strb	r2, [r3, #0]
		vect[2] = STM32446bcd2dec(vect[2]);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	3302      	adds	r3, #2
 800665c:	781a      	ldrb	r2, [r3, #0]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	1c9c      	adds	r4, r3, #2
 8006662:	4610      	mov	r0, r2
 8006664:	f000 fb82 	bl	8006d6c <STM32446bcd2dec>
 8006668:	4603      	mov	r3, r0
 800666a:	7023      	strb	r3, [r4, #0]
		// mnu
		vect[3] = (uint8_t) (tr >> 8) & 0x0F;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	0a1b      	lsrs	r3, r3, #8
 8006670:	b2da      	uxtb	r2, r3
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	3303      	adds	r3, #3
 8006676:	f002 020f 	and.w	r2, r2, #15
 800667a:	b2d2      	uxtb	r2, r2
 800667c:	701a      	strb	r2, [r3, #0]
		vect[3] = STM32446bcd2dec(vect[3]);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	3303      	adds	r3, #3
 8006682:	781a      	ldrb	r2, [r3, #0]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	1cdc      	adds	r4, r3, #3
 8006688:	4610      	mov	r0, r2
 800668a:	f000 fb6f 	bl	8006d6c <STM32446bcd2dec>
 800668e:	4603      	mov	r3, r0
 8006690:	7023      	strb	r3, [r4, #0]
		// st
		vect[4] = (uint8_t) (tr >> 4) & 0x07;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	091b      	lsrs	r3, r3, #4
 8006696:	b2da      	uxtb	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	3304      	adds	r3, #4
 800669c:	f002 0207 	and.w	r2, r2, #7
 80066a0:	b2d2      	uxtb	r2, r2
 80066a2:	701a      	strb	r2, [r3, #0]
		vect[4] = STM32446bcd2dec(vect[4]);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	3304      	adds	r3, #4
 80066a8:	781a      	ldrb	r2, [r3, #0]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	1d1c      	adds	r4, r3, #4
 80066ae:	4610      	mov	r0, r2
 80066b0:	f000 fb5c 	bl	8006d6c <STM32446bcd2dec>
 80066b4:	4603      	mov	r3, r0
 80066b6:	7023      	strb	r3, [r4, #0]
		// su
		vect[5] = (uint8_t) tr & 0x0F;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	b2da      	uxtb	r2, r3
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	3305      	adds	r3, #5
 80066c0:	f002 020f 	and.w	r2, r2, #15
 80066c4:	b2d2      	uxtb	r2, r2
 80066c6:	701a      	strb	r2, [r3, #0]
		vect[5] = STM32446bcd2dec(vect[5]);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	3305      	adds	r3, #5
 80066cc:	781a      	ldrb	r2, [r3, #0]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	1d5c      	adds	r4, r3, #5
 80066d2:	4610      	mov	r0, r2
 80066d4:	f000 fb4a 	bl	8006d6c <STM32446bcd2dec>
 80066d8:	4603      	mov	r3, r0
 80066da:	7023      	strb	r3, [r4, #0]
		// Store value
		STM32446TimeTr = tr;
 80066dc:	4a09      	ldr	r2, [pc, #36]	; (8006704 <STM32446Rtctr2vec+0x128>)
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	6013      	str	r3, [r2, #0]
		// Clear Registers synchronization flag
		ret.rtc.reg->ISR &= (uint32_t) ~(1 << 5);
 80066e2:	4b07      	ldr	r3, [pc, #28]	; (8006700 <STM32446Rtctr2vec+0x124>)
 80066e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80066e8:	68da      	ldr	r2, [r3, #12]
 80066ea:	4b05      	ldr	r3, [pc, #20]	; (8006700 <STM32446Rtctr2vec+0x124>)
 80066ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80066f0:	f022 0220 	bic.w	r2, r2, #32
 80066f4:	60da      	str	r2, [r3, #12]
	}
}
 80066f6:	bf00      	nop
 80066f8:	3714      	adds	r7, #20
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd90      	pop	{r4, r7, pc}
 80066fe:	bf00      	nop
 8006700:	20000788 	.word	0x20000788
 8006704:	20000940 	.word	0x20000940

08006708 <STM32446Adc1Inic>:

//ADC1
void STM32446Adc1Inic(void)
{
 8006708:	b480      	push	{r7}
 800670a:	af00      	add	r7, sp, #0
	/***ADC Clock***/
	//ret.rcc.reg->APB1ENR |= (1 << 29); // DACEN: DAC interface clock enable
	ret.rcc.reg->APB2ENR |= (1 << 8); // ADC1EN: ADC1 clock enable
 800670c:	4b1f      	ldr	r3, [pc, #124]	; (800678c <STM32446Adc1Inic+0x84>)
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006712:	4b1e      	ldr	r3, [pc, #120]	; (800678c <STM32446Adc1Inic+0x84>)
 8006714:	68db      	ldr	r3, [r3, #12]
 8006716:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800671a:	645a      	str	r2, [r3, #68]	; 0x44
	/***ADC CONFIG***/
	ret.adc1.reg->CR2 |= (1 << 10); // EOCS: End of conversion selection
 800671c:	4b1b      	ldr	r3, [pc, #108]	; (800678c <STM32446Adc1Inic+0x84>)
 800671e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006722:	689a      	ldr	r2, [r3, #8]
 8006724:	4b19      	ldr	r3, [pc, #100]	; (800678c <STM32446Adc1Inic+0x84>)
 8006726:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800672a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800672e:	609a      	str	r2, [r3, #8]
	ret.adc123.reg->CCR |= (3 << 16); // ADCPRE: ADC prescaler, 11: PCLK2 divided by 8
 8006730:	4b16      	ldr	r3, [pc, #88]	; (800678c <STM32446Adc1Inic+0x84>)
 8006732:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8006736:	685a      	ldr	r2, [r3, #4]
 8006738:	4b14      	ldr	r3, [pc, #80]	; (800678c <STM32446Adc1Inic+0x84>)
 800673a:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800673e:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8006742:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SMPR1 |= (7 << 24); // SMPx[2:0]: Channel x sampling time selection
 8006744:	4b11      	ldr	r3, [pc, #68]	; (800678c <STM32446Adc1Inic+0x84>)
 8006746:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800674a:	68da      	ldr	r2, [r3, #12]
 800674c:	4b0f      	ldr	r3, [pc, #60]	; (800678c <STM32446Adc1Inic+0x84>)
 800674e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006752:	f042 62e0 	orr.w	r2, r2, #117440512	; 0x7000000
 8006756:	60da      	str	r2, [r3, #12]
	ret.adc1.reg->CR1 |= (1 << 11); // DISCEN: Discontinuous mode on regular channels
 8006758:	4b0c      	ldr	r3, [pc, #48]	; (800678c <STM32446Adc1Inic+0x84>)
 800675a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800675e:	685a      	ldr	r2, [r3, #4]
 8006760:	4b0a      	ldr	r3, [pc, #40]	; (800678c <STM32446Adc1Inic+0x84>)
 8006762:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006766:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800676a:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SQR3 |= 18; // SQ1[4:0]: 1st conversion in regular sequence
 800676c:	4b07      	ldr	r3, [pc, #28]	; (800678c <STM32446Adc1Inic+0x84>)
 800676e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006772:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006774:	4b05      	ldr	r3, [pc, #20]	; (800678c <STM32446Adc1Inic+0x84>)
 8006776:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800677a:	f042 0212 	orr.w	r2, r2, #18
 800677e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006780:	bf00      	nop
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr
 800678a:	bf00      	nop
 800678c:	20000788 	.word	0x20000788

08006790 <STM32446Adc1VBAT>:

void STM32446Adc1VBAT(void) // vbat overrides temperature
{
 8006790:	b480      	push	{r7}
 8006792:	af00      	add	r7, sp, #0
	ret.adc123.reg->CCR |= (1 << 22); // VBATE: VBAT enable
 8006794:	4b07      	ldr	r3, [pc, #28]	; (80067b4 <STM32446Adc1VBAT+0x24>)
 8006796:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800679a:	685a      	ldr	r2, [r3, #4]
 800679c:	4b05      	ldr	r3, [pc, #20]	; (80067b4 <STM32446Adc1VBAT+0x24>)
 800679e:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80067a2:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80067a6:	605a      	str	r2, [r3, #4]
}
 80067a8:	bf00      	nop
 80067aa:	46bd      	mov	sp, r7
 80067ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b0:	4770      	bx	lr
 80067b2:	bf00      	nop
 80067b4:	20000788 	.word	0x20000788

080067b8 <STM32446Adc1TEMP>:

void STM32446Adc1TEMP(void)
{
 80067b8:	b480      	push	{r7}
 80067ba:	af00      	add	r7, sp, #0
	//Temperature (in C) = {(VSENSE V25) / Avg_Slope} + 25
	ret.adc123.reg->CCR |= (1 << 23); // TSVREFE: Temperature sensor and VREFINT enable
 80067bc:	4b07      	ldr	r3, [pc, #28]	; (80067dc <STM32446Adc1TEMP+0x24>)
 80067be:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80067c2:	685a      	ldr	r2, [r3, #4]
 80067c4:	4b05      	ldr	r3, [pc, #20]	; (80067dc <STM32446Adc1TEMP+0x24>)
 80067c6:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80067ca:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80067ce:	605a      	str	r2, [r3, #4]
}
 80067d0:	bf00      	nop
 80067d2:	46bd      	mov	sp, r7
 80067d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d8:	4770      	bx	lr
 80067da:	bf00      	nop
 80067dc:	20000788 	.word	0x20000788

080067e0 <STM32446Adc1Start>:

void STM32446Adc1Start()
{
 80067e0:	b480      	push	{r7}
 80067e2:	af00      	add	r7, sp, #0
	// turn on select source and start reading
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 80067e4:	4b0c      	ldr	r3, [pc, #48]	; (8006818 <STM32446Adc1Start+0x38>)
 80067e6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80067ea:	689a      	ldr	r2, [r3, #8]
 80067ec:	4b0a      	ldr	r3, [pc, #40]	; (8006818 <STM32446Adc1Start+0x38>)
 80067ee:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80067f2:	f042 0201 	orr.w	r2, r2, #1
 80067f6:	609a      	str	r2, [r3, #8]
	//
	ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels
 80067f8:	4b07      	ldr	r3, [pc, #28]	; (8006818 <STM32446Adc1Start+0x38>)
 80067fa:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80067fe:	689a      	ldr	r2, [r3, #8]
 8006800:	4b05      	ldr	r3, [pc, #20]	; (8006818 <STM32446Adc1Start+0x38>)
 8006802:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006806:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800680a:	609a      	str	r2, [r3, #8]
}
 800680c:	bf00      	nop
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	20000788 	.word	0x20000788

0800681c <STM32446Adc1Read>:


double STM32446Adc1Read(void)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	af00      	add	r7, sp, #0
	if(ret.adc123.reg->CSR & (1 << 1)){ // EOC1: End of conversion of ADC1
 8006820:	4b13      	ldr	r3, [pc, #76]	; (8006870 <STM32446Adc1Read+0x54>)
 8006822:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0302 	and.w	r3, r3, #2
 800682c:	2b00      	cmp	r3, #0
 800682e:	d015      	beq.n	800685c <STM32446Adc1Read+0x40>
		STM32446temperature = ret.adc1.reg->DR;
 8006830:	4b0f      	ldr	r3, [pc, #60]	; (8006870 <STM32446Adc1Read+0x54>)
 8006832:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006836:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006838:	4618      	mov	r0, r3
 800683a:	f7f9 fe83 	bl	8000544 <__aeabi_ui2d>
 800683e:	4602      	mov	r2, r0
 8006840:	460b      	mov	r3, r1
 8006842:	490c      	ldr	r1, [pc, #48]	; (8006874 <STM32446Adc1Read+0x58>)
 8006844:	e9c1 2300 	strd	r2, r3, [r1]
		ret.adc1.reg->SR &= (unsigned int) ~(1 << 4); // STRT: Regular channel start flag
 8006848:	4b09      	ldr	r3, [pc, #36]	; (8006870 <STM32446Adc1Read+0x54>)
 800684a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	4b07      	ldr	r3, [pc, #28]	; (8006870 <STM32446Adc1Read+0x54>)
 8006852:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006856:	f022 0210 	bic.w	r2, r2, #16
 800685a:	601a      	str	r2, [r3, #0]
	}
	return STM32446temperature;
 800685c:	4b05      	ldr	r3, [pc, #20]	; (8006874 <STM32446Adc1Read+0x58>)
 800685e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006862:	ec43 2b17 	vmov	d7, r2, r3
}
 8006866:	eeb0 0a47 	vmov.f32	s0, s14
 800686a:	eef0 0a67 	vmov.f32	s1, s15
 800686e:	bd80      	pop	{r7, pc}
 8006870:	20000788 	.word	0x20000788
 8006874:	20000968 	.word	0x20000968

08006878 <STM32446Adc1Restart>:

void STM32446Adc1Restart(void)
{
 8006878:	b480      	push	{r7}
 800687a:	af00      	add	r7, sp, #0
	if(ret.adc123.reg->CSR & (1 << 4)) // STRT1: Regular channel Start flag of ADC1
 800687c:	4b0b      	ldr	r3, [pc, #44]	; (80068ac <STM32446Adc1Restart+0x34>)
 800687e:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f003 0310 	and.w	r3, r3, #16
 8006888:	2b00      	cmp	r3, #0
 800688a:	d109      	bne.n	80068a0 <STM32446Adc1Restart+0x28>
		;
	else
		ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels;
 800688c:	4b07      	ldr	r3, [pc, #28]	; (80068ac <STM32446Adc1Restart+0x34>)
 800688e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006892:	689a      	ldr	r2, [r3, #8]
 8006894:	4b05      	ldr	r3, [pc, #20]	; (80068ac <STM32446Adc1Restart+0x34>)
 8006896:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800689a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800689e:	609a      	str	r2, [r3, #8]
}
 80068a0:	bf00      	nop
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop
 80068ac:	20000788 	.word	0x20000788

080068b0 <STM32446Adc1Stop>:

void STM32446Adc1Stop(void)
{
 80068b0:	b480      	push	{r7}
 80068b2:	af00      	add	r7, sp, #0
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 80068b4:	4b07      	ldr	r3, [pc, #28]	; (80068d4 <STM32446Adc1Stop+0x24>)
 80068b6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80068ba:	689a      	ldr	r2, [r3, #8]
 80068bc:	4b05      	ldr	r3, [pc, #20]	; (80068d4 <STM32446Adc1Stop+0x24>)
 80068be:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80068c2:	f042 0201 	orr.w	r2, r2, #1
 80068c6:	609a      	str	r2, [r3, #8]
}
 80068c8:	bf00      	nop
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr
 80068d2:	bf00      	nop
 80068d4:	20000788 	.word	0x20000788

080068d8 <STM32446Usart1Inic>:

//USART1
void STM32446Usart1Inic( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b084      	sub	sp, #16
 80068dc:	af00      	add	r7, sp, #0
 80068de:	4603      	mov	r3, r0
 80068e0:	ed87 0b00 	vstr	d0, [r7]
 80068e4:	60ba      	str	r2, [r7, #8]
 80068e6:	73fb      	strb	r3, [r7, #15]
 80068e8:	460b      	mov	r3, r1
 80068ea:	73bb      	strb	r3, [r7, #14]
	// RCC
	ret.rcc.reg->APB2ENR |= (1 << 4); // USART1EN: USART1 clock enable
 80068ec:	4b18      	ldr	r3, [pc, #96]	; (8006950 <STM32446Usart1Inic+0x78>)
 80068ee:	68db      	ldr	r3, [r3, #12]
 80068f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068f2:	4b17      	ldr	r3, [pc, #92]	; (8006950 <STM32446Usart1Inic+0x78>)
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	f042 0210 	orr.w	r2, r2, #16
 80068fa:	645a      	str	r2, [r3, #68]	; 0x44
		PA9 - TX		PA10 - RX
		PA11 - CTS		PA12 - RTS

		AF7 and AF8, activation. therfore
	 *****************************************************************/
	ret.gpioa.moder(2,9);
 80068fc:	4b14      	ldr	r3, [pc, #80]	; (8006950 <STM32446Usart1Inic+0x78>)
 80068fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006900:	2109      	movs	r1, #9
 8006902:	2002      	movs	r0, #2
 8006904:	4798      	blx	r3
	ret.gpioa.moder(2,10);
 8006906:	4b12      	ldr	r3, [pc, #72]	; (8006950 <STM32446Usart1Inic+0x78>)
 8006908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800690a:	210a      	movs	r1, #10
 800690c:	2002      	movs	r0, #2
 800690e:	4798      	blx	r3
	ret.gpioa.afr(7,9);
 8006910:	4b0f      	ldr	r3, [pc, #60]	; (8006950 <STM32446Usart1Inic+0x78>)
 8006912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006914:	2109      	movs	r1, #9
 8006916:	2007      	movs	r0, #7
 8006918:	4798      	blx	r3
	ret.gpioa.afr(7,10);
 800691a:	4b0d      	ldr	r3, [pc, #52]	; (8006950 <STM32446Usart1Inic+0x78>)
 800691c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800691e:	210a      	movs	r1, #10
 8006920:	2007      	movs	r0, #7
 8006922:	4798      	blx	r3
	3. Program the number of stop bits in USART_CR2.
	4. Select DMA enable (DMAT) in USART_CR3 if Multi buffer Communication is to take
	   place. Configure the DMA register as explained in multibuffer communication.
	5. Select the desired baud rate using the USART_BRR register.
	*******************************************************************************/
	ret.usart1.reg->CR1 |= (1 << 13); // UE: USART enable
 8006924:	4b0a      	ldr	r3, [pc, #40]	; (8006950 <STM32446Usart1Inic+0x78>)
 8006926:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800692a:	68da      	ldr	r2, [r3, #12]
 800692c:	4b08      	ldr	r3, [pc, #32]	; (8006950 <STM32446Usart1Inic+0x78>)
 800692e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006932:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006936:	60da      	str	r2, [r3, #12]
	STM32446Usart1Parameters( wordlength, samplingmode, stopbits, baudrate ); // Default
 8006938:	7bb9      	ldrb	r1, [r7, #14]
 800693a:	7bfb      	ldrb	r3, [r7, #15]
 800693c:	68ba      	ldr	r2, [r7, #8]
 800693e:	ed97 0b00 	vldr	d0, [r7]
 8006942:	4618      	mov	r0, r3
 8006944:	f000 f844 	bl	80069d0 <STM32446Usart1Parameters>

}
 8006948:	bf00      	nop
 800694a:	3710      	adds	r7, #16
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}
 8006950:	20000788 	.word	0x20000788

08006954 <STM32446Usart1Transmit>:
void STM32446Usart1Transmit(void) //RM0390 pg801
{
 8006954:	b480      	push	{r7}
 8006956:	af00      	add	r7, sp, #0
		for each data to be transmitted in case of single buffer.
	8. After writing the last data into the USART_DR register, wait until TC=1. This indicates
		that the transmission of the last frame is complete. This is required for instance when
		the USART is disabled or enters the Halt mode to avoid corrupting the last transmission.
	*******************************************************************************/
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 7); // DMAT: DMA enable transmitter - disabled
 8006958:	4b0c      	ldr	r3, [pc, #48]	; (800698c <STM32446Usart1Transmit+0x38>)
 800695a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800695e:	695a      	ldr	r2, [r3, #20]
 8006960:	4b0a      	ldr	r3, [pc, #40]	; (800698c <STM32446Usart1Transmit+0x38>)
 8006962:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006966:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800696a:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 3); // TE: Transmitter enable
 800696c:	4b07      	ldr	r3, [pc, #28]	; (800698c <STM32446Usart1Transmit+0x38>)
 800696e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006972:	68da      	ldr	r2, [r3, #12]
 8006974:	4b05      	ldr	r3, [pc, #20]	; (800698c <STM32446Usart1Transmit+0x38>)
 8006976:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800697a:	f042 0208 	orr.w	r2, r2, #8
 800697e:	60da      	str	r2, [r3, #12]
	//ret.usart1.reg->DR = 'A';
	//on real application, use fall threw method in main
	//for( ; ret.usart1.reg->SR & (1 << 6); ); // TC: Transmission complete
	// added this as disable after confirmed end of transmission [9]
	//ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable
}
 8006980:	bf00      	nop
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr
 800698a:	bf00      	nop
 800698c:	20000788 	.word	0x20000788

08006990 <STM32446Usart1Receive>:

void STM32446Usart1Receive(void) //RM0390 pg804
{
 8006990:	b480      	push	{r7}
 8006992:	af00      	add	r7, sp, #0
	/******************************************************************************
		Procedure: baud rate register USART_BRR
	6.	Set the RE bit USART_CR1. This enables the receiver that begins searching for a start
		bit.
	 *******************************************************************************/
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 6); // DMAR: DMA enable receiver - disabled
 8006994:	4b0c      	ldr	r3, [pc, #48]	; (80069c8 <STM32446Usart1Receive+0x38>)
 8006996:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800699a:	695a      	ldr	r2, [r3, #20]
 800699c:	4b0a      	ldr	r3, [pc, #40]	; (80069c8 <STM32446Usart1Receive+0x38>)
 800699e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80069a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069a6:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 2); // RE: Receiver enable
 80069a8:	4b07      	ldr	r3, [pc, #28]	; (80069c8 <STM32446Usart1Receive+0x38>)
 80069aa:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80069ae:	68da      	ldr	r2, [r3, #12]
 80069b0:	4b05      	ldr	r3, [pc, #20]	; (80069c8 <STM32446Usart1Receive+0x38>)
 80069b2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80069b6:	f042 0204 	orr.w	r2, r2, #4
 80069ba:	60da      	str	r2, [r3, #12]
}
 80069bc:	bf00      	nop
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop
 80069c8:	20000788 	.word	0x20000788
 80069cc:	00000000 	.word	0x00000000

080069d0 <STM32446Usart1Parameters>:

void STM32446Usart1Parameters( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
/******************************************************************************
Sets the usart parameters, using real values.
*******************************************************************************/
{
 80069d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069d4:	b08e      	sub	sp, #56	; 0x38
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	4603      	mov	r3, r0
 80069da:	ed87 0b02 	vstr	d0, [r7, #8]
 80069de:	613a      	str	r2, [r7, #16]
 80069e0:	75fb      	strb	r3, [r7, #23]
 80069e2:	460b      	mov	r3, r1
 80069e4:	75bb      	strb	r3, [r7, #22]
	uint8_t sampling;
	double value, fracpart, intpart;
	
	if(wordlength == 9)
 80069e6:	7dfb      	ldrb	r3, [r7, #23]
 80069e8:	2b09      	cmp	r3, #9
 80069ea:	d10a      	bne.n	8006a02 <STM32446Usart1Parameters+0x32>
		ret.usart1.reg->CR1 |= (1 << 12); // M: Word length, 1 - 9bit.
 80069ec:	4bb4      	ldr	r3, [pc, #720]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 80069ee:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80069f2:	68da      	ldr	r2, [r3, #12]
 80069f4:	4bb2      	ldr	r3, [pc, #712]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 80069f6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80069fa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80069fe:	60da      	str	r2, [r3, #12]
 8006a00:	e017      	b.n	8006a32 <STM32446Usart1Parameters+0x62>
	else if(wordlength == 8)
 8006a02:	7dfb      	ldrb	r3, [r7, #23]
 8006a04:	2b08      	cmp	r3, #8
 8006a06:	d10a      	bne.n	8006a1e <STM32446Usart1Parameters+0x4e>
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit.
 8006a08:	4bad      	ldr	r3, [pc, #692]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006a0a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006a0e:	68da      	ldr	r2, [r3, #12]
 8006a10:	4bab      	ldr	r3, [pc, #684]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006a12:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006a16:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006a1a:	60da      	str	r2, [r3, #12]
 8006a1c:	e009      	b.n	8006a32 <STM32446Usart1Parameters+0x62>
	else
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit, default.
 8006a1e:	4ba8      	ldr	r3, [pc, #672]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006a20:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006a24:	68da      	ldr	r2, [r3, #12]
 8006a26:	4ba6      	ldr	r3, [pc, #664]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006a28:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006a2c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006a30:	60da      	str	r2, [r3, #12]
	
	if(samplingmode == 8){
 8006a32:	7dbb      	ldrb	r3, [r7, #22]
 8006a34:	2b08      	cmp	r3, #8
 8006a36:	d10d      	bne.n	8006a54 <STM32446Usart1Parameters+0x84>
		sampling = 8;
 8006a38:	2308      	movs	r3, #8
 8006a3a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 |= (1 << 15); // OVER8: Oversampling mode, 1 - 8.
 8006a3e:	4ba0      	ldr	r3, [pc, #640]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006a40:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006a44:	68da      	ldr	r2, [r3, #12]
 8006a46:	4b9e      	ldr	r3, [pc, #632]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006a48:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006a4c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a50:	60da      	str	r2, [r3, #12]
 8006a52:	e01d      	b.n	8006a90 <STM32446Usart1Parameters+0xc0>
	}else if(samplingmode == 16){
 8006a54:	7dbb      	ldrb	r3, [r7, #22]
 8006a56:	2b10      	cmp	r3, #16
 8006a58:	d10d      	bne.n	8006a76 <STM32446Usart1Parameters+0xa6>
		sampling = 16;
 8006a5a:	2310      	movs	r3, #16
 8006a5c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16.
 8006a60:	4b97      	ldr	r3, [pc, #604]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006a62:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006a66:	68da      	ldr	r2, [r3, #12]
 8006a68:	4b95      	ldr	r3, [pc, #596]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006a6a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006a6e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a72:	60da      	str	r2, [r3, #12]
 8006a74:	e00c      	b.n	8006a90 <STM32446Usart1Parameters+0xc0>
	}else{
		sampling = 16;
 8006a76:	2310      	movs	r3, #16
 8006a78:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16, default.
 8006a7c:	4b90      	ldr	r3, [pc, #576]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006a7e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006a82:	68da      	ldr	r2, [r3, #12]
 8006a84:	4b8e      	ldr	r3, [pc, #568]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006a86:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006a8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a8e:	60da      	str	r2, [r3, #12]
	}
	
	ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12)); // STOP: STOP bits 00 - 1stopbit, default.
 8006a90:	4b8b      	ldr	r3, [pc, #556]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006a92:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006a96:	691a      	ldr	r2, [r3, #16]
 8006a98:	4b89      	ldr	r3, [pc, #548]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006a9a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006a9e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8006aa2:	611a      	str	r2, [r3, #16]
	if(fabs(stopbits - 0.5) < 0.00001) // STOP: STOP bits, 01: 0.5 Stop bit
 8006aa4:	f04f 0200 	mov.w	r2, #0
 8006aa8:	4b86      	ldr	r3, [pc, #536]	; (8006cc4 <STM32446Usart1Parameters+0x2f4>)
 8006aaa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006aae:	f7f9 fc0b 	bl	80002c8 <__aeabi_dsub>
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	460b      	mov	r3, r1
 8006ab6:	603a      	str	r2, [r7, #0]
 8006ab8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006abc:	607b      	str	r3, [r7, #4]
 8006abe:	a37e      	add	r3, pc, #504	; (adr r3, 8006cb8 <STM32446Usart1Parameters+0x2e8>)
 8006ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ac8:	f7fa f828 	bl	8000b1c <__aeabi_dcmplt>
 8006acc:	4603      	mov	r3, r0
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00a      	beq.n	8006ae8 <STM32446Usart1Parameters+0x118>
		ret.usart1.reg->CR2 |= (1 << 12);
 8006ad2:	4b7b      	ldr	r3, [pc, #492]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006ad4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006ad8:	691a      	ldr	r2, [r3, #16]
 8006ada:	4b79      	ldr	r3, [pc, #484]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006adc:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006ae0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006ae4:	611a      	str	r2, [r3, #16]
 8006ae6:	e062      	b.n	8006bae <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 1) < 0.00001) // STOP: STOP bits, 00: 1 Stop bit.
 8006ae8:	f04f 0200 	mov.w	r2, #0
 8006aec:	4b76      	ldr	r3, [pc, #472]	; (8006cc8 <STM32446Usart1Parameters+0x2f8>)
 8006aee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006af2:	f7f9 fbe9 	bl	80002c8 <__aeabi_dsub>
 8006af6:	4602      	mov	r2, r0
 8006af8:	460b      	mov	r3, r1
 8006afa:	4692      	mov	sl, r2
 8006afc:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8006b00:	a36d      	add	r3, pc, #436	; (adr r3, 8006cb8 <STM32446Usart1Parameters+0x2e8>)
 8006b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b06:	4650      	mov	r0, sl
 8006b08:	4659      	mov	r1, fp
 8006b0a:	f7fa f807 	bl	8000b1c <__aeabi_dcmplt>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00a      	beq.n	8006b2a <STM32446Usart1Parameters+0x15a>
		ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12));
 8006b14:	4b6a      	ldr	r3, [pc, #424]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006b16:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006b1a:	691a      	ldr	r2, [r3, #16]
 8006b1c:	4b68      	ldr	r3, [pc, #416]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006b1e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006b22:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8006b26:	611a      	str	r2, [r3, #16]
 8006b28:	e041      	b.n	8006bae <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 1.5) < 0.00001) // STOP: STOP bits, 11: 1.5 Stop bit
 8006b2a:	f04f 0200 	mov.w	r2, #0
 8006b2e:	4b67      	ldr	r3, [pc, #412]	; (8006ccc <STM32446Usart1Parameters+0x2fc>)
 8006b30:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006b34:	f7f9 fbc8 	bl	80002c8 <__aeabi_dsub>
 8006b38:	4602      	mov	r2, r0
 8006b3a:	460b      	mov	r3, r1
 8006b3c:	4690      	mov	r8, r2
 8006b3e:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8006b42:	a35d      	add	r3, pc, #372	; (adr r3, 8006cb8 <STM32446Usart1Parameters+0x2e8>)
 8006b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b48:	4640      	mov	r0, r8
 8006b4a:	4649      	mov	r1, r9
 8006b4c:	f7f9 ffe6 	bl	8000b1c <__aeabi_dcmplt>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d00a      	beq.n	8006b6c <STM32446Usart1Parameters+0x19c>
		ret.usart1.reg->CR2 |= ((1 << 13) | (1 << 12));
 8006b56:	4b5a      	ldr	r3, [pc, #360]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006b58:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006b5c:	691a      	ldr	r2, [r3, #16]
 8006b5e:	4b58      	ldr	r3, [pc, #352]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006b60:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006b64:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8006b68:	611a      	str	r2, [r3, #16]
 8006b6a:	e020      	b.n	8006bae <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 2) < 0.00001) // STOP: STOP bits, 10: 2 Stop bits
 8006b6c:	f04f 0200 	mov.w	r2, #0
 8006b70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006b74:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006b78:	f7f9 fba6 	bl	80002c8 <__aeabi_dsub>
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	460b      	mov	r3, r1
 8006b80:	4614      	mov	r4, r2
 8006b82:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8006b86:	a34c      	add	r3, pc, #304	; (adr r3, 8006cb8 <STM32446Usart1Parameters+0x2e8>)
 8006b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b8c:	4620      	mov	r0, r4
 8006b8e:	4629      	mov	r1, r5
 8006b90:	f7f9 ffc4 	bl	8000b1c <__aeabi_dcmplt>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d009      	beq.n	8006bae <STM32446Usart1Parameters+0x1de>
		ret.usart1.reg->CR2 |= (1 << 13);
 8006b9a:	4b49      	ldr	r3, [pc, #292]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006b9c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006ba0:	691a      	ldr	r2, [r3, #16]
 8006ba2:	4b47      	ldr	r3, [pc, #284]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006ba4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006ba8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006bac:	611a      	str	r2, [r3, #16]
	
	value = (double) SystemCoreClock / ( sampling * baudrate );
 8006bae:	4b48      	ldr	r3, [pc, #288]	; (8006cd0 <STM32446Usart1Parameters+0x300>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f7f9 fcc6 	bl	8000544 <__aeabi_ui2d>
 8006bb8:	4604      	mov	r4, r0
 8006bba:	460d      	mov	r5, r1
 8006bbc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006bc0:	693a      	ldr	r2, [r7, #16]
 8006bc2:	fb02 f303 	mul.w	r3, r2, r3
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f7f9 fcbc 	bl	8000544 <__aeabi_ui2d>
 8006bcc:	4602      	mov	r2, r0
 8006bce:	460b      	mov	r3, r1
 8006bd0:	4620      	mov	r0, r4
 8006bd2:	4629      	mov	r1, r5
 8006bd4:	f7f9 fe5a 	bl	800088c <__aeabi_ddiv>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	460b      	mov	r3, r1
 8006bdc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	fracpart = modf(value, &intpart);
 8006be0:	f107 0318 	add.w	r3, r7, #24
 8006be4:	4618      	mov	r0, r3
 8006be6:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8006bea:	f001 fa93 	bl	8008114 <modf>
 8006bee:	ed87 0b08 	vstr	d0, [r7, #32]
	
	ret.usart1.reg->BRR = 0; // clean slate, reset.
 8006bf2:	4b33      	ldr	r3, [pc, #204]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006bf4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	609a      	str	r2, [r3, #8]
	if(samplingmode == 16){
 8006bfc:	7dbb      	ldrb	r3, [r7, #22]
 8006bfe:	2b10      	cmp	r3, #16
 8006c00:	d12b      	bne.n	8006c5a <STM32446Usart1Parameters+0x28a>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 8006c02:	f04f 0200 	mov.w	r2, #0
 8006c06:	4b33      	ldr	r3, [pc, #204]	; (8006cd4 <STM32446Usart1Parameters+0x304>)
 8006c08:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006c0c:	f7f9 fd14 	bl	8000638 <__aeabi_dmul>
 8006c10:	4602      	mov	r2, r0
 8006c12:	460b      	mov	r3, r1
 8006c14:	ec43 2b17 	vmov	d7, r2, r3
 8006c18:	eeb0 0a47 	vmov.f32	s0, s14
 8006c1c:	eef0 0a67 	vmov.f32	s1, s15
 8006c20:	f005 f912 	bl	800be48 <round>
 8006c24:	ec51 0b10 	vmov	r0, r1, d0
 8006c28:	4b25      	ldr	r3, [pc, #148]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006c2a:	f8d3 4150 	ldr.w	r4, [r3, #336]	; 0x150
 8006c2e:	f7f9 ffdb 	bl	8000be8 <__aeabi_d2uiz>
 8006c32:	4603      	mov	r3, r0
 8006c34:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 8006c36:	4b22      	ldr	r3, [pc, #136]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006c38:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006c3c:	689c      	ldr	r4, [r3, #8]
 8006c3e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c42:	4610      	mov	r0, r2
 8006c44:	4619      	mov	r1, r3
 8006c46:	f7f9 ffcf 	bl	8000be8 <__aeabi_d2uiz>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	011a      	lsls	r2, r3, #4
 8006c4e:	4b1c      	ldr	r3, [pc, #112]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006c50:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006c54:	4322      	orrs	r2, r4
 8006c56:	609a      	str	r2, [r3, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
	}else{
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
	}
}
 8006c58:	e06b      	b.n	8006d32 <STM32446Usart1Parameters+0x362>
	}else if(samplingmode == 8){
 8006c5a:	7dbb      	ldrb	r3, [r7, #22]
 8006c5c:	2b08      	cmp	r3, #8
 8006c5e:	d13d      	bne.n	8006cdc <STM32446Usart1Parameters+0x30c>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 8)); // DIV_Fraction
 8006c60:	f04f 0200 	mov.w	r2, #0
 8006c64:	4b1c      	ldr	r3, [pc, #112]	; (8006cd8 <STM32446Usart1Parameters+0x308>)
 8006c66:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006c6a:	f7f9 fce5 	bl	8000638 <__aeabi_dmul>
 8006c6e:	4602      	mov	r2, r0
 8006c70:	460b      	mov	r3, r1
 8006c72:	ec43 2b17 	vmov	d7, r2, r3
 8006c76:	eeb0 0a47 	vmov.f32	s0, s14
 8006c7a:	eef0 0a67 	vmov.f32	s1, s15
 8006c7e:	f005 f8e3 	bl	800be48 <round>
 8006c82:	ec51 0b10 	vmov	r0, r1, d0
 8006c86:	4b0e      	ldr	r3, [pc, #56]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006c88:	f8d3 4150 	ldr.w	r4, [r3, #336]	; 0x150
 8006c8c:	f7f9 ffac 	bl	8000be8 <__aeabi_d2uiz>
 8006c90:	4603      	mov	r3, r0
 8006c92:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 8006c94:	4b0a      	ldr	r3, [pc, #40]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006c96:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006c9a:	689c      	ldr	r4, [r3, #8]
 8006c9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ca0:	4610      	mov	r0, r2
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	f7f9 ffa0 	bl	8000be8 <__aeabi_d2uiz>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	011a      	lsls	r2, r3, #4
 8006cac:	4b04      	ldr	r3, [pc, #16]	; (8006cc0 <STM32446Usart1Parameters+0x2f0>)
 8006cae:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006cb2:	4322      	orrs	r2, r4
 8006cb4:	609a      	str	r2, [r3, #8]
}
 8006cb6:	e03c      	b.n	8006d32 <STM32446Usart1Parameters+0x362>
 8006cb8:	88e368f1 	.word	0x88e368f1
 8006cbc:	3ee4f8b5 	.word	0x3ee4f8b5
 8006cc0:	20000788 	.word	0x20000788
 8006cc4:	3fe00000 	.word	0x3fe00000
 8006cc8:	3ff00000 	.word	0x3ff00000
 8006ccc:	3ff80000 	.word	0x3ff80000
 8006cd0:	20000004 	.word	0x20000004
 8006cd4:	40300000 	.word	0x40300000
 8006cd8:	40200000 	.word	0x40200000
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 8006cdc:	f04f 0200 	mov.w	r2, #0
 8006ce0:	4b16      	ldr	r3, [pc, #88]	; (8006d3c <STM32446Usart1Parameters+0x36c>)
 8006ce2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006ce6:	f7f9 fca7 	bl	8000638 <__aeabi_dmul>
 8006cea:	4602      	mov	r2, r0
 8006cec:	460b      	mov	r3, r1
 8006cee:	ec43 2b17 	vmov	d7, r2, r3
 8006cf2:	eeb0 0a47 	vmov.f32	s0, s14
 8006cf6:	eef0 0a67 	vmov.f32	s1, s15
 8006cfa:	f005 f8a5 	bl	800be48 <round>
 8006cfe:	ec51 0b10 	vmov	r0, r1, d0
 8006d02:	4b0f      	ldr	r3, [pc, #60]	; (8006d40 <STM32446Usart1Parameters+0x370>)
 8006d04:	f8d3 4150 	ldr.w	r4, [r3, #336]	; 0x150
 8006d08:	f7f9 ff6e 	bl	8000be8 <__aeabi_d2uiz>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
 8006d10:	4b0b      	ldr	r3, [pc, #44]	; (8006d40 <STM32446Usart1Parameters+0x370>)
 8006d12:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006d16:	689c      	ldr	r4, [r3, #8]
 8006d18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d1c:	4610      	mov	r0, r2
 8006d1e:	4619      	mov	r1, r3
 8006d20:	f7f9 ff62 	bl	8000be8 <__aeabi_d2uiz>
 8006d24:	4603      	mov	r3, r0
 8006d26:	011a      	lsls	r2, r3, #4
 8006d28:	4b05      	ldr	r3, [pc, #20]	; (8006d40 <STM32446Usart1Parameters+0x370>)
 8006d2a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006d2e:	4322      	orrs	r2, r4
 8006d30:	609a      	str	r2, [r3, #8]
}
 8006d32:	bf00      	nop
 8006d34:	3738      	adds	r7, #56	; 0x38
 8006d36:	46bd      	mov	sp, r7
 8006d38:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d3c:	40300000 	.word	0x40300000
 8006d40:	20000788 	.word	0x20000788

08006d44 <STM32446Usart1Stop>:

void STM32446Usart1Stop(void){
 8006d44:	b480      	push	{r7}
 8006d46:	af00      	add	r7, sp, #0
	// added this as disable after confirmed end of transmission [9]
	ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable
 8006d48:	4b07      	ldr	r3, [pc, #28]	; (8006d68 <STM32446Usart1Stop+0x24>)
 8006d4a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006d4e:	68da      	ldr	r2, [r3, #12]
 8006d50:	4b05      	ldr	r3, [pc, #20]	; (8006d68 <STM32446Usart1Stop+0x24>)
 8006d52:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006d56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006d5a:	60da      	str	r2, [r3, #12]
}
 8006d5c:	bf00      	nop
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop
 8006d68:	20000788 	.word	0x20000788

08006d6c <STM32446bcd2dec>:
//MISCELLANEOUS


// Convert Binary Coded Decimal (BCD) to Decimal
char STM32446bcd2dec(char num)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b083      	sub	sp, #12
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	4603      	mov	r3, r0
 8006d74:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 8006d76:	79fb      	ldrb	r3, [r7, #7]
 8006d78:	091b      	lsrs	r3, r3, #4
 8006d7a:	b2db      	uxtb	r3, r3
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	0092      	lsls	r2, r2, #2
 8006d80:	4413      	add	r3, r2
 8006d82:	005b      	lsls	r3, r3, #1
 8006d84:	b2da      	uxtb	r2, r3
 8006d86:	79fb      	ldrb	r3, [r7, #7]
 8006d88:	f003 030f 	and.w	r3, r3, #15
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	4413      	add	r3, r2
 8006d90:	b2db      	uxtb	r3, r3
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	370c      	adds	r7, #12
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr
	...

08006da0 <STM32446dec2bcd>:

// Convert Decimal to Binary Coded Decimal (BCD)
char STM32446dec2bcd(char num)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b083      	sub	sp, #12
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	4603      	mov	r3, r0
 8006da8:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8006daa:	79fb      	ldrb	r3, [r7, #7]
 8006dac:	4a0c      	ldr	r2, [pc, #48]	; (8006de0 <STM32446dec2bcd+0x40>)
 8006dae:	fba2 2303 	umull	r2, r3, r2, r3
 8006db2:	08db      	lsrs	r3, r3, #3
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	011b      	lsls	r3, r3, #4
 8006db8:	b2d8      	uxtb	r0, r3
 8006dba:	79fa      	ldrb	r2, [r7, #7]
 8006dbc:	4b08      	ldr	r3, [pc, #32]	; (8006de0 <STM32446dec2bcd+0x40>)
 8006dbe:	fba3 1302 	umull	r1, r3, r3, r2
 8006dc2:	08d9      	lsrs	r1, r3, #3
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	009b      	lsls	r3, r3, #2
 8006dc8:	440b      	add	r3, r1
 8006dca:	005b      	lsls	r3, r3, #1
 8006dcc:	1ad3      	subs	r3, r2, r3
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	4403      	add	r3, r0
 8006dd2:	b2db      	uxtb	r3, r3
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr
 8006de0:	cccccccd 	.word	0xcccccccd

08006de4 <STM32446triggerA>:

// triggerA
uint32_t STM32446triggerA(uint32_t hllh_io, uint8_t pin, uint32_t counter)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b085      	sub	sp, #20
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	60f8      	str	r0, [r7, #12]
 8006dec:	460b      	mov	r3, r1
 8006dee:	607a      	str	r2, [r7, #4]
 8006df0:	72fb      	strb	r3, [r7, #11]
	mem[3] = 0;
 8006df2:	4b26      	ldr	r3, [pc, #152]	; (8006e8c <STM32446triggerA+0xa8>)
 8006df4:	2200      	movs	r2, #0
 8006df6:	60da      	str	r2, [r3, #12]
	
	switch(mem[0]){
 8006df8:	4b24      	ldr	r3, [pc, #144]	; (8006e8c <STM32446triggerA+0xa8>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d002      	beq.n	8006e06 <STM32446triggerA+0x22>
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d010      	beq.n	8006e26 <STM32446triggerA+0x42>
				}
				mem[0] = 0;
			}
			break;
		default:
			break;
 8006e04:	e039      	b.n	8006e7a <STM32446triggerA+0x96>
			if(hllh_io & (1 << pin)){
 8006e06:	7afb      	ldrb	r3, [r7, #11]
 8006e08:	2201      	movs	r2, #1
 8006e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e0e:	461a      	mov	r2, r3
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	4013      	ands	r3, r2
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d02d      	beq.n	8006e74 <STM32446triggerA+0x90>
				mem[1] = counter;
 8006e18:	4a1c      	ldr	r2, [pc, #112]	; (8006e8c <STM32446triggerA+0xa8>)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6053      	str	r3, [r2, #4]
				mem[0] = 1;
 8006e1e:	4b1b      	ldr	r3, [pc, #108]	; (8006e8c <STM32446triggerA+0xa8>)
 8006e20:	2201      	movs	r2, #1
 8006e22:	601a      	str	r2, [r3, #0]
			break;
 8006e24:	e026      	b.n	8006e74 <STM32446triggerA+0x90>
			if(hllh_io & (1 << pin)){
 8006e26:	7afb      	ldrb	r3, [r7, #11]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e2e:	461a      	mov	r2, r3
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	4013      	ands	r3, r2
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d01f      	beq.n	8006e78 <STM32446triggerA+0x94>
				mem[2] = counter;
 8006e38:	4a14      	ldr	r2, [pc, #80]	; (8006e8c <STM32446triggerA+0xa8>)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6093      	str	r3, [r2, #8]
				if((mem[2] + 1) > mem[1]){
 8006e3e:	4b13      	ldr	r3, [pc, #76]	; (8006e8c <STM32446triggerA+0xa8>)
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	1c5a      	adds	r2, r3, #1
 8006e44:	4b11      	ldr	r3, [pc, #68]	; (8006e8c <STM32446triggerA+0xa8>)
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	d907      	bls.n	8006e5c <STM32446triggerA+0x78>
					mem[3] = mem[2] - mem[1];
 8006e4c:	4b0f      	ldr	r3, [pc, #60]	; (8006e8c <STM32446triggerA+0xa8>)
 8006e4e:	689a      	ldr	r2, [r3, #8]
 8006e50:	4b0e      	ldr	r3, [pc, #56]	; (8006e8c <STM32446triggerA+0xa8>)
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	1ad3      	subs	r3, r2, r3
 8006e56:	4a0d      	ldr	r2, [pc, #52]	; (8006e8c <STM32446triggerA+0xa8>)
 8006e58:	60d3      	str	r3, [r2, #12]
 8006e5a:	e007      	b.n	8006e6c <STM32446triggerA+0x88>
					mem[3] = ((uint32_t) sperm - mem[1]) + mem[2];
 8006e5c:	4b0b      	ldr	r3, [pc, #44]	; (8006e8c <STM32446triggerA+0xa8>)
 8006e5e:	689a      	ldr	r2, [r3, #8]
 8006e60:	4b0a      	ldr	r3, [pc, #40]	; (8006e8c <STM32446triggerA+0xa8>)
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	3b01      	subs	r3, #1
 8006e68:	4a08      	ldr	r2, [pc, #32]	; (8006e8c <STM32446triggerA+0xa8>)
 8006e6a:	60d3      	str	r3, [r2, #12]
				mem[0] = 0;
 8006e6c:	4b07      	ldr	r3, [pc, #28]	; (8006e8c <STM32446triggerA+0xa8>)
 8006e6e:	2200      	movs	r2, #0
 8006e70:	601a      	str	r2, [r3, #0]
			break;
 8006e72:	e001      	b.n	8006e78 <STM32446triggerA+0x94>
			break;
 8006e74:	bf00      	nop
 8006e76:	e000      	b.n	8006e7a <STM32446triggerA+0x96>
			break;
 8006e78:	bf00      	nop
	}
	return mem[3];
 8006e7a:	4b04      	ldr	r3, [pc, #16]	; (8006e8c <STM32446triggerA+0xa8>)
 8006e7c:	68db      	ldr	r3, [r3, #12]
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3714      	adds	r7, #20
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	20000948 	.word	0x20000948

08006e90 <STM32446triggerB>:

// triggerB
uint32_t STM32446triggerB(uint32_t hl_io, uint32_t lh_io, uint8_t pin, uint32_t counter)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	60b9      	str	r1, [r7, #8]
 8006e9a:	603b      	str	r3, [r7, #0]
 8006e9c:	4613      	mov	r3, r2
 8006e9e:	71fb      	strb	r3, [r7, #7]
	nen[3] = 0;
 8006ea0:	4b25      	ldr	r3, [pc, #148]	; (8006f38 <STM32446triggerB+0xa8>)
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	60da      	str	r2, [r3, #12]
	
	switch(nen[0]){
 8006ea6:	4b24      	ldr	r3, [pc, #144]	; (8006f38 <STM32446triggerB+0xa8>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d002      	beq.n	8006eb4 <STM32446triggerB+0x24>
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d010      	beq.n	8006ed4 <STM32446triggerB+0x44>
				}
				nen[0] = 0;
			}
			break;
		default:
			break;
 8006eb2:	e039      	b.n	8006f28 <STM32446triggerB+0x98>
			if(hl_io & (1 << pin)){
 8006eb4:	79fb      	ldrb	r3, [r7, #7]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8006ebc:	461a      	mov	r2, r3
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d02d      	beq.n	8006f22 <STM32446triggerB+0x92>
				nen[1] = counter;
 8006ec6:	4a1c      	ldr	r2, [pc, #112]	; (8006f38 <STM32446triggerB+0xa8>)
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	6053      	str	r3, [r2, #4]
				nen[0] = 1;
 8006ecc:	4b1a      	ldr	r3, [pc, #104]	; (8006f38 <STM32446triggerB+0xa8>)
 8006ece:	2201      	movs	r2, #1
 8006ed0:	601a      	str	r2, [r3, #0]
			break;
 8006ed2:	e026      	b.n	8006f22 <STM32446triggerB+0x92>
			if(lh_io & (1 << pin)){
 8006ed4:	79fb      	ldrb	r3, [r7, #7]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8006edc:	461a      	mov	r2, r3
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d01f      	beq.n	8006f26 <STM32446triggerB+0x96>
				nen[2] = counter;
 8006ee6:	4a14      	ldr	r2, [pc, #80]	; (8006f38 <STM32446triggerB+0xa8>)
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	6093      	str	r3, [r2, #8]
				if((nen[2] + 1) > nen[1]){
 8006eec:	4b12      	ldr	r3, [pc, #72]	; (8006f38 <STM32446triggerB+0xa8>)
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	1c5a      	adds	r2, r3, #1
 8006ef2:	4b11      	ldr	r3, [pc, #68]	; (8006f38 <STM32446triggerB+0xa8>)
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d907      	bls.n	8006f0a <STM32446triggerB+0x7a>
					nen[3] = nen[2] - nen[1];
 8006efa:	4b0f      	ldr	r3, [pc, #60]	; (8006f38 <STM32446triggerB+0xa8>)
 8006efc:	689a      	ldr	r2, [r3, #8]
 8006efe:	4b0e      	ldr	r3, [pc, #56]	; (8006f38 <STM32446triggerB+0xa8>)
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	1ad3      	subs	r3, r2, r3
 8006f04:	4a0c      	ldr	r2, [pc, #48]	; (8006f38 <STM32446triggerB+0xa8>)
 8006f06:	60d3      	str	r3, [r2, #12]
 8006f08:	e007      	b.n	8006f1a <STM32446triggerB+0x8a>
					nen[3] = ((uint32_t) sperm - nen[1]) + nen[2];
 8006f0a:	4b0b      	ldr	r3, [pc, #44]	; (8006f38 <STM32446triggerB+0xa8>)
 8006f0c:	689a      	ldr	r2, [r3, #8]
 8006f0e:	4b0a      	ldr	r3, [pc, #40]	; (8006f38 <STM32446triggerB+0xa8>)
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	1ad3      	subs	r3, r2, r3
 8006f14:	3b01      	subs	r3, #1
 8006f16:	4a08      	ldr	r2, [pc, #32]	; (8006f38 <STM32446triggerB+0xa8>)
 8006f18:	60d3      	str	r3, [r2, #12]
				nen[0] = 0;
 8006f1a:	4b07      	ldr	r3, [pc, #28]	; (8006f38 <STM32446triggerB+0xa8>)
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	601a      	str	r2, [r3, #0]
			break;
 8006f20:	e001      	b.n	8006f26 <STM32446triggerB+0x96>
			break;
 8006f22:	bf00      	nop
 8006f24:	e000      	b.n	8006f28 <STM32446triggerB+0x98>
			break;
 8006f26:	bf00      	nop
	}
	return nen[3];
 8006f28:	4b03      	ldr	r3, [pc, #12]	; (8006f38 <STM32446triggerB+0xa8>)
 8006f2a:	68db      	ldr	r3, [r3, #12]
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	3714      	adds	r7, #20
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr
 8006f38:	20000958 	.word	0x20000958

08006f3c <STM32ReadHLByte>:

uint16_t STM32ReadHLByte(STM32HighLowByte reg)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b083      	sub	sp, #12
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 8006f44:	793b      	ldrb	r3, [r7, #4]
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	021b      	lsls	r3, r3, #8
 8006f4a:	b29a      	uxth	r2, r3
 8006f4c:	797b      	ldrb	r3, [r7, #5]
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	4313      	orrs	r3, r2
 8006f52:	b29b      	uxth	r3, r3
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	370c      	adds	r7, #12
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5e:	4770      	bx	lr

08006f60 <STM32ReadLHByte>:

uint16_t STM32ReadLHByte(STM32HighLowByte reg)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b083      	sub	sp, #12
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 8006f68:	797b      	ldrb	r3, [r7, #5]
 8006f6a:	b29b      	uxth	r3, r3
 8006f6c:	021b      	lsls	r3, r3, #8
 8006f6e:	b29a      	uxth	r2, r3
 8006f70:	793b      	ldrb	r3, [r7, #4]
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	4313      	orrs	r3, r2
 8006f76:	b29b      	uxth	r3, r3
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	370c      	adds	r7, #12
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <STM32WriteHLByte>:

STM32HighLowByte STM32WriteHLByte(uint16_t val)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b085      	sub	sp, #20
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 8006f8e:	88fb      	ldrh	r3, [r7, #6]
 8006f90:	0a1b      	lsrs	r3, r3, #8
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	723b      	strb	r3, [r7, #8]
 8006f98:	88fb      	ldrh	r3, [r7, #6]
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	727b      	strb	r3, [r7, #9]
	return reg;
 8006f9e:	893b      	ldrh	r3, [r7, #8]
 8006fa0:	81bb      	strh	r3, [r7, #12]
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	7b3a      	ldrb	r2, [r7, #12]
 8006fa6:	f362 0307 	bfi	r3, r2, #0, #8
 8006faa:	7b7a      	ldrb	r2, [r7, #13]
 8006fac:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3714      	adds	r7, #20
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr

08006fbc <STM32WriteLHByte>:

STM32HighLowByte STM32WriteLHByte(uint16_t val)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b085      	sub	sp, #20
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 8006fc6:	88fb      	ldrh	r3, [r7, #6]
 8006fc8:	0a1b      	lsrs	r3, r3, #8
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	727b      	strb	r3, [r7, #9]
 8006fd0:	88fb      	ldrh	r3, [r7, #6]
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	723b      	strb	r3, [r7, #8]
	return reg;
 8006fd6:	893b      	ldrh	r3, [r7, #8]
 8006fd8:	81bb      	strh	r3, [r7, #12]
 8006fda:	2300      	movs	r3, #0
 8006fdc:	7b3a      	ldrb	r2, [r7, #12]
 8006fde:	f362 0307 	bfi	r3, r2, #0, #8
 8006fe2:	7b7a      	ldrb	r2, [r7, #13]
 8006fe4:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3714      	adds	r7, #20
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <STM32SwapByte>:

uint16_t STM32SwapByte(uint16_t num)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b085      	sub	sp, #20
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 8006ffe:	88fb      	ldrh	r3, [r7, #6]
 8007000:	021b      	lsls	r3, r3, #8
 8007002:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 8007004:	88fb      	ldrh	r3, [r7, #6]
 8007006:	0a1b      	lsrs	r3, r3, #8
 8007008:	b29a      	uxth	r2, r3
 800700a:	89fb      	ldrh	r3, [r7, #14]
 800700c:	4313      	orrs	r3, r2
 800700e:	b29b      	uxth	r3, r3
}
 8007010:	4618      	mov	r0, r3
 8007012:	3714      	adds	r7, #20
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr

0800701c <STM32446RtcSetTr>:
/********************************/
/***********FILE FUNC************/
/********************************/
//RTC
void STM32446RtcSetTr(void)
{
 800701c:	b480      	push	{r7}
 800701e:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8007020:	4b25      	ldr	r3, [pc, #148]	; (80070b8 <STM32446RtcSetTr+0x9c>)
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	4b24      	ldr	r3, [pc, #144]	; (80070b8 <STM32446RtcSetTr+0x9c>)
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800702e:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8007030:	4b21      	ldr	r3, [pc, #132]	; (80070b8 <STM32446RtcSetTr+0x9c>)
 8007032:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007036:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007038:	4b1f      	ldr	r3, [pc, #124]	; (80070b8 <STM32446RtcSetTr+0x9c>)
 800703a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800703e:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8007042:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8007044:	4b1c      	ldr	r3, [pc, #112]	; (80070b8 <STM32446RtcSetTr+0x9c>)
 8007046:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800704a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800704c:	4b1a      	ldr	r3, [pc, #104]	; (80070b8 <STM32446RtcSetTr+0x9c>)
 800704e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007052:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8007056:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8007058:	4b17      	ldr	r3, [pc, #92]	; (80070b8 <STM32446RtcSetTr+0x9c>)
 800705a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800705e:	68da      	ldr	r2, [r3, #12]
 8007060:	4b15      	ldr	r3, [pc, #84]	; (80070b8 <STM32446RtcSetTr+0x9c>)
 8007062:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007066:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800706a:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 800706c:	bf00      	nop
 800706e:	4b12      	ldr	r3, [pc, #72]	; (80070b8 <STM32446RtcSetTr+0x9c>)
 8007070:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800707a:	2b00      	cmp	r3, #0
 800707c:	d0f7      	beq.n	800706e <STM32446RtcSetTr+0x52>
	//4 - Setup
	
	ret.rtc.reg->TR = STM32446TimeTr;
 800707e:	4b0e      	ldr	r3, [pc, #56]	; (80070b8 <STM32446RtcSetTr+0x9c>)
 8007080:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007084:	4a0d      	ldr	r2, [pc, #52]	; (80070bc <STM32446RtcSetTr+0xa0>)
 8007086:	6812      	ldr	r2, [r2, #0]
 8007088:	601a      	str	r2, [r3, #0]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 800708a:	4b0b      	ldr	r3, [pc, #44]	; (80070b8 <STM32446RtcSetTr+0x9c>)
 800708c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007090:	68da      	ldr	r2, [r3, #12]
 8007092:	4b09      	ldr	r3, [pc, #36]	; (80070b8 <STM32446RtcSetTr+0x9c>)
 8007094:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007098:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800709c:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 800709e:	4b06      	ldr	r3, [pc, #24]	; (80070b8 <STM32446RtcSetTr+0x9c>)
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	4b04      	ldr	r3, [pc, #16]	; (80070b8 <STM32446RtcSetTr+0x9c>)
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80070ac:	601a      	str	r2, [r3, #0]
}
 80070ae:	bf00      	nop
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr
 80070b8:	20000788 	.word	0x20000788
 80070bc:	20000940 	.word	0x20000940

080070c0 <STM32446RtcSetDr>:

void STM32446RtcSetDr(void)
{
 80070c0:	b480      	push	{r7}
 80070c2:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 80070c4:	4b25      	ldr	r3, [pc, #148]	; (800715c <STM32446RtcSetDr+0x9c>)
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	4b24      	ldr	r3, [pc, #144]	; (800715c <STM32446RtcSetDr+0x9c>)
 80070cc:	689b      	ldr	r3, [r3, #8]
 80070ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070d2:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 80070d4:	4b21      	ldr	r3, [pc, #132]	; (800715c <STM32446RtcSetDr+0x9c>)
 80070d6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80070da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80070dc:	4b1f      	ldr	r3, [pc, #124]	; (800715c <STM32446RtcSetDr+0x9c>)
 80070de:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80070e2:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 80070e6:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 80070e8:	4b1c      	ldr	r3, [pc, #112]	; (800715c <STM32446RtcSetDr+0x9c>)
 80070ea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80070ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80070f0:	4b1a      	ldr	r3, [pc, #104]	; (800715c <STM32446RtcSetDr+0x9c>)
 80070f2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80070f6:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 80070fa:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 80070fc:	4b17      	ldr	r3, [pc, #92]	; (800715c <STM32446RtcSetDr+0x9c>)
 80070fe:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007102:	68da      	ldr	r2, [r3, #12]
 8007104:	4b15      	ldr	r3, [pc, #84]	; (800715c <STM32446RtcSetDr+0x9c>)
 8007106:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800710a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800710e:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8007110:	bf00      	nop
 8007112:	4b12      	ldr	r3, [pc, #72]	; (800715c <STM32446RtcSetDr+0x9c>)
 8007114:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007118:	68db      	ldr	r3, [r3, #12]
 800711a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800711e:	2b00      	cmp	r3, #0
 8007120:	d0f7      	beq.n	8007112 <STM32446RtcSetDr+0x52>
	//4 - Setup
	
	ret.rtc.reg->DR = STM32446DateDr;
 8007122:	4b0e      	ldr	r3, [pc, #56]	; (800715c <STM32446RtcSetDr+0x9c>)
 8007124:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007128:	4a0d      	ldr	r2, [pc, #52]	; (8007160 <STM32446RtcSetDr+0xa0>)
 800712a:	6812      	ldr	r2, [r2, #0]
 800712c:	605a      	str	r2, [r3, #4]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 800712e:	4b0b      	ldr	r3, [pc, #44]	; (800715c <STM32446RtcSetDr+0x9c>)
 8007130:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007134:	68da      	ldr	r2, [r3, #12]
 8007136:	4b09      	ldr	r3, [pc, #36]	; (800715c <STM32446RtcSetDr+0x9c>)
 8007138:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800713c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007140:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8007142:	4b06      	ldr	r3, [pc, #24]	; (800715c <STM32446RtcSetDr+0x9c>)
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	4b04      	ldr	r3, [pc, #16]	; (800715c <STM32446RtcSetDr+0x9c>)
 800714a:	689b      	ldr	r3, [r3, #8]
 800714c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007150:	601a      	str	r2, [r3, #0]
}
 8007152:	bf00      	nop
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr
 800715c:	20000788 	.word	0x20000788
 8007160:	20000944 	.word	0x20000944

08007164 <STM32446RtcAccess>:

uint8_t STM32446RtcAccess(uint8_t clock)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b084      	sub	sp, #16
 8007168:	af00      	add	r7, sp, #0
 800716a:	4603      	mov	r3, r0
 800716c:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	//RM0390 pg 94
	//RTC access
	//1 - Enable the power interface clock by setting the PWREN bits in the RCC_APB1ENR
	ret.rcc.reg->APB1ENR |= (1 << 28); // Power interface clock enable
 800716e:	4b10      	ldr	r3, [pc, #64]	; (80071b0 <STM32446RtcAccess+0x4c>)
 8007170:	68db      	ldr	r3, [r3, #12]
 8007172:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007174:	4b0e      	ldr	r3, [pc, #56]	; (80071b0 <STM32446RtcAccess+0x4c>)
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800717c:	641a      	str	r2, [r3, #64]	; 0x40
	//RCC->APB1ENR |= ((1 << 11) | (1 << 28));
	//2 - Set the DBP bit in the PWR power control register (PWR_CR)
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 800717e:	4b0c      	ldr	r3, [pc, #48]	; (80071b0 <STM32446RtcAccess+0x4c>)
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	4b0a      	ldr	r3, [pc, #40]	; (80071b0 <STM32446RtcAccess+0x4c>)
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800718c:	601a      	str	r2, [r3, #0]
	//3 - Select the RTC clock source RTC/AWU clock
	STM32446RccLEnable(clock);
 800718e:	79fb      	ldrb	r3, [r7, #7]
 8007190:	4618      	mov	r0, r3
 8007192:	f7fd f89f 	bl	80042d4 <STM32446RccLEnable>
	status = 1;
 8007196:	2301      	movs	r3, #1
 8007198:	73fb      	strb	r3, [r7, #15]
	//4 - RTCSEL[1:0]: RTC clock source selection
	STM32446RccLSelect(clock);
 800719a:	79fb      	ldrb	r3, [r7, #7]
 800719c:	4618      	mov	r0, r3
 800719e:	f7fd f8f7 	bl	8004390 <STM32446RccLSelect>
	status = 2;
 80071a2:	2302      	movs	r3, #2
 80071a4:	73fb      	strb	r3, [r7, #15]
	return status;
 80071a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3710      	adds	r7, #16
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	20000788 	.word	0x20000788
 80071b4:	00000000 	.word	0x00000000

080071b8 <template>:
	ret.rcc.reg->AHB1ENR |= (1 << 18); // BKPSRAMEN: Backup SRAM interface clock enable
}

// TEMPLATE
void template(void)
{ // the best procedure ever does absolutely nothing
 80071b8:	b580      	push	{r7, lr}
 80071ba:	af00      	add	r7, sp, #0
	ret.rcc.reg->APB2ENR |= (1 << 4); // USART1EN: USART1 clock enable
 80071bc:	4b24      	ldr	r3, [pc, #144]	; (8007250 <template+0x98>)
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80071c2:	4b23      	ldr	r3, [pc, #140]	; (8007250 <template+0x98>)
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	f042 0210 	orr.w	r2, r2, #16
 80071ca:	645a      	str	r2, [r3, #68]	; 0x44
	ret.gpioa.moder(2,9);
 80071cc:	4b20      	ldr	r3, [pc, #128]	; (8007250 <template+0x98>)
 80071ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071d0:	2109      	movs	r1, #9
 80071d2:	2002      	movs	r0, #2
 80071d4:	4798      	blx	r3
	ret.gpioa.moder(2,10);
 80071d6:	4b1e      	ldr	r3, [pc, #120]	; (8007250 <template+0x98>)
 80071d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071da:	210a      	movs	r1, #10
 80071dc:	2002      	movs	r0, #2
 80071de:	4798      	blx	r3
	ret.gpioa.afr(7,9);
 80071e0:	4b1b      	ldr	r3, [pc, #108]	; (8007250 <template+0x98>)
 80071e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071e4:	2109      	movs	r1, #9
 80071e6:	2007      	movs	r0, #7
 80071e8:	4798      	blx	r3
	ret.gpioa.afr(7,10);
 80071ea:	4b19      	ldr	r3, [pc, #100]	; (8007250 <template+0x98>)
 80071ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071ee:	210a      	movs	r1, #10
 80071f0:	2007      	movs	r0, #7
 80071f2:	4798      	blx	r3
	ret.usart1.reg->CR1 |= (1 << 13); // UE: USART enable
 80071f4:	4b16      	ldr	r3, [pc, #88]	; (8007250 <template+0x98>)
 80071f6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80071fa:	68da      	ldr	r2, [r3, #12]
 80071fc:	4b14      	ldr	r3, [pc, #80]	; (8007250 <template+0x98>)
 80071fe:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8007202:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007206:	60da      	str	r2, [r3, #12]
	ret.usart1.parameters( 8, 16, 1, 9600 ); // Default
 8007208:	4b11      	ldr	r3, [pc, #68]	; (8007250 <template+0x98>)
 800720a:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800720e:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8007212:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8007248 <template+0x90>
 8007216:	2110      	movs	r1, #16
 8007218:	2008      	movs	r0, #8
 800721a:	4798      	blx	r3
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 7); // DMAT: DMA enable transmitter - disabled
 800721c:	4b0c      	ldr	r3, [pc, #48]	; (8007250 <template+0x98>)
 800721e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8007222:	695a      	ldr	r2, [r3, #20]
 8007224:	4b0a      	ldr	r3, [pc, #40]	; (8007250 <template+0x98>)
 8007226:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800722a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800722e:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 3); // TE: Transmitter enable
 8007230:	4b07      	ldr	r3, [pc, #28]	; (8007250 <template+0x98>)
 8007232:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8007236:	68da      	ldr	r2, [r3, #12]
 8007238:	4b05      	ldr	r3, [pc, #20]	; (8007250 <template+0x98>)
 800723a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800723e:	f042 0208 	orr.w	r2, r2, #8
 8007242:	60da      	str	r2, [r3, #12]
}
 8007244:	bf00      	nop
 8007246:	bd80      	pop	{r7, pc}
 8007248:	00000000 	.word	0x00000000
 800724c:	3ff00000 	.word	0x3ff00000
 8007250:	20000788 	.word	0x20000788

08007254 <SystickInic>:
/*******************************************************************************/
/*******************************************************************************/
// SYSTICK
void SystickInic(void)
{
 8007254:	b480      	push	{r7}
 8007256:	af00      	add	r7, sp, #0
	ret.systick.reg->LOAD = (uint32_t)(SystemCoreClock - 1);
 8007258:	4b0d      	ldr	r3, [pc, #52]	; (8007290 <SystickInic+0x3c>)
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	4b0d      	ldr	r3, [pc, #52]	; (8007294 <SystickInic+0x40>)
 800725e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007262:	3a01      	subs	r2, #1
 8007264:	605a      	str	r2, [r3, #4]
	ret.systick.reg->VAL = 0UL;
 8007266:	4b0b      	ldr	r3, [pc, #44]	; (8007294 <SystickInic+0x40>)
 8007268:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800726c:	2200      	movs	r2, #0
 800726e:	609a      	str	r2, [r3, #8]
	ret.systick.reg->CTRL |= ((1 << 1) | (1 << 2));
 8007270:	4b08      	ldr	r3, [pc, #32]	; (8007294 <SystickInic+0x40>)
 8007272:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	4b06      	ldr	r3, [pc, #24]	; (8007294 <SystickInic+0x40>)
 800727a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800727e:	f042 0206 	orr.w	r2, r2, #6
 8007282:	601a      	str	r2, [r3, #0]
}
 8007284:	bf00      	nop
 8007286:	46bd      	mov	sp, r7
 8007288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728c:	4770      	bx	lr
 800728e:	bf00      	nop
 8007290:	20000004 	.word	0x20000004
 8007294:	20000788 	.word	0x20000788

08007298 <STM32446delay_ms>:
void STM32446delay_ms(uint32_t ms)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemCoreClock / 1000) - 1);
 80072a0:	4b16      	ldr	r3, [pc, #88]	; (80072fc <STM32446delay_ms+0x64>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a16      	ldr	r2, [pc, #88]	; (8007300 <STM32446delay_ms+0x68>)
 80072a6:	fba2 2303 	umull	r2, r3, r2, r3
 80072aa:	099a      	lsrs	r2, r3, #6
 80072ac:	4b15      	ldr	r3, [pc, #84]	; (8007304 <STM32446delay_ms+0x6c>)
 80072ae:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80072b2:	3a01      	subs	r2, #1
 80072b4:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 80072b6:	4b13      	ldr	r3, [pc, #76]	; (8007304 <STM32446delay_ms+0x6c>)
 80072b8:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	4b11      	ldr	r3, [pc, #68]	; (8007304 <STM32446delay_ms+0x6c>)
 80072c0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80072c4:	f042 0201 	orr.w	r2, r2, #1
 80072c8:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 80072ca:	4b0f      	ldr	r3, [pc, #60]	; (8007308 <STM32446delay_ms+0x70>)
 80072cc:	2200      	movs	r2, #0
 80072ce:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ms);
 80072d0:	bf00      	nop
 80072d2:	4b0d      	ldr	r3, [pc, #52]	; (8007308 <STM32446delay_ms+0x70>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	687a      	ldr	r2, [r7, #4]
 80072d8:	429a      	cmp	r2, r3
 80072da:	d8fa      	bhi.n	80072d2 <STM32446delay_ms+0x3a>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 80072dc:	4b09      	ldr	r3, [pc, #36]	; (8007304 <STM32446delay_ms+0x6c>)
 80072de:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	4b07      	ldr	r3, [pc, #28]	; (8007304 <STM32446delay_ms+0x6c>)
 80072e6:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80072ea:	f022 0201 	bic.w	r2, r2, #1
 80072ee:	601a      	str	r2, [r3, #0]
}
 80072f0:	bf00      	nop
 80072f2:	370c      	adds	r7, #12
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr
 80072fc:	20000004 	.word	0x20000004
 8007300:	10624dd3 	.word	0x10624dd3
 8007304:	20000788 	.word	0x20000788
 8007308:	2000093c 	.word	0x2000093c

0800730c <STM32446delay_10us>:
void STM32446delay_10us(uint32_t us)
{
 800730c:	b480      	push	{r7}
 800730e:	b083      	sub	sp, #12
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemCoreClock / 100000) - 1);
 8007314:	4b17      	ldr	r3, [pc, #92]	; (8007374 <STM32446delay_10us+0x68>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	095b      	lsrs	r3, r3, #5
 800731a:	4a17      	ldr	r2, [pc, #92]	; (8007378 <STM32446delay_10us+0x6c>)
 800731c:	fba2 2303 	umull	r2, r3, r2, r3
 8007320:	09da      	lsrs	r2, r3, #7
 8007322:	4b16      	ldr	r3, [pc, #88]	; (800737c <STM32446delay_10us+0x70>)
 8007324:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007328:	3a01      	subs	r2, #1
 800732a:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 800732c:	4b13      	ldr	r3, [pc, #76]	; (800737c <STM32446delay_10us+0x70>)
 800732e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	4b11      	ldr	r3, [pc, #68]	; (800737c <STM32446delay_10us+0x70>)
 8007336:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800733a:	f042 0201 	orr.w	r2, r2, #1
 800733e:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 8007340:	4b0f      	ldr	r3, [pc, #60]	; (8007380 <STM32446delay_10us+0x74>)
 8007342:	2200      	movs	r2, #0
 8007344:	601a      	str	r2, [r3, #0]
	while (DelayCounter < us);
 8007346:	bf00      	nop
 8007348:	4b0d      	ldr	r3, [pc, #52]	; (8007380 <STM32446delay_10us+0x74>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	687a      	ldr	r2, [r7, #4]
 800734e:	429a      	cmp	r2, r3
 8007350:	d8fa      	bhi.n	8007348 <STM32446delay_10us+0x3c>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 8007352:	4b0a      	ldr	r3, [pc, #40]	; (800737c <STM32446delay_10us+0x70>)
 8007354:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	4b08      	ldr	r3, [pc, #32]	; (800737c <STM32446delay_10us+0x70>)
 800735c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007360:	f022 0201 	bic.w	r2, r2, #1
 8007364:	601a      	str	r2, [r3, #0]
}
 8007366:	bf00      	nop
 8007368:	370c      	adds	r7, #12
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr
 8007372:	bf00      	nop
 8007374:	20000004 	.word	0x20000004
 8007378:	0a7c5ac5 	.word	0x0a7c5ac5
 800737c:	20000788 	.word	0x20000788
 8007380:	2000093c 	.word	0x2000093c

08007384 <SysTick_Handler>:
/***Interrupt Procedure***/
void SysTick_Handler(void)
{ // count down to zero systick interrupt and reload.
 8007384:	b480      	push	{r7}
 8007386:	af00      	add	r7, sp, #0
	DelayCounter++;
 8007388:	4b04      	ldr	r3, [pc, #16]	; (800739c <SysTick_Handler+0x18>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	3301      	adds	r3, #1
 800738e:	4a03      	ldr	r2, [pc, #12]	; (800739c <SysTick_Handler+0x18>)
 8007390:	6013      	str	r3, [r2, #0]
}
 8007392:	bf00      	nop
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr
 800739c:	2000093c 	.word	0x2000093c

080073a0 <__errno>:
 80073a0:	4b01      	ldr	r3, [pc, #4]	; (80073a8 <__errno+0x8>)
 80073a2:	6818      	ldr	r0, [r3, #0]
 80073a4:	4770      	bx	lr
 80073a6:	bf00      	nop
 80073a8:	20000008 	.word	0x20000008

080073ac <__libc_init_array>:
 80073ac:	b570      	push	{r4, r5, r6, lr}
 80073ae:	4d0d      	ldr	r5, [pc, #52]	; (80073e4 <__libc_init_array+0x38>)
 80073b0:	4c0d      	ldr	r4, [pc, #52]	; (80073e8 <__libc_init_array+0x3c>)
 80073b2:	1b64      	subs	r4, r4, r5
 80073b4:	10a4      	asrs	r4, r4, #2
 80073b6:	2600      	movs	r6, #0
 80073b8:	42a6      	cmp	r6, r4
 80073ba:	d109      	bne.n	80073d0 <__libc_init_array+0x24>
 80073bc:	4d0b      	ldr	r5, [pc, #44]	; (80073ec <__libc_init_array+0x40>)
 80073be:	4c0c      	ldr	r4, [pc, #48]	; (80073f0 <__libc_init_array+0x44>)
 80073c0:	f005 fca4 	bl	800cd0c <_init>
 80073c4:	1b64      	subs	r4, r4, r5
 80073c6:	10a4      	asrs	r4, r4, #2
 80073c8:	2600      	movs	r6, #0
 80073ca:	42a6      	cmp	r6, r4
 80073cc:	d105      	bne.n	80073da <__libc_init_array+0x2e>
 80073ce:	bd70      	pop	{r4, r5, r6, pc}
 80073d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80073d4:	4798      	blx	r3
 80073d6:	3601      	adds	r6, #1
 80073d8:	e7ee      	b.n	80073b8 <__libc_init_array+0xc>
 80073da:	f855 3b04 	ldr.w	r3, [r5], #4
 80073de:	4798      	blx	r3
 80073e0:	3601      	adds	r6, #1
 80073e2:	e7f2      	b.n	80073ca <__libc_init_array+0x1e>
 80073e4:	0800d3a0 	.word	0x0800d3a0
 80073e8:	0800d3a0 	.word	0x0800d3a0
 80073ec:	0800d3a0 	.word	0x0800d3a0
 80073f0:	0800d3a4 	.word	0x0800d3a4

080073f4 <memcpy>:
 80073f4:	440a      	add	r2, r1
 80073f6:	4291      	cmp	r1, r2
 80073f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80073fc:	d100      	bne.n	8007400 <memcpy+0xc>
 80073fe:	4770      	bx	lr
 8007400:	b510      	push	{r4, lr}
 8007402:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007406:	f803 4f01 	strb.w	r4, [r3, #1]!
 800740a:	4291      	cmp	r1, r2
 800740c:	d1f9      	bne.n	8007402 <memcpy+0xe>
 800740e:	bd10      	pop	{r4, pc}

08007410 <memset>:
 8007410:	4402      	add	r2, r0
 8007412:	4603      	mov	r3, r0
 8007414:	4293      	cmp	r3, r2
 8007416:	d100      	bne.n	800741a <memset+0xa>
 8007418:	4770      	bx	lr
 800741a:	f803 1b01 	strb.w	r1, [r3], #1
 800741e:	e7f9      	b.n	8007414 <memset+0x4>

08007420 <__cvt>:
 8007420:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007424:	ec55 4b10 	vmov	r4, r5, d0
 8007428:	2d00      	cmp	r5, #0
 800742a:	460e      	mov	r6, r1
 800742c:	4619      	mov	r1, r3
 800742e:	462b      	mov	r3, r5
 8007430:	bfbb      	ittet	lt
 8007432:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007436:	461d      	movlt	r5, r3
 8007438:	2300      	movge	r3, #0
 800743a:	232d      	movlt	r3, #45	; 0x2d
 800743c:	700b      	strb	r3, [r1, #0]
 800743e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007440:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007444:	4691      	mov	r9, r2
 8007446:	f023 0820 	bic.w	r8, r3, #32
 800744a:	bfbc      	itt	lt
 800744c:	4622      	movlt	r2, r4
 800744e:	4614      	movlt	r4, r2
 8007450:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007454:	d005      	beq.n	8007462 <__cvt+0x42>
 8007456:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800745a:	d100      	bne.n	800745e <__cvt+0x3e>
 800745c:	3601      	adds	r6, #1
 800745e:	2102      	movs	r1, #2
 8007460:	e000      	b.n	8007464 <__cvt+0x44>
 8007462:	2103      	movs	r1, #3
 8007464:	ab03      	add	r3, sp, #12
 8007466:	9301      	str	r3, [sp, #4]
 8007468:	ab02      	add	r3, sp, #8
 800746a:	9300      	str	r3, [sp, #0]
 800746c:	ec45 4b10 	vmov	d0, r4, r5
 8007470:	4653      	mov	r3, sl
 8007472:	4632      	mov	r2, r6
 8007474:	f001 fe4c 	bl	8009110 <_dtoa_r>
 8007478:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800747c:	4607      	mov	r7, r0
 800747e:	d102      	bne.n	8007486 <__cvt+0x66>
 8007480:	f019 0f01 	tst.w	r9, #1
 8007484:	d022      	beq.n	80074cc <__cvt+0xac>
 8007486:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800748a:	eb07 0906 	add.w	r9, r7, r6
 800748e:	d110      	bne.n	80074b2 <__cvt+0x92>
 8007490:	783b      	ldrb	r3, [r7, #0]
 8007492:	2b30      	cmp	r3, #48	; 0x30
 8007494:	d10a      	bne.n	80074ac <__cvt+0x8c>
 8007496:	2200      	movs	r2, #0
 8007498:	2300      	movs	r3, #0
 800749a:	4620      	mov	r0, r4
 800749c:	4629      	mov	r1, r5
 800749e:	f7f9 fb33 	bl	8000b08 <__aeabi_dcmpeq>
 80074a2:	b918      	cbnz	r0, 80074ac <__cvt+0x8c>
 80074a4:	f1c6 0601 	rsb	r6, r6, #1
 80074a8:	f8ca 6000 	str.w	r6, [sl]
 80074ac:	f8da 3000 	ldr.w	r3, [sl]
 80074b0:	4499      	add	r9, r3
 80074b2:	2200      	movs	r2, #0
 80074b4:	2300      	movs	r3, #0
 80074b6:	4620      	mov	r0, r4
 80074b8:	4629      	mov	r1, r5
 80074ba:	f7f9 fb25 	bl	8000b08 <__aeabi_dcmpeq>
 80074be:	b108      	cbz	r0, 80074c4 <__cvt+0xa4>
 80074c0:	f8cd 900c 	str.w	r9, [sp, #12]
 80074c4:	2230      	movs	r2, #48	; 0x30
 80074c6:	9b03      	ldr	r3, [sp, #12]
 80074c8:	454b      	cmp	r3, r9
 80074ca:	d307      	bcc.n	80074dc <__cvt+0xbc>
 80074cc:	9b03      	ldr	r3, [sp, #12]
 80074ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80074d0:	1bdb      	subs	r3, r3, r7
 80074d2:	4638      	mov	r0, r7
 80074d4:	6013      	str	r3, [r2, #0]
 80074d6:	b004      	add	sp, #16
 80074d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074dc:	1c59      	adds	r1, r3, #1
 80074de:	9103      	str	r1, [sp, #12]
 80074e0:	701a      	strb	r2, [r3, #0]
 80074e2:	e7f0      	b.n	80074c6 <__cvt+0xa6>

080074e4 <__exponent>:
 80074e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074e6:	4603      	mov	r3, r0
 80074e8:	2900      	cmp	r1, #0
 80074ea:	bfb8      	it	lt
 80074ec:	4249      	neglt	r1, r1
 80074ee:	f803 2b02 	strb.w	r2, [r3], #2
 80074f2:	bfb4      	ite	lt
 80074f4:	222d      	movlt	r2, #45	; 0x2d
 80074f6:	222b      	movge	r2, #43	; 0x2b
 80074f8:	2909      	cmp	r1, #9
 80074fa:	7042      	strb	r2, [r0, #1]
 80074fc:	dd2a      	ble.n	8007554 <__exponent+0x70>
 80074fe:	f10d 0407 	add.w	r4, sp, #7
 8007502:	46a4      	mov	ip, r4
 8007504:	270a      	movs	r7, #10
 8007506:	46a6      	mov	lr, r4
 8007508:	460a      	mov	r2, r1
 800750a:	fb91 f6f7 	sdiv	r6, r1, r7
 800750e:	fb07 1516 	mls	r5, r7, r6, r1
 8007512:	3530      	adds	r5, #48	; 0x30
 8007514:	2a63      	cmp	r2, #99	; 0x63
 8007516:	f104 34ff 	add.w	r4, r4, #4294967295
 800751a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800751e:	4631      	mov	r1, r6
 8007520:	dcf1      	bgt.n	8007506 <__exponent+0x22>
 8007522:	3130      	adds	r1, #48	; 0x30
 8007524:	f1ae 0502 	sub.w	r5, lr, #2
 8007528:	f804 1c01 	strb.w	r1, [r4, #-1]
 800752c:	1c44      	adds	r4, r0, #1
 800752e:	4629      	mov	r1, r5
 8007530:	4561      	cmp	r1, ip
 8007532:	d30a      	bcc.n	800754a <__exponent+0x66>
 8007534:	f10d 0209 	add.w	r2, sp, #9
 8007538:	eba2 020e 	sub.w	r2, r2, lr
 800753c:	4565      	cmp	r5, ip
 800753e:	bf88      	it	hi
 8007540:	2200      	movhi	r2, #0
 8007542:	4413      	add	r3, r2
 8007544:	1a18      	subs	r0, r3, r0
 8007546:	b003      	add	sp, #12
 8007548:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800754a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800754e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007552:	e7ed      	b.n	8007530 <__exponent+0x4c>
 8007554:	2330      	movs	r3, #48	; 0x30
 8007556:	3130      	adds	r1, #48	; 0x30
 8007558:	7083      	strb	r3, [r0, #2]
 800755a:	70c1      	strb	r1, [r0, #3]
 800755c:	1d03      	adds	r3, r0, #4
 800755e:	e7f1      	b.n	8007544 <__exponent+0x60>

08007560 <_printf_float>:
 8007560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007564:	ed2d 8b02 	vpush	{d8}
 8007568:	b08d      	sub	sp, #52	; 0x34
 800756a:	460c      	mov	r4, r1
 800756c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007570:	4616      	mov	r6, r2
 8007572:	461f      	mov	r7, r3
 8007574:	4605      	mov	r5, r0
 8007576:	f003 f8df 	bl	800a738 <_localeconv_r>
 800757a:	f8d0 a000 	ldr.w	sl, [r0]
 800757e:	4650      	mov	r0, sl
 8007580:	f7f8 fe46 	bl	8000210 <strlen>
 8007584:	2300      	movs	r3, #0
 8007586:	930a      	str	r3, [sp, #40]	; 0x28
 8007588:	6823      	ldr	r3, [r4, #0]
 800758a:	9305      	str	r3, [sp, #20]
 800758c:	f8d8 3000 	ldr.w	r3, [r8]
 8007590:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007594:	3307      	adds	r3, #7
 8007596:	f023 0307 	bic.w	r3, r3, #7
 800759a:	f103 0208 	add.w	r2, r3, #8
 800759e:	f8c8 2000 	str.w	r2, [r8]
 80075a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80075aa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80075ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80075b2:	9307      	str	r3, [sp, #28]
 80075b4:	f8cd 8018 	str.w	r8, [sp, #24]
 80075b8:	ee08 0a10 	vmov	s16, r0
 80075bc:	4b9f      	ldr	r3, [pc, #636]	; (800783c <_printf_float+0x2dc>)
 80075be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075c2:	f04f 32ff 	mov.w	r2, #4294967295
 80075c6:	f7f9 fad1 	bl	8000b6c <__aeabi_dcmpun>
 80075ca:	bb88      	cbnz	r0, 8007630 <_printf_float+0xd0>
 80075cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075d0:	4b9a      	ldr	r3, [pc, #616]	; (800783c <_printf_float+0x2dc>)
 80075d2:	f04f 32ff 	mov.w	r2, #4294967295
 80075d6:	f7f9 faab 	bl	8000b30 <__aeabi_dcmple>
 80075da:	bb48      	cbnz	r0, 8007630 <_printf_float+0xd0>
 80075dc:	2200      	movs	r2, #0
 80075de:	2300      	movs	r3, #0
 80075e0:	4640      	mov	r0, r8
 80075e2:	4649      	mov	r1, r9
 80075e4:	f7f9 fa9a 	bl	8000b1c <__aeabi_dcmplt>
 80075e8:	b110      	cbz	r0, 80075f0 <_printf_float+0x90>
 80075ea:	232d      	movs	r3, #45	; 0x2d
 80075ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075f0:	4b93      	ldr	r3, [pc, #588]	; (8007840 <_printf_float+0x2e0>)
 80075f2:	4894      	ldr	r0, [pc, #592]	; (8007844 <_printf_float+0x2e4>)
 80075f4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80075f8:	bf94      	ite	ls
 80075fa:	4698      	movls	r8, r3
 80075fc:	4680      	movhi	r8, r0
 80075fe:	2303      	movs	r3, #3
 8007600:	6123      	str	r3, [r4, #16]
 8007602:	9b05      	ldr	r3, [sp, #20]
 8007604:	f023 0204 	bic.w	r2, r3, #4
 8007608:	6022      	str	r2, [r4, #0]
 800760a:	f04f 0900 	mov.w	r9, #0
 800760e:	9700      	str	r7, [sp, #0]
 8007610:	4633      	mov	r3, r6
 8007612:	aa0b      	add	r2, sp, #44	; 0x2c
 8007614:	4621      	mov	r1, r4
 8007616:	4628      	mov	r0, r5
 8007618:	f000 f9d8 	bl	80079cc <_printf_common>
 800761c:	3001      	adds	r0, #1
 800761e:	f040 8090 	bne.w	8007742 <_printf_float+0x1e2>
 8007622:	f04f 30ff 	mov.w	r0, #4294967295
 8007626:	b00d      	add	sp, #52	; 0x34
 8007628:	ecbd 8b02 	vpop	{d8}
 800762c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007630:	4642      	mov	r2, r8
 8007632:	464b      	mov	r3, r9
 8007634:	4640      	mov	r0, r8
 8007636:	4649      	mov	r1, r9
 8007638:	f7f9 fa98 	bl	8000b6c <__aeabi_dcmpun>
 800763c:	b140      	cbz	r0, 8007650 <_printf_float+0xf0>
 800763e:	464b      	mov	r3, r9
 8007640:	2b00      	cmp	r3, #0
 8007642:	bfbc      	itt	lt
 8007644:	232d      	movlt	r3, #45	; 0x2d
 8007646:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800764a:	487f      	ldr	r0, [pc, #508]	; (8007848 <_printf_float+0x2e8>)
 800764c:	4b7f      	ldr	r3, [pc, #508]	; (800784c <_printf_float+0x2ec>)
 800764e:	e7d1      	b.n	80075f4 <_printf_float+0x94>
 8007650:	6863      	ldr	r3, [r4, #4]
 8007652:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007656:	9206      	str	r2, [sp, #24]
 8007658:	1c5a      	adds	r2, r3, #1
 800765a:	d13f      	bne.n	80076dc <_printf_float+0x17c>
 800765c:	2306      	movs	r3, #6
 800765e:	6063      	str	r3, [r4, #4]
 8007660:	9b05      	ldr	r3, [sp, #20]
 8007662:	6861      	ldr	r1, [r4, #4]
 8007664:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007668:	2300      	movs	r3, #0
 800766a:	9303      	str	r3, [sp, #12]
 800766c:	ab0a      	add	r3, sp, #40	; 0x28
 800766e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007672:	ab09      	add	r3, sp, #36	; 0x24
 8007674:	ec49 8b10 	vmov	d0, r8, r9
 8007678:	9300      	str	r3, [sp, #0]
 800767a:	6022      	str	r2, [r4, #0]
 800767c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007680:	4628      	mov	r0, r5
 8007682:	f7ff fecd 	bl	8007420 <__cvt>
 8007686:	9b06      	ldr	r3, [sp, #24]
 8007688:	9909      	ldr	r1, [sp, #36]	; 0x24
 800768a:	2b47      	cmp	r3, #71	; 0x47
 800768c:	4680      	mov	r8, r0
 800768e:	d108      	bne.n	80076a2 <_printf_float+0x142>
 8007690:	1cc8      	adds	r0, r1, #3
 8007692:	db02      	blt.n	800769a <_printf_float+0x13a>
 8007694:	6863      	ldr	r3, [r4, #4]
 8007696:	4299      	cmp	r1, r3
 8007698:	dd41      	ble.n	800771e <_printf_float+0x1be>
 800769a:	f1ab 0b02 	sub.w	fp, fp, #2
 800769e:	fa5f fb8b 	uxtb.w	fp, fp
 80076a2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80076a6:	d820      	bhi.n	80076ea <_printf_float+0x18a>
 80076a8:	3901      	subs	r1, #1
 80076aa:	465a      	mov	r2, fp
 80076ac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80076b0:	9109      	str	r1, [sp, #36]	; 0x24
 80076b2:	f7ff ff17 	bl	80074e4 <__exponent>
 80076b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076b8:	1813      	adds	r3, r2, r0
 80076ba:	2a01      	cmp	r2, #1
 80076bc:	4681      	mov	r9, r0
 80076be:	6123      	str	r3, [r4, #16]
 80076c0:	dc02      	bgt.n	80076c8 <_printf_float+0x168>
 80076c2:	6822      	ldr	r2, [r4, #0]
 80076c4:	07d2      	lsls	r2, r2, #31
 80076c6:	d501      	bpl.n	80076cc <_printf_float+0x16c>
 80076c8:	3301      	adds	r3, #1
 80076ca:	6123      	str	r3, [r4, #16]
 80076cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d09c      	beq.n	800760e <_printf_float+0xae>
 80076d4:	232d      	movs	r3, #45	; 0x2d
 80076d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076da:	e798      	b.n	800760e <_printf_float+0xae>
 80076dc:	9a06      	ldr	r2, [sp, #24]
 80076de:	2a47      	cmp	r2, #71	; 0x47
 80076e0:	d1be      	bne.n	8007660 <_printf_float+0x100>
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d1bc      	bne.n	8007660 <_printf_float+0x100>
 80076e6:	2301      	movs	r3, #1
 80076e8:	e7b9      	b.n	800765e <_printf_float+0xfe>
 80076ea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80076ee:	d118      	bne.n	8007722 <_printf_float+0x1c2>
 80076f0:	2900      	cmp	r1, #0
 80076f2:	6863      	ldr	r3, [r4, #4]
 80076f4:	dd0b      	ble.n	800770e <_printf_float+0x1ae>
 80076f6:	6121      	str	r1, [r4, #16]
 80076f8:	b913      	cbnz	r3, 8007700 <_printf_float+0x1a0>
 80076fa:	6822      	ldr	r2, [r4, #0]
 80076fc:	07d0      	lsls	r0, r2, #31
 80076fe:	d502      	bpl.n	8007706 <_printf_float+0x1a6>
 8007700:	3301      	adds	r3, #1
 8007702:	440b      	add	r3, r1
 8007704:	6123      	str	r3, [r4, #16]
 8007706:	65a1      	str	r1, [r4, #88]	; 0x58
 8007708:	f04f 0900 	mov.w	r9, #0
 800770c:	e7de      	b.n	80076cc <_printf_float+0x16c>
 800770e:	b913      	cbnz	r3, 8007716 <_printf_float+0x1b6>
 8007710:	6822      	ldr	r2, [r4, #0]
 8007712:	07d2      	lsls	r2, r2, #31
 8007714:	d501      	bpl.n	800771a <_printf_float+0x1ba>
 8007716:	3302      	adds	r3, #2
 8007718:	e7f4      	b.n	8007704 <_printf_float+0x1a4>
 800771a:	2301      	movs	r3, #1
 800771c:	e7f2      	b.n	8007704 <_printf_float+0x1a4>
 800771e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007722:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007724:	4299      	cmp	r1, r3
 8007726:	db05      	blt.n	8007734 <_printf_float+0x1d4>
 8007728:	6823      	ldr	r3, [r4, #0]
 800772a:	6121      	str	r1, [r4, #16]
 800772c:	07d8      	lsls	r0, r3, #31
 800772e:	d5ea      	bpl.n	8007706 <_printf_float+0x1a6>
 8007730:	1c4b      	adds	r3, r1, #1
 8007732:	e7e7      	b.n	8007704 <_printf_float+0x1a4>
 8007734:	2900      	cmp	r1, #0
 8007736:	bfd4      	ite	le
 8007738:	f1c1 0202 	rsble	r2, r1, #2
 800773c:	2201      	movgt	r2, #1
 800773e:	4413      	add	r3, r2
 8007740:	e7e0      	b.n	8007704 <_printf_float+0x1a4>
 8007742:	6823      	ldr	r3, [r4, #0]
 8007744:	055a      	lsls	r2, r3, #21
 8007746:	d407      	bmi.n	8007758 <_printf_float+0x1f8>
 8007748:	6923      	ldr	r3, [r4, #16]
 800774a:	4642      	mov	r2, r8
 800774c:	4631      	mov	r1, r6
 800774e:	4628      	mov	r0, r5
 8007750:	47b8      	blx	r7
 8007752:	3001      	adds	r0, #1
 8007754:	d12c      	bne.n	80077b0 <_printf_float+0x250>
 8007756:	e764      	b.n	8007622 <_printf_float+0xc2>
 8007758:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800775c:	f240 80e0 	bls.w	8007920 <_printf_float+0x3c0>
 8007760:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007764:	2200      	movs	r2, #0
 8007766:	2300      	movs	r3, #0
 8007768:	f7f9 f9ce 	bl	8000b08 <__aeabi_dcmpeq>
 800776c:	2800      	cmp	r0, #0
 800776e:	d034      	beq.n	80077da <_printf_float+0x27a>
 8007770:	4a37      	ldr	r2, [pc, #220]	; (8007850 <_printf_float+0x2f0>)
 8007772:	2301      	movs	r3, #1
 8007774:	4631      	mov	r1, r6
 8007776:	4628      	mov	r0, r5
 8007778:	47b8      	blx	r7
 800777a:	3001      	adds	r0, #1
 800777c:	f43f af51 	beq.w	8007622 <_printf_float+0xc2>
 8007780:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007784:	429a      	cmp	r2, r3
 8007786:	db02      	blt.n	800778e <_printf_float+0x22e>
 8007788:	6823      	ldr	r3, [r4, #0]
 800778a:	07d8      	lsls	r0, r3, #31
 800778c:	d510      	bpl.n	80077b0 <_printf_float+0x250>
 800778e:	ee18 3a10 	vmov	r3, s16
 8007792:	4652      	mov	r2, sl
 8007794:	4631      	mov	r1, r6
 8007796:	4628      	mov	r0, r5
 8007798:	47b8      	blx	r7
 800779a:	3001      	adds	r0, #1
 800779c:	f43f af41 	beq.w	8007622 <_printf_float+0xc2>
 80077a0:	f04f 0800 	mov.w	r8, #0
 80077a4:	f104 091a 	add.w	r9, r4, #26
 80077a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077aa:	3b01      	subs	r3, #1
 80077ac:	4543      	cmp	r3, r8
 80077ae:	dc09      	bgt.n	80077c4 <_printf_float+0x264>
 80077b0:	6823      	ldr	r3, [r4, #0]
 80077b2:	079b      	lsls	r3, r3, #30
 80077b4:	f100 8105 	bmi.w	80079c2 <_printf_float+0x462>
 80077b8:	68e0      	ldr	r0, [r4, #12]
 80077ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077bc:	4298      	cmp	r0, r3
 80077be:	bfb8      	it	lt
 80077c0:	4618      	movlt	r0, r3
 80077c2:	e730      	b.n	8007626 <_printf_float+0xc6>
 80077c4:	2301      	movs	r3, #1
 80077c6:	464a      	mov	r2, r9
 80077c8:	4631      	mov	r1, r6
 80077ca:	4628      	mov	r0, r5
 80077cc:	47b8      	blx	r7
 80077ce:	3001      	adds	r0, #1
 80077d0:	f43f af27 	beq.w	8007622 <_printf_float+0xc2>
 80077d4:	f108 0801 	add.w	r8, r8, #1
 80077d8:	e7e6      	b.n	80077a8 <_printf_float+0x248>
 80077da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077dc:	2b00      	cmp	r3, #0
 80077de:	dc39      	bgt.n	8007854 <_printf_float+0x2f4>
 80077e0:	4a1b      	ldr	r2, [pc, #108]	; (8007850 <_printf_float+0x2f0>)
 80077e2:	2301      	movs	r3, #1
 80077e4:	4631      	mov	r1, r6
 80077e6:	4628      	mov	r0, r5
 80077e8:	47b8      	blx	r7
 80077ea:	3001      	adds	r0, #1
 80077ec:	f43f af19 	beq.w	8007622 <_printf_float+0xc2>
 80077f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80077f4:	4313      	orrs	r3, r2
 80077f6:	d102      	bne.n	80077fe <_printf_float+0x29e>
 80077f8:	6823      	ldr	r3, [r4, #0]
 80077fa:	07d9      	lsls	r1, r3, #31
 80077fc:	d5d8      	bpl.n	80077b0 <_printf_float+0x250>
 80077fe:	ee18 3a10 	vmov	r3, s16
 8007802:	4652      	mov	r2, sl
 8007804:	4631      	mov	r1, r6
 8007806:	4628      	mov	r0, r5
 8007808:	47b8      	blx	r7
 800780a:	3001      	adds	r0, #1
 800780c:	f43f af09 	beq.w	8007622 <_printf_float+0xc2>
 8007810:	f04f 0900 	mov.w	r9, #0
 8007814:	f104 0a1a 	add.w	sl, r4, #26
 8007818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800781a:	425b      	negs	r3, r3
 800781c:	454b      	cmp	r3, r9
 800781e:	dc01      	bgt.n	8007824 <_printf_float+0x2c4>
 8007820:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007822:	e792      	b.n	800774a <_printf_float+0x1ea>
 8007824:	2301      	movs	r3, #1
 8007826:	4652      	mov	r2, sl
 8007828:	4631      	mov	r1, r6
 800782a:	4628      	mov	r0, r5
 800782c:	47b8      	blx	r7
 800782e:	3001      	adds	r0, #1
 8007830:	f43f aef7 	beq.w	8007622 <_printf_float+0xc2>
 8007834:	f109 0901 	add.w	r9, r9, #1
 8007838:	e7ee      	b.n	8007818 <_printf_float+0x2b8>
 800783a:	bf00      	nop
 800783c:	7fefffff 	.word	0x7fefffff
 8007840:	0800cec0 	.word	0x0800cec0
 8007844:	0800cec4 	.word	0x0800cec4
 8007848:	0800cecc 	.word	0x0800cecc
 800784c:	0800cec8 	.word	0x0800cec8
 8007850:	0800ced0 	.word	0x0800ced0
 8007854:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007856:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007858:	429a      	cmp	r2, r3
 800785a:	bfa8      	it	ge
 800785c:	461a      	movge	r2, r3
 800785e:	2a00      	cmp	r2, #0
 8007860:	4691      	mov	r9, r2
 8007862:	dc37      	bgt.n	80078d4 <_printf_float+0x374>
 8007864:	f04f 0b00 	mov.w	fp, #0
 8007868:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800786c:	f104 021a 	add.w	r2, r4, #26
 8007870:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007872:	9305      	str	r3, [sp, #20]
 8007874:	eba3 0309 	sub.w	r3, r3, r9
 8007878:	455b      	cmp	r3, fp
 800787a:	dc33      	bgt.n	80078e4 <_printf_float+0x384>
 800787c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007880:	429a      	cmp	r2, r3
 8007882:	db3b      	blt.n	80078fc <_printf_float+0x39c>
 8007884:	6823      	ldr	r3, [r4, #0]
 8007886:	07da      	lsls	r2, r3, #31
 8007888:	d438      	bmi.n	80078fc <_printf_float+0x39c>
 800788a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800788c:	9a05      	ldr	r2, [sp, #20]
 800788e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007890:	1a9a      	subs	r2, r3, r2
 8007892:	eba3 0901 	sub.w	r9, r3, r1
 8007896:	4591      	cmp	r9, r2
 8007898:	bfa8      	it	ge
 800789a:	4691      	movge	r9, r2
 800789c:	f1b9 0f00 	cmp.w	r9, #0
 80078a0:	dc35      	bgt.n	800790e <_printf_float+0x3ae>
 80078a2:	f04f 0800 	mov.w	r8, #0
 80078a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078aa:	f104 0a1a 	add.w	sl, r4, #26
 80078ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078b2:	1a9b      	subs	r3, r3, r2
 80078b4:	eba3 0309 	sub.w	r3, r3, r9
 80078b8:	4543      	cmp	r3, r8
 80078ba:	f77f af79 	ble.w	80077b0 <_printf_float+0x250>
 80078be:	2301      	movs	r3, #1
 80078c0:	4652      	mov	r2, sl
 80078c2:	4631      	mov	r1, r6
 80078c4:	4628      	mov	r0, r5
 80078c6:	47b8      	blx	r7
 80078c8:	3001      	adds	r0, #1
 80078ca:	f43f aeaa 	beq.w	8007622 <_printf_float+0xc2>
 80078ce:	f108 0801 	add.w	r8, r8, #1
 80078d2:	e7ec      	b.n	80078ae <_printf_float+0x34e>
 80078d4:	4613      	mov	r3, r2
 80078d6:	4631      	mov	r1, r6
 80078d8:	4642      	mov	r2, r8
 80078da:	4628      	mov	r0, r5
 80078dc:	47b8      	blx	r7
 80078de:	3001      	adds	r0, #1
 80078e0:	d1c0      	bne.n	8007864 <_printf_float+0x304>
 80078e2:	e69e      	b.n	8007622 <_printf_float+0xc2>
 80078e4:	2301      	movs	r3, #1
 80078e6:	4631      	mov	r1, r6
 80078e8:	4628      	mov	r0, r5
 80078ea:	9205      	str	r2, [sp, #20]
 80078ec:	47b8      	blx	r7
 80078ee:	3001      	adds	r0, #1
 80078f0:	f43f ae97 	beq.w	8007622 <_printf_float+0xc2>
 80078f4:	9a05      	ldr	r2, [sp, #20]
 80078f6:	f10b 0b01 	add.w	fp, fp, #1
 80078fa:	e7b9      	b.n	8007870 <_printf_float+0x310>
 80078fc:	ee18 3a10 	vmov	r3, s16
 8007900:	4652      	mov	r2, sl
 8007902:	4631      	mov	r1, r6
 8007904:	4628      	mov	r0, r5
 8007906:	47b8      	blx	r7
 8007908:	3001      	adds	r0, #1
 800790a:	d1be      	bne.n	800788a <_printf_float+0x32a>
 800790c:	e689      	b.n	8007622 <_printf_float+0xc2>
 800790e:	9a05      	ldr	r2, [sp, #20]
 8007910:	464b      	mov	r3, r9
 8007912:	4442      	add	r2, r8
 8007914:	4631      	mov	r1, r6
 8007916:	4628      	mov	r0, r5
 8007918:	47b8      	blx	r7
 800791a:	3001      	adds	r0, #1
 800791c:	d1c1      	bne.n	80078a2 <_printf_float+0x342>
 800791e:	e680      	b.n	8007622 <_printf_float+0xc2>
 8007920:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007922:	2a01      	cmp	r2, #1
 8007924:	dc01      	bgt.n	800792a <_printf_float+0x3ca>
 8007926:	07db      	lsls	r3, r3, #31
 8007928:	d538      	bpl.n	800799c <_printf_float+0x43c>
 800792a:	2301      	movs	r3, #1
 800792c:	4642      	mov	r2, r8
 800792e:	4631      	mov	r1, r6
 8007930:	4628      	mov	r0, r5
 8007932:	47b8      	blx	r7
 8007934:	3001      	adds	r0, #1
 8007936:	f43f ae74 	beq.w	8007622 <_printf_float+0xc2>
 800793a:	ee18 3a10 	vmov	r3, s16
 800793e:	4652      	mov	r2, sl
 8007940:	4631      	mov	r1, r6
 8007942:	4628      	mov	r0, r5
 8007944:	47b8      	blx	r7
 8007946:	3001      	adds	r0, #1
 8007948:	f43f ae6b 	beq.w	8007622 <_printf_float+0xc2>
 800794c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007950:	2200      	movs	r2, #0
 8007952:	2300      	movs	r3, #0
 8007954:	f7f9 f8d8 	bl	8000b08 <__aeabi_dcmpeq>
 8007958:	b9d8      	cbnz	r0, 8007992 <_printf_float+0x432>
 800795a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800795c:	f108 0201 	add.w	r2, r8, #1
 8007960:	3b01      	subs	r3, #1
 8007962:	4631      	mov	r1, r6
 8007964:	4628      	mov	r0, r5
 8007966:	47b8      	blx	r7
 8007968:	3001      	adds	r0, #1
 800796a:	d10e      	bne.n	800798a <_printf_float+0x42a>
 800796c:	e659      	b.n	8007622 <_printf_float+0xc2>
 800796e:	2301      	movs	r3, #1
 8007970:	4652      	mov	r2, sl
 8007972:	4631      	mov	r1, r6
 8007974:	4628      	mov	r0, r5
 8007976:	47b8      	blx	r7
 8007978:	3001      	adds	r0, #1
 800797a:	f43f ae52 	beq.w	8007622 <_printf_float+0xc2>
 800797e:	f108 0801 	add.w	r8, r8, #1
 8007982:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007984:	3b01      	subs	r3, #1
 8007986:	4543      	cmp	r3, r8
 8007988:	dcf1      	bgt.n	800796e <_printf_float+0x40e>
 800798a:	464b      	mov	r3, r9
 800798c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007990:	e6dc      	b.n	800774c <_printf_float+0x1ec>
 8007992:	f04f 0800 	mov.w	r8, #0
 8007996:	f104 0a1a 	add.w	sl, r4, #26
 800799a:	e7f2      	b.n	8007982 <_printf_float+0x422>
 800799c:	2301      	movs	r3, #1
 800799e:	4642      	mov	r2, r8
 80079a0:	e7df      	b.n	8007962 <_printf_float+0x402>
 80079a2:	2301      	movs	r3, #1
 80079a4:	464a      	mov	r2, r9
 80079a6:	4631      	mov	r1, r6
 80079a8:	4628      	mov	r0, r5
 80079aa:	47b8      	blx	r7
 80079ac:	3001      	adds	r0, #1
 80079ae:	f43f ae38 	beq.w	8007622 <_printf_float+0xc2>
 80079b2:	f108 0801 	add.w	r8, r8, #1
 80079b6:	68e3      	ldr	r3, [r4, #12]
 80079b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80079ba:	1a5b      	subs	r3, r3, r1
 80079bc:	4543      	cmp	r3, r8
 80079be:	dcf0      	bgt.n	80079a2 <_printf_float+0x442>
 80079c0:	e6fa      	b.n	80077b8 <_printf_float+0x258>
 80079c2:	f04f 0800 	mov.w	r8, #0
 80079c6:	f104 0919 	add.w	r9, r4, #25
 80079ca:	e7f4      	b.n	80079b6 <_printf_float+0x456>

080079cc <_printf_common>:
 80079cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079d0:	4616      	mov	r6, r2
 80079d2:	4699      	mov	r9, r3
 80079d4:	688a      	ldr	r2, [r1, #8]
 80079d6:	690b      	ldr	r3, [r1, #16]
 80079d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80079dc:	4293      	cmp	r3, r2
 80079de:	bfb8      	it	lt
 80079e0:	4613      	movlt	r3, r2
 80079e2:	6033      	str	r3, [r6, #0]
 80079e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80079e8:	4607      	mov	r7, r0
 80079ea:	460c      	mov	r4, r1
 80079ec:	b10a      	cbz	r2, 80079f2 <_printf_common+0x26>
 80079ee:	3301      	adds	r3, #1
 80079f0:	6033      	str	r3, [r6, #0]
 80079f2:	6823      	ldr	r3, [r4, #0]
 80079f4:	0699      	lsls	r1, r3, #26
 80079f6:	bf42      	ittt	mi
 80079f8:	6833      	ldrmi	r3, [r6, #0]
 80079fa:	3302      	addmi	r3, #2
 80079fc:	6033      	strmi	r3, [r6, #0]
 80079fe:	6825      	ldr	r5, [r4, #0]
 8007a00:	f015 0506 	ands.w	r5, r5, #6
 8007a04:	d106      	bne.n	8007a14 <_printf_common+0x48>
 8007a06:	f104 0a19 	add.w	sl, r4, #25
 8007a0a:	68e3      	ldr	r3, [r4, #12]
 8007a0c:	6832      	ldr	r2, [r6, #0]
 8007a0e:	1a9b      	subs	r3, r3, r2
 8007a10:	42ab      	cmp	r3, r5
 8007a12:	dc26      	bgt.n	8007a62 <_printf_common+0x96>
 8007a14:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007a18:	1e13      	subs	r3, r2, #0
 8007a1a:	6822      	ldr	r2, [r4, #0]
 8007a1c:	bf18      	it	ne
 8007a1e:	2301      	movne	r3, #1
 8007a20:	0692      	lsls	r2, r2, #26
 8007a22:	d42b      	bmi.n	8007a7c <_printf_common+0xb0>
 8007a24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a28:	4649      	mov	r1, r9
 8007a2a:	4638      	mov	r0, r7
 8007a2c:	47c0      	blx	r8
 8007a2e:	3001      	adds	r0, #1
 8007a30:	d01e      	beq.n	8007a70 <_printf_common+0xa4>
 8007a32:	6823      	ldr	r3, [r4, #0]
 8007a34:	68e5      	ldr	r5, [r4, #12]
 8007a36:	6832      	ldr	r2, [r6, #0]
 8007a38:	f003 0306 	and.w	r3, r3, #6
 8007a3c:	2b04      	cmp	r3, #4
 8007a3e:	bf08      	it	eq
 8007a40:	1aad      	subeq	r5, r5, r2
 8007a42:	68a3      	ldr	r3, [r4, #8]
 8007a44:	6922      	ldr	r2, [r4, #16]
 8007a46:	bf0c      	ite	eq
 8007a48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a4c:	2500      	movne	r5, #0
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	bfc4      	itt	gt
 8007a52:	1a9b      	subgt	r3, r3, r2
 8007a54:	18ed      	addgt	r5, r5, r3
 8007a56:	2600      	movs	r6, #0
 8007a58:	341a      	adds	r4, #26
 8007a5a:	42b5      	cmp	r5, r6
 8007a5c:	d11a      	bne.n	8007a94 <_printf_common+0xc8>
 8007a5e:	2000      	movs	r0, #0
 8007a60:	e008      	b.n	8007a74 <_printf_common+0xa8>
 8007a62:	2301      	movs	r3, #1
 8007a64:	4652      	mov	r2, sl
 8007a66:	4649      	mov	r1, r9
 8007a68:	4638      	mov	r0, r7
 8007a6a:	47c0      	blx	r8
 8007a6c:	3001      	adds	r0, #1
 8007a6e:	d103      	bne.n	8007a78 <_printf_common+0xac>
 8007a70:	f04f 30ff 	mov.w	r0, #4294967295
 8007a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a78:	3501      	adds	r5, #1
 8007a7a:	e7c6      	b.n	8007a0a <_printf_common+0x3e>
 8007a7c:	18e1      	adds	r1, r4, r3
 8007a7e:	1c5a      	adds	r2, r3, #1
 8007a80:	2030      	movs	r0, #48	; 0x30
 8007a82:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007a86:	4422      	add	r2, r4
 8007a88:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007a8c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007a90:	3302      	adds	r3, #2
 8007a92:	e7c7      	b.n	8007a24 <_printf_common+0x58>
 8007a94:	2301      	movs	r3, #1
 8007a96:	4622      	mov	r2, r4
 8007a98:	4649      	mov	r1, r9
 8007a9a:	4638      	mov	r0, r7
 8007a9c:	47c0      	blx	r8
 8007a9e:	3001      	adds	r0, #1
 8007aa0:	d0e6      	beq.n	8007a70 <_printf_common+0xa4>
 8007aa2:	3601      	adds	r6, #1
 8007aa4:	e7d9      	b.n	8007a5a <_printf_common+0x8e>
	...

08007aa8 <_printf_i>:
 8007aa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007aac:	7e0f      	ldrb	r7, [r1, #24]
 8007aae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007ab0:	2f78      	cmp	r7, #120	; 0x78
 8007ab2:	4691      	mov	r9, r2
 8007ab4:	4680      	mov	r8, r0
 8007ab6:	460c      	mov	r4, r1
 8007ab8:	469a      	mov	sl, r3
 8007aba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007abe:	d807      	bhi.n	8007ad0 <_printf_i+0x28>
 8007ac0:	2f62      	cmp	r7, #98	; 0x62
 8007ac2:	d80a      	bhi.n	8007ada <_printf_i+0x32>
 8007ac4:	2f00      	cmp	r7, #0
 8007ac6:	f000 80d8 	beq.w	8007c7a <_printf_i+0x1d2>
 8007aca:	2f58      	cmp	r7, #88	; 0x58
 8007acc:	f000 80a3 	beq.w	8007c16 <_printf_i+0x16e>
 8007ad0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ad4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007ad8:	e03a      	b.n	8007b50 <_printf_i+0xa8>
 8007ada:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007ade:	2b15      	cmp	r3, #21
 8007ae0:	d8f6      	bhi.n	8007ad0 <_printf_i+0x28>
 8007ae2:	a101      	add	r1, pc, #4	; (adr r1, 8007ae8 <_printf_i+0x40>)
 8007ae4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ae8:	08007b41 	.word	0x08007b41
 8007aec:	08007b55 	.word	0x08007b55
 8007af0:	08007ad1 	.word	0x08007ad1
 8007af4:	08007ad1 	.word	0x08007ad1
 8007af8:	08007ad1 	.word	0x08007ad1
 8007afc:	08007ad1 	.word	0x08007ad1
 8007b00:	08007b55 	.word	0x08007b55
 8007b04:	08007ad1 	.word	0x08007ad1
 8007b08:	08007ad1 	.word	0x08007ad1
 8007b0c:	08007ad1 	.word	0x08007ad1
 8007b10:	08007ad1 	.word	0x08007ad1
 8007b14:	08007c61 	.word	0x08007c61
 8007b18:	08007b85 	.word	0x08007b85
 8007b1c:	08007c43 	.word	0x08007c43
 8007b20:	08007ad1 	.word	0x08007ad1
 8007b24:	08007ad1 	.word	0x08007ad1
 8007b28:	08007c83 	.word	0x08007c83
 8007b2c:	08007ad1 	.word	0x08007ad1
 8007b30:	08007b85 	.word	0x08007b85
 8007b34:	08007ad1 	.word	0x08007ad1
 8007b38:	08007ad1 	.word	0x08007ad1
 8007b3c:	08007c4b 	.word	0x08007c4b
 8007b40:	682b      	ldr	r3, [r5, #0]
 8007b42:	1d1a      	adds	r2, r3, #4
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	602a      	str	r2, [r5, #0]
 8007b48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b50:	2301      	movs	r3, #1
 8007b52:	e0a3      	b.n	8007c9c <_printf_i+0x1f4>
 8007b54:	6820      	ldr	r0, [r4, #0]
 8007b56:	6829      	ldr	r1, [r5, #0]
 8007b58:	0606      	lsls	r6, r0, #24
 8007b5a:	f101 0304 	add.w	r3, r1, #4
 8007b5e:	d50a      	bpl.n	8007b76 <_printf_i+0xce>
 8007b60:	680e      	ldr	r6, [r1, #0]
 8007b62:	602b      	str	r3, [r5, #0]
 8007b64:	2e00      	cmp	r6, #0
 8007b66:	da03      	bge.n	8007b70 <_printf_i+0xc8>
 8007b68:	232d      	movs	r3, #45	; 0x2d
 8007b6a:	4276      	negs	r6, r6
 8007b6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b70:	485e      	ldr	r0, [pc, #376]	; (8007cec <_printf_i+0x244>)
 8007b72:	230a      	movs	r3, #10
 8007b74:	e019      	b.n	8007baa <_printf_i+0x102>
 8007b76:	680e      	ldr	r6, [r1, #0]
 8007b78:	602b      	str	r3, [r5, #0]
 8007b7a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007b7e:	bf18      	it	ne
 8007b80:	b236      	sxthne	r6, r6
 8007b82:	e7ef      	b.n	8007b64 <_printf_i+0xbc>
 8007b84:	682b      	ldr	r3, [r5, #0]
 8007b86:	6820      	ldr	r0, [r4, #0]
 8007b88:	1d19      	adds	r1, r3, #4
 8007b8a:	6029      	str	r1, [r5, #0]
 8007b8c:	0601      	lsls	r1, r0, #24
 8007b8e:	d501      	bpl.n	8007b94 <_printf_i+0xec>
 8007b90:	681e      	ldr	r6, [r3, #0]
 8007b92:	e002      	b.n	8007b9a <_printf_i+0xf2>
 8007b94:	0646      	lsls	r6, r0, #25
 8007b96:	d5fb      	bpl.n	8007b90 <_printf_i+0xe8>
 8007b98:	881e      	ldrh	r6, [r3, #0]
 8007b9a:	4854      	ldr	r0, [pc, #336]	; (8007cec <_printf_i+0x244>)
 8007b9c:	2f6f      	cmp	r7, #111	; 0x6f
 8007b9e:	bf0c      	ite	eq
 8007ba0:	2308      	moveq	r3, #8
 8007ba2:	230a      	movne	r3, #10
 8007ba4:	2100      	movs	r1, #0
 8007ba6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007baa:	6865      	ldr	r5, [r4, #4]
 8007bac:	60a5      	str	r5, [r4, #8]
 8007bae:	2d00      	cmp	r5, #0
 8007bb0:	bfa2      	ittt	ge
 8007bb2:	6821      	ldrge	r1, [r4, #0]
 8007bb4:	f021 0104 	bicge.w	r1, r1, #4
 8007bb8:	6021      	strge	r1, [r4, #0]
 8007bba:	b90e      	cbnz	r6, 8007bc0 <_printf_i+0x118>
 8007bbc:	2d00      	cmp	r5, #0
 8007bbe:	d04d      	beq.n	8007c5c <_printf_i+0x1b4>
 8007bc0:	4615      	mov	r5, r2
 8007bc2:	fbb6 f1f3 	udiv	r1, r6, r3
 8007bc6:	fb03 6711 	mls	r7, r3, r1, r6
 8007bca:	5dc7      	ldrb	r7, [r0, r7]
 8007bcc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007bd0:	4637      	mov	r7, r6
 8007bd2:	42bb      	cmp	r3, r7
 8007bd4:	460e      	mov	r6, r1
 8007bd6:	d9f4      	bls.n	8007bc2 <_printf_i+0x11a>
 8007bd8:	2b08      	cmp	r3, #8
 8007bda:	d10b      	bne.n	8007bf4 <_printf_i+0x14c>
 8007bdc:	6823      	ldr	r3, [r4, #0]
 8007bde:	07de      	lsls	r6, r3, #31
 8007be0:	d508      	bpl.n	8007bf4 <_printf_i+0x14c>
 8007be2:	6923      	ldr	r3, [r4, #16]
 8007be4:	6861      	ldr	r1, [r4, #4]
 8007be6:	4299      	cmp	r1, r3
 8007be8:	bfde      	ittt	le
 8007bea:	2330      	movle	r3, #48	; 0x30
 8007bec:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007bf0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007bf4:	1b52      	subs	r2, r2, r5
 8007bf6:	6122      	str	r2, [r4, #16]
 8007bf8:	f8cd a000 	str.w	sl, [sp]
 8007bfc:	464b      	mov	r3, r9
 8007bfe:	aa03      	add	r2, sp, #12
 8007c00:	4621      	mov	r1, r4
 8007c02:	4640      	mov	r0, r8
 8007c04:	f7ff fee2 	bl	80079cc <_printf_common>
 8007c08:	3001      	adds	r0, #1
 8007c0a:	d14c      	bne.n	8007ca6 <_printf_i+0x1fe>
 8007c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c10:	b004      	add	sp, #16
 8007c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c16:	4835      	ldr	r0, [pc, #212]	; (8007cec <_printf_i+0x244>)
 8007c18:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007c1c:	6829      	ldr	r1, [r5, #0]
 8007c1e:	6823      	ldr	r3, [r4, #0]
 8007c20:	f851 6b04 	ldr.w	r6, [r1], #4
 8007c24:	6029      	str	r1, [r5, #0]
 8007c26:	061d      	lsls	r5, r3, #24
 8007c28:	d514      	bpl.n	8007c54 <_printf_i+0x1ac>
 8007c2a:	07df      	lsls	r7, r3, #31
 8007c2c:	bf44      	itt	mi
 8007c2e:	f043 0320 	orrmi.w	r3, r3, #32
 8007c32:	6023      	strmi	r3, [r4, #0]
 8007c34:	b91e      	cbnz	r6, 8007c3e <_printf_i+0x196>
 8007c36:	6823      	ldr	r3, [r4, #0]
 8007c38:	f023 0320 	bic.w	r3, r3, #32
 8007c3c:	6023      	str	r3, [r4, #0]
 8007c3e:	2310      	movs	r3, #16
 8007c40:	e7b0      	b.n	8007ba4 <_printf_i+0xfc>
 8007c42:	6823      	ldr	r3, [r4, #0]
 8007c44:	f043 0320 	orr.w	r3, r3, #32
 8007c48:	6023      	str	r3, [r4, #0]
 8007c4a:	2378      	movs	r3, #120	; 0x78
 8007c4c:	4828      	ldr	r0, [pc, #160]	; (8007cf0 <_printf_i+0x248>)
 8007c4e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007c52:	e7e3      	b.n	8007c1c <_printf_i+0x174>
 8007c54:	0659      	lsls	r1, r3, #25
 8007c56:	bf48      	it	mi
 8007c58:	b2b6      	uxthmi	r6, r6
 8007c5a:	e7e6      	b.n	8007c2a <_printf_i+0x182>
 8007c5c:	4615      	mov	r5, r2
 8007c5e:	e7bb      	b.n	8007bd8 <_printf_i+0x130>
 8007c60:	682b      	ldr	r3, [r5, #0]
 8007c62:	6826      	ldr	r6, [r4, #0]
 8007c64:	6961      	ldr	r1, [r4, #20]
 8007c66:	1d18      	adds	r0, r3, #4
 8007c68:	6028      	str	r0, [r5, #0]
 8007c6a:	0635      	lsls	r5, r6, #24
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	d501      	bpl.n	8007c74 <_printf_i+0x1cc>
 8007c70:	6019      	str	r1, [r3, #0]
 8007c72:	e002      	b.n	8007c7a <_printf_i+0x1d2>
 8007c74:	0670      	lsls	r0, r6, #25
 8007c76:	d5fb      	bpl.n	8007c70 <_printf_i+0x1c8>
 8007c78:	8019      	strh	r1, [r3, #0]
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	6123      	str	r3, [r4, #16]
 8007c7e:	4615      	mov	r5, r2
 8007c80:	e7ba      	b.n	8007bf8 <_printf_i+0x150>
 8007c82:	682b      	ldr	r3, [r5, #0]
 8007c84:	1d1a      	adds	r2, r3, #4
 8007c86:	602a      	str	r2, [r5, #0]
 8007c88:	681d      	ldr	r5, [r3, #0]
 8007c8a:	6862      	ldr	r2, [r4, #4]
 8007c8c:	2100      	movs	r1, #0
 8007c8e:	4628      	mov	r0, r5
 8007c90:	f7f8 fac6 	bl	8000220 <memchr>
 8007c94:	b108      	cbz	r0, 8007c9a <_printf_i+0x1f2>
 8007c96:	1b40      	subs	r0, r0, r5
 8007c98:	6060      	str	r0, [r4, #4]
 8007c9a:	6863      	ldr	r3, [r4, #4]
 8007c9c:	6123      	str	r3, [r4, #16]
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ca4:	e7a8      	b.n	8007bf8 <_printf_i+0x150>
 8007ca6:	6923      	ldr	r3, [r4, #16]
 8007ca8:	462a      	mov	r2, r5
 8007caa:	4649      	mov	r1, r9
 8007cac:	4640      	mov	r0, r8
 8007cae:	47d0      	blx	sl
 8007cb0:	3001      	adds	r0, #1
 8007cb2:	d0ab      	beq.n	8007c0c <_printf_i+0x164>
 8007cb4:	6823      	ldr	r3, [r4, #0]
 8007cb6:	079b      	lsls	r3, r3, #30
 8007cb8:	d413      	bmi.n	8007ce2 <_printf_i+0x23a>
 8007cba:	68e0      	ldr	r0, [r4, #12]
 8007cbc:	9b03      	ldr	r3, [sp, #12]
 8007cbe:	4298      	cmp	r0, r3
 8007cc0:	bfb8      	it	lt
 8007cc2:	4618      	movlt	r0, r3
 8007cc4:	e7a4      	b.n	8007c10 <_printf_i+0x168>
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	4632      	mov	r2, r6
 8007cca:	4649      	mov	r1, r9
 8007ccc:	4640      	mov	r0, r8
 8007cce:	47d0      	blx	sl
 8007cd0:	3001      	adds	r0, #1
 8007cd2:	d09b      	beq.n	8007c0c <_printf_i+0x164>
 8007cd4:	3501      	adds	r5, #1
 8007cd6:	68e3      	ldr	r3, [r4, #12]
 8007cd8:	9903      	ldr	r1, [sp, #12]
 8007cda:	1a5b      	subs	r3, r3, r1
 8007cdc:	42ab      	cmp	r3, r5
 8007cde:	dcf2      	bgt.n	8007cc6 <_printf_i+0x21e>
 8007ce0:	e7eb      	b.n	8007cba <_printf_i+0x212>
 8007ce2:	2500      	movs	r5, #0
 8007ce4:	f104 0619 	add.w	r6, r4, #25
 8007ce8:	e7f5      	b.n	8007cd6 <_printf_i+0x22e>
 8007cea:	bf00      	nop
 8007cec:	0800ced2 	.word	0x0800ced2
 8007cf0:	0800cee3 	.word	0x0800cee3

08007cf4 <_scanf_float>:
 8007cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cf8:	b087      	sub	sp, #28
 8007cfa:	4617      	mov	r7, r2
 8007cfc:	9303      	str	r3, [sp, #12]
 8007cfe:	688b      	ldr	r3, [r1, #8]
 8007d00:	1e5a      	subs	r2, r3, #1
 8007d02:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007d06:	bf83      	ittte	hi
 8007d08:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007d0c:	195b      	addhi	r3, r3, r5
 8007d0e:	9302      	strhi	r3, [sp, #8]
 8007d10:	2300      	movls	r3, #0
 8007d12:	bf86      	itte	hi
 8007d14:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007d18:	608b      	strhi	r3, [r1, #8]
 8007d1a:	9302      	strls	r3, [sp, #8]
 8007d1c:	680b      	ldr	r3, [r1, #0]
 8007d1e:	468b      	mov	fp, r1
 8007d20:	2500      	movs	r5, #0
 8007d22:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007d26:	f84b 3b1c 	str.w	r3, [fp], #28
 8007d2a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007d2e:	4680      	mov	r8, r0
 8007d30:	460c      	mov	r4, r1
 8007d32:	465e      	mov	r6, fp
 8007d34:	46aa      	mov	sl, r5
 8007d36:	46a9      	mov	r9, r5
 8007d38:	9501      	str	r5, [sp, #4]
 8007d3a:	68a2      	ldr	r2, [r4, #8]
 8007d3c:	b152      	cbz	r2, 8007d54 <_scanf_float+0x60>
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	781b      	ldrb	r3, [r3, #0]
 8007d42:	2b4e      	cmp	r3, #78	; 0x4e
 8007d44:	d864      	bhi.n	8007e10 <_scanf_float+0x11c>
 8007d46:	2b40      	cmp	r3, #64	; 0x40
 8007d48:	d83c      	bhi.n	8007dc4 <_scanf_float+0xd0>
 8007d4a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007d4e:	b2c8      	uxtb	r0, r1
 8007d50:	280e      	cmp	r0, #14
 8007d52:	d93a      	bls.n	8007dca <_scanf_float+0xd6>
 8007d54:	f1b9 0f00 	cmp.w	r9, #0
 8007d58:	d003      	beq.n	8007d62 <_scanf_float+0x6e>
 8007d5a:	6823      	ldr	r3, [r4, #0]
 8007d5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d60:	6023      	str	r3, [r4, #0]
 8007d62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d66:	f1ba 0f01 	cmp.w	sl, #1
 8007d6a:	f200 8113 	bhi.w	8007f94 <_scanf_float+0x2a0>
 8007d6e:	455e      	cmp	r6, fp
 8007d70:	f200 8105 	bhi.w	8007f7e <_scanf_float+0x28a>
 8007d74:	2501      	movs	r5, #1
 8007d76:	4628      	mov	r0, r5
 8007d78:	b007      	add	sp, #28
 8007d7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d7e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007d82:	2a0d      	cmp	r2, #13
 8007d84:	d8e6      	bhi.n	8007d54 <_scanf_float+0x60>
 8007d86:	a101      	add	r1, pc, #4	; (adr r1, 8007d8c <_scanf_float+0x98>)
 8007d88:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007d8c:	08007ecb 	.word	0x08007ecb
 8007d90:	08007d55 	.word	0x08007d55
 8007d94:	08007d55 	.word	0x08007d55
 8007d98:	08007d55 	.word	0x08007d55
 8007d9c:	08007f2b 	.word	0x08007f2b
 8007da0:	08007f03 	.word	0x08007f03
 8007da4:	08007d55 	.word	0x08007d55
 8007da8:	08007d55 	.word	0x08007d55
 8007dac:	08007ed9 	.word	0x08007ed9
 8007db0:	08007d55 	.word	0x08007d55
 8007db4:	08007d55 	.word	0x08007d55
 8007db8:	08007d55 	.word	0x08007d55
 8007dbc:	08007d55 	.word	0x08007d55
 8007dc0:	08007e91 	.word	0x08007e91
 8007dc4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007dc8:	e7db      	b.n	8007d82 <_scanf_float+0x8e>
 8007dca:	290e      	cmp	r1, #14
 8007dcc:	d8c2      	bhi.n	8007d54 <_scanf_float+0x60>
 8007dce:	a001      	add	r0, pc, #4	; (adr r0, 8007dd4 <_scanf_float+0xe0>)
 8007dd0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007dd4:	08007e83 	.word	0x08007e83
 8007dd8:	08007d55 	.word	0x08007d55
 8007ddc:	08007e83 	.word	0x08007e83
 8007de0:	08007f17 	.word	0x08007f17
 8007de4:	08007d55 	.word	0x08007d55
 8007de8:	08007e31 	.word	0x08007e31
 8007dec:	08007e6d 	.word	0x08007e6d
 8007df0:	08007e6d 	.word	0x08007e6d
 8007df4:	08007e6d 	.word	0x08007e6d
 8007df8:	08007e6d 	.word	0x08007e6d
 8007dfc:	08007e6d 	.word	0x08007e6d
 8007e00:	08007e6d 	.word	0x08007e6d
 8007e04:	08007e6d 	.word	0x08007e6d
 8007e08:	08007e6d 	.word	0x08007e6d
 8007e0c:	08007e6d 	.word	0x08007e6d
 8007e10:	2b6e      	cmp	r3, #110	; 0x6e
 8007e12:	d809      	bhi.n	8007e28 <_scanf_float+0x134>
 8007e14:	2b60      	cmp	r3, #96	; 0x60
 8007e16:	d8b2      	bhi.n	8007d7e <_scanf_float+0x8a>
 8007e18:	2b54      	cmp	r3, #84	; 0x54
 8007e1a:	d077      	beq.n	8007f0c <_scanf_float+0x218>
 8007e1c:	2b59      	cmp	r3, #89	; 0x59
 8007e1e:	d199      	bne.n	8007d54 <_scanf_float+0x60>
 8007e20:	2d07      	cmp	r5, #7
 8007e22:	d197      	bne.n	8007d54 <_scanf_float+0x60>
 8007e24:	2508      	movs	r5, #8
 8007e26:	e029      	b.n	8007e7c <_scanf_float+0x188>
 8007e28:	2b74      	cmp	r3, #116	; 0x74
 8007e2a:	d06f      	beq.n	8007f0c <_scanf_float+0x218>
 8007e2c:	2b79      	cmp	r3, #121	; 0x79
 8007e2e:	e7f6      	b.n	8007e1e <_scanf_float+0x12a>
 8007e30:	6821      	ldr	r1, [r4, #0]
 8007e32:	05c8      	lsls	r0, r1, #23
 8007e34:	d51a      	bpl.n	8007e6c <_scanf_float+0x178>
 8007e36:	9b02      	ldr	r3, [sp, #8]
 8007e38:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007e3c:	6021      	str	r1, [r4, #0]
 8007e3e:	f109 0901 	add.w	r9, r9, #1
 8007e42:	b11b      	cbz	r3, 8007e4c <_scanf_float+0x158>
 8007e44:	3b01      	subs	r3, #1
 8007e46:	3201      	adds	r2, #1
 8007e48:	9302      	str	r3, [sp, #8]
 8007e4a:	60a2      	str	r2, [r4, #8]
 8007e4c:	68a3      	ldr	r3, [r4, #8]
 8007e4e:	3b01      	subs	r3, #1
 8007e50:	60a3      	str	r3, [r4, #8]
 8007e52:	6923      	ldr	r3, [r4, #16]
 8007e54:	3301      	adds	r3, #1
 8007e56:	6123      	str	r3, [r4, #16]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	3b01      	subs	r3, #1
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	607b      	str	r3, [r7, #4]
 8007e60:	f340 8084 	ble.w	8007f6c <_scanf_float+0x278>
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	3301      	adds	r3, #1
 8007e68:	603b      	str	r3, [r7, #0]
 8007e6a:	e766      	b.n	8007d3a <_scanf_float+0x46>
 8007e6c:	eb1a 0f05 	cmn.w	sl, r5
 8007e70:	f47f af70 	bne.w	8007d54 <_scanf_float+0x60>
 8007e74:	6822      	ldr	r2, [r4, #0]
 8007e76:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007e7a:	6022      	str	r2, [r4, #0]
 8007e7c:	f806 3b01 	strb.w	r3, [r6], #1
 8007e80:	e7e4      	b.n	8007e4c <_scanf_float+0x158>
 8007e82:	6822      	ldr	r2, [r4, #0]
 8007e84:	0610      	lsls	r0, r2, #24
 8007e86:	f57f af65 	bpl.w	8007d54 <_scanf_float+0x60>
 8007e8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007e8e:	e7f4      	b.n	8007e7a <_scanf_float+0x186>
 8007e90:	f1ba 0f00 	cmp.w	sl, #0
 8007e94:	d10e      	bne.n	8007eb4 <_scanf_float+0x1c0>
 8007e96:	f1b9 0f00 	cmp.w	r9, #0
 8007e9a:	d10e      	bne.n	8007eba <_scanf_float+0x1c6>
 8007e9c:	6822      	ldr	r2, [r4, #0]
 8007e9e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007ea2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007ea6:	d108      	bne.n	8007eba <_scanf_float+0x1c6>
 8007ea8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007eac:	6022      	str	r2, [r4, #0]
 8007eae:	f04f 0a01 	mov.w	sl, #1
 8007eb2:	e7e3      	b.n	8007e7c <_scanf_float+0x188>
 8007eb4:	f1ba 0f02 	cmp.w	sl, #2
 8007eb8:	d055      	beq.n	8007f66 <_scanf_float+0x272>
 8007eba:	2d01      	cmp	r5, #1
 8007ebc:	d002      	beq.n	8007ec4 <_scanf_float+0x1d0>
 8007ebe:	2d04      	cmp	r5, #4
 8007ec0:	f47f af48 	bne.w	8007d54 <_scanf_float+0x60>
 8007ec4:	3501      	adds	r5, #1
 8007ec6:	b2ed      	uxtb	r5, r5
 8007ec8:	e7d8      	b.n	8007e7c <_scanf_float+0x188>
 8007eca:	f1ba 0f01 	cmp.w	sl, #1
 8007ece:	f47f af41 	bne.w	8007d54 <_scanf_float+0x60>
 8007ed2:	f04f 0a02 	mov.w	sl, #2
 8007ed6:	e7d1      	b.n	8007e7c <_scanf_float+0x188>
 8007ed8:	b97d      	cbnz	r5, 8007efa <_scanf_float+0x206>
 8007eda:	f1b9 0f00 	cmp.w	r9, #0
 8007ede:	f47f af3c 	bne.w	8007d5a <_scanf_float+0x66>
 8007ee2:	6822      	ldr	r2, [r4, #0]
 8007ee4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007ee8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007eec:	f47f af39 	bne.w	8007d62 <_scanf_float+0x6e>
 8007ef0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007ef4:	6022      	str	r2, [r4, #0]
 8007ef6:	2501      	movs	r5, #1
 8007ef8:	e7c0      	b.n	8007e7c <_scanf_float+0x188>
 8007efa:	2d03      	cmp	r5, #3
 8007efc:	d0e2      	beq.n	8007ec4 <_scanf_float+0x1d0>
 8007efe:	2d05      	cmp	r5, #5
 8007f00:	e7de      	b.n	8007ec0 <_scanf_float+0x1cc>
 8007f02:	2d02      	cmp	r5, #2
 8007f04:	f47f af26 	bne.w	8007d54 <_scanf_float+0x60>
 8007f08:	2503      	movs	r5, #3
 8007f0a:	e7b7      	b.n	8007e7c <_scanf_float+0x188>
 8007f0c:	2d06      	cmp	r5, #6
 8007f0e:	f47f af21 	bne.w	8007d54 <_scanf_float+0x60>
 8007f12:	2507      	movs	r5, #7
 8007f14:	e7b2      	b.n	8007e7c <_scanf_float+0x188>
 8007f16:	6822      	ldr	r2, [r4, #0]
 8007f18:	0591      	lsls	r1, r2, #22
 8007f1a:	f57f af1b 	bpl.w	8007d54 <_scanf_float+0x60>
 8007f1e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007f22:	6022      	str	r2, [r4, #0]
 8007f24:	f8cd 9004 	str.w	r9, [sp, #4]
 8007f28:	e7a8      	b.n	8007e7c <_scanf_float+0x188>
 8007f2a:	6822      	ldr	r2, [r4, #0]
 8007f2c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007f30:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007f34:	d006      	beq.n	8007f44 <_scanf_float+0x250>
 8007f36:	0550      	lsls	r0, r2, #21
 8007f38:	f57f af0c 	bpl.w	8007d54 <_scanf_float+0x60>
 8007f3c:	f1b9 0f00 	cmp.w	r9, #0
 8007f40:	f43f af0f 	beq.w	8007d62 <_scanf_float+0x6e>
 8007f44:	0591      	lsls	r1, r2, #22
 8007f46:	bf58      	it	pl
 8007f48:	9901      	ldrpl	r1, [sp, #4]
 8007f4a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007f4e:	bf58      	it	pl
 8007f50:	eba9 0101 	subpl.w	r1, r9, r1
 8007f54:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007f58:	bf58      	it	pl
 8007f5a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007f5e:	6022      	str	r2, [r4, #0]
 8007f60:	f04f 0900 	mov.w	r9, #0
 8007f64:	e78a      	b.n	8007e7c <_scanf_float+0x188>
 8007f66:	f04f 0a03 	mov.w	sl, #3
 8007f6a:	e787      	b.n	8007e7c <_scanf_float+0x188>
 8007f6c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007f70:	4639      	mov	r1, r7
 8007f72:	4640      	mov	r0, r8
 8007f74:	4798      	blx	r3
 8007f76:	2800      	cmp	r0, #0
 8007f78:	f43f aedf 	beq.w	8007d3a <_scanf_float+0x46>
 8007f7c:	e6ea      	b.n	8007d54 <_scanf_float+0x60>
 8007f7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007f82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007f86:	463a      	mov	r2, r7
 8007f88:	4640      	mov	r0, r8
 8007f8a:	4798      	blx	r3
 8007f8c:	6923      	ldr	r3, [r4, #16]
 8007f8e:	3b01      	subs	r3, #1
 8007f90:	6123      	str	r3, [r4, #16]
 8007f92:	e6ec      	b.n	8007d6e <_scanf_float+0x7a>
 8007f94:	1e6b      	subs	r3, r5, #1
 8007f96:	2b06      	cmp	r3, #6
 8007f98:	d825      	bhi.n	8007fe6 <_scanf_float+0x2f2>
 8007f9a:	2d02      	cmp	r5, #2
 8007f9c:	d836      	bhi.n	800800c <_scanf_float+0x318>
 8007f9e:	455e      	cmp	r6, fp
 8007fa0:	f67f aee8 	bls.w	8007d74 <_scanf_float+0x80>
 8007fa4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007fa8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007fac:	463a      	mov	r2, r7
 8007fae:	4640      	mov	r0, r8
 8007fb0:	4798      	blx	r3
 8007fb2:	6923      	ldr	r3, [r4, #16]
 8007fb4:	3b01      	subs	r3, #1
 8007fb6:	6123      	str	r3, [r4, #16]
 8007fb8:	e7f1      	b.n	8007f9e <_scanf_float+0x2aa>
 8007fba:	9802      	ldr	r0, [sp, #8]
 8007fbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007fc0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007fc4:	9002      	str	r0, [sp, #8]
 8007fc6:	463a      	mov	r2, r7
 8007fc8:	4640      	mov	r0, r8
 8007fca:	4798      	blx	r3
 8007fcc:	6923      	ldr	r3, [r4, #16]
 8007fce:	3b01      	subs	r3, #1
 8007fd0:	6123      	str	r3, [r4, #16]
 8007fd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007fd6:	fa5f fa8a 	uxtb.w	sl, sl
 8007fda:	f1ba 0f02 	cmp.w	sl, #2
 8007fde:	d1ec      	bne.n	8007fba <_scanf_float+0x2c6>
 8007fe0:	3d03      	subs	r5, #3
 8007fe2:	b2ed      	uxtb	r5, r5
 8007fe4:	1b76      	subs	r6, r6, r5
 8007fe6:	6823      	ldr	r3, [r4, #0]
 8007fe8:	05da      	lsls	r2, r3, #23
 8007fea:	d52f      	bpl.n	800804c <_scanf_float+0x358>
 8007fec:	055b      	lsls	r3, r3, #21
 8007fee:	d510      	bpl.n	8008012 <_scanf_float+0x31e>
 8007ff0:	455e      	cmp	r6, fp
 8007ff2:	f67f aebf 	bls.w	8007d74 <_scanf_float+0x80>
 8007ff6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007ffa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007ffe:	463a      	mov	r2, r7
 8008000:	4640      	mov	r0, r8
 8008002:	4798      	blx	r3
 8008004:	6923      	ldr	r3, [r4, #16]
 8008006:	3b01      	subs	r3, #1
 8008008:	6123      	str	r3, [r4, #16]
 800800a:	e7f1      	b.n	8007ff0 <_scanf_float+0x2fc>
 800800c:	46aa      	mov	sl, r5
 800800e:	9602      	str	r6, [sp, #8]
 8008010:	e7df      	b.n	8007fd2 <_scanf_float+0x2de>
 8008012:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008016:	6923      	ldr	r3, [r4, #16]
 8008018:	2965      	cmp	r1, #101	; 0x65
 800801a:	f103 33ff 	add.w	r3, r3, #4294967295
 800801e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008022:	6123      	str	r3, [r4, #16]
 8008024:	d00c      	beq.n	8008040 <_scanf_float+0x34c>
 8008026:	2945      	cmp	r1, #69	; 0x45
 8008028:	d00a      	beq.n	8008040 <_scanf_float+0x34c>
 800802a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800802e:	463a      	mov	r2, r7
 8008030:	4640      	mov	r0, r8
 8008032:	4798      	blx	r3
 8008034:	6923      	ldr	r3, [r4, #16]
 8008036:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800803a:	3b01      	subs	r3, #1
 800803c:	1eb5      	subs	r5, r6, #2
 800803e:	6123      	str	r3, [r4, #16]
 8008040:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008044:	463a      	mov	r2, r7
 8008046:	4640      	mov	r0, r8
 8008048:	4798      	blx	r3
 800804a:	462e      	mov	r6, r5
 800804c:	6825      	ldr	r5, [r4, #0]
 800804e:	f015 0510 	ands.w	r5, r5, #16
 8008052:	d159      	bne.n	8008108 <_scanf_float+0x414>
 8008054:	7035      	strb	r5, [r6, #0]
 8008056:	6823      	ldr	r3, [r4, #0]
 8008058:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800805c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008060:	d11b      	bne.n	800809a <_scanf_float+0x3a6>
 8008062:	9b01      	ldr	r3, [sp, #4]
 8008064:	454b      	cmp	r3, r9
 8008066:	eba3 0209 	sub.w	r2, r3, r9
 800806a:	d123      	bne.n	80080b4 <_scanf_float+0x3c0>
 800806c:	2200      	movs	r2, #0
 800806e:	4659      	mov	r1, fp
 8008070:	4640      	mov	r0, r8
 8008072:	f000 feeb 	bl	8008e4c <_strtod_r>
 8008076:	6822      	ldr	r2, [r4, #0]
 8008078:	9b03      	ldr	r3, [sp, #12]
 800807a:	f012 0f02 	tst.w	r2, #2
 800807e:	ec57 6b10 	vmov	r6, r7, d0
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	d021      	beq.n	80080ca <_scanf_float+0x3d6>
 8008086:	9903      	ldr	r1, [sp, #12]
 8008088:	1d1a      	adds	r2, r3, #4
 800808a:	600a      	str	r2, [r1, #0]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	e9c3 6700 	strd	r6, r7, [r3]
 8008092:	68e3      	ldr	r3, [r4, #12]
 8008094:	3301      	adds	r3, #1
 8008096:	60e3      	str	r3, [r4, #12]
 8008098:	e66d      	b.n	8007d76 <_scanf_float+0x82>
 800809a:	9b04      	ldr	r3, [sp, #16]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d0e5      	beq.n	800806c <_scanf_float+0x378>
 80080a0:	9905      	ldr	r1, [sp, #20]
 80080a2:	230a      	movs	r3, #10
 80080a4:	462a      	mov	r2, r5
 80080a6:	3101      	adds	r1, #1
 80080a8:	4640      	mov	r0, r8
 80080aa:	f000 ff57 	bl	8008f5c <_strtol_r>
 80080ae:	9b04      	ldr	r3, [sp, #16]
 80080b0:	9e05      	ldr	r6, [sp, #20]
 80080b2:	1ac2      	subs	r2, r0, r3
 80080b4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80080b8:	429e      	cmp	r6, r3
 80080ba:	bf28      	it	cs
 80080bc:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80080c0:	4912      	ldr	r1, [pc, #72]	; (800810c <_scanf_float+0x418>)
 80080c2:	4630      	mov	r0, r6
 80080c4:	f000 f87e 	bl	80081c4 <siprintf>
 80080c8:	e7d0      	b.n	800806c <_scanf_float+0x378>
 80080ca:	9903      	ldr	r1, [sp, #12]
 80080cc:	f012 0f04 	tst.w	r2, #4
 80080d0:	f103 0204 	add.w	r2, r3, #4
 80080d4:	600a      	str	r2, [r1, #0]
 80080d6:	d1d9      	bne.n	800808c <_scanf_float+0x398>
 80080d8:	f8d3 8000 	ldr.w	r8, [r3]
 80080dc:	ee10 2a10 	vmov	r2, s0
 80080e0:	ee10 0a10 	vmov	r0, s0
 80080e4:	463b      	mov	r3, r7
 80080e6:	4639      	mov	r1, r7
 80080e8:	f7f8 fd40 	bl	8000b6c <__aeabi_dcmpun>
 80080ec:	b128      	cbz	r0, 80080fa <_scanf_float+0x406>
 80080ee:	4808      	ldr	r0, [pc, #32]	; (8008110 <_scanf_float+0x41c>)
 80080f0:	f000 f862 	bl	80081b8 <nanf>
 80080f4:	ed88 0a00 	vstr	s0, [r8]
 80080f8:	e7cb      	b.n	8008092 <_scanf_float+0x39e>
 80080fa:	4630      	mov	r0, r6
 80080fc:	4639      	mov	r1, r7
 80080fe:	f7f8 fd93 	bl	8000c28 <__aeabi_d2f>
 8008102:	f8c8 0000 	str.w	r0, [r8]
 8008106:	e7c4      	b.n	8008092 <_scanf_float+0x39e>
 8008108:	2500      	movs	r5, #0
 800810a:	e634      	b.n	8007d76 <_scanf_float+0x82>
 800810c:	0800cef4 	.word	0x0800cef4
 8008110:	0800d368 	.word	0x0800d368

08008114 <modf>:
 8008114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008116:	ec55 4b10 	vmov	r4, r5, d0
 800811a:	4606      	mov	r6, r0
 800811c:	f3c5 500a 	ubfx	r0, r5, #20, #11
 8008120:	f2a0 33ff 	subw	r3, r0, #1023	; 0x3ff
 8008124:	2b13      	cmp	r3, #19
 8008126:	462f      	mov	r7, r5
 8008128:	dc21      	bgt.n	800816e <modf+0x5a>
 800812a:	2b00      	cmp	r3, #0
 800812c:	da07      	bge.n	800813e <modf+0x2a>
 800812e:	2200      	movs	r2, #0
 8008130:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8008134:	e9c6 2300 	strd	r2, r3, [r6]
 8008138:	ec45 4b10 	vmov	d0, r4, r5
 800813c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800813e:	481d      	ldr	r0, [pc, #116]	; (80081b4 <modf+0xa0>)
 8008140:	4118      	asrs	r0, r3
 8008142:	ea05 0300 	and.w	r3, r5, r0
 8008146:	4323      	orrs	r3, r4
 8008148:	d105      	bne.n	8008156 <modf+0x42>
 800814a:	e9c6 4500 	strd	r4, r5, [r6]
 800814e:	f007 4500 	and.w	r5, r7, #2147483648	; 0x80000000
 8008152:	461c      	mov	r4, r3
 8008154:	e7f0      	b.n	8008138 <modf+0x24>
 8008156:	2200      	movs	r2, #0
 8008158:	ea25 0300 	bic.w	r3, r5, r0
 800815c:	4620      	mov	r0, r4
 800815e:	4629      	mov	r1, r5
 8008160:	e9c6 2300 	strd	r2, r3, [r6]
 8008164:	f7f8 f8b0 	bl	80002c8 <__aeabi_dsub>
 8008168:	4604      	mov	r4, r0
 800816a:	460d      	mov	r5, r1
 800816c:	e7e4      	b.n	8008138 <modf+0x24>
 800816e:	2b33      	cmp	r3, #51	; 0x33
 8008170:	dd13      	ble.n	800819a <modf+0x86>
 8008172:	ed86 0b00 	vstr	d0, [r6]
 8008176:	f003 fa15 	bl	800b5a4 <__fpclassifyd>
 800817a:	b950      	cbnz	r0, 8008192 <modf+0x7e>
 800817c:	4622      	mov	r2, r4
 800817e:	462b      	mov	r3, r5
 8008180:	4620      	mov	r0, r4
 8008182:	4629      	mov	r1, r5
 8008184:	f7f8 f8a2 	bl	80002cc <__adddf3>
 8008188:	4604      	mov	r4, r0
 800818a:	460d      	mov	r5, r1
 800818c:	e9c6 4500 	strd	r4, r5, [r6]
 8008190:	e7d2      	b.n	8008138 <modf+0x24>
 8008192:	2400      	movs	r4, #0
 8008194:	f005 4500 	and.w	r5, r5, #2147483648	; 0x80000000
 8008198:	e7ce      	b.n	8008138 <modf+0x24>
 800819a:	f2a0 4313 	subw	r3, r0, #1043	; 0x413
 800819e:	f04f 30ff 	mov.w	r0, #4294967295
 80081a2:	40d8      	lsrs	r0, r3
 80081a4:	ea14 0300 	ands.w	r3, r4, r0
 80081a8:	d0cf      	beq.n	800814a <modf+0x36>
 80081aa:	462b      	mov	r3, r5
 80081ac:	ea24 0200 	bic.w	r2, r4, r0
 80081b0:	e7d4      	b.n	800815c <modf+0x48>
 80081b2:	bf00      	nop
 80081b4:	000fffff 	.word	0x000fffff

080081b8 <nanf>:
 80081b8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80081c0 <nanf+0x8>
 80081bc:	4770      	bx	lr
 80081be:	bf00      	nop
 80081c0:	7fc00000 	.word	0x7fc00000

080081c4 <siprintf>:
 80081c4:	b40e      	push	{r1, r2, r3}
 80081c6:	b500      	push	{lr}
 80081c8:	b09c      	sub	sp, #112	; 0x70
 80081ca:	ab1d      	add	r3, sp, #116	; 0x74
 80081cc:	9002      	str	r0, [sp, #8]
 80081ce:	9006      	str	r0, [sp, #24]
 80081d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80081d4:	4809      	ldr	r0, [pc, #36]	; (80081fc <siprintf+0x38>)
 80081d6:	9107      	str	r1, [sp, #28]
 80081d8:	9104      	str	r1, [sp, #16]
 80081da:	4909      	ldr	r1, [pc, #36]	; (8008200 <siprintf+0x3c>)
 80081dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80081e0:	9105      	str	r1, [sp, #20]
 80081e2:	6800      	ldr	r0, [r0, #0]
 80081e4:	9301      	str	r3, [sp, #4]
 80081e6:	a902      	add	r1, sp, #8
 80081e8:	f003 f8dc 	bl	800b3a4 <_svfiprintf_r>
 80081ec:	9b02      	ldr	r3, [sp, #8]
 80081ee:	2200      	movs	r2, #0
 80081f0:	701a      	strb	r2, [r3, #0]
 80081f2:	b01c      	add	sp, #112	; 0x70
 80081f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80081f8:	b003      	add	sp, #12
 80081fa:	4770      	bx	lr
 80081fc:	20000008 	.word	0x20000008
 8008200:	ffff0208 	.word	0xffff0208

08008204 <sulp>:
 8008204:	b570      	push	{r4, r5, r6, lr}
 8008206:	4604      	mov	r4, r0
 8008208:	460d      	mov	r5, r1
 800820a:	ec45 4b10 	vmov	d0, r4, r5
 800820e:	4616      	mov	r6, r2
 8008210:	f002 fe26 	bl	800ae60 <__ulp>
 8008214:	ec51 0b10 	vmov	r0, r1, d0
 8008218:	b17e      	cbz	r6, 800823a <sulp+0x36>
 800821a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800821e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008222:	2b00      	cmp	r3, #0
 8008224:	dd09      	ble.n	800823a <sulp+0x36>
 8008226:	051b      	lsls	r3, r3, #20
 8008228:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800822c:	2400      	movs	r4, #0
 800822e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008232:	4622      	mov	r2, r4
 8008234:	462b      	mov	r3, r5
 8008236:	f7f8 f9ff 	bl	8000638 <__aeabi_dmul>
 800823a:	bd70      	pop	{r4, r5, r6, pc}
 800823c:	0000      	movs	r0, r0
	...

08008240 <_strtod_l>:
 8008240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008244:	ed2d 8b02 	vpush	{d8}
 8008248:	b09d      	sub	sp, #116	; 0x74
 800824a:	461f      	mov	r7, r3
 800824c:	2300      	movs	r3, #0
 800824e:	9318      	str	r3, [sp, #96]	; 0x60
 8008250:	4ba2      	ldr	r3, [pc, #648]	; (80084dc <_strtod_l+0x29c>)
 8008252:	9213      	str	r2, [sp, #76]	; 0x4c
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	9305      	str	r3, [sp, #20]
 8008258:	4604      	mov	r4, r0
 800825a:	4618      	mov	r0, r3
 800825c:	4688      	mov	r8, r1
 800825e:	f7f7 ffd7 	bl	8000210 <strlen>
 8008262:	f04f 0a00 	mov.w	sl, #0
 8008266:	4605      	mov	r5, r0
 8008268:	f04f 0b00 	mov.w	fp, #0
 800826c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008270:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008272:	781a      	ldrb	r2, [r3, #0]
 8008274:	2a2b      	cmp	r2, #43	; 0x2b
 8008276:	d04e      	beq.n	8008316 <_strtod_l+0xd6>
 8008278:	d83b      	bhi.n	80082f2 <_strtod_l+0xb2>
 800827a:	2a0d      	cmp	r2, #13
 800827c:	d834      	bhi.n	80082e8 <_strtod_l+0xa8>
 800827e:	2a08      	cmp	r2, #8
 8008280:	d834      	bhi.n	80082ec <_strtod_l+0xac>
 8008282:	2a00      	cmp	r2, #0
 8008284:	d03e      	beq.n	8008304 <_strtod_l+0xc4>
 8008286:	2300      	movs	r3, #0
 8008288:	930a      	str	r3, [sp, #40]	; 0x28
 800828a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800828c:	7833      	ldrb	r3, [r6, #0]
 800828e:	2b30      	cmp	r3, #48	; 0x30
 8008290:	f040 80b0 	bne.w	80083f4 <_strtod_l+0x1b4>
 8008294:	7873      	ldrb	r3, [r6, #1]
 8008296:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800829a:	2b58      	cmp	r3, #88	; 0x58
 800829c:	d168      	bne.n	8008370 <_strtod_l+0x130>
 800829e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082a0:	9301      	str	r3, [sp, #4]
 80082a2:	ab18      	add	r3, sp, #96	; 0x60
 80082a4:	9702      	str	r7, [sp, #8]
 80082a6:	9300      	str	r3, [sp, #0]
 80082a8:	4a8d      	ldr	r2, [pc, #564]	; (80084e0 <_strtod_l+0x2a0>)
 80082aa:	ab19      	add	r3, sp, #100	; 0x64
 80082ac:	a917      	add	r1, sp, #92	; 0x5c
 80082ae:	4620      	mov	r0, r4
 80082b0:	f001 ff3a 	bl	800a128 <__gethex>
 80082b4:	f010 0707 	ands.w	r7, r0, #7
 80082b8:	4605      	mov	r5, r0
 80082ba:	d005      	beq.n	80082c8 <_strtod_l+0x88>
 80082bc:	2f06      	cmp	r7, #6
 80082be:	d12c      	bne.n	800831a <_strtod_l+0xda>
 80082c0:	3601      	adds	r6, #1
 80082c2:	2300      	movs	r3, #0
 80082c4:	9617      	str	r6, [sp, #92]	; 0x5c
 80082c6:	930a      	str	r3, [sp, #40]	; 0x28
 80082c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	f040 8590 	bne.w	8008df0 <_strtod_l+0xbb0>
 80082d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082d2:	b1eb      	cbz	r3, 8008310 <_strtod_l+0xd0>
 80082d4:	4652      	mov	r2, sl
 80082d6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80082da:	ec43 2b10 	vmov	d0, r2, r3
 80082de:	b01d      	add	sp, #116	; 0x74
 80082e0:	ecbd 8b02 	vpop	{d8}
 80082e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082e8:	2a20      	cmp	r2, #32
 80082ea:	d1cc      	bne.n	8008286 <_strtod_l+0x46>
 80082ec:	3301      	adds	r3, #1
 80082ee:	9317      	str	r3, [sp, #92]	; 0x5c
 80082f0:	e7be      	b.n	8008270 <_strtod_l+0x30>
 80082f2:	2a2d      	cmp	r2, #45	; 0x2d
 80082f4:	d1c7      	bne.n	8008286 <_strtod_l+0x46>
 80082f6:	2201      	movs	r2, #1
 80082f8:	920a      	str	r2, [sp, #40]	; 0x28
 80082fa:	1c5a      	adds	r2, r3, #1
 80082fc:	9217      	str	r2, [sp, #92]	; 0x5c
 80082fe:	785b      	ldrb	r3, [r3, #1]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d1c2      	bne.n	800828a <_strtod_l+0x4a>
 8008304:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008306:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800830a:	2b00      	cmp	r3, #0
 800830c:	f040 856e 	bne.w	8008dec <_strtod_l+0xbac>
 8008310:	4652      	mov	r2, sl
 8008312:	465b      	mov	r3, fp
 8008314:	e7e1      	b.n	80082da <_strtod_l+0x9a>
 8008316:	2200      	movs	r2, #0
 8008318:	e7ee      	b.n	80082f8 <_strtod_l+0xb8>
 800831a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800831c:	b13a      	cbz	r2, 800832e <_strtod_l+0xee>
 800831e:	2135      	movs	r1, #53	; 0x35
 8008320:	a81a      	add	r0, sp, #104	; 0x68
 8008322:	f002 fea8 	bl	800b076 <__copybits>
 8008326:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008328:	4620      	mov	r0, r4
 800832a:	f002 fa67 	bl	800a7fc <_Bfree>
 800832e:	3f01      	subs	r7, #1
 8008330:	2f04      	cmp	r7, #4
 8008332:	d806      	bhi.n	8008342 <_strtod_l+0x102>
 8008334:	e8df f007 	tbb	[pc, r7]
 8008338:	1714030a 	.word	0x1714030a
 800833c:	0a          	.byte	0x0a
 800833d:	00          	.byte	0x00
 800833e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8008342:	0728      	lsls	r0, r5, #28
 8008344:	d5c0      	bpl.n	80082c8 <_strtod_l+0x88>
 8008346:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800834a:	e7bd      	b.n	80082c8 <_strtod_l+0x88>
 800834c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008350:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008352:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008356:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800835a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800835e:	e7f0      	b.n	8008342 <_strtod_l+0x102>
 8008360:	f8df b180 	ldr.w	fp, [pc, #384]	; 80084e4 <_strtod_l+0x2a4>
 8008364:	e7ed      	b.n	8008342 <_strtod_l+0x102>
 8008366:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800836a:	f04f 3aff 	mov.w	sl, #4294967295
 800836e:	e7e8      	b.n	8008342 <_strtod_l+0x102>
 8008370:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008372:	1c5a      	adds	r2, r3, #1
 8008374:	9217      	str	r2, [sp, #92]	; 0x5c
 8008376:	785b      	ldrb	r3, [r3, #1]
 8008378:	2b30      	cmp	r3, #48	; 0x30
 800837a:	d0f9      	beq.n	8008370 <_strtod_l+0x130>
 800837c:	2b00      	cmp	r3, #0
 800837e:	d0a3      	beq.n	80082c8 <_strtod_l+0x88>
 8008380:	2301      	movs	r3, #1
 8008382:	f04f 0900 	mov.w	r9, #0
 8008386:	9304      	str	r3, [sp, #16]
 8008388:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800838a:	9308      	str	r3, [sp, #32]
 800838c:	f8cd 901c 	str.w	r9, [sp, #28]
 8008390:	464f      	mov	r7, r9
 8008392:	220a      	movs	r2, #10
 8008394:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008396:	7806      	ldrb	r6, [r0, #0]
 8008398:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800839c:	b2d9      	uxtb	r1, r3
 800839e:	2909      	cmp	r1, #9
 80083a0:	d92a      	bls.n	80083f8 <_strtod_l+0x1b8>
 80083a2:	9905      	ldr	r1, [sp, #20]
 80083a4:	462a      	mov	r2, r5
 80083a6:	f003 f982 	bl	800b6ae <strncmp>
 80083aa:	b398      	cbz	r0, 8008414 <_strtod_l+0x1d4>
 80083ac:	2000      	movs	r0, #0
 80083ae:	4632      	mov	r2, r6
 80083b0:	463d      	mov	r5, r7
 80083b2:	9005      	str	r0, [sp, #20]
 80083b4:	4603      	mov	r3, r0
 80083b6:	2a65      	cmp	r2, #101	; 0x65
 80083b8:	d001      	beq.n	80083be <_strtod_l+0x17e>
 80083ba:	2a45      	cmp	r2, #69	; 0x45
 80083bc:	d118      	bne.n	80083f0 <_strtod_l+0x1b0>
 80083be:	b91d      	cbnz	r5, 80083c8 <_strtod_l+0x188>
 80083c0:	9a04      	ldr	r2, [sp, #16]
 80083c2:	4302      	orrs	r2, r0
 80083c4:	d09e      	beq.n	8008304 <_strtod_l+0xc4>
 80083c6:	2500      	movs	r5, #0
 80083c8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80083cc:	f108 0201 	add.w	r2, r8, #1
 80083d0:	9217      	str	r2, [sp, #92]	; 0x5c
 80083d2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80083d6:	2a2b      	cmp	r2, #43	; 0x2b
 80083d8:	d075      	beq.n	80084c6 <_strtod_l+0x286>
 80083da:	2a2d      	cmp	r2, #45	; 0x2d
 80083dc:	d07b      	beq.n	80084d6 <_strtod_l+0x296>
 80083de:	f04f 0c00 	mov.w	ip, #0
 80083e2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80083e6:	2909      	cmp	r1, #9
 80083e8:	f240 8082 	bls.w	80084f0 <_strtod_l+0x2b0>
 80083ec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80083f0:	2600      	movs	r6, #0
 80083f2:	e09d      	b.n	8008530 <_strtod_l+0x2f0>
 80083f4:	2300      	movs	r3, #0
 80083f6:	e7c4      	b.n	8008382 <_strtod_l+0x142>
 80083f8:	2f08      	cmp	r7, #8
 80083fa:	bfd8      	it	le
 80083fc:	9907      	ldrle	r1, [sp, #28]
 80083fe:	f100 0001 	add.w	r0, r0, #1
 8008402:	bfda      	itte	le
 8008404:	fb02 3301 	mlale	r3, r2, r1, r3
 8008408:	9307      	strle	r3, [sp, #28]
 800840a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800840e:	3701      	adds	r7, #1
 8008410:	9017      	str	r0, [sp, #92]	; 0x5c
 8008412:	e7bf      	b.n	8008394 <_strtod_l+0x154>
 8008414:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008416:	195a      	adds	r2, r3, r5
 8008418:	9217      	str	r2, [sp, #92]	; 0x5c
 800841a:	5d5a      	ldrb	r2, [r3, r5]
 800841c:	2f00      	cmp	r7, #0
 800841e:	d037      	beq.n	8008490 <_strtod_l+0x250>
 8008420:	9005      	str	r0, [sp, #20]
 8008422:	463d      	mov	r5, r7
 8008424:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008428:	2b09      	cmp	r3, #9
 800842a:	d912      	bls.n	8008452 <_strtod_l+0x212>
 800842c:	2301      	movs	r3, #1
 800842e:	e7c2      	b.n	80083b6 <_strtod_l+0x176>
 8008430:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008432:	1c5a      	adds	r2, r3, #1
 8008434:	9217      	str	r2, [sp, #92]	; 0x5c
 8008436:	785a      	ldrb	r2, [r3, #1]
 8008438:	3001      	adds	r0, #1
 800843a:	2a30      	cmp	r2, #48	; 0x30
 800843c:	d0f8      	beq.n	8008430 <_strtod_l+0x1f0>
 800843e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008442:	2b08      	cmp	r3, #8
 8008444:	f200 84d9 	bhi.w	8008dfa <_strtod_l+0xbba>
 8008448:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800844a:	9005      	str	r0, [sp, #20]
 800844c:	2000      	movs	r0, #0
 800844e:	9308      	str	r3, [sp, #32]
 8008450:	4605      	mov	r5, r0
 8008452:	3a30      	subs	r2, #48	; 0x30
 8008454:	f100 0301 	add.w	r3, r0, #1
 8008458:	d014      	beq.n	8008484 <_strtod_l+0x244>
 800845a:	9905      	ldr	r1, [sp, #20]
 800845c:	4419      	add	r1, r3
 800845e:	9105      	str	r1, [sp, #20]
 8008460:	462b      	mov	r3, r5
 8008462:	eb00 0e05 	add.w	lr, r0, r5
 8008466:	210a      	movs	r1, #10
 8008468:	4573      	cmp	r3, lr
 800846a:	d113      	bne.n	8008494 <_strtod_l+0x254>
 800846c:	182b      	adds	r3, r5, r0
 800846e:	2b08      	cmp	r3, #8
 8008470:	f105 0501 	add.w	r5, r5, #1
 8008474:	4405      	add	r5, r0
 8008476:	dc1c      	bgt.n	80084b2 <_strtod_l+0x272>
 8008478:	9907      	ldr	r1, [sp, #28]
 800847a:	230a      	movs	r3, #10
 800847c:	fb03 2301 	mla	r3, r3, r1, r2
 8008480:	9307      	str	r3, [sp, #28]
 8008482:	2300      	movs	r3, #0
 8008484:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008486:	1c51      	adds	r1, r2, #1
 8008488:	9117      	str	r1, [sp, #92]	; 0x5c
 800848a:	7852      	ldrb	r2, [r2, #1]
 800848c:	4618      	mov	r0, r3
 800848e:	e7c9      	b.n	8008424 <_strtod_l+0x1e4>
 8008490:	4638      	mov	r0, r7
 8008492:	e7d2      	b.n	800843a <_strtod_l+0x1fa>
 8008494:	2b08      	cmp	r3, #8
 8008496:	dc04      	bgt.n	80084a2 <_strtod_l+0x262>
 8008498:	9e07      	ldr	r6, [sp, #28]
 800849a:	434e      	muls	r6, r1
 800849c:	9607      	str	r6, [sp, #28]
 800849e:	3301      	adds	r3, #1
 80084a0:	e7e2      	b.n	8008468 <_strtod_l+0x228>
 80084a2:	f103 0c01 	add.w	ip, r3, #1
 80084a6:	f1bc 0f10 	cmp.w	ip, #16
 80084aa:	bfd8      	it	le
 80084ac:	fb01 f909 	mulle.w	r9, r1, r9
 80084b0:	e7f5      	b.n	800849e <_strtod_l+0x25e>
 80084b2:	2d10      	cmp	r5, #16
 80084b4:	bfdc      	itt	le
 80084b6:	230a      	movle	r3, #10
 80084b8:	fb03 2909 	mlale	r9, r3, r9, r2
 80084bc:	e7e1      	b.n	8008482 <_strtod_l+0x242>
 80084be:	2300      	movs	r3, #0
 80084c0:	9305      	str	r3, [sp, #20]
 80084c2:	2301      	movs	r3, #1
 80084c4:	e77c      	b.n	80083c0 <_strtod_l+0x180>
 80084c6:	f04f 0c00 	mov.w	ip, #0
 80084ca:	f108 0202 	add.w	r2, r8, #2
 80084ce:	9217      	str	r2, [sp, #92]	; 0x5c
 80084d0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80084d4:	e785      	b.n	80083e2 <_strtod_l+0x1a2>
 80084d6:	f04f 0c01 	mov.w	ip, #1
 80084da:	e7f6      	b.n	80084ca <_strtod_l+0x28a>
 80084dc:	0800d1ac 	.word	0x0800d1ac
 80084e0:	0800cefc 	.word	0x0800cefc
 80084e4:	7ff00000 	.word	0x7ff00000
 80084e8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80084ea:	1c51      	adds	r1, r2, #1
 80084ec:	9117      	str	r1, [sp, #92]	; 0x5c
 80084ee:	7852      	ldrb	r2, [r2, #1]
 80084f0:	2a30      	cmp	r2, #48	; 0x30
 80084f2:	d0f9      	beq.n	80084e8 <_strtod_l+0x2a8>
 80084f4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80084f8:	2908      	cmp	r1, #8
 80084fa:	f63f af79 	bhi.w	80083f0 <_strtod_l+0x1b0>
 80084fe:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008502:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008504:	9206      	str	r2, [sp, #24]
 8008506:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008508:	1c51      	adds	r1, r2, #1
 800850a:	9117      	str	r1, [sp, #92]	; 0x5c
 800850c:	7852      	ldrb	r2, [r2, #1]
 800850e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8008512:	2e09      	cmp	r6, #9
 8008514:	d937      	bls.n	8008586 <_strtod_l+0x346>
 8008516:	9e06      	ldr	r6, [sp, #24]
 8008518:	1b89      	subs	r1, r1, r6
 800851a:	2908      	cmp	r1, #8
 800851c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008520:	dc02      	bgt.n	8008528 <_strtod_l+0x2e8>
 8008522:	4576      	cmp	r6, lr
 8008524:	bfa8      	it	ge
 8008526:	4676      	movge	r6, lr
 8008528:	f1bc 0f00 	cmp.w	ip, #0
 800852c:	d000      	beq.n	8008530 <_strtod_l+0x2f0>
 800852e:	4276      	negs	r6, r6
 8008530:	2d00      	cmp	r5, #0
 8008532:	d14d      	bne.n	80085d0 <_strtod_l+0x390>
 8008534:	9904      	ldr	r1, [sp, #16]
 8008536:	4301      	orrs	r1, r0
 8008538:	f47f aec6 	bne.w	80082c8 <_strtod_l+0x88>
 800853c:	2b00      	cmp	r3, #0
 800853e:	f47f aee1 	bne.w	8008304 <_strtod_l+0xc4>
 8008542:	2a69      	cmp	r2, #105	; 0x69
 8008544:	d027      	beq.n	8008596 <_strtod_l+0x356>
 8008546:	dc24      	bgt.n	8008592 <_strtod_l+0x352>
 8008548:	2a49      	cmp	r2, #73	; 0x49
 800854a:	d024      	beq.n	8008596 <_strtod_l+0x356>
 800854c:	2a4e      	cmp	r2, #78	; 0x4e
 800854e:	f47f aed9 	bne.w	8008304 <_strtod_l+0xc4>
 8008552:	499f      	ldr	r1, [pc, #636]	; (80087d0 <_strtod_l+0x590>)
 8008554:	a817      	add	r0, sp, #92	; 0x5c
 8008556:	f002 f83f 	bl	800a5d8 <__match>
 800855a:	2800      	cmp	r0, #0
 800855c:	f43f aed2 	beq.w	8008304 <_strtod_l+0xc4>
 8008560:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008562:	781b      	ldrb	r3, [r3, #0]
 8008564:	2b28      	cmp	r3, #40	; 0x28
 8008566:	d12d      	bne.n	80085c4 <_strtod_l+0x384>
 8008568:	499a      	ldr	r1, [pc, #616]	; (80087d4 <_strtod_l+0x594>)
 800856a:	aa1a      	add	r2, sp, #104	; 0x68
 800856c:	a817      	add	r0, sp, #92	; 0x5c
 800856e:	f002 f847 	bl	800a600 <__hexnan>
 8008572:	2805      	cmp	r0, #5
 8008574:	d126      	bne.n	80085c4 <_strtod_l+0x384>
 8008576:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008578:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800857c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008580:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008584:	e6a0      	b.n	80082c8 <_strtod_l+0x88>
 8008586:	210a      	movs	r1, #10
 8008588:	fb01 2e0e 	mla	lr, r1, lr, r2
 800858c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008590:	e7b9      	b.n	8008506 <_strtod_l+0x2c6>
 8008592:	2a6e      	cmp	r2, #110	; 0x6e
 8008594:	e7db      	b.n	800854e <_strtod_l+0x30e>
 8008596:	4990      	ldr	r1, [pc, #576]	; (80087d8 <_strtod_l+0x598>)
 8008598:	a817      	add	r0, sp, #92	; 0x5c
 800859a:	f002 f81d 	bl	800a5d8 <__match>
 800859e:	2800      	cmp	r0, #0
 80085a0:	f43f aeb0 	beq.w	8008304 <_strtod_l+0xc4>
 80085a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80085a6:	498d      	ldr	r1, [pc, #564]	; (80087dc <_strtod_l+0x59c>)
 80085a8:	3b01      	subs	r3, #1
 80085aa:	a817      	add	r0, sp, #92	; 0x5c
 80085ac:	9317      	str	r3, [sp, #92]	; 0x5c
 80085ae:	f002 f813 	bl	800a5d8 <__match>
 80085b2:	b910      	cbnz	r0, 80085ba <_strtod_l+0x37a>
 80085b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80085b6:	3301      	adds	r3, #1
 80085b8:	9317      	str	r3, [sp, #92]	; 0x5c
 80085ba:	f8df b230 	ldr.w	fp, [pc, #560]	; 80087ec <_strtod_l+0x5ac>
 80085be:	f04f 0a00 	mov.w	sl, #0
 80085c2:	e681      	b.n	80082c8 <_strtod_l+0x88>
 80085c4:	4886      	ldr	r0, [pc, #536]	; (80087e0 <_strtod_l+0x5a0>)
 80085c6:	f003 f817 	bl	800b5f8 <nan>
 80085ca:	ec5b ab10 	vmov	sl, fp, d0
 80085ce:	e67b      	b.n	80082c8 <_strtod_l+0x88>
 80085d0:	9b05      	ldr	r3, [sp, #20]
 80085d2:	9807      	ldr	r0, [sp, #28]
 80085d4:	1af3      	subs	r3, r6, r3
 80085d6:	2f00      	cmp	r7, #0
 80085d8:	bf08      	it	eq
 80085da:	462f      	moveq	r7, r5
 80085dc:	2d10      	cmp	r5, #16
 80085de:	9306      	str	r3, [sp, #24]
 80085e0:	46a8      	mov	r8, r5
 80085e2:	bfa8      	it	ge
 80085e4:	f04f 0810 	movge.w	r8, #16
 80085e8:	f7f7 ffac 	bl	8000544 <__aeabi_ui2d>
 80085ec:	2d09      	cmp	r5, #9
 80085ee:	4682      	mov	sl, r0
 80085f0:	468b      	mov	fp, r1
 80085f2:	dd13      	ble.n	800861c <_strtod_l+0x3dc>
 80085f4:	4b7b      	ldr	r3, [pc, #492]	; (80087e4 <_strtod_l+0x5a4>)
 80085f6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80085fa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80085fe:	f7f8 f81b 	bl	8000638 <__aeabi_dmul>
 8008602:	4682      	mov	sl, r0
 8008604:	4648      	mov	r0, r9
 8008606:	468b      	mov	fp, r1
 8008608:	f7f7 ff9c 	bl	8000544 <__aeabi_ui2d>
 800860c:	4602      	mov	r2, r0
 800860e:	460b      	mov	r3, r1
 8008610:	4650      	mov	r0, sl
 8008612:	4659      	mov	r1, fp
 8008614:	f7f7 fe5a 	bl	80002cc <__adddf3>
 8008618:	4682      	mov	sl, r0
 800861a:	468b      	mov	fp, r1
 800861c:	2d0f      	cmp	r5, #15
 800861e:	dc38      	bgt.n	8008692 <_strtod_l+0x452>
 8008620:	9b06      	ldr	r3, [sp, #24]
 8008622:	2b00      	cmp	r3, #0
 8008624:	f43f ae50 	beq.w	80082c8 <_strtod_l+0x88>
 8008628:	dd24      	ble.n	8008674 <_strtod_l+0x434>
 800862a:	2b16      	cmp	r3, #22
 800862c:	dc0b      	bgt.n	8008646 <_strtod_l+0x406>
 800862e:	496d      	ldr	r1, [pc, #436]	; (80087e4 <_strtod_l+0x5a4>)
 8008630:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008634:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008638:	4652      	mov	r2, sl
 800863a:	465b      	mov	r3, fp
 800863c:	f7f7 fffc 	bl	8000638 <__aeabi_dmul>
 8008640:	4682      	mov	sl, r0
 8008642:	468b      	mov	fp, r1
 8008644:	e640      	b.n	80082c8 <_strtod_l+0x88>
 8008646:	9a06      	ldr	r2, [sp, #24]
 8008648:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800864c:	4293      	cmp	r3, r2
 800864e:	db20      	blt.n	8008692 <_strtod_l+0x452>
 8008650:	4c64      	ldr	r4, [pc, #400]	; (80087e4 <_strtod_l+0x5a4>)
 8008652:	f1c5 050f 	rsb	r5, r5, #15
 8008656:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800865a:	4652      	mov	r2, sl
 800865c:	465b      	mov	r3, fp
 800865e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008662:	f7f7 ffe9 	bl	8000638 <__aeabi_dmul>
 8008666:	9b06      	ldr	r3, [sp, #24]
 8008668:	1b5d      	subs	r5, r3, r5
 800866a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800866e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008672:	e7e3      	b.n	800863c <_strtod_l+0x3fc>
 8008674:	9b06      	ldr	r3, [sp, #24]
 8008676:	3316      	adds	r3, #22
 8008678:	db0b      	blt.n	8008692 <_strtod_l+0x452>
 800867a:	9b05      	ldr	r3, [sp, #20]
 800867c:	1b9e      	subs	r6, r3, r6
 800867e:	4b59      	ldr	r3, [pc, #356]	; (80087e4 <_strtod_l+0x5a4>)
 8008680:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008684:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008688:	4650      	mov	r0, sl
 800868a:	4659      	mov	r1, fp
 800868c:	f7f8 f8fe 	bl	800088c <__aeabi_ddiv>
 8008690:	e7d6      	b.n	8008640 <_strtod_l+0x400>
 8008692:	9b06      	ldr	r3, [sp, #24]
 8008694:	eba5 0808 	sub.w	r8, r5, r8
 8008698:	4498      	add	r8, r3
 800869a:	f1b8 0f00 	cmp.w	r8, #0
 800869e:	dd74      	ble.n	800878a <_strtod_l+0x54a>
 80086a0:	f018 030f 	ands.w	r3, r8, #15
 80086a4:	d00a      	beq.n	80086bc <_strtod_l+0x47c>
 80086a6:	494f      	ldr	r1, [pc, #316]	; (80087e4 <_strtod_l+0x5a4>)
 80086a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80086ac:	4652      	mov	r2, sl
 80086ae:	465b      	mov	r3, fp
 80086b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086b4:	f7f7 ffc0 	bl	8000638 <__aeabi_dmul>
 80086b8:	4682      	mov	sl, r0
 80086ba:	468b      	mov	fp, r1
 80086bc:	f038 080f 	bics.w	r8, r8, #15
 80086c0:	d04f      	beq.n	8008762 <_strtod_l+0x522>
 80086c2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80086c6:	dd22      	ble.n	800870e <_strtod_l+0x4ce>
 80086c8:	2500      	movs	r5, #0
 80086ca:	462e      	mov	r6, r5
 80086cc:	9507      	str	r5, [sp, #28]
 80086ce:	9505      	str	r5, [sp, #20]
 80086d0:	2322      	movs	r3, #34	; 0x22
 80086d2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80087ec <_strtod_l+0x5ac>
 80086d6:	6023      	str	r3, [r4, #0]
 80086d8:	f04f 0a00 	mov.w	sl, #0
 80086dc:	9b07      	ldr	r3, [sp, #28]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	f43f adf2 	beq.w	80082c8 <_strtod_l+0x88>
 80086e4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80086e6:	4620      	mov	r0, r4
 80086e8:	f002 f888 	bl	800a7fc <_Bfree>
 80086ec:	9905      	ldr	r1, [sp, #20]
 80086ee:	4620      	mov	r0, r4
 80086f0:	f002 f884 	bl	800a7fc <_Bfree>
 80086f4:	4631      	mov	r1, r6
 80086f6:	4620      	mov	r0, r4
 80086f8:	f002 f880 	bl	800a7fc <_Bfree>
 80086fc:	9907      	ldr	r1, [sp, #28]
 80086fe:	4620      	mov	r0, r4
 8008700:	f002 f87c 	bl	800a7fc <_Bfree>
 8008704:	4629      	mov	r1, r5
 8008706:	4620      	mov	r0, r4
 8008708:	f002 f878 	bl	800a7fc <_Bfree>
 800870c:	e5dc      	b.n	80082c8 <_strtod_l+0x88>
 800870e:	4b36      	ldr	r3, [pc, #216]	; (80087e8 <_strtod_l+0x5a8>)
 8008710:	9304      	str	r3, [sp, #16]
 8008712:	2300      	movs	r3, #0
 8008714:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008718:	4650      	mov	r0, sl
 800871a:	4659      	mov	r1, fp
 800871c:	4699      	mov	r9, r3
 800871e:	f1b8 0f01 	cmp.w	r8, #1
 8008722:	dc21      	bgt.n	8008768 <_strtod_l+0x528>
 8008724:	b10b      	cbz	r3, 800872a <_strtod_l+0x4ea>
 8008726:	4682      	mov	sl, r0
 8008728:	468b      	mov	fp, r1
 800872a:	4b2f      	ldr	r3, [pc, #188]	; (80087e8 <_strtod_l+0x5a8>)
 800872c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008730:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008734:	4652      	mov	r2, sl
 8008736:	465b      	mov	r3, fp
 8008738:	e9d9 0100 	ldrd	r0, r1, [r9]
 800873c:	f7f7 ff7c 	bl	8000638 <__aeabi_dmul>
 8008740:	4b2a      	ldr	r3, [pc, #168]	; (80087ec <_strtod_l+0x5ac>)
 8008742:	460a      	mov	r2, r1
 8008744:	400b      	ands	r3, r1
 8008746:	492a      	ldr	r1, [pc, #168]	; (80087f0 <_strtod_l+0x5b0>)
 8008748:	428b      	cmp	r3, r1
 800874a:	4682      	mov	sl, r0
 800874c:	d8bc      	bhi.n	80086c8 <_strtod_l+0x488>
 800874e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008752:	428b      	cmp	r3, r1
 8008754:	bf86      	itte	hi
 8008756:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80087f4 <_strtod_l+0x5b4>
 800875a:	f04f 3aff 	movhi.w	sl, #4294967295
 800875e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008762:	2300      	movs	r3, #0
 8008764:	9304      	str	r3, [sp, #16]
 8008766:	e084      	b.n	8008872 <_strtod_l+0x632>
 8008768:	f018 0f01 	tst.w	r8, #1
 800876c:	d005      	beq.n	800877a <_strtod_l+0x53a>
 800876e:	9b04      	ldr	r3, [sp, #16]
 8008770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008774:	f7f7 ff60 	bl	8000638 <__aeabi_dmul>
 8008778:	2301      	movs	r3, #1
 800877a:	9a04      	ldr	r2, [sp, #16]
 800877c:	3208      	adds	r2, #8
 800877e:	f109 0901 	add.w	r9, r9, #1
 8008782:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008786:	9204      	str	r2, [sp, #16]
 8008788:	e7c9      	b.n	800871e <_strtod_l+0x4de>
 800878a:	d0ea      	beq.n	8008762 <_strtod_l+0x522>
 800878c:	f1c8 0800 	rsb	r8, r8, #0
 8008790:	f018 020f 	ands.w	r2, r8, #15
 8008794:	d00a      	beq.n	80087ac <_strtod_l+0x56c>
 8008796:	4b13      	ldr	r3, [pc, #76]	; (80087e4 <_strtod_l+0x5a4>)
 8008798:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800879c:	4650      	mov	r0, sl
 800879e:	4659      	mov	r1, fp
 80087a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087a4:	f7f8 f872 	bl	800088c <__aeabi_ddiv>
 80087a8:	4682      	mov	sl, r0
 80087aa:	468b      	mov	fp, r1
 80087ac:	ea5f 1828 	movs.w	r8, r8, asr #4
 80087b0:	d0d7      	beq.n	8008762 <_strtod_l+0x522>
 80087b2:	f1b8 0f1f 	cmp.w	r8, #31
 80087b6:	dd1f      	ble.n	80087f8 <_strtod_l+0x5b8>
 80087b8:	2500      	movs	r5, #0
 80087ba:	462e      	mov	r6, r5
 80087bc:	9507      	str	r5, [sp, #28]
 80087be:	9505      	str	r5, [sp, #20]
 80087c0:	2322      	movs	r3, #34	; 0x22
 80087c2:	f04f 0a00 	mov.w	sl, #0
 80087c6:	f04f 0b00 	mov.w	fp, #0
 80087ca:	6023      	str	r3, [r4, #0]
 80087cc:	e786      	b.n	80086dc <_strtod_l+0x49c>
 80087ce:	bf00      	nop
 80087d0:	0800cecd 	.word	0x0800cecd
 80087d4:	0800cf10 	.word	0x0800cf10
 80087d8:	0800cec5 	.word	0x0800cec5
 80087dc:	0800d054 	.word	0x0800d054
 80087e0:	0800d368 	.word	0x0800d368
 80087e4:	0800d248 	.word	0x0800d248
 80087e8:	0800d220 	.word	0x0800d220
 80087ec:	7ff00000 	.word	0x7ff00000
 80087f0:	7ca00000 	.word	0x7ca00000
 80087f4:	7fefffff 	.word	0x7fefffff
 80087f8:	f018 0310 	ands.w	r3, r8, #16
 80087fc:	bf18      	it	ne
 80087fe:	236a      	movne	r3, #106	; 0x6a
 8008800:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008bb0 <_strtod_l+0x970>
 8008804:	9304      	str	r3, [sp, #16]
 8008806:	4650      	mov	r0, sl
 8008808:	4659      	mov	r1, fp
 800880a:	2300      	movs	r3, #0
 800880c:	f018 0f01 	tst.w	r8, #1
 8008810:	d004      	beq.n	800881c <_strtod_l+0x5dc>
 8008812:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008816:	f7f7 ff0f 	bl	8000638 <__aeabi_dmul>
 800881a:	2301      	movs	r3, #1
 800881c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008820:	f109 0908 	add.w	r9, r9, #8
 8008824:	d1f2      	bne.n	800880c <_strtod_l+0x5cc>
 8008826:	b10b      	cbz	r3, 800882c <_strtod_l+0x5ec>
 8008828:	4682      	mov	sl, r0
 800882a:	468b      	mov	fp, r1
 800882c:	9b04      	ldr	r3, [sp, #16]
 800882e:	b1c3      	cbz	r3, 8008862 <_strtod_l+0x622>
 8008830:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008834:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008838:	2b00      	cmp	r3, #0
 800883a:	4659      	mov	r1, fp
 800883c:	dd11      	ble.n	8008862 <_strtod_l+0x622>
 800883e:	2b1f      	cmp	r3, #31
 8008840:	f340 8124 	ble.w	8008a8c <_strtod_l+0x84c>
 8008844:	2b34      	cmp	r3, #52	; 0x34
 8008846:	bfde      	ittt	le
 8008848:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800884c:	f04f 33ff 	movle.w	r3, #4294967295
 8008850:	fa03 f202 	lslle.w	r2, r3, r2
 8008854:	f04f 0a00 	mov.w	sl, #0
 8008858:	bfcc      	ite	gt
 800885a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800885e:	ea02 0b01 	andle.w	fp, r2, r1
 8008862:	2200      	movs	r2, #0
 8008864:	2300      	movs	r3, #0
 8008866:	4650      	mov	r0, sl
 8008868:	4659      	mov	r1, fp
 800886a:	f7f8 f94d 	bl	8000b08 <__aeabi_dcmpeq>
 800886e:	2800      	cmp	r0, #0
 8008870:	d1a2      	bne.n	80087b8 <_strtod_l+0x578>
 8008872:	9b07      	ldr	r3, [sp, #28]
 8008874:	9300      	str	r3, [sp, #0]
 8008876:	9908      	ldr	r1, [sp, #32]
 8008878:	462b      	mov	r3, r5
 800887a:	463a      	mov	r2, r7
 800887c:	4620      	mov	r0, r4
 800887e:	f002 f825 	bl	800a8cc <__s2b>
 8008882:	9007      	str	r0, [sp, #28]
 8008884:	2800      	cmp	r0, #0
 8008886:	f43f af1f 	beq.w	80086c8 <_strtod_l+0x488>
 800888a:	9b05      	ldr	r3, [sp, #20]
 800888c:	1b9e      	subs	r6, r3, r6
 800888e:	9b06      	ldr	r3, [sp, #24]
 8008890:	2b00      	cmp	r3, #0
 8008892:	bfb4      	ite	lt
 8008894:	4633      	movlt	r3, r6
 8008896:	2300      	movge	r3, #0
 8008898:	930c      	str	r3, [sp, #48]	; 0x30
 800889a:	9b06      	ldr	r3, [sp, #24]
 800889c:	2500      	movs	r5, #0
 800889e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80088a2:	9312      	str	r3, [sp, #72]	; 0x48
 80088a4:	462e      	mov	r6, r5
 80088a6:	9b07      	ldr	r3, [sp, #28]
 80088a8:	4620      	mov	r0, r4
 80088aa:	6859      	ldr	r1, [r3, #4]
 80088ac:	f001 ff66 	bl	800a77c <_Balloc>
 80088b0:	9005      	str	r0, [sp, #20]
 80088b2:	2800      	cmp	r0, #0
 80088b4:	f43f af0c 	beq.w	80086d0 <_strtod_l+0x490>
 80088b8:	9b07      	ldr	r3, [sp, #28]
 80088ba:	691a      	ldr	r2, [r3, #16]
 80088bc:	3202      	adds	r2, #2
 80088be:	f103 010c 	add.w	r1, r3, #12
 80088c2:	0092      	lsls	r2, r2, #2
 80088c4:	300c      	adds	r0, #12
 80088c6:	f7fe fd95 	bl	80073f4 <memcpy>
 80088ca:	ec4b ab10 	vmov	d0, sl, fp
 80088ce:	aa1a      	add	r2, sp, #104	; 0x68
 80088d0:	a919      	add	r1, sp, #100	; 0x64
 80088d2:	4620      	mov	r0, r4
 80088d4:	f002 fb40 	bl	800af58 <__d2b>
 80088d8:	ec4b ab18 	vmov	d8, sl, fp
 80088dc:	9018      	str	r0, [sp, #96]	; 0x60
 80088de:	2800      	cmp	r0, #0
 80088e0:	f43f aef6 	beq.w	80086d0 <_strtod_l+0x490>
 80088e4:	2101      	movs	r1, #1
 80088e6:	4620      	mov	r0, r4
 80088e8:	f002 f88a 	bl	800aa00 <__i2b>
 80088ec:	4606      	mov	r6, r0
 80088ee:	2800      	cmp	r0, #0
 80088f0:	f43f aeee 	beq.w	80086d0 <_strtod_l+0x490>
 80088f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80088f6:	9904      	ldr	r1, [sp, #16]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	bfab      	itete	ge
 80088fc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80088fe:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008900:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008902:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8008906:	bfac      	ite	ge
 8008908:	eb03 0902 	addge.w	r9, r3, r2
 800890c:	1ad7      	sublt	r7, r2, r3
 800890e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008910:	eba3 0801 	sub.w	r8, r3, r1
 8008914:	4490      	add	r8, r2
 8008916:	4ba1      	ldr	r3, [pc, #644]	; (8008b9c <_strtod_l+0x95c>)
 8008918:	f108 38ff 	add.w	r8, r8, #4294967295
 800891c:	4598      	cmp	r8, r3
 800891e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008922:	f280 80c7 	bge.w	8008ab4 <_strtod_l+0x874>
 8008926:	eba3 0308 	sub.w	r3, r3, r8
 800892a:	2b1f      	cmp	r3, #31
 800892c:	eba2 0203 	sub.w	r2, r2, r3
 8008930:	f04f 0101 	mov.w	r1, #1
 8008934:	f300 80b1 	bgt.w	8008a9a <_strtod_l+0x85a>
 8008938:	fa01 f303 	lsl.w	r3, r1, r3
 800893c:	930d      	str	r3, [sp, #52]	; 0x34
 800893e:	2300      	movs	r3, #0
 8008940:	9308      	str	r3, [sp, #32]
 8008942:	eb09 0802 	add.w	r8, r9, r2
 8008946:	9b04      	ldr	r3, [sp, #16]
 8008948:	45c1      	cmp	r9, r8
 800894a:	4417      	add	r7, r2
 800894c:	441f      	add	r7, r3
 800894e:	464b      	mov	r3, r9
 8008950:	bfa8      	it	ge
 8008952:	4643      	movge	r3, r8
 8008954:	42bb      	cmp	r3, r7
 8008956:	bfa8      	it	ge
 8008958:	463b      	movge	r3, r7
 800895a:	2b00      	cmp	r3, #0
 800895c:	bfc2      	ittt	gt
 800895e:	eba8 0803 	subgt.w	r8, r8, r3
 8008962:	1aff      	subgt	r7, r7, r3
 8008964:	eba9 0903 	subgt.w	r9, r9, r3
 8008968:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800896a:	2b00      	cmp	r3, #0
 800896c:	dd17      	ble.n	800899e <_strtod_l+0x75e>
 800896e:	4631      	mov	r1, r6
 8008970:	461a      	mov	r2, r3
 8008972:	4620      	mov	r0, r4
 8008974:	f002 f904 	bl	800ab80 <__pow5mult>
 8008978:	4606      	mov	r6, r0
 800897a:	2800      	cmp	r0, #0
 800897c:	f43f aea8 	beq.w	80086d0 <_strtod_l+0x490>
 8008980:	4601      	mov	r1, r0
 8008982:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008984:	4620      	mov	r0, r4
 8008986:	f002 f851 	bl	800aa2c <__multiply>
 800898a:	900b      	str	r0, [sp, #44]	; 0x2c
 800898c:	2800      	cmp	r0, #0
 800898e:	f43f ae9f 	beq.w	80086d0 <_strtod_l+0x490>
 8008992:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008994:	4620      	mov	r0, r4
 8008996:	f001 ff31 	bl	800a7fc <_Bfree>
 800899a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800899c:	9318      	str	r3, [sp, #96]	; 0x60
 800899e:	f1b8 0f00 	cmp.w	r8, #0
 80089a2:	f300 808c 	bgt.w	8008abe <_strtod_l+0x87e>
 80089a6:	9b06      	ldr	r3, [sp, #24]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	dd08      	ble.n	80089be <_strtod_l+0x77e>
 80089ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80089ae:	9905      	ldr	r1, [sp, #20]
 80089b0:	4620      	mov	r0, r4
 80089b2:	f002 f8e5 	bl	800ab80 <__pow5mult>
 80089b6:	9005      	str	r0, [sp, #20]
 80089b8:	2800      	cmp	r0, #0
 80089ba:	f43f ae89 	beq.w	80086d0 <_strtod_l+0x490>
 80089be:	2f00      	cmp	r7, #0
 80089c0:	dd08      	ble.n	80089d4 <_strtod_l+0x794>
 80089c2:	9905      	ldr	r1, [sp, #20]
 80089c4:	463a      	mov	r2, r7
 80089c6:	4620      	mov	r0, r4
 80089c8:	f002 f934 	bl	800ac34 <__lshift>
 80089cc:	9005      	str	r0, [sp, #20]
 80089ce:	2800      	cmp	r0, #0
 80089d0:	f43f ae7e 	beq.w	80086d0 <_strtod_l+0x490>
 80089d4:	f1b9 0f00 	cmp.w	r9, #0
 80089d8:	dd08      	ble.n	80089ec <_strtod_l+0x7ac>
 80089da:	4631      	mov	r1, r6
 80089dc:	464a      	mov	r2, r9
 80089de:	4620      	mov	r0, r4
 80089e0:	f002 f928 	bl	800ac34 <__lshift>
 80089e4:	4606      	mov	r6, r0
 80089e6:	2800      	cmp	r0, #0
 80089e8:	f43f ae72 	beq.w	80086d0 <_strtod_l+0x490>
 80089ec:	9a05      	ldr	r2, [sp, #20]
 80089ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 80089f0:	4620      	mov	r0, r4
 80089f2:	f002 f9ab 	bl	800ad4c <__mdiff>
 80089f6:	4605      	mov	r5, r0
 80089f8:	2800      	cmp	r0, #0
 80089fa:	f43f ae69 	beq.w	80086d0 <_strtod_l+0x490>
 80089fe:	68c3      	ldr	r3, [r0, #12]
 8008a00:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a02:	2300      	movs	r3, #0
 8008a04:	60c3      	str	r3, [r0, #12]
 8008a06:	4631      	mov	r1, r6
 8008a08:	f002 f984 	bl	800ad14 <__mcmp>
 8008a0c:	2800      	cmp	r0, #0
 8008a0e:	da60      	bge.n	8008ad2 <_strtod_l+0x892>
 8008a10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a12:	ea53 030a 	orrs.w	r3, r3, sl
 8008a16:	f040 8082 	bne.w	8008b1e <_strtod_l+0x8de>
 8008a1a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d17d      	bne.n	8008b1e <_strtod_l+0x8de>
 8008a22:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008a26:	0d1b      	lsrs	r3, r3, #20
 8008a28:	051b      	lsls	r3, r3, #20
 8008a2a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008a2e:	d976      	bls.n	8008b1e <_strtod_l+0x8de>
 8008a30:	696b      	ldr	r3, [r5, #20]
 8008a32:	b913      	cbnz	r3, 8008a3a <_strtod_l+0x7fa>
 8008a34:	692b      	ldr	r3, [r5, #16]
 8008a36:	2b01      	cmp	r3, #1
 8008a38:	dd71      	ble.n	8008b1e <_strtod_l+0x8de>
 8008a3a:	4629      	mov	r1, r5
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	4620      	mov	r0, r4
 8008a40:	f002 f8f8 	bl	800ac34 <__lshift>
 8008a44:	4631      	mov	r1, r6
 8008a46:	4605      	mov	r5, r0
 8008a48:	f002 f964 	bl	800ad14 <__mcmp>
 8008a4c:	2800      	cmp	r0, #0
 8008a4e:	dd66      	ble.n	8008b1e <_strtod_l+0x8de>
 8008a50:	9904      	ldr	r1, [sp, #16]
 8008a52:	4a53      	ldr	r2, [pc, #332]	; (8008ba0 <_strtod_l+0x960>)
 8008a54:	465b      	mov	r3, fp
 8008a56:	2900      	cmp	r1, #0
 8008a58:	f000 8081 	beq.w	8008b5e <_strtod_l+0x91e>
 8008a5c:	ea02 010b 	and.w	r1, r2, fp
 8008a60:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008a64:	dc7b      	bgt.n	8008b5e <_strtod_l+0x91e>
 8008a66:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008a6a:	f77f aea9 	ble.w	80087c0 <_strtod_l+0x580>
 8008a6e:	4b4d      	ldr	r3, [pc, #308]	; (8008ba4 <_strtod_l+0x964>)
 8008a70:	4650      	mov	r0, sl
 8008a72:	4659      	mov	r1, fp
 8008a74:	2200      	movs	r2, #0
 8008a76:	f7f7 fddf 	bl	8000638 <__aeabi_dmul>
 8008a7a:	460b      	mov	r3, r1
 8008a7c:	4303      	orrs	r3, r0
 8008a7e:	bf08      	it	eq
 8008a80:	2322      	moveq	r3, #34	; 0x22
 8008a82:	4682      	mov	sl, r0
 8008a84:	468b      	mov	fp, r1
 8008a86:	bf08      	it	eq
 8008a88:	6023      	streq	r3, [r4, #0]
 8008a8a:	e62b      	b.n	80086e4 <_strtod_l+0x4a4>
 8008a8c:	f04f 32ff 	mov.w	r2, #4294967295
 8008a90:	fa02 f303 	lsl.w	r3, r2, r3
 8008a94:	ea03 0a0a 	and.w	sl, r3, sl
 8008a98:	e6e3      	b.n	8008862 <_strtod_l+0x622>
 8008a9a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8008a9e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008aa2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008aa6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008aaa:	fa01 f308 	lsl.w	r3, r1, r8
 8008aae:	9308      	str	r3, [sp, #32]
 8008ab0:	910d      	str	r1, [sp, #52]	; 0x34
 8008ab2:	e746      	b.n	8008942 <_strtod_l+0x702>
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	9308      	str	r3, [sp, #32]
 8008ab8:	2301      	movs	r3, #1
 8008aba:	930d      	str	r3, [sp, #52]	; 0x34
 8008abc:	e741      	b.n	8008942 <_strtod_l+0x702>
 8008abe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008ac0:	4642      	mov	r2, r8
 8008ac2:	4620      	mov	r0, r4
 8008ac4:	f002 f8b6 	bl	800ac34 <__lshift>
 8008ac8:	9018      	str	r0, [sp, #96]	; 0x60
 8008aca:	2800      	cmp	r0, #0
 8008acc:	f47f af6b 	bne.w	80089a6 <_strtod_l+0x766>
 8008ad0:	e5fe      	b.n	80086d0 <_strtod_l+0x490>
 8008ad2:	465f      	mov	r7, fp
 8008ad4:	d16e      	bne.n	8008bb4 <_strtod_l+0x974>
 8008ad6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ad8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008adc:	b342      	cbz	r2, 8008b30 <_strtod_l+0x8f0>
 8008ade:	4a32      	ldr	r2, [pc, #200]	; (8008ba8 <_strtod_l+0x968>)
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	d128      	bne.n	8008b36 <_strtod_l+0x8f6>
 8008ae4:	9b04      	ldr	r3, [sp, #16]
 8008ae6:	4651      	mov	r1, sl
 8008ae8:	b1eb      	cbz	r3, 8008b26 <_strtod_l+0x8e6>
 8008aea:	4b2d      	ldr	r3, [pc, #180]	; (8008ba0 <_strtod_l+0x960>)
 8008aec:	403b      	ands	r3, r7
 8008aee:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008af2:	f04f 32ff 	mov.w	r2, #4294967295
 8008af6:	d819      	bhi.n	8008b2c <_strtod_l+0x8ec>
 8008af8:	0d1b      	lsrs	r3, r3, #20
 8008afa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008afe:	fa02 f303 	lsl.w	r3, r2, r3
 8008b02:	4299      	cmp	r1, r3
 8008b04:	d117      	bne.n	8008b36 <_strtod_l+0x8f6>
 8008b06:	4b29      	ldr	r3, [pc, #164]	; (8008bac <_strtod_l+0x96c>)
 8008b08:	429f      	cmp	r7, r3
 8008b0a:	d102      	bne.n	8008b12 <_strtod_l+0x8d2>
 8008b0c:	3101      	adds	r1, #1
 8008b0e:	f43f addf 	beq.w	80086d0 <_strtod_l+0x490>
 8008b12:	4b23      	ldr	r3, [pc, #140]	; (8008ba0 <_strtod_l+0x960>)
 8008b14:	403b      	ands	r3, r7
 8008b16:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008b1a:	f04f 0a00 	mov.w	sl, #0
 8008b1e:	9b04      	ldr	r3, [sp, #16]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d1a4      	bne.n	8008a6e <_strtod_l+0x82e>
 8008b24:	e5de      	b.n	80086e4 <_strtod_l+0x4a4>
 8008b26:	f04f 33ff 	mov.w	r3, #4294967295
 8008b2a:	e7ea      	b.n	8008b02 <_strtod_l+0x8c2>
 8008b2c:	4613      	mov	r3, r2
 8008b2e:	e7e8      	b.n	8008b02 <_strtod_l+0x8c2>
 8008b30:	ea53 030a 	orrs.w	r3, r3, sl
 8008b34:	d08c      	beq.n	8008a50 <_strtod_l+0x810>
 8008b36:	9b08      	ldr	r3, [sp, #32]
 8008b38:	b1db      	cbz	r3, 8008b72 <_strtod_l+0x932>
 8008b3a:	423b      	tst	r3, r7
 8008b3c:	d0ef      	beq.n	8008b1e <_strtod_l+0x8de>
 8008b3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b40:	9a04      	ldr	r2, [sp, #16]
 8008b42:	4650      	mov	r0, sl
 8008b44:	4659      	mov	r1, fp
 8008b46:	b1c3      	cbz	r3, 8008b7a <_strtod_l+0x93a>
 8008b48:	f7ff fb5c 	bl	8008204 <sulp>
 8008b4c:	4602      	mov	r2, r0
 8008b4e:	460b      	mov	r3, r1
 8008b50:	ec51 0b18 	vmov	r0, r1, d8
 8008b54:	f7f7 fbba 	bl	80002cc <__adddf3>
 8008b58:	4682      	mov	sl, r0
 8008b5a:	468b      	mov	fp, r1
 8008b5c:	e7df      	b.n	8008b1e <_strtod_l+0x8de>
 8008b5e:	4013      	ands	r3, r2
 8008b60:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008b64:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008b68:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008b6c:	f04f 3aff 	mov.w	sl, #4294967295
 8008b70:	e7d5      	b.n	8008b1e <_strtod_l+0x8de>
 8008b72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b74:	ea13 0f0a 	tst.w	r3, sl
 8008b78:	e7e0      	b.n	8008b3c <_strtod_l+0x8fc>
 8008b7a:	f7ff fb43 	bl	8008204 <sulp>
 8008b7e:	4602      	mov	r2, r0
 8008b80:	460b      	mov	r3, r1
 8008b82:	ec51 0b18 	vmov	r0, r1, d8
 8008b86:	f7f7 fb9f 	bl	80002c8 <__aeabi_dsub>
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	4682      	mov	sl, r0
 8008b90:	468b      	mov	fp, r1
 8008b92:	f7f7 ffb9 	bl	8000b08 <__aeabi_dcmpeq>
 8008b96:	2800      	cmp	r0, #0
 8008b98:	d0c1      	beq.n	8008b1e <_strtod_l+0x8de>
 8008b9a:	e611      	b.n	80087c0 <_strtod_l+0x580>
 8008b9c:	fffffc02 	.word	0xfffffc02
 8008ba0:	7ff00000 	.word	0x7ff00000
 8008ba4:	39500000 	.word	0x39500000
 8008ba8:	000fffff 	.word	0x000fffff
 8008bac:	7fefffff 	.word	0x7fefffff
 8008bb0:	0800cf28 	.word	0x0800cf28
 8008bb4:	4631      	mov	r1, r6
 8008bb6:	4628      	mov	r0, r5
 8008bb8:	f002 fa2a 	bl	800b010 <__ratio>
 8008bbc:	ec59 8b10 	vmov	r8, r9, d0
 8008bc0:	ee10 0a10 	vmov	r0, s0
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008bca:	4649      	mov	r1, r9
 8008bcc:	f7f7 ffb0 	bl	8000b30 <__aeabi_dcmple>
 8008bd0:	2800      	cmp	r0, #0
 8008bd2:	d07a      	beq.n	8008cca <_strtod_l+0xa8a>
 8008bd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d04a      	beq.n	8008c70 <_strtod_l+0xa30>
 8008bda:	4b95      	ldr	r3, [pc, #596]	; (8008e30 <_strtod_l+0xbf0>)
 8008bdc:	2200      	movs	r2, #0
 8008bde:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008be2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008e30 <_strtod_l+0xbf0>
 8008be6:	f04f 0800 	mov.w	r8, #0
 8008bea:	4b92      	ldr	r3, [pc, #584]	; (8008e34 <_strtod_l+0xbf4>)
 8008bec:	403b      	ands	r3, r7
 8008bee:	930d      	str	r3, [sp, #52]	; 0x34
 8008bf0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008bf2:	4b91      	ldr	r3, [pc, #580]	; (8008e38 <_strtod_l+0xbf8>)
 8008bf4:	429a      	cmp	r2, r3
 8008bf6:	f040 80b0 	bne.w	8008d5a <_strtod_l+0xb1a>
 8008bfa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008bfe:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008c02:	ec4b ab10 	vmov	d0, sl, fp
 8008c06:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008c0a:	f002 f929 	bl	800ae60 <__ulp>
 8008c0e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008c12:	ec53 2b10 	vmov	r2, r3, d0
 8008c16:	f7f7 fd0f 	bl	8000638 <__aeabi_dmul>
 8008c1a:	4652      	mov	r2, sl
 8008c1c:	465b      	mov	r3, fp
 8008c1e:	f7f7 fb55 	bl	80002cc <__adddf3>
 8008c22:	460b      	mov	r3, r1
 8008c24:	4983      	ldr	r1, [pc, #524]	; (8008e34 <_strtod_l+0xbf4>)
 8008c26:	4a85      	ldr	r2, [pc, #532]	; (8008e3c <_strtod_l+0xbfc>)
 8008c28:	4019      	ands	r1, r3
 8008c2a:	4291      	cmp	r1, r2
 8008c2c:	4682      	mov	sl, r0
 8008c2e:	d960      	bls.n	8008cf2 <_strtod_l+0xab2>
 8008c30:	ee18 3a90 	vmov	r3, s17
 8008c34:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d104      	bne.n	8008c46 <_strtod_l+0xa06>
 8008c3c:	ee18 3a10 	vmov	r3, s16
 8008c40:	3301      	adds	r3, #1
 8008c42:	f43f ad45 	beq.w	80086d0 <_strtod_l+0x490>
 8008c46:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008e48 <_strtod_l+0xc08>
 8008c4a:	f04f 3aff 	mov.w	sl, #4294967295
 8008c4e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008c50:	4620      	mov	r0, r4
 8008c52:	f001 fdd3 	bl	800a7fc <_Bfree>
 8008c56:	9905      	ldr	r1, [sp, #20]
 8008c58:	4620      	mov	r0, r4
 8008c5a:	f001 fdcf 	bl	800a7fc <_Bfree>
 8008c5e:	4631      	mov	r1, r6
 8008c60:	4620      	mov	r0, r4
 8008c62:	f001 fdcb 	bl	800a7fc <_Bfree>
 8008c66:	4629      	mov	r1, r5
 8008c68:	4620      	mov	r0, r4
 8008c6a:	f001 fdc7 	bl	800a7fc <_Bfree>
 8008c6e:	e61a      	b.n	80088a6 <_strtod_l+0x666>
 8008c70:	f1ba 0f00 	cmp.w	sl, #0
 8008c74:	d11b      	bne.n	8008cae <_strtod_l+0xa6e>
 8008c76:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c7a:	b9f3      	cbnz	r3, 8008cba <_strtod_l+0xa7a>
 8008c7c:	4b6c      	ldr	r3, [pc, #432]	; (8008e30 <_strtod_l+0xbf0>)
 8008c7e:	2200      	movs	r2, #0
 8008c80:	4640      	mov	r0, r8
 8008c82:	4649      	mov	r1, r9
 8008c84:	f7f7 ff4a 	bl	8000b1c <__aeabi_dcmplt>
 8008c88:	b9d0      	cbnz	r0, 8008cc0 <_strtod_l+0xa80>
 8008c8a:	4640      	mov	r0, r8
 8008c8c:	4649      	mov	r1, r9
 8008c8e:	4b6c      	ldr	r3, [pc, #432]	; (8008e40 <_strtod_l+0xc00>)
 8008c90:	2200      	movs	r2, #0
 8008c92:	f7f7 fcd1 	bl	8000638 <__aeabi_dmul>
 8008c96:	4680      	mov	r8, r0
 8008c98:	4689      	mov	r9, r1
 8008c9a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008c9e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8008ca2:	9315      	str	r3, [sp, #84]	; 0x54
 8008ca4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008ca8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008cac:	e79d      	b.n	8008bea <_strtod_l+0x9aa>
 8008cae:	f1ba 0f01 	cmp.w	sl, #1
 8008cb2:	d102      	bne.n	8008cba <_strtod_l+0xa7a>
 8008cb4:	2f00      	cmp	r7, #0
 8008cb6:	f43f ad83 	beq.w	80087c0 <_strtod_l+0x580>
 8008cba:	4b62      	ldr	r3, [pc, #392]	; (8008e44 <_strtod_l+0xc04>)
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	e78e      	b.n	8008bde <_strtod_l+0x99e>
 8008cc0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008e40 <_strtod_l+0xc00>
 8008cc4:	f04f 0800 	mov.w	r8, #0
 8008cc8:	e7e7      	b.n	8008c9a <_strtod_l+0xa5a>
 8008cca:	4b5d      	ldr	r3, [pc, #372]	; (8008e40 <_strtod_l+0xc00>)
 8008ccc:	4640      	mov	r0, r8
 8008cce:	4649      	mov	r1, r9
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	f7f7 fcb1 	bl	8000638 <__aeabi_dmul>
 8008cd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cd8:	4680      	mov	r8, r0
 8008cda:	4689      	mov	r9, r1
 8008cdc:	b933      	cbnz	r3, 8008cec <_strtod_l+0xaac>
 8008cde:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ce2:	900e      	str	r0, [sp, #56]	; 0x38
 8008ce4:	930f      	str	r3, [sp, #60]	; 0x3c
 8008ce6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008cea:	e7dd      	b.n	8008ca8 <_strtod_l+0xa68>
 8008cec:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008cf0:	e7f9      	b.n	8008ce6 <_strtod_l+0xaa6>
 8008cf2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008cf6:	9b04      	ldr	r3, [sp, #16]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d1a8      	bne.n	8008c4e <_strtod_l+0xa0e>
 8008cfc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008d00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008d02:	0d1b      	lsrs	r3, r3, #20
 8008d04:	051b      	lsls	r3, r3, #20
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d1a1      	bne.n	8008c4e <_strtod_l+0xa0e>
 8008d0a:	4640      	mov	r0, r8
 8008d0c:	4649      	mov	r1, r9
 8008d0e:	f7f7 ffdb 	bl	8000cc8 <__aeabi_d2lz>
 8008d12:	f7f7 fc63 	bl	80005dc <__aeabi_l2d>
 8008d16:	4602      	mov	r2, r0
 8008d18:	460b      	mov	r3, r1
 8008d1a:	4640      	mov	r0, r8
 8008d1c:	4649      	mov	r1, r9
 8008d1e:	f7f7 fad3 	bl	80002c8 <__aeabi_dsub>
 8008d22:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d28:	ea43 030a 	orr.w	r3, r3, sl
 8008d2c:	4313      	orrs	r3, r2
 8008d2e:	4680      	mov	r8, r0
 8008d30:	4689      	mov	r9, r1
 8008d32:	d055      	beq.n	8008de0 <_strtod_l+0xba0>
 8008d34:	a336      	add	r3, pc, #216	; (adr r3, 8008e10 <_strtod_l+0xbd0>)
 8008d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d3a:	f7f7 feef 	bl	8000b1c <__aeabi_dcmplt>
 8008d3e:	2800      	cmp	r0, #0
 8008d40:	f47f acd0 	bne.w	80086e4 <_strtod_l+0x4a4>
 8008d44:	a334      	add	r3, pc, #208	; (adr r3, 8008e18 <_strtod_l+0xbd8>)
 8008d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d4a:	4640      	mov	r0, r8
 8008d4c:	4649      	mov	r1, r9
 8008d4e:	f7f7 ff03 	bl	8000b58 <__aeabi_dcmpgt>
 8008d52:	2800      	cmp	r0, #0
 8008d54:	f43f af7b 	beq.w	8008c4e <_strtod_l+0xa0e>
 8008d58:	e4c4      	b.n	80086e4 <_strtod_l+0x4a4>
 8008d5a:	9b04      	ldr	r3, [sp, #16]
 8008d5c:	b333      	cbz	r3, 8008dac <_strtod_l+0xb6c>
 8008d5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d60:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008d64:	d822      	bhi.n	8008dac <_strtod_l+0xb6c>
 8008d66:	a32e      	add	r3, pc, #184	; (adr r3, 8008e20 <_strtod_l+0xbe0>)
 8008d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6c:	4640      	mov	r0, r8
 8008d6e:	4649      	mov	r1, r9
 8008d70:	f7f7 fede 	bl	8000b30 <__aeabi_dcmple>
 8008d74:	b1a0      	cbz	r0, 8008da0 <_strtod_l+0xb60>
 8008d76:	4649      	mov	r1, r9
 8008d78:	4640      	mov	r0, r8
 8008d7a:	f7f7 ff35 	bl	8000be8 <__aeabi_d2uiz>
 8008d7e:	2801      	cmp	r0, #1
 8008d80:	bf38      	it	cc
 8008d82:	2001      	movcc	r0, #1
 8008d84:	f7f7 fbde 	bl	8000544 <__aeabi_ui2d>
 8008d88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d8a:	4680      	mov	r8, r0
 8008d8c:	4689      	mov	r9, r1
 8008d8e:	bb23      	cbnz	r3, 8008dda <_strtod_l+0xb9a>
 8008d90:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d94:	9010      	str	r0, [sp, #64]	; 0x40
 8008d96:	9311      	str	r3, [sp, #68]	; 0x44
 8008d98:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008d9c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008da0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008da2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008da4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008da8:	1a9b      	subs	r3, r3, r2
 8008daa:	9309      	str	r3, [sp, #36]	; 0x24
 8008dac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008db0:	eeb0 0a48 	vmov.f32	s0, s16
 8008db4:	eef0 0a68 	vmov.f32	s1, s17
 8008db8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008dbc:	f002 f850 	bl	800ae60 <__ulp>
 8008dc0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008dc4:	ec53 2b10 	vmov	r2, r3, d0
 8008dc8:	f7f7 fc36 	bl	8000638 <__aeabi_dmul>
 8008dcc:	ec53 2b18 	vmov	r2, r3, d8
 8008dd0:	f7f7 fa7c 	bl	80002cc <__adddf3>
 8008dd4:	4682      	mov	sl, r0
 8008dd6:	468b      	mov	fp, r1
 8008dd8:	e78d      	b.n	8008cf6 <_strtod_l+0xab6>
 8008dda:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8008dde:	e7db      	b.n	8008d98 <_strtod_l+0xb58>
 8008de0:	a311      	add	r3, pc, #68	; (adr r3, 8008e28 <_strtod_l+0xbe8>)
 8008de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de6:	f7f7 fe99 	bl	8000b1c <__aeabi_dcmplt>
 8008dea:	e7b2      	b.n	8008d52 <_strtod_l+0xb12>
 8008dec:	2300      	movs	r3, #0
 8008dee:	930a      	str	r3, [sp, #40]	; 0x28
 8008df0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008df2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008df4:	6013      	str	r3, [r2, #0]
 8008df6:	f7ff ba6b 	b.w	80082d0 <_strtod_l+0x90>
 8008dfa:	2a65      	cmp	r2, #101	; 0x65
 8008dfc:	f43f ab5f 	beq.w	80084be <_strtod_l+0x27e>
 8008e00:	2a45      	cmp	r2, #69	; 0x45
 8008e02:	f43f ab5c 	beq.w	80084be <_strtod_l+0x27e>
 8008e06:	2301      	movs	r3, #1
 8008e08:	f7ff bb94 	b.w	8008534 <_strtod_l+0x2f4>
 8008e0c:	f3af 8000 	nop.w
 8008e10:	94a03595 	.word	0x94a03595
 8008e14:	3fdfffff 	.word	0x3fdfffff
 8008e18:	35afe535 	.word	0x35afe535
 8008e1c:	3fe00000 	.word	0x3fe00000
 8008e20:	ffc00000 	.word	0xffc00000
 8008e24:	41dfffff 	.word	0x41dfffff
 8008e28:	94a03595 	.word	0x94a03595
 8008e2c:	3fcfffff 	.word	0x3fcfffff
 8008e30:	3ff00000 	.word	0x3ff00000
 8008e34:	7ff00000 	.word	0x7ff00000
 8008e38:	7fe00000 	.word	0x7fe00000
 8008e3c:	7c9fffff 	.word	0x7c9fffff
 8008e40:	3fe00000 	.word	0x3fe00000
 8008e44:	bff00000 	.word	0xbff00000
 8008e48:	7fefffff 	.word	0x7fefffff

08008e4c <_strtod_r>:
 8008e4c:	4b01      	ldr	r3, [pc, #4]	; (8008e54 <_strtod_r+0x8>)
 8008e4e:	f7ff b9f7 	b.w	8008240 <_strtod_l>
 8008e52:	bf00      	nop
 8008e54:	20000070 	.word	0x20000070

08008e58 <_strtol_l.constprop.0>:
 8008e58:	2b01      	cmp	r3, #1
 8008e5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e5e:	d001      	beq.n	8008e64 <_strtol_l.constprop.0+0xc>
 8008e60:	2b24      	cmp	r3, #36	; 0x24
 8008e62:	d906      	bls.n	8008e72 <_strtol_l.constprop.0+0x1a>
 8008e64:	f7fe fa9c 	bl	80073a0 <__errno>
 8008e68:	2316      	movs	r3, #22
 8008e6a:	6003      	str	r3, [r0, #0]
 8008e6c:	2000      	movs	r0, #0
 8008e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e72:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008f58 <_strtol_l.constprop.0+0x100>
 8008e76:	460d      	mov	r5, r1
 8008e78:	462e      	mov	r6, r5
 8008e7a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e7e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008e82:	f017 0708 	ands.w	r7, r7, #8
 8008e86:	d1f7      	bne.n	8008e78 <_strtol_l.constprop.0+0x20>
 8008e88:	2c2d      	cmp	r4, #45	; 0x2d
 8008e8a:	d132      	bne.n	8008ef2 <_strtol_l.constprop.0+0x9a>
 8008e8c:	782c      	ldrb	r4, [r5, #0]
 8008e8e:	2701      	movs	r7, #1
 8008e90:	1cb5      	adds	r5, r6, #2
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d05b      	beq.n	8008f4e <_strtol_l.constprop.0+0xf6>
 8008e96:	2b10      	cmp	r3, #16
 8008e98:	d109      	bne.n	8008eae <_strtol_l.constprop.0+0x56>
 8008e9a:	2c30      	cmp	r4, #48	; 0x30
 8008e9c:	d107      	bne.n	8008eae <_strtol_l.constprop.0+0x56>
 8008e9e:	782c      	ldrb	r4, [r5, #0]
 8008ea0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008ea4:	2c58      	cmp	r4, #88	; 0x58
 8008ea6:	d14d      	bne.n	8008f44 <_strtol_l.constprop.0+0xec>
 8008ea8:	786c      	ldrb	r4, [r5, #1]
 8008eaa:	2310      	movs	r3, #16
 8008eac:	3502      	adds	r5, #2
 8008eae:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008eb2:	f108 38ff 	add.w	r8, r8, #4294967295
 8008eb6:	f04f 0c00 	mov.w	ip, #0
 8008eba:	fbb8 f9f3 	udiv	r9, r8, r3
 8008ebe:	4666      	mov	r6, ip
 8008ec0:	fb03 8a19 	mls	sl, r3, r9, r8
 8008ec4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008ec8:	f1be 0f09 	cmp.w	lr, #9
 8008ecc:	d816      	bhi.n	8008efc <_strtol_l.constprop.0+0xa4>
 8008ece:	4674      	mov	r4, lr
 8008ed0:	42a3      	cmp	r3, r4
 8008ed2:	dd24      	ble.n	8008f1e <_strtol_l.constprop.0+0xc6>
 8008ed4:	f1bc 0f00 	cmp.w	ip, #0
 8008ed8:	db1e      	blt.n	8008f18 <_strtol_l.constprop.0+0xc0>
 8008eda:	45b1      	cmp	r9, r6
 8008edc:	d31c      	bcc.n	8008f18 <_strtol_l.constprop.0+0xc0>
 8008ede:	d101      	bne.n	8008ee4 <_strtol_l.constprop.0+0x8c>
 8008ee0:	45a2      	cmp	sl, r4
 8008ee2:	db19      	blt.n	8008f18 <_strtol_l.constprop.0+0xc0>
 8008ee4:	fb06 4603 	mla	r6, r6, r3, r4
 8008ee8:	f04f 0c01 	mov.w	ip, #1
 8008eec:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ef0:	e7e8      	b.n	8008ec4 <_strtol_l.constprop.0+0x6c>
 8008ef2:	2c2b      	cmp	r4, #43	; 0x2b
 8008ef4:	bf04      	itt	eq
 8008ef6:	782c      	ldrbeq	r4, [r5, #0]
 8008ef8:	1cb5      	addeq	r5, r6, #2
 8008efa:	e7ca      	b.n	8008e92 <_strtol_l.constprop.0+0x3a>
 8008efc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008f00:	f1be 0f19 	cmp.w	lr, #25
 8008f04:	d801      	bhi.n	8008f0a <_strtol_l.constprop.0+0xb2>
 8008f06:	3c37      	subs	r4, #55	; 0x37
 8008f08:	e7e2      	b.n	8008ed0 <_strtol_l.constprop.0+0x78>
 8008f0a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008f0e:	f1be 0f19 	cmp.w	lr, #25
 8008f12:	d804      	bhi.n	8008f1e <_strtol_l.constprop.0+0xc6>
 8008f14:	3c57      	subs	r4, #87	; 0x57
 8008f16:	e7db      	b.n	8008ed0 <_strtol_l.constprop.0+0x78>
 8008f18:	f04f 3cff 	mov.w	ip, #4294967295
 8008f1c:	e7e6      	b.n	8008eec <_strtol_l.constprop.0+0x94>
 8008f1e:	f1bc 0f00 	cmp.w	ip, #0
 8008f22:	da05      	bge.n	8008f30 <_strtol_l.constprop.0+0xd8>
 8008f24:	2322      	movs	r3, #34	; 0x22
 8008f26:	6003      	str	r3, [r0, #0]
 8008f28:	4646      	mov	r6, r8
 8008f2a:	b942      	cbnz	r2, 8008f3e <_strtol_l.constprop.0+0xe6>
 8008f2c:	4630      	mov	r0, r6
 8008f2e:	e79e      	b.n	8008e6e <_strtol_l.constprop.0+0x16>
 8008f30:	b107      	cbz	r7, 8008f34 <_strtol_l.constprop.0+0xdc>
 8008f32:	4276      	negs	r6, r6
 8008f34:	2a00      	cmp	r2, #0
 8008f36:	d0f9      	beq.n	8008f2c <_strtol_l.constprop.0+0xd4>
 8008f38:	f1bc 0f00 	cmp.w	ip, #0
 8008f3c:	d000      	beq.n	8008f40 <_strtol_l.constprop.0+0xe8>
 8008f3e:	1e69      	subs	r1, r5, #1
 8008f40:	6011      	str	r1, [r2, #0]
 8008f42:	e7f3      	b.n	8008f2c <_strtol_l.constprop.0+0xd4>
 8008f44:	2430      	movs	r4, #48	; 0x30
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d1b1      	bne.n	8008eae <_strtol_l.constprop.0+0x56>
 8008f4a:	2308      	movs	r3, #8
 8008f4c:	e7af      	b.n	8008eae <_strtol_l.constprop.0+0x56>
 8008f4e:	2c30      	cmp	r4, #48	; 0x30
 8008f50:	d0a5      	beq.n	8008e9e <_strtol_l.constprop.0+0x46>
 8008f52:	230a      	movs	r3, #10
 8008f54:	e7ab      	b.n	8008eae <_strtol_l.constprop.0+0x56>
 8008f56:	bf00      	nop
 8008f58:	0800cf51 	.word	0x0800cf51

08008f5c <_strtol_r>:
 8008f5c:	f7ff bf7c 	b.w	8008e58 <_strtol_l.constprop.0>

08008f60 <_vsniprintf_r>:
 8008f60:	b530      	push	{r4, r5, lr}
 8008f62:	4614      	mov	r4, r2
 8008f64:	2c00      	cmp	r4, #0
 8008f66:	b09b      	sub	sp, #108	; 0x6c
 8008f68:	4605      	mov	r5, r0
 8008f6a:	461a      	mov	r2, r3
 8008f6c:	da05      	bge.n	8008f7a <_vsniprintf_r+0x1a>
 8008f6e:	238b      	movs	r3, #139	; 0x8b
 8008f70:	6003      	str	r3, [r0, #0]
 8008f72:	f04f 30ff 	mov.w	r0, #4294967295
 8008f76:	b01b      	add	sp, #108	; 0x6c
 8008f78:	bd30      	pop	{r4, r5, pc}
 8008f7a:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008f7e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008f82:	bf14      	ite	ne
 8008f84:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008f88:	4623      	moveq	r3, r4
 8008f8a:	9302      	str	r3, [sp, #8]
 8008f8c:	9305      	str	r3, [sp, #20]
 8008f8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008f92:	9100      	str	r1, [sp, #0]
 8008f94:	9104      	str	r1, [sp, #16]
 8008f96:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008f9a:	4669      	mov	r1, sp
 8008f9c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008f9e:	f002 fa01 	bl	800b3a4 <_svfiprintf_r>
 8008fa2:	1c43      	adds	r3, r0, #1
 8008fa4:	bfbc      	itt	lt
 8008fa6:	238b      	movlt	r3, #139	; 0x8b
 8008fa8:	602b      	strlt	r3, [r5, #0]
 8008faa:	2c00      	cmp	r4, #0
 8008fac:	d0e3      	beq.n	8008f76 <_vsniprintf_r+0x16>
 8008fae:	9b00      	ldr	r3, [sp, #0]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	701a      	strb	r2, [r3, #0]
 8008fb4:	e7df      	b.n	8008f76 <_vsniprintf_r+0x16>
	...

08008fb8 <vsniprintf>:
 8008fb8:	b507      	push	{r0, r1, r2, lr}
 8008fba:	9300      	str	r3, [sp, #0]
 8008fbc:	4613      	mov	r3, r2
 8008fbe:	460a      	mov	r2, r1
 8008fc0:	4601      	mov	r1, r0
 8008fc2:	4803      	ldr	r0, [pc, #12]	; (8008fd0 <vsniprintf+0x18>)
 8008fc4:	6800      	ldr	r0, [r0, #0]
 8008fc6:	f7ff ffcb 	bl	8008f60 <_vsniprintf_r>
 8008fca:	b003      	add	sp, #12
 8008fcc:	f85d fb04 	ldr.w	pc, [sp], #4
 8008fd0:	20000008 	.word	0x20000008

08008fd4 <_write_r>:
 8008fd4:	b538      	push	{r3, r4, r5, lr}
 8008fd6:	4d07      	ldr	r5, [pc, #28]	; (8008ff4 <_write_r+0x20>)
 8008fd8:	4604      	mov	r4, r0
 8008fda:	4608      	mov	r0, r1
 8008fdc:	4611      	mov	r1, r2
 8008fde:	2200      	movs	r2, #0
 8008fe0:	602a      	str	r2, [r5, #0]
 8008fe2:	461a      	mov	r2, r3
 8008fe4:	f7f8 ff6d 	bl	8001ec2 <_write>
 8008fe8:	1c43      	adds	r3, r0, #1
 8008fea:	d102      	bne.n	8008ff2 <_write_r+0x1e>
 8008fec:	682b      	ldr	r3, [r5, #0]
 8008fee:	b103      	cbz	r3, 8008ff2 <_write_r+0x1e>
 8008ff0:	6023      	str	r3, [r4, #0]
 8008ff2:	bd38      	pop	{r3, r4, r5, pc}
 8008ff4:	2000097c 	.word	0x2000097c

08008ff8 <quorem>:
 8008ff8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ffc:	6903      	ldr	r3, [r0, #16]
 8008ffe:	690c      	ldr	r4, [r1, #16]
 8009000:	42a3      	cmp	r3, r4
 8009002:	4607      	mov	r7, r0
 8009004:	f2c0 8081 	blt.w	800910a <quorem+0x112>
 8009008:	3c01      	subs	r4, #1
 800900a:	f101 0814 	add.w	r8, r1, #20
 800900e:	f100 0514 	add.w	r5, r0, #20
 8009012:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009016:	9301      	str	r3, [sp, #4]
 8009018:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800901c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009020:	3301      	adds	r3, #1
 8009022:	429a      	cmp	r2, r3
 8009024:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009028:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800902c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009030:	d331      	bcc.n	8009096 <quorem+0x9e>
 8009032:	f04f 0e00 	mov.w	lr, #0
 8009036:	4640      	mov	r0, r8
 8009038:	46ac      	mov	ip, r5
 800903a:	46f2      	mov	sl, lr
 800903c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009040:	b293      	uxth	r3, r2
 8009042:	fb06 e303 	mla	r3, r6, r3, lr
 8009046:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800904a:	b29b      	uxth	r3, r3
 800904c:	ebaa 0303 	sub.w	r3, sl, r3
 8009050:	f8dc a000 	ldr.w	sl, [ip]
 8009054:	0c12      	lsrs	r2, r2, #16
 8009056:	fa13 f38a 	uxtah	r3, r3, sl
 800905a:	fb06 e202 	mla	r2, r6, r2, lr
 800905e:	9300      	str	r3, [sp, #0]
 8009060:	9b00      	ldr	r3, [sp, #0]
 8009062:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009066:	b292      	uxth	r2, r2
 8009068:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800906c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009070:	f8bd 3000 	ldrh.w	r3, [sp]
 8009074:	4581      	cmp	r9, r0
 8009076:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800907a:	f84c 3b04 	str.w	r3, [ip], #4
 800907e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009082:	d2db      	bcs.n	800903c <quorem+0x44>
 8009084:	f855 300b 	ldr.w	r3, [r5, fp]
 8009088:	b92b      	cbnz	r3, 8009096 <quorem+0x9e>
 800908a:	9b01      	ldr	r3, [sp, #4]
 800908c:	3b04      	subs	r3, #4
 800908e:	429d      	cmp	r5, r3
 8009090:	461a      	mov	r2, r3
 8009092:	d32e      	bcc.n	80090f2 <quorem+0xfa>
 8009094:	613c      	str	r4, [r7, #16]
 8009096:	4638      	mov	r0, r7
 8009098:	f001 fe3c 	bl	800ad14 <__mcmp>
 800909c:	2800      	cmp	r0, #0
 800909e:	db24      	blt.n	80090ea <quorem+0xf2>
 80090a0:	3601      	adds	r6, #1
 80090a2:	4628      	mov	r0, r5
 80090a4:	f04f 0c00 	mov.w	ip, #0
 80090a8:	f858 2b04 	ldr.w	r2, [r8], #4
 80090ac:	f8d0 e000 	ldr.w	lr, [r0]
 80090b0:	b293      	uxth	r3, r2
 80090b2:	ebac 0303 	sub.w	r3, ip, r3
 80090b6:	0c12      	lsrs	r2, r2, #16
 80090b8:	fa13 f38e 	uxtah	r3, r3, lr
 80090bc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80090c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80090c4:	b29b      	uxth	r3, r3
 80090c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090ca:	45c1      	cmp	r9, r8
 80090cc:	f840 3b04 	str.w	r3, [r0], #4
 80090d0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80090d4:	d2e8      	bcs.n	80090a8 <quorem+0xb0>
 80090d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80090da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80090de:	b922      	cbnz	r2, 80090ea <quorem+0xf2>
 80090e0:	3b04      	subs	r3, #4
 80090e2:	429d      	cmp	r5, r3
 80090e4:	461a      	mov	r2, r3
 80090e6:	d30a      	bcc.n	80090fe <quorem+0x106>
 80090e8:	613c      	str	r4, [r7, #16]
 80090ea:	4630      	mov	r0, r6
 80090ec:	b003      	add	sp, #12
 80090ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090f2:	6812      	ldr	r2, [r2, #0]
 80090f4:	3b04      	subs	r3, #4
 80090f6:	2a00      	cmp	r2, #0
 80090f8:	d1cc      	bne.n	8009094 <quorem+0x9c>
 80090fa:	3c01      	subs	r4, #1
 80090fc:	e7c7      	b.n	800908e <quorem+0x96>
 80090fe:	6812      	ldr	r2, [r2, #0]
 8009100:	3b04      	subs	r3, #4
 8009102:	2a00      	cmp	r2, #0
 8009104:	d1f0      	bne.n	80090e8 <quorem+0xf0>
 8009106:	3c01      	subs	r4, #1
 8009108:	e7eb      	b.n	80090e2 <quorem+0xea>
 800910a:	2000      	movs	r0, #0
 800910c:	e7ee      	b.n	80090ec <quorem+0xf4>
	...

08009110 <_dtoa_r>:
 8009110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009114:	ed2d 8b04 	vpush	{d8-d9}
 8009118:	ec57 6b10 	vmov	r6, r7, d0
 800911c:	b093      	sub	sp, #76	; 0x4c
 800911e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009120:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009124:	9106      	str	r1, [sp, #24]
 8009126:	ee10 aa10 	vmov	sl, s0
 800912a:	4604      	mov	r4, r0
 800912c:	9209      	str	r2, [sp, #36]	; 0x24
 800912e:	930c      	str	r3, [sp, #48]	; 0x30
 8009130:	46bb      	mov	fp, r7
 8009132:	b975      	cbnz	r5, 8009152 <_dtoa_r+0x42>
 8009134:	2010      	movs	r0, #16
 8009136:	f001 fb07 	bl	800a748 <malloc>
 800913a:	4602      	mov	r2, r0
 800913c:	6260      	str	r0, [r4, #36]	; 0x24
 800913e:	b920      	cbnz	r0, 800914a <_dtoa_r+0x3a>
 8009140:	4ba7      	ldr	r3, [pc, #668]	; (80093e0 <_dtoa_r+0x2d0>)
 8009142:	21ea      	movs	r1, #234	; 0xea
 8009144:	48a7      	ldr	r0, [pc, #668]	; (80093e4 <_dtoa_r+0x2d4>)
 8009146:	f002 fad3 	bl	800b6f0 <__assert_func>
 800914a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800914e:	6005      	str	r5, [r0, #0]
 8009150:	60c5      	str	r5, [r0, #12]
 8009152:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009154:	6819      	ldr	r1, [r3, #0]
 8009156:	b151      	cbz	r1, 800916e <_dtoa_r+0x5e>
 8009158:	685a      	ldr	r2, [r3, #4]
 800915a:	604a      	str	r2, [r1, #4]
 800915c:	2301      	movs	r3, #1
 800915e:	4093      	lsls	r3, r2
 8009160:	608b      	str	r3, [r1, #8]
 8009162:	4620      	mov	r0, r4
 8009164:	f001 fb4a 	bl	800a7fc <_Bfree>
 8009168:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800916a:	2200      	movs	r2, #0
 800916c:	601a      	str	r2, [r3, #0]
 800916e:	1e3b      	subs	r3, r7, #0
 8009170:	bfaa      	itet	ge
 8009172:	2300      	movge	r3, #0
 8009174:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009178:	f8c8 3000 	strge.w	r3, [r8]
 800917c:	4b9a      	ldr	r3, [pc, #616]	; (80093e8 <_dtoa_r+0x2d8>)
 800917e:	bfbc      	itt	lt
 8009180:	2201      	movlt	r2, #1
 8009182:	f8c8 2000 	strlt.w	r2, [r8]
 8009186:	ea33 030b 	bics.w	r3, r3, fp
 800918a:	d11b      	bne.n	80091c4 <_dtoa_r+0xb4>
 800918c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800918e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009192:	6013      	str	r3, [r2, #0]
 8009194:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009198:	4333      	orrs	r3, r6
 800919a:	f000 8592 	beq.w	8009cc2 <_dtoa_r+0xbb2>
 800919e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80091a0:	b963      	cbnz	r3, 80091bc <_dtoa_r+0xac>
 80091a2:	4b92      	ldr	r3, [pc, #584]	; (80093ec <_dtoa_r+0x2dc>)
 80091a4:	e022      	b.n	80091ec <_dtoa_r+0xdc>
 80091a6:	4b92      	ldr	r3, [pc, #584]	; (80093f0 <_dtoa_r+0x2e0>)
 80091a8:	9301      	str	r3, [sp, #4]
 80091aa:	3308      	adds	r3, #8
 80091ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80091ae:	6013      	str	r3, [r2, #0]
 80091b0:	9801      	ldr	r0, [sp, #4]
 80091b2:	b013      	add	sp, #76	; 0x4c
 80091b4:	ecbd 8b04 	vpop	{d8-d9}
 80091b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091bc:	4b8b      	ldr	r3, [pc, #556]	; (80093ec <_dtoa_r+0x2dc>)
 80091be:	9301      	str	r3, [sp, #4]
 80091c0:	3303      	adds	r3, #3
 80091c2:	e7f3      	b.n	80091ac <_dtoa_r+0x9c>
 80091c4:	2200      	movs	r2, #0
 80091c6:	2300      	movs	r3, #0
 80091c8:	4650      	mov	r0, sl
 80091ca:	4659      	mov	r1, fp
 80091cc:	f7f7 fc9c 	bl	8000b08 <__aeabi_dcmpeq>
 80091d0:	ec4b ab19 	vmov	d9, sl, fp
 80091d4:	4680      	mov	r8, r0
 80091d6:	b158      	cbz	r0, 80091f0 <_dtoa_r+0xe0>
 80091d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80091da:	2301      	movs	r3, #1
 80091dc:	6013      	str	r3, [r2, #0]
 80091de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	f000 856b 	beq.w	8009cbc <_dtoa_r+0xbac>
 80091e6:	4883      	ldr	r0, [pc, #524]	; (80093f4 <_dtoa_r+0x2e4>)
 80091e8:	6018      	str	r0, [r3, #0]
 80091ea:	1e43      	subs	r3, r0, #1
 80091ec:	9301      	str	r3, [sp, #4]
 80091ee:	e7df      	b.n	80091b0 <_dtoa_r+0xa0>
 80091f0:	ec4b ab10 	vmov	d0, sl, fp
 80091f4:	aa10      	add	r2, sp, #64	; 0x40
 80091f6:	a911      	add	r1, sp, #68	; 0x44
 80091f8:	4620      	mov	r0, r4
 80091fa:	f001 fead 	bl	800af58 <__d2b>
 80091fe:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009202:	ee08 0a10 	vmov	s16, r0
 8009206:	2d00      	cmp	r5, #0
 8009208:	f000 8084 	beq.w	8009314 <_dtoa_r+0x204>
 800920c:	ee19 3a90 	vmov	r3, s19
 8009210:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009214:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009218:	4656      	mov	r6, sl
 800921a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800921e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009222:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009226:	4b74      	ldr	r3, [pc, #464]	; (80093f8 <_dtoa_r+0x2e8>)
 8009228:	2200      	movs	r2, #0
 800922a:	4630      	mov	r0, r6
 800922c:	4639      	mov	r1, r7
 800922e:	f7f7 f84b 	bl	80002c8 <__aeabi_dsub>
 8009232:	a365      	add	r3, pc, #404	; (adr r3, 80093c8 <_dtoa_r+0x2b8>)
 8009234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009238:	f7f7 f9fe 	bl	8000638 <__aeabi_dmul>
 800923c:	a364      	add	r3, pc, #400	; (adr r3, 80093d0 <_dtoa_r+0x2c0>)
 800923e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009242:	f7f7 f843 	bl	80002cc <__adddf3>
 8009246:	4606      	mov	r6, r0
 8009248:	4628      	mov	r0, r5
 800924a:	460f      	mov	r7, r1
 800924c:	f7f7 f98a 	bl	8000564 <__aeabi_i2d>
 8009250:	a361      	add	r3, pc, #388	; (adr r3, 80093d8 <_dtoa_r+0x2c8>)
 8009252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009256:	f7f7 f9ef 	bl	8000638 <__aeabi_dmul>
 800925a:	4602      	mov	r2, r0
 800925c:	460b      	mov	r3, r1
 800925e:	4630      	mov	r0, r6
 8009260:	4639      	mov	r1, r7
 8009262:	f7f7 f833 	bl	80002cc <__adddf3>
 8009266:	4606      	mov	r6, r0
 8009268:	460f      	mov	r7, r1
 800926a:	f7f7 fc95 	bl	8000b98 <__aeabi_d2iz>
 800926e:	2200      	movs	r2, #0
 8009270:	9000      	str	r0, [sp, #0]
 8009272:	2300      	movs	r3, #0
 8009274:	4630      	mov	r0, r6
 8009276:	4639      	mov	r1, r7
 8009278:	f7f7 fc50 	bl	8000b1c <__aeabi_dcmplt>
 800927c:	b150      	cbz	r0, 8009294 <_dtoa_r+0x184>
 800927e:	9800      	ldr	r0, [sp, #0]
 8009280:	f7f7 f970 	bl	8000564 <__aeabi_i2d>
 8009284:	4632      	mov	r2, r6
 8009286:	463b      	mov	r3, r7
 8009288:	f7f7 fc3e 	bl	8000b08 <__aeabi_dcmpeq>
 800928c:	b910      	cbnz	r0, 8009294 <_dtoa_r+0x184>
 800928e:	9b00      	ldr	r3, [sp, #0]
 8009290:	3b01      	subs	r3, #1
 8009292:	9300      	str	r3, [sp, #0]
 8009294:	9b00      	ldr	r3, [sp, #0]
 8009296:	2b16      	cmp	r3, #22
 8009298:	d85a      	bhi.n	8009350 <_dtoa_r+0x240>
 800929a:	9a00      	ldr	r2, [sp, #0]
 800929c:	4b57      	ldr	r3, [pc, #348]	; (80093fc <_dtoa_r+0x2ec>)
 800929e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80092a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a6:	ec51 0b19 	vmov	r0, r1, d9
 80092aa:	f7f7 fc37 	bl	8000b1c <__aeabi_dcmplt>
 80092ae:	2800      	cmp	r0, #0
 80092b0:	d050      	beq.n	8009354 <_dtoa_r+0x244>
 80092b2:	9b00      	ldr	r3, [sp, #0]
 80092b4:	3b01      	subs	r3, #1
 80092b6:	9300      	str	r3, [sp, #0]
 80092b8:	2300      	movs	r3, #0
 80092ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80092bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80092be:	1b5d      	subs	r5, r3, r5
 80092c0:	1e6b      	subs	r3, r5, #1
 80092c2:	9305      	str	r3, [sp, #20]
 80092c4:	bf45      	ittet	mi
 80092c6:	f1c5 0301 	rsbmi	r3, r5, #1
 80092ca:	9304      	strmi	r3, [sp, #16]
 80092cc:	2300      	movpl	r3, #0
 80092ce:	2300      	movmi	r3, #0
 80092d0:	bf4c      	ite	mi
 80092d2:	9305      	strmi	r3, [sp, #20]
 80092d4:	9304      	strpl	r3, [sp, #16]
 80092d6:	9b00      	ldr	r3, [sp, #0]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	db3d      	blt.n	8009358 <_dtoa_r+0x248>
 80092dc:	9b05      	ldr	r3, [sp, #20]
 80092de:	9a00      	ldr	r2, [sp, #0]
 80092e0:	920a      	str	r2, [sp, #40]	; 0x28
 80092e2:	4413      	add	r3, r2
 80092e4:	9305      	str	r3, [sp, #20]
 80092e6:	2300      	movs	r3, #0
 80092e8:	9307      	str	r3, [sp, #28]
 80092ea:	9b06      	ldr	r3, [sp, #24]
 80092ec:	2b09      	cmp	r3, #9
 80092ee:	f200 8089 	bhi.w	8009404 <_dtoa_r+0x2f4>
 80092f2:	2b05      	cmp	r3, #5
 80092f4:	bfc4      	itt	gt
 80092f6:	3b04      	subgt	r3, #4
 80092f8:	9306      	strgt	r3, [sp, #24]
 80092fa:	9b06      	ldr	r3, [sp, #24]
 80092fc:	f1a3 0302 	sub.w	r3, r3, #2
 8009300:	bfcc      	ite	gt
 8009302:	2500      	movgt	r5, #0
 8009304:	2501      	movle	r5, #1
 8009306:	2b03      	cmp	r3, #3
 8009308:	f200 8087 	bhi.w	800941a <_dtoa_r+0x30a>
 800930c:	e8df f003 	tbb	[pc, r3]
 8009310:	59383a2d 	.word	0x59383a2d
 8009314:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009318:	441d      	add	r5, r3
 800931a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800931e:	2b20      	cmp	r3, #32
 8009320:	bfc1      	itttt	gt
 8009322:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009326:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800932a:	fa0b f303 	lslgt.w	r3, fp, r3
 800932e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009332:	bfda      	itte	le
 8009334:	f1c3 0320 	rsble	r3, r3, #32
 8009338:	fa06 f003 	lslle.w	r0, r6, r3
 800933c:	4318      	orrgt	r0, r3
 800933e:	f7f7 f901 	bl	8000544 <__aeabi_ui2d>
 8009342:	2301      	movs	r3, #1
 8009344:	4606      	mov	r6, r0
 8009346:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800934a:	3d01      	subs	r5, #1
 800934c:	930e      	str	r3, [sp, #56]	; 0x38
 800934e:	e76a      	b.n	8009226 <_dtoa_r+0x116>
 8009350:	2301      	movs	r3, #1
 8009352:	e7b2      	b.n	80092ba <_dtoa_r+0x1aa>
 8009354:	900b      	str	r0, [sp, #44]	; 0x2c
 8009356:	e7b1      	b.n	80092bc <_dtoa_r+0x1ac>
 8009358:	9b04      	ldr	r3, [sp, #16]
 800935a:	9a00      	ldr	r2, [sp, #0]
 800935c:	1a9b      	subs	r3, r3, r2
 800935e:	9304      	str	r3, [sp, #16]
 8009360:	4253      	negs	r3, r2
 8009362:	9307      	str	r3, [sp, #28]
 8009364:	2300      	movs	r3, #0
 8009366:	930a      	str	r3, [sp, #40]	; 0x28
 8009368:	e7bf      	b.n	80092ea <_dtoa_r+0x1da>
 800936a:	2300      	movs	r3, #0
 800936c:	9308      	str	r3, [sp, #32]
 800936e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009370:	2b00      	cmp	r3, #0
 8009372:	dc55      	bgt.n	8009420 <_dtoa_r+0x310>
 8009374:	2301      	movs	r3, #1
 8009376:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800937a:	461a      	mov	r2, r3
 800937c:	9209      	str	r2, [sp, #36]	; 0x24
 800937e:	e00c      	b.n	800939a <_dtoa_r+0x28a>
 8009380:	2301      	movs	r3, #1
 8009382:	e7f3      	b.n	800936c <_dtoa_r+0x25c>
 8009384:	2300      	movs	r3, #0
 8009386:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009388:	9308      	str	r3, [sp, #32]
 800938a:	9b00      	ldr	r3, [sp, #0]
 800938c:	4413      	add	r3, r2
 800938e:	9302      	str	r3, [sp, #8]
 8009390:	3301      	adds	r3, #1
 8009392:	2b01      	cmp	r3, #1
 8009394:	9303      	str	r3, [sp, #12]
 8009396:	bfb8      	it	lt
 8009398:	2301      	movlt	r3, #1
 800939a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800939c:	2200      	movs	r2, #0
 800939e:	6042      	str	r2, [r0, #4]
 80093a0:	2204      	movs	r2, #4
 80093a2:	f102 0614 	add.w	r6, r2, #20
 80093a6:	429e      	cmp	r6, r3
 80093a8:	6841      	ldr	r1, [r0, #4]
 80093aa:	d93d      	bls.n	8009428 <_dtoa_r+0x318>
 80093ac:	4620      	mov	r0, r4
 80093ae:	f001 f9e5 	bl	800a77c <_Balloc>
 80093b2:	9001      	str	r0, [sp, #4]
 80093b4:	2800      	cmp	r0, #0
 80093b6:	d13b      	bne.n	8009430 <_dtoa_r+0x320>
 80093b8:	4b11      	ldr	r3, [pc, #68]	; (8009400 <_dtoa_r+0x2f0>)
 80093ba:	4602      	mov	r2, r0
 80093bc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80093c0:	e6c0      	b.n	8009144 <_dtoa_r+0x34>
 80093c2:	2301      	movs	r3, #1
 80093c4:	e7df      	b.n	8009386 <_dtoa_r+0x276>
 80093c6:	bf00      	nop
 80093c8:	636f4361 	.word	0x636f4361
 80093cc:	3fd287a7 	.word	0x3fd287a7
 80093d0:	8b60c8b3 	.word	0x8b60c8b3
 80093d4:	3fc68a28 	.word	0x3fc68a28
 80093d8:	509f79fb 	.word	0x509f79fb
 80093dc:	3fd34413 	.word	0x3fd34413
 80093e0:	0800d05e 	.word	0x0800d05e
 80093e4:	0800d075 	.word	0x0800d075
 80093e8:	7ff00000 	.word	0x7ff00000
 80093ec:	0800d05a 	.word	0x0800d05a
 80093f0:	0800d051 	.word	0x0800d051
 80093f4:	0800ced1 	.word	0x0800ced1
 80093f8:	3ff80000 	.word	0x3ff80000
 80093fc:	0800d248 	.word	0x0800d248
 8009400:	0800d0d0 	.word	0x0800d0d0
 8009404:	2501      	movs	r5, #1
 8009406:	2300      	movs	r3, #0
 8009408:	9306      	str	r3, [sp, #24]
 800940a:	9508      	str	r5, [sp, #32]
 800940c:	f04f 33ff 	mov.w	r3, #4294967295
 8009410:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009414:	2200      	movs	r2, #0
 8009416:	2312      	movs	r3, #18
 8009418:	e7b0      	b.n	800937c <_dtoa_r+0x26c>
 800941a:	2301      	movs	r3, #1
 800941c:	9308      	str	r3, [sp, #32]
 800941e:	e7f5      	b.n	800940c <_dtoa_r+0x2fc>
 8009420:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009422:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009426:	e7b8      	b.n	800939a <_dtoa_r+0x28a>
 8009428:	3101      	adds	r1, #1
 800942a:	6041      	str	r1, [r0, #4]
 800942c:	0052      	lsls	r2, r2, #1
 800942e:	e7b8      	b.n	80093a2 <_dtoa_r+0x292>
 8009430:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009432:	9a01      	ldr	r2, [sp, #4]
 8009434:	601a      	str	r2, [r3, #0]
 8009436:	9b03      	ldr	r3, [sp, #12]
 8009438:	2b0e      	cmp	r3, #14
 800943a:	f200 809d 	bhi.w	8009578 <_dtoa_r+0x468>
 800943e:	2d00      	cmp	r5, #0
 8009440:	f000 809a 	beq.w	8009578 <_dtoa_r+0x468>
 8009444:	9b00      	ldr	r3, [sp, #0]
 8009446:	2b00      	cmp	r3, #0
 8009448:	dd32      	ble.n	80094b0 <_dtoa_r+0x3a0>
 800944a:	4ab7      	ldr	r2, [pc, #732]	; (8009728 <_dtoa_r+0x618>)
 800944c:	f003 030f 	and.w	r3, r3, #15
 8009450:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009454:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009458:	9b00      	ldr	r3, [sp, #0]
 800945a:	05d8      	lsls	r0, r3, #23
 800945c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009460:	d516      	bpl.n	8009490 <_dtoa_r+0x380>
 8009462:	4bb2      	ldr	r3, [pc, #712]	; (800972c <_dtoa_r+0x61c>)
 8009464:	ec51 0b19 	vmov	r0, r1, d9
 8009468:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800946c:	f7f7 fa0e 	bl	800088c <__aeabi_ddiv>
 8009470:	f007 070f 	and.w	r7, r7, #15
 8009474:	4682      	mov	sl, r0
 8009476:	468b      	mov	fp, r1
 8009478:	2503      	movs	r5, #3
 800947a:	4eac      	ldr	r6, [pc, #688]	; (800972c <_dtoa_r+0x61c>)
 800947c:	b957      	cbnz	r7, 8009494 <_dtoa_r+0x384>
 800947e:	4642      	mov	r2, r8
 8009480:	464b      	mov	r3, r9
 8009482:	4650      	mov	r0, sl
 8009484:	4659      	mov	r1, fp
 8009486:	f7f7 fa01 	bl	800088c <__aeabi_ddiv>
 800948a:	4682      	mov	sl, r0
 800948c:	468b      	mov	fp, r1
 800948e:	e028      	b.n	80094e2 <_dtoa_r+0x3d2>
 8009490:	2502      	movs	r5, #2
 8009492:	e7f2      	b.n	800947a <_dtoa_r+0x36a>
 8009494:	07f9      	lsls	r1, r7, #31
 8009496:	d508      	bpl.n	80094aa <_dtoa_r+0x39a>
 8009498:	4640      	mov	r0, r8
 800949a:	4649      	mov	r1, r9
 800949c:	e9d6 2300 	ldrd	r2, r3, [r6]
 80094a0:	f7f7 f8ca 	bl	8000638 <__aeabi_dmul>
 80094a4:	3501      	adds	r5, #1
 80094a6:	4680      	mov	r8, r0
 80094a8:	4689      	mov	r9, r1
 80094aa:	107f      	asrs	r7, r7, #1
 80094ac:	3608      	adds	r6, #8
 80094ae:	e7e5      	b.n	800947c <_dtoa_r+0x36c>
 80094b0:	f000 809b 	beq.w	80095ea <_dtoa_r+0x4da>
 80094b4:	9b00      	ldr	r3, [sp, #0]
 80094b6:	4f9d      	ldr	r7, [pc, #628]	; (800972c <_dtoa_r+0x61c>)
 80094b8:	425e      	negs	r6, r3
 80094ba:	4b9b      	ldr	r3, [pc, #620]	; (8009728 <_dtoa_r+0x618>)
 80094bc:	f006 020f 	and.w	r2, r6, #15
 80094c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c8:	ec51 0b19 	vmov	r0, r1, d9
 80094cc:	f7f7 f8b4 	bl	8000638 <__aeabi_dmul>
 80094d0:	1136      	asrs	r6, r6, #4
 80094d2:	4682      	mov	sl, r0
 80094d4:	468b      	mov	fp, r1
 80094d6:	2300      	movs	r3, #0
 80094d8:	2502      	movs	r5, #2
 80094da:	2e00      	cmp	r6, #0
 80094dc:	d17a      	bne.n	80095d4 <_dtoa_r+0x4c4>
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d1d3      	bne.n	800948a <_dtoa_r+0x37a>
 80094e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	f000 8082 	beq.w	80095ee <_dtoa_r+0x4de>
 80094ea:	4b91      	ldr	r3, [pc, #580]	; (8009730 <_dtoa_r+0x620>)
 80094ec:	2200      	movs	r2, #0
 80094ee:	4650      	mov	r0, sl
 80094f0:	4659      	mov	r1, fp
 80094f2:	f7f7 fb13 	bl	8000b1c <__aeabi_dcmplt>
 80094f6:	2800      	cmp	r0, #0
 80094f8:	d079      	beq.n	80095ee <_dtoa_r+0x4de>
 80094fa:	9b03      	ldr	r3, [sp, #12]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d076      	beq.n	80095ee <_dtoa_r+0x4de>
 8009500:	9b02      	ldr	r3, [sp, #8]
 8009502:	2b00      	cmp	r3, #0
 8009504:	dd36      	ble.n	8009574 <_dtoa_r+0x464>
 8009506:	9b00      	ldr	r3, [sp, #0]
 8009508:	4650      	mov	r0, sl
 800950a:	4659      	mov	r1, fp
 800950c:	1e5f      	subs	r7, r3, #1
 800950e:	2200      	movs	r2, #0
 8009510:	4b88      	ldr	r3, [pc, #544]	; (8009734 <_dtoa_r+0x624>)
 8009512:	f7f7 f891 	bl	8000638 <__aeabi_dmul>
 8009516:	9e02      	ldr	r6, [sp, #8]
 8009518:	4682      	mov	sl, r0
 800951a:	468b      	mov	fp, r1
 800951c:	3501      	adds	r5, #1
 800951e:	4628      	mov	r0, r5
 8009520:	f7f7 f820 	bl	8000564 <__aeabi_i2d>
 8009524:	4652      	mov	r2, sl
 8009526:	465b      	mov	r3, fp
 8009528:	f7f7 f886 	bl	8000638 <__aeabi_dmul>
 800952c:	4b82      	ldr	r3, [pc, #520]	; (8009738 <_dtoa_r+0x628>)
 800952e:	2200      	movs	r2, #0
 8009530:	f7f6 fecc 	bl	80002cc <__adddf3>
 8009534:	46d0      	mov	r8, sl
 8009536:	46d9      	mov	r9, fp
 8009538:	4682      	mov	sl, r0
 800953a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800953e:	2e00      	cmp	r6, #0
 8009540:	d158      	bne.n	80095f4 <_dtoa_r+0x4e4>
 8009542:	4b7e      	ldr	r3, [pc, #504]	; (800973c <_dtoa_r+0x62c>)
 8009544:	2200      	movs	r2, #0
 8009546:	4640      	mov	r0, r8
 8009548:	4649      	mov	r1, r9
 800954a:	f7f6 febd 	bl	80002c8 <__aeabi_dsub>
 800954e:	4652      	mov	r2, sl
 8009550:	465b      	mov	r3, fp
 8009552:	4680      	mov	r8, r0
 8009554:	4689      	mov	r9, r1
 8009556:	f7f7 faff 	bl	8000b58 <__aeabi_dcmpgt>
 800955a:	2800      	cmp	r0, #0
 800955c:	f040 8295 	bne.w	8009a8a <_dtoa_r+0x97a>
 8009560:	4652      	mov	r2, sl
 8009562:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009566:	4640      	mov	r0, r8
 8009568:	4649      	mov	r1, r9
 800956a:	f7f7 fad7 	bl	8000b1c <__aeabi_dcmplt>
 800956e:	2800      	cmp	r0, #0
 8009570:	f040 8289 	bne.w	8009a86 <_dtoa_r+0x976>
 8009574:	ec5b ab19 	vmov	sl, fp, d9
 8009578:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800957a:	2b00      	cmp	r3, #0
 800957c:	f2c0 8148 	blt.w	8009810 <_dtoa_r+0x700>
 8009580:	9a00      	ldr	r2, [sp, #0]
 8009582:	2a0e      	cmp	r2, #14
 8009584:	f300 8144 	bgt.w	8009810 <_dtoa_r+0x700>
 8009588:	4b67      	ldr	r3, [pc, #412]	; (8009728 <_dtoa_r+0x618>)
 800958a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800958e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009594:	2b00      	cmp	r3, #0
 8009596:	f280 80d5 	bge.w	8009744 <_dtoa_r+0x634>
 800959a:	9b03      	ldr	r3, [sp, #12]
 800959c:	2b00      	cmp	r3, #0
 800959e:	f300 80d1 	bgt.w	8009744 <_dtoa_r+0x634>
 80095a2:	f040 826f 	bne.w	8009a84 <_dtoa_r+0x974>
 80095a6:	4b65      	ldr	r3, [pc, #404]	; (800973c <_dtoa_r+0x62c>)
 80095a8:	2200      	movs	r2, #0
 80095aa:	4640      	mov	r0, r8
 80095ac:	4649      	mov	r1, r9
 80095ae:	f7f7 f843 	bl	8000638 <__aeabi_dmul>
 80095b2:	4652      	mov	r2, sl
 80095b4:	465b      	mov	r3, fp
 80095b6:	f7f7 fac5 	bl	8000b44 <__aeabi_dcmpge>
 80095ba:	9e03      	ldr	r6, [sp, #12]
 80095bc:	4637      	mov	r7, r6
 80095be:	2800      	cmp	r0, #0
 80095c0:	f040 8245 	bne.w	8009a4e <_dtoa_r+0x93e>
 80095c4:	9d01      	ldr	r5, [sp, #4]
 80095c6:	2331      	movs	r3, #49	; 0x31
 80095c8:	f805 3b01 	strb.w	r3, [r5], #1
 80095cc:	9b00      	ldr	r3, [sp, #0]
 80095ce:	3301      	adds	r3, #1
 80095d0:	9300      	str	r3, [sp, #0]
 80095d2:	e240      	b.n	8009a56 <_dtoa_r+0x946>
 80095d4:	07f2      	lsls	r2, r6, #31
 80095d6:	d505      	bpl.n	80095e4 <_dtoa_r+0x4d4>
 80095d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095dc:	f7f7 f82c 	bl	8000638 <__aeabi_dmul>
 80095e0:	3501      	adds	r5, #1
 80095e2:	2301      	movs	r3, #1
 80095e4:	1076      	asrs	r6, r6, #1
 80095e6:	3708      	adds	r7, #8
 80095e8:	e777      	b.n	80094da <_dtoa_r+0x3ca>
 80095ea:	2502      	movs	r5, #2
 80095ec:	e779      	b.n	80094e2 <_dtoa_r+0x3d2>
 80095ee:	9f00      	ldr	r7, [sp, #0]
 80095f0:	9e03      	ldr	r6, [sp, #12]
 80095f2:	e794      	b.n	800951e <_dtoa_r+0x40e>
 80095f4:	9901      	ldr	r1, [sp, #4]
 80095f6:	4b4c      	ldr	r3, [pc, #304]	; (8009728 <_dtoa_r+0x618>)
 80095f8:	4431      	add	r1, r6
 80095fa:	910d      	str	r1, [sp, #52]	; 0x34
 80095fc:	9908      	ldr	r1, [sp, #32]
 80095fe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009602:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009606:	2900      	cmp	r1, #0
 8009608:	d043      	beq.n	8009692 <_dtoa_r+0x582>
 800960a:	494d      	ldr	r1, [pc, #308]	; (8009740 <_dtoa_r+0x630>)
 800960c:	2000      	movs	r0, #0
 800960e:	f7f7 f93d 	bl	800088c <__aeabi_ddiv>
 8009612:	4652      	mov	r2, sl
 8009614:	465b      	mov	r3, fp
 8009616:	f7f6 fe57 	bl	80002c8 <__aeabi_dsub>
 800961a:	9d01      	ldr	r5, [sp, #4]
 800961c:	4682      	mov	sl, r0
 800961e:	468b      	mov	fp, r1
 8009620:	4649      	mov	r1, r9
 8009622:	4640      	mov	r0, r8
 8009624:	f7f7 fab8 	bl	8000b98 <__aeabi_d2iz>
 8009628:	4606      	mov	r6, r0
 800962a:	f7f6 ff9b 	bl	8000564 <__aeabi_i2d>
 800962e:	4602      	mov	r2, r0
 8009630:	460b      	mov	r3, r1
 8009632:	4640      	mov	r0, r8
 8009634:	4649      	mov	r1, r9
 8009636:	f7f6 fe47 	bl	80002c8 <__aeabi_dsub>
 800963a:	3630      	adds	r6, #48	; 0x30
 800963c:	f805 6b01 	strb.w	r6, [r5], #1
 8009640:	4652      	mov	r2, sl
 8009642:	465b      	mov	r3, fp
 8009644:	4680      	mov	r8, r0
 8009646:	4689      	mov	r9, r1
 8009648:	f7f7 fa68 	bl	8000b1c <__aeabi_dcmplt>
 800964c:	2800      	cmp	r0, #0
 800964e:	d163      	bne.n	8009718 <_dtoa_r+0x608>
 8009650:	4642      	mov	r2, r8
 8009652:	464b      	mov	r3, r9
 8009654:	4936      	ldr	r1, [pc, #216]	; (8009730 <_dtoa_r+0x620>)
 8009656:	2000      	movs	r0, #0
 8009658:	f7f6 fe36 	bl	80002c8 <__aeabi_dsub>
 800965c:	4652      	mov	r2, sl
 800965e:	465b      	mov	r3, fp
 8009660:	f7f7 fa5c 	bl	8000b1c <__aeabi_dcmplt>
 8009664:	2800      	cmp	r0, #0
 8009666:	f040 80b5 	bne.w	80097d4 <_dtoa_r+0x6c4>
 800966a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800966c:	429d      	cmp	r5, r3
 800966e:	d081      	beq.n	8009574 <_dtoa_r+0x464>
 8009670:	4b30      	ldr	r3, [pc, #192]	; (8009734 <_dtoa_r+0x624>)
 8009672:	2200      	movs	r2, #0
 8009674:	4650      	mov	r0, sl
 8009676:	4659      	mov	r1, fp
 8009678:	f7f6 ffde 	bl	8000638 <__aeabi_dmul>
 800967c:	4b2d      	ldr	r3, [pc, #180]	; (8009734 <_dtoa_r+0x624>)
 800967e:	4682      	mov	sl, r0
 8009680:	468b      	mov	fp, r1
 8009682:	4640      	mov	r0, r8
 8009684:	4649      	mov	r1, r9
 8009686:	2200      	movs	r2, #0
 8009688:	f7f6 ffd6 	bl	8000638 <__aeabi_dmul>
 800968c:	4680      	mov	r8, r0
 800968e:	4689      	mov	r9, r1
 8009690:	e7c6      	b.n	8009620 <_dtoa_r+0x510>
 8009692:	4650      	mov	r0, sl
 8009694:	4659      	mov	r1, fp
 8009696:	f7f6 ffcf 	bl	8000638 <__aeabi_dmul>
 800969a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800969c:	9d01      	ldr	r5, [sp, #4]
 800969e:	930f      	str	r3, [sp, #60]	; 0x3c
 80096a0:	4682      	mov	sl, r0
 80096a2:	468b      	mov	fp, r1
 80096a4:	4649      	mov	r1, r9
 80096a6:	4640      	mov	r0, r8
 80096a8:	f7f7 fa76 	bl	8000b98 <__aeabi_d2iz>
 80096ac:	4606      	mov	r6, r0
 80096ae:	f7f6 ff59 	bl	8000564 <__aeabi_i2d>
 80096b2:	3630      	adds	r6, #48	; 0x30
 80096b4:	4602      	mov	r2, r0
 80096b6:	460b      	mov	r3, r1
 80096b8:	4640      	mov	r0, r8
 80096ba:	4649      	mov	r1, r9
 80096bc:	f7f6 fe04 	bl	80002c8 <__aeabi_dsub>
 80096c0:	f805 6b01 	strb.w	r6, [r5], #1
 80096c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80096c6:	429d      	cmp	r5, r3
 80096c8:	4680      	mov	r8, r0
 80096ca:	4689      	mov	r9, r1
 80096cc:	f04f 0200 	mov.w	r2, #0
 80096d0:	d124      	bne.n	800971c <_dtoa_r+0x60c>
 80096d2:	4b1b      	ldr	r3, [pc, #108]	; (8009740 <_dtoa_r+0x630>)
 80096d4:	4650      	mov	r0, sl
 80096d6:	4659      	mov	r1, fp
 80096d8:	f7f6 fdf8 	bl	80002cc <__adddf3>
 80096dc:	4602      	mov	r2, r0
 80096de:	460b      	mov	r3, r1
 80096e0:	4640      	mov	r0, r8
 80096e2:	4649      	mov	r1, r9
 80096e4:	f7f7 fa38 	bl	8000b58 <__aeabi_dcmpgt>
 80096e8:	2800      	cmp	r0, #0
 80096ea:	d173      	bne.n	80097d4 <_dtoa_r+0x6c4>
 80096ec:	4652      	mov	r2, sl
 80096ee:	465b      	mov	r3, fp
 80096f0:	4913      	ldr	r1, [pc, #76]	; (8009740 <_dtoa_r+0x630>)
 80096f2:	2000      	movs	r0, #0
 80096f4:	f7f6 fde8 	bl	80002c8 <__aeabi_dsub>
 80096f8:	4602      	mov	r2, r0
 80096fa:	460b      	mov	r3, r1
 80096fc:	4640      	mov	r0, r8
 80096fe:	4649      	mov	r1, r9
 8009700:	f7f7 fa0c 	bl	8000b1c <__aeabi_dcmplt>
 8009704:	2800      	cmp	r0, #0
 8009706:	f43f af35 	beq.w	8009574 <_dtoa_r+0x464>
 800970a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800970c:	1e6b      	subs	r3, r5, #1
 800970e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009710:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009714:	2b30      	cmp	r3, #48	; 0x30
 8009716:	d0f8      	beq.n	800970a <_dtoa_r+0x5fa>
 8009718:	9700      	str	r7, [sp, #0]
 800971a:	e049      	b.n	80097b0 <_dtoa_r+0x6a0>
 800971c:	4b05      	ldr	r3, [pc, #20]	; (8009734 <_dtoa_r+0x624>)
 800971e:	f7f6 ff8b 	bl	8000638 <__aeabi_dmul>
 8009722:	4680      	mov	r8, r0
 8009724:	4689      	mov	r9, r1
 8009726:	e7bd      	b.n	80096a4 <_dtoa_r+0x594>
 8009728:	0800d248 	.word	0x0800d248
 800972c:	0800d220 	.word	0x0800d220
 8009730:	3ff00000 	.word	0x3ff00000
 8009734:	40240000 	.word	0x40240000
 8009738:	401c0000 	.word	0x401c0000
 800973c:	40140000 	.word	0x40140000
 8009740:	3fe00000 	.word	0x3fe00000
 8009744:	9d01      	ldr	r5, [sp, #4]
 8009746:	4656      	mov	r6, sl
 8009748:	465f      	mov	r7, fp
 800974a:	4642      	mov	r2, r8
 800974c:	464b      	mov	r3, r9
 800974e:	4630      	mov	r0, r6
 8009750:	4639      	mov	r1, r7
 8009752:	f7f7 f89b 	bl	800088c <__aeabi_ddiv>
 8009756:	f7f7 fa1f 	bl	8000b98 <__aeabi_d2iz>
 800975a:	4682      	mov	sl, r0
 800975c:	f7f6 ff02 	bl	8000564 <__aeabi_i2d>
 8009760:	4642      	mov	r2, r8
 8009762:	464b      	mov	r3, r9
 8009764:	f7f6 ff68 	bl	8000638 <__aeabi_dmul>
 8009768:	4602      	mov	r2, r0
 800976a:	460b      	mov	r3, r1
 800976c:	4630      	mov	r0, r6
 800976e:	4639      	mov	r1, r7
 8009770:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009774:	f7f6 fda8 	bl	80002c8 <__aeabi_dsub>
 8009778:	f805 6b01 	strb.w	r6, [r5], #1
 800977c:	9e01      	ldr	r6, [sp, #4]
 800977e:	9f03      	ldr	r7, [sp, #12]
 8009780:	1bae      	subs	r6, r5, r6
 8009782:	42b7      	cmp	r7, r6
 8009784:	4602      	mov	r2, r0
 8009786:	460b      	mov	r3, r1
 8009788:	d135      	bne.n	80097f6 <_dtoa_r+0x6e6>
 800978a:	f7f6 fd9f 	bl	80002cc <__adddf3>
 800978e:	4642      	mov	r2, r8
 8009790:	464b      	mov	r3, r9
 8009792:	4606      	mov	r6, r0
 8009794:	460f      	mov	r7, r1
 8009796:	f7f7 f9df 	bl	8000b58 <__aeabi_dcmpgt>
 800979a:	b9d0      	cbnz	r0, 80097d2 <_dtoa_r+0x6c2>
 800979c:	4642      	mov	r2, r8
 800979e:	464b      	mov	r3, r9
 80097a0:	4630      	mov	r0, r6
 80097a2:	4639      	mov	r1, r7
 80097a4:	f7f7 f9b0 	bl	8000b08 <__aeabi_dcmpeq>
 80097a8:	b110      	cbz	r0, 80097b0 <_dtoa_r+0x6a0>
 80097aa:	f01a 0f01 	tst.w	sl, #1
 80097ae:	d110      	bne.n	80097d2 <_dtoa_r+0x6c2>
 80097b0:	4620      	mov	r0, r4
 80097b2:	ee18 1a10 	vmov	r1, s16
 80097b6:	f001 f821 	bl	800a7fc <_Bfree>
 80097ba:	2300      	movs	r3, #0
 80097bc:	9800      	ldr	r0, [sp, #0]
 80097be:	702b      	strb	r3, [r5, #0]
 80097c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80097c2:	3001      	adds	r0, #1
 80097c4:	6018      	str	r0, [r3, #0]
 80097c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	f43f acf1 	beq.w	80091b0 <_dtoa_r+0xa0>
 80097ce:	601d      	str	r5, [r3, #0]
 80097d0:	e4ee      	b.n	80091b0 <_dtoa_r+0xa0>
 80097d2:	9f00      	ldr	r7, [sp, #0]
 80097d4:	462b      	mov	r3, r5
 80097d6:	461d      	mov	r5, r3
 80097d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80097dc:	2a39      	cmp	r2, #57	; 0x39
 80097de:	d106      	bne.n	80097ee <_dtoa_r+0x6de>
 80097e0:	9a01      	ldr	r2, [sp, #4]
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d1f7      	bne.n	80097d6 <_dtoa_r+0x6c6>
 80097e6:	9901      	ldr	r1, [sp, #4]
 80097e8:	2230      	movs	r2, #48	; 0x30
 80097ea:	3701      	adds	r7, #1
 80097ec:	700a      	strb	r2, [r1, #0]
 80097ee:	781a      	ldrb	r2, [r3, #0]
 80097f0:	3201      	adds	r2, #1
 80097f2:	701a      	strb	r2, [r3, #0]
 80097f4:	e790      	b.n	8009718 <_dtoa_r+0x608>
 80097f6:	4ba6      	ldr	r3, [pc, #664]	; (8009a90 <_dtoa_r+0x980>)
 80097f8:	2200      	movs	r2, #0
 80097fa:	f7f6 ff1d 	bl	8000638 <__aeabi_dmul>
 80097fe:	2200      	movs	r2, #0
 8009800:	2300      	movs	r3, #0
 8009802:	4606      	mov	r6, r0
 8009804:	460f      	mov	r7, r1
 8009806:	f7f7 f97f 	bl	8000b08 <__aeabi_dcmpeq>
 800980a:	2800      	cmp	r0, #0
 800980c:	d09d      	beq.n	800974a <_dtoa_r+0x63a>
 800980e:	e7cf      	b.n	80097b0 <_dtoa_r+0x6a0>
 8009810:	9a08      	ldr	r2, [sp, #32]
 8009812:	2a00      	cmp	r2, #0
 8009814:	f000 80d7 	beq.w	80099c6 <_dtoa_r+0x8b6>
 8009818:	9a06      	ldr	r2, [sp, #24]
 800981a:	2a01      	cmp	r2, #1
 800981c:	f300 80ba 	bgt.w	8009994 <_dtoa_r+0x884>
 8009820:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009822:	2a00      	cmp	r2, #0
 8009824:	f000 80b2 	beq.w	800998c <_dtoa_r+0x87c>
 8009828:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800982c:	9e07      	ldr	r6, [sp, #28]
 800982e:	9d04      	ldr	r5, [sp, #16]
 8009830:	9a04      	ldr	r2, [sp, #16]
 8009832:	441a      	add	r2, r3
 8009834:	9204      	str	r2, [sp, #16]
 8009836:	9a05      	ldr	r2, [sp, #20]
 8009838:	2101      	movs	r1, #1
 800983a:	441a      	add	r2, r3
 800983c:	4620      	mov	r0, r4
 800983e:	9205      	str	r2, [sp, #20]
 8009840:	f001 f8de 	bl	800aa00 <__i2b>
 8009844:	4607      	mov	r7, r0
 8009846:	2d00      	cmp	r5, #0
 8009848:	dd0c      	ble.n	8009864 <_dtoa_r+0x754>
 800984a:	9b05      	ldr	r3, [sp, #20]
 800984c:	2b00      	cmp	r3, #0
 800984e:	dd09      	ble.n	8009864 <_dtoa_r+0x754>
 8009850:	42ab      	cmp	r3, r5
 8009852:	9a04      	ldr	r2, [sp, #16]
 8009854:	bfa8      	it	ge
 8009856:	462b      	movge	r3, r5
 8009858:	1ad2      	subs	r2, r2, r3
 800985a:	9204      	str	r2, [sp, #16]
 800985c:	9a05      	ldr	r2, [sp, #20]
 800985e:	1aed      	subs	r5, r5, r3
 8009860:	1ad3      	subs	r3, r2, r3
 8009862:	9305      	str	r3, [sp, #20]
 8009864:	9b07      	ldr	r3, [sp, #28]
 8009866:	b31b      	cbz	r3, 80098b0 <_dtoa_r+0x7a0>
 8009868:	9b08      	ldr	r3, [sp, #32]
 800986a:	2b00      	cmp	r3, #0
 800986c:	f000 80af 	beq.w	80099ce <_dtoa_r+0x8be>
 8009870:	2e00      	cmp	r6, #0
 8009872:	dd13      	ble.n	800989c <_dtoa_r+0x78c>
 8009874:	4639      	mov	r1, r7
 8009876:	4632      	mov	r2, r6
 8009878:	4620      	mov	r0, r4
 800987a:	f001 f981 	bl	800ab80 <__pow5mult>
 800987e:	ee18 2a10 	vmov	r2, s16
 8009882:	4601      	mov	r1, r0
 8009884:	4607      	mov	r7, r0
 8009886:	4620      	mov	r0, r4
 8009888:	f001 f8d0 	bl	800aa2c <__multiply>
 800988c:	ee18 1a10 	vmov	r1, s16
 8009890:	4680      	mov	r8, r0
 8009892:	4620      	mov	r0, r4
 8009894:	f000 ffb2 	bl	800a7fc <_Bfree>
 8009898:	ee08 8a10 	vmov	s16, r8
 800989c:	9b07      	ldr	r3, [sp, #28]
 800989e:	1b9a      	subs	r2, r3, r6
 80098a0:	d006      	beq.n	80098b0 <_dtoa_r+0x7a0>
 80098a2:	ee18 1a10 	vmov	r1, s16
 80098a6:	4620      	mov	r0, r4
 80098a8:	f001 f96a 	bl	800ab80 <__pow5mult>
 80098ac:	ee08 0a10 	vmov	s16, r0
 80098b0:	2101      	movs	r1, #1
 80098b2:	4620      	mov	r0, r4
 80098b4:	f001 f8a4 	bl	800aa00 <__i2b>
 80098b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	4606      	mov	r6, r0
 80098be:	f340 8088 	ble.w	80099d2 <_dtoa_r+0x8c2>
 80098c2:	461a      	mov	r2, r3
 80098c4:	4601      	mov	r1, r0
 80098c6:	4620      	mov	r0, r4
 80098c8:	f001 f95a 	bl	800ab80 <__pow5mult>
 80098cc:	9b06      	ldr	r3, [sp, #24]
 80098ce:	2b01      	cmp	r3, #1
 80098d0:	4606      	mov	r6, r0
 80098d2:	f340 8081 	ble.w	80099d8 <_dtoa_r+0x8c8>
 80098d6:	f04f 0800 	mov.w	r8, #0
 80098da:	6933      	ldr	r3, [r6, #16]
 80098dc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80098e0:	6918      	ldr	r0, [r3, #16]
 80098e2:	f001 f83d 	bl	800a960 <__hi0bits>
 80098e6:	f1c0 0020 	rsb	r0, r0, #32
 80098ea:	9b05      	ldr	r3, [sp, #20]
 80098ec:	4418      	add	r0, r3
 80098ee:	f010 001f 	ands.w	r0, r0, #31
 80098f2:	f000 8092 	beq.w	8009a1a <_dtoa_r+0x90a>
 80098f6:	f1c0 0320 	rsb	r3, r0, #32
 80098fa:	2b04      	cmp	r3, #4
 80098fc:	f340 808a 	ble.w	8009a14 <_dtoa_r+0x904>
 8009900:	f1c0 001c 	rsb	r0, r0, #28
 8009904:	9b04      	ldr	r3, [sp, #16]
 8009906:	4403      	add	r3, r0
 8009908:	9304      	str	r3, [sp, #16]
 800990a:	9b05      	ldr	r3, [sp, #20]
 800990c:	4403      	add	r3, r0
 800990e:	4405      	add	r5, r0
 8009910:	9305      	str	r3, [sp, #20]
 8009912:	9b04      	ldr	r3, [sp, #16]
 8009914:	2b00      	cmp	r3, #0
 8009916:	dd07      	ble.n	8009928 <_dtoa_r+0x818>
 8009918:	ee18 1a10 	vmov	r1, s16
 800991c:	461a      	mov	r2, r3
 800991e:	4620      	mov	r0, r4
 8009920:	f001 f988 	bl	800ac34 <__lshift>
 8009924:	ee08 0a10 	vmov	s16, r0
 8009928:	9b05      	ldr	r3, [sp, #20]
 800992a:	2b00      	cmp	r3, #0
 800992c:	dd05      	ble.n	800993a <_dtoa_r+0x82a>
 800992e:	4631      	mov	r1, r6
 8009930:	461a      	mov	r2, r3
 8009932:	4620      	mov	r0, r4
 8009934:	f001 f97e 	bl	800ac34 <__lshift>
 8009938:	4606      	mov	r6, r0
 800993a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800993c:	2b00      	cmp	r3, #0
 800993e:	d06e      	beq.n	8009a1e <_dtoa_r+0x90e>
 8009940:	ee18 0a10 	vmov	r0, s16
 8009944:	4631      	mov	r1, r6
 8009946:	f001 f9e5 	bl	800ad14 <__mcmp>
 800994a:	2800      	cmp	r0, #0
 800994c:	da67      	bge.n	8009a1e <_dtoa_r+0x90e>
 800994e:	9b00      	ldr	r3, [sp, #0]
 8009950:	3b01      	subs	r3, #1
 8009952:	ee18 1a10 	vmov	r1, s16
 8009956:	9300      	str	r3, [sp, #0]
 8009958:	220a      	movs	r2, #10
 800995a:	2300      	movs	r3, #0
 800995c:	4620      	mov	r0, r4
 800995e:	f000 ff6f 	bl	800a840 <__multadd>
 8009962:	9b08      	ldr	r3, [sp, #32]
 8009964:	ee08 0a10 	vmov	s16, r0
 8009968:	2b00      	cmp	r3, #0
 800996a:	f000 81b1 	beq.w	8009cd0 <_dtoa_r+0xbc0>
 800996e:	2300      	movs	r3, #0
 8009970:	4639      	mov	r1, r7
 8009972:	220a      	movs	r2, #10
 8009974:	4620      	mov	r0, r4
 8009976:	f000 ff63 	bl	800a840 <__multadd>
 800997a:	9b02      	ldr	r3, [sp, #8]
 800997c:	2b00      	cmp	r3, #0
 800997e:	4607      	mov	r7, r0
 8009980:	f300 808e 	bgt.w	8009aa0 <_dtoa_r+0x990>
 8009984:	9b06      	ldr	r3, [sp, #24]
 8009986:	2b02      	cmp	r3, #2
 8009988:	dc51      	bgt.n	8009a2e <_dtoa_r+0x91e>
 800998a:	e089      	b.n	8009aa0 <_dtoa_r+0x990>
 800998c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800998e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009992:	e74b      	b.n	800982c <_dtoa_r+0x71c>
 8009994:	9b03      	ldr	r3, [sp, #12]
 8009996:	1e5e      	subs	r6, r3, #1
 8009998:	9b07      	ldr	r3, [sp, #28]
 800999a:	42b3      	cmp	r3, r6
 800999c:	bfbf      	itttt	lt
 800999e:	9b07      	ldrlt	r3, [sp, #28]
 80099a0:	9607      	strlt	r6, [sp, #28]
 80099a2:	1af2      	sublt	r2, r6, r3
 80099a4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80099a6:	bfb6      	itet	lt
 80099a8:	189b      	addlt	r3, r3, r2
 80099aa:	1b9e      	subge	r6, r3, r6
 80099ac:	930a      	strlt	r3, [sp, #40]	; 0x28
 80099ae:	9b03      	ldr	r3, [sp, #12]
 80099b0:	bfb8      	it	lt
 80099b2:	2600      	movlt	r6, #0
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	bfb7      	itett	lt
 80099b8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80099bc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80099c0:	1a9d      	sublt	r5, r3, r2
 80099c2:	2300      	movlt	r3, #0
 80099c4:	e734      	b.n	8009830 <_dtoa_r+0x720>
 80099c6:	9e07      	ldr	r6, [sp, #28]
 80099c8:	9d04      	ldr	r5, [sp, #16]
 80099ca:	9f08      	ldr	r7, [sp, #32]
 80099cc:	e73b      	b.n	8009846 <_dtoa_r+0x736>
 80099ce:	9a07      	ldr	r2, [sp, #28]
 80099d0:	e767      	b.n	80098a2 <_dtoa_r+0x792>
 80099d2:	9b06      	ldr	r3, [sp, #24]
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	dc18      	bgt.n	8009a0a <_dtoa_r+0x8fa>
 80099d8:	f1ba 0f00 	cmp.w	sl, #0
 80099dc:	d115      	bne.n	8009a0a <_dtoa_r+0x8fa>
 80099de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80099e2:	b993      	cbnz	r3, 8009a0a <_dtoa_r+0x8fa>
 80099e4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80099e8:	0d1b      	lsrs	r3, r3, #20
 80099ea:	051b      	lsls	r3, r3, #20
 80099ec:	b183      	cbz	r3, 8009a10 <_dtoa_r+0x900>
 80099ee:	9b04      	ldr	r3, [sp, #16]
 80099f0:	3301      	adds	r3, #1
 80099f2:	9304      	str	r3, [sp, #16]
 80099f4:	9b05      	ldr	r3, [sp, #20]
 80099f6:	3301      	adds	r3, #1
 80099f8:	9305      	str	r3, [sp, #20]
 80099fa:	f04f 0801 	mov.w	r8, #1
 80099fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	f47f af6a 	bne.w	80098da <_dtoa_r+0x7ca>
 8009a06:	2001      	movs	r0, #1
 8009a08:	e76f      	b.n	80098ea <_dtoa_r+0x7da>
 8009a0a:	f04f 0800 	mov.w	r8, #0
 8009a0e:	e7f6      	b.n	80099fe <_dtoa_r+0x8ee>
 8009a10:	4698      	mov	r8, r3
 8009a12:	e7f4      	b.n	80099fe <_dtoa_r+0x8ee>
 8009a14:	f43f af7d 	beq.w	8009912 <_dtoa_r+0x802>
 8009a18:	4618      	mov	r0, r3
 8009a1a:	301c      	adds	r0, #28
 8009a1c:	e772      	b.n	8009904 <_dtoa_r+0x7f4>
 8009a1e:	9b03      	ldr	r3, [sp, #12]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	dc37      	bgt.n	8009a94 <_dtoa_r+0x984>
 8009a24:	9b06      	ldr	r3, [sp, #24]
 8009a26:	2b02      	cmp	r3, #2
 8009a28:	dd34      	ble.n	8009a94 <_dtoa_r+0x984>
 8009a2a:	9b03      	ldr	r3, [sp, #12]
 8009a2c:	9302      	str	r3, [sp, #8]
 8009a2e:	9b02      	ldr	r3, [sp, #8]
 8009a30:	b96b      	cbnz	r3, 8009a4e <_dtoa_r+0x93e>
 8009a32:	4631      	mov	r1, r6
 8009a34:	2205      	movs	r2, #5
 8009a36:	4620      	mov	r0, r4
 8009a38:	f000 ff02 	bl	800a840 <__multadd>
 8009a3c:	4601      	mov	r1, r0
 8009a3e:	4606      	mov	r6, r0
 8009a40:	ee18 0a10 	vmov	r0, s16
 8009a44:	f001 f966 	bl	800ad14 <__mcmp>
 8009a48:	2800      	cmp	r0, #0
 8009a4a:	f73f adbb 	bgt.w	80095c4 <_dtoa_r+0x4b4>
 8009a4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a50:	9d01      	ldr	r5, [sp, #4]
 8009a52:	43db      	mvns	r3, r3
 8009a54:	9300      	str	r3, [sp, #0]
 8009a56:	f04f 0800 	mov.w	r8, #0
 8009a5a:	4631      	mov	r1, r6
 8009a5c:	4620      	mov	r0, r4
 8009a5e:	f000 fecd 	bl	800a7fc <_Bfree>
 8009a62:	2f00      	cmp	r7, #0
 8009a64:	f43f aea4 	beq.w	80097b0 <_dtoa_r+0x6a0>
 8009a68:	f1b8 0f00 	cmp.w	r8, #0
 8009a6c:	d005      	beq.n	8009a7a <_dtoa_r+0x96a>
 8009a6e:	45b8      	cmp	r8, r7
 8009a70:	d003      	beq.n	8009a7a <_dtoa_r+0x96a>
 8009a72:	4641      	mov	r1, r8
 8009a74:	4620      	mov	r0, r4
 8009a76:	f000 fec1 	bl	800a7fc <_Bfree>
 8009a7a:	4639      	mov	r1, r7
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	f000 febd 	bl	800a7fc <_Bfree>
 8009a82:	e695      	b.n	80097b0 <_dtoa_r+0x6a0>
 8009a84:	2600      	movs	r6, #0
 8009a86:	4637      	mov	r7, r6
 8009a88:	e7e1      	b.n	8009a4e <_dtoa_r+0x93e>
 8009a8a:	9700      	str	r7, [sp, #0]
 8009a8c:	4637      	mov	r7, r6
 8009a8e:	e599      	b.n	80095c4 <_dtoa_r+0x4b4>
 8009a90:	40240000 	.word	0x40240000
 8009a94:	9b08      	ldr	r3, [sp, #32]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	f000 80ca 	beq.w	8009c30 <_dtoa_r+0xb20>
 8009a9c:	9b03      	ldr	r3, [sp, #12]
 8009a9e:	9302      	str	r3, [sp, #8]
 8009aa0:	2d00      	cmp	r5, #0
 8009aa2:	dd05      	ble.n	8009ab0 <_dtoa_r+0x9a0>
 8009aa4:	4639      	mov	r1, r7
 8009aa6:	462a      	mov	r2, r5
 8009aa8:	4620      	mov	r0, r4
 8009aaa:	f001 f8c3 	bl	800ac34 <__lshift>
 8009aae:	4607      	mov	r7, r0
 8009ab0:	f1b8 0f00 	cmp.w	r8, #0
 8009ab4:	d05b      	beq.n	8009b6e <_dtoa_r+0xa5e>
 8009ab6:	6879      	ldr	r1, [r7, #4]
 8009ab8:	4620      	mov	r0, r4
 8009aba:	f000 fe5f 	bl	800a77c <_Balloc>
 8009abe:	4605      	mov	r5, r0
 8009ac0:	b928      	cbnz	r0, 8009ace <_dtoa_r+0x9be>
 8009ac2:	4b87      	ldr	r3, [pc, #540]	; (8009ce0 <_dtoa_r+0xbd0>)
 8009ac4:	4602      	mov	r2, r0
 8009ac6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009aca:	f7ff bb3b 	b.w	8009144 <_dtoa_r+0x34>
 8009ace:	693a      	ldr	r2, [r7, #16]
 8009ad0:	3202      	adds	r2, #2
 8009ad2:	0092      	lsls	r2, r2, #2
 8009ad4:	f107 010c 	add.w	r1, r7, #12
 8009ad8:	300c      	adds	r0, #12
 8009ada:	f7fd fc8b 	bl	80073f4 <memcpy>
 8009ade:	2201      	movs	r2, #1
 8009ae0:	4629      	mov	r1, r5
 8009ae2:	4620      	mov	r0, r4
 8009ae4:	f001 f8a6 	bl	800ac34 <__lshift>
 8009ae8:	9b01      	ldr	r3, [sp, #4]
 8009aea:	f103 0901 	add.w	r9, r3, #1
 8009aee:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009af2:	4413      	add	r3, r2
 8009af4:	9305      	str	r3, [sp, #20]
 8009af6:	f00a 0301 	and.w	r3, sl, #1
 8009afa:	46b8      	mov	r8, r7
 8009afc:	9304      	str	r3, [sp, #16]
 8009afe:	4607      	mov	r7, r0
 8009b00:	4631      	mov	r1, r6
 8009b02:	ee18 0a10 	vmov	r0, s16
 8009b06:	f7ff fa77 	bl	8008ff8 <quorem>
 8009b0a:	4641      	mov	r1, r8
 8009b0c:	9002      	str	r0, [sp, #8]
 8009b0e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009b12:	ee18 0a10 	vmov	r0, s16
 8009b16:	f001 f8fd 	bl	800ad14 <__mcmp>
 8009b1a:	463a      	mov	r2, r7
 8009b1c:	9003      	str	r0, [sp, #12]
 8009b1e:	4631      	mov	r1, r6
 8009b20:	4620      	mov	r0, r4
 8009b22:	f001 f913 	bl	800ad4c <__mdiff>
 8009b26:	68c2      	ldr	r2, [r0, #12]
 8009b28:	f109 3bff 	add.w	fp, r9, #4294967295
 8009b2c:	4605      	mov	r5, r0
 8009b2e:	bb02      	cbnz	r2, 8009b72 <_dtoa_r+0xa62>
 8009b30:	4601      	mov	r1, r0
 8009b32:	ee18 0a10 	vmov	r0, s16
 8009b36:	f001 f8ed 	bl	800ad14 <__mcmp>
 8009b3a:	4602      	mov	r2, r0
 8009b3c:	4629      	mov	r1, r5
 8009b3e:	4620      	mov	r0, r4
 8009b40:	9207      	str	r2, [sp, #28]
 8009b42:	f000 fe5b 	bl	800a7fc <_Bfree>
 8009b46:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009b4a:	ea43 0102 	orr.w	r1, r3, r2
 8009b4e:	9b04      	ldr	r3, [sp, #16]
 8009b50:	430b      	orrs	r3, r1
 8009b52:	464d      	mov	r5, r9
 8009b54:	d10f      	bne.n	8009b76 <_dtoa_r+0xa66>
 8009b56:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009b5a:	d02a      	beq.n	8009bb2 <_dtoa_r+0xaa2>
 8009b5c:	9b03      	ldr	r3, [sp, #12]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	dd02      	ble.n	8009b68 <_dtoa_r+0xa58>
 8009b62:	9b02      	ldr	r3, [sp, #8]
 8009b64:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009b68:	f88b a000 	strb.w	sl, [fp]
 8009b6c:	e775      	b.n	8009a5a <_dtoa_r+0x94a>
 8009b6e:	4638      	mov	r0, r7
 8009b70:	e7ba      	b.n	8009ae8 <_dtoa_r+0x9d8>
 8009b72:	2201      	movs	r2, #1
 8009b74:	e7e2      	b.n	8009b3c <_dtoa_r+0xa2c>
 8009b76:	9b03      	ldr	r3, [sp, #12]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	db04      	blt.n	8009b86 <_dtoa_r+0xa76>
 8009b7c:	9906      	ldr	r1, [sp, #24]
 8009b7e:	430b      	orrs	r3, r1
 8009b80:	9904      	ldr	r1, [sp, #16]
 8009b82:	430b      	orrs	r3, r1
 8009b84:	d122      	bne.n	8009bcc <_dtoa_r+0xabc>
 8009b86:	2a00      	cmp	r2, #0
 8009b88:	ddee      	ble.n	8009b68 <_dtoa_r+0xa58>
 8009b8a:	ee18 1a10 	vmov	r1, s16
 8009b8e:	2201      	movs	r2, #1
 8009b90:	4620      	mov	r0, r4
 8009b92:	f001 f84f 	bl	800ac34 <__lshift>
 8009b96:	4631      	mov	r1, r6
 8009b98:	ee08 0a10 	vmov	s16, r0
 8009b9c:	f001 f8ba 	bl	800ad14 <__mcmp>
 8009ba0:	2800      	cmp	r0, #0
 8009ba2:	dc03      	bgt.n	8009bac <_dtoa_r+0xa9c>
 8009ba4:	d1e0      	bne.n	8009b68 <_dtoa_r+0xa58>
 8009ba6:	f01a 0f01 	tst.w	sl, #1
 8009baa:	d0dd      	beq.n	8009b68 <_dtoa_r+0xa58>
 8009bac:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009bb0:	d1d7      	bne.n	8009b62 <_dtoa_r+0xa52>
 8009bb2:	2339      	movs	r3, #57	; 0x39
 8009bb4:	f88b 3000 	strb.w	r3, [fp]
 8009bb8:	462b      	mov	r3, r5
 8009bba:	461d      	mov	r5, r3
 8009bbc:	3b01      	subs	r3, #1
 8009bbe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009bc2:	2a39      	cmp	r2, #57	; 0x39
 8009bc4:	d071      	beq.n	8009caa <_dtoa_r+0xb9a>
 8009bc6:	3201      	adds	r2, #1
 8009bc8:	701a      	strb	r2, [r3, #0]
 8009bca:	e746      	b.n	8009a5a <_dtoa_r+0x94a>
 8009bcc:	2a00      	cmp	r2, #0
 8009bce:	dd07      	ble.n	8009be0 <_dtoa_r+0xad0>
 8009bd0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009bd4:	d0ed      	beq.n	8009bb2 <_dtoa_r+0xaa2>
 8009bd6:	f10a 0301 	add.w	r3, sl, #1
 8009bda:	f88b 3000 	strb.w	r3, [fp]
 8009bde:	e73c      	b.n	8009a5a <_dtoa_r+0x94a>
 8009be0:	9b05      	ldr	r3, [sp, #20]
 8009be2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009be6:	4599      	cmp	r9, r3
 8009be8:	d047      	beq.n	8009c7a <_dtoa_r+0xb6a>
 8009bea:	ee18 1a10 	vmov	r1, s16
 8009bee:	2300      	movs	r3, #0
 8009bf0:	220a      	movs	r2, #10
 8009bf2:	4620      	mov	r0, r4
 8009bf4:	f000 fe24 	bl	800a840 <__multadd>
 8009bf8:	45b8      	cmp	r8, r7
 8009bfa:	ee08 0a10 	vmov	s16, r0
 8009bfe:	f04f 0300 	mov.w	r3, #0
 8009c02:	f04f 020a 	mov.w	r2, #10
 8009c06:	4641      	mov	r1, r8
 8009c08:	4620      	mov	r0, r4
 8009c0a:	d106      	bne.n	8009c1a <_dtoa_r+0xb0a>
 8009c0c:	f000 fe18 	bl	800a840 <__multadd>
 8009c10:	4680      	mov	r8, r0
 8009c12:	4607      	mov	r7, r0
 8009c14:	f109 0901 	add.w	r9, r9, #1
 8009c18:	e772      	b.n	8009b00 <_dtoa_r+0x9f0>
 8009c1a:	f000 fe11 	bl	800a840 <__multadd>
 8009c1e:	4639      	mov	r1, r7
 8009c20:	4680      	mov	r8, r0
 8009c22:	2300      	movs	r3, #0
 8009c24:	220a      	movs	r2, #10
 8009c26:	4620      	mov	r0, r4
 8009c28:	f000 fe0a 	bl	800a840 <__multadd>
 8009c2c:	4607      	mov	r7, r0
 8009c2e:	e7f1      	b.n	8009c14 <_dtoa_r+0xb04>
 8009c30:	9b03      	ldr	r3, [sp, #12]
 8009c32:	9302      	str	r3, [sp, #8]
 8009c34:	9d01      	ldr	r5, [sp, #4]
 8009c36:	ee18 0a10 	vmov	r0, s16
 8009c3a:	4631      	mov	r1, r6
 8009c3c:	f7ff f9dc 	bl	8008ff8 <quorem>
 8009c40:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009c44:	9b01      	ldr	r3, [sp, #4]
 8009c46:	f805 ab01 	strb.w	sl, [r5], #1
 8009c4a:	1aea      	subs	r2, r5, r3
 8009c4c:	9b02      	ldr	r3, [sp, #8]
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	dd09      	ble.n	8009c66 <_dtoa_r+0xb56>
 8009c52:	ee18 1a10 	vmov	r1, s16
 8009c56:	2300      	movs	r3, #0
 8009c58:	220a      	movs	r2, #10
 8009c5a:	4620      	mov	r0, r4
 8009c5c:	f000 fdf0 	bl	800a840 <__multadd>
 8009c60:	ee08 0a10 	vmov	s16, r0
 8009c64:	e7e7      	b.n	8009c36 <_dtoa_r+0xb26>
 8009c66:	9b02      	ldr	r3, [sp, #8]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	bfc8      	it	gt
 8009c6c:	461d      	movgt	r5, r3
 8009c6e:	9b01      	ldr	r3, [sp, #4]
 8009c70:	bfd8      	it	le
 8009c72:	2501      	movle	r5, #1
 8009c74:	441d      	add	r5, r3
 8009c76:	f04f 0800 	mov.w	r8, #0
 8009c7a:	ee18 1a10 	vmov	r1, s16
 8009c7e:	2201      	movs	r2, #1
 8009c80:	4620      	mov	r0, r4
 8009c82:	f000 ffd7 	bl	800ac34 <__lshift>
 8009c86:	4631      	mov	r1, r6
 8009c88:	ee08 0a10 	vmov	s16, r0
 8009c8c:	f001 f842 	bl	800ad14 <__mcmp>
 8009c90:	2800      	cmp	r0, #0
 8009c92:	dc91      	bgt.n	8009bb8 <_dtoa_r+0xaa8>
 8009c94:	d102      	bne.n	8009c9c <_dtoa_r+0xb8c>
 8009c96:	f01a 0f01 	tst.w	sl, #1
 8009c9a:	d18d      	bne.n	8009bb8 <_dtoa_r+0xaa8>
 8009c9c:	462b      	mov	r3, r5
 8009c9e:	461d      	mov	r5, r3
 8009ca0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009ca4:	2a30      	cmp	r2, #48	; 0x30
 8009ca6:	d0fa      	beq.n	8009c9e <_dtoa_r+0xb8e>
 8009ca8:	e6d7      	b.n	8009a5a <_dtoa_r+0x94a>
 8009caa:	9a01      	ldr	r2, [sp, #4]
 8009cac:	429a      	cmp	r2, r3
 8009cae:	d184      	bne.n	8009bba <_dtoa_r+0xaaa>
 8009cb0:	9b00      	ldr	r3, [sp, #0]
 8009cb2:	3301      	adds	r3, #1
 8009cb4:	9300      	str	r3, [sp, #0]
 8009cb6:	2331      	movs	r3, #49	; 0x31
 8009cb8:	7013      	strb	r3, [r2, #0]
 8009cba:	e6ce      	b.n	8009a5a <_dtoa_r+0x94a>
 8009cbc:	4b09      	ldr	r3, [pc, #36]	; (8009ce4 <_dtoa_r+0xbd4>)
 8009cbe:	f7ff ba95 	b.w	80091ec <_dtoa_r+0xdc>
 8009cc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	f47f aa6e 	bne.w	80091a6 <_dtoa_r+0x96>
 8009cca:	4b07      	ldr	r3, [pc, #28]	; (8009ce8 <_dtoa_r+0xbd8>)
 8009ccc:	f7ff ba8e 	b.w	80091ec <_dtoa_r+0xdc>
 8009cd0:	9b02      	ldr	r3, [sp, #8]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	dcae      	bgt.n	8009c34 <_dtoa_r+0xb24>
 8009cd6:	9b06      	ldr	r3, [sp, #24]
 8009cd8:	2b02      	cmp	r3, #2
 8009cda:	f73f aea8 	bgt.w	8009a2e <_dtoa_r+0x91e>
 8009cde:	e7a9      	b.n	8009c34 <_dtoa_r+0xb24>
 8009ce0:	0800d0d0 	.word	0x0800d0d0
 8009ce4:	0800ced0 	.word	0x0800ced0
 8009ce8:	0800d051 	.word	0x0800d051

08009cec <__sflush_r>:
 8009cec:	898a      	ldrh	r2, [r1, #12]
 8009cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cf2:	4605      	mov	r5, r0
 8009cf4:	0710      	lsls	r0, r2, #28
 8009cf6:	460c      	mov	r4, r1
 8009cf8:	d458      	bmi.n	8009dac <__sflush_r+0xc0>
 8009cfa:	684b      	ldr	r3, [r1, #4]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	dc05      	bgt.n	8009d0c <__sflush_r+0x20>
 8009d00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	dc02      	bgt.n	8009d0c <__sflush_r+0x20>
 8009d06:	2000      	movs	r0, #0
 8009d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d0e:	2e00      	cmp	r6, #0
 8009d10:	d0f9      	beq.n	8009d06 <__sflush_r+0x1a>
 8009d12:	2300      	movs	r3, #0
 8009d14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009d18:	682f      	ldr	r7, [r5, #0]
 8009d1a:	602b      	str	r3, [r5, #0]
 8009d1c:	d032      	beq.n	8009d84 <__sflush_r+0x98>
 8009d1e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009d20:	89a3      	ldrh	r3, [r4, #12]
 8009d22:	075a      	lsls	r2, r3, #29
 8009d24:	d505      	bpl.n	8009d32 <__sflush_r+0x46>
 8009d26:	6863      	ldr	r3, [r4, #4]
 8009d28:	1ac0      	subs	r0, r0, r3
 8009d2a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d2c:	b10b      	cbz	r3, 8009d32 <__sflush_r+0x46>
 8009d2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d30:	1ac0      	subs	r0, r0, r3
 8009d32:	2300      	movs	r3, #0
 8009d34:	4602      	mov	r2, r0
 8009d36:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d38:	6a21      	ldr	r1, [r4, #32]
 8009d3a:	4628      	mov	r0, r5
 8009d3c:	47b0      	blx	r6
 8009d3e:	1c43      	adds	r3, r0, #1
 8009d40:	89a3      	ldrh	r3, [r4, #12]
 8009d42:	d106      	bne.n	8009d52 <__sflush_r+0x66>
 8009d44:	6829      	ldr	r1, [r5, #0]
 8009d46:	291d      	cmp	r1, #29
 8009d48:	d82c      	bhi.n	8009da4 <__sflush_r+0xb8>
 8009d4a:	4a2a      	ldr	r2, [pc, #168]	; (8009df4 <__sflush_r+0x108>)
 8009d4c:	40ca      	lsrs	r2, r1
 8009d4e:	07d6      	lsls	r6, r2, #31
 8009d50:	d528      	bpl.n	8009da4 <__sflush_r+0xb8>
 8009d52:	2200      	movs	r2, #0
 8009d54:	6062      	str	r2, [r4, #4]
 8009d56:	04d9      	lsls	r1, r3, #19
 8009d58:	6922      	ldr	r2, [r4, #16]
 8009d5a:	6022      	str	r2, [r4, #0]
 8009d5c:	d504      	bpl.n	8009d68 <__sflush_r+0x7c>
 8009d5e:	1c42      	adds	r2, r0, #1
 8009d60:	d101      	bne.n	8009d66 <__sflush_r+0x7a>
 8009d62:	682b      	ldr	r3, [r5, #0]
 8009d64:	b903      	cbnz	r3, 8009d68 <__sflush_r+0x7c>
 8009d66:	6560      	str	r0, [r4, #84]	; 0x54
 8009d68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d6a:	602f      	str	r7, [r5, #0]
 8009d6c:	2900      	cmp	r1, #0
 8009d6e:	d0ca      	beq.n	8009d06 <__sflush_r+0x1a>
 8009d70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d74:	4299      	cmp	r1, r3
 8009d76:	d002      	beq.n	8009d7e <__sflush_r+0x92>
 8009d78:	4628      	mov	r0, r5
 8009d7a:	f001 f9d7 	bl	800b12c <_free_r>
 8009d7e:	2000      	movs	r0, #0
 8009d80:	6360      	str	r0, [r4, #52]	; 0x34
 8009d82:	e7c1      	b.n	8009d08 <__sflush_r+0x1c>
 8009d84:	6a21      	ldr	r1, [r4, #32]
 8009d86:	2301      	movs	r3, #1
 8009d88:	4628      	mov	r0, r5
 8009d8a:	47b0      	blx	r6
 8009d8c:	1c41      	adds	r1, r0, #1
 8009d8e:	d1c7      	bne.n	8009d20 <__sflush_r+0x34>
 8009d90:	682b      	ldr	r3, [r5, #0]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d0c4      	beq.n	8009d20 <__sflush_r+0x34>
 8009d96:	2b1d      	cmp	r3, #29
 8009d98:	d001      	beq.n	8009d9e <__sflush_r+0xb2>
 8009d9a:	2b16      	cmp	r3, #22
 8009d9c:	d101      	bne.n	8009da2 <__sflush_r+0xb6>
 8009d9e:	602f      	str	r7, [r5, #0]
 8009da0:	e7b1      	b.n	8009d06 <__sflush_r+0x1a>
 8009da2:	89a3      	ldrh	r3, [r4, #12]
 8009da4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009da8:	81a3      	strh	r3, [r4, #12]
 8009daa:	e7ad      	b.n	8009d08 <__sflush_r+0x1c>
 8009dac:	690f      	ldr	r7, [r1, #16]
 8009dae:	2f00      	cmp	r7, #0
 8009db0:	d0a9      	beq.n	8009d06 <__sflush_r+0x1a>
 8009db2:	0793      	lsls	r3, r2, #30
 8009db4:	680e      	ldr	r6, [r1, #0]
 8009db6:	bf08      	it	eq
 8009db8:	694b      	ldreq	r3, [r1, #20]
 8009dba:	600f      	str	r7, [r1, #0]
 8009dbc:	bf18      	it	ne
 8009dbe:	2300      	movne	r3, #0
 8009dc0:	eba6 0807 	sub.w	r8, r6, r7
 8009dc4:	608b      	str	r3, [r1, #8]
 8009dc6:	f1b8 0f00 	cmp.w	r8, #0
 8009dca:	dd9c      	ble.n	8009d06 <__sflush_r+0x1a>
 8009dcc:	6a21      	ldr	r1, [r4, #32]
 8009dce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009dd0:	4643      	mov	r3, r8
 8009dd2:	463a      	mov	r2, r7
 8009dd4:	4628      	mov	r0, r5
 8009dd6:	47b0      	blx	r6
 8009dd8:	2800      	cmp	r0, #0
 8009dda:	dc06      	bgt.n	8009dea <__sflush_r+0xfe>
 8009ddc:	89a3      	ldrh	r3, [r4, #12]
 8009dde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009de2:	81a3      	strh	r3, [r4, #12]
 8009de4:	f04f 30ff 	mov.w	r0, #4294967295
 8009de8:	e78e      	b.n	8009d08 <__sflush_r+0x1c>
 8009dea:	4407      	add	r7, r0
 8009dec:	eba8 0800 	sub.w	r8, r8, r0
 8009df0:	e7e9      	b.n	8009dc6 <__sflush_r+0xda>
 8009df2:	bf00      	nop
 8009df4:	20400001 	.word	0x20400001

08009df8 <_fflush_r>:
 8009df8:	b538      	push	{r3, r4, r5, lr}
 8009dfa:	690b      	ldr	r3, [r1, #16]
 8009dfc:	4605      	mov	r5, r0
 8009dfe:	460c      	mov	r4, r1
 8009e00:	b913      	cbnz	r3, 8009e08 <_fflush_r+0x10>
 8009e02:	2500      	movs	r5, #0
 8009e04:	4628      	mov	r0, r5
 8009e06:	bd38      	pop	{r3, r4, r5, pc}
 8009e08:	b118      	cbz	r0, 8009e12 <_fflush_r+0x1a>
 8009e0a:	6983      	ldr	r3, [r0, #24]
 8009e0c:	b90b      	cbnz	r3, 8009e12 <_fflush_r+0x1a>
 8009e0e:	f000 f887 	bl	8009f20 <__sinit>
 8009e12:	4b14      	ldr	r3, [pc, #80]	; (8009e64 <_fflush_r+0x6c>)
 8009e14:	429c      	cmp	r4, r3
 8009e16:	d11b      	bne.n	8009e50 <_fflush_r+0x58>
 8009e18:	686c      	ldr	r4, [r5, #4]
 8009e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d0ef      	beq.n	8009e02 <_fflush_r+0xa>
 8009e22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009e24:	07d0      	lsls	r0, r2, #31
 8009e26:	d404      	bmi.n	8009e32 <_fflush_r+0x3a>
 8009e28:	0599      	lsls	r1, r3, #22
 8009e2a:	d402      	bmi.n	8009e32 <_fflush_r+0x3a>
 8009e2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e2e:	f000 fc88 	bl	800a742 <__retarget_lock_acquire_recursive>
 8009e32:	4628      	mov	r0, r5
 8009e34:	4621      	mov	r1, r4
 8009e36:	f7ff ff59 	bl	8009cec <__sflush_r>
 8009e3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e3c:	07da      	lsls	r2, r3, #31
 8009e3e:	4605      	mov	r5, r0
 8009e40:	d4e0      	bmi.n	8009e04 <_fflush_r+0xc>
 8009e42:	89a3      	ldrh	r3, [r4, #12]
 8009e44:	059b      	lsls	r3, r3, #22
 8009e46:	d4dd      	bmi.n	8009e04 <_fflush_r+0xc>
 8009e48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e4a:	f000 fc7b 	bl	800a744 <__retarget_lock_release_recursive>
 8009e4e:	e7d9      	b.n	8009e04 <_fflush_r+0xc>
 8009e50:	4b05      	ldr	r3, [pc, #20]	; (8009e68 <_fflush_r+0x70>)
 8009e52:	429c      	cmp	r4, r3
 8009e54:	d101      	bne.n	8009e5a <_fflush_r+0x62>
 8009e56:	68ac      	ldr	r4, [r5, #8]
 8009e58:	e7df      	b.n	8009e1a <_fflush_r+0x22>
 8009e5a:	4b04      	ldr	r3, [pc, #16]	; (8009e6c <_fflush_r+0x74>)
 8009e5c:	429c      	cmp	r4, r3
 8009e5e:	bf08      	it	eq
 8009e60:	68ec      	ldreq	r4, [r5, #12]
 8009e62:	e7da      	b.n	8009e1a <_fflush_r+0x22>
 8009e64:	0800d104 	.word	0x0800d104
 8009e68:	0800d124 	.word	0x0800d124
 8009e6c:	0800d0e4 	.word	0x0800d0e4

08009e70 <std>:
 8009e70:	2300      	movs	r3, #0
 8009e72:	b510      	push	{r4, lr}
 8009e74:	4604      	mov	r4, r0
 8009e76:	e9c0 3300 	strd	r3, r3, [r0]
 8009e7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009e7e:	6083      	str	r3, [r0, #8]
 8009e80:	8181      	strh	r1, [r0, #12]
 8009e82:	6643      	str	r3, [r0, #100]	; 0x64
 8009e84:	81c2      	strh	r2, [r0, #14]
 8009e86:	6183      	str	r3, [r0, #24]
 8009e88:	4619      	mov	r1, r3
 8009e8a:	2208      	movs	r2, #8
 8009e8c:	305c      	adds	r0, #92	; 0x5c
 8009e8e:	f7fd fabf 	bl	8007410 <memset>
 8009e92:	4b05      	ldr	r3, [pc, #20]	; (8009ea8 <std+0x38>)
 8009e94:	6263      	str	r3, [r4, #36]	; 0x24
 8009e96:	4b05      	ldr	r3, [pc, #20]	; (8009eac <std+0x3c>)
 8009e98:	62a3      	str	r3, [r4, #40]	; 0x28
 8009e9a:	4b05      	ldr	r3, [pc, #20]	; (8009eb0 <std+0x40>)
 8009e9c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009e9e:	4b05      	ldr	r3, [pc, #20]	; (8009eb4 <std+0x44>)
 8009ea0:	6224      	str	r4, [r4, #32]
 8009ea2:	6323      	str	r3, [r4, #48]	; 0x30
 8009ea4:	bd10      	pop	{r4, pc}
 8009ea6:	bf00      	nop
 8009ea8:	0800b629 	.word	0x0800b629
 8009eac:	0800b64b 	.word	0x0800b64b
 8009eb0:	0800b683 	.word	0x0800b683
 8009eb4:	0800b6a7 	.word	0x0800b6a7

08009eb8 <_cleanup_r>:
 8009eb8:	4901      	ldr	r1, [pc, #4]	; (8009ec0 <_cleanup_r+0x8>)
 8009eba:	f000 b8af 	b.w	800a01c <_fwalk_reent>
 8009ebe:	bf00      	nop
 8009ec0:	08009df9 	.word	0x08009df9

08009ec4 <__sfmoreglue>:
 8009ec4:	b570      	push	{r4, r5, r6, lr}
 8009ec6:	2268      	movs	r2, #104	; 0x68
 8009ec8:	1e4d      	subs	r5, r1, #1
 8009eca:	4355      	muls	r5, r2
 8009ecc:	460e      	mov	r6, r1
 8009ece:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009ed2:	f001 f997 	bl	800b204 <_malloc_r>
 8009ed6:	4604      	mov	r4, r0
 8009ed8:	b140      	cbz	r0, 8009eec <__sfmoreglue+0x28>
 8009eda:	2100      	movs	r1, #0
 8009edc:	e9c0 1600 	strd	r1, r6, [r0]
 8009ee0:	300c      	adds	r0, #12
 8009ee2:	60a0      	str	r0, [r4, #8]
 8009ee4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009ee8:	f7fd fa92 	bl	8007410 <memset>
 8009eec:	4620      	mov	r0, r4
 8009eee:	bd70      	pop	{r4, r5, r6, pc}

08009ef0 <__sfp_lock_acquire>:
 8009ef0:	4801      	ldr	r0, [pc, #4]	; (8009ef8 <__sfp_lock_acquire+0x8>)
 8009ef2:	f000 bc26 	b.w	800a742 <__retarget_lock_acquire_recursive>
 8009ef6:	bf00      	nop
 8009ef8:	20000971 	.word	0x20000971

08009efc <__sfp_lock_release>:
 8009efc:	4801      	ldr	r0, [pc, #4]	; (8009f04 <__sfp_lock_release+0x8>)
 8009efe:	f000 bc21 	b.w	800a744 <__retarget_lock_release_recursive>
 8009f02:	bf00      	nop
 8009f04:	20000971 	.word	0x20000971

08009f08 <__sinit_lock_acquire>:
 8009f08:	4801      	ldr	r0, [pc, #4]	; (8009f10 <__sinit_lock_acquire+0x8>)
 8009f0a:	f000 bc1a 	b.w	800a742 <__retarget_lock_acquire_recursive>
 8009f0e:	bf00      	nop
 8009f10:	20000972 	.word	0x20000972

08009f14 <__sinit_lock_release>:
 8009f14:	4801      	ldr	r0, [pc, #4]	; (8009f1c <__sinit_lock_release+0x8>)
 8009f16:	f000 bc15 	b.w	800a744 <__retarget_lock_release_recursive>
 8009f1a:	bf00      	nop
 8009f1c:	20000972 	.word	0x20000972

08009f20 <__sinit>:
 8009f20:	b510      	push	{r4, lr}
 8009f22:	4604      	mov	r4, r0
 8009f24:	f7ff fff0 	bl	8009f08 <__sinit_lock_acquire>
 8009f28:	69a3      	ldr	r3, [r4, #24]
 8009f2a:	b11b      	cbz	r3, 8009f34 <__sinit+0x14>
 8009f2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f30:	f7ff bff0 	b.w	8009f14 <__sinit_lock_release>
 8009f34:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009f38:	6523      	str	r3, [r4, #80]	; 0x50
 8009f3a:	4b13      	ldr	r3, [pc, #76]	; (8009f88 <__sinit+0x68>)
 8009f3c:	4a13      	ldr	r2, [pc, #76]	; (8009f8c <__sinit+0x6c>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	62a2      	str	r2, [r4, #40]	; 0x28
 8009f42:	42a3      	cmp	r3, r4
 8009f44:	bf04      	itt	eq
 8009f46:	2301      	moveq	r3, #1
 8009f48:	61a3      	streq	r3, [r4, #24]
 8009f4a:	4620      	mov	r0, r4
 8009f4c:	f000 f820 	bl	8009f90 <__sfp>
 8009f50:	6060      	str	r0, [r4, #4]
 8009f52:	4620      	mov	r0, r4
 8009f54:	f000 f81c 	bl	8009f90 <__sfp>
 8009f58:	60a0      	str	r0, [r4, #8]
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	f000 f818 	bl	8009f90 <__sfp>
 8009f60:	2200      	movs	r2, #0
 8009f62:	60e0      	str	r0, [r4, #12]
 8009f64:	2104      	movs	r1, #4
 8009f66:	6860      	ldr	r0, [r4, #4]
 8009f68:	f7ff ff82 	bl	8009e70 <std>
 8009f6c:	68a0      	ldr	r0, [r4, #8]
 8009f6e:	2201      	movs	r2, #1
 8009f70:	2109      	movs	r1, #9
 8009f72:	f7ff ff7d 	bl	8009e70 <std>
 8009f76:	68e0      	ldr	r0, [r4, #12]
 8009f78:	2202      	movs	r2, #2
 8009f7a:	2112      	movs	r1, #18
 8009f7c:	f7ff ff78 	bl	8009e70 <std>
 8009f80:	2301      	movs	r3, #1
 8009f82:	61a3      	str	r3, [r4, #24]
 8009f84:	e7d2      	b.n	8009f2c <__sinit+0xc>
 8009f86:	bf00      	nop
 8009f88:	0800cebc 	.word	0x0800cebc
 8009f8c:	08009eb9 	.word	0x08009eb9

08009f90 <__sfp>:
 8009f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f92:	4607      	mov	r7, r0
 8009f94:	f7ff ffac 	bl	8009ef0 <__sfp_lock_acquire>
 8009f98:	4b1e      	ldr	r3, [pc, #120]	; (800a014 <__sfp+0x84>)
 8009f9a:	681e      	ldr	r6, [r3, #0]
 8009f9c:	69b3      	ldr	r3, [r6, #24]
 8009f9e:	b913      	cbnz	r3, 8009fa6 <__sfp+0x16>
 8009fa0:	4630      	mov	r0, r6
 8009fa2:	f7ff ffbd 	bl	8009f20 <__sinit>
 8009fa6:	3648      	adds	r6, #72	; 0x48
 8009fa8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009fac:	3b01      	subs	r3, #1
 8009fae:	d503      	bpl.n	8009fb8 <__sfp+0x28>
 8009fb0:	6833      	ldr	r3, [r6, #0]
 8009fb2:	b30b      	cbz	r3, 8009ff8 <__sfp+0x68>
 8009fb4:	6836      	ldr	r6, [r6, #0]
 8009fb6:	e7f7      	b.n	8009fa8 <__sfp+0x18>
 8009fb8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009fbc:	b9d5      	cbnz	r5, 8009ff4 <__sfp+0x64>
 8009fbe:	4b16      	ldr	r3, [pc, #88]	; (800a018 <__sfp+0x88>)
 8009fc0:	60e3      	str	r3, [r4, #12]
 8009fc2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009fc6:	6665      	str	r5, [r4, #100]	; 0x64
 8009fc8:	f000 fbba 	bl	800a740 <__retarget_lock_init_recursive>
 8009fcc:	f7ff ff96 	bl	8009efc <__sfp_lock_release>
 8009fd0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009fd4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009fd8:	6025      	str	r5, [r4, #0]
 8009fda:	61a5      	str	r5, [r4, #24]
 8009fdc:	2208      	movs	r2, #8
 8009fde:	4629      	mov	r1, r5
 8009fe0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009fe4:	f7fd fa14 	bl	8007410 <memset>
 8009fe8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009fec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009ff0:	4620      	mov	r0, r4
 8009ff2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ff4:	3468      	adds	r4, #104	; 0x68
 8009ff6:	e7d9      	b.n	8009fac <__sfp+0x1c>
 8009ff8:	2104      	movs	r1, #4
 8009ffa:	4638      	mov	r0, r7
 8009ffc:	f7ff ff62 	bl	8009ec4 <__sfmoreglue>
 800a000:	4604      	mov	r4, r0
 800a002:	6030      	str	r0, [r6, #0]
 800a004:	2800      	cmp	r0, #0
 800a006:	d1d5      	bne.n	8009fb4 <__sfp+0x24>
 800a008:	f7ff ff78 	bl	8009efc <__sfp_lock_release>
 800a00c:	230c      	movs	r3, #12
 800a00e:	603b      	str	r3, [r7, #0]
 800a010:	e7ee      	b.n	8009ff0 <__sfp+0x60>
 800a012:	bf00      	nop
 800a014:	0800cebc 	.word	0x0800cebc
 800a018:	ffff0001 	.word	0xffff0001

0800a01c <_fwalk_reent>:
 800a01c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a020:	4606      	mov	r6, r0
 800a022:	4688      	mov	r8, r1
 800a024:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a028:	2700      	movs	r7, #0
 800a02a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a02e:	f1b9 0901 	subs.w	r9, r9, #1
 800a032:	d505      	bpl.n	800a040 <_fwalk_reent+0x24>
 800a034:	6824      	ldr	r4, [r4, #0]
 800a036:	2c00      	cmp	r4, #0
 800a038:	d1f7      	bne.n	800a02a <_fwalk_reent+0xe>
 800a03a:	4638      	mov	r0, r7
 800a03c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a040:	89ab      	ldrh	r3, [r5, #12]
 800a042:	2b01      	cmp	r3, #1
 800a044:	d907      	bls.n	800a056 <_fwalk_reent+0x3a>
 800a046:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a04a:	3301      	adds	r3, #1
 800a04c:	d003      	beq.n	800a056 <_fwalk_reent+0x3a>
 800a04e:	4629      	mov	r1, r5
 800a050:	4630      	mov	r0, r6
 800a052:	47c0      	blx	r8
 800a054:	4307      	orrs	r7, r0
 800a056:	3568      	adds	r5, #104	; 0x68
 800a058:	e7e9      	b.n	800a02e <_fwalk_reent+0x12>

0800a05a <rshift>:
 800a05a:	6903      	ldr	r3, [r0, #16]
 800a05c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a060:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a064:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a068:	f100 0414 	add.w	r4, r0, #20
 800a06c:	dd45      	ble.n	800a0fa <rshift+0xa0>
 800a06e:	f011 011f 	ands.w	r1, r1, #31
 800a072:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a076:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a07a:	d10c      	bne.n	800a096 <rshift+0x3c>
 800a07c:	f100 0710 	add.w	r7, r0, #16
 800a080:	4629      	mov	r1, r5
 800a082:	42b1      	cmp	r1, r6
 800a084:	d334      	bcc.n	800a0f0 <rshift+0x96>
 800a086:	1a9b      	subs	r3, r3, r2
 800a088:	009b      	lsls	r3, r3, #2
 800a08a:	1eea      	subs	r2, r5, #3
 800a08c:	4296      	cmp	r6, r2
 800a08e:	bf38      	it	cc
 800a090:	2300      	movcc	r3, #0
 800a092:	4423      	add	r3, r4
 800a094:	e015      	b.n	800a0c2 <rshift+0x68>
 800a096:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a09a:	f1c1 0820 	rsb	r8, r1, #32
 800a09e:	40cf      	lsrs	r7, r1
 800a0a0:	f105 0e04 	add.w	lr, r5, #4
 800a0a4:	46a1      	mov	r9, r4
 800a0a6:	4576      	cmp	r6, lr
 800a0a8:	46f4      	mov	ip, lr
 800a0aa:	d815      	bhi.n	800a0d8 <rshift+0x7e>
 800a0ac:	1a9a      	subs	r2, r3, r2
 800a0ae:	0092      	lsls	r2, r2, #2
 800a0b0:	3a04      	subs	r2, #4
 800a0b2:	3501      	adds	r5, #1
 800a0b4:	42ae      	cmp	r6, r5
 800a0b6:	bf38      	it	cc
 800a0b8:	2200      	movcc	r2, #0
 800a0ba:	18a3      	adds	r3, r4, r2
 800a0bc:	50a7      	str	r7, [r4, r2]
 800a0be:	b107      	cbz	r7, 800a0c2 <rshift+0x68>
 800a0c0:	3304      	adds	r3, #4
 800a0c2:	1b1a      	subs	r2, r3, r4
 800a0c4:	42a3      	cmp	r3, r4
 800a0c6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a0ca:	bf08      	it	eq
 800a0cc:	2300      	moveq	r3, #0
 800a0ce:	6102      	str	r2, [r0, #16]
 800a0d0:	bf08      	it	eq
 800a0d2:	6143      	streq	r3, [r0, #20]
 800a0d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0d8:	f8dc c000 	ldr.w	ip, [ip]
 800a0dc:	fa0c fc08 	lsl.w	ip, ip, r8
 800a0e0:	ea4c 0707 	orr.w	r7, ip, r7
 800a0e4:	f849 7b04 	str.w	r7, [r9], #4
 800a0e8:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a0ec:	40cf      	lsrs	r7, r1
 800a0ee:	e7da      	b.n	800a0a6 <rshift+0x4c>
 800a0f0:	f851 cb04 	ldr.w	ip, [r1], #4
 800a0f4:	f847 cf04 	str.w	ip, [r7, #4]!
 800a0f8:	e7c3      	b.n	800a082 <rshift+0x28>
 800a0fa:	4623      	mov	r3, r4
 800a0fc:	e7e1      	b.n	800a0c2 <rshift+0x68>

0800a0fe <__hexdig_fun>:
 800a0fe:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a102:	2b09      	cmp	r3, #9
 800a104:	d802      	bhi.n	800a10c <__hexdig_fun+0xe>
 800a106:	3820      	subs	r0, #32
 800a108:	b2c0      	uxtb	r0, r0
 800a10a:	4770      	bx	lr
 800a10c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a110:	2b05      	cmp	r3, #5
 800a112:	d801      	bhi.n	800a118 <__hexdig_fun+0x1a>
 800a114:	3847      	subs	r0, #71	; 0x47
 800a116:	e7f7      	b.n	800a108 <__hexdig_fun+0xa>
 800a118:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a11c:	2b05      	cmp	r3, #5
 800a11e:	d801      	bhi.n	800a124 <__hexdig_fun+0x26>
 800a120:	3827      	subs	r0, #39	; 0x27
 800a122:	e7f1      	b.n	800a108 <__hexdig_fun+0xa>
 800a124:	2000      	movs	r0, #0
 800a126:	4770      	bx	lr

0800a128 <__gethex>:
 800a128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a12c:	ed2d 8b02 	vpush	{d8}
 800a130:	b089      	sub	sp, #36	; 0x24
 800a132:	ee08 0a10 	vmov	s16, r0
 800a136:	9304      	str	r3, [sp, #16]
 800a138:	4bb4      	ldr	r3, [pc, #720]	; (800a40c <__gethex+0x2e4>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	9301      	str	r3, [sp, #4]
 800a13e:	4618      	mov	r0, r3
 800a140:	468b      	mov	fp, r1
 800a142:	4690      	mov	r8, r2
 800a144:	f7f6 f864 	bl	8000210 <strlen>
 800a148:	9b01      	ldr	r3, [sp, #4]
 800a14a:	f8db 2000 	ldr.w	r2, [fp]
 800a14e:	4403      	add	r3, r0
 800a150:	4682      	mov	sl, r0
 800a152:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a156:	9305      	str	r3, [sp, #20]
 800a158:	1c93      	adds	r3, r2, #2
 800a15a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a15e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a162:	32fe      	adds	r2, #254	; 0xfe
 800a164:	18d1      	adds	r1, r2, r3
 800a166:	461f      	mov	r7, r3
 800a168:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a16c:	9100      	str	r1, [sp, #0]
 800a16e:	2830      	cmp	r0, #48	; 0x30
 800a170:	d0f8      	beq.n	800a164 <__gethex+0x3c>
 800a172:	f7ff ffc4 	bl	800a0fe <__hexdig_fun>
 800a176:	4604      	mov	r4, r0
 800a178:	2800      	cmp	r0, #0
 800a17a:	d13a      	bne.n	800a1f2 <__gethex+0xca>
 800a17c:	9901      	ldr	r1, [sp, #4]
 800a17e:	4652      	mov	r2, sl
 800a180:	4638      	mov	r0, r7
 800a182:	f001 fa94 	bl	800b6ae <strncmp>
 800a186:	4605      	mov	r5, r0
 800a188:	2800      	cmp	r0, #0
 800a18a:	d168      	bne.n	800a25e <__gethex+0x136>
 800a18c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a190:	eb07 060a 	add.w	r6, r7, sl
 800a194:	f7ff ffb3 	bl	800a0fe <__hexdig_fun>
 800a198:	2800      	cmp	r0, #0
 800a19a:	d062      	beq.n	800a262 <__gethex+0x13a>
 800a19c:	4633      	mov	r3, r6
 800a19e:	7818      	ldrb	r0, [r3, #0]
 800a1a0:	2830      	cmp	r0, #48	; 0x30
 800a1a2:	461f      	mov	r7, r3
 800a1a4:	f103 0301 	add.w	r3, r3, #1
 800a1a8:	d0f9      	beq.n	800a19e <__gethex+0x76>
 800a1aa:	f7ff ffa8 	bl	800a0fe <__hexdig_fun>
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	fab0 f480 	clz	r4, r0
 800a1b4:	0964      	lsrs	r4, r4, #5
 800a1b6:	4635      	mov	r5, r6
 800a1b8:	9300      	str	r3, [sp, #0]
 800a1ba:	463a      	mov	r2, r7
 800a1bc:	4616      	mov	r6, r2
 800a1be:	3201      	adds	r2, #1
 800a1c0:	7830      	ldrb	r0, [r6, #0]
 800a1c2:	f7ff ff9c 	bl	800a0fe <__hexdig_fun>
 800a1c6:	2800      	cmp	r0, #0
 800a1c8:	d1f8      	bne.n	800a1bc <__gethex+0x94>
 800a1ca:	9901      	ldr	r1, [sp, #4]
 800a1cc:	4652      	mov	r2, sl
 800a1ce:	4630      	mov	r0, r6
 800a1d0:	f001 fa6d 	bl	800b6ae <strncmp>
 800a1d4:	b980      	cbnz	r0, 800a1f8 <__gethex+0xd0>
 800a1d6:	b94d      	cbnz	r5, 800a1ec <__gethex+0xc4>
 800a1d8:	eb06 050a 	add.w	r5, r6, sl
 800a1dc:	462a      	mov	r2, r5
 800a1de:	4616      	mov	r6, r2
 800a1e0:	3201      	adds	r2, #1
 800a1e2:	7830      	ldrb	r0, [r6, #0]
 800a1e4:	f7ff ff8b 	bl	800a0fe <__hexdig_fun>
 800a1e8:	2800      	cmp	r0, #0
 800a1ea:	d1f8      	bne.n	800a1de <__gethex+0xb6>
 800a1ec:	1bad      	subs	r5, r5, r6
 800a1ee:	00ad      	lsls	r5, r5, #2
 800a1f0:	e004      	b.n	800a1fc <__gethex+0xd4>
 800a1f2:	2400      	movs	r4, #0
 800a1f4:	4625      	mov	r5, r4
 800a1f6:	e7e0      	b.n	800a1ba <__gethex+0x92>
 800a1f8:	2d00      	cmp	r5, #0
 800a1fa:	d1f7      	bne.n	800a1ec <__gethex+0xc4>
 800a1fc:	7833      	ldrb	r3, [r6, #0]
 800a1fe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a202:	2b50      	cmp	r3, #80	; 0x50
 800a204:	d13b      	bne.n	800a27e <__gethex+0x156>
 800a206:	7873      	ldrb	r3, [r6, #1]
 800a208:	2b2b      	cmp	r3, #43	; 0x2b
 800a20a:	d02c      	beq.n	800a266 <__gethex+0x13e>
 800a20c:	2b2d      	cmp	r3, #45	; 0x2d
 800a20e:	d02e      	beq.n	800a26e <__gethex+0x146>
 800a210:	1c71      	adds	r1, r6, #1
 800a212:	f04f 0900 	mov.w	r9, #0
 800a216:	7808      	ldrb	r0, [r1, #0]
 800a218:	f7ff ff71 	bl	800a0fe <__hexdig_fun>
 800a21c:	1e43      	subs	r3, r0, #1
 800a21e:	b2db      	uxtb	r3, r3
 800a220:	2b18      	cmp	r3, #24
 800a222:	d82c      	bhi.n	800a27e <__gethex+0x156>
 800a224:	f1a0 0210 	sub.w	r2, r0, #16
 800a228:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a22c:	f7ff ff67 	bl	800a0fe <__hexdig_fun>
 800a230:	1e43      	subs	r3, r0, #1
 800a232:	b2db      	uxtb	r3, r3
 800a234:	2b18      	cmp	r3, #24
 800a236:	d91d      	bls.n	800a274 <__gethex+0x14c>
 800a238:	f1b9 0f00 	cmp.w	r9, #0
 800a23c:	d000      	beq.n	800a240 <__gethex+0x118>
 800a23e:	4252      	negs	r2, r2
 800a240:	4415      	add	r5, r2
 800a242:	f8cb 1000 	str.w	r1, [fp]
 800a246:	b1e4      	cbz	r4, 800a282 <__gethex+0x15a>
 800a248:	9b00      	ldr	r3, [sp, #0]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	bf14      	ite	ne
 800a24e:	2700      	movne	r7, #0
 800a250:	2706      	moveq	r7, #6
 800a252:	4638      	mov	r0, r7
 800a254:	b009      	add	sp, #36	; 0x24
 800a256:	ecbd 8b02 	vpop	{d8}
 800a25a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a25e:	463e      	mov	r6, r7
 800a260:	4625      	mov	r5, r4
 800a262:	2401      	movs	r4, #1
 800a264:	e7ca      	b.n	800a1fc <__gethex+0xd4>
 800a266:	f04f 0900 	mov.w	r9, #0
 800a26a:	1cb1      	adds	r1, r6, #2
 800a26c:	e7d3      	b.n	800a216 <__gethex+0xee>
 800a26e:	f04f 0901 	mov.w	r9, #1
 800a272:	e7fa      	b.n	800a26a <__gethex+0x142>
 800a274:	230a      	movs	r3, #10
 800a276:	fb03 0202 	mla	r2, r3, r2, r0
 800a27a:	3a10      	subs	r2, #16
 800a27c:	e7d4      	b.n	800a228 <__gethex+0x100>
 800a27e:	4631      	mov	r1, r6
 800a280:	e7df      	b.n	800a242 <__gethex+0x11a>
 800a282:	1bf3      	subs	r3, r6, r7
 800a284:	3b01      	subs	r3, #1
 800a286:	4621      	mov	r1, r4
 800a288:	2b07      	cmp	r3, #7
 800a28a:	dc0b      	bgt.n	800a2a4 <__gethex+0x17c>
 800a28c:	ee18 0a10 	vmov	r0, s16
 800a290:	f000 fa74 	bl	800a77c <_Balloc>
 800a294:	4604      	mov	r4, r0
 800a296:	b940      	cbnz	r0, 800a2aa <__gethex+0x182>
 800a298:	4b5d      	ldr	r3, [pc, #372]	; (800a410 <__gethex+0x2e8>)
 800a29a:	4602      	mov	r2, r0
 800a29c:	21de      	movs	r1, #222	; 0xde
 800a29e:	485d      	ldr	r0, [pc, #372]	; (800a414 <__gethex+0x2ec>)
 800a2a0:	f001 fa26 	bl	800b6f0 <__assert_func>
 800a2a4:	3101      	adds	r1, #1
 800a2a6:	105b      	asrs	r3, r3, #1
 800a2a8:	e7ee      	b.n	800a288 <__gethex+0x160>
 800a2aa:	f100 0914 	add.w	r9, r0, #20
 800a2ae:	f04f 0b00 	mov.w	fp, #0
 800a2b2:	f1ca 0301 	rsb	r3, sl, #1
 800a2b6:	f8cd 9008 	str.w	r9, [sp, #8]
 800a2ba:	f8cd b000 	str.w	fp, [sp]
 800a2be:	9306      	str	r3, [sp, #24]
 800a2c0:	42b7      	cmp	r7, r6
 800a2c2:	d340      	bcc.n	800a346 <__gethex+0x21e>
 800a2c4:	9802      	ldr	r0, [sp, #8]
 800a2c6:	9b00      	ldr	r3, [sp, #0]
 800a2c8:	f840 3b04 	str.w	r3, [r0], #4
 800a2cc:	eba0 0009 	sub.w	r0, r0, r9
 800a2d0:	1080      	asrs	r0, r0, #2
 800a2d2:	0146      	lsls	r6, r0, #5
 800a2d4:	6120      	str	r0, [r4, #16]
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	f000 fb42 	bl	800a960 <__hi0bits>
 800a2dc:	1a30      	subs	r0, r6, r0
 800a2de:	f8d8 6000 	ldr.w	r6, [r8]
 800a2e2:	42b0      	cmp	r0, r6
 800a2e4:	dd63      	ble.n	800a3ae <__gethex+0x286>
 800a2e6:	1b87      	subs	r7, r0, r6
 800a2e8:	4639      	mov	r1, r7
 800a2ea:	4620      	mov	r0, r4
 800a2ec:	f000 fee6 	bl	800b0bc <__any_on>
 800a2f0:	4682      	mov	sl, r0
 800a2f2:	b1a8      	cbz	r0, 800a320 <__gethex+0x1f8>
 800a2f4:	1e7b      	subs	r3, r7, #1
 800a2f6:	1159      	asrs	r1, r3, #5
 800a2f8:	f003 021f 	and.w	r2, r3, #31
 800a2fc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a300:	f04f 0a01 	mov.w	sl, #1
 800a304:	fa0a f202 	lsl.w	r2, sl, r2
 800a308:	420a      	tst	r2, r1
 800a30a:	d009      	beq.n	800a320 <__gethex+0x1f8>
 800a30c:	4553      	cmp	r3, sl
 800a30e:	dd05      	ble.n	800a31c <__gethex+0x1f4>
 800a310:	1eb9      	subs	r1, r7, #2
 800a312:	4620      	mov	r0, r4
 800a314:	f000 fed2 	bl	800b0bc <__any_on>
 800a318:	2800      	cmp	r0, #0
 800a31a:	d145      	bne.n	800a3a8 <__gethex+0x280>
 800a31c:	f04f 0a02 	mov.w	sl, #2
 800a320:	4639      	mov	r1, r7
 800a322:	4620      	mov	r0, r4
 800a324:	f7ff fe99 	bl	800a05a <rshift>
 800a328:	443d      	add	r5, r7
 800a32a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a32e:	42ab      	cmp	r3, r5
 800a330:	da4c      	bge.n	800a3cc <__gethex+0x2a4>
 800a332:	ee18 0a10 	vmov	r0, s16
 800a336:	4621      	mov	r1, r4
 800a338:	f000 fa60 	bl	800a7fc <_Bfree>
 800a33c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a33e:	2300      	movs	r3, #0
 800a340:	6013      	str	r3, [r2, #0]
 800a342:	27a3      	movs	r7, #163	; 0xa3
 800a344:	e785      	b.n	800a252 <__gethex+0x12a>
 800a346:	1e73      	subs	r3, r6, #1
 800a348:	9a05      	ldr	r2, [sp, #20]
 800a34a:	9303      	str	r3, [sp, #12]
 800a34c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a350:	4293      	cmp	r3, r2
 800a352:	d019      	beq.n	800a388 <__gethex+0x260>
 800a354:	f1bb 0f20 	cmp.w	fp, #32
 800a358:	d107      	bne.n	800a36a <__gethex+0x242>
 800a35a:	9b02      	ldr	r3, [sp, #8]
 800a35c:	9a00      	ldr	r2, [sp, #0]
 800a35e:	f843 2b04 	str.w	r2, [r3], #4
 800a362:	9302      	str	r3, [sp, #8]
 800a364:	2300      	movs	r3, #0
 800a366:	9300      	str	r3, [sp, #0]
 800a368:	469b      	mov	fp, r3
 800a36a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a36e:	f7ff fec6 	bl	800a0fe <__hexdig_fun>
 800a372:	9b00      	ldr	r3, [sp, #0]
 800a374:	f000 000f 	and.w	r0, r0, #15
 800a378:	fa00 f00b 	lsl.w	r0, r0, fp
 800a37c:	4303      	orrs	r3, r0
 800a37e:	9300      	str	r3, [sp, #0]
 800a380:	f10b 0b04 	add.w	fp, fp, #4
 800a384:	9b03      	ldr	r3, [sp, #12]
 800a386:	e00d      	b.n	800a3a4 <__gethex+0x27c>
 800a388:	9b03      	ldr	r3, [sp, #12]
 800a38a:	9a06      	ldr	r2, [sp, #24]
 800a38c:	4413      	add	r3, r2
 800a38e:	42bb      	cmp	r3, r7
 800a390:	d3e0      	bcc.n	800a354 <__gethex+0x22c>
 800a392:	4618      	mov	r0, r3
 800a394:	9901      	ldr	r1, [sp, #4]
 800a396:	9307      	str	r3, [sp, #28]
 800a398:	4652      	mov	r2, sl
 800a39a:	f001 f988 	bl	800b6ae <strncmp>
 800a39e:	9b07      	ldr	r3, [sp, #28]
 800a3a0:	2800      	cmp	r0, #0
 800a3a2:	d1d7      	bne.n	800a354 <__gethex+0x22c>
 800a3a4:	461e      	mov	r6, r3
 800a3a6:	e78b      	b.n	800a2c0 <__gethex+0x198>
 800a3a8:	f04f 0a03 	mov.w	sl, #3
 800a3ac:	e7b8      	b.n	800a320 <__gethex+0x1f8>
 800a3ae:	da0a      	bge.n	800a3c6 <__gethex+0x29e>
 800a3b0:	1a37      	subs	r7, r6, r0
 800a3b2:	4621      	mov	r1, r4
 800a3b4:	ee18 0a10 	vmov	r0, s16
 800a3b8:	463a      	mov	r2, r7
 800a3ba:	f000 fc3b 	bl	800ac34 <__lshift>
 800a3be:	1bed      	subs	r5, r5, r7
 800a3c0:	4604      	mov	r4, r0
 800a3c2:	f100 0914 	add.w	r9, r0, #20
 800a3c6:	f04f 0a00 	mov.w	sl, #0
 800a3ca:	e7ae      	b.n	800a32a <__gethex+0x202>
 800a3cc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a3d0:	42a8      	cmp	r0, r5
 800a3d2:	dd72      	ble.n	800a4ba <__gethex+0x392>
 800a3d4:	1b45      	subs	r5, r0, r5
 800a3d6:	42ae      	cmp	r6, r5
 800a3d8:	dc36      	bgt.n	800a448 <__gethex+0x320>
 800a3da:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a3de:	2b02      	cmp	r3, #2
 800a3e0:	d02a      	beq.n	800a438 <__gethex+0x310>
 800a3e2:	2b03      	cmp	r3, #3
 800a3e4:	d02c      	beq.n	800a440 <__gethex+0x318>
 800a3e6:	2b01      	cmp	r3, #1
 800a3e8:	d11c      	bne.n	800a424 <__gethex+0x2fc>
 800a3ea:	42ae      	cmp	r6, r5
 800a3ec:	d11a      	bne.n	800a424 <__gethex+0x2fc>
 800a3ee:	2e01      	cmp	r6, #1
 800a3f0:	d112      	bne.n	800a418 <__gethex+0x2f0>
 800a3f2:	9a04      	ldr	r2, [sp, #16]
 800a3f4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a3f8:	6013      	str	r3, [r2, #0]
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	6123      	str	r3, [r4, #16]
 800a3fe:	f8c9 3000 	str.w	r3, [r9]
 800a402:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a404:	2762      	movs	r7, #98	; 0x62
 800a406:	601c      	str	r4, [r3, #0]
 800a408:	e723      	b.n	800a252 <__gethex+0x12a>
 800a40a:	bf00      	nop
 800a40c:	0800d1ac 	.word	0x0800d1ac
 800a410:	0800d0d0 	.word	0x0800d0d0
 800a414:	0800d144 	.word	0x0800d144
 800a418:	1e71      	subs	r1, r6, #1
 800a41a:	4620      	mov	r0, r4
 800a41c:	f000 fe4e 	bl	800b0bc <__any_on>
 800a420:	2800      	cmp	r0, #0
 800a422:	d1e6      	bne.n	800a3f2 <__gethex+0x2ca>
 800a424:	ee18 0a10 	vmov	r0, s16
 800a428:	4621      	mov	r1, r4
 800a42a:	f000 f9e7 	bl	800a7fc <_Bfree>
 800a42e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a430:	2300      	movs	r3, #0
 800a432:	6013      	str	r3, [r2, #0]
 800a434:	2750      	movs	r7, #80	; 0x50
 800a436:	e70c      	b.n	800a252 <__gethex+0x12a>
 800a438:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d1f2      	bne.n	800a424 <__gethex+0x2fc>
 800a43e:	e7d8      	b.n	800a3f2 <__gethex+0x2ca>
 800a440:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a442:	2b00      	cmp	r3, #0
 800a444:	d1d5      	bne.n	800a3f2 <__gethex+0x2ca>
 800a446:	e7ed      	b.n	800a424 <__gethex+0x2fc>
 800a448:	1e6f      	subs	r7, r5, #1
 800a44a:	f1ba 0f00 	cmp.w	sl, #0
 800a44e:	d131      	bne.n	800a4b4 <__gethex+0x38c>
 800a450:	b127      	cbz	r7, 800a45c <__gethex+0x334>
 800a452:	4639      	mov	r1, r7
 800a454:	4620      	mov	r0, r4
 800a456:	f000 fe31 	bl	800b0bc <__any_on>
 800a45a:	4682      	mov	sl, r0
 800a45c:	117b      	asrs	r3, r7, #5
 800a45e:	2101      	movs	r1, #1
 800a460:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a464:	f007 071f 	and.w	r7, r7, #31
 800a468:	fa01 f707 	lsl.w	r7, r1, r7
 800a46c:	421f      	tst	r7, r3
 800a46e:	4629      	mov	r1, r5
 800a470:	4620      	mov	r0, r4
 800a472:	bf18      	it	ne
 800a474:	f04a 0a02 	orrne.w	sl, sl, #2
 800a478:	1b76      	subs	r6, r6, r5
 800a47a:	f7ff fdee 	bl	800a05a <rshift>
 800a47e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a482:	2702      	movs	r7, #2
 800a484:	f1ba 0f00 	cmp.w	sl, #0
 800a488:	d048      	beq.n	800a51c <__gethex+0x3f4>
 800a48a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a48e:	2b02      	cmp	r3, #2
 800a490:	d015      	beq.n	800a4be <__gethex+0x396>
 800a492:	2b03      	cmp	r3, #3
 800a494:	d017      	beq.n	800a4c6 <__gethex+0x39e>
 800a496:	2b01      	cmp	r3, #1
 800a498:	d109      	bne.n	800a4ae <__gethex+0x386>
 800a49a:	f01a 0f02 	tst.w	sl, #2
 800a49e:	d006      	beq.n	800a4ae <__gethex+0x386>
 800a4a0:	f8d9 0000 	ldr.w	r0, [r9]
 800a4a4:	ea4a 0a00 	orr.w	sl, sl, r0
 800a4a8:	f01a 0f01 	tst.w	sl, #1
 800a4ac:	d10e      	bne.n	800a4cc <__gethex+0x3a4>
 800a4ae:	f047 0710 	orr.w	r7, r7, #16
 800a4b2:	e033      	b.n	800a51c <__gethex+0x3f4>
 800a4b4:	f04f 0a01 	mov.w	sl, #1
 800a4b8:	e7d0      	b.n	800a45c <__gethex+0x334>
 800a4ba:	2701      	movs	r7, #1
 800a4bc:	e7e2      	b.n	800a484 <__gethex+0x35c>
 800a4be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a4c0:	f1c3 0301 	rsb	r3, r3, #1
 800a4c4:	9315      	str	r3, [sp, #84]	; 0x54
 800a4c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d0f0      	beq.n	800a4ae <__gethex+0x386>
 800a4cc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a4d0:	f104 0314 	add.w	r3, r4, #20
 800a4d4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a4d8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a4dc:	f04f 0c00 	mov.w	ip, #0
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4e6:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a4ea:	d01c      	beq.n	800a526 <__gethex+0x3fe>
 800a4ec:	3201      	adds	r2, #1
 800a4ee:	6002      	str	r2, [r0, #0]
 800a4f0:	2f02      	cmp	r7, #2
 800a4f2:	f104 0314 	add.w	r3, r4, #20
 800a4f6:	d13f      	bne.n	800a578 <__gethex+0x450>
 800a4f8:	f8d8 2000 	ldr.w	r2, [r8]
 800a4fc:	3a01      	subs	r2, #1
 800a4fe:	42b2      	cmp	r2, r6
 800a500:	d10a      	bne.n	800a518 <__gethex+0x3f0>
 800a502:	1171      	asrs	r1, r6, #5
 800a504:	2201      	movs	r2, #1
 800a506:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a50a:	f006 061f 	and.w	r6, r6, #31
 800a50e:	fa02 f606 	lsl.w	r6, r2, r6
 800a512:	421e      	tst	r6, r3
 800a514:	bf18      	it	ne
 800a516:	4617      	movne	r7, r2
 800a518:	f047 0720 	orr.w	r7, r7, #32
 800a51c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a51e:	601c      	str	r4, [r3, #0]
 800a520:	9b04      	ldr	r3, [sp, #16]
 800a522:	601d      	str	r5, [r3, #0]
 800a524:	e695      	b.n	800a252 <__gethex+0x12a>
 800a526:	4299      	cmp	r1, r3
 800a528:	f843 cc04 	str.w	ip, [r3, #-4]
 800a52c:	d8d8      	bhi.n	800a4e0 <__gethex+0x3b8>
 800a52e:	68a3      	ldr	r3, [r4, #8]
 800a530:	459b      	cmp	fp, r3
 800a532:	db19      	blt.n	800a568 <__gethex+0x440>
 800a534:	6861      	ldr	r1, [r4, #4]
 800a536:	ee18 0a10 	vmov	r0, s16
 800a53a:	3101      	adds	r1, #1
 800a53c:	f000 f91e 	bl	800a77c <_Balloc>
 800a540:	4681      	mov	r9, r0
 800a542:	b918      	cbnz	r0, 800a54c <__gethex+0x424>
 800a544:	4b1a      	ldr	r3, [pc, #104]	; (800a5b0 <__gethex+0x488>)
 800a546:	4602      	mov	r2, r0
 800a548:	2184      	movs	r1, #132	; 0x84
 800a54a:	e6a8      	b.n	800a29e <__gethex+0x176>
 800a54c:	6922      	ldr	r2, [r4, #16]
 800a54e:	3202      	adds	r2, #2
 800a550:	f104 010c 	add.w	r1, r4, #12
 800a554:	0092      	lsls	r2, r2, #2
 800a556:	300c      	adds	r0, #12
 800a558:	f7fc ff4c 	bl	80073f4 <memcpy>
 800a55c:	4621      	mov	r1, r4
 800a55e:	ee18 0a10 	vmov	r0, s16
 800a562:	f000 f94b 	bl	800a7fc <_Bfree>
 800a566:	464c      	mov	r4, r9
 800a568:	6923      	ldr	r3, [r4, #16]
 800a56a:	1c5a      	adds	r2, r3, #1
 800a56c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a570:	6122      	str	r2, [r4, #16]
 800a572:	2201      	movs	r2, #1
 800a574:	615a      	str	r2, [r3, #20]
 800a576:	e7bb      	b.n	800a4f0 <__gethex+0x3c8>
 800a578:	6922      	ldr	r2, [r4, #16]
 800a57a:	455a      	cmp	r2, fp
 800a57c:	dd0b      	ble.n	800a596 <__gethex+0x46e>
 800a57e:	2101      	movs	r1, #1
 800a580:	4620      	mov	r0, r4
 800a582:	f7ff fd6a 	bl	800a05a <rshift>
 800a586:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a58a:	3501      	adds	r5, #1
 800a58c:	42ab      	cmp	r3, r5
 800a58e:	f6ff aed0 	blt.w	800a332 <__gethex+0x20a>
 800a592:	2701      	movs	r7, #1
 800a594:	e7c0      	b.n	800a518 <__gethex+0x3f0>
 800a596:	f016 061f 	ands.w	r6, r6, #31
 800a59a:	d0fa      	beq.n	800a592 <__gethex+0x46a>
 800a59c:	4453      	add	r3, sl
 800a59e:	f1c6 0620 	rsb	r6, r6, #32
 800a5a2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a5a6:	f000 f9db 	bl	800a960 <__hi0bits>
 800a5aa:	42b0      	cmp	r0, r6
 800a5ac:	dbe7      	blt.n	800a57e <__gethex+0x456>
 800a5ae:	e7f0      	b.n	800a592 <__gethex+0x46a>
 800a5b0:	0800d0d0 	.word	0x0800d0d0

0800a5b4 <L_shift>:
 800a5b4:	f1c2 0208 	rsb	r2, r2, #8
 800a5b8:	0092      	lsls	r2, r2, #2
 800a5ba:	b570      	push	{r4, r5, r6, lr}
 800a5bc:	f1c2 0620 	rsb	r6, r2, #32
 800a5c0:	6843      	ldr	r3, [r0, #4]
 800a5c2:	6804      	ldr	r4, [r0, #0]
 800a5c4:	fa03 f506 	lsl.w	r5, r3, r6
 800a5c8:	432c      	orrs	r4, r5
 800a5ca:	40d3      	lsrs	r3, r2
 800a5cc:	6004      	str	r4, [r0, #0]
 800a5ce:	f840 3f04 	str.w	r3, [r0, #4]!
 800a5d2:	4288      	cmp	r0, r1
 800a5d4:	d3f4      	bcc.n	800a5c0 <L_shift+0xc>
 800a5d6:	bd70      	pop	{r4, r5, r6, pc}

0800a5d8 <__match>:
 800a5d8:	b530      	push	{r4, r5, lr}
 800a5da:	6803      	ldr	r3, [r0, #0]
 800a5dc:	3301      	adds	r3, #1
 800a5de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5e2:	b914      	cbnz	r4, 800a5ea <__match+0x12>
 800a5e4:	6003      	str	r3, [r0, #0]
 800a5e6:	2001      	movs	r0, #1
 800a5e8:	bd30      	pop	{r4, r5, pc}
 800a5ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5ee:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a5f2:	2d19      	cmp	r5, #25
 800a5f4:	bf98      	it	ls
 800a5f6:	3220      	addls	r2, #32
 800a5f8:	42a2      	cmp	r2, r4
 800a5fa:	d0f0      	beq.n	800a5de <__match+0x6>
 800a5fc:	2000      	movs	r0, #0
 800a5fe:	e7f3      	b.n	800a5e8 <__match+0x10>

0800a600 <__hexnan>:
 800a600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a604:	680b      	ldr	r3, [r1, #0]
 800a606:	115e      	asrs	r6, r3, #5
 800a608:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a60c:	f013 031f 	ands.w	r3, r3, #31
 800a610:	b087      	sub	sp, #28
 800a612:	bf18      	it	ne
 800a614:	3604      	addne	r6, #4
 800a616:	2500      	movs	r5, #0
 800a618:	1f37      	subs	r7, r6, #4
 800a61a:	4690      	mov	r8, r2
 800a61c:	6802      	ldr	r2, [r0, #0]
 800a61e:	9301      	str	r3, [sp, #4]
 800a620:	4682      	mov	sl, r0
 800a622:	f846 5c04 	str.w	r5, [r6, #-4]
 800a626:	46b9      	mov	r9, r7
 800a628:	463c      	mov	r4, r7
 800a62a:	9502      	str	r5, [sp, #8]
 800a62c:	46ab      	mov	fp, r5
 800a62e:	7851      	ldrb	r1, [r2, #1]
 800a630:	1c53      	adds	r3, r2, #1
 800a632:	9303      	str	r3, [sp, #12]
 800a634:	b341      	cbz	r1, 800a688 <__hexnan+0x88>
 800a636:	4608      	mov	r0, r1
 800a638:	9205      	str	r2, [sp, #20]
 800a63a:	9104      	str	r1, [sp, #16]
 800a63c:	f7ff fd5f 	bl	800a0fe <__hexdig_fun>
 800a640:	2800      	cmp	r0, #0
 800a642:	d14f      	bne.n	800a6e4 <__hexnan+0xe4>
 800a644:	9904      	ldr	r1, [sp, #16]
 800a646:	9a05      	ldr	r2, [sp, #20]
 800a648:	2920      	cmp	r1, #32
 800a64a:	d818      	bhi.n	800a67e <__hexnan+0x7e>
 800a64c:	9b02      	ldr	r3, [sp, #8]
 800a64e:	459b      	cmp	fp, r3
 800a650:	dd13      	ble.n	800a67a <__hexnan+0x7a>
 800a652:	454c      	cmp	r4, r9
 800a654:	d206      	bcs.n	800a664 <__hexnan+0x64>
 800a656:	2d07      	cmp	r5, #7
 800a658:	dc04      	bgt.n	800a664 <__hexnan+0x64>
 800a65a:	462a      	mov	r2, r5
 800a65c:	4649      	mov	r1, r9
 800a65e:	4620      	mov	r0, r4
 800a660:	f7ff ffa8 	bl	800a5b4 <L_shift>
 800a664:	4544      	cmp	r4, r8
 800a666:	d950      	bls.n	800a70a <__hexnan+0x10a>
 800a668:	2300      	movs	r3, #0
 800a66a:	f1a4 0904 	sub.w	r9, r4, #4
 800a66e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a672:	f8cd b008 	str.w	fp, [sp, #8]
 800a676:	464c      	mov	r4, r9
 800a678:	461d      	mov	r5, r3
 800a67a:	9a03      	ldr	r2, [sp, #12]
 800a67c:	e7d7      	b.n	800a62e <__hexnan+0x2e>
 800a67e:	2929      	cmp	r1, #41	; 0x29
 800a680:	d156      	bne.n	800a730 <__hexnan+0x130>
 800a682:	3202      	adds	r2, #2
 800a684:	f8ca 2000 	str.w	r2, [sl]
 800a688:	f1bb 0f00 	cmp.w	fp, #0
 800a68c:	d050      	beq.n	800a730 <__hexnan+0x130>
 800a68e:	454c      	cmp	r4, r9
 800a690:	d206      	bcs.n	800a6a0 <__hexnan+0xa0>
 800a692:	2d07      	cmp	r5, #7
 800a694:	dc04      	bgt.n	800a6a0 <__hexnan+0xa0>
 800a696:	462a      	mov	r2, r5
 800a698:	4649      	mov	r1, r9
 800a69a:	4620      	mov	r0, r4
 800a69c:	f7ff ff8a 	bl	800a5b4 <L_shift>
 800a6a0:	4544      	cmp	r4, r8
 800a6a2:	d934      	bls.n	800a70e <__hexnan+0x10e>
 800a6a4:	f1a8 0204 	sub.w	r2, r8, #4
 800a6a8:	4623      	mov	r3, r4
 800a6aa:	f853 1b04 	ldr.w	r1, [r3], #4
 800a6ae:	f842 1f04 	str.w	r1, [r2, #4]!
 800a6b2:	429f      	cmp	r7, r3
 800a6b4:	d2f9      	bcs.n	800a6aa <__hexnan+0xaa>
 800a6b6:	1b3b      	subs	r3, r7, r4
 800a6b8:	f023 0303 	bic.w	r3, r3, #3
 800a6bc:	3304      	adds	r3, #4
 800a6be:	3401      	adds	r4, #1
 800a6c0:	3e03      	subs	r6, #3
 800a6c2:	42b4      	cmp	r4, r6
 800a6c4:	bf88      	it	hi
 800a6c6:	2304      	movhi	r3, #4
 800a6c8:	4443      	add	r3, r8
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f843 2b04 	str.w	r2, [r3], #4
 800a6d0:	429f      	cmp	r7, r3
 800a6d2:	d2fb      	bcs.n	800a6cc <__hexnan+0xcc>
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	b91b      	cbnz	r3, 800a6e0 <__hexnan+0xe0>
 800a6d8:	4547      	cmp	r7, r8
 800a6da:	d127      	bne.n	800a72c <__hexnan+0x12c>
 800a6dc:	2301      	movs	r3, #1
 800a6de:	603b      	str	r3, [r7, #0]
 800a6e0:	2005      	movs	r0, #5
 800a6e2:	e026      	b.n	800a732 <__hexnan+0x132>
 800a6e4:	3501      	adds	r5, #1
 800a6e6:	2d08      	cmp	r5, #8
 800a6e8:	f10b 0b01 	add.w	fp, fp, #1
 800a6ec:	dd06      	ble.n	800a6fc <__hexnan+0xfc>
 800a6ee:	4544      	cmp	r4, r8
 800a6f0:	d9c3      	bls.n	800a67a <__hexnan+0x7a>
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	f844 3c04 	str.w	r3, [r4, #-4]
 800a6f8:	2501      	movs	r5, #1
 800a6fa:	3c04      	subs	r4, #4
 800a6fc:	6822      	ldr	r2, [r4, #0]
 800a6fe:	f000 000f 	and.w	r0, r0, #15
 800a702:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a706:	6022      	str	r2, [r4, #0]
 800a708:	e7b7      	b.n	800a67a <__hexnan+0x7a>
 800a70a:	2508      	movs	r5, #8
 800a70c:	e7b5      	b.n	800a67a <__hexnan+0x7a>
 800a70e:	9b01      	ldr	r3, [sp, #4]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d0df      	beq.n	800a6d4 <__hexnan+0xd4>
 800a714:	f04f 32ff 	mov.w	r2, #4294967295
 800a718:	f1c3 0320 	rsb	r3, r3, #32
 800a71c:	fa22 f303 	lsr.w	r3, r2, r3
 800a720:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a724:	401a      	ands	r2, r3
 800a726:	f846 2c04 	str.w	r2, [r6, #-4]
 800a72a:	e7d3      	b.n	800a6d4 <__hexnan+0xd4>
 800a72c:	3f04      	subs	r7, #4
 800a72e:	e7d1      	b.n	800a6d4 <__hexnan+0xd4>
 800a730:	2004      	movs	r0, #4
 800a732:	b007      	add	sp, #28
 800a734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a738 <_localeconv_r>:
 800a738:	4800      	ldr	r0, [pc, #0]	; (800a73c <_localeconv_r+0x4>)
 800a73a:	4770      	bx	lr
 800a73c:	20000160 	.word	0x20000160

0800a740 <__retarget_lock_init_recursive>:
 800a740:	4770      	bx	lr

0800a742 <__retarget_lock_acquire_recursive>:
 800a742:	4770      	bx	lr

0800a744 <__retarget_lock_release_recursive>:
 800a744:	4770      	bx	lr
	...

0800a748 <malloc>:
 800a748:	4b02      	ldr	r3, [pc, #8]	; (800a754 <malloc+0xc>)
 800a74a:	4601      	mov	r1, r0
 800a74c:	6818      	ldr	r0, [r3, #0]
 800a74e:	f000 bd59 	b.w	800b204 <_malloc_r>
 800a752:	bf00      	nop
 800a754:	20000008 	.word	0x20000008

0800a758 <__ascii_mbtowc>:
 800a758:	b082      	sub	sp, #8
 800a75a:	b901      	cbnz	r1, 800a75e <__ascii_mbtowc+0x6>
 800a75c:	a901      	add	r1, sp, #4
 800a75e:	b142      	cbz	r2, 800a772 <__ascii_mbtowc+0x1a>
 800a760:	b14b      	cbz	r3, 800a776 <__ascii_mbtowc+0x1e>
 800a762:	7813      	ldrb	r3, [r2, #0]
 800a764:	600b      	str	r3, [r1, #0]
 800a766:	7812      	ldrb	r2, [r2, #0]
 800a768:	1e10      	subs	r0, r2, #0
 800a76a:	bf18      	it	ne
 800a76c:	2001      	movne	r0, #1
 800a76e:	b002      	add	sp, #8
 800a770:	4770      	bx	lr
 800a772:	4610      	mov	r0, r2
 800a774:	e7fb      	b.n	800a76e <__ascii_mbtowc+0x16>
 800a776:	f06f 0001 	mvn.w	r0, #1
 800a77a:	e7f8      	b.n	800a76e <__ascii_mbtowc+0x16>

0800a77c <_Balloc>:
 800a77c:	b570      	push	{r4, r5, r6, lr}
 800a77e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a780:	4604      	mov	r4, r0
 800a782:	460d      	mov	r5, r1
 800a784:	b976      	cbnz	r6, 800a7a4 <_Balloc+0x28>
 800a786:	2010      	movs	r0, #16
 800a788:	f7ff ffde 	bl	800a748 <malloc>
 800a78c:	4602      	mov	r2, r0
 800a78e:	6260      	str	r0, [r4, #36]	; 0x24
 800a790:	b920      	cbnz	r0, 800a79c <_Balloc+0x20>
 800a792:	4b18      	ldr	r3, [pc, #96]	; (800a7f4 <_Balloc+0x78>)
 800a794:	4818      	ldr	r0, [pc, #96]	; (800a7f8 <_Balloc+0x7c>)
 800a796:	2166      	movs	r1, #102	; 0x66
 800a798:	f000 ffaa 	bl	800b6f0 <__assert_func>
 800a79c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a7a0:	6006      	str	r6, [r0, #0]
 800a7a2:	60c6      	str	r6, [r0, #12]
 800a7a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a7a6:	68f3      	ldr	r3, [r6, #12]
 800a7a8:	b183      	cbz	r3, 800a7cc <_Balloc+0x50>
 800a7aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7ac:	68db      	ldr	r3, [r3, #12]
 800a7ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a7b2:	b9b8      	cbnz	r0, 800a7e4 <_Balloc+0x68>
 800a7b4:	2101      	movs	r1, #1
 800a7b6:	fa01 f605 	lsl.w	r6, r1, r5
 800a7ba:	1d72      	adds	r2, r6, #5
 800a7bc:	0092      	lsls	r2, r2, #2
 800a7be:	4620      	mov	r0, r4
 800a7c0:	f000 fc9d 	bl	800b0fe <_calloc_r>
 800a7c4:	b160      	cbz	r0, 800a7e0 <_Balloc+0x64>
 800a7c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a7ca:	e00e      	b.n	800a7ea <_Balloc+0x6e>
 800a7cc:	2221      	movs	r2, #33	; 0x21
 800a7ce:	2104      	movs	r1, #4
 800a7d0:	4620      	mov	r0, r4
 800a7d2:	f000 fc94 	bl	800b0fe <_calloc_r>
 800a7d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7d8:	60f0      	str	r0, [r6, #12]
 800a7da:	68db      	ldr	r3, [r3, #12]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d1e4      	bne.n	800a7aa <_Balloc+0x2e>
 800a7e0:	2000      	movs	r0, #0
 800a7e2:	bd70      	pop	{r4, r5, r6, pc}
 800a7e4:	6802      	ldr	r2, [r0, #0]
 800a7e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a7f0:	e7f7      	b.n	800a7e2 <_Balloc+0x66>
 800a7f2:	bf00      	nop
 800a7f4:	0800d05e 	.word	0x0800d05e
 800a7f8:	0800d1c0 	.word	0x0800d1c0

0800a7fc <_Bfree>:
 800a7fc:	b570      	push	{r4, r5, r6, lr}
 800a7fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a800:	4605      	mov	r5, r0
 800a802:	460c      	mov	r4, r1
 800a804:	b976      	cbnz	r6, 800a824 <_Bfree+0x28>
 800a806:	2010      	movs	r0, #16
 800a808:	f7ff ff9e 	bl	800a748 <malloc>
 800a80c:	4602      	mov	r2, r0
 800a80e:	6268      	str	r0, [r5, #36]	; 0x24
 800a810:	b920      	cbnz	r0, 800a81c <_Bfree+0x20>
 800a812:	4b09      	ldr	r3, [pc, #36]	; (800a838 <_Bfree+0x3c>)
 800a814:	4809      	ldr	r0, [pc, #36]	; (800a83c <_Bfree+0x40>)
 800a816:	218a      	movs	r1, #138	; 0x8a
 800a818:	f000 ff6a 	bl	800b6f0 <__assert_func>
 800a81c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a820:	6006      	str	r6, [r0, #0]
 800a822:	60c6      	str	r6, [r0, #12]
 800a824:	b13c      	cbz	r4, 800a836 <_Bfree+0x3a>
 800a826:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a828:	6862      	ldr	r2, [r4, #4]
 800a82a:	68db      	ldr	r3, [r3, #12]
 800a82c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a830:	6021      	str	r1, [r4, #0]
 800a832:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a836:	bd70      	pop	{r4, r5, r6, pc}
 800a838:	0800d05e 	.word	0x0800d05e
 800a83c:	0800d1c0 	.word	0x0800d1c0

0800a840 <__multadd>:
 800a840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a844:	690d      	ldr	r5, [r1, #16]
 800a846:	4607      	mov	r7, r0
 800a848:	460c      	mov	r4, r1
 800a84a:	461e      	mov	r6, r3
 800a84c:	f101 0c14 	add.w	ip, r1, #20
 800a850:	2000      	movs	r0, #0
 800a852:	f8dc 3000 	ldr.w	r3, [ip]
 800a856:	b299      	uxth	r1, r3
 800a858:	fb02 6101 	mla	r1, r2, r1, r6
 800a85c:	0c1e      	lsrs	r6, r3, #16
 800a85e:	0c0b      	lsrs	r3, r1, #16
 800a860:	fb02 3306 	mla	r3, r2, r6, r3
 800a864:	b289      	uxth	r1, r1
 800a866:	3001      	adds	r0, #1
 800a868:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a86c:	4285      	cmp	r5, r0
 800a86e:	f84c 1b04 	str.w	r1, [ip], #4
 800a872:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a876:	dcec      	bgt.n	800a852 <__multadd+0x12>
 800a878:	b30e      	cbz	r6, 800a8be <__multadd+0x7e>
 800a87a:	68a3      	ldr	r3, [r4, #8]
 800a87c:	42ab      	cmp	r3, r5
 800a87e:	dc19      	bgt.n	800a8b4 <__multadd+0x74>
 800a880:	6861      	ldr	r1, [r4, #4]
 800a882:	4638      	mov	r0, r7
 800a884:	3101      	adds	r1, #1
 800a886:	f7ff ff79 	bl	800a77c <_Balloc>
 800a88a:	4680      	mov	r8, r0
 800a88c:	b928      	cbnz	r0, 800a89a <__multadd+0x5a>
 800a88e:	4602      	mov	r2, r0
 800a890:	4b0c      	ldr	r3, [pc, #48]	; (800a8c4 <__multadd+0x84>)
 800a892:	480d      	ldr	r0, [pc, #52]	; (800a8c8 <__multadd+0x88>)
 800a894:	21b5      	movs	r1, #181	; 0xb5
 800a896:	f000 ff2b 	bl	800b6f0 <__assert_func>
 800a89a:	6922      	ldr	r2, [r4, #16]
 800a89c:	3202      	adds	r2, #2
 800a89e:	f104 010c 	add.w	r1, r4, #12
 800a8a2:	0092      	lsls	r2, r2, #2
 800a8a4:	300c      	adds	r0, #12
 800a8a6:	f7fc fda5 	bl	80073f4 <memcpy>
 800a8aa:	4621      	mov	r1, r4
 800a8ac:	4638      	mov	r0, r7
 800a8ae:	f7ff ffa5 	bl	800a7fc <_Bfree>
 800a8b2:	4644      	mov	r4, r8
 800a8b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a8b8:	3501      	adds	r5, #1
 800a8ba:	615e      	str	r6, [r3, #20]
 800a8bc:	6125      	str	r5, [r4, #16]
 800a8be:	4620      	mov	r0, r4
 800a8c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8c4:	0800d0d0 	.word	0x0800d0d0
 800a8c8:	0800d1c0 	.word	0x0800d1c0

0800a8cc <__s2b>:
 800a8cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8d0:	460c      	mov	r4, r1
 800a8d2:	4615      	mov	r5, r2
 800a8d4:	461f      	mov	r7, r3
 800a8d6:	2209      	movs	r2, #9
 800a8d8:	3308      	adds	r3, #8
 800a8da:	4606      	mov	r6, r0
 800a8dc:	fb93 f3f2 	sdiv	r3, r3, r2
 800a8e0:	2100      	movs	r1, #0
 800a8e2:	2201      	movs	r2, #1
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	db09      	blt.n	800a8fc <__s2b+0x30>
 800a8e8:	4630      	mov	r0, r6
 800a8ea:	f7ff ff47 	bl	800a77c <_Balloc>
 800a8ee:	b940      	cbnz	r0, 800a902 <__s2b+0x36>
 800a8f0:	4602      	mov	r2, r0
 800a8f2:	4b19      	ldr	r3, [pc, #100]	; (800a958 <__s2b+0x8c>)
 800a8f4:	4819      	ldr	r0, [pc, #100]	; (800a95c <__s2b+0x90>)
 800a8f6:	21ce      	movs	r1, #206	; 0xce
 800a8f8:	f000 fefa 	bl	800b6f0 <__assert_func>
 800a8fc:	0052      	lsls	r2, r2, #1
 800a8fe:	3101      	adds	r1, #1
 800a900:	e7f0      	b.n	800a8e4 <__s2b+0x18>
 800a902:	9b08      	ldr	r3, [sp, #32]
 800a904:	6143      	str	r3, [r0, #20]
 800a906:	2d09      	cmp	r5, #9
 800a908:	f04f 0301 	mov.w	r3, #1
 800a90c:	6103      	str	r3, [r0, #16]
 800a90e:	dd16      	ble.n	800a93e <__s2b+0x72>
 800a910:	f104 0909 	add.w	r9, r4, #9
 800a914:	46c8      	mov	r8, r9
 800a916:	442c      	add	r4, r5
 800a918:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a91c:	4601      	mov	r1, r0
 800a91e:	3b30      	subs	r3, #48	; 0x30
 800a920:	220a      	movs	r2, #10
 800a922:	4630      	mov	r0, r6
 800a924:	f7ff ff8c 	bl	800a840 <__multadd>
 800a928:	45a0      	cmp	r8, r4
 800a92a:	d1f5      	bne.n	800a918 <__s2b+0x4c>
 800a92c:	f1a5 0408 	sub.w	r4, r5, #8
 800a930:	444c      	add	r4, r9
 800a932:	1b2d      	subs	r5, r5, r4
 800a934:	1963      	adds	r3, r4, r5
 800a936:	42bb      	cmp	r3, r7
 800a938:	db04      	blt.n	800a944 <__s2b+0x78>
 800a93a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a93e:	340a      	adds	r4, #10
 800a940:	2509      	movs	r5, #9
 800a942:	e7f6      	b.n	800a932 <__s2b+0x66>
 800a944:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a948:	4601      	mov	r1, r0
 800a94a:	3b30      	subs	r3, #48	; 0x30
 800a94c:	220a      	movs	r2, #10
 800a94e:	4630      	mov	r0, r6
 800a950:	f7ff ff76 	bl	800a840 <__multadd>
 800a954:	e7ee      	b.n	800a934 <__s2b+0x68>
 800a956:	bf00      	nop
 800a958:	0800d0d0 	.word	0x0800d0d0
 800a95c:	0800d1c0 	.word	0x0800d1c0

0800a960 <__hi0bits>:
 800a960:	0c03      	lsrs	r3, r0, #16
 800a962:	041b      	lsls	r3, r3, #16
 800a964:	b9d3      	cbnz	r3, 800a99c <__hi0bits+0x3c>
 800a966:	0400      	lsls	r0, r0, #16
 800a968:	2310      	movs	r3, #16
 800a96a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a96e:	bf04      	itt	eq
 800a970:	0200      	lsleq	r0, r0, #8
 800a972:	3308      	addeq	r3, #8
 800a974:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a978:	bf04      	itt	eq
 800a97a:	0100      	lsleq	r0, r0, #4
 800a97c:	3304      	addeq	r3, #4
 800a97e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a982:	bf04      	itt	eq
 800a984:	0080      	lsleq	r0, r0, #2
 800a986:	3302      	addeq	r3, #2
 800a988:	2800      	cmp	r0, #0
 800a98a:	db05      	blt.n	800a998 <__hi0bits+0x38>
 800a98c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a990:	f103 0301 	add.w	r3, r3, #1
 800a994:	bf08      	it	eq
 800a996:	2320      	moveq	r3, #32
 800a998:	4618      	mov	r0, r3
 800a99a:	4770      	bx	lr
 800a99c:	2300      	movs	r3, #0
 800a99e:	e7e4      	b.n	800a96a <__hi0bits+0xa>

0800a9a0 <__lo0bits>:
 800a9a0:	6803      	ldr	r3, [r0, #0]
 800a9a2:	f013 0207 	ands.w	r2, r3, #7
 800a9a6:	4601      	mov	r1, r0
 800a9a8:	d00b      	beq.n	800a9c2 <__lo0bits+0x22>
 800a9aa:	07da      	lsls	r2, r3, #31
 800a9ac:	d423      	bmi.n	800a9f6 <__lo0bits+0x56>
 800a9ae:	0798      	lsls	r0, r3, #30
 800a9b0:	bf49      	itett	mi
 800a9b2:	085b      	lsrmi	r3, r3, #1
 800a9b4:	089b      	lsrpl	r3, r3, #2
 800a9b6:	2001      	movmi	r0, #1
 800a9b8:	600b      	strmi	r3, [r1, #0]
 800a9ba:	bf5c      	itt	pl
 800a9bc:	600b      	strpl	r3, [r1, #0]
 800a9be:	2002      	movpl	r0, #2
 800a9c0:	4770      	bx	lr
 800a9c2:	b298      	uxth	r0, r3
 800a9c4:	b9a8      	cbnz	r0, 800a9f2 <__lo0bits+0x52>
 800a9c6:	0c1b      	lsrs	r3, r3, #16
 800a9c8:	2010      	movs	r0, #16
 800a9ca:	b2da      	uxtb	r2, r3
 800a9cc:	b90a      	cbnz	r2, 800a9d2 <__lo0bits+0x32>
 800a9ce:	3008      	adds	r0, #8
 800a9d0:	0a1b      	lsrs	r3, r3, #8
 800a9d2:	071a      	lsls	r2, r3, #28
 800a9d4:	bf04      	itt	eq
 800a9d6:	091b      	lsreq	r3, r3, #4
 800a9d8:	3004      	addeq	r0, #4
 800a9da:	079a      	lsls	r2, r3, #30
 800a9dc:	bf04      	itt	eq
 800a9de:	089b      	lsreq	r3, r3, #2
 800a9e0:	3002      	addeq	r0, #2
 800a9e2:	07da      	lsls	r2, r3, #31
 800a9e4:	d403      	bmi.n	800a9ee <__lo0bits+0x4e>
 800a9e6:	085b      	lsrs	r3, r3, #1
 800a9e8:	f100 0001 	add.w	r0, r0, #1
 800a9ec:	d005      	beq.n	800a9fa <__lo0bits+0x5a>
 800a9ee:	600b      	str	r3, [r1, #0]
 800a9f0:	4770      	bx	lr
 800a9f2:	4610      	mov	r0, r2
 800a9f4:	e7e9      	b.n	800a9ca <__lo0bits+0x2a>
 800a9f6:	2000      	movs	r0, #0
 800a9f8:	4770      	bx	lr
 800a9fa:	2020      	movs	r0, #32
 800a9fc:	4770      	bx	lr
	...

0800aa00 <__i2b>:
 800aa00:	b510      	push	{r4, lr}
 800aa02:	460c      	mov	r4, r1
 800aa04:	2101      	movs	r1, #1
 800aa06:	f7ff feb9 	bl	800a77c <_Balloc>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	b928      	cbnz	r0, 800aa1a <__i2b+0x1a>
 800aa0e:	4b05      	ldr	r3, [pc, #20]	; (800aa24 <__i2b+0x24>)
 800aa10:	4805      	ldr	r0, [pc, #20]	; (800aa28 <__i2b+0x28>)
 800aa12:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800aa16:	f000 fe6b 	bl	800b6f0 <__assert_func>
 800aa1a:	2301      	movs	r3, #1
 800aa1c:	6144      	str	r4, [r0, #20]
 800aa1e:	6103      	str	r3, [r0, #16]
 800aa20:	bd10      	pop	{r4, pc}
 800aa22:	bf00      	nop
 800aa24:	0800d0d0 	.word	0x0800d0d0
 800aa28:	0800d1c0 	.word	0x0800d1c0

0800aa2c <__multiply>:
 800aa2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa30:	4691      	mov	r9, r2
 800aa32:	690a      	ldr	r2, [r1, #16]
 800aa34:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800aa38:	429a      	cmp	r2, r3
 800aa3a:	bfb8      	it	lt
 800aa3c:	460b      	movlt	r3, r1
 800aa3e:	460c      	mov	r4, r1
 800aa40:	bfbc      	itt	lt
 800aa42:	464c      	movlt	r4, r9
 800aa44:	4699      	movlt	r9, r3
 800aa46:	6927      	ldr	r7, [r4, #16]
 800aa48:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800aa4c:	68a3      	ldr	r3, [r4, #8]
 800aa4e:	6861      	ldr	r1, [r4, #4]
 800aa50:	eb07 060a 	add.w	r6, r7, sl
 800aa54:	42b3      	cmp	r3, r6
 800aa56:	b085      	sub	sp, #20
 800aa58:	bfb8      	it	lt
 800aa5a:	3101      	addlt	r1, #1
 800aa5c:	f7ff fe8e 	bl	800a77c <_Balloc>
 800aa60:	b930      	cbnz	r0, 800aa70 <__multiply+0x44>
 800aa62:	4602      	mov	r2, r0
 800aa64:	4b44      	ldr	r3, [pc, #272]	; (800ab78 <__multiply+0x14c>)
 800aa66:	4845      	ldr	r0, [pc, #276]	; (800ab7c <__multiply+0x150>)
 800aa68:	f240 115d 	movw	r1, #349	; 0x15d
 800aa6c:	f000 fe40 	bl	800b6f0 <__assert_func>
 800aa70:	f100 0514 	add.w	r5, r0, #20
 800aa74:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800aa78:	462b      	mov	r3, r5
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	4543      	cmp	r3, r8
 800aa7e:	d321      	bcc.n	800aac4 <__multiply+0x98>
 800aa80:	f104 0314 	add.w	r3, r4, #20
 800aa84:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800aa88:	f109 0314 	add.w	r3, r9, #20
 800aa8c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800aa90:	9202      	str	r2, [sp, #8]
 800aa92:	1b3a      	subs	r2, r7, r4
 800aa94:	3a15      	subs	r2, #21
 800aa96:	f022 0203 	bic.w	r2, r2, #3
 800aa9a:	3204      	adds	r2, #4
 800aa9c:	f104 0115 	add.w	r1, r4, #21
 800aaa0:	428f      	cmp	r7, r1
 800aaa2:	bf38      	it	cc
 800aaa4:	2204      	movcc	r2, #4
 800aaa6:	9201      	str	r2, [sp, #4]
 800aaa8:	9a02      	ldr	r2, [sp, #8]
 800aaaa:	9303      	str	r3, [sp, #12]
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d80c      	bhi.n	800aaca <__multiply+0x9e>
 800aab0:	2e00      	cmp	r6, #0
 800aab2:	dd03      	ble.n	800aabc <__multiply+0x90>
 800aab4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d05a      	beq.n	800ab72 <__multiply+0x146>
 800aabc:	6106      	str	r6, [r0, #16]
 800aabe:	b005      	add	sp, #20
 800aac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aac4:	f843 2b04 	str.w	r2, [r3], #4
 800aac8:	e7d8      	b.n	800aa7c <__multiply+0x50>
 800aaca:	f8b3 a000 	ldrh.w	sl, [r3]
 800aace:	f1ba 0f00 	cmp.w	sl, #0
 800aad2:	d024      	beq.n	800ab1e <__multiply+0xf2>
 800aad4:	f104 0e14 	add.w	lr, r4, #20
 800aad8:	46a9      	mov	r9, r5
 800aada:	f04f 0c00 	mov.w	ip, #0
 800aade:	f85e 2b04 	ldr.w	r2, [lr], #4
 800aae2:	f8d9 1000 	ldr.w	r1, [r9]
 800aae6:	fa1f fb82 	uxth.w	fp, r2
 800aaea:	b289      	uxth	r1, r1
 800aaec:	fb0a 110b 	mla	r1, sl, fp, r1
 800aaf0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800aaf4:	f8d9 2000 	ldr.w	r2, [r9]
 800aaf8:	4461      	add	r1, ip
 800aafa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aafe:	fb0a c20b 	mla	r2, sl, fp, ip
 800ab02:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ab06:	b289      	uxth	r1, r1
 800ab08:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ab0c:	4577      	cmp	r7, lr
 800ab0e:	f849 1b04 	str.w	r1, [r9], #4
 800ab12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ab16:	d8e2      	bhi.n	800aade <__multiply+0xb2>
 800ab18:	9a01      	ldr	r2, [sp, #4]
 800ab1a:	f845 c002 	str.w	ip, [r5, r2]
 800ab1e:	9a03      	ldr	r2, [sp, #12]
 800ab20:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ab24:	3304      	adds	r3, #4
 800ab26:	f1b9 0f00 	cmp.w	r9, #0
 800ab2a:	d020      	beq.n	800ab6e <__multiply+0x142>
 800ab2c:	6829      	ldr	r1, [r5, #0]
 800ab2e:	f104 0c14 	add.w	ip, r4, #20
 800ab32:	46ae      	mov	lr, r5
 800ab34:	f04f 0a00 	mov.w	sl, #0
 800ab38:	f8bc b000 	ldrh.w	fp, [ip]
 800ab3c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ab40:	fb09 220b 	mla	r2, r9, fp, r2
 800ab44:	4492      	add	sl, r2
 800ab46:	b289      	uxth	r1, r1
 800ab48:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ab4c:	f84e 1b04 	str.w	r1, [lr], #4
 800ab50:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ab54:	f8be 1000 	ldrh.w	r1, [lr]
 800ab58:	0c12      	lsrs	r2, r2, #16
 800ab5a:	fb09 1102 	mla	r1, r9, r2, r1
 800ab5e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ab62:	4567      	cmp	r7, ip
 800ab64:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ab68:	d8e6      	bhi.n	800ab38 <__multiply+0x10c>
 800ab6a:	9a01      	ldr	r2, [sp, #4]
 800ab6c:	50a9      	str	r1, [r5, r2]
 800ab6e:	3504      	adds	r5, #4
 800ab70:	e79a      	b.n	800aaa8 <__multiply+0x7c>
 800ab72:	3e01      	subs	r6, #1
 800ab74:	e79c      	b.n	800aab0 <__multiply+0x84>
 800ab76:	bf00      	nop
 800ab78:	0800d0d0 	.word	0x0800d0d0
 800ab7c:	0800d1c0 	.word	0x0800d1c0

0800ab80 <__pow5mult>:
 800ab80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab84:	4615      	mov	r5, r2
 800ab86:	f012 0203 	ands.w	r2, r2, #3
 800ab8a:	4606      	mov	r6, r0
 800ab8c:	460f      	mov	r7, r1
 800ab8e:	d007      	beq.n	800aba0 <__pow5mult+0x20>
 800ab90:	4c25      	ldr	r4, [pc, #148]	; (800ac28 <__pow5mult+0xa8>)
 800ab92:	3a01      	subs	r2, #1
 800ab94:	2300      	movs	r3, #0
 800ab96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ab9a:	f7ff fe51 	bl	800a840 <__multadd>
 800ab9e:	4607      	mov	r7, r0
 800aba0:	10ad      	asrs	r5, r5, #2
 800aba2:	d03d      	beq.n	800ac20 <__pow5mult+0xa0>
 800aba4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aba6:	b97c      	cbnz	r4, 800abc8 <__pow5mult+0x48>
 800aba8:	2010      	movs	r0, #16
 800abaa:	f7ff fdcd 	bl	800a748 <malloc>
 800abae:	4602      	mov	r2, r0
 800abb0:	6270      	str	r0, [r6, #36]	; 0x24
 800abb2:	b928      	cbnz	r0, 800abc0 <__pow5mult+0x40>
 800abb4:	4b1d      	ldr	r3, [pc, #116]	; (800ac2c <__pow5mult+0xac>)
 800abb6:	481e      	ldr	r0, [pc, #120]	; (800ac30 <__pow5mult+0xb0>)
 800abb8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800abbc:	f000 fd98 	bl	800b6f0 <__assert_func>
 800abc0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800abc4:	6004      	str	r4, [r0, #0]
 800abc6:	60c4      	str	r4, [r0, #12]
 800abc8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800abcc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800abd0:	b94c      	cbnz	r4, 800abe6 <__pow5mult+0x66>
 800abd2:	f240 2171 	movw	r1, #625	; 0x271
 800abd6:	4630      	mov	r0, r6
 800abd8:	f7ff ff12 	bl	800aa00 <__i2b>
 800abdc:	2300      	movs	r3, #0
 800abde:	f8c8 0008 	str.w	r0, [r8, #8]
 800abe2:	4604      	mov	r4, r0
 800abe4:	6003      	str	r3, [r0, #0]
 800abe6:	f04f 0900 	mov.w	r9, #0
 800abea:	07eb      	lsls	r3, r5, #31
 800abec:	d50a      	bpl.n	800ac04 <__pow5mult+0x84>
 800abee:	4639      	mov	r1, r7
 800abf0:	4622      	mov	r2, r4
 800abf2:	4630      	mov	r0, r6
 800abf4:	f7ff ff1a 	bl	800aa2c <__multiply>
 800abf8:	4639      	mov	r1, r7
 800abfa:	4680      	mov	r8, r0
 800abfc:	4630      	mov	r0, r6
 800abfe:	f7ff fdfd 	bl	800a7fc <_Bfree>
 800ac02:	4647      	mov	r7, r8
 800ac04:	106d      	asrs	r5, r5, #1
 800ac06:	d00b      	beq.n	800ac20 <__pow5mult+0xa0>
 800ac08:	6820      	ldr	r0, [r4, #0]
 800ac0a:	b938      	cbnz	r0, 800ac1c <__pow5mult+0x9c>
 800ac0c:	4622      	mov	r2, r4
 800ac0e:	4621      	mov	r1, r4
 800ac10:	4630      	mov	r0, r6
 800ac12:	f7ff ff0b 	bl	800aa2c <__multiply>
 800ac16:	6020      	str	r0, [r4, #0]
 800ac18:	f8c0 9000 	str.w	r9, [r0]
 800ac1c:	4604      	mov	r4, r0
 800ac1e:	e7e4      	b.n	800abea <__pow5mult+0x6a>
 800ac20:	4638      	mov	r0, r7
 800ac22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac26:	bf00      	nop
 800ac28:	0800d310 	.word	0x0800d310
 800ac2c:	0800d05e 	.word	0x0800d05e
 800ac30:	0800d1c0 	.word	0x0800d1c0

0800ac34 <__lshift>:
 800ac34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac38:	460c      	mov	r4, r1
 800ac3a:	6849      	ldr	r1, [r1, #4]
 800ac3c:	6923      	ldr	r3, [r4, #16]
 800ac3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ac42:	68a3      	ldr	r3, [r4, #8]
 800ac44:	4607      	mov	r7, r0
 800ac46:	4691      	mov	r9, r2
 800ac48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ac4c:	f108 0601 	add.w	r6, r8, #1
 800ac50:	42b3      	cmp	r3, r6
 800ac52:	db0b      	blt.n	800ac6c <__lshift+0x38>
 800ac54:	4638      	mov	r0, r7
 800ac56:	f7ff fd91 	bl	800a77c <_Balloc>
 800ac5a:	4605      	mov	r5, r0
 800ac5c:	b948      	cbnz	r0, 800ac72 <__lshift+0x3e>
 800ac5e:	4602      	mov	r2, r0
 800ac60:	4b2a      	ldr	r3, [pc, #168]	; (800ad0c <__lshift+0xd8>)
 800ac62:	482b      	ldr	r0, [pc, #172]	; (800ad10 <__lshift+0xdc>)
 800ac64:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ac68:	f000 fd42 	bl	800b6f0 <__assert_func>
 800ac6c:	3101      	adds	r1, #1
 800ac6e:	005b      	lsls	r3, r3, #1
 800ac70:	e7ee      	b.n	800ac50 <__lshift+0x1c>
 800ac72:	2300      	movs	r3, #0
 800ac74:	f100 0114 	add.w	r1, r0, #20
 800ac78:	f100 0210 	add.w	r2, r0, #16
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	4553      	cmp	r3, sl
 800ac80:	db37      	blt.n	800acf2 <__lshift+0xbe>
 800ac82:	6920      	ldr	r0, [r4, #16]
 800ac84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ac88:	f104 0314 	add.w	r3, r4, #20
 800ac8c:	f019 091f 	ands.w	r9, r9, #31
 800ac90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ac94:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ac98:	d02f      	beq.n	800acfa <__lshift+0xc6>
 800ac9a:	f1c9 0e20 	rsb	lr, r9, #32
 800ac9e:	468a      	mov	sl, r1
 800aca0:	f04f 0c00 	mov.w	ip, #0
 800aca4:	681a      	ldr	r2, [r3, #0]
 800aca6:	fa02 f209 	lsl.w	r2, r2, r9
 800acaa:	ea42 020c 	orr.w	r2, r2, ip
 800acae:	f84a 2b04 	str.w	r2, [sl], #4
 800acb2:	f853 2b04 	ldr.w	r2, [r3], #4
 800acb6:	4298      	cmp	r0, r3
 800acb8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800acbc:	d8f2      	bhi.n	800aca4 <__lshift+0x70>
 800acbe:	1b03      	subs	r3, r0, r4
 800acc0:	3b15      	subs	r3, #21
 800acc2:	f023 0303 	bic.w	r3, r3, #3
 800acc6:	3304      	adds	r3, #4
 800acc8:	f104 0215 	add.w	r2, r4, #21
 800accc:	4290      	cmp	r0, r2
 800acce:	bf38      	it	cc
 800acd0:	2304      	movcc	r3, #4
 800acd2:	f841 c003 	str.w	ip, [r1, r3]
 800acd6:	f1bc 0f00 	cmp.w	ip, #0
 800acda:	d001      	beq.n	800ace0 <__lshift+0xac>
 800acdc:	f108 0602 	add.w	r6, r8, #2
 800ace0:	3e01      	subs	r6, #1
 800ace2:	4638      	mov	r0, r7
 800ace4:	612e      	str	r6, [r5, #16]
 800ace6:	4621      	mov	r1, r4
 800ace8:	f7ff fd88 	bl	800a7fc <_Bfree>
 800acec:	4628      	mov	r0, r5
 800acee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acf2:	f842 0f04 	str.w	r0, [r2, #4]!
 800acf6:	3301      	adds	r3, #1
 800acf8:	e7c1      	b.n	800ac7e <__lshift+0x4a>
 800acfa:	3904      	subs	r1, #4
 800acfc:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad00:	f841 2f04 	str.w	r2, [r1, #4]!
 800ad04:	4298      	cmp	r0, r3
 800ad06:	d8f9      	bhi.n	800acfc <__lshift+0xc8>
 800ad08:	e7ea      	b.n	800ace0 <__lshift+0xac>
 800ad0a:	bf00      	nop
 800ad0c:	0800d0d0 	.word	0x0800d0d0
 800ad10:	0800d1c0 	.word	0x0800d1c0

0800ad14 <__mcmp>:
 800ad14:	b530      	push	{r4, r5, lr}
 800ad16:	6902      	ldr	r2, [r0, #16]
 800ad18:	690c      	ldr	r4, [r1, #16]
 800ad1a:	1b12      	subs	r2, r2, r4
 800ad1c:	d10e      	bne.n	800ad3c <__mcmp+0x28>
 800ad1e:	f100 0314 	add.w	r3, r0, #20
 800ad22:	3114      	adds	r1, #20
 800ad24:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ad28:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ad2c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ad30:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ad34:	42a5      	cmp	r5, r4
 800ad36:	d003      	beq.n	800ad40 <__mcmp+0x2c>
 800ad38:	d305      	bcc.n	800ad46 <__mcmp+0x32>
 800ad3a:	2201      	movs	r2, #1
 800ad3c:	4610      	mov	r0, r2
 800ad3e:	bd30      	pop	{r4, r5, pc}
 800ad40:	4283      	cmp	r3, r0
 800ad42:	d3f3      	bcc.n	800ad2c <__mcmp+0x18>
 800ad44:	e7fa      	b.n	800ad3c <__mcmp+0x28>
 800ad46:	f04f 32ff 	mov.w	r2, #4294967295
 800ad4a:	e7f7      	b.n	800ad3c <__mcmp+0x28>

0800ad4c <__mdiff>:
 800ad4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad50:	460c      	mov	r4, r1
 800ad52:	4606      	mov	r6, r0
 800ad54:	4611      	mov	r1, r2
 800ad56:	4620      	mov	r0, r4
 800ad58:	4690      	mov	r8, r2
 800ad5a:	f7ff ffdb 	bl	800ad14 <__mcmp>
 800ad5e:	1e05      	subs	r5, r0, #0
 800ad60:	d110      	bne.n	800ad84 <__mdiff+0x38>
 800ad62:	4629      	mov	r1, r5
 800ad64:	4630      	mov	r0, r6
 800ad66:	f7ff fd09 	bl	800a77c <_Balloc>
 800ad6a:	b930      	cbnz	r0, 800ad7a <__mdiff+0x2e>
 800ad6c:	4b3a      	ldr	r3, [pc, #232]	; (800ae58 <__mdiff+0x10c>)
 800ad6e:	4602      	mov	r2, r0
 800ad70:	f240 2132 	movw	r1, #562	; 0x232
 800ad74:	4839      	ldr	r0, [pc, #228]	; (800ae5c <__mdiff+0x110>)
 800ad76:	f000 fcbb 	bl	800b6f0 <__assert_func>
 800ad7a:	2301      	movs	r3, #1
 800ad7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ad80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad84:	bfa4      	itt	ge
 800ad86:	4643      	movge	r3, r8
 800ad88:	46a0      	movge	r8, r4
 800ad8a:	4630      	mov	r0, r6
 800ad8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ad90:	bfa6      	itte	ge
 800ad92:	461c      	movge	r4, r3
 800ad94:	2500      	movge	r5, #0
 800ad96:	2501      	movlt	r5, #1
 800ad98:	f7ff fcf0 	bl	800a77c <_Balloc>
 800ad9c:	b920      	cbnz	r0, 800ada8 <__mdiff+0x5c>
 800ad9e:	4b2e      	ldr	r3, [pc, #184]	; (800ae58 <__mdiff+0x10c>)
 800ada0:	4602      	mov	r2, r0
 800ada2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ada6:	e7e5      	b.n	800ad74 <__mdiff+0x28>
 800ada8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800adac:	6926      	ldr	r6, [r4, #16]
 800adae:	60c5      	str	r5, [r0, #12]
 800adb0:	f104 0914 	add.w	r9, r4, #20
 800adb4:	f108 0514 	add.w	r5, r8, #20
 800adb8:	f100 0e14 	add.w	lr, r0, #20
 800adbc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800adc0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800adc4:	f108 0210 	add.w	r2, r8, #16
 800adc8:	46f2      	mov	sl, lr
 800adca:	2100      	movs	r1, #0
 800adcc:	f859 3b04 	ldr.w	r3, [r9], #4
 800add0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800add4:	fa1f f883 	uxth.w	r8, r3
 800add8:	fa11 f18b 	uxtah	r1, r1, fp
 800addc:	0c1b      	lsrs	r3, r3, #16
 800adde:	eba1 0808 	sub.w	r8, r1, r8
 800ade2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ade6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800adea:	fa1f f888 	uxth.w	r8, r8
 800adee:	1419      	asrs	r1, r3, #16
 800adf0:	454e      	cmp	r6, r9
 800adf2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800adf6:	f84a 3b04 	str.w	r3, [sl], #4
 800adfa:	d8e7      	bhi.n	800adcc <__mdiff+0x80>
 800adfc:	1b33      	subs	r3, r6, r4
 800adfe:	3b15      	subs	r3, #21
 800ae00:	f023 0303 	bic.w	r3, r3, #3
 800ae04:	3304      	adds	r3, #4
 800ae06:	3415      	adds	r4, #21
 800ae08:	42a6      	cmp	r6, r4
 800ae0a:	bf38      	it	cc
 800ae0c:	2304      	movcc	r3, #4
 800ae0e:	441d      	add	r5, r3
 800ae10:	4473      	add	r3, lr
 800ae12:	469e      	mov	lr, r3
 800ae14:	462e      	mov	r6, r5
 800ae16:	4566      	cmp	r6, ip
 800ae18:	d30e      	bcc.n	800ae38 <__mdiff+0xec>
 800ae1a:	f10c 0203 	add.w	r2, ip, #3
 800ae1e:	1b52      	subs	r2, r2, r5
 800ae20:	f022 0203 	bic.w	r2, r2, #3
 800ae24:	3d03      	subs	r5, #3
 800ae26:	45ac      	cmp	ip, r5
 800ae28:	bf38      	it	cc
 800ae2a:	2200      	movcc	r2, #0
 800ae2c:	441a      	add	r2, r3
 800ae2e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ae32:	b17b      	cbz	r3, 800ae54 <__mdiff+0x108>
 800ae34:	6107      	str	r7, [r0, #16]
 800ae36:	e7a3      	b.n	800ad80 <__mdiff+0x34>
 800ae38:	f856 8b04 	ldr.w	r8, [r6], #4
 800ae3c:	fa11 f288 	uxtah	r2, r1, r8
 800ae40:	1414      	asrs	r4, r2, #16
 800ae42:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ae46:	b292      	uxth	r2, r2
 800ae48:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ae4c:	f84e 2b04 	str.w	r2, [lr], #4
 800ae50:	1421      	asrs	r1, r4, #16
 800ae52:	e7e0      	b.n	800ae16 <__mdiff+0xca>
 800ae54:	3f01      	subs	r7, #1
 800ae56:	e7ea      	b.n	800ae2e <__mdiff+0xe2>
 800ae58:	0800d0d0 	.word	0x0800d0d0
 800ae5c:	0800d1c0 	.word	0x0800d1c0

0800ae60 <__ulp>:
 800ae60:	b082      	sub	sp, #8
 800ae62:	ed8d 0b00 	vstr	d0, [sp]
 800ae66:	9b01      	ldr	r3, [sp, #4]
 800ae68:	4912      	ldr	r1, [pc, #72]	; (800aeb4 <__ulp+0x54>)
 800ae6a:	4019      	ands	r1, r3
 800ae6c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800ae70:	2900      	cmp	r1, #0
 800ae72:	dd05      	ble.n	800ae80 <__ulp+0x20>
 800ae74:	2200      	movs	r2, #0
 800ae76:	460b      	mov	r3, r1
 800ae78:	ec43 2b10 	vmov	d0, r2, r3
 800ae7c:	b002      	add	sp, #8
 800ae7e:	4770      	bx	lr
 800ae80:	4249      	negs	r1, r1
 800ae82:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800ae86:	ea4f 5021 	mov.w	r0, r1, asr #20
 800ae8a:	f04f 0200 	mov.w	r2, #0
 800ae8e:	f04f 0300 	mov.w	r3, #0
 800ae92:	da04      	bge.n	800ae9e <__ulp+0x3e>
 800ae94:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800ae98:	fa41 f300 	asr.w	r3, r1, r0
 800ae9c:	e7ec      	b.n	800ae78 <__ulp+0x18>
 800ae9e:	f1a0 0114 	sub.w	r1, r0, #20
 800aea2:	291e      	cmp	r1, #30
 800aea4:	bfda      	itte	le
 800aea6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800aeaa:	fa20 f101 	lsrle.w	r1, r0, r1
 800aeae:	2101      	movgt	r1, #1
 800aeb0:	460a      	mov	r2, r1
 800aeb2:	e7e1      	b.n	800ae78 <__ulp+0x18>
 800aeb4:	7ff00000 	.word	0x7ff00000

0800aeb8 <__b2d>:
 800aeb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeba:	6905      	ldr	r5, [r0, #16]
 800aebc:	f100 0714 	add.w	r7, r0, #20
 800aec0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800aec4:	1f2e      	subs	r6, r5, #4
 800aec6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800aeca:	4620      	mov	r0, r4
 800aecc:	f7ff fd48 	bl	800a960 <__hi0bits>
 800aed0:	f1c0 0320 	rsb	r3, r0, #32
 800aed4:	280a      	cmp	r0, #10
 800aed6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800af54 <__b2d+0x9c>
 800aeda:	600b      	str	r3, [r1, #0]
 800aedc:	dc14      	bgt.n	800af08 <__b2d+0x50>
 800aede:	f1c0 0e0b 	rsb	lr, r0, #11
 800aee2:	fa24 f10e 	lsr.w	r1, r4, lr
 800aee6:	42b7      	cmp	r7, r6
 800aee8:	ea41 030c 	orr.w	r3, r1, ip
 800aeec:	bf34      	ite	cc
 800aeee:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800aef2:	2100      	movcs	r1, #0
 800aef4:	3015      	adds	r0, #21
 800aef6:	fa04 f000 	lsl.w	r0, r4, r0
 800aefa:	fa21 f10e 	lsr.w	r1, r1, lr
 800aefe:	ea40 0201 	orr.w	r2, r0, r1
 800af02:	ec43 2b10 	vmov	d0, r2, r3
 800af06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af08:	42b7      	cmp	r7, r6
 800af0a:	bf3a      	itte	cc
 800af0c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800af10:	f1a5 0608 	subcc.w	r6, r5, #8
 800af14:	2100      	movcs	r1, #0
 800af16:	380b      	subs	r0, #11
 800af18:	d017      	beq.n	800af4a <__b2d+0x92>
 800af1a:	f1c0 0c20 	rsb	ip, r0, #32
 800af1e:	fa04 f500 	lsl.w	r5, r4, r0
 800af22:	42be      	cmp	r6, r7
 800af24:	fa21 f40c 	lsr.w	r4, r1, ip
 800af28:	ea45 0504 	orr.w	r5, r5, r4
 800af2c:	bf8c      	ite	hi
 800af2e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800af32:	2400      	movls	r4, #0
 800af34:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800af38:	fa01 f000 	lsl.w	r0, r1, r0
 800af3c:	fa24 f40c 	lsr.w	r4, r4, ip
 800af40:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800af44:	ea40 0204 	orr.w	r2, r0, r4
 800af48:	e7db      	b.n	800af02 <__b2d+0x4a>
 800af4a:	ea44 030c 	orr.w	r3, r4, ip
 800af4e:	460a      	mov	r2, r1
 800af50:	e7d7      	b.n	800af02 <__b2d+0x4a>
 800af52:	bf00      	nop
 800af54:	3ff00000 	.word	0x3ff00000

0800af58 <__d2b>:
 800af58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af5c:	4689      	mov	r9, r1
 800af5e:	2101      	movs	r1, #1
 800af60:	ec57 6b10 	vmov	r6, r7, d0
 800af64:	4690      	mov	r8, r2
 800af66:	f7ff fc09 	bl	800a77c <_Balloc>
 800af6a:	4604      	mov	r4, r0
 800af6c:	b930      	cbnz	r0, 800af7c <__d2b+0x24>
 800af6e:	4602      	mov	r2, r0
 800af70:	4b25      	ldr	r3, [pc, #148]	; (800b008 <__d2b+0xb0>)
 800af72:	4826      	ldr	r0, [pc, #152]	; (800b00c <__d2b+0xb4>)
 800af74:	f240 310a 	movw	r1, #778	; 0x30a
 800af78:	f000 fbba 	bl	800b6f0 <__assert_func>
 800af7c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800af80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800af84:	bb35      	cbnz	r5, 800afd4 <__d2b+0x7c>
 800af86:	2e00      	cmp	r6, #0
 800af88:	9301      	str	r3, [sp, #4]
 800af8a:	d028      	beq.n	800afde <__d2b+0x86>
 800af8c:	4668      	mov	r0, sp
 800af8e:	9600      	str	r6, [sp, #0]
 800af90:	f7ff fd06 	bl	800a9a0 <__lo0bits>
 800af94:	9900      	ldr	r1, [sp, #0]
 800af96:	b300      	cbz	r0, 800afda <__d2b+0x82>
 800af98:	9a01      	ldr	r2, [sp, #4]
 800af9a:	f1c0 0320 	rsb	r3, r0, #32
 800af9e:	fa02 f303 	lsl.w	r3, r2, r3
 800afa2:	430b      	orrs	r3, r1
 800afa4:	40c2      	lsrs	r2, r0
 800afa6:	6163      	str	r3, [r4, #20]
 800afa8:	9201      	str	r2, [sp, #4]
 800afaa:	9b01      	ldr	r3, [sp, #4]
 800afac:	61a3      	str	r3, [r4, #24]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	bf14      	ite	ne
 800afb2:	2202      	movne	r2, #2
 800afb4:	2201      	moveq	r2, #1
 800afb6:	6122      	str	r2, [r4, #16]
 800afb8:	b1d5      	cbz	r5, 800aff0 <__d2b+0x98>
 800afba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800afbe:	4405      	add	r5, r0
 800afc0:	f8c9 5000 	str.w	r5, [r9]
 800afc4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800afc8:	f8c8 0000 	str.w	r0, [r8]
 800afcc:	4620      	mov	r0, r4
 800afce:	b003      	add	sp, #12
 800afd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afd4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800afd8:	e7d5      	b.n	800af86 <__d2b+0x2e>
 800afda:	6161      	str	r1, [r4, #20]
 800afdc:	e7e5      	b.n	800afaa <__d2b+0x52>
 800afde:	a801      	add	r0, sp, #4
 800afe0:	f7ff fcde 	bl	800a9a0 <__lo0bits>
 800afe4:	9b01      	ldr	r3, [sp, #4]
 800afe6:	6163      	str	r3, [r4, #20]
 800afe8:	2201      	movs	r2, #1
 800afea:	6122      	str	r2, [r4, #16]
 800afec:	3020      	adds	r0, #32
 800afee:	e7e3      	b.n	800afb8 <__d2b+0x60>
 800aff0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aff4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aff8:	f8c9 0000 	str.w	r0, [r9]
 800affc:	6918      	ldr	r0, [r3, #16]
 800affe:	f7ff fcaf 	bl	800a960 <__hi0bits>
 800b002:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b006:	e7df      	b.n	800afc8 <__d2b+0x70>
 800b008:	0800d0d0 	.word	0x0800d0d0
 800b00c:	0800d1c0 	.word	0x0800d1c0

0800b010 <__ratio>:
 800b010:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b014:	4688      	mov	r8, r1
 800b016:	4669      	mov	r1, sp
 800b018:	4681      	mov	r9, r0
 800b01a:	f7ff ff4d 	bl	800aeb8 <__b2d>
 800b01e:	a901      	add	r1, sp, #4
 800b020:	4640      	mov	r0, r8
 800b022:	ec55 4b10 	vmov	r4, r5, d0
 800b026:	f7ff ff47 	bl	800aeb8 <__b2d>
 800b02a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b02e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b032:	eba3 0c02 	sub.w	ip, r3, r2
 800b036:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b03a:	1a9b      	subs	r3, r3, r2
 800b03c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b040:	ec51 0b10 	vmov	r0, r1, d0
 800b044:	2b00      	cmp	r3, #0
 800b046:	bfd6      	itet	le
 800b048:	460a      	movle	r2, r1
 800b04a:	462a      	movgt	r2, r5
 800b04c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b050:	468b      	mov	fp, r1
 800b052:	462f      	mov	r7, r5
 800b054:	bfd4      	ite	le
 800b056:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b05a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b05e:	4620      	mov	r0, r4
 800b060:	ee10 2a10 	vmov	r2, s0
 800b064:	465b      	mov	r3, fp
 800b066:	4639      	mov	r1, r7
 800b068:	f7f5 fc10 	bl	800088c <__aeabi_ddiv>
 800b06c:	ec41 0b10 	vmov	d0, r0, r1
 800b070:	b003      	add	sp, #12
 800b072:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b076 <__copybits>:
 800b076:	3901      	subs	r1, #1
 800b078:	b570      	push	{r4, r5, r6, lr}
 800b07a:	1149      	asrs	r1, r1, #5
 800b07c:	6914      	ldr	r4, [r2, #16]
 800b07e:	3101      	adds	r1, #1
 800b080:	f102 0314 	add.w	r3, r2, #20
 800b084:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b088:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b08c:	1f05      	subs	r5, r0, #4
 800b08e:	42a3      	cmp	r3, r4
 800b090:	d30c      	bcc.n	800b0ac <__copybits+0x36>
 800b092:	1aa3      	subs	r3, r4, r2
 800b094:	3b11      	subs	r3, #17
 800b096:	f023 0303 	bic.w	r3, r3, #3
 800b09a:	3211      	adds	r2, #17
 800b09c:	42a2      	cmp	r2, r4
 800b09e:	bf88      	it	hi
 800b0a0:	2300      	movhi	r3, #0
 800b0a2:	4418      	add	r0, r3
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	4288      	cmp	r0, r1
 800b0a8:	d305      	bcc.n	800b0b6 <__copybits+0x40>
 800b0aa:	bd70      	pop	{r4, r5, r6, pc}
 800b0ac:	f853 6b04 	ldr.w	r6, [r3], #4
 800b0b0:	f845 6f04 	str.w	r6, [r5, #4]!
 800b0b4:	e7eb      	b.n	800b08e <__copybits+0x18>
 800b0b6:	f840 3b04 	str.w	r3, [r0], #4
 800b0ba:	e7f4      	b.n	800b0a6 <__copybits+0x30>

0800b0bc <__any_on>:
 800b0bc:	f100 0214 	add.w	r2, r0, #20
 800b0c0:	6900      	ldr	r0, [r0, #16]
 800b0c2:	114b      	asrs	r3, r1, #5
 800b0c4:	4298      	cmp	r0, r3
 800b0c6:	b510      	push	{r4, lr}
 800b0c8:	db11      	blt.n	800b0ee <__any_on+0x32>
 800b0ca:	dd0a      	ble.n	800b0e2 <__any_on+0x26>
 800b0cc:	f011 011f 	ands.w	r1, r1, #31
 800b0d0:	d007      	beq.n	800b0e2 <__any_on+0x26>
 800b0d2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b0d6:	fa24 f001 	lsr.w	r0, r4, r1
 800b0da:	fa00 f101 	lsl.w	r1, r0, r1
 800b0de:	428c      	cmp	r4, r1
 800b0e0:	d10b      	bne.n	800b0fa <__any_on+0x3e>
 800b0e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d803      	bhi.n	800b0f2 <__any_on+0x36>
 800b0ea:	2000      	movs	r0, #0
 800b0ec:	bd10      	pop	{r4, pc}
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	e7f7      	b.n	800b0e2 <__any_on+0x26>
 800b0f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b0f6:	2900      	cmp	r1, #0
 800b0f8:	d0f5      	beq.n	800b0e6 <__any_on+0x2a>
 800b0fa:	2001      	movs	r0, #1
 800b0fc:	e7f6      	b.n	800b0ec <__any_on+0x30>

0800b0fe <_calloc_r>:
 800b0fe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b100:	fba1 2402 	umull	r2, r4, r1, r2
 800b104:	b94c      	cbnz	r4, 800b11a <_calloc_r+0x1c>
 800b106:	4611      	mov	r1, r2
 800b108:	9201      	str	r2, [sp, #4]
 800b10a:	f000 f87b 	bl	800b204 <_malloc_r>
 800b10e:	9a01      	ldr	r2, [sp, #4]
 800b110:	4605      	mov	r5, r0
 800b112:	b930      	cbnz	r0, 800b122 <_calloc_r+0x24>
 800b114:	4628      	mov	r0, r5
 800b116:	b003      	add	sp, #12
 800b118:	bd30      	pop	{r4, r5, pc}
 800b11a:	220c      	movs	r2, #12
 800b11c:	6002      	str	r2, [r0, #0]
 800b11e:	2500      	movs	r5, #0
 800b120:	e7f8      	b.n	800b114 <_calloc_r+0x16>
 800b122:	4621      	mov	r1, r4
 800b124:	f7fc f974 	bl	8007410 <memset>
 800b128:	e7f4      	b.n	800b114 <_calloc_r+0x16>
	...

0800b12c <_free_r>:
 800b12c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b12e:	2900      	cmp	r1, #0
 800b130:	d044      	beq.n	800b1bc <_free_r+0x90>
 800b132:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b136:	9001      	str	r0, [sp, #4]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	f1a1 0404 	sub.w	r4, r1, #4
 800b13e:	bfb8      	it	lt
 800b140:	18e4      	addlt	r4, r4, r3
 800b142:	f000 fb41 	bl	800b7c8 <__malloc_lock>
 800b146:	4a1e      	ldr	r2, [pc, #120]	; (800b1c0 <_free_r+0x94>)
 800b148:	9801      	ldr	r0, [sp, #4]
 800b14a:	6813      	ldr	r3, [r2, #0]
 800b14c:	b933      	cbnz	r3, 800b15c <_free_r+0x30>
 800b14e:	6063      	str	r3, [r4, #4]
 800b150:	6014      	str	r4, [r2, #0]
 800b152:	b003      	add	sp, #12
 800b154:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b158:	f000 bb3c 	b.w	800b7d4 <__malloc_unlock>
 800b15c:	42a3      	cmp	r3, r4
 800b15e:	d908      	bls.n	800b172 <_free_r+0x46>
 800b160:	6825      	ldr	r5, [r4, #0]
 800b162:	1961      	adds	r1, r4, r5
 800b164:	428b      	cmp	r3, r1
 800b166:	bf01      	itttt	eq
 800b168:	6819      	ldreq	r1, [r3, #0]
 800b16a:	685b      	ldreq	r3, [r3, #4]
 800b16c:	1949      	addeq	r1, r1, r5
 800b16e:	6021      	streq	r1, [r4, #0]
 800b170:	e7ed      	b.n	800b14e <_free_r+0x22>
 800b172:	461a      	mov	r2, r3
 800b174:	685b      	ldr	r3, [r3, #4]
 800b176:	b10b      	cbz	r3, 800b17c <_free_r+0x50>
 800b178:	42a3      	cmp	r3, r4
 800b17a:	d9fa      	bls.n	800b172 <_free_r+0x46>
 800b17c:	6811      	ldr	r1, [r2, #0]
 800b17e:	1855      	adds	r5, r2, r1
 800b180:	42a5      	cmp	r5, r4
 800b182:	d10b      	bne.n	800b19c <_free_r+0x70>
 800b184:	6824      	ldr	r4, [r4, #0]
 800b186:	4421      	add	r1, r4
 800b188:	1854      	adds	r4, r2, r1
 800b18a:	42a3      	cmp	r3, r4
 800b18c:	6011      	str	r1, [r2, #0]
 800b18e:	d1e0      	bne.n	800b152 <_free_r+0x26>
 800b190:	681c      	ldr	r4, [r3, #0]
 800b192:	685b      	ldr	r3, [r3, #4]
 800b194:	6053      	str	r3, [r2, #4]
 800b196:	4421      	add	r1, r4
 800b198:	6011      	str	r1, [r2, #0]
 800b19a:	e7da      	b.n	800b152 <_free_r+0x26>
 800b19c:	d902      	bls.n	800b1a4 <_free_r+0x78>
 800b19e:	230c      	movs	r3, #12
 800b1a0:	6003      	str	r3, [r0, #0]
 800b1a2:	e7d6      	b.n	800b152 <_free_r+0x26>
 800b1a4:	6825      	ldr	r5, [r4, #0]
 800b1a6:	1961      	adds	r1, r4, r5
 800b1a8:	428b      	cmp	r3, r1
 800b1aa:	bf04      	itt	eq
 800b1ac:	6819      	ldreq	r1, [r3, #0]
 800b1ae:	685b      	ldreq	r3, [r3, #4]
 800b1b0:	6063      	str	r3, [r4, #4]
 800b1b2:	bf04      	itt	eq
 800b1b4:	1949      	addeq	r1, r1, r5
 800b1b6:	6021      	streq	r1, [r4, #0]
 800b1b8:	6054      	str	r4, [r2, #4]
 800b1ba:	e7ca      	b.n	800b152 <_free_r+0x26>
 800b1bc:	b003      	add	sp, #12
 800b1be:	bd30      	pop	{r4, r5, pc}
 800b1c0:	20000974 	.word	0x20000974

0800b1c4 <sbrk_aligned>:
 800b1c4:	b570      	push	{r4, r5, r6, lr}
 800b1c6:	4e0e      	ldr	r6, [pc, #56]	; (800b200 <sbrk_aligned+0x3c>)
 800b1c8:	460c      	mov	r4, r1
 800b1ca:	6831      	ldr	r1, [r6, #0]
 800b1cc:	4605      	mov	r5, r0
 800b1ce:	b911      	cbnz	r1, 800b1d6 <sbrk_aligned+0x12>
 800b1d0:	f000 fa1a 	bl	800b608 <_sbrk_r>
 800b1d4:	6030      	str	r0, [r6, #0]
 800b1d6:	4621      	mov	r1, r4
 800b1d8:	4628      	mov	r0, r5
 800b1da:	f000 fa15 	bl	800b608 <_sbrk_r>
 800b1de:	1c43      	adds	r3, r0, #1
 800b1e0:	d00a      	beq.n	800b1f8 <sbrk_aligned+0x34>
 800b1e2:	1cc4      	adds	r4, r0, #3
 800b1e4:	f024 0403 	bic.w	r4, r4, #3
 800b1e8:	42a0      	cmp	r0, r4
 800b1ea:	d007      	beq.n	800b1fc <sbrk_aligned+0x38>
 800b1ec:	1a21      	subs	r1, r4, r0
 800b1ee:	4628      	mov	r0, r5
 800b1f0:	f000 fa0a 	bl	800b608 <_sbrk_r>
 800b1f4:	3001      	adds	r0, #1
 800b1f6:	d101      	bne.n	800b1fc <sbrk_aligned+0x38>
 800b1f8:	f04f 34ff 	mov.w	r4, #4294967295
 800b1fc:	4620      	mov	r0, r4
 800b1fe:	bd70      	pop	{r4, r5, r6, pc}
 800b200:	20000978 	.word	0x20000978

0800b204 <_malloc_r>:
 800b204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b208:	1ccd      	adds	r5, r1, #3
 800b20a:	f025 0503 	bic.w	r5, r5, #3
 800b20e:	3508      	adds	r5, #8
 800b210:	2d0c      	cmp	r5, #12
 800b212:	bf38      	it	cc
 800b214:	250c      	movcc	r5, #12
 800b216:	2d00      	cmp	r5, #0
 800b218:	4607      	mov	r7, r0
 800b21a:	db01      	blt.n	800b220 <_malloc_r+0x1c>
 800b21c:	42a9      	cmp	r1, r5
 800b21e:	d905      	bls.n	800b22c <_malloc_r+0x28>
 800b220:	230c      	movs	r3, #12
 800b222:	603b      	str	r3, [r7, #0]
 800b224:	2600      	movs	r6, #0
 800b226:	4630      	mov	r0, r6
 800b228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b22c:	4e2e      	ldr	r6, [pc, #184]	; (800b2e8 <_malloc_r+0xe4>)
 800b22e:	f000 facb 	bl	800b7c8 <__malloc_lock>
 800b232:	6833      	ldr	r3, [r6, #0]
 800b234:	461c      	mov	r4, r3
 800b236:	bb34      	cbnz	r4, 800b286 <_malloc_r+0x82>
 800b238:	4629      	mov	r1, r5
 800b23a:	4638      	mov	r0, r7
 800b23c:	f7ff ffc2 	bl	800b1c4 <sbrk_aligned>
 800b240:	1c43      	adds	r3, r0, #1
 800b242:	4604      	mov	r4, r0
 800b244:	d14d      	bne.n	800b2e2 <_malloc_r+0xde>
 800b246:	6834      	ldr	r4, [r6, #0]
 800b248:	4626      	mov	r6, r4
 800b24a:	2e00      	cmp	r6, #0
 800b24c:	d140      	bne.n	800b2d0 <_malloc_r+0xcc>
 800b24e:	6823      	ldr	r3, [r4, #0]
 800b250:	4631      	mov	r1, r6
 800b252:	4638      	mov	r0, r7
 800b254:	eb04 0803 	add.w	r8, r4, r3
 800b258:	f000 f9d6 	bl	800b608 <_sbrk_r>
 800b25c:	4580      	cmp	r8, r0
 800b25e:	d13a      	bne.n	800b2d6 <_malloc_r+0xd2>
 800b260:	6821      	ldr	r1, [r4, #0]
 800b262:	3503      	adds	r5, #3
 800b264:	1a6d      	subs	r5, r5, r1
 800b266:	f025 0503 	bic.w	r5, r5, #3
 800b26a:	3508      	adds	r5, #8
 800b26c:	2d0c      	cmp	r5, #12
 800b26e:	bf38      	it	cc
 800b270:	250c      	movcc	r5, #12
 800b272:	4629      	mov	r1, r5
 800b274:	4638      	mov	r0, r7
 800b276:	f7ff ffa5 	bl	800b1c4 <sbrk_aligned>
 800b27a:	3001      	adds	r0, #1
 800b27c:	d02b      	beq.n	800b2d6 <_malloc_r+0xd2>
 800b27e:	6823      	ldr	r3, [r4, #0]
 800b280:	442b      	add	r3, r5
 800b282:	6023      	str	r3, [r4, #0]
 800b284:	e00e      	b.n	800b2a4 <_malloc_r+0xa0>
 800b286:	6822      	ldr	r2, [r4, #0]
 800b288:	1b52      	subs	r2, r2, r5
 800b28a:	d41e      	bmi.n	800b2ca <_malloc_r+0xc6>
 800b28c:	2a0b      	cmp	r2, #11
 800b28e:	d916      	bls.n	800b2be <_malloc_r+0xba>
 800b290:	1961      	adds	r1, r4, r5
 800b292:	42a3      	cmp	r3, r4
 800b294:	6025      	str	r5, [r4, #0]
 800b296:	bf18      	it	ne
 800b298:	6059      	strne	r1, [r3, #4]
 800b29a:	6863      	ldr	r3, [r4, #4]
 800b29c:	bf08      	it	eq
 800b29e:	6031      	streq	r1, [r6, #0]
 800b2a0:	5162      	str	r2, [r4, r5]
 800b2a2:	604b      	str	r3, [r1, #4]
 800b2a4:	4638      	mov	r0, r7
 800b2a6:	f104 060b 	add.w	r6, r4, #11
 800b2aa:	f000 fa93 	bl	800b7d4 <__malloc_unlock>
 800b2ae:	f026 0607 	bic.w	r6, r6, #7
 800b2b2:	1d23      	adds	r3, r4, #4
 800b2b4:	1af2      	subs	r2, r6, r3
 800b2b6:	d0b6      	beq.n	800b226 <_malloc_r+0x22>
 800b2b8:	1b9b      	subs	r3, r3, r6
 800b2ba:	50a3      	str	r3, [r4, r2]
 800b2bc:	e7b3      	b.n	800b226 <_malloc_r+0x22>
 800b2be:	6862      	ldr	r2, [r4, #4]
 800b2c0:	42a3      	cmp	r3, r4
 800b2c2:	bf0c      	ite	eq
 800b2c4:	6032      	streq	r2, [r6, #0]
 800b2c6:	605a      	strne	r2, [r3, #4]
 800b2c8:	e7ec      	b.n	800b2a4 <_malloc_r+0xa0>
 800b2ca:	4623      	mov	r3, r4
 800b2cc:	6864      	ldr	r4, [r4, #4]
 800b2ce:	e7b2      	b.n	800b236 <_malloc_r+0x32>
 800b2d0:	4634      	mov	r4, r6
 800b2d2:	6876      	ldr	r6, [r6, #4]
 800b2d4:	e7b9      	b.n	800b24a <_malloc_r+0x46>
 800b2d6:	230c      	movs	r3, #12
 800b2d8:	603b      	str	r3, [r7, #0]
 800b2da:	4638      	mov	r0, r7
 800b2dc:	f000 fa7a 	bl	800b7d4 <__malloc_unlock>
 800b2e0:	e7a1      	b.n	800b226 <_malloc_r+0x22>
 800b2e2:	6025      	str	r5, [r4, #0]
 800b2e4:	e7de      	b.n	800b2a4 <_malloc_r+0xa0>
 800b2e6:	bf00      	nop
 800b2e8:	20000974 	.word	0x20000974

0800b2ec <__ssputs_r>:
 800b2ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2f0:	688e      	ldr	r6, [r1, #8]
 800b2f2:	429e      	cmp	r6, r3
 800b2f4:	4682      	mov	sl, r0
 800b2f6:	460c      	mov	r4, r1
 800b2f8:	4690      	mov	r8, r2
 800b2fa:	461f      	mov	r7, r3
 800b2fc:	d838      	bhi.n	800b370 <__ssputs_r+0x84>
 800b2fe:	898a      	ldrh	r2, [r1, #12]
 800b300:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b304:	d032      	beq.n	800b36c <__ssputs_r+0x80>
 800b306:	6825      	ldr	r5, [r4, #0]
 800b308:	6909      	ldr	r1, [r1, #16]
 800b30a:	eba5 0901 	sub.w	r9, r5, r1
 800b30e:	6965      	ldr	r5, [r4, #20]
 800b310:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b314:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b318:	3301      	adds	r3, #1
 800b31a:	444b      	add	r3, r9
 800b31c:	106d      	asrs	r5, r5, #1
 800b31e:	429d      	cmp	r5, r3
 800b320:	bf38      	it	cc
 800b322:	461d      	movcc	r5, r3
 800b324:	0553      	lsls	r3, r2, #21
 800b326:	d531      	bpl.n	800b38c <__ssputs_r+0xa0>
 800b328:	4629      	mov	r1, r5
 800b32a:	f7ff ff6b 	bl	800b204 <_malloc_r>
 800b32e:	4606      	mov	r6, r0
 800b330:	b950      	cbnz	r0, 800b348 <__ssputs_r+0x5c>
 800b332:	230c      	movs	r3, #12
 800b334:	f8ca 3000 	str.w	r3, [sl]
 800b338:	89a3      	ldrh	r3, [r4, #12]
 800b33a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b33e:	81a3      	strh	r3, [r4, #12]
 800b340:	f04f 30ff 	mov.w	r0, #4294967295
 800b344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b348:	6921      	ldr	r1, [r4, #16]
 800b34a:	464a      	mov	r2, r9
 800b34c:	f7fc f852 	bl	80073f4 <memcpy>
 800b350:	89a3      	ldrh	r3, [r4, #12]
 800b352:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b356:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b35a:	81a3      	strh	r3, [r4, #12]
 800b35c:	6126      	str	r6, [r4, #16]
 800b35e:	6165      	str	r5, [r4, #20]
 800b360:	444e      	add	r6, r9
 800b362:	eba5 0509 	sub.w	r5, r5, r9
 800b366:	6026      	str	r6, [r4, #0]
 800b368:	60a5      	str	r5, [r4, #8]
 800b36a:	463e      	mov	r6, r7
 800b36c:	42be      	cmp	r6, r7
 800b36e:	d900      	bls.n	800b372 <__ssputs_r+0x86>
 800b370:	463e      	mov	r6, r7
 800b372:	6820      	ldr	r0, [r4, #0]
 800b374:	4632      	mov	r2, r6
 800b376:	4641      	mov	r1, r8
 800b378:	f000 fa0c 	bl	800b794 <memmove>
 800b37c:	68a3      	ldr	r3, [r4, #8]
 800b37e:	1b9b      	subs	r3, r3, r6
 800b380:	60a3      	str	r3, [r4, #8]
 800b382:	6823      	ldr	r3, [r4, #0]
 800b384:	4433      	add	r3, r6
 800b386:	6023      	str	r3, [r4, #0]
 800b388:	2000      	movs	r0, #0
 800b38a:	e7db      	b.n	800b344 <__ssputs_r+0x58>
 800b38c:	462a      	mov	r2, r5
 800b38e:	f000 fa27 	bl	800b7e0 <_realloc_r>
 800b392:	4606      	mov	r6, r0
 800b394:	2800      	cmp	r0, #0
 800b396:	d1e1      	bne.n	800b35c <__ssputs_r+0x70>
 800b398:	6921      	ldr	r1, [r4, #16]
 800b39a:	4650      	mov	r0, sl
 800b39c:	f7ff fec6 	bl	800b12c <_free_r>
 800b3a0:	e7c7      	b.n	800b332 <__ssputs_r+0x46>
	...

0800b3a4 <_svfiprintf_r>:
 800b3a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3a8:	4698      	mov	r8, r3
 800b3aa:	898b      	ldrh	r3, [r1, #12]
 800b3ac:	061b      	lsls	r3, r3, #24
 800b3ae:	b09d      	sub	sp, #116	; 0x74
 800b3b0:	4607      	mov	r7, r0
 800b3b2:	460d      	mov	r5, r1
 800b3b4:	4614      	mov	r4, r2
 800b3b6:	d50e      	bpl.n	800b3d6 <_svfiprintf_r+0x32>
 800b3b8:	690b      	ldr	r3, [r1, #16]
 800b3ba:	b963      	cbnz	r3, 800b3d6 <_svfiprintf_r+0x32>
 800b3bc:	2140      	movs	r1, #64	; 0x40
 800b3be:	f7ff ff21 	bl	800b204 <_malloc_r>
 800b3c2:	6028      	str	r0, [r5, #0]
 800b3c4:	6128      	str	r0, [r5, #16]
 800b3c6:	b920      	cbnz	r0, 800b3d2 <_svfiprintf_r+0x2e>
 800b3c8:	230c      	movs	r3, #12
 800b3ca:	603b      	str	r3, [r7, #0]
 800b3cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b3d0:	e0d1      	b.n	800b576 <_svfiprintf_r+0x1d2>
 800b3d2:	2340      	movs	r3, #64	; 0x40
 800b3d4:	616b      	str	r3, [r5, #20]
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	9309      	str	r3, [sp, #36]	; 0x24
 800b3da:	2320      	movs	r3, #32
 800b3dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b3e0:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3e4:	2330      	movs	r3, #48	; 0x30
 800b3e6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b590 <_svfiprintf_r+0x1ec>
 800b3ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b3ee:	f04f 0901 	mov.w	r9, #1
 800b3f2:	4623      	mov	r3, r4
 800b3f4:	469a      	mov	sl, r3
 800b3f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3fa:	b10a      	cbz	r2, 800b400 <_svfiprintf_r+0x5c>
 800b3fc:	2a25      	cmp	r2, #37	; 0x25
 800b3fe:	d1f9      	bne.n	800b3f4 <_svfiprintf_r+0x50>
 800b400:	ebba 0b04 	subs.w	fp, sl, r4
 800b404:	d00b      	beq.n	800b41e <_svfiprintf_r+0x7a>
 800b406:	465b      	mov	r3, fp
 800b408:	4622      	mov	r2, r4
 800b40a:	4629      	mov	r1, r5
 800b40c:	4638      	mov	r0, r7
 800b40e:	f7ff ff6d 	bl	800b2ec <__ssputs_r>
 800b412:	3001      	adds	r0, #1
 800b414:	f000 80aa 	beq.w	800b56c <_svfiprintf_r+0x1c8>
 800b418:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b41a:	445a      	add	r2, fp
 800b41c:	9209      	str	r2, [sp, #36]	; 0x24
 800b41e:	f89a 3000 	ldrb.w	r3, [sl]
 800b422:	2b00      	cmp	r3, #0
 800b424:	f000 80a2 	beq.w	800b56c <_svfiprintf_r+0x1c8>
 800b428:	2300      	movs	r3, #0
 800b42a:	f04f 32ff 	mov.w	r2, #4294967295
 800b42e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b432:	f10a 0a01 	add.w	sl, sl, #1
 800b436:	9304      	str	r3, [sp, #16]
 800b438:	9307      	str	r3, [sp, #28]
 800b43a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b43e:	931a      	str	r3, [sp, #104]	; 0x68
 800b440:	4654      	mov	r4, sl
 800b442:	2205      	movs	r2, #5
 800b444:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b448:	4851      	ldr	r0, [pc, #324]	; (800b590 <_svfiprintf_r+0x1ec>)
 800b44a:	f7f4 fee9 	bl	8000220 <memchr>
 800b44e:	9a04      	ldr	r2, [sp, #16]
 800b450:	b9d8      	cbnz	r0, 800b48a <_svfiprintf_r+0xe6>
 800b452:	06d0      	lsls	r0, r2, #27
 800b454:	bf44      	itt	mi
 800b456:	2320      	movmi	r3, #32
 800b458:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b45c:	0711      	lsls	r1, r2, #28
 800b45e:	bf44      	itt	mi
 800b460:	232b      	movmi	r3, #43	; 0x2b
 800b462:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b466:	f89a 3000 	ldrb.w	r3, [sl]
 800b46a:	2b2a      	cmp	r3, #42	; 0x2a
 800b46c:	d015      	beq.n	800b49a <_svfiprintf_r+0xf6>
 800b46e:	9a07      	ldr	r2, [sp, #28]
 800b470:	4654      	mov	r4, sl
 800b472:	2000      	movs	r0, #0
 800b474:	f04f 0c0a 	mov.w	ip, #10
 800b478:	4621      	mov	r1, r4
 800b47a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b47e:	3b30      	subs	r3, #48	; 0x30
 800b480:	2b09      	cmp	r3, #9
 800b482:	d94e      	bls.n	800b522 <_svfiprintf_r+0x17e>
 800b484:	b1b0      	cbz	r0, 800b4b4 <_svfiprintf_r+0x110>
 800b486:	9207      	str	r2, [sp, #28]
 800b488:	e014      	b.n	800b4b4 <_svfiprintf_r+0x110>
 800b48a:	eba0 0308 	sub.w	r3, r0, r8
 800b48e:	fa09 f303 	lsl.w	r3, r9, r3
 800b492:	4313      	orrs	r3, r2
 800b494:	9304      	str	r3, [sp, #16]
 800b496:	46a2      	mov	sl, r4
 800b498:	e7d2      	b.n	800b440 <_svfiprintf_r+0x9c>
 800b49a:	9b03      	ldr	r3, [sp, #12]
 800b49c:	1d19      	adds	r1, r3, #4
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	9103      	str	r1, [sp, #12]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	bfbb      	ittet	lt
 800b4a6:	425b      	neglt	r3, r3
 800b4a8:	f042 0202 	orrlt.w	r2, r2, #2
 800b4ac:	9307      	strge	r3, [sp, #28]
 800b4ae:	9307      	strlt	r3, [sp, #28]
 800b4b0:	bfb8      	it	lt
 800b4b2:	9204      	strlt	r2, [sp, #16]
 800b4b4:	7823      	ldrb	r3, [r4, #0]
 800b4b6:	2b2e      	cmp	r3, #46	; 0x2e
 800b4b8:	d10c      	bne.n	800b4d4 <_svfiprintf_r+0x130>
 800b4ba:	7863      	ldrb	r3, [r4, #1]
 800b4bc:	2b2a      	cmp	r3, #42	; 0x2a
 800b4be:	d135      	bne.n	800b52c <_svfiprintf_r+0x188>
 800b4c0:	9b03      	ldr	r3, [sp, #12]
 800b4c2:	1d1a      	adds	r2, r3, #4
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	9203      	str	r2, [sp, #12]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	bfb8      	it	lt
 800b4cc:	f04f 33ff 	movlt.w	r3, #4294967295
 800b4d0:	3402      	adds	r4, #2
 800b4d2:	9305      	str	r3, [sp, #20]
 800b4d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b5a0 <_svfiprintf_r+0x1fc>
 800b4d8:	7821      	ldrb	r1, [r4, #0]
 800b4da:	2203      	movs	r2, #3
 800b4dc:	4650      	mov	r0, sl
 800b4de:	f7f4 fe9f 	bl	8000220 <memchr>
 800b4e2:	b140      	cbz	r0, 800b4f6 <_svfiprintf_r+0x152>
 800b4e4:	2340      	movs	r3, #64	; 0x40
 800b4e6:	eba0 000a 	sub.w	r0, r0, sl
 800b4ea:	fa03 f000 	lsl.w	r0, r3, r0
 800b4ee:	9b04      	ldr	r3, [sp, #16]
 800b4f0:	4303      	orrs	r3, r0
 800b4f2:	3401      	adds	r4, #1
 800b4f4:	9304      	str	r3, [sp, #16]
 800b4f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4fa:	4826      	ldr	r0, [pc, #152]	; (800b594 <_svfiprintf_r+0x1f0>)
 800b4fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b500:	2206      	movs	r2, #6
 800b502:	f7f4 fe8d 	bl	8000220 <memchr>
 800b506:	2800      	cmp	r0, #0
 800b508:	d038      	beq.n	800b57c <_svfiprintf_r+0x1d8>
 800b50a:	4b23      	ldr	r3, [pc, #140]	; (800b598 <_svfiprintf_r+0x1f4>)
 800b50c:	bb1b      	cbnz	r3, 800b556 <_svfiprintf_r+0x1b2>
 800b50e:	9b03      	ldr	r3, [sp, #12]
 800b510:	3307      	adds	r3, #7
 800b512:	f023 0307 	bic.w	r3, r3, #7
 800b516:	3308      	adds	r3, #8
 800b518:	9303      	str	r3, [sp, #12]
 800b51a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b51c:	4433      	add	r3, r6
 800b51e:	9309      	str	r3, [sp, #36]	; 0x24
 800b520:	e767      	b.n	800b3f2 <_svfiprintf_r+0x4e>
 800b522:	fb0c 3202 	mla	r2, ip, r2, r3
 800b526:	460c      	mov	r4, r1
 800b528:	2001      	movs	r0, #1
 800b52a:	e7a5      	b.n	800b478 <_svfiprintf_r+0xd4>
 800b52c:	2300      	movs	r3, #0
 800b52e:	3401      	adds	r4, #1
 800b530:	9305      	str	r3, [sp, #20]
 800b532:	4619      	mov	r1, r3
 800b534:	f04f 0c0a 	mov.w	ip, #10
 800b538:	4620      	mov	r0, r4
 800b53a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b53e:	3a30      	subs	r2, #48	; 0x30
 800b540:	2a09      	cmp	r2, #9
 800b542:	d903      	bls.n	800b54c <_svfiprintf_r+0x1a8>
 800b544:	2b00      	cmp	r3, #0
 800b546:	d0c5      	beq.n	800b4d4 <_svfiprintf_r+0x130>
 800b548:	9105      	str	r1, [sp, #20]
 800b54a:	e7c3      	b.n	800b4d4 <_svfiprintf_r+0x130>
 800b54c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b550:	4604      	mov	r4, r0
 800b552:	2301      	movs	r3, #1
 800b554:	e7f0      	b.n	800b538 <_svfiprintf_r+0x194>
 800b556:	ab03      	add	r3, sp, #12
 800b558:	9300      	str	r3, [sp, #0]
 800b55a:	462a      	mov	r2, r5
 800b55c:	4b0f      	ldr	r3, [pc, #60]	; (800b59c <_svfiprintf_r+0x1f8>)
 800b55e:	a904      	add	r1, sp, #16
 800b560:	4638      	mov	r0, r7
 800b562:	f7fb fffd 	bl	8007560 <_printf_float>
 800b566:	1c42      	adds	r2, r0, #1
 800b568:	4606      	mov	r6, r0
 800b56a:	d1d6      	bne.n	800b51a <_svfiprintf_r+0x176>
 800b56c:	89ab      	ldrh	r3, [r5, #12]
 800b56e:	065b      	lsls	r3, r3, #25
 800b570:	f53f af2c 	bmi.w	800b3cc <_svfiprintf_r+0x28>
 800b574:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b576:	b01d      	add	sp, #116	; 0x74
 800b578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b57c:	ab03      	add	r3, sp, #12
 800b57e:	9300      	str	r3, [sp, #0]
 800b580:	462a      	mov	r2, r5
 800b582:	4b06      	ldr	r3, [pc, #24]	; (800b59c <_svfiprintf_r+0x1f8>)
 800b584:	a904      	add	r1, sp, #16
 800b586:	4638      	mov	r0, r7
 800b588:	f7fc fa8e 	bl	8007aa8 <_printf_i>
 800b58c:	e7eb      	b.n	800b566 <_svfiprintf_r+0x1c2>
 800b58e:	bf00      	nop
 800b590:	0800d31c 	.word	0x0800d31c
 800b594:	0800d326 	.word	0x0800d326
 800b598:	08007561 	.word	0x08007561
 800b59c:	0800b2ed 	.word	0x0800b2ed
 800b5a0:	0800d322 	.word	0x0800d322

0800b5a4 <__fpclassifyd>:
 800b5a4:	ec51 0b10 	vmov	r0, r1, d0
 800b5a8:	b510      	push	{r4, lr}
 800b5aa:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 800b5ae:	460b      	mov	r3, r1
 800b5b0:	d019      	beq.n	800b5e6 <__fpclassifyd+0x42>
 800b5b2:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 800b5b6:	490e      	ldr	r1, [pc, #56]	; (800b5f0 <__fpclassifyd+0x4c>)
 800b5b8:	428a      	cmp	r2, r1
 800b5ba:	d90e      	bls.n	800b5da <__fpclassifyd+0x36>
 800b5bc:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 800b5c0:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 800b5c4:	428a      	cmp	r2, r1
 800b5c6:	d908      	bls.n	800b5da <__fpclassifyd+0x36>
 800b5c8:	4a0a      	ldr	r2, [pc, #40]	; (800b5f4 <__fpclassifyd+0x50>)
 800b5ca:	4213      	tst	r3, r2
 800b5cc:	d007      	beq.n	800b5de <__fpclassifyd+0x3a>
 800b5ce:	4294      	cmp	r4, r2
 800b5d0:	d107      	bne.n	800b5e2 <__fpclassifyd+0x3e>
 800b5d2:	fab0 f080 	clz	r0, r0
 800b5d6:	0940      	lsrs	r0, r0, #5
 800b5d8:	bd10      	pop	{r4, pc}
 800b5da:	2004      	movs	r0, #4
 800b5dc:	e7fc      	b.n	800b5d8 <__fpclassifyd+0x34>
 800b5de:	2003      	movs	r0, #3
 800b5e0:	e7fa      	b.n	800b5d8 <__fpclassifyd+0x34>
 800b5e2:	2000      	movs	r0, #0
 800b5e4:	e7f8      	b.n	800b5d8 <__fpclassifyd+0x34>
 800b5e6:	2800      	cmp	r0, #0
 800b5e8:	d1ee      	bne.n	800b5c8 <__fpclassifyd+0x24>
 800b5ea:	2002      	movs	r0, #2
 800b5ec:	e7f4      	b.n	800b5d8 <__fpclassifyd+0x34>
 800b5ee:	bf00      	nop
 800b5f0:	7fdfffff 	.word	0x7fdfffff
 800b5f4:	7ff00000 	.word	0x7ff00000

0800b5f8 <nan>:
 800b5f8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b600 <nan+0x8>
 800b5fc:	4770      	bx	lr
 800b5fe:	bf00      	nop
 800b600:	00000000 	.word	0x00000000
 800b604:	7ff80000 	.word	0x7ff80000

0800b608 <_sbrk_r>:
 800b608:	b538      	push	{r3, r4, r5, lr}
 800b60a:	4d06      	ldr	r5, [pc, #24]	; (800b624 <_sbrk_r+0x1c>)
 800b60c:	2300      	movs	r3, #0
 800b60e:	4604      	mov	r4, r0
 800b610:	4608      	mov	r0, r1
 800b612:	602b      	str	r3, [r5, #0]
 800b614:	f7f6 fca6 	bl	8001f64 <_sbrk>
 800b618:	1c43      	adds	r3, r0, #1
 800b61a:	d102      	bne.n	800b622 <_sbrk_r+0x1a>
 800b61c:	682b      	ldr	r3, [r5, #0]
 800b61e:	b103      	cbz	r3, 800b622 <_sbrk_r+0x1a>
 800b620:	6023      	str	r3, [r4, #0]
 800b622:	bd38      	pop	{r3, r4, r5, pc}
 800b624:	2000097c 	.word	0x2000097c

0800b628 <__sread>:
 800b628:	b510      	push	{r4, lr}
 800b62a:	460c      	mov	r4, r1
 800b62c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b630:	f000 fa5e 	bl	800baf0 <_read_r>
 800b634:	2800      	cmp	r0, #0
 800b636:	bfab      	itete	ge
 800b638:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b63a:	89a3      	ldrhlt	r3, [r4, #12]
 800b63c:	181b      	addge	r3, r3, r0
 800b63e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b642:	bfac      	ite	ge
 800b644:	6563      	strge	r3, [r4, #84]	; 0x54
 800b646:	81a3      	strhlt	r3, [r4, #12]
 800b648:	bd10      	pop	{r4, pc}

0800b64a <__swrite>:
 800b64a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b64e:	461f      	mov	r7, r3
 800b650:	898b      	ldrh	r3, [r1, #12]
 800b652:	05db      	lsls	r3, r3, #23
 800b654:	4605      	mov	r5, r0
 800b656:	460c      	mov	r4, r1
 800b658:	4616      	mov	r6, r2
 800b65a:	d505      	bpl.n	800b668 <__swrite+0x1e>
 800b65c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b660:	2302      	movs	r3, #2
 800b662:	2200      	movs	r2, #0
 800b664:	f000 f884 	bl	800b770 <_lseek_r>
 800b668:	89a3      	ldrh	r3, [r4, #12]
 800b66a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b66e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b672:	81a3      	strh	r3, [r4, #12]
 800b674:	4632      	mov	r2, r6
 800b676:	463b      	mov	r3, r7
 800b678:	4628      	mov	r0, r5
 800b67a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b67e:	f7fd bca9 	b.w	8008fd4 <_write_r>

0800b682 <__sseek>:
 800b682:	b510      	push	{r4, lr}
 800b684:	460c      	mov	r4, r1
 800b686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b68a:	f000 f871 	bl	800b770 <_lseek_r>
 800b68e:	1c43      	adds	r3, r0, #1
 800b690:	89a3      	ldrh	r3, [r4, #12]
 800b692:	bf15      	itete	ne
 800b694:	6560      	strne	r0, [r4, #84]	; 0x54
 800b696:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b69a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b69e:	81a3      	strheq	r3, [r4, #12]
 800b6a0:	bf18      	it	ne
 800b6a2:	81a3      	strhne	r3, [r4, #12]
 800b6a4:	bd10      	pop	{r4, pc}

0800b6a6 <__sclose>:
 800b6a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6aa:	f000 b83f 	b.w	800b72c <_close_r>

0800b6ae <strncmp>:
 800b6ae:	b510      	push	{r4, lr}
 800b6b0:	b17a      	cbz	r2, 800b6d2 <strncmp+0x24>
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	3901      	subs	r1, #1
 800b6b6:	1884      	adds	r4, r0, r2
 800b6b8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b6bc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b6c0:	4290      	cmp	r0, r2
 800b6c2:	d101      	bne.n	800b6c8 <strncmp+0x1a>
 800b6c4:	42a3      	cmp	r3, r4
 800b6c6:	d101      	bne.n	800b6cc <strncmp+0x1e>
 800b6c8:	1a80      	subs	r0, r0, r2
 800b6ca:	bd10      	pop	{r4, pc}
 800b6cc:	2800      	cmp	r0, #0
 800b6ce:	d1f3      	bne.n	800b6b8 <strncmp+0xa>
 800b6d0:	e7fa      	b.n	800b6c8 <strncmp+0x1a>
 800b6d2:	4610      	mov	r0, r2
 800b6d4:	e7f9      	b.n	800b6ca <strncmp+0x1c>

0800b6d6 <__ascii_wctomb>:
 800b6d6:	b149      	cbz	r1, 800b6ec <__ascii_wctomb+0x16>
 800b6d8:	2aff      	cmp	r2, #255	; 0xff
 800b6da:	bf85      	ittet	hi
 800b6dc:	238a      	movhi	r3, #138	; 0x8a
 800b6de:	6003      	strhi	r3, [r0, #0]
 800b6e0:	700a      	strbls	r2, [r1, #0]
 800b6e2:	f04f 30ff 	movhi.w	r0, #4294967295
 800b6e6:	bf98      	it	ls
 800b6e8:	2001      	movls	r0, #1
 800b6ea:	4770      	bx	lr
 800b6ec:	4608      	mov	r0, r1
 800b6ee:	4770      	bx	lr

0800b6f0 <__assert_func>:
 800b6f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b6f2:	4614      	mov	r4, r2
 800b6f4:	461a      	mov	r2, r3
 800b6f6:	4b09      	ldr	r3, [pc, #36]	; (800b71c <__assert_func+0x2c>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	4605      	mov	r5, r0
 800b6fc:	68d8      	ldr	r0, [r3, #12]
 800b6fe:	b14c      	cbz	r4, 800b714 <__assert_func+0x24>
 800b700:	4b07      	ldr	r3, [pc, #28]	; (800b720 <__assert_func+0x30>)
 800b702:	9100      	str	r1, [sp, #0]
 800b704:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b708:	4906      	ldr	r1, [pc, #24]	; (800b724 <__assert_func+0x34>)
 800b70a:	462b      	mov	r3, r5
 800b70c:	f000 f81e 	bl	800b74c <fiprintf>
 800b710:	f000 fac0 	bl	800bc94 <abort>
 800b714:	4b04      	ldr	r3, [pc, #16]	; (800b728 <__assert_func+0x38>)
 800b716:	461c      	mov	r4, r3
 800b718:	e7f3      	b.n	800b702 <__assert_func+0x12>
 800b71a:	bf00      	nop
 800b71c:	20000008 	.word	0x20000008
 800b720:	0800d32d 	.word	0x0800d32d
 800b724:	0800d33a 	.word	0x0800d33a
 800b728:	0800d368 	.word	0x0800d368

0800b72c <_close_r>:
 800b72c:	b538      	push	{r3, r4, r5, lr}
 800b72e:	4d06      	ldr	r5, [pc, #24]	; (800b748 <_close_r+0x1c>)
 800b730:	2300      	movs	r3, #0
 800b732:	4604      	mov	r4, r0
 800b734:	4608      	mov	r0, r1
 800b736:	602b      	str	r3, [r5, #0]
 800b738:	f7f6 fbdf 	bl	8001efa <_close>
 800b73c:	1c43      	adds	r3, r0, #1
 800b73e:	d102      	bne.n	800b746 <_close_r+0x1a>
 800b740:	682b      	ldr	r3, [r5, #0]
 800b742:	b103      	cbz	r3, 800b746 <_close_r+0x1a>
 800b744:	6023      	str	r3, [r4, #0]
 800b746:	bd38      	pop	{r3, r4, r5, pc}
 800b748:	2000097c 	.word	0x2000097c

0800b74c <fiprintf>:
 800b74c:	b40e      	push	{r1, r2, r3}
 800b74e:	b503      	push	{r0, r1, lr}
 800b750:	4601      	mov	r1, r0
 800b752:	ab03      	add	r3, sp, #12
 800b754:	4805      	ldr	r0, [pc, #20]	; (800b76c <fiprintf+0x20>)
 800b756:	f853 2b04 	ldr.w	r2, [r3], #4
 800b75a:	6800      	ldr	r0, [r0, #0]
 800b75c:	9301      	str	r3, [sp, #4]
 800b75e:	f000 f897 	bl	800b890 <_vfiprintf_r>
 800b762:	b002      	add	sp, #8
 800b764:	f85d eb04 	ldr.w	lr, [sp], #4
 800b768:	b003      	add	sp, #12
 800b76a:	4770      	bx	lr
 800b76c:	20000008 	.word	0x20000008

0800b770 <_lseek_r>:
 800b770:	b538      	push	{r3, r4, r5, lr}
 800b772:	4d07      	ldr	r5, [pc, #28]	; (800b790 <_lseek_r+0x20>)
 800b774:	4604      	mov	r4, r0
 800b776:	4608      	mov	r0, r1
 800b778:	4611      	mov	r1, r2
 800b77a:	2200      	movs	r2, #0
 800b77c:	602a      	str	r2, [r5, #0]
 800b77e:	461a      	mov	r2, r3
 800b780:	f7f6 fbe2 	bl	8001f48 <_lseek>
 800b784:	1c43      	adds	r3, r0, #1
 800b786:	d102      	bne.n	800b78e <_lseek_r+0x1e>
 800b788:	682b      	ldr	r3, [r5, #0]
 800b78a:	b103      	cbz	r3, 800b78e <_lseek_r+0x1e>
 800b78c:	6023      	str	r3, [r4, #0]
 800b78e:	bd38      	pop	{r3, r4, r5, pc}
 800b790:	2000097c 	.word	0x2000097c

0800b794 <memmove>:
 800b794:	4288      	cmp	r0, r1
 800b796:	b510      	push	{r4, lr}
 800b798:	eb01 0402 	add.w	r4, r1, r2
 800b79c:	d902      	bls.n	800b7a4 <memmove+0x10>
 800b79e:	4284      	cmp	r4, r0
 800b7a0:	4623      	mov	r3, r4
 800b7a2:	d807      	bhi.n	800b7b4 <memmove+0x20>
 800b7a4:	1e43      	subs	r3, r0, #1
 800b7a6:	42a1      	cmp	r1, r4
 800b7a8:	d008      	beq.n	800b7bc <memmove+0x28>
 800b7aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b7ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b7b2:	e7f8      	b.n	800b7a6 <memmove+0x12>
 800b7b4:	4402      	add	r2, r0
 800b7b6:	4601      	mov	r1, r0
 800b7b8:	428a      	cmp	r2, r1
 800b7ba:	d100      	bne.n	800b7be <memmove+0x2a>
 800b7bc:	bd10      	pop	{r4, pc}
 800b7be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b7c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b7c6:	e7f7      	b.n	800b7b8 <memmove+0x24>

0800b7c8 <__malloc_lock>:
 800b7c8:	4801      	ldr	r0, [pc, #4]	; (800b7d0 <__malloc_lock+0x8>)
 800b7ca:	f7fe bfba 	b.w	800a742 <__retarget_lock_acquire_recursive>
 800b7ce:	bf00      	nop
 800b7d0:	20000970 	.word	0x20000970

0800b7d4 <__malloc_unlock>:
 800b7d4:	4801      	ldr	r0, [pc, #4]	; (800b7dc <__malloc_unlock+0x8>)
 800b7d6:	f7fe bfb5 	b.w	800a744 <__retarget_lock_release_recursive>
 800b7da:	bf00      	nop
 800b7dc:	20000970 	.word	0x20000970

0800b7e0 <_realloc_r>:
 800b7e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7e4:	4680      	mov	r8, r0
 800b7e6:	4614      	mov	r4, r2
 800b7e8:	460e      	mov	r6, r1
 800b7ea:	b921      	cbnz	r1, 800b7f6 <_realloc_r+0x16>
 800b7ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7f0:	4611      	mov	r1, r2
 800b7f2:	f7ff bd07 	b.w	800b204 <_malloc_r>
 800b7f6:	b92a      	cbnz	r2, 800b804 <_realloc_r+0x24>
 800b7f8:	f7ff fc98 	bl	800b12c <_free_r>
 800b7fc:	4625      	mov	r5, r4
 800b7fe:	4628      	mov	r0, r5
 800b800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b804:	f000 fab2 	bl	800bd6c <_malloc_usable_size_r>
 800b808:	4284      	cmp	r4, r0
 800b80a:	4607      	mov	r7, r0
 800b80c:	d802      	bhi.n	800b814 <_realloc_r+0x34>
 800b80e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b812:	d812      	bhi.n	800b83a <_realloc_r+0x5a>
 800b814:	4621      	mov	r1, r4
 800b816:	4640      	mov	r0, r8
 800b818:	f7ff fcf4 	bl	800b204 <_malloc_r>
 800b81c:	4605      	mov	r5, r0
 800b81e:	2800      	cmp	r0, #0
 800b820:	d0ed      	beq.n	800b7fe <_realloc_r+0x1e>
 800b822:	42bc      	cmp	r4, r7
 800b824:	4622      	mov	r2, r4
 800b826:	4631      	mov	r1, r6
 800b828:	bf28      	it	cs
 800b82a:	463a      	movcs	r2, r7
 800b82c:	f7fb fde2 	bl	80073f4 <memcpy>
 800b830:	4631      	mov	r1, r6
 800b832:	4640      	mov	r0, r8
 800b834:	f7ff fc7a 	bl	800b12c <_free_r>
 800b838:	e7e1      	b.n	800b7fe <_realloc_r+0x1e>
 800b83a:	4635      	mov	r5, r6
 800b83c:	e7df      	b.n	800b7fe <_realloc_r+0x1e>

0800b83e <__sfputc_r>:
 800b83e:	6893      	ldr	r3, [r2, #8]
 800b840:	3b01      	subs	r3, #1
 800b842:	2b00      	cmp	r3, #0
 800b844:	b410      	push	{r4}
 800b846:	6093      	str	r3, [r2, #8]
 800b848:	da08      	bge.n	800b85c <__sfputc_r+0x1e>
 800b84a:	6994      	ldr	r4, [r2, #24]
 800b84c:	42a3      	cmp	r3, r4
 800b84e:	db01      	blt.n	800b854 <__sfputc_r+0x16>
 800b850:	290a      	cmp	r1, #10
 800b852:	d103      	bne.n	800b85c <__sfputc_r+0x1e>
 800b854:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b858:	f000 b95c 	b.w	800bb14 <__swbuf_r>
 800b85c:	6813      	ldr	r3, [r2, #0]
 800b85e:	1c58      	adds	r0, r3, #1
 800b860:	6010      	str	r0, [r2, #0]
 800b862:	7019      	strb	r1, [r3, #0]
 800b864:	4608      	mov	r0, r1
 800b866:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b86a:	4770      	bx	lr

0800b86c <__sfputs_r>:
 800b86c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b86e:	4606      	mov	r6, r0
 800b870:	460f      	mov	r7, r1
 800b872:	4614      	mov	r4, r2
 800b874:	18d5      	adds	r5, r2, r3
 800b876:	42ac      	cmp	r4, r5
 800b878:	d101      	bne.n	800b87e <__sfputs_r+0x12>
 800b87a:	2000      	movs	r0, #0
 800b87c:	e007      	b.n	800b88e <__sfputs_r+0x22>
 800b87e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b882:	463a      	mov	r2, r7
 800b884:	4630      	mov	r0, r6
 800b886:	f7ff ffda 	bl	800b83e <__sfputc_r>
 800b88a:	1c43      	adds	r3, r0, #1
 800b88c:	d1f3      	bne.n	800b876 <__sfputs_r+0xa>
 800b88e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b890 <_vfiprintf_r>:
 800b890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b894:	460d      	mov	r5, r1
 800b896:	b09d      	sub	sp, #116	; 0x74
 800b898:	4614      	mov	r4, r2
 800b89a:	4698      	mov	r8, r3
 800b89c:	4606      	mov	r6, r0
 800b89e:	b118      	cbz	r0, 800b8a8 <_vfiprintf_r+0x18>
 800b8a0:	6983      	ldr	r3, [r0, #24]
 800b8a2:	b90b      	cbnz	r3, 800b8a8 <_vfiprintf_r+0x18>
 800b8a4:	f7fe fb3c 	bl	8009f20 <__sinit>
 800b8a8:	4b89      	ldr	r3, [pc, #548]	; (800bad0 <_vfiprintf_r+0x240>)
 800b8aa:	429d      	cmp	r5, r3
 800b8ac:	d11b      	bne.n	800b8e6 <_vfiprintf_r+0x56>
 800b8ae:	6875      	ldr	r5, [r6, #4]
 800b8b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8b2:	07d9      	lsls	r1, r3, #31
 800b8b4:	d405      	bmi.n	800b8c2 <_vfiprintf_r+0x32>
 800b8b6:	89ab      	ldrh	r3, [r5, #12]
 800b8b8:	059a      	lsls	r2, r3, #22
 800b8ba:	d402      	bmi.n	800b8c2 <_vfiprintf_r+0x32>
 800b8bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8be:	f7fe ff40 	bl	800a742 <__retarget_lock_acquire_recursive>
 800b8c2:	89ab      	ldrh	r3, [r5, #12]
 800b8c4:	071b      	lsls	r3, r3, #28
 800b8c6:	d501      	bpl.n	800b8cc <_vfiprintf_r+0x3c>
 800b8c8:	692b      	ldr	r3, [r5, #16]
 800b8ca:	b9eb      	cbnz	r3, 800b908 <_vfiprintf_r+0x78>
 800b8cc:	4629      	mov	r1, r5
 800b8ce:	4630      	mov	r0, r6
 800b8d0:	f000 f972 	bl	800bbb8 <__swsetup_r>
 800b8d4:	b1c0      	cbz	r0, 800b908 <_vfiprintf_r+0x78>
 800b8d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8d8:	07dc      	lsls	r4, r3, #31
 800b8da:	d50e      	bpl.n	800b8fa <_vfiprintf_r+0x6a>
 800b8dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b8e0:	b01d      	add	sp, #116	; 0x74
 800b8e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8e6:	4b7b      	ldr	r3, [pc, #492]	; (800bad4 <_vfiprintf_r+0x244>)
 800b8e8:	429d      	cmp	r5, r3
 800b8ea:	d101      	bne.n	800b8f0 <_vfiprintf_r+0x60>
 800b8ec:	68b5      	ldr	r5, [r6, #8]
 800b8ee:	e7df      	b.n	800b8b0 <_vfiprintf_r+0x20>
 800b8f0:	4b79      	ldr	r3, [pc, #484]	; (800bad8 <_vfiprintf_r+0x248>)
 800b8f2:	429d      	cmp	r5, r3
 800b8f4:	bf08      	it	eq
 800b8f6:	68f5      	ldreq	r5, [r6, #12]
 800b8f8:	e7da      	b.n	800b8b0 <_vfiprintf_r+0x20>
 800b8fa:	89ab      	ldrh	r3, [r5, #12]
 800b8fc:	0598      	lsls	r0, r3, #22
 800b8fe:	d4ed      	bmi.n	800b8dc <_vfiprintf_r+0x4c>
 800b900:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b902:	f7fe ff1f 	bl	800a744 <__retarget_lock_release_recursive>
 800b906:	e7e9      	b.n	800b8dc <_vfiprintf_r+0x4c>
 800b908:	2300      	movs	r3, #0
 800b90a:	9309      	str	r3, [sp, #36]	; 0x24
 800b90c:	2320      	movs	r3, #32
 800b90e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b912:	f8cd 800c 	str.w	r8, [sp, #12]
 800b916:	2330      	movs	r3, #48	; 0x30
 800b918:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800badc <_vfiprintf_r+0x24c>
 800b91c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b920:	f04f 0901 	mov.w	r9, #1
 800b924:	4623      	mov	r3, r4
 800b926:	469a      	mov	sl, r3
 800b928:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b92c:	b10a      	cbz	r2, 800b932 <_vfiprintf_r+0xa2>
 800b92e:	2a25      	cmp	r2, #37	; 0x25
 800b930:	d1f9      	bne.n	800b926 <_vfiprintf_r+0x96>
 800b932:	ebba 0b04 	subs.w	fp, sl, r4
 800b936:	d00b      	beq.n	800b950 <_vfiprintf_r+0xc0>
 800b938:	465b      	mov	r3, fp
 800b93a:	4622      	mov	r2, r4
 800b93c:	4629      	mov	r1, r5
 800b93e:	4630      	mov	r0, r6
 800b940:	f7ff ff94 	bl	800b86c <__sfputs_r>
 800b944:	3001      	adds	r0, #1
 800b946:	f000 80aa 	beq.w	800ba9e <_vfiprintf_r+0x20e>
 800b94a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b94c:	445a      	add	r2, fp
 800b94e:	9209      	str	r2, [sp, #36]	; 0x24
 800b950:	f89a 3000 	ldrb.w	r3, [sl]
 800b954:	2b00      	cmp	r3, #0
 800b956:	f000 80a2 	beq.w	800ba9e <_vfiprintf_r+0x20e>
 800b95a:	2300      	movs	r3, #0
 800b95c:	f04f 32ff 	mov.w	r2, #4294967295
 800b960:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b964:	f10a 0a01 	add.w	sl, sl, #1
 800b968:	9304      	str	r3, [sp, #16]
 800b96a:	9307      	str	r3, [sp, #28]
 800b96c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b970:	931a      	str	r3, [sp, #104]	; 0x68
 800b972:	4654      	mov	r4, sl
 800b974:	2205      	movs	r2, #5
 800b976:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b97a:	4858      	ldr	r0, [pc, #352]	; (800badc <_vfiprintf_r+0x24c>)
 800b97c:	f7f4 fc50 	bl	8000220 <memchr>
 800b980:	9a04      	ldr	r2, [sp, #16]
 800b982:	b9d8      	cbnz	r0, 800b9bc <_vfiprintf_r+0x12c>
 800b984:	06d1      	lsls	r1, r2, #27
 800b986:	bf44      	itt	mi
 800b988:	2320      	movmi	r3, #32
 800b98a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b98e:	0713      	lsls	r3, r2, #28
 800b990:	bf44      	itt	mi
 800b992:	232b      	movmi	r3, #43	; 0x2b
 800b994:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b998:	f89a 3000 	ldrb.w	r3, [sl]
 800b99c:	2b2a      	cmp	r3, #42	; 0x2a
 800b99e:	d015      	beq.n	800b9cc <_vfiprintf_r+0x13c>
 800b9a0:	9a07      	ldr	r2, [sp, #28]
 800b9a2:	4654      	mov	r4, sl
 800b9a4:	2000      	movs	r0, #0
 800b9a6:	f04f 0c0a 	mov.w	ip, #10
 800b9aa:	4621      	mov	r1, r4
 800b9ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9b0:	3b30      	subs	r3, #48	; 0x30
 800b9b2:	2b09      	cmp	r3, #9
 800b9b4:	d94e      	bls.n	800ba54 <_vfiprintf_r+0x1c4>
 800b9b6:	b1b0      	cbz	r0, 800b9e6 <_vfiprintf_r+0x156>
 800b9b8:	9207      	str	r2, [sp, #28]
 800b9ba:	e014      	b.n	800b9e6 <_vfiprintf_r+0x156>
 800b9bc:	eba0 0308 	sub.w	r3, r0, r8
 800b9c0:	fa09 f303 	lsl.w	r3, r9, r3
 800b9c4:	4313      	orrs	r3, r2
 800b9c6:	9304      	str	r3, [sp, #16]
 800b9c8:	46a2      	mov	sl, r4
 800b9ca:	e7d2      	b.n	800b972 <_vfiprintf_r+0xe2>
 800b9cc:	9b03      	ldr	r3, [sp, #12]
 800b9ce:	1d19      	adds	r1, r3, #4
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	9103      	str	r1, [sp, #12]
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	bfbb      	ittet	lt
 800b9d8:	425b      	neglt	r3, r3
 800b9da:	f042 0202 	orrlt.w	r2, r2, #2
 800b9de:	9307      	strge	r3, [sp, #28]
 800b9e0:	9307      	strlt	r3, [sp, #28]
 800b9e2:	bfb8      	it	lt
 800b9e4:	9204      	strlt	r2, [sp, #16]
 800b9e6:	7823      	ldrb	r3, [r4, #0]
 800b9e8:	2b2e      	cmp	r3, #46	; 0x2e
 800b9ea:	d10c      	bne.n	800ba06 <_vfiprintf_r+0x176>
 800b9ec:	7863      	ldrb	r3, [r4, #1]
 800b9ee:	2b2a      	cmp	r3, #42	; 0x2a
 800b9f0:	d135      	bne.n	800ba5e <_vfiprintf_r+0x1ce>
 800b9f2:	9b03      	ldr	r3, [sp, #12]
 800b9f4:	1d1a      	adds	r2, r3, #4
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	9203      	str	r2, [sp, #12]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	bfb8      	it	lt
 800b9fe:	f04f 33ff 	movlt.w	r3, #4294967295
 800ba02:	3402      	adds	r4, #2
 800ba04:	9305      	str	r3, [sp, #20]
 800ba06:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800baec <_vfiprintf_r+0x25c>
 800ba0a:	7821      	ldrb	r1, [r4, #0]
 800ba0c:	2203      	movs	r2, #3
 800ba0e:	4650      	mov	r0, sl
 800ba10:	f7f4 fc06 	bl	8000220 <memchr>
 800ba14:	b140      	cbz	r0, 800ba28 <_vfiprintf_r+0x198>
 800ba16:	2340      	movs	r3, #64	; 0x40
 800ba18:	eba0 000a 	sub.w	r0, r0, sl
 800ba1c:	fa03 f000 	lsl.w	r0, r3, r0
 800ba20:	9b04      	ldr	r3, [sp, #16]
 800ba22:	4303      	orrs	r3, r0
 800ba24:	3401      	adds	r4, #1
 800ba26:	9304      	str	r3, [sp, #16]
 800ba28:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba2c:	482c      	ldr	r0, [pc, #176]	; (800bae0 <_vfiprintf_r+0x250>)
 800ba2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba32:	2206      	movs	r2, #6
 800ba34:	f7f4 fbf4 	bl	8000220 <memchr>
 800ba38:	2800      	cmp	r0, #0
 800ba3a:	d03f      	beq.n	800babc <_vfiprintf_r+0x22c>
 800ba3c:	4b29      	ldr	r3, [pc, #164]	; (800bae4 <_vfiprintf_r+0x254>)
 800ba3e:	bb1b      	cbnz	r3, 800ba88 <_vfiprintf_r+0x1f8>
 800ba40:	9b03      	ldr	r3, [sp, #12]
 800ba42:	3307      	adds	r3, #7
 800ba44:	f023 0307 	bic.w	r3, r3, #7
 800ba48:	3308      	adds	r3, #8
 800ba4a:	9303      	str	r3, [sp, #12]
 800ba4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba4e:	443b      	add	r3, r7
 800ba50:	9309      	str	r3, [sp, #36]	; 0x24
 800ba52:	e767      	b.n	800b924 <_vfiprintf_r+0x94>
 800ba54:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba58:	460c      	mov	r4, r1
 800ba5a:	2001      	movs	r0, #1
 800ba5c:	e7a5      	b.n	800b9aa <_vfiprintf_r+0x11a>
 800ba5e:	2300      	movs	r3, #0
 800ba60:	3401      	adds	r4, #1
 800ba62:	9305      	str	r3, [sp, #20]
 800ba64:	4619      	mov	r1, r3
 800ba66:	f04f 0c0a 	mov.w	ip, #10
 800ba6a:	4620      	mov	r0, r4
 800ba6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba70:	3a30      	subs	r2, #48	; 0x30
 800ba72:	2a09      	cmp	r2, #9
 800ba74:	d903      	bls.n	800ba7e <_vfiprintf_r+0x1ee>
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d0c5      	beq.n	800ba06 <_vfiprintf_r+0x176>
 800ba7a:	9105      	str	r1, [sp, #20]
 800ba7c:	e7c3      	b.n	800ba06 <_vfiprintf_r+0x176>
 800ba7e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba82:	4604      	mov	r4, r0
 800ba84:	2301      	movs	r3, #1
 800ba86:	e7f0      	b.n	800ba6a <_vfiprintf_r+0x1da>
 800ba88:	ab03      	add	r3, sp, #12
 800ba8a:	9300      	str	r3, [sp, #0]
 800ba8c:	462a      	mov	r2, r5
 800ba8e:	4b16      	ldr	r3, [pc, #88]	; (800bae8 <_vfiprintf_r+0x258>)
 800ba90:	a904      	add	r1, sp, #16
 800ba92:	4630      	mov	r0, r6
 800ba94:	f7fb fd64 	bl	8007560 <_printf_float>
 800ba98:	4607      	mov	r7, r0
 800ba9a:	1c78      	adds	r0, r7, #1
 800ba9c:	d1d6      	bne.n	800ba4c <_vfiprintf_r+0x1bc>
 800ba9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800baa0:	07d9      	lsls	r1, r3, #31
 800baa2:	d405      	bmi.n	800bab0 <_vfiprintf_r+0x220>
 800baa4:	89ab      	ldrh	r3, [r5, #12]
 800baa6:	059a      	lsls	r2, r3, #22
 800baa8:	d402      	bmi.n	800bab0 <_vfiprintf_r+0x220>
 800baaa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800baac:	f7fe fe4a 	bl	800a744 <__retarget_lock_release_recursive>
 800bab0:	89ab      	ldrh	r3, [r5, #12]
 800bab2:	065b      	lsls	r3, r3, #25
 800bab4:	f53f af12 	bmi.w	800b8dc <_vfiprintf_r+0x4c>
 800bab8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800baba:	e711      	b.n	800b8e0 <_vfiprintf_r+0x50>
 800babc:	ab03      	add	r3, sp, #12
 800babe:	9300      	str	r3, [sp, #0]
 800bac0:	462a      	mov	r2, r5
 800bac2:	4b09      	ldr	r3, [pc, #36]	; (800bae8 <_vfiprintf_r+0x258>)
 800bac4:	a904      	add	r1, sp, #16
 800bac6:	4630      	mov	r0, r6
 800bac8:	f7fb ffee 	bl	8007aa8 <_printf_i>
 800bacc:	e7e4      	b.n	800ba98 <_vfiprintf_r+0x208>
 800bace:	bf00      	nop
 800bad0:	0800d104 	.word	0x0800d104
 800bad4:	0800d124 	.word	0x0800d124
 800bad8:	0800d0e4 	.word	0x0800d0e4
 800badc:	0800d31c 	.word	0x0800d31c
 800bae0:	0800d326 	.word	0x0800d326
 800bae4:	08007561 	.word	0x08007561
 800bae8:	0800b86d 	.word	0x0800b86d
 800baec:	0800d322 	.word	0x0800d322

0800baf0 <_read_r>:
 800baf0:	b538      	push	{r3, r4, r5, lr}
 800baf2:	4d07      	ldr	r5, [pc, #28]	; (800bb10 <_read_r+0x20>)
 800baf4:	4604      	mov	r4, r0
 800baf6:	4608      	mov	r0, r1
 800baf8:	4611      	mov	r1, r2
 800bafa:	2200      	movs	r2, #0
 800bafc:	602a      	str	r2, [r5, #0]
 800bafe:	461a      	mov	r2, r3
 800bb00:	f7f6 f9c2 	bl	8001e88 <_read>
 800bb04:	1c43      	adds	r3, r0, #1
 800bb06:	d102      	bne.n	800bb0e <_read_r+0x1e>
 800bb08:	682b      	ldr	r3, [r5, #0]
 800bb0a:	b103      	cbz	r3, 800bb0e <_read_r+0x1e>
 800bb0c:	6023      	str	r3, [r4, #0]
 800bb0e:	bd38      	pop	{r3, r4, r5, pc}
 800bb10:	2000097c 	.word	0x2000097c

0800bb14 <__swbuf_r>:
 800bb14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb16:	460e      	mov	r6, r1
 800bb18:	4614      	mov	r4, r2
 800bb1a:	4605      	mov	r5, r0
 800bb1c:	b118      	cbz	r0, 800bb26 <__swbuf_r+0x12>
 800bb1e:	6983      	ldr	r3, [r0, #24]
 800bb20:	b90b      	cbnz	r3, 800bb26 <__swbuf_r+0x12>
 800bb22:	f7fe f9fd 	bl	8009f20 <__sinit>
 800bb26:	4b21      	ldr	r3, [pc, #132]	; (800bbac <__swbuf_r+0x98>)
 800bb28:	429c      	cmp	r4, r3
 800bb2a:	d12b      	bne.n	800bb84 <__swbuf_r+0x70>
 800bb2c:	686c      	ldr	r4, [r5, #4]
 800bb2e:	69a3      	ldr	r3, [r4, #24]
 800bb30:	60a3      	str	r3, [r4, #8]
 800bb32:	89a3      	ldrh	r3, [r4, #12]
 800bb34:	071a      	lsls	r2, r3, #28
 800bb36:	d52f      	bpl.n	800bb98 <__swbuf_r+0x84>
 800bb38:	6923      	ldr	r3, [r4, #16]
 800bb3a:	b36b      	cbz	r3, 800bb98 <__swbuf_r+0x84>
 800bb3c:	6923      	ldr	r3, [r4, #16]
 800bb3e:	6820      	ldr	r0, [r4, #0]
 800bb40:	1ac0      	subs	r0, r0, r3
 800bb42:	6963      	ldr	r3, [r4, #20]
 800bb44:	b2f6      	uxtb	r6, r6
 800bb46:	4283      	cmp	r3, r0
 800bb48:	4637      	mov	r7, r6
 800bb4a:	dc04      	bgt.n	800bb56 <__swbuf_r+0x42>
 800bb4c:	4621      	mov	r1, r4
 800bb4e:	4628      	mov	r0, r5
 800bb50:	f7fe f952 	bl	8009df8 <_fflush_r>
 800bb54:	bb30      	cbnz	r0, 800bba4 <__swbuf_r+0x90>
 800bb56:	68a3      	ldr	r3, [r4, #8]
 800bb58:	3b01      	subs	r3, #1
 800bb5a:	60a3      	str	r3, [r4, #8]
 800bb5c:	6823      	ldr	r3, [r4, #0]
 800bb5e:	1c5a      	adds	r2, r3, #1
 800bb60:	6022      	str	r2, [r4, #0]
 800bb62:	701e      	strb	r6, [r3, #0]
 800bb64:	6963      	ldr	r3, [r4, #20]
 800bb66:	3001      	adds	r0, #1
 800bb68:	4283      	cmp	r3, r0
 800bb6a:	d004      	beq.n	800bb76 <__swbuf_r+0x62>
 800bb6c:	89a3      	ldrh	r3, [r4, #12]
 800bb6e:	07db      	lsls	r3, r3, #31
 800bb70:	d506      	bpl.n	800bb80 <__swbuf_r+0x6c>
 800bb72:	2e0a      	cmp	r6, #10
 800bb74:	d104      	bne.n	800bb80 <__swbuf_r+0x6c>
 800bb76:	4621      	mov	r1, r4
 800bb78:	4628      	mov	r0, r5
 800bb7a:	f7fe f93d 	bl	8009df8 <_fflush_r>
 800bb7e:	b988      	cbnz	r0, 800bba4 <__swbuf_r+0x90>
 800bb80:	4638      	mov	r0, r7
 800bb82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb84:	4b0a      	ldr	r3, [pc, #40]	; (800bbb0 <__swbuf_r+0x9c>)
 800bb86:	429c      	cmp	r4, r3
 800bb88:	d101      	bne.n	800bb8e <__swbuf_r+0x7a>
 800bb8a:	68ac      	ldr	r4, [r5, #8]
 800bb8c:	e7cf      	b.n	800bb2e <__swbuf_r+0x1a>
 800bb8e:	4b09      	ldr	r3, [pc, #36]	; (800bbb4 <__swbuf_r+0xa0>)
 800bb90:	429c      	cmp	r4, r3
 800bb92:	bf08      	it	eq
 800bb94:	68ec      	ldreq	r4, [r5, #12]
 800bb96:	e7ca      	b.n	800bb2e <__swbuf_r+0x1a>
 800bb98:	4621      	mov	r1, r4
 800bb9a:	4628      	mov	r0, r5
 800bb9c:	f000 f80c 	bl	800bbb8 <__swsetup_r>
 800bba0:	2800      	cmp	r0, #0
 800bba2:	d0cb      	beq.n	800bb3c <__swbuf_r+0x28>
 800bba4:	f04f 37ff 	mov.w	r7, #4294967295
 800bba8:	e7ea      	b.n	800bb80 <__swbuf_r+0x6c>
 800bbaa:	bf00      	nop
 800bbac:	0800d104 	.word	0x0800d104
 800bbb0:	0800d124 	.word	0x0800d124
 800bbb4:	0800d0e4 	.word	0x0800d0e4

0800bbb8 <__swsetup_r>:
 800bbb8:	4b32      	ldr	r3, [pc, #200]	; (800bc84 <__swsetup_r+0xcc>)
 800bbba:	b570      	push	{r4, r5, r6, lr}
 800bbbc:	681d      	ldr	r5, [r3, #0]
 800bbbe:	4606      	mov	r6, r0
 800bbc0:	460c      	mov	r4, r1
 800bbc2:	b125      	cbz	r5, 800bbce <__swsetup_r+0x16>
 800bbc4:	69ab      	ldr	r3, [r5, #24]
 800bbc6:	b913      	cbnz	r3, 800bbce <__swsetup_r+0x16>
 800bbc8:	4628      	mov	r0, r5
 800bbca:	f7fe f9a9 	bl	8009f20 <__sinit>
 800bbce:	4b2e      	ldr	r3, [pc, #184]	; (800bc88 <__swsetup_r+0xd0>)
 800bbd0:	429c      	cmp	r4, r3
 800bbd2:	d10f      	bne.n	800bbf4 <__swsetup_r+0x3c>
 800bbd4:	686c      	ldr	r4, [r5, #4]
 800bbd6:	89a3      	ldrh	r3, [r4, #12]
 800bbd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bbdc:	0719      	lsls	r1, r3, #28
 800bbde:	d42c      	bmi.n	800bc3a <__swsetup_r+0x82>
 800bbe0:	06dd      	lsls	r5, r3, #27
 800bbe2:	d411      	bmi.n	800bc08 <__swsetup_r+0x50>
 800bbe4:	2309      	movs	r3, #9
 800bbe6:	6033      	str	r3, [r6, #0]
 800bbe8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bbec:	81a3      	strh	r3, [r4, #12]
 800bbee:	f04f 30ff 	mov.w	r0, #4294967295
 800bbf2:	e03e      	b.n	800bc72 <__swsetup_r+0xba>
 800bbf4:	4b25      	ldr	r3, [pc, #148]	; (800bc8c <__swsetup_r+0xd4>)
 800bbf6:	429c      	cmp	r4, r3
 800bbf8:	d101      	bne.n	800bbfe <__swsetup_r+0x46>
 800bbfa:	68ac      	ldr	r4, [r5, #8]
 800bbfc:	e7eb      	b.n	800bbd6 <__swsetup_r+0x1e>
 800bbfe:	4b24      	ldr	r3, [pc, #144]	; (800bc90 <__swsetup_r+0xd8>)
 800bc00:	429c      	cmp	r4, r3
 800bc02:	bf08      	it	eq
 800bc04:	68ec      	ldreq	r4, [r5, #12]
 800bc06:	e7e6      	b.n	800bbd6 <__swsetup_r+0x1e>
 800bc08:	0758      	lsls	r0, r3, #29
 800bc0a:	d512      	bpl.n	800bc32 <__swsetup_r+0x7a>
 800bc0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bc0e:	b141      	cbz	r1, 800bc22 <__swsetup_r+0x6a>
 800bc10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bc14:	4299      	cmp	r1, r3
 800bc16:	d002      	beq.n	800bc1e <__swsetup_r+0x66>
 800bc18:	4630      	mov	r0, r6
 800bc1a:	f7ff fa87 	bl	800b12c <_free_r>
 800bc1e:	2300      	movs	r3, #0
 800bc20:	6363      	str	r3, [r4, #52]	; 0x34
 800bc22:	89a3      	ldrh	r3, [r4, #12]
 800bc24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bc28:	81a3      	strh	r3, [r4, #12]
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	6063      	str	r3, [r4, #4]
 800bc2e:	6923      	ldr	r3, [r4, #16]
 800bc30:	6023      	str	r3, [r4, #0]
 800bc32:	89a3      	ldrh	r3, [r4, #12]
 800bc34:	f043 0308 	orr.w	r3, r3, #8
 800bc38:	81a3      	strh	r3, [r4, #12]
 800bc3a:	6923      	ldr	r3, [r4, #16]
 800bc3c:	b94b      	cbnz	r3, 800bc52 <__swsetup_r+0x9a>
 800bc3e:	89a3      	ldrh	r3, [r4, #12]
 800bc40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bc44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bc48:	d003      	beq.n	800bc52 <__swsetup_r+0x9a>
 800bc4a:	4621      	mov	r1, r4
 800bc4c:	4630      	mov	r0, r6
 800bc4e:	f000 f84d 	bl	800bcec <__smakebuf_r>
 800bc52:	89a0      	ldrh	r0, [r4, #12]
 800bc54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bc58:	f010 0301 	ands.w	r3, r0, #1
 800bc5c:	d00a      	beq.n	800bc74 <__swsetup_r+0xbc>
 800bc5e:	2300      	movs	r3, #0
 800bc60:	60a3      	str	r3, [r4, #8]
 800bc62:	6963      	ldr	r3, [r4, #20]
 800bc64:	425b      	negs	r3, r3
 800bc66:	61a3      	str	r3, [r4, #24]
 800bc68:	6923      	ldr	r3, [r4, #16]
 800bc6a:	b943      	cbnz	r3, 800bc7e <__swsetup_r+0xc6>
 800bc6c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bc70:	d1ba      	bne.n	800bbe8 <__swsetup_r+0x30>
 800bc72:	bd70      	pop	{r4, r5, r6, pc}
 800bc74:	0781      	lsls	r1, r0, #30
 800bc76:	bf58      	it	pl
 800bc78:	6963      	ldrpl	r3, [r4, #20]
 800bc7a:	60a3      	str	r3, [r4, #8]
 800bc7c:	e7f4      	b.n	800bc68 <__swsetup_r+0xb0>
 800bc7e:	2000      	movs	r0, #0
 800bc80:	e7f7      	b.n	800bc72 <__swsetup_r+0xba>
 800bc82:	bf00      	nop
 800bc84:	20000008 	.word	0x20000008
 800bc88:	0800d104 	.word	0x0800d104
 800bc8c:	0800d124 	.word	0x0800d124
 800bc90:	0800d0e4 	.word	0x0800d0e4

0800bc94 <abort>:
 800bc94:	b508      	push	{r3, lr}
 800bc96:	2006      	movs	r0, #6
 800bc98:	f000 f898 	bl	800bdcc <raise>
 800bc9c:	2001      	movs	r0, #1
 800bc9e:	f7f6 f8e9 	bl	8001e74 <_exit>

0800bca2 <__swhatbuf_r>:
 800bca2:	b570      	push	{r4, r5, r6, lr}
 800bca4:	460e      	mov	r6, r1
 800bca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcaa:	2900      	cmp	r1, #0
 800bcac:	b096      	sub	sp, #88	; 0x58
 800bcae:	4614      	mov	r4, r2
 800bcb0:	461d      	mov	r5, r3
 800bcb2:	da08      	bge.n	800bcc6 <__swhatbuf_r+0x24>
 800bcb4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bcb8:	2200      	movs	r2, #0
 800bcba:	602a      	str	r2, [r5, #0]
 800bcbc:	061a      	lsls	r2, r3, #24
 800bcbe:	d410      	bmi.n	800bce2 <__swhatbuf_r+0x40>
 800bcc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bcc4:	e00e      	b.n	800bce4 <__swhatbuf_r+0x42>
 800bcc6:	466a      	mov	r2, sp
 800bcc8:	f000 f89c 	bl	800be04 <_fstat_r>
 800bccc:	2800      	cmp	r0, #0
 800bcce:	dbf1      	blt.n	800bcb4 <__swhatbuf_r+0x12>
 800bcd0:	9a01      	ldr	r2, [sp, #4]
 800bcd2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bcd6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bcda:	425a      	negs	r2, r3
 800bcdc:	415a      	adcs	r2, r3
 800bcde:	602a      	str	r2, [r5, #0]
 800bce0:	e7ee      	b.n	800bcc0 <__swhatbuf_r+0x1e>
 800bce2:	2340      	movs	r3, #64	; 0x40
 800bce4:	2000      	movs	r0, #0
 800bce6:	6023      	str	r3, [r4, #0]
 800bce8:	b016      	add	sp, #88	; 0x58
 800bcea:	bd70      	pop	{r4, r5, r6, pc}

0800bcec <__smakebuf_r>:
 800bcec:	898b      	ldrh	r3, [r1, #12]
 800bcee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bcf0:	079d      	lsls	r5, r3, #30
 800bcf2:	4606      	mov	r6, r0
 800bcf4:	460c      	mov	r4, r1
 800bcf6:	d507      	bpl.n	800bd08 <__smakebuf_r+0x1c>
 800bcf8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bcfc:	6023      	str	r3, [r4, #0]
 800bcfe:	6123      	str	r3, [r4, #16]
 800bd00:	2301      	movs	r3, #1
 800bd02:	6163      	str	r3, [r4, #20]
 800bd04:	b002      	add	sp, #8
 800bd06:	bd70      	pop	{r4, r5, r6, pc}
 800bd08:	ab01      	add	r3, sp, #4
 800bd0a:	466a      	mov	r2, sp
 800bd0c:	f7ff ffc9 	bl	800bca2 <__swhatbuf_r>
 800bd10:	9900      	ldr	r1, [sp, #0]
 800bd12:	4605      	mov	r5, r0
 800bd14:	4630      	mov	r0, r6
 800bd16:	f7ff fa75 	bl	800b204 <_malloc_r>
 800bd1a:	b948      	cbnz	r0, 800bd30 <__smakebuf_r+0x44>
 800bd1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd20:	059a      	lsls	r2, r3, #22
 800bd22:	d4ef      	bmi.n	800bd04 <__smakebuf_r+0x18>
 800bd24:	f023 0303 	bic.w	r3, r3, #3
 800bd28:	f043 0302 	orr.w	r3, r3, #2
 800bd2c:	81a3      	strh	r3, [r4, #12]
 800bd2e:	e7e3      	b.n	800bcf8 <__smakebuf_r+0xc>
 800bd30:	4b0d      	ldr	r3, [pc, #52]	; (800bd68 <__smakebuf_r+0x7c>)
 800bd32:	62b3      	str	r3, [r6, #40]	; 0x28
 800bd34:	89a3      	ldrh	r3, [r4, #12]
 800bd36:	6020      	str	r0, [r4, #0]
 800bd38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd3c:	81a3      	strh	r3, [r4, #12]
 800bd3e:	9b00      	ldr	r3, [sp, #0]
 800bd40:	6163      	str	r3, [r4, #20]
 800bd42:	9b01      	ldr	r3, [sp, #4]
 800bd44:	6120      	str	r0, [r4, #16]
 800bd46:	b15b      	cbz	r3, 800bd60 <__smakebuf_r+0x74>
 800bd48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd4c:	4630      	mov	r0, r6
 800bd4e:	f000 f86b 	bl	800be28 <_isatty_r>
 800bd52:	b128      	cbz	r0, 800bd60 <__smakebuf_r+0x74>
 800bd54:	89a3      	ldrh	r3, [r4, #12]
 800bd56:	f023 0303 	bic.w	r3, r3, #3
 800bd5a:	f043 0301 	orr.w	r3, r3, #1
 800bd5e:	81a3      	strh	r3, [r4, #12]
 800bd60:	89a0      	ldrh	r0, [r4, #12]
 800bd62:	4305      	orrs	r5, r0
 800bd64:	81a5      	strh	r5, [r4, #12]
 800bd66:	e7cd      	b.n	800bd04 <__smakebuf_r+0x18>
 800bd68:	08009eb9 	.word	0x08009eb9

0800bd6c <_malloc_usable_size_r>:
 800bd6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd70:	1f18      	subs	r0, r3, #4
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	bfbc      	itt	lt
 800bd76:	580b      	ldrlt	r3, [r1, r0]
 800bd78:	18c0      	addlt	r0, r0, r3
 800bd7a:	4770      	bx	lr

0800bd7c <_raise_r>:
 800bd7c:	291f      	cmp	r1, #31
 800bd7e:	b538      	push	{r3, r4, r5, lr}
 800bd80:	4604      	mov	r4, r0
 800bd82:	460d      	mov	r5, r1
 800bd84:	d904      	bls.n	800bd90 <_raise_r+0x14>
 800bd86:	2316      	movs	r3, #22
 800bd88:	6003      	str	r3, [r0, #0]
 800bd8a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd8e:	bd38      	pop	{r3, r4, r5, pc}
 800bd90:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bd92:	b112      	cbz	r2, 800bd9a <_raise_r+0x1e>
 800bd94:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bd98:	b94b      	cbnz	r3, 800bdae <_raise_r+0x32>
 800bd9a:	4620      	mov	r0, r4
 800bd9c:	f000 f830 	bl	800be00 <_getpid_r>
 800bda0:	462a      	mov	r2, r5
 800bda2:	4601      	mov	r1, r0
 800bda4:	4620      	mov	r0, r4
 800bda6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdaa:	f000 b817 	b.w	800bddc <_kill_r>
 800bdae:	2b01      	cmp	r3, #1
 800bdb0:	d00a      	beq.n	800bdc8 <_raise_r+0x4c>
 800bdb2:	1c59      	adds	r1, r3, #1
 800bdb4:	d103      	bne.n	800bdbe <_raise_r+0x42>
 800bdb6:	2316      	movs	r3, #22
 800bdb8:	6003      	str	r3, [r0, #0]
 800bdba:	2001      	movs	r0, #1
 800bdbc:	e7e7      	b.n	800bd8e <_raise_r+0x12>
 800bdbe:	2400      	movs	r4, #0
 800bdc0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bdc4:	4628      	mov	r0, r5
 800bdc6:	4798      	blx	r3
 800bdc8:	2000      	movs	r0, #0
 800bdca:	e7e0      	b.n	800bd8e <_raise_r+0x12>

0800bdcc <raise>:
 800bdcc:	4b02      	ldr	r3, [pc, #8]	; (800bdd8 <raise+0xc>)
 800bdce:	4601      	mov	r1, r0
 800bdd0:	6818      	ldr	r0, [r3, #0]
 800bdd2:	f7ff bfd3 	b.w	800bd7c <_raise_r>
 800bdd6:	bf00      	nop
 800bdd8:	20000008 	.word	0x20000008

0800bddc <_kill_r>:
 800bddc:	b538      	push	{r3, r4, r5, lr}
 800bdde:	4d07      	ldr	r5, [pc, #28]	; (800bdfc <_kill_r+0x20>)
 800bde0:	2300      	movs	r3, #0
 800bde2:	4604      	mov	r4, r0
 800bde4:	4608      	mov	r0, r1
 800bde6:	4611      	mov	r1, r2
 800bde8:	602b      	str	r3, [r5, #0]
 800bdea:	f7f6 f833 	bl	8001e54 <_kill>
 800bdee:	1c43      	adds	r3, r0, #1
 800bdf0:	d102      	bne.n	800bdf8 <_kill_r+0x1c>
 800bdf2:	682b      	ldr	r3, [r5, #0]
 800bdf4:	b103      	cbz	r3, 800bdf8 <_kill_r+0x1c>
 800bdf6:	6023      	str	r3, [r4, #0]
 800bdf8:	bd38      	pop	{r3, r4, r5, pc}
 800bdfa:	bf00      	nop
 800bdfc:	2000097c 	.word	0x2000097c

0800be00 <_getpid_r>:
 800be00:	f7f6 b820 	b.w	8001e44 <_getpid>

0800be04 <_fstat_r>:
 800be04:	b538      	push	{r3, r4, r5, lr}
 800be06:	4d07      	ldr	r5, [pc, #28]	; (800be24 <_fstat_r+0x20>)
 800be08:	2300      	movs	r3, #0
 800be0a:	4604      	mov	r4, r0
 800be0c:	4608      	mov	r0, r1
 800be0e:	4611      	mov	r1, r2
 800be10:	602b      	str	r3, [r5, #0]
 800be12:	f7f6 f87e 	bl	8001f12 <_fstat>
 800be16:	1c43      	adds	r3, r0, #1
 800be18:	d102      	bne.n	800be20 <_fstat_r+0x1c>
 800be1a:	682b      	ldr	r3, [r5, #0]
 800be1c:	b103      	cbz	r3, 800be20 <_fstat_r+0x1c>
 800be1e:	6023      	str	r3, [r4, #0]
 800be20:	bd38      	pop	{r3, r4, r5, pc}
 800be22:	bf00      	nop
 800be24:	2000097c 	.word	0x2000097c

0800be28 <_isatty_r>:
 800be28:	b538      	push	{r3, r4, r5, lr}
 800be2a:	4d06      	ldr	r5, [pc, #24]	; (800be44 <_isatty_r+0x1c>)
 800be2c:	2300      	movs	r3, #0
 800be2e:	4604      	mov	r4, r0
 800be30:	4608      	mov	r0, r1
 800be32:	602b      	str	r3, [r5, #0]
 800be34:	f7f6 f87d 	bl	8001f32 <_isatty>
 800be38:	1c43      	adds	r3, r0, #1
 800be3a:	d102      	bne.n	800be42 <_isatty_r+0x1a>
 800be3c:	682b      	ldr	r3, [r5, #0]
 800be3e:	b103      	cbz	r3, 800be42 <_isatty_r+0x1a>
 800be40:	6023      	str	r3, [r4, #0]
 800be42:	bd38      	pop	{r3, r4, r5, pc}
 800be44:	2000097c 	.word	0x2000097c

0800be48 <round>:
 800be48:	ec51 0b10 	vmov	r0, r1, d0
 800be4c:	b570      	push	{r4, r5, r6, lr}
 800be4e:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800be52:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800be56:	2c13      	cmp	r4, #19
 800be58:	ee10 2a10 	vmov	r2, s0
 800be5c:	460b      	mov	r3, r1
 800be5e:	dc19      	bgt.n	800be94 <round+0x4c>
 800be60:	2c00      	cmp	r4, #0
 800be62:	da09      	bge.n	800be78 <round+0x30>
 800be64:	3401      	adds	r4, #1
 800be66:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800be6a:	d103      	bne.n	800be74 <round+0x2c>
 800be6c:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800be70:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800be74:	2200      	movs	r2, #0
 800be76:	e028      	b.n	800beca <round+0x82>
 800be78:	4d15      	ldr	r5, [pc, #84]	; (800bed0 <round+0x88>)
 800be7a:	4125      	asrs	r5, r4
 800be7c:	ea01 0605 	and.w	r6, r1, r5
 800be80:	4332      	orrs	r2, r6
 800be82:	d00e      	beq.n	800bea2 <round+0x5a>
 800be84:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800be88:	fa42 f404 	asr.w	r4, r2, r4
 800be8c:	4423      	add	r3, r4
 800be8e:	ea23 0305 	bic.w	r3, r3, r5
 800be92:	e7ef      	b.n	800be74 <round+0x2c>
 800be94:	2c33      	cmp	r4, #51	; 0x33
 800be96:	dd07      	ble.n	800bea8 <round+0x60>
 800be98:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800be9c:	d101      	bne.n	800bea2 <round+0x5a>
 800be9e:	f7f4 fa15 	bl	80002cc <__adddf3>
 800bea2:	ec41 0b10 	vmov	d0, r0, r1
 800bea6:	bd70      	pop	{r4, r5, r6, pc}
 800bea8:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800beac:	f04f 35ff 	mov.w	r5, #4294967295
 800beb0:	40f5      	lsrs	r5, r6
 800beb2:	4228      	tst	r0, r5
 800beb4:	d0f5      	beq.n	800bea2 <round+0x5a>
 800beb6:	2101      	movs	r1, #1
 800beb8:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800bebc:	fa01 f404 	lsl.w	r4, r1, r4
 800bec0:	1912      	adds	r2, r2, r4
 800bec2:	bf28      	it	cs
 800bec4:	185b      	addcs	r3, r3, r1
 800bec6:	ea22 0205 	bic.w	r2, r2, r5
 800beca:	4619      	mov	r1, r3
 800becc:	4610      	mov	r0, r2
 800bece:	e7e8      	b.n	800bea2 <round+0x5a>
 800bed0:	000fffff 	.word	0x000fffff

0800bed4 <pow>:
 800bed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bed6:	ed2d 8b02 	vpush	{d8}
 800beda:	eeb0 8a40 	vmov.f32	s16, s0
 800bede:	eef0 8a60 	vmov.f32	s17, s1
 800bee2:	ec55 4b11 	vmov	r4, r5, d1
 800bee6:	f000 f867 	bl	800bfb8 <__ieee754_pow>
 800beea:	4622      	mov	r2, r4
 800beec:	462b      	mov	r3, r5
 800beee:	4620      	mov	r0, r4
 800bef0:	4629      	mov	r1, r5
 800bef2:	ec57 6b10 	vmov	r6, r7, d0
 800bef6:	f7f4 fe39 	bl	8000b6c <__aeabi_dcmpun>
 800befa:	2800      	cmp	r0, #0
 800befc:	d13b      	bne.n	800bf76 <pow+0xa2>
 800befe:	ec51 0b18 	vmov	r0, r1, d8
 800bf02:	2200      	movs	r2, #0
 800bf04:	2300      	movs	r3, #0
 800bf06:	f7f4 fdff 	bl	8000b08 <__aeabi_dcmpeq>
 800bf0a:	b1b8      	cbz	r0, 800bf3c <pow+0x68>
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	2300      	movs	r3, #0
 800bf10:	4620      	mov	r0, r4
 800bf12:	4629      	mov	r1, r5
 800bf14:	f7f4 fdf8 	bl	8000b08 <__aeabi_dcmpeq>
 800bf18:	2800      	cmp	r0, #0
 800bf1a:	d146      	bne.n	800bfaa <pow+0xd6>
 800bf1c:	ec45 4b10 	vmov	d0, r4, r5
 800bf20:	f000 fe63 	bl	800cbea <finite>
 800bf24:	b338      	cbz	r0, 800bf76 <pow+0xa2>
 800bf26:	2200      	movs	r2, #0
 800bf28:	2300      	movs	r3, #0
 800bf2a:	4620      	mov	r0, r4
 800bf2c:	4629      	mov	r1, r5
 800bf2e:	f7f4 fdf5 	bl	8000b1c <__aeabi_dcmplt>
 800bf32:	b300      	cbz	r0, 800bf76 <pow+0xa2>
 800bf34:	f7fb fa34 	bl	80073a0 <__errno>
 800bf38:	2322      	movs	r3, #34	; 0x22
 800bf3a:	e01b      	b.n	800bf74 <pow+0xa0>
 800bf3c:	ec47 6b10 	vmov	d0, r6, r7
 800bf40:	f000 fe53 	bl	800cbea <finite>
 800bf44:	b9e0      	cbnz	r0, 800bf80 <pow+0xac>
 800bf46:	eeb0 0a48 	vmov.f32	s0, s16
 800bf4a:	eef0 0a68 	vmov.f32	s1, s17
 800bf4e:	f000 fe4c 	bl	800cbea <finite>
 800bf52:	b1a8      	cbz	r0, 800bf80 <pow+0xac>
 800bf54:	ec45 4b10 	vmov	d0, r4, r5
 800bf58:	f000 fe47 	bl	800cbea <finite>
 800bf5c:	b180      	cbz	r0, 800bf80 <pow+0xac>
 800bf5e:	4632      	mov	r2, r6
 800bf60:	463b      	mov	r3, r7
 800bf62:	4630      	mov	r0, r6
 800bf64:	4639      	mov	r1, r7
 800bf66:	f7f4 fe01 	bl	8000b6c <__aeabi_dcmpun>
 800bf6a:	2800      	cmp	r0, #0
 800bf6c:	d0e2      	beq.n	800bf34 <pow+0x60>
 800bf6e:	f7fb fa17 	bl	80073a0 <__errno>
 800bf72:	2321      	movs	r3, #33	; 0x21
 800bf74:	6003      	str	r3, [r0, #0]
 800bf76:	ecbd 8b02 	vpop	{d8}
 800bf7a:	ec47 6b10 	vmov	d0, r6, r7
 800bf7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf80:	2200      	movs	r2, #0
 800bf82:	2300      	movs	r3, #0
 800bf84:	4630      	mov	r0, r6
 800bf86:	4639      	mov	r1, r7
 800bf88:	f7f4 fdbe 	bl	8000b08 <__aeabi_dcmpeq>
 800bf8c:	2800      	cmp	r0, #0
 800bf8e:	d0f2      	beq.n	800bf76 <pow+0xa2>
 800bf90:	eeb0 0a48 	vmov.f32	s0, s16
 800bf94:	eef0 0a68 	vmov.f32	s1, s17
 800bf98:	f000 fe27 	bl	800cbea <finite>
 800bf9c:	2800      	cmp	r0, #0
 800bf9e:	d0ea      	beq.n	800bf76 <pow+0xa2>
 800bfa0:	ec45 4b10 	vmov	d0, r4, r5
 800bfa4:	f000 fe21 	bl	800cbea <finite>
 800bfa8:	e7c3      	b.n	800bf32 <pow+0x5e>
 800bfaa:	4f01      	ldr	r7, [pc, #4]	; (800bfb0 <pow+0xdc>)
 800bfac:	2600      	movs	r6, #0
 800bfae:	e7e2      	b.n	800bf76 <pow+0xa2>
 800bfb0:	3ff00000 	.word	0x3ff00000
 800bfb4:	00000000 	.word	0x00000000

0800bfb8 <__ieee754_pow>:
 800bfb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfbc:	ed2d 8b06 	vpush	{d8-d10}
 800bfc0:	b089      	sub	sp, #36	; 0x24
 800bfc2:	ed8d 1b00 	vstr	d1, [sp]
 800bfc6:	e9dd 2900 	ldrd	r2, r9, [sp]
 800bfca:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800bfce:	ea58 0102 	orrs.w	r1, r8, r2
 800bfd2:	ec57 6b10 	vmov	r6, r7, d0
 800bfd6:	d115      	bne.n	800c004 <__ieee754_pow+0x4c>
 800bfd8:	19b3      	adds	r3, r6, r6
 800bfda:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800bfde:	4152      	adcs	r2, r2
 800bfe0:	4299      	cmp	r1, r3
 800bfe2:	4b89      	ldr	r3, [pc, #548]	; (800c208 <__ieee754_pow+0x250>)
 800bfe4:	4193      	sbcs	r3, r2
 800bfe6:	f080 84d2 	bcs.w	800c98e <__ieee754_pow+0x9d6>
 800bfea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bfee:	4630      	mov	r0, r6
 800bff0:	4639      	mov	r1, r7
 800bff2:	f7f4 f96b 	bl	80002cc <__adddf3>
 800bff6:	ec41 0b10 	vmov	d0, r0, r1
 800bffa:	b009      	add	sp, #36	; 0x24
 800bffc:	ecbd 8b06 	vpop	{d8-d10}
 800c000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c004:	4b81      	ldr	r3, [pc, #516]	; (800c20c <__ieee754_pow+0x254>)
 800c006:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800c00a:	429c      	cmp	r4, r3
 800c00c:	ee10 aa10 	vmov	sl, s0
 800c010:	463d      	mov	r5, r7
 800c012:	dc06      	bgt.n	800c022 <__ieee754_pow+0x6a>
 800c014:	d101      	bne.n	800c01a <__ieee754_pow+0x62>
 800c016:	2e00      	cmp	r6, #0
 800c018:	d1e7      	bne.n	800bfea <__ieee754_pow+0x32>
 800c01a:	4598      	cmp	r8, r3
 800c01c:	dc01      	bgt.n	800c022 <__ieee754_pow+0x6a>
 800c01e:	d10f      	bne.n	800c040 <__ieee754_pow+0x88>
 800c020:	b172      	cbz	r2, 800c040 <__ieee754_pow+0x88>
 800c022:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800c026:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800c02a:	ea55 050a 	orrs.w	r5, r5, sl
 800c02e:	d1dc      	bne.n	800bfea <__ieee754_pow+0x32>
 800c030:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c034:	18db      	adds	r3, r3, r3
 800c036:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800c03a:	4152      	adcs	r2, r2
 800c03c:	429d      	cmp	r5, r3
 800c03e:	e7d0      	b.n	800bfe2 <__ieee754_pow+0x2a>
 800c040:	2d00      	cmp	r5, #0
 800c042:	da3b      	bge.n	800c0bc <__ieee754_pow+0x104>
 800c044:	4b72      	ldr	r3, [pc, #456]	; (800c210 <__ieee754_pow+0x258>)
 800c046:	4598      	cmp	r8, r3
 800c048:	dc51      	bgt.n	800c0ee <__ieee754_pow+0x136>
 800c04a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c04e:	4598      	cmp	r8, r3
 800c050:	f340 84ac 	ble.w	800c9ac <__ieee754_pow+0x9f4>
 800c054:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c058:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c05c:	2b14      	cmp	r3, #20
 800c05e:	dd0f      	ble.n	800c080 <__ieee754_pow+0xc8>
 800c060:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c064:	fa22 f103 	lsr.w	r1, r2, r3
 800c068:	fa01 f303 	lsl.w	r3, r1, r3
 800c06c:	4293      	cmp	r3, r2
 800c06e:	f040 849d 	bne.w	800c9ac <__ieee754_pow+0x9f4>
 800c072:	f001 0101 	and.w	r1, r1, #1
 800c076:	f1c1 0302 	rsb	r3, r1, #2
 800c07a:	9304      	str	r3, [sp, #16]
 800c07c:	b182      	cbz	r2, 800c0a0 <__ieee754_pow+0xe8>
 800c07e:	e05f      	b.n	800c140 <__ieee754_pow+0x188>
 800c080:	2a00      	cmp	r2, #0
 800c082:	d15b      	bne.n	800c13c <__ieee754_pow+0x184>
 800c084:	f1c3 0314 	rsb	r3, r3, #20
 800c088:	fa48 f103 	asr.w	r1, r8, r3
 800c08c:	fa01 f303 	lsl.w	r3, r1, r3
 800c090:	4543      	cmp	r3, r8
 800c092:	f040 8488 	bne.w	800c9a6 <__ieee754_pow+0x9ee>
 800c096:	f001 0101 	and.w	r1, r1, #1
 800c09a:	f1c1 0302 	rsb	r3, r1, #2
 800c09e:	9304      	str	r3, [sp, #16]
 800c0a0:	4b5c      	ldr	r3, [pc, #368]	; (800c214 <__ieee754_pow+0x25c>)
 800c0a2:	4598      	cmp	r8, r3
 800c0a4:	d132      	bne.n	800c10c <__ieee754_pow+0x154>
 800c0a6:	f1b9 0f00 	cmp.w	r9, #0
 800c0aa:	f280 8478 	bge.w	800c99e <__ieee754_pow+0x9e6>
 800c0ae:	4959      	ldr	r1, [pc, #356]	; (800c214 <__ieee754_pow+0x25c>)
 800c0b0:	4632      	mov	r2, r6
 800c0b2:	463b      	mov	r3, r7
 800c0b4:	2000      	movs	r0, #0
 800c0b6:	f7f4 fbe9 	bl	800088c <__aeabi_ddiv>
 800c0ba:	e79c      	b.n	800bff6 <__ieee754_pow+0x3e>
 800c0bc:	2300      	movs	r3, #0
 800c0be:	9304      	str	r3, [sp, #16]
 800c0c0:	2a00      	cmp	r2, #0
 800c0c2:	d13d      	bne.n	800c140 <__ieee754_pow+0x188>
 800c0c4:	4b51      	ldr	r3, [pc, #324]	; (800c20c <__ieee754_pow+0x254>)
 800c0c6:	4598      	cmp	r8, r3
 800c0c8:	d1ea      	bne.n	800c0a0 <__ieee754_pow+0xe8>
 800c0ca:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c0ce:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c0d2:	ea53 030a 	orrs.w	r3, r3, sl
 800c0d6:	f000 845a 	beq.w	800c98e <__ieee754_pow+0x9d6>
 800c0da:	4b4f      	ldr	r3, [pc, #316]	; (800c218 <__ieee754_pow+0x260>)
 800c0dc:	429c      	cmp	r4, r3
 800c0de:	dd08      	ble.n	800c0f2 <__ieee754_pow+0x13a>
 800c0e0:	f1b9 0f00 	cmp.w	r9, #0
 800c0e4:	f2c0 8457 	blt.w	800c996 <__ieee754_pow+0x9de>
 800c0e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c0ec:	e783      	b.n	800bff6 <__ieee754_pow+0x3e>
 800c0ee:	2302      	movs	r3, #2
 800c0f0:	e7e5      	b.n	800c0be <__ieee754_pow+0x106>
 800c0f2:	f1b9 0f00 	cmp.w	r9, #0
 800c0f6:	f04f 0000 	mov.w	r0, #0
 800c0fa:	f04f 0100 	mov.w	r1, #0
 800c0fe:	f6bf af7a 	bge.w	800bff6 <__ieee754_pow+0x3e>
 800c102:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c106:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c10a:	e774      	b.n	800bff6 <__ieee754_pow+0x3e>
 800c10c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c110:	d106      	bne.n	800c120 <__ieee754_pow+0x168>
 800c112:	4632      	mov	r2, r6
 800c114:	463b      	mov	r3, r7
 800c116:	4630      	mov	r0, r6
 800c118:	4639      	mov	r1, r7
 800c11a:	f7f4 fa8d 	bl	8000638 <__aeabi_dmul>
 800c11e:	e76a      	b.n	800bff6 <__ieee754_pow+0x3e>
 800c120:	4b3e      	ldr	r3, [pc, #248]	; (800c21c <__ieee754_pow+0x264>)
 800c122:	4599      	cmp	r9, r3
 800c124:	d10c      	bne.n	800c140 <__ieee754_pow+0x188>
 800c126:	2d00      	cmp	r5, #0
 800c128:	db0a      	blt.n	800c140 <__ieee754_pow+0x188>
 800c12a:	ec47 6b10 	vmov	d0, r6, r7
 800c12e:	b009      	add	sp, #36	; 0x24
 800c130:	ecbd 8b06 	vpop	{d8-d10}
 800c134:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c138:	f000 bc6c 	b.w	800ca14 <__ieee754_sqrt>
 800c13c:	2300      	movs	r3, #0
 800c13e:	9304      	str	r3, [sp, #16]
 800c140:	ec47 6b10 	vmov	d0, r6, r7
 800c144:	f000 fd48 	bl	800cbd8 <fabs>
 800c148:	ec51 0b10 	vmov	r0, r1, d0
 800c14c:	f1ba 0f00 	cmp.w	sl, #0
 800c150:	d129      	bne.n	800c1a6 <__ieee754_pow+0x1ee>
 800c152:	b124      	cbz	r4, 800c15e <__ieee754_pow+0x1a6>
 800c154:	4b2f      	ldr	r3, [pc, #188]	; (800c214 <__ieee754_pow+0x25c>)
 800c156:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c15a:	429a      	cmp	r2, r3
 800c15c:	d123      	bne.n	800c1a6 <__ieee754_pow+0x1ee>
 800c15e:	f1b9 0f00 	cmp.w	r9, #0
 800c162:	da05      	bge.n	800c170 <__ieee754_pow+0x1b8>
 800c164:	4602      	mov	r2, r0
 800c166:	460b      	mov	r3, r1
 800c168:	2000      	movs	r0, #0
 800c16a:	492a      	ldr	r1, [pc, #168]	; (800c214 <__ieee754_pow+0x25c>)
 800c16c:	f7f4 fb8e 	bl	800088c <__aeabi_ddiv>
 800c170:	2d00      	cmp	r5, #0
 800c172:	f6bf af40 	bge.w	800bff6 <__ieee754_pow+0x3e>
 800c176:	9b04      	ldr	r3, [sp, #16]
 800c178:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c17c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c180:	4323      	orrs	r3, r4
 800c182:	d108      	bne.n	800c196 <__ieee754_pow+0x1de>
 800c184:	4602      	mov	r2, r0
 800c186:	460b      	mov	r3, r1
 800c188:	4610      	mov	r0, r2
 800c18a:	4619      	mov	r1, r3
 800c18c:	f7f4 f89c 	bl	80002c8 <__aeabi_dsub>
 800c190:	4602      	mov	r2, r0
 800c192:	460b      	mov	r3, r1
 800c194:	e78f      	b.n	800c0b6 <__ieee754_pow+0xfe>
 800c196:	9b04      	ldr	r3, [sp, #16]
 800c198:	2b01      	cmp	r3, #1
 800c19a:	f47f af2c 	bne.w	800bff6 <__ieee754_pow+0x3e>
 800c19e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c1a2:	4619      	mov	r1, r3
 800c1a4:	e727      	b.n	800bff6 <__ieee754_pow+0x3e>
 800c1a6:	0feb      	lsrs	r3, r5, #31
 800c1a8:	3b01      	subs	r3, #1
 800c1aa:	9306      	str	r3, [sp, #24]
 800c1ac:	9a06      	ldr	r2, [sp, #24]
 800c1ae:	9b04      	ldr	r3, [sp, #16]
 800c1b0:	4313      	orrs	r3, r2
 800c1b2:	d102      	bne.n	800c1ba <__ieee754_pow+0x202>
 800c1b4:	4632      	mov	r2, r6
 800c1b6:	463b      	mov	r3, r7
 800c1b8:	e7e6      	b.n	800c188 <__ieee754_pow+0x1d0>
 800c1ba:	4b19      	ldr	r3, [pc, #100]	; (800c220 <__ieee754_pow+0x268>)
 800c1bc:	4598      	cmp	r8, r3
 800c1be:	f340 80fb 	ble.w	800c3b8 <__ieee754_pow+0x400>
 800c1c2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c1c6:	4598      	cmp	r8, r3
 800c1c8:	4b13      	ldr	r3, [pc, #76]	; (800c218 <__ieee754_pow+0x260>)
 800c1ca:	dd0c      	ble.n	800c1e6 <__ieee754_pow+0x22e>
 800c1cc:	429c      	cmp	r4, r3
 800c1ce:	dc0f      	bgt.n	800c1f0 <__ieee754_pow+0x238>
 800c1d0:	f1b9 0f00 	cmp.w	r9, #0
 800c1d4:	da0f      	bge.n	800c1f6 <__ieee754_pow+0x23e>
 800c1d6:	2000      	movs	r0, #0
 800c1d8:	b009      	add	sp, #36	; 0x24
 800c1da:	ecbd 8b06 	vpop	{d8-d10}
 800c1de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1e2:	f000 bcf0 	b.w	800cbc6 <__math_oflow>
 800c1e6:	429c      	cmp	r4, r3
 800c1e8:	dbf2      	blt.n	800c1d0 <__ieee754_pow+0x218>
 800c1ea:	4b0a      	ldr	r3, [pc, #40]	; (800c214 <__ieee754_pow+0x25c>)
 800c1ec:	429c      	cmp	r4, r3
 800c1ee:	dd19      	ble.n	800c224 <__ieee754_pow+0x26c>
 800c1f0:	f1b9 0f00 	cmp.w	r9, #0
 800c1f4:	dcef      	bgt.n	800c1d6 <__ieee754_pow+0x21e>
 800c1f6:	2000      	movs	r0, #0
 800c1f8:	b009      	add	sp, #36	; 0x24
 800c1fa:	ecbd 8b06 	vpop	{d8-d10}
 800c1fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c202:	f000 bcd7 	b.w	800cbb4 <__math_uflow>
 800c206:	bf00      	nop
 800c208:	fff00000 	.word	0xfff00000
 800c20c:	7ff00000 	.word	0x7ff00000
 800c210:	433fffff 	.word	0x433fffff
 800c214:	3ff00000 	.word	0x3ff00000
 800c218:	3fefffff 	.word	0x3fefffff
 800c21c:	3fe00000 	.word	0x3fe00000
 800c220:	41e00000 	.word	0x41e00000
 800c224:	4b60      	ldr	r3, [pc, #384]	; (800c3a8 <__ieee754_pow+0x3f0>)
 800c226:	2200      	movs	r2, #0
 800c228:	f7f4 f84e 	bl	80002c8 <__aeabi_dsub>
 800c22c:	a354      	add	r3, pc, #336	; (adr r3, 800c380 <__ieee754_pow+0x3c8>)
 800c22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c232:	4604      	mov	r4, r0
 800c234:	460d      	mov	r5, r1
 800c236:	f7f4 f9ff 	bl	8000638 <__aeabi_dmul>
 800c23a:	a353      	add	r3, pc, #332	; (adr r3, 800c388 <__ieee754_pow+0x3d0>)
 800c23c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c240:	4606      	mov	r6, r0
 800c242:	460f      	mov	r7, r1
 800c244:	4620      	mov	r0, r4
 800c246:	4629      	mov	r1, r5
 800c248:	f7f4 f9f6 	bl	8000638 <__aeabi_dmul>
 800c24c:	4b57      	ldr	r3, [pc, #348]	; (800c3ac <__ieee754_pow+0x3f4>)
 800c24e:	4682      	mov	sl, r0
 800c250:	468b      	mov	fp, r1
 800c252:	2200      	movs	r2, #0
 800c254:	4620      	mov	r0, r4
 800c256:	4629      	mov	r1, r5
 800c258:	f7f4 f9ee 	bl	8000638 <__aeabi_dmul>
 800c25c:	4602      	mov	r2, r0
 800c25e:	460b      	mov	r3, r1
 800c260:	a14b      	add	r1, pc, #300	; (adr r1, 800c390 <__ieee754_pow+0x3d8>)
 800c262:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c266:	f7f4 f82f 	bl	80002c8 <__aeabi_dsub>
 800c26a:	4622      	mov	r2, r4
 800c26c:	462b      	mov	r3, r5
 800c26e:	f7f4 f9e3 	bl	8000638 <__aeabi_dmul>
 800c272:	4602      	mov	r2, r0
 800c274:	460b      	mov	r3, r1
 800c276:	2000      	movs	r0, #0
 800c278:	494d      	ldr	r1, [pc, #308]	; (800c3b0 <__ieee754_pow+0x3f8>)
 800c27a:	f7f4 f825 	bl	80002c8 <__aeabi_dsub>
 800c27e:	4622      	mov	r2, r4
 800c280:	4680      	mov	r8, r0
 800c282:	4689      	mov	r9, r1
 800c284:	462b      	mov	r3, r5
 800c286:	4620      	mov	r0, r4
 800c288:	4629      	mov	r1, r5
 800c28a:	f7f4 f9d5 	bl	8000638 <__aeabi_dmul>
 800c28e:	4602      	mov	r2, r0
 800c290:	460b      	mov	r3, r1
 800c292:	4640      	mov	r0, r8
 800c294:	4649      	mov	r1, r9
 800c296:	f7f4 f9cf 	bl	8000638 <__aeabi_dmul>
 800c29a:	a33f      	add	r3, pc, #252	; (adr r3, 800c398 <__ieee754_pow+0x3e0>)
 800c29c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2a0:	f7f4 f9ca 	bl	8000638 <__aeabi_dmul>
 800c2a4:	4602      	mov	r2, r0
 800c2a6:	460b      	mov	r3, r1
 800c2a8:	4650      	mov	r0, sl
 800c2aa:	4659      	mov	r1, fp
 800c2ac:	f7f4 f80c 	bl	80002c8 <__aeabi_dsub>
 800c2b0:	4602      	mov	r2, r0
 800c2b2:	460b      	mov	r3, r1
 800c2b4:	4680      	mov	r8, r0
 800c2b6:	4689      	mov	r9, r1
 800c2b8:	4630      	mov	r0, r6
 800c2ba:	4639      	mov	r1, r7
 800c2bc:	f7f4 f806 	bl	80002cc <__adddf3>
 800c2c0:	2000      	movs	r0, #0
 800c2c2:	4632      	mov	r2, r6
 800c2c4:	463b      	mov	r3, r7
 800c2c6:	4604      	mov	r4, r0
 800c2c8:	460d      	mov	r5, r1
 800c2ca:	f7f3 fffd 	bl	80002c8 <__aeabi_dsub>
 800c2ce:	4602      	mov	r2, r0
 800c2d0:	460b      	mov	r3, r1
 800c2d2:	4640      	mov	r0, r8
 800c2d4:	4649      	mov	r1, r9
 800c2d6:	f7f3 fff7 	bl	80002c8 <__aeabi_dsub>
 800c2da:	9b04      	ldr	r3, [sp, #16]
 800c2dc:	9a06      	ldr	r2, [sp, #24]
 800c2de:	3b01      	subs	r3, #1
 800c2e0:	4313      	orrs	r3, r2
 800c2e2:	4682      	mov	sl, r0
 800c2e4:	468b      	mov	fp, r1
 800c2e6:	f040 81e7 	bne.w	800c6b8 <__ieee754_pow+0x700>
 800c2ea:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800c3a0 <__ieee754_pow+0x3e8>
 800c2ee:	eeb0 8a47 	vmov.f32	s16, s14
 800c2f2:	eef0 8a67 	vmov.f32	s17, s15
 800c2f6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c2fa:	2600      	movs	r6, #0
 800c2fc:	4632      	mov	r2, r6
 800c2fe:	463b      	mov	r3, r7
 800c300:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c304:	f7f3 ffe0 	bl	80002c8 <__aeabi_dsub>
 800c308:	4622      	mov	r2, r4
 800c30a:	462b      	mov	r3, r5
 800c30c:	f7f4 f994 	bl	8000638 <__aeabi_dmul>
 800c310:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c314:	4680      	mov	r8, r0
 800c316:	4689      	mov	r9, r1
 800c318:	4650      	mov	r0, sl
 800c31a:	4659      	mov	r1, fp
 800c31c:	f7f4 f98c 	bl	8000638 <__aeabi_dmul>
 800c320:	4602      	mov	r2, r0
 800c322:	460b      	mov	r3, r1
 800c324:	4640      	mov	r0, r8
 800c326:	4649      	mov	r1, r9
 800c328:	f7f3 ffd0 	bl	80002cc <__adddf3>
 800c32c:	4632      	mov	r2, r6
 800c32e:	463b      	mov	r3, r7
 800c330:	4680      	mov	r8, r0
 800c332:	4689      	mov	r9, r1
 800c334:	4620      	mov	r0, r4
 800c336:	4629      	mov	r1, r5
 800c338:	f7f4 f97e 	bl	8000638 <__aeabi_dmul>
 800c33c:	460b      	mov	r3, r1
 800c33e:	4604      	mov	r4, r0
 800c340:	460d      	mov	r5, r1
 800c342:	4602      	mov	r2, r0
 800c344:	4649      	mov	r1, r9
 800c346:	4640      	mov	r0, r8
 800c348:	f7f3 ffc0 	bl	80002cc <__adddf3>
 800c34c:	4b19      	ldr	r3, [pc, #100]	; (800c3b4 <__ieee754_pow+0x3fc>)
 800c34e:	4299      	cmp	r1, r3
 800c350:	ec45 4b19 	vmov	d9, r4, r5
 800c354:	4606      	mov	r6, r0
 800c356:	460f      	mov	r7, r1
 800c358:	468b      	mov	fp, r1
 800c35a:	f340 82f1 	ble.w	800c940 <__ieee754_pow+0x988>
 800c35e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c362:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c366:	4303      	orrs	r3, r0
 800c368:	f000 81e4 	beq.w	800c734 <__ieee754_pow+0x77c>
 800c36c:	ec51 0b18 	vmov	r0, r1, d8
 800c370:	2200      	movs	r2, #0
 800c372:	2300      	movs	r3, #0
 800c374:	f7f4 fbd2 	bl	8000b1c <__aeabi_dcmplt>
 800c378:	3800      	subs	r0, #0
 800c37a:	bf18      	it	ne
 800c37c:	2001      	movne	r0, #1
 800c37e:	e72b      	b.n	800c1d8 <__ieee754_pow+0x220>
 800c380:	60000000 	.word	0x60000000
 800c384:	3ff71547 	.word	0x3ff71547
 800c388:	f85ddf44 	.word	0xf85ddf44
 800c38c:	3e54ae0b 	.word	0x3e54ae0b
 800c390:	55555555 	.word	0x55555555
 800c394:	3fd55555 	.word	0x3fd55555
 800c398:	652b82fe 	.word	0x652b82fe
 800c39c:	3ff71547 	.word	0x3ff71547
 800c3a0:	00000000 	.word	0x00000000
 800c3a4:	bff00000 	.word	0xbff00000
 800c3a8:	3ff00000 	.word	0x3ff00000
 800c3ac:	3fd00000 	.word	0x3fd00000
 800c3b0:	3fe00000 	.word	0x3fe00000
 800c3b4:	408fffff 	.word	0x408fffff
 800c3b8:	4bd5      	ldr	r3, [pc, #852]	; (800c710 <__ieee754_pow+0x758>)
 800c3ba:	402b      	ands	r3, r5
 800c3bc:	2200      	movs	r2, #0
 800c3be:	b92b      	cbnz	r3, 800c3cc <__ieee754_pow+0x414>
 800c3c0:	4bd4      	ldr	r3, [pc, #848]	; (800c714 <__ieee754_pow+0x75c>)
 800c3c2:	f7f4 f939 	bl	8000638 <__aeabi_dmul>
 800c3c6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c3ca:	460c      	mov	r4, r1
 800c3cc:	1523      	asrs	r3, r4, #20
 800c3ce:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c3d2:	4413      	add	r3, r2
 800c3d4:	9305      	str	r3, [sp, #20]
 800c3d6:	4bd0      	ldr	r3, [pc, #832]	; (800c718 <__ieee754_pow+0x760>)
 800c3d8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c3dc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c3e0:	429c      	cmp	r4, r3
 800c3e2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c3e6:	dd08      	ble.n	800c3fa <__ieee754_pow+0x442>
 800c3e8:	4bcc      	ldr	r3, [pc, #816]	; (800c71c <__ieee754_pow+0x764>)
 800c3ea:	429c      	cmp	r4, r3
 800c3ec:	f340 8162 	ble.w	800c6b4 <__ieee754_pow+0x6fc>
 800c3f0:	9b05      	ldr	r3, [sp, #20]
 800c3f2:	3301      	adds	r3, #1
 800c3f4:	9305      	str	r3, [sp, #20]
 800c3f6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c3fa:	2400      	movs	r4, #0
 800c3fc:	00e3      	lsls	r3, r4, #3
 800c3fe:	9307      	str	r3, [sp, #28]
 800c400:	4bc7      	ldr	r3, [pc, #796]	; (800c720 <__ieee754_pow+0x768>)
 800c402:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c406:	ed93 7b00 	vldr	d7, [r3]
 800c40a:	4629      	mov	r1, r5
 800c40c:	ec53 2b17 	vmov	r2, r3, d7
 800c410:	eeb0 9a47 	vmov.f32	s18, s14
 800c414:	eef0 9a67 	vmov.f32	s19, s15
 800c418:	4682      	mov	sl, r0
 800c41a:	f7f3 ff55 	bl	80002c8 <__aeabi_dsub>
 800c41e:	4652      	mov	r2, sl
 800c420:	4606      	mov	r6, r0
 800c422:	460f      	mov	r7, r1
 800c424:	462b      	mov	r3, r5
 800c426:	ec51 0b19 	vmov	r0, r1, d9
 800c42a:	f7f3 ff4f 	bl	80002cc <__adddf3>
 800c42e:	4602      	mov	r2, r0
 800c430:	460b      	mov	r3, r1
 800c432:	2000      	movs	r0, #0
 800c434:	49bb      	ldr	r1, [pc, #748]	; (800c724 <__ieee754_pow+0x76c>)
 800c436:	f7f4 fa29 	bl	800088c <__aeabi_ddiv>
 800c43a:	ec41 0b1a 	vmov	d10, r0, r1
 800c43e:	4602      	mov	r2, r0
 800c440:	460b      	mov	r3, r1
 800c442:	4630      	mov	r0, r6
 800c444:	4639      	mov	r1, r7
 800c446:	f7f4 f8f7 	bl	8000638 <__aeabi_dmul>
 800c44a:	2300      	movs	r3, #0
 800c44c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c450:	9302      	str	r3, [sp, #8]
 800c452:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c456:	46ab      	mov	fp, r5
 800c458:	106d      	asrs	r5, r5, #1
 800c45a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c45e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c462:	ec41 0b18 	vmov	d8, r0, r1
 800c466:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c46a:	2200      	movs	r2, #0
 800c46c:	4640      	mov	r0, r8
 800c46e:	4649      	mov	r1, r9
 800c470:	4614      	mov	r4, r2
 800c472:	461d      	mov	r5, r3
 800c474:	f7f4 f8e0 	bl	8000638 <__aeabi_dmul>
 800c478:	4602      	mov	r2, r0
 800c47a:	460b      	mov	r3, r1
 800c47c:	4630      	mov	r0, r6
 800c47e:	4639      	mov	r1, r7
 800c480:	f7f3 ff22 	bl	80002c8 <__aeabi_dsub>
 800c484:	ec53 2b19 	vmov	r2, r3, d9
 800c488:	4606      	mov	r6, r0
 800c48a:	460f      	mov	r7, r1
 800c48c:	4620      	mov	r0, r4
 800c48e:	4629      	mov	r1, r5
 800c490:	f7f3 ff1a 	bl	80002c8 <__aeabi_dsub>
 800c494:	4602      	mov	r2, r0
 800c496:	460b      	mov	r3, r1
 800c498:	4650      	mov	r0, sl
 800c49a:	4659      	mov	r1, fp
 800c49c:	f7f3 ff14 	bl	80002c8 <__aeabi_dsub>
 800c4a0:	4642      	mov	r2, r8
 800c4a2:	464b      	mov	r3, r9
 800c4a4:	f7f4 f8c8 	bl	8000638 <__aeabi_dmul>
 800c4a8:	4602      	mov	r2, r0
 800c4aa:	460b      	mov	r3, r1
 800c4ac:	4630      	mov	r0, r6
 800c4ae:	4639      	mov	r1, r7
 800c4b0:	f7f3 ff0a 	bl	80002c8 <__aeabi_dsub>
 800c4b4:	ec53 2b1a 	vmov	r2, r3, d10
 800c4b8:	f7f4 f8be 	bl	8000638 <__aeabi_dmul>
 800c4bc:	ec53 2b18 	vmov	r2, r3, d8
 800c4c0:	ec41 0b19 	vmov	d9, r0, r1
 800c4c4:	ec51 0b18 	vmov	r0, r1, d8
 800c4c8:	f7f4 f8b6 	bl	8000638 <__aeabi_dmul>
 800c4cc:	a37c      	add	r3, pc, #496	; (adr r3, 800c6c0 <__ieee754_pow+0x708>)
 800c4ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d2:	4604      	mov	r4, r0
 800c4d4:	460d      	mov	r5, r1
 800c4d6:	f7f4 f8af 	bl	8000638 <__aeabi_dmul>
 800c4da:	a37b      	add	r3, pc, #492	; (adr r3, 800c6c8 <__ieee754_pow+0x710>)
 800c4dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e0:	f7f3 fef4 	bl	80002cc <__adddf3>
 800c4e4:	4622      	mov	r2, r4
 800c4e6:	462b      	mov	r3, r5
 800c4e8:	f7f4 f8a6 	bl	8000638 <__aeabi_dmul>
 800c4ec:	a378      	add	r3, pc, #480	; (adr r3, 800c6d0 <__ieee754_pow+0x718>)
 800c4ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4f2:	f7f3 feeb 	bl	80002cc <__adddf3>
 800c4f6:	4622      	mov	r2, r4
 800c4f8:	462b      	mov	r3, r5
 800c4fa:	f7f4 f89d 	bl	8000638 <__aeabi_dmul>
 800c4fe:	a376      	add	r3, pc, #472	; (adr r3, 800c6d8 <__ieee754_pow+0x720>)
 800c500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c504:	f7f3 fee2 	bl	80002cc <__adddf3>
 800c508:	4622      	mov	r2, r4
 800c50a:	462b      	mov	r3, r5
 800c50c:	f7f4 f894 	bl	8000638 <__aeabi_dmul>
 800c510:	a373      	add	r3, pc, #460	; (adr r3, 800c6e0 <__ieee754_pow+0x728>)
 800c512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c516:	f7f3 fed9 	bl	80002cc <__adddf3>
 800c51a:	4622      	mov	r2, r4
 800c51c:	462b      	mov	r3, r5
 800c51e:	f7f4 f88b 	bl	8000638 <__aeabi_dmul>
 800c522:	a371      	add	r3, pc, #452	; (adr r3, 800c6e8 <__ieee754_pow+0x730>)
 800c524:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c528:	f7f3 fed0 	bl	80002cc <__adddf3>
 800c52c:	4622      	mov	r2, r4
 800c52e:	4606      	mov	r6, r0
 800c530:	460f      	mov	r7, r1
 800c532:	462b      	mov	r3, r5
 800c534:	4620      	mov	r0, r4
 800c536:	4629      	mov	r1, r5
 800c538:	f7f4 f87e 	bl	8000638 <__aeabi_dmul>
 800c53c:	4602      	mov	r2, r0
 800c53e:	460b      	mov	r3, r1
 800c540:	4630      	mov	r0, r6
 800c542:	4639      	mov	r1, r7
 800c544:	f7f4 f878 	bl	8000638 <__aeabi_dmul>
 800c548:	4642      	mov	r2, r8
 800c54a:	4604      	mov	r4, r0
 800c54c:	460d      	mov	r5, r1
 800c54e:	464b      	mov	r3, r9
 800c550:	ec51 0b18 	vmov	r0, r1, d8
 800c554:	f7f3 feba 	bl	80002cc <__adddf3>
 800c558:	ec53 2b19 	vmov	r2, r3, d9
 800c55c:	f7f4 f86c 	bl	8000638 <__aeabi_dmul>
 800c560:	4622      	mov	r2, r4
 800c562:	462b      	mov	r3, r5
 800c564:	f7f3 feb2 	bl	80002cc <__adddf3>
 800c568:	4642      	mov	r2, r8
 800c56a:	4682      	mov	sl, r0
 800c56c:	468b      	mov	fp, r1
 800c56e:	464b      	mov	r3, r9
 800c570:	4640      	mov	r0, r8
 800c572:	4649      	mov	r1, r9
 800c574:	f7f4 f860 	bl	8000638 <__aeabi_dmul>
 800c578:	4b6b      	ldr	r3, [pc, #428]	; (800c728 <__ieee754_pow+0x770>)
 800c57a:	2200      	movs	r2, #0
 800c57c:	4606      	mov	r6, r0
 800c57e:	460f      	mov	r7, r1
 800c580:	f7f3 fea4 	bl	80002cc <__adddf3>
 800c584:	4652      	mov	r2, sl
 800c586:	465b      	mov	r3, fp
 800c588:	f7f3 fea0 	bl	80002cc <__adddf3>
 800c58c:	2000      	movs	r0, #0
 800c58e:	4604      	mov	r4, r0
 800c590:	460d      	mov	r5, r1
 800c592:	4602      	mov	r2, r0
 800c594:	460b      	mov	r3, r1
 800c596:	4640      	mov	r0, r8
 800c598:	4649      	mov	r1, r9
 800c59a:	f7f4 f84d 	bl	8000638 <__aeabi_dmul>
 800c59e:	4b62      	ldr	r3, [pc, #392]	; (800c728 <__ieee754_pow+0x770>)
 800c5a0:	4680      	mov	r8, r0
 800c5a2:	4689      	mov	r9, r1
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	4620      	mov	r0, r4
 800c5a8:	4629      	mov	r1, r5
 800c5aa:	f7f3 fe8d 	bl	80002c8 <__aeabi_dsub>
 800c5ae:	4632      	mov	r2, r6
 800c5b0:	463b      	mov	r3, r7
 800c5b2:	f7f3 fe89 	bl	80002c8 <__aeabi_dsub>
 800c5b6:	4602      	mov	r2, r0
 800c5b8:	460b      	mov	r3, r1
 800c5ba:	4650      	mov	r0, sl
 800c5bc:	4659      	mov	r1, fp
 800c5be:	f7f3 fe83 	bl	80002c8 <__aeabi_dsub>
 800c5c2:	ec53 2b18 	vmov	r2, r3, d8
 800c5c6:	f7f4 f837 	bl	8000638 <__aeabi_dmul>
 800c5ca:	4622      	mov	r2, r4
 800c5cc:	4606      	mov	r6, r0
 800c5ce:	460f      	mov	r7, r1
 800c5d0:	462b      	mov	r3, r5
 800c5d2:	ec51 0b19 	vmov	r0, r1, d9
 800c5d6:	f7f4 f82f 	bl	8000638 <__aeabi_dmul>
 800c5da:	4602      	mov	r2, r0
 800c5dc:	460b      	mov	r3, r1
 800c5de:	4630      	mov	r0, r6
 800c5e0:	4639      	mov	r1, r7
 800c5e2:	f7f3 fe73 	bl	80002cc <__adddf3>
 800c5e6:	4606      	mov	r6, r0
 800c5e8:	460f      	mov	r7, r1
 800c5ea:	4602      	mov	r2, r0
 800c5ec:	460b      	mov	r3, r1
 800c5ee:	4640      	mov	r0, r8
 800c5f0:	4649      	mov	r1, r9
 800c5f2:	f7f3 fe6b 	bl	80002cc <__adddf3>
 800c5f6:	a33e      	add	r3, pc, #248	; (adr r3, 800c6f0 <__ieee754_pow+0x738>)
 800c5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5fc:	2000      	movs	r0, #0
 800c5fe:	4604      	mov	r4, r0
 800c600:	460d      	mov	r5, r1
 800c602:	f7f4 f819 	bl	8000638 <__aeabi_dmul>
 800c606:	4642      	mov	r2, r8
 800c608:	ec41 0b18 	vmov	d8, r0, r1
 800c60c:	464b      	mov	r3, r9
 800c60e:	4620      	mov	r0, r4
 800c610:	4629      	mov	r1, r5
 800c612:	f7f3 fe59 	bl	80002c8 <__aeabi_dsub>
 800c616:	4602      	mov	r2, r0
 800c618:	460b      	mov	r3, r1
 800c61a:	4630      	mov	r0, r6
 800c61c:	4639      	mov	r1, r7
 800c61e:	f7f3 fe53 	bl	80002c8 <__aeabi_dsub>
 800c622:	a335      	add	r3, pc, #212	; (adr r3, 800c6f8 <__ieee754_pow+0x740>)
 800c624:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c628:	f7f4 f806 	bl	8000638 <__aeabi_dmul>
 800c62c:	a334      	add	r3, pc, #208	; (adr r3, 800c700 <__ieee754_pow+0x748>)
 800c62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c632:	4606      	mov	r6, r0
 800c634:	460f      	mov	r7, r1
 800c636:	4620      	mov	r0, r4
 800c638:	4629      	mov	r1, r5
 800c63a:	f7f3 fffd 	bl	8000638 <__aeabi_dmul>
 800c63e:	4602      	mov	r2, r0
 800c640:	460b      	mov	r3, r1
 800c642:	4630      	mov	r0, r6
 800c644:	4639      	mov	r1, r7
 800c646:	f7f3 fe41 	bl	80002cc <__adddf3>
 800c64a:	9a07      	ldr	r2, [sp, #28]
 800c64c:	4b37      	ldr	r3, [pc, #220]	; (800c72c <__ieee754_pow+0x774>)
 800c64e:	4413      	add	r3, r2
 800c650:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c654:	f7f3 fe3a 	bl	80002cc <__adddf3>
 800c658:	4682      	mov	sl, r0
 800c65a:	9805      	ldr	r0, [sp, #20]
 800c65c:	468b      	mov	fp, r1
 800c65e:	f7f3 ff81 	bl	8000564 <__aeabi_i2d>
 800c662:	9a07      	ldr	r2, [sp, #28]
 800c664:	4b32      	ldr	r3, [pc, #200]	; (800c730 <__ieee754_pow+0x778>)
 800c666:	4413      	add	r3, r2
 800c668:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c66c:	4606      	mov	r6, r0
 800c66e:	460f      	mov	r7, r1
 800c670:	4652      	mov	r2, sl
 800c672:	465b      	mov	r3, fp
 800c674:	ec51 0b18 	vmov	r0, r1, d8
 800c678:	f7f3 fe28 	bl	80002cc <__adddf3>
 800c67c:	4642      	mov	r2, r8
 800c67e:	464b      	mov	r3, r9
 800c680:	f7f3 fe24 	bl	80002cc <__adddf3>
 800c684:	4632      	mov	r2, r6
 800c686:	463b      	mov	r3, r7
 800c688:	f7f3 fe20 	bl	80002cc <__adddf3>
 800c68c:	2000      	movs	r0, #0
 800c68e:	4632      	mov	r2, r6
 800c690:	463b      	mov	r3, r7
 800c692:	4604      	mov	r4, r0
 800c694:	460d      	mov	r5, r1
 800c696:	f7f3 fe17 	bl	80002c8 <__aeabi_dsub>
 800c69a:	4642      	mov	r2, r8
 800c69c:	464b      	mov	r3, r9
 800c69e:	f7f3 fe13 	bl	80002c8 <__aeabi_dsub>
 800c6a2:	ec53 2b18 	vmov	r2, r3, d8
 800c6a6:	f7f3 fe0f 	bl	80002c8 <__aeabi_dsub>
 800c6aa:	4602      	mov	r2, r0
 800c6ac:	460b      	mov	r3, r1
 800c6ae:	4650      	mov	r0, sl
 800c6b0:	4659      	mov	r1, fp
 800c6b2:	e610      	b.n	800c2d6 <__ieee754_pow+0x31e>
 800c6b4:	2401      	movs	r4, #1
 800c6b6:	e6a1      	b.n	800c3fc <__ieee754_pow+0x444>
 800c6b8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800c708 <__ieee754_pow+0x750>
 800c6bc:	e617      	b.n	800c2ee <__ieee754_pow+0x336>
 800c6be:	bf00      	nop
 800c6c0:	4a454eef 	.word	0x4a454eef
 800c6c4:	3fca7e28 	.word	0x3fca7e28
 800c6c8:	93c9db65 	.word	0x93c9db65
 800c6cc:	3fcd864a 	.word	0x3fcd864a
 800c6d0:	a91d4101 	.word	0xa91d4101
 800c6d4:	3fd17460 	.word	0x3fd17460
 800c6d8:	518f264d 	.word	0x518f264d
 800c6dc:	3fd55555 	.word	0x3fd55555
 800c6e0:	db6fabff 	.word	0xdb6fabff
 800c6e4:	3fdb6db6 	.word	0x3fdb6db6
 800c6e8:	33333303 	.word	0x33333303
 800c6ec:	3fe33333 	.word	0x3fe33333
 800c6f0:	e0000000 	.word	0xe0000000
 800c6f4:	3feec709 	.word	0x3feec709
 800c6f8:	dc3a03fd 	.word	0xdc3a03fd
 800c6fc:	3feec709 	.word	0x3feec709
 800c700:	145b01f5 	.word	0x145b01f5
 800c704:	be3e2fe0 	.word	0xbe3e2fe0
 800c708:	00000000 	.word	0x00000000
 800c70c:	3ff00000 	.word	0x3ff00000
 800c710:	7ff00000 	.word	0x7ff00000
 800c714:	43400000 	.word	0x43400000
 800c718:	0003988e 	.word	0x0003988e
 800c71c:	000bb679 	.word	0x000bb679
 800c720:	0800d370 	.word	0x0800d370
 800c724:	3ff00000 	.word	0x3ff00000
 800c728:	40080000 	.word	0x40080000
 800c72c:	0800d390 	.word	0x0800d390
 800c730:	0800d380 	.word	0x0800d380
 800c734:	a3b5      	add	r3, pc, #724	; (adr r3, 800ca0c <__ieee754_pow+0xa54>)
 800c736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73a:	4640      	mov	r0, r8
 800c73c:	4649      	mov	r1, r9
 800c73e:	f7f3 fdc5 	bl	80002cc <__adddf3>
 800c742:	4622      	mov	r2, r4
 800c744:	ec41 0b1a 	vmov	d10, r0, r1
 800c748:	462b      	mov	r3, r5
 800c74a:	4630      	mov	r0, r6
 800c74c:	4639      	mov	r1, r7
 800c74e:	f7f3 fdbb 	bl	80002c8 <__aeabi_dsub>
 800c752:	4602      	mov	r2, r0
 800c754:	460b      	mov	r3, r1
 800c756:	ec51 0b1a 	vmov	r0, r1, d10
 800c75a:	f7f4 f9fd 	bl	8000b58 <__aeabi_dcmpgt>
 800c75e:	2800      	cmp	r0, #0
 800c760:	f47f ae04 	bne.w	800c36c <__ieee754_pow+0x3b4>
 800c764:	4aa4      	ldr	r2, [pc, #656]	; (800c9f8 <__ieee754_pow+0xa40>)
 800c766:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c76a:	4293      	cmp	r3, r2
 800c76c:	f340 8108 	ble.w	800c980 <__ieee754_pow+0x9c8>
 800c770:	151b      	asrs	r3, r3, #20
 800c772:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c776:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c77a:	fa4a f303 	asr.w	r3, sl, r3
 800c77e:	445b      	add	r3, fp
 800c780:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c784:	4e9d      	ldr	r6, [pc, #628]	; (800c9fc <__ieee754_pow+0xa44>)
 800c786:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c78a:	4116      	asrs	r6, r2
 800c78c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c790:	2000      	movs	r0, #0
 800c792:	ea23 0106 	bic.w	r1, r3, r6
 800c796:	f1c2 0214 	rsb	r2, r2, #20
 800c79a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c79e:	fa4a fa02 	asr.w	sl, sl, r2
 800c7a2:	f1bb 0f00 	cmp.w	fp, #0
 800c7a6:	4602      	mov	r2, r0
 800c7a8:	460b      	mov	r3, r1
 800c7aa:	4620      	mov	r0, r4
 800c7ac:	4629      	mov	r1, r5
 800c7ae:	bfb8      	it	lt
 800c7b0:	f1ca 0a00 	rsblt	sl, sl, #0
 800c7b4:	f7f3 fd88 	bl	80002c8 <__aeabi_dsub>
 800c7b8:	ec41 0b19 	vmov	d9, r0, r1
 800c7bc:	4642      	mov	r2, r8
 800c7be:	464b      	mov	r3, r9
 800c7c0:	ec51 0b19 	vmov	r0, r1, d9
 800c7c4:	f7f3 fd82 	bl	80002cc <__adddf3>
 800c7c8:	a37b      	add	r3, pc, #492	; (adr r3, 800c9b8 <__ieee754_pow+0xa00>)
 800c7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ce:	2000      	movs	r0, #0
 800c7d0:	4604      	mov	r4, r0
 800c7d2:	460d      	mov	r5, r1
 800c7d4:	f7f3 ff30 	bl	8000638 <__aeabi_dmul>
 800c7d8:	ec53 2b19 	vmov	r2, r3, d9
 800c7dc:	4606      	mov	r6, r0
 800c7de:	460f      	mov	r7, r1
 800c7e0:	4620      	mov	r0, r4
 800c7e2:	4629      	mov	r1, r5
 800c7e4:	f7f3 fd70 	bl	80002c8 <__aeabi_dsub>
 800c7e8:	4602      	mov	r2, r0
 800c7ea:	460b      	mov	r3, r1
 800c7ec:	4640      	mov	r0, r8
 800c7ee:	4649      	mov	r1, r9
 800c7f0:	f7f3 fd6a 	bl	80002c8 <__aeabi_dsub>
 800c7f4:	a372      	add	r3, pc, #456	; (adr r3, 800c9c0 <__ieee754_pow+0xa08>)
 800c7f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7fa:	f7f3 ff1d 	bl	8000638 <__aeabi_dmul>
 800c7fe:	a372      	add	r3, pc, #456	; (adr r3, 800c9c8 <__ieee754_pow+0xa10>)
 800c800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c804:	4680      	mov	r8, r0
 800c806:	4689      	mov	r9, r1
 800c808:	4620      	mov	r0, r4
 800c80a:	4629      	mov	r1, r5
 800c80c:	f7f3 ff14 	bl	8000638 <__aeabi_dmul>
 800c810:	4602      	mov	r2, r0
 800c812:	460b      	mov	r3, r1
 800c814:	4640      	mov	r0, r8
 800c816:	4649      	mov	r1, r9
 800c818:	f7f3 fd58 	bl	80002cc <__adddf3>
 800c81c:	4604      	mov	r4, r0
 800c81e:	460d      	mov	r5, r1
 800c820:	4602      	mov	r2, r0
 800c822:	460b      	mov	r3, r1
 800c824:	4630      	mov	r0, r6
 800c826:	4639      	mov	r1, r7
 800c828:	f7f3 fd50 	bl	80002cc <__adddf3>
 800c82c:	4632      	mov	r2, r6
 800c82e:	463b      	mov	r3, r7
 800c830:	4680      	mov	r8, r0
 800c832:	4689      	mov	r9, r1
 800c834:	f7f3 fd48 	bl	80002c8 <__aeabi_dsub>
 800c838:	4602      	mov	r2, r0
 800c83a:	460b      	mov	r3, r1
 800c83c:	4620      	mov	r0, r4
 800c83e:	4629      	mov	r1, r5
 800c840:	f7f3 fd42 	bl	80002c8 <__aeabi_dsub>
 800c844:	4642      	mov	r2, r8
 800c846:	4606      	mov	r6, r0
 800c848:	460f      	mov	r7, r1
 800c84a:	464b      	mov	r3, r9
 800c84c:	4640      	mov	r0, r8
 800c84e:	4649      	mov	r1, r9
 800c850:	f7f3 fef2 	bl	8000638 <__aeabi_dmul>
 800c854:	a35e      	add	r3, pc, #376	; (adr r3, 800c9d0 <__ieee754_pow+0xa18>)
 800c856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c85a:	4604      	mov	r4, r0
 800c85c:	460d      	mov	r5, r1
 800c85e:	f7f3 feeb 	bl	8000638 <__aeabi_dmul>
 800c862:	a35d      	add	r3, pc, #372	; (adr r3, 800c9d8 <__ieee754_pow+0xa20>)
 800c864:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c868:	f7f3 fd2e 	bl	80002c8 <__aeabi_dsub>
 800c86c:	4622      	mov	r2, r4
 800c86e:	462b      	mov	r3, r5
 800c870:	f7f3 fee2 	bl	8000638 <__aeabi_dmul>
 800c874:	a35a      	add	r3, pc, #360	; (adr r3, 800c9e0 <__ieee754_pow+0xa28>)
 800c876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c87a:	f7f3 fd27 	bl	80002cc <__adddf3>
 800c87e:	4622      	mov	r2, r4
 800c880:	462b      	mov	r3, r5
 800c882:	f7f3 fed9 	bl	8000638 <__aeabi_dmul>
 800c886:	a358      	add	r3, pc, #352	; (adr r3, 800c9e8 <__ieee754_pow+0xa30>)
 800c888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c88c:	f7f3 fd1c 	bl	80002c8 <__aeabi_dsub>
 800c890:	4622      	mov	r2, r4
 800c892:	462b      	mov	r3, r5
 800c894:	f7f3 fed0 	bl	8000638 <__aeabi_dmul>
 800c898:	a355      	add	r3, pc, #340	; (adr r3, 800c9f0 <__ieee754_pow+0xa38>)
 800c89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c89e:	f7f3 fd15 	bl	80002cc <__adddf3>
 800c8a2:	4622      	mov	r2, r4
 800c8a4:	462b      	mov	r3, r5
 800c8a6:	f7f3 fec7 	bl	8000638 <__aeabi_dmul>
 800c8aa:	4602      	mov	r2, r0
 800c8ac:	460b      	mov	r3, r1
 800c8ae:	4640      	mov	r0, r8
 800c8b0:	4649      	mov	r1, r9
 800c8b2:	f7f3 fd09 	bl	80002c8 <__aeabi_dsub>
 800c8b6:	4604      	mov	r4, r0
 800c8b8:	460d      	mov	r5, r1
 800c8ba:	4602      	mov	r2, r0
 800c8bc:	460b      	mov	r3, r1
 800c8be:	4640      	mov	r0, r8
 800c8c0:	4649      	mov	r1, r9
 800c8c2:	f7f3 feb9 	bl	8000638 <__aeabi_dmul>
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	ec41 0b19 	vmov	d9, r0, r1
 800c8cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c8d0:	4620      	mov	r0, r4
 800c8d2:	4629      	mov	r1, r5
 800c8d4:	f7f3 fcf8 	bl	80002c8 <__aeabi_dsub>
 800c8d8:	4602      	mov	r2, r0
 800c8da:	460b      	mov	r3, r1
 800c8dc:	ec51 0b19 	vmov	r0, r1, d9
 800c8e0:	f7f3 ffd4 	bl	800088c <__aeabi_ddiv>
 800c8e4:	4632      	mov	r2, r6
 800c8e6:	4604      	mov	r4, r0
 800c8e8:	460d      	mov	r5, r1
 800c8ea:	463b      	mov	r3, r7
 800c8ec:	4640      	mov	r0, r8
 800c8ee:	4649      	mov	r1, r9
 800c8f0:	f7f3 fea2 	bl	8000638 <__aeabi_dmul>
 800c8f4:	4632      	mov	r2, r6
 800c8f6:	463b      	mov	r3, r7
 800c8f8:	f7f3 fce8 	bl	80002cc <__adddf3>
 800c8fc:	4602      	mov	r2, r0
 800c8fe:	460b      	mov	r3, r1
 800c900:	4620      	mov	r0, r4
 800c902:	4629      	mov	r1, r5
 800c904:	f7f3 fce0 	bl	80002c8 <__aeabi_dsub>
 800c908:	4642      	mov	r2, r8
 800c90a:	464b      	mov	r3, r9
 800c90c:	f7f3 fcdc 	bl	80002c8 <__aeabi_dsub>
 800c910:	460b      	mov	r3, r1
 800c912:	4602      	mov	r2, r0
 800c914:	493a      	ldr	r1, [pc, #232]	; (800ca00 <__ieee754_pow+0xa48>)
 800c916:	2000      	movs	r0, #0
 800c918:	f7f3 fcd6 	bl	80002c8 <__aeabi_dsub>
 800c91c:	ec41 0b10 	vmov	d0, r0, r1
 800c920:	ee10 3a90 	vmov	r3, s1
 800c924:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c928:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c92c:	da2b      	bge.n	800c986 <__ieee754_pow+0x9ce>
 800c92e:	4650      	mov	r0, sl
 800c930:	f000 f966 	bl	800cc00 <scalbn>
 800c934:	ec51 0b10 	vmov	r0, r1, d0
 800c938:	ec53 2b18 	vmov	r2, r3, d8
 800c93c:	f7ff bbed 	b.w	800c11a <__ieee754_pow+0x162>
 800c940:	4b30      	ldr	r3, [pc, #192]	; (800ca04 <__ieee754_pow+0xa4c>)
 800c942:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c946:	429e      	cmp	r6, r3
 800c948:	f77f af0c 	ble.w	800c764 <__ieee754_pow+0x7ac>
 800c94c:	4b2e      	ldr	r3, [pc, #184]	; (800ca08 <__ieee754_pow+0xa50>)
 800c94e:	440b      	add	r3, r1
 800c950:	4303      	orrs	r3, r0
 800c952:	d009      	beq.n	800c968 <__ieee754_pow+0x9b0>
 800c954:	ec51 0b18 	vmov	r0, r1, d8
 800c958:	2200      	movs	r2, #0
 800c95a:	2300      	movs	r3, #0
 800c95c:	f7f4 f8de 	bl	8000b1c <__aeabi_dcmplt>
 800c960:	3800      	subs	r0, #0
 800c962:	bf18      	it	ne
 800c964:	2001      	movne	r0, #1
 800c966:	e447      	b.n	800c1f8 <__ieee754_pow+0x240>
 800c968:	4622      	mov	r2, r4
 800c96a:	462b      	mov	r3, r5
 800c96c:	f7f3 fcac 	bl	80002c8 <__aeabi_dsub>
 800c970:	4642      	mov	r2, r8
 800c972:	464b      	mov	r3, r9
 800c974:	f7f4 f8e6 	bl	8000b44 <__aeabi_dcmpge>
 800c978:	2800      	cmp	r0, #0
 800c97a:	f43f aef3 	beq.w	800c764 <__ieee754_pow+0x7ac>
 800c97e:	e7e9      	b.n	800c954 <__ieee754_pow+0x99c>
 800c980:	f04f 0a00 	mov.w	sl, #0
 800c984:	e71a      	b.n	800c7bc <__ieee754_pow+0x804>
 800c986:	ec51 0b10 	vmov	r0, r1, d0
 800c98a:	4619      	mov	r1, r3
 800c98c:	e7d4      	b.n	800c938 <__ieee754_pow+0x980>
 800c98e:	491c      	ldr	r1, [pc, #112]	; (800ca00 <__ieee754_pow+0xa48>)
 800c990:	2000      	movs	r0, #0
 800c992:	f7ff bb30 	b.w	800bff6 <__ieee754_pow+0x3e>
 800c996:	2000      	movs	r0, #0
 800c998:	2100      	movs	r1, #0
 800c99a:	f7ff bb2c 	b.w	800bff6 <__ieee754_pow+0x3e>
 800c99e:	4630      	mov	r0, r6
 800c9a0:	4639      	mov	r1, r7
 800c9a2:	f7ff bb28 	b.w	800bff6 <__ieee754_pow+0x3e>
 800c9a6:	9204      	str	r2, [sp, #16]
 800c9a8:	f7ff bb7a 	b.w	800c0a0 <__ieee754_pow+0xe8>
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	f7ff bb64 	b.w	800c07a <__ieee754_pow+0xc2>
 800c9b2:	bf00      	nop
 800c9b4:	f3af 8000 	nop.w
 800c9b8:	00000000 	.word	0x00000000
 800c9bc:	3fe62e43 	.word	0x3fe62e43
 800c9c0:	fefa39ef 	.word	0xfefa39ef
 800c9c4:	3fe62e42 	.word	0x3fe62e42
 800c9c8:	0ca86c39 	.word	0x0ca86c39
 800c9cc:	be205c61 	.word	0xbe205c61
 800c9d0:	72bea4d0 	.word	0x72bea4d0
 800c9d4:	3e663769 	.word	0x3e663769
 800c9d8:	c5d26bf1 	.word	0xc5d26bf1
 800c9dc:	3ebbbd41 	.word	0x3ebbbd41
 800c9e0:	af25de2c 	.word	0xaf25de2c
 800c9e4:	3f11566a 	.word	0x3f11566a
 800c9e8:	16bebd93 	.word	0x16bebd93
 800c9ec:	3f66c16c 	.word	0x3f66c16c
 800c9f0:	5555553e 	.word	0x5555553e
 800c9f4:	3fc55555 	.word	0x3fc55555
 800c9f8:	3fe00000 	.word	0x3fe00000
 800c9fc:	000fffff 	.word	0x000fffff
 800ca00:	3ff00000 	.word	0x3ff00000
 800ca04:	4090cbff 	.word	0x4090cbff
 800ca08:	3f6f3400 	.word	0x3f6f3400
 800ca0c:	652b82fe 	.word	0x652b82fe
 800ca10:	3c971547 	.word	0x3c971547

0800ca14 <__ieee754_sqrt>:
 800ca14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca18:	ec55 4b10 	vmov	r4, r5, d0
 800ca1c:	4e55      	ldr	r6, [pc, #340]	; (800cb74 <__ieee754_sqrt+0x160>)
 800ca1e:	43ae      	bics	r6, r5
 800ca20:	ee10 0a10 	vmov	r0, s0
 800ca24:	ee10 3a10 	vmov	r3, s0
 800ca28:	462a      	mov	r2, r5
 800ca2a:	4629      	mov	r1, r5
 800ca2c:	d110      	bne.n	800ca50 <__ieee754_sqrt+0x3c>
 800ca2e:	ee10 2a10 	vmov	r2, s0
 800ca32:	462b      	mov	r3, r5
 800ca34:	f7f3 fe00 	bl	8000638 <__aeabi_dmul>
 800ca38:	4602      	mov	r2, r0
 800ca3a:	460b      	mov	r3, r1
 800ca3c:	4620      	mov	r0, r4
 800ca3e:	4629      	mov	r1, r5
 800ca40:	f7f3 fc44 	bl	80002cc <__adddf3>
 800ca44:	4604      	mov	r4, r0
 800ca46:	460d      	mov	r5, r1
 800ca48:	ec45 4b10 	vmov	d0, r4, r5
 800ca4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca50:	2d00      	cmp	r5, #0
 800ca52:	dc10      	bgt.n	800ca76 <__ieee754_sqrt+0x62>
 800ca54:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ca58:	4330      	orrs	r0, r6
 800ca5a:	d0f5      	beq.n	800ca48 <__ieee754_sqrt+0x34>
 800ca5c:	b15d      	cbz	r5, 800ca76 <__ieee754_sqrt+0x62>
 800ca5e:	ee10 2a10 	vmov	r2, s0
 800ca62:	462b      	mov	r3, r5
 800ca64:	ee10 0a10 	vmov	r0, s0
 800ca68:	f7f3 fc2e 	bl	80002c8 <__aeabi_dsub>
 800ca6c:	4602      	mov	r2, r0
 800ca6e:	460b      	mov	r3, r1
 800ca70:	f7f3 ff0c 	bl	800088c <__aeabi_ddiv>
 800ca74:	e7e6      	b.n	800ca44 <__ieee754_sqrt+0x30>
 800ca76:	1512      	asrs	r2, r2, #20
 800ca78:	d074      	beq.n	800cb64 <__ieee754_sqrt+0x150>
 800ca7a:	07d4      	lsls	r4, r2, #31
 800ca7c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800ca80:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800ca84:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800ca88:	bf5e      	ittt	pl
 800ca8a:	0fda      	lsrpl	r2, r3, #31
 800ca8c:	005b      	lslpl	r3, r3, #1
 800ca8e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800ca92:	2400      	movs	r4, #0
 800ca94:	0fda      	lsrs	r2, r3, #31
 800ca96:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800ca9a:	107f      	asrs	r7, r7, #1
 800ca9c:	005b      	lsls	r3, r3, #1
 800ca9e:	2516      	movs	r5, #22
 800caa0:	4620      	mov	r0, r4
 800caa2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800caa6:	1886      	adds	r6, r0, r2
 800caa8:	428e      	cmp	r6, r1
 800caaa:	bfde      	ittt	le
 800caac:	1b89      	suble	r1, r1, r6
 800caae:	18b0      	addle	r0, r6, r2
 800cab0:	18a4      	addle	r4, r4, r2
 800cab2:	0049      	lsls	r1, r1, #1
 800cab4:	3d01      	subs	r5, #1
 800cab6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800caba:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800cabe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cac2:	d1f0      	bne.n	800caa6 <__ieee754_sqrt+0x92>
 800cac4:	462a      	mov	r2, r5
 800cac6:	f04f 0e20 	mov.w	lr, #32
 800caca:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800cace:	4281      	cmp	r1, r0
 800cad0:	eb06 0c05 	add.w	ip, r6, r5
 800cad4:	dc02      	bgt.n	800cadc <__ieee754_sqrt+0xc8>
 800cad6:	d113      	bne.n	800cb00 <__ieee754_sqrt+0xec>
 800cad8:	459c      	cmp	ip, r3
 800cada:	d811      	bhi.n	800cb00 <__ieee754_sqrt+0xec>
 800cadc:	f1bc 0f00 	cmp.w	ip, #0
 800cae0:	eb0c 0506 	add.w	r5, ip, r6
 800cae4:	da43      	bge.n	800cb6e <__ieee754_sqrt+0x15a>
 800cae6:	2d00      	cmp	r5, #0
 800cae8:	db41      	blt.n	800cb6e <__ieee754_sqrt+0x15a>
 800caea:	f100 0801 	add.w	r8, r0, #1
 800caee:	1a09      	subs	r1, r1, r0
 800caf0:	459c      	cmp	ip, r3
 800caf2:	bf88      	it	hi
 800caf4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800caf8:	eba3 030c 	sub.w	r3, r3, ip
 800cafc:	4432      	add	r2, r6
 800cafe:	4640      	mov	r0, r8
 800cb00:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800cb04:	f1be 0e01 	subs.w	lr, lr, #1
 800cb08:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800cb0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cb10:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800cb14:	d1db      	bne.n	800cace <__ieee754_sqrt+0xba>
 800cb16:	430b      	orrs	r3, r1
 800cb18:	d006      	beq.n	800cb28 <__ieee754_sqrt+0x114>
 800cb1a:	1c50      	adds	r0, r2, #1
 800cb1c:	bf13      	iteet	ne
 800cb1e:	3201      	addne	r2, #1
 800cb20:	3401      	addeq	r4, #1
 800cb22:	4672      	moveq	r2, lr
 800cb24:	f022 0201 	bicne.w	r2, r2, #1
 800cb28:	1063      	asrs	r3, r4, #1
 800cb2a:	0852      	lsrs	r2, r2, #1
 800cb2c:	07e1      	lsls	r1, r4, #31
 800cb2e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800cb32:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800cb36:	bf48      	it	mi
 800cb38:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800cb3c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800cb40:	4614      	mov	r4, r2
 800cb42:	e781      	b.n	800ca48 <__ieee754_sqrt+0x34>
 800cb44:	0ad9      	lsrs	r1, r3, #11
 800cb46:	3815      	subs	r0, #21
 800cb48:	055b      	lsls	r3, r3, #21
 800cb4a:	2900      	cmp	r1, #0
 800cb4c:	d0fa      	beq.n	800cb44 <__ieee754_sqrt+0x130>
 800cb4e:	02cd      	lsls	r5, r1, #11
 800cb50:	d50a      	bpl.n	800cb68 <__ieee754_sqrt+0x154>
 800cb52:	f1c2 0420 	rsb	r4, r2, #32
 800cb56:	fa23 f404 	lsr.w	r4, r3, r4
 800cb5a:	1e55      	subs	r5, r2, #1
 800cb5c:	4093      	lsls	r3, r2
 800cb5e:	4321      	orrs	r1, r4
 800cb60:	1b42      	subs	r2, r0, r5
 800cb62:	e78a      	b.n	800ca7a <__ieee754_sqrt+0x66>
 800cb64:	4610      	mov	r0, r2
 800cb66:	e7f0      	b.n	800cb4a <__ieee754_sqrt+0x136>
 800cb68:	0049      	lsls	r1, r1, #1
 800cb6a:	3201      	adds	r2, #1
 800cb6c:	e7ef      	b.n	800cb4e <__ieee754_sqrt+0x13a>
 800cb6e:	4680      	mov	r8, r0
 800cb70:	e7bd      	b.n	800caee <__ieee754_sqrt+0xda>
 800cb72:	bf00      	nop
 800cb74:	7ff00000 	.word	0x7ff00000

0800cb78 <with_errno>:
 800cb78:	b570      	push	{r4, r5, r6, lr}
 800cb7a:	4604      	mov	r4, r0
 800cb7c:	460d      	mov	r5, r1
 800cb7e:	4616      	mov	r6, r2
 800cb80:	f7fa fc0e 	bl	80073a0 <__errno>
 800cb84:	4629      	mov	r1, r5
 800cb86:	6006      	str	r6, [r0, #0]
 800cb88:	4620      	mov	r0, r4
 800cb8a:	bd70      	pop	{r4, r5, r6, pc}

0800cb8c <xflow>:
 800cb8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cb8e:	4614      	mov	r4, r2
 800cb90:	461d      	mov	r5, r3
 800cb92:	b108      	cbz	r0, 800cb98 <xflow+0xc>
 800cb94:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cb98:	e9cd 2300 	strd	r2, r3, [sp]
 800cb9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cba0:	4620      	mov	r0, r4
 800cba2:	4629      	mov	r1, r5
 800cba4:	f7f3 fd48 	bl	8000638 <__aeabi_dmul>
 800cba8:	2222      	movs	r2, #34	; 0x22
 800cbaa:	b003      	add	sp, #12
 800cbac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cbb0:	f7ff bfe2 	b.w	800cb78 <with_errno>

0800cbb4 <__math_uflow>:
 800cbb4:	b508      	push	{r3, lr}
 800cbb6:	2200      	movs	r2, #0
 800cbb8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800cbbc:	f7ff ffe6 	bl	800cb8c <xflow>
 800cbc0:	ec41 0b10 	vmov	d0, r0, r1
 800cbc4:	bd08      	pop	{r3, pc}

0800cbc6 <__math_oflow>:
 800cbc6:	b508      	push	{r3, lr}
 800cbc8:	2200      	movs	r2, #0
 800cbca:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800cbce:	f7ff ffdd 	bl	800cb8c <xflow>
 800cbd2:	ec41 0b10 	vmov	d0, r0, r1
 800cbd6:	bd08      	pop	{r3, pc}

0800cbd8 <fabs>:
 800cbd8:	ec51 0b10 	vmov	r0, r1, d0
 800cbdc:	ee10 2a10 	vmov	r2, s0
 800cbe0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cbe4:	ec43 2b10 	vmov	d0, r2, r3
 800cbe8:	4770      	bx	lr

0800cbea <finite>:
 800cbea:	b082      	sub	sp, #8
 800cbec:	ed8d 0b00 	vstr	d0, [sp]
 800cbf0:	9801      	ldr	r0, [sp, #4]
 800cbf2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800cbf6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800cbfa:	0fc0      	lsrs	r0, r0, #31
 800cbfc:	b002      	add	sp, #8
 800cbfe:	4770      	bx	lr

0800cc00 <scalbn>:
 800cc00:	b570      	push	{r4, r5, r6, lr}
 800cc02:	ec55 4b10 	vmov	r4, r5, d0
 800cc06:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800cc0a:	4606      	mov	r6, r0
 800cc0c:	462b      	mov	r3, r5
 800cc0e:	b99a      	cbnz	r2, 800cc38 <scalbn+0x38>
 800cc10:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cc14:	4323      	orrs	r3, r4
 800cc16:	d036      	beq.n	800cc86 <scalbn+0x86>
 800cc18:	4b39      	ldr	r3, [pc, #228]	; (800cd00 <scalbn+0x100>)
 800cc1a:	4629      	mov	r1, r5
 800cc1c:	ee10 0a10 	vmov	r0, s0
 800cc20:	2200      	movs	r2, #0
 800cc22:	f7f3 fd09 	bl	8000638 <__aeabi_dmul>
 800cc26:	4b37      	ldr	r3, [pc, #220]	; (800cd04 <scalbn+0x104>)
 800cc28:	429e      	cmp	r6, r3
 800cc2a:	4604      	mov	r4, r0
 800cc2c:	460d      	mov	r5, r1
 800cc2e:	da10      	bge.n	800cc52 <scalbn+0x52>
 800cc30:	a32b      	add	r3, pc, #172	; (adr r3, 800cce0 <scalbn+0xe0>)
 800cc32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc36:	e03a      	b.n	800ccae <scalbn+0xae>
 800cc38:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800cc3c:	428a      	cmp	r2, r1
 800cc3e:	d10c      	bne.n	800cc5a <scalbn+0x5a>
 800cc40:	ee10 2a10 	vmov	r2, s0
 800cc44:	4620      	mov	r0, r4
 800cc46:	4629      	mov	r1, r5
 800cc48:	f7f3 fb40 	bl	80002cc <__adddf3>
 800cc4c:	4604      	mov	r4, r0
 800cc4e:	460d      	mov	r5, r1
 800cc50:	e019      	b.n	800cc86 <scalbn+0x86>
 800cc52:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cc56:	460b      	mov	r3, r1
 800cc58:	3a36      	subs	r2, #54	; 0x36
 800cc5a:	4432      	add	r2, r6
 800cc5c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cc60:	428a      	cmp	r2, r1
 800cc62:	dd08      	ble.n	800cc76 <scalbn+0x76>
 800cc64:	2d00      	cmp	r5, #0
 800cc66:	a120      	add	r1, pc, #128	; (adr r1, 800cce8 <scalbn+0xe8>)
 800cc68:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc6c:	da1c      	bge.n	800cca8 <scalbn+0xa8>
 800cc6e:	a120      	add	r1, pc, #128	; (adr r1, 800ccf0 <scalbn+0xf0>)
 800cc70:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc74:	e018      	b.n	800cca8 <scalbn+0xa8>
 800cc76:	2a00      	cmp	r2, #0
 800cc78:	dd08      	ble.n	800cc8c <scalbn+0x8c>
 800cc7a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cc7e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cc82:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cc86:	ec45 4b10 	vmov	d0, r4, r5
 800cc8a:	bd70      	pop	{r4, r5, r6, pc}
 800cc8c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800cc90:	da19      	bge.n	800ccc6 <scalbn+0xc6>
 800cc92:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cc96:	429e      	cmp	r6, r3
 800cc98:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800cc9c:	dd0a      	ble.n	800ccb4 <scalbn+0xb4>
 800cc9e:	a112      	add	r1, pc, #72	; (adr r1, 800cce8 <scalbn+0xe8>)
 800cca0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d1e2      	bne.n	800cc6e <scalbn+0x6e>
 800cca8:	a30f      	add	r3, pc, #60	; (adr r3, 800cce8 <scalbn+0xe8>)
 800ccaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccae:	f7f3 fcc3 	bl	8000638 <__aeabi_dmul>
 800ccb2:	e7cb      	b.n	800cc4c <scalbn+0x4c>
 800ccb4:	a10a      	add	r1, pc, #40	; (adr r1, 800cce0 <scalbn+0xe0>)
 800ccb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d0b8      	beq.n	800cc30 <scalbn+0x30>
 800ccbe:	a10e      	add	r1, pc, #56	; (adr r1, 800ccf8 <scalbn+0xf8>)
 800ccc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ccc4:	e7b4      	b.n	800cc30 <scalbn+0x30>
 800ccc6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ccca:	3236      	adds	r2, #54	; 0x36
 800cccc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ccd0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ccd4:	4620      	mov	r0, r4
 800ccd6:	4b0c      	ldr	r3, [pc, #48]	; (800cd08 <scalbn+0x108>)
 800ccd8:	2200      	movs	r2, #0
 800ccda:	e7e8      	b.n	800ccae <scalbn+0xae>
 800ccdc:	f3af 8000 	nop.w
 800cce0:	c2f8f359 	.word	0xc2f8f359
 800cce4:	01a56e1f 	.word	0x01a56e1f
 800cce8:	8800759c 	.word	0x8800759c
 800ccec:	7e37e43c 	.word	0x7e37e43c
 800ccf0:	8800759c 	.word	0x8800759c
 800ccf4:	fe37e43c 	.word	0xfe37e43c
 800ccf8:	c2f8f359 	.word	0xc2f8f359
 800ccfc:	81a56e1f 	.word	0x81a56e1f
 800cd00:	43500000 	.word	0x43500000
 800cd04:	ffff3cb0 	.word	0xffff3cb0
 800cd08:	3c900000 	.word	0x3c900000

0800cd0c <_init>:
 800cd0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd0e:	bf00      	nop
 800cd10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd12:	bc08      	pop	{r3}
 800cd14:	469e      	mov	lr, r3
 800cd16:	4770      	bx	lr

0800cd18 <_fini>:
 800cd18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd1a:	bf00      	nop
 800cd1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd1e:	bc08      	pop	{r3}
 800cd20:	469e      	mov	lr, r3
 800cd22:	4770      	bx	lr
