<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Digital circuit design | Pinjun&#39;s page</title>
    <link>https://zpinjun.github.io/tag/digital-circuit-design/</link>
      <atom:link href="https://zpinjun.github.io/tag/digital-circuit-design/index.xml" rel="self" type="application/rss+xml" />
    <description>Digital circuit design</description>
    <generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Thu, 20 Jun 2019 00:00:00 +0800</lastBuildDate>
    <image>
      <url>https://zpinjun.github.io/images/icon_hu0b7a4cb9992c9ac0e91bd28ffd38dd00_9727_512x512_fill_lanczos_center_2.png</url>
      <title>Digital circuit design</title>
      <link>https://zpinjun.github.io/tag/digital-circuit-design/</link>
    </image>
    
    <item>
      <title>AC Multi-Channel Parallel Acquisition and Processing Circuit based on ZYNQ</title>
      <link>https://zpinjun.github.io/project/2019.06_ac-multi-channel-parallel-acquisition-and-processing-circuit-based-on-zynq/</link>
      <pubDate>Thu, 20 Jun 2019 00:00:00 +0800</pubDate>
      <guid>https://zpinjun.github.io/project/2019.06_ac-multi-channel-parallel-acquisition-and-processing-circuit-based-on-zynq/</guid>
      <description>&lt;h1 id=&#34;introduction&#34;&gt;Introduction&lt;/h1&gt;
&lt;p&gt;Among the various electrical parameters of airborne AC, the voltage effective value (rms value) of steady-state AC voltage is an extremely important parameter. There are strict international standards for measuring the effective value of airborne AC. Our project is carried out with reference to the ISO 12384 standard. The main features of airborne AC voltage acquisition task are:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Multiple acquisition channels&lt;/li&gt;
&lt;li&gt;High sampling frequency requirements&lt;/li&gt;
&lt;li&gt;strict synchronization requirements&lt;/li&gt;
&lt;li&gt;Equipment miniaturization requirements&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Considering that the complete test system also needs to measure other parameters, which will result in a large computing power load, we want to develop a lower computer circuit to undertake the multi-channel airborne AC rms measurement task to reduce the burden on the upper computer.&lt;/p&gt;
&lt;h1 id=&#34;technical-requirements&#34;&gt;Technical Requirements&lt;/h1&gt;
&lt;ul&gt;
&lt;li&gt;Equipment area is not less than 200 mm × 180 mm, height is not more than 100 mm.&lt;/li&gt;
&lt;li&gt;The sampling rate of the single voltage acquisition channel is not less than 100 ksps, and the sampling time is not more than 1s. The data bit width is not less than 14 bits.&lt;/li&gt;
&lt;li&gt;The voltage rms error does not exceed 0.5%.&lt;/li&gt;
&lt;li&gt;The number of acquisition channels is not less than 64, and the data of all the channels need to be acquired synchronously.&lt;/li&gt;
&lt;li&gt;The processed data is output using the standard RS 422 interface.&lt;/li&gt;
&lt;/ul&gt;
&lt;h1 id=&#34;overall-design&#34;&gt;Overall Design&lt;/h1&gt;
&lt;h3 id=&#34;hardware-design&#34;&gt;Hardware Design&lt;/h3&gt;
&lt;p&gt;The circuit hardware is mainly divided into the following four modules:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Multi-channel data acquisition module&lt;/li&gt;
&lt;li&gt;ZYNQ core board main control module&lt;/li&gt;
&lt;li&gt;Data export module&lt;/li&gt;
&lt;li&gt;Power supply module&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id=&#34;software-design&#34;&gt;Software Design&lt;/h3&gt;
&lt;p&gt;The ZYNQ chip used in this project is a all programmable SoC, which equipped with dual-core ARM Cortex-A9 processors (PS) and Kintex®-7 based programmable logic (PL). We use Verilog language to program PL part to control multiple AD chips to complete the parallel acquisition and data stream transmission task of instantaneous voltage. Use the C language to develop the PS part to complete the calculation of the effective value. The logic of the PL part is packaged into an IP core through the VIVADO software, and the ARM program controls the work of these IPs by reading and writing custom registers. The following figure shows the logical state machine of two IP cores:&lt;/p&gt;
&lt;p&gt;&lt;img src=&#34;fig3.png&#34; alt=&#34;fig1&#34;&gt;
&lt;img src=&#34;fig4.png&#34; alt=&#34;fig1&#34;&gt;&lt;/p&gt;
&lt;p&gt;The overall operation process of the software is shown in the following figure:
&lt;img src=&#34;fig5.png&#34; alt=&#34;fig1&#34;&gt;&lt;/p&gt;
&lt;ol&gt;
&lt;li&gt;The ARM processor sends a PS_en rising edge trigger to the data master IP.&lt;/li&gt;
&lt;li&gt;The data master IP works, data is sampled and sent into the FIFO, which loop 1000 times.&lt;/li&gt;
&lt;li&gt;The data master IP sends PS_acquiDataOver to the ARM processor.&lt;/li&gt;
&lt;li&gt;The ARM processor starts the DMA transfer channel.&lt;/li&gt;
&lt;li&gt;The DMA controller transfers the data in the FIFO to the DDR memory.&lt;/li&gt;
&lt;li&gt;The DMA controller sends a signal to the ARM processor that the transfer is complete.&lt;/li&gt;
&lt;li&gt;The ARM processor reads data from the DDR memory.&lt;/li&gt;
&lt;li&gt;The ARM processor performs effective value calculation and exports the result to IP through RS422.&lt;/li&gt;
&lt;/ol&gt;
&lt;h1 id=&#34;product--test&#34;&gt;Product &amp;amp; Test&lt;/h1&gt;
&lt;ul&gt;
&lt;li&gt;Single channel sampling rate is 167.79 ksps.&lt;/li&gt;
&lt;li&gt;The average time for any channel of the board to complete a data acquisition and calculation process is about 6.590 ms.&lt;/li&gt;
&lt;li&gt;The effective value acquisition error does not exceed 0.4%.&lt;/li&gt;
&lt;li&gt;The power consumption of the whole board is about 7.98 W.&lt;/li&gt;
&lt;/ul&gt;
&lt;hr&gt;
&lt;p&gt;&lt;img src=&#34;fig1.png&#34; alt=&#34;fig1&#34;&gt;
&lt;img src=&#34;fig2.png&#34; alt=&#34;fig1&#34;&gt;
&lt;img src=&#34;fig6.png&#34; alt=&#34;fig1&#34;&gt;
&lt;img src=&#34;fig7.png&#34; alt=&#34;fig1&#34;&gt;&lt;/p&gt;
</description>
    </item>
    
  </channel>
</rss>
