
º
*v++_link_kernel0_xilinx_u200_xdma_201830_2$ad33ce72-8a0d-46e4-af40-751d9ee22e152‰€/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/.tlog/v++_link_kernel0_xilinx_u200_xdma_201830_2.xtl 2æµ/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.xclbin.link_summary 2ø∏/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.xclbin.link_summary.pb ∏/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.xclbin.link_summary.pb"Sat Jun 19 18:30:49 2021(¨ôÒ®¢/bË&
$df4dde46-467a-43c1-bee7-be95ee4a5804v++∫/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/link.steps.log"å/xilinx/software/Vitis/2019.2/bin/unwrapped/lnx64.o/v++  --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "vivado_prop:run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --xp vivado_prop:run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_prop:run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_param:project.writeIntermediateCheckpoints=1 --xp "misc:report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}" --xp "param:compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}" --xp "misc:report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}" --link --output /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.xclbin --kernel kernel0 --platform xilinx_u200_xdma_201830_2 --target hw --report_level 2 --temp_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp --optimize 3 --connectivity.nk kernel0:1:kernel0_1 --max_memory_ports kernel0 --save-temps /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo --connectivity.sp kernel0_1.A:DDR[0] --connectivity.sp kernel0_1.L:DDR[1] --connectivity.sp kernel0_1.U:DDR[2] --kernel_frequency 400 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/constraint.tcl *--link*--output*®/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.xclbin*--kernel*kernel0*
--platform*xilinx_u200_xdma_201830_2*--target*hw*--report_level*2*
--temp_dir*¶/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp*
--optimize*3*--connectivity.nk*kernel0:1:kernel0_1*--max_memory_ports*kernel0*--save-temps*|/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo*--connectivity.sp*kernel0_1.A:DDR[0]*--connectivity.sp*kernel0_1.L:DDR[1]*--connectivity.sp*kernel0_1.U:DDR[2]*--kernel_frequency*400*--vivado.prop*§run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/constraint.tcl"Sat Jun 19 18:30:49 2021(≠ôÒ®¢/r(
$df4dde46-467a-43c1-bee7-be95ee4a5804"Sat Jun 19 18:31:04 2021(ÅçÚ®¢/Z‘
xilinx_u200_xdma_201830_2.xpfmxilinx_u200_xdma_201830_2.dsa//opt/xilinx/platforms/xilinx_u200_xdma_201830_2"OpenCL*Linux08B—
Œ!kernel0_xilinx_u200_xdma_201830_2®/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.xclbinJ˙
âkernel0|/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo‡/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/xo/kernel0/kernel0/cpu_sources/kernel_kernel.cpp	kernel0_1"Sat Jun 19 18:31:04 2021(ºèÚ®¢/bµ
$7a02d723-76a2-4f01-b0d9-be86c6504362system_link"Ωsystem_link --xo /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo -keep --config /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --target hw --output_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int --temp_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link*--xo*|/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo*-keep*--config*¡/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/syslinkConfig.ini*--xpfm*N/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm*--target*hw*--output_dir*Ø/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int*
--temp_dir*¥/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/sys_link"Sat Jun 19 18:31:04 2021(ºèÚ®¢/r(
$7a02d723-76a2-4f01-b0d9-be86c6504362"Sat Jun 19 18:31:13 2021(ì“Ú®¢/r(
$7a02d723-76a2-4f01-b0d9-be86c6504362"Sat Jun 19 18:31:13 2021(ì“Ú®¢/b◊
$b3128d48-ca50-4e6c-af8a-ed320f00e49acf2sw"êcf2sw -sdsl /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/sdsl.dat -rtd /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/cf2sw.rtd -xclbin /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/xclbin_orig.xml -o /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/xclbin_orig.1.xml*-sdsl*∏/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/sdsl.dat*-rtd*π/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/cf2sw.rtd*-xclbin*ø/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/xclbin_orig.xml*-o*¡/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/xclbin_orig.1.xml"Sat Jun 19 18:31:13 2021(î“Ú®¢/r(
$b3128d48-ca50-4e6c-af8a-ed320f00e49a"Sat Jun 19 18:31:14 2021(—ŸÚ®¢/r(
$b3128d48-ca50-4e6c-af8a-ed320f00e49a"Sat Jun 19 18:31:14 2021(“ŸÚ®¢/bÔ
$fab919fc-a32e-4dab-bc85-9894bc78d64ertd2_system_diagram"’rtd2SystemDiagram --rtdJsonFileName /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/cf2sw.rtd --diagramJsonFileName /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --generatedByName v++ --generatedByVersion 2019.2.1 --generatedByChangeList 2729669 --generatedByTimeStamp Thu Dec  5 04:48:12 MST 2019 --generatedByOptions /xilinx/software/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ --link --output /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.xclbin --kernel kernel0 --platform xilinx_u200_xdma_201830_2 --target hw --report_level 2 --temp_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp --optimize 3 --connectivity.nk kernel0:1:kernel0_1 --max_memory_ports kernel0 --save-temps /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo --connectivity.sp kernel0_1.A:DDR[0] --connectivity.sp kernel0_1.L:DDR[1] --connectivity.sp kernel0_1.U:DDR[2] --kernel_frequency 400 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/constraint.tcl  --generatedByXclbinName kernel0_xilinx_u200_xdma_201830_2 --kernelInfoDataFileName /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/kernel_info.dat*--rtdJsonFileName*π/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/cf2sw.rtd*--diagramJsonFileName*«/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/systemDiagramModel.json*--platformFilePath*N/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm*--generatedByName*v++*--generatedByVersion*2019.2.1*--generatedByChangeList*2729669*--generatedByTimeStamp*Thu Dec  5 04:48:12 MST 2019*--generatedByOptions*á/xilinx/software/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ --link --output /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.xclbin --kernel kernel0 --platform xilinx_u200_xdma_201830_2 --target hw --report_level 2 --temp_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp --optimize 3 --connectivity.nk kernel0:1:kernel0_1 --max_memory_ports kernel0 --save-temps /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/kernel0.xo --connectivity.sp kernel0_1.A:DDR[0] --connectivity.sp kernel0_1.L:DDR[1] --connectivity.sp kernel0_1.U:DDR[2] --kernel_frequency 400 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/constraint.tcl *--generatedByXclbinName*!kernel0_xilinx_u200_xdma_201830_2*--kernelInfoDataFileName*ø/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/kernel_info.dat"Sat Jun 19 18:31:14 2021(“ŸÚ®¢/r(
$fab919fc-a32e-4dab-bc85-9894bc78d64e"Sat Jun 19 18:31:15 2021(„ÊÚ®¢/jŒ
«/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/systemDiagramModel.json !"Sat Jun 19 18:31:15 2021(ËÊÚ®¢/r(
$fab919fc-a32e-4dab-bc85-9894bc78d64e"Sat Jun 19 18:31:15 2021(ÈÊÚ®¢/bå!
$749619dd-8874-4017-8572-adfb810f9469vpl"ùvpl -t hw -f xilinx_u200_xdma_201830_2 --kernel_frequency 400 -s --output_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int --log_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/logs/link --report_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/reports/link --config /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/vplConfig.ini -k /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link --no-info --tlog_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/.tlog/v++_link_kernel0_xilinx_u200_xdma_201830_2 --iprepo /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/xo/ip_repo/xilinx_com_hls_kernel0_1_0 --messageDb /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/run_link/vpl.pb /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/dr.bd.tcl*-t*hw*-f*xilinx_u200_xdma_201830_2*--kernel_frequency*400*-s*--output_dir*Ø/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int*	--log_dir*∞/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/logs/link*--report_dir*≥/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/reports/link*--config*Ω/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/vplConfig.ini*-k*ø/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/kernel_info.dat*--webtalk_flag*Vitis*
--temp_dir*´/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link*	--no-info*
--tlog_dir*◊/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/.tlog/v++_link_kernel0_xilinx_u200_xdma_201830_2*--iprepo*’/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/xo/ip_repo/xilinx_com_hls_kernel0_1_0*--messageDb*ª/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/run_link/vpl.pb*π/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/dr.bd.tcl"Sat Jun 19 18:31:15 2021(ÍÊÚ®¢/r(
$749619dd-8874-4017-8572-adfb810f9469"Sat Jun 19 18:31:17 2021(ÄÚÚ®¢/bΩ
$71b846d9-4aa2-408a-b855-256c1dea7201vpl∫/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/link.steps.log"“/xilinx/software/Vitis/2019.2/bin/unwrapped/lnx64.o/vpl -t hw -f xilinx_u200_xdma_201830_2 --kernel_frequency 400 -s --output_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int --log_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/logs/link --report_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/reports/link --config /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/vplConfig.ini -k /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link --no-info --tlog_dir /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/.tlog/v++_link_kernel0_xilinx_u200_xdma_201830_2 --iprepo /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/xo/ip_repo/xilinx_com_hls_kernel0_1_0 --messageDb /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/run_link/vpl.pb /home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/int/dr.bd.tcl "Sat Jun 19 18:31:17 2021(ÅÚÚ®¢/r(
$71b846d9-4aa2-408a-b855-256c1dea7201"Sat Jun 19 18:31:29 2021(å”Û®¢/b¥
$80c83a30-4a9c-45c2-9c37-d720e5d659c5vivado¡/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/link/vivado/vpl/vivado.log"]vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace*-log*
vivado.log*-applog* -m64*
-messageDb*	vivado.pb*-mode*batch*-source*vpl.tcl*-notrace"Sat Jun 19 18:31:29 2021(å”Û®¢/r(
$80c83a30-4a9c-45c2-9c37-d720e5d659c5"Sat Jun 19 18:33:03 2021(…∞˘®¢/r(
$80c83a30-4a9c-45c2-9c37-d720e5d659c5"Sat Jun 19 18:33:03 2021(µ≥˘®¢/r(
$71b846d9-4aa2-408a-b855-256c1dea7201"Sat Jun 19 18:33:03 2021(ª≥˘®¢/r(
$749619dd-8874-4017-8572-adfb810f9469"Sat Jun 19 18:33:03 2021(Ú≥˘®¢/jÛ
Ï/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/reports/link/v++_link_kernel0_xilinx_u200_xdma_201830_2_guidance.html "Sat Jun 19 18:33:03 2021(Û≥˘®¢/j‰
›/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/v++_link_kernel0_xilinx_u200_xdma_201830_2_guidance.pb "Sat Jun 19 18:33:04 2021(∫¥˘®¢/j≈
æ/home/users/veronica.grosso/experimental/AutoBridge/benchmarks/LUDecomposition/12x12/u280/kernel0_u280_autobridge/vitis_run_400/kernel0_xilinx_u200_xdma_201830_2.temp/logs/optraceViewer.html ""Sat Jun 19 18:33:04 2021(∫¥˘®¢/r(
$df4dde46-467a-43c1-bee7-be95ee4a5804