Fitter Status : Successful - Wed Aug 05 20:19:01 2020
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : processor
Top-level Entity Name : device
Family : Stratix III
Device : EP3SL50F484C2
Timing Models : Final
Logic utilization : 31 %
    Combinational ALUTs : 9,749 / 38,000 ( 26 % )
    Memory ALUTs : 0 / 19,000 ( 0 % )
    Dedicated logic registers : 2,428 / 38,000 ( 6 % )
Total registers : 2428
Total pins : 196 / 296 ( 66 % )
Total virtual pins : 0
Total block memory bits : 524,288 / 1,880,064 ( 28 % )
DSP block 18-bit elements : 52 / 216 ( 24 % )
Total PLLs : 0 / 4 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
