
*** Running vivado
    with args -log design_1_aes_ddr_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_aes_ddr_1_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_aes_ddr_1_0.tcl -notrace
Command: synth_design -top design_1_aes_ddr_1_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11750 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1183.926 ; gain = 70.000 ; free physical = 11363 ; free virtual = 22982
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_aes_ddr_1_0' [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_aes_ddr_1_0/synth/design_1_aes_ddr_1_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'aes_ddr_v1_0' declared at '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ipshared/2587/hdl/aes_ddr_v1_0.vhd:5' bound to instance 'U0' of component 'aes_ddr_v1_0' [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_aes_ddr_1_0/synth/design_1_aes_ddr_1_0.vhd:144]
INFO: [Synth 8-638] synthesizing module 'aes_ddr_v1_0' [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ipshared/2587/hdl/aes_ddr_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'aes_ddr_v1_0_S00_AXI' declared at '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ipshared/2587/hdl/aes_ddr_v1_0_S00_AXI.vhd:5' bound to instance 'aes_ddr_v1_0_S00_AXI_inst' of component 'aes_ddr_v1_0_S00_AXI' [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ipshared/2587/hdl/aes_ddr_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'aes_ddr_v1_0_S00_AXI' [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ipshared/2587/hdl/aes_ddr_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'i_aes' of component 'aes_core' [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ipshared/2587/hdl/aes_ddr_v1_0_S00_AXI.vhd:562]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ipshared/2587/hdl/aes_ddr_v1_0_S00_AXI.vhd:252]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ipshared/2587/hdl/aes_ddr_v1_0_S00_AXI.vhd:473]
WARNING: [Synth 8-3936] Found unconnected internal register 'old_slv_reg0_reg' and it is trimmed from '32' to '2' bits. [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ipshared/2587/hdl/aes_ddr_v1_0_S00_AXI.vhd:536]
WARNING: [Synth 8-3848] Net slv_reg13 in module/entity aes_ddr_v1_0_S00_AXI does not have driver. [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ipshared/2587/hdl/aes_ddr_v1_0_S00_AXI.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'aes_ddr_v1_0_S00_AXI' (1#1) [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ipshared/2587/hdl/aes_ddr_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'aes_ddr_v1_0' (2#1) [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ipshared/2587/hdl/aes_ddr_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_aes_ddr_1_0' (3#1) [/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_aes_ddr_1_0/synth/design_1_aes_ddr_1_0.vhd:83]
WARNING: [Synth 8-3331] design aes_ddr_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design aes_ddr_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design aes_ddr_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design aes_ddr_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design aes_ddr_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design aes_ddr_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1227.426 ; gain = 113.500 ; free physical = 11373 ; free virtual = 22992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1227.426 ; gain = 113.500 ; free physical = 11373 ; free virtual = 22993
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1595.445 ; gain = 0.004 ; free physical = 11143 ; free virtual = 22761
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11208 ; free virtual = 22826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11208 ; free virtual = 22826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11209 ; free virtual = 22828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11200 ; free virtual = 22819
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  10 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module aes_ddr_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  10 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_aes_ddr_1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_aes_ddr_1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_aes_ddr_1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_aes_ddr_1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_aes_ddr_1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_aes_ddr_1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/aes_ddr_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/aes_ddr_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/aes_ddr_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/aes_ddr_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/aes_ddr_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/aes_ddr_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/aes_ddr_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_aes_ddr_1_0.
INFO: [Synth 8-3332] Sequential element (U0/aes_ddr_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_aes_ddr_1_0.
INFO: [Synth 8-3332] Sequential element (U0/aes_ddr_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_aes_ddr_1_0.
INFO: [Synth 8-3332] Sequential element (U0/aes_ddr_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_aes_ddr_1_0.
INFO: [Synth 8-3332] Sequential element (U0/aes_ddr_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_aes_ddr_1_0.
INFO: [Synth 8-3332] Sequential element (U0/aes_ddr_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_aes_ddr_1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11184 ; free virtual = 22803
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11058 ; free virtual = 22671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11058 ; free virtual = 22671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11056 ; free virtual = 22669
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11057 ; free virtual = 22671
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11057 ; free virtual = 22671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11057 ; free virtual = 22670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11057 ; free virtual = 22670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11057 ; free virtual = 22670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11057 ; free virtual = 22670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |aes_core      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |aes_core_bbox |     1|
|2     |LUT1          |     1|
|3     |LUT2          |     4|
|4     |LUT3          |     4|
|5     |LUT4          |     2|
|6     |LUT6          |   165|
|7     |MUXF7         |    32|
|8     |FDRE          |   461|
|9     |FDSE          |     4|
+------+--------------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   804|
|2     |  U0                          |aes_ddr_v1_0         |   804|
|3     |    aes_ddr_v1_0_S00_AXI_inst |aes_ddr_v1_0_S00_AXI |   804|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11057 ; free virtual = 22670
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1595.445 ; gain = 113.500 ; free physical = 11114 ; free virtual = 22728
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1595.445 ; gain = 481.520 ; free physical = 11116 ; free virtual = 22729
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20170217 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20170217 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design aes_core.ngc ...
WARNING:NetListWriters:298 - No output is written to aes_core.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus DU/col0/lin_0/mc/MC/f<7 : 0> on block
   aes_core is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus DU/col1/lin_0/mc/MC/f<7 : 0> on block
   aes_core is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus DU/col2/lin_0/mc/MC/f<7 : 0> on block
   aes_core is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus DU/col3/lin_0/mc/MC/f<7 : 0> on block
   aes_core is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus DU/col0/i_sbox/a1h<3 : 0> on block
   aes_core is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus DU/col0/i_sbox/v<4 : 2> on block
   aes_core is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus DU/col1/i_sbox/a1h<3 : 0> on block
   aes_core is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus DU/col1/i_sbox/v<4 : 2> on block
   aes_core is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus DU/col2/i_sbox/a1h<3 : 0> on block
   aes_core is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus DU/col2/i_sbox/v<4 : 2> on block
   aes_core is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus DU/col3/i_sbox/a1h<3 : 0> on block
   aes_core is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus DU/col3/i_sbox/v<4 : 2> on block
   aes_core is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file aes_core.edif ...
PMSPEC -- Overriding Xilinx file
</softslin/vivado_17.1/Vivado/2017.1/ids_lite/ISE/data/ngc2edif.pfd> with local
file </softl2/XILINX/vivado_17.1/Vivado/2017.1/ids_lite/ISE/data/ngc2edif.pfd>
ngc2edif: Total memory usage is 110260 kilobytes

Reading core file '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_aes_ddr_1_0/src/aes_core.ngc' for (cell view 'aes_core', library 'work')
Parsing EDIF File [./.ngc2edfcache/aes_core_ngc_c8730c0c.edif]
Finished Parsing EDIF File [./.ngc2edfcache/aes_core_ngc_c8730c0c.edif]
INFO: [Netlist 29-17] Analyzing 575 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'design_1_aes_ddr_1_0' is not ideal for floorplanning, since the cellview 'aes_core' defined in file 'aes_core.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20170217
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 575 instances were transformed.
  FDC => FDCE: 92 instances
  FDCE_1 => FDCE (inverted pins: C): 136 instances
  FDC_1 => FDCE (inverted pins: C): 87 instances
  FDE_1 => FDRE (inverted pins: C): 1 instances
  FDP_1 => FDPE (inverted pins: C): 1 instances
  FDR_1 => FDRE (inverted pins: C): 128 instances
  FD_1 => FDRE (inverted pins: C): 1 instances
  INV => LUT1: 1 instances
  LD => LDCE: 128 instances

30 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1595.445 ; gain = 494.102 ; free physical = 11032 ; free virtual = 22694
INFO: [Common 17-1381] The checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.runs/design_1_aes_ddr_1_0_synth_1/design_1_aes_ddr_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.srcs/sources_1/bd/design_1/ip/design_1_aes_ddr_1_0/design_1_aes_ddr_1_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/tp/xph3sle/xph3sle603/Security_lab/AES/synth/vivado/aes_ddr/aes_ddr.runs/design_1_aes_ddr_1_0_synth_1/design_1_aes_ddr_1_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1595.445 ; gain = 0.000 ; free physical = 11030 ; free virtual = 22696
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 12:28:04 2017...
