module program_counter (
    input clock,
    input reset,
    input [31:0] pc_in,  
    output reg [31:0] pc_out 
);
		
    always @(posedge clock or posedge reset) begin
    if (reset)
        pc_out <= 32'h003FFFFC;
    else
        pc_out <= pc_in;
end

endmodule

