# Verilog
Repository for all the succesfully executed programs with their test benches in Verilog Hardware Descriptive language.
