// Seed: 1821306631
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5
    , id_12,
    input tri0 id_6,
    output uwire id_7,
    output tri0 id_8,
    input tri0 id_9,
    output uwire id_10
);
  logic id_13 = id_13;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wor id_2,
    output wor id_3,
    output wire id_4
    , id_14,
    output supply1 id_5,
    output supply0 id_6,
    output uwire id_7,
    input supply1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input supply0 id_11,
    output wand id_12
);
  assign id_10 = id_8;
  assign id_5  = id_0 ? 1 : 1 ? id_1 == id_1 : id_0;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_0,
      id_9,
      id_9,
      id_6,
      id_11,
      id_5,
      id_4,
      id_2,
      id_10
  );
  assign modCall_1.id_4 = 0;
  assign id_14 = -1;
endmodule
