/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 288 208)
	(text "ALU_1" (rect 5 0 51 20)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 169 31 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "RegA[15..0]" (rect 0 0 80 20)(font "Intel Clear" (font_size 8)))
		(text "RegA[15..0]" (rect 21 27 101 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "A_Immediat[15..0]" (rect 0 0 128 20)(font "Intel Clear" (font_size 8)))
		(text "A_Immediat[15..0]" (rect 21 43 149 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "operation[3..0]" (rect 0 0 105 20)(font "Intel Clear" (font_size 8)))
		(text "operation[3..0]" (rect 21 59 126 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "RegB[15..0]" (rect 0 0 80 20)(font "Intel Clear" (font_size 8)))
		(text "RegB[15..0]" (rect 21 75 101 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "S_Immediat[15..0]" (rect 0 0 128 20)(font "Intel Clear" (font_size 8)))
		(text "S_Immediat[15..0]" (rect 21 91 149 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "ALU_Sel" (rect 0 0 59 20)(font "Intel Clear" (font_size 8)))
		(text "ALU_Sel" (rect 21 107 80 127)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "M_Immediat[7..0]" (rect 0 0 122 20)(font "Intel Clear" (font_size 8)))
		(text "M_Immediat[7..0]" (rect 21 123 143 143)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "res_sel[1..0]" (rect 0 0 84 20)(font "Intel Clear" (font_size 8)))
		(text "res_sel[1..0]" (rect 21 139 105 159)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 272 32)
		(output)
		(text "Result[15..0]" (rect 0 0 89 20)(font "Intel Clear" (font_size 8)))
		(text "Result[15..0]" (rect 162 27 251 47)(font "Intel Clear" (font_size 8)))
		(line (pt 272 32)(pt 256 32)(line_width 3))
	)
	(port
		(pt 272 48)
		(output)
		(text "overflow" (rect 0 0 62 20)(font "Intel Clear" (font_size 8)))
		(text "overflow" (rect 189 43 251 63)(font "Intel Clear" (font_size 8)))
		(line (pt 272 48)(pt 256 48))
	)
	(drawing
		(rectangle (rect 16 16 256 176))
	)
)
