Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  5 12:20:09 2024
| Host         : HUNTER running 64-bit major release  (build 9200)
| Command      : report_methodology -file ARMSOC_TOP_methodology_drc_routed.rpt -pb ARMSOC_TOP_methodology_drc_routed.pb -rpx ARMSOC_TOP_methodology_drc_routed.rpx
| Design       : ARMSOC_TOP
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 94
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 8          |
| TIMING-7  | Critical Warning | No common node between related clocks              | 6          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 29         |
| SYNTH-10  | Warning          | Wide multiplier                                    | 3          |
| SYNTH-15  | Warning          | Byte wide write enable not inferred                | 16         |
| SYNTH-16  | Warning          | Address collision                                  | 25         |
| TIMING-18 | Warning          | Missing input or output delay                      | 4          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock u_clk_25M/inst/clk_in1 is defined downstream of clock clk_out1_clk_50M and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock u_clk_25M/inst/clk_in1 is defined downstream of clock clk_out1_clk_50M_1 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_25M and clk_out1_clk_50M are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_25M] -to [get_clocks clk_out1_clk_50M]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_25M and clk_out1_clk_50M_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_25M] -to [get_clocks clk_out1_clk_50M_1]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_25M and dbg_tck_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_25M] -to [get_clocks dbg_tck_pin]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_50M and clk_out1_clk_25M are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_50M] -to [get_clocks clk_out1_clk_25M]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_50M and clk_out1_clk_50M_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_50M] -to [get_clocks clk_out1_clk_50M_1]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_50M_1 and clk_out1_clk_25M are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_50M_1] -to [get_clocks clk_out1_clk_25M]
Related violations: <none>

TIMING-6#7 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_50M_1 and clk_out1_clk_50M are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_50M_1] -to [get_clocks clk_out1_clk_50M]
Related violations: <none>

TIMING-6#8 Critical Warning
No common primary clock between related clocks  
The clocks dbg_tck_pin and clk_out1_clk_25M are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks dbg_tck_pin] -to [get_clocks clk_out1_clk_25M]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_out1_clk_25M and clk_out1_clk_50M are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_25M] -to [get_clocks clk_out1_clk_50M]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk_out1_clk_25M and clk_out1_clk_50M_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_25M] -to [get_clocks clk_out1_clk_50M_1]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks clk_out1_clk_25M and dbg_tck_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_25M] -to [get_clocks dbg_tck_pin]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks clk_out1_clk_50M and clk_out1_clk_25M are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_50M] -to [get_clocks clk_out1_clk_25M]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks clk_out1_clk_50M_1 and clk_out1_clk_25M are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_50M_1] -to [get_clocks clk_out1_clk_25M]
Related violations: <none>

TIMING-7#6 Critical Warning
No common node between related clocks  
The clocks dbg_tck_pin and clk_out1_clk_25M are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks dbg_tck_pin] -to [get_clocks clk_out1_clk_25M]
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock u_clk_25M/inst/clk_in1 is created on an inappropriate internal pin u_clk_25M/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell uAHB2RAM/APhase_HSEL_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) reg_sys_rst_n_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell uAHBUART/uUART_TX/FSM_sequential_current_state[0]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) uAHBMUX/APHASE_MUX_SEL_reg[0]/CLR, uAHBMUX/APHASE_MUX_SEL_reg[1]/CLR, uAHBMUX/APHASE_MUX_SEL_reg[2]/CLR, uAHBMUX/APHASE_MUX_SEL_reg[3]/CLR, uAHB2RAM/APhase_HSEL_reg/CLR, uAHB2RAM/APhase_HSIZE_reg[0]/CLR, uAHB2RAM/APhase_HSIZE_reg[1]/CLR, uAHB2RAM/APhase_HTRANS_reg[1]/CLR, uAHB2RAM/APhase_HWADDR_reg[0]/CLR, uAHB2RAM/APhase_HWADDR_reg[10]/CLR, uAHB2RAM/APhase_HWADDR_reg[11]/CLR, uAHB2RAM/APhase_HWADDR_reg[12]/CLR, uAHB2RAM/APhase_HWADDR_reg[13]/CLR, uAHB2RAM/APhase_HWADDR_reg[14]/CLR, uAHB2RAM/APhase_HWADDR_reg[1]/CLR (the first 15 of 211 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bck917_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aolt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Apnt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Avlt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Axgt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B14g07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bck917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Btn917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3it07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C42g07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chqt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Clht07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Coqt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Crjt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Crzt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cvqt07_reg/CLR (the first 15 of 124 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C0ag07_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Amfoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aqroz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aquzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B0czz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C1lzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C4dzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chbzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cpbzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Csroz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E0dzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eacoz6_reg/CLR (the first 15 of 92 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A79u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7au07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A8xf07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ag9u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Agau07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ak4oz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ap9u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Apau07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aw2nz6_reg_rep/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ay9u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ayau07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B00t07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B2hg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6gnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bmom17_reg/CLR (the first 15 of 127 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dumg07_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B1rg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nb0h07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nfm917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pd0h07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rf0h07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xgrnz6_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5f917_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A10h07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ach917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Adxg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ann917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Atjg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Awkg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B1zg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B5jg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6tg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bafg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blkg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bydnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C0ag07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C9bg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cakg07_reg/CLR (the first 15 of 127 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gmkt07_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A5yt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ad8t07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ax1u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Axst07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Azmu07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B0lt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B26t07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B34u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B59t07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bb7t07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bfet07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bh4u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bo4u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ceht07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cint07_reg/CLR (the first 15 of 124 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hu7m17_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A89g07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aaeg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Akrg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ayj917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B1yg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B93a17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Biqg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bkaoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C63a17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C85a17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cmrg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D5fnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dobg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dx8g07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E03a17_reg/CLR (the first 15 of 127 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0ea17_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ak2107_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aocoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bnbzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ckgoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cu0107_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1izz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dfizz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E2pzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eapoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Earoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/CLR (the first 15 of 92 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J2lnz6_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Agpa17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Arlnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Asmm17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6cm17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B97u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bdys07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bphg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Brpm17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cmmm17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Conu07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Czys07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D36u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D8pm17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dimoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dw6u07_reg/CLR (the first 15 of 127 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K3b007_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6anz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aobnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9nz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Axanz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B7anz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bpbnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Byanz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C8anz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqbnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Czanz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D0bnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D9anz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Drbnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dsbnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1bnz6_reg/CLR (the first 15 of 68 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4vt07_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aucoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bfroz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bwrzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C5poz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D0vzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dbdoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Df1g07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dhqoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqeoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3ozz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E91107_reg/CLR (the first 15 of 92 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L90h07_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6ut07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ag1h07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Awwt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B4mu07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ba4u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bdem17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bo0u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bq0h07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqst07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cuut07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D0zt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dmdt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dql917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Drxnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ds0h07_reg/CLR (the first 15 of 124 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P8og07_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bygzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ceonz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1hzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D4hzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D8gzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dbgzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Degzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dhgzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dkgzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Etsnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fvjzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gylzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hbmzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hr8oz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jvgzz6_reg/CLR (the first 15 of 50 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ae6g07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Af4g07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ahuf07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ahzs07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/As2107_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aw2nz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ax4107_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B06oz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bbph07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bf3nz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Br6107_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bu4107_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cpxnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D66oz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Db6oz6_reg/CLR (the first 15 of 127 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qbrg07_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Acat07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Albt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Anct07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Apit07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ar9t07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ayjt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ayot07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Az2u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B0qt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B13g07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B20u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Boft07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bxdt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C5at07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cebt07_reg/CLR (the first 15 of 124 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdjnz6_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aacg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ac3a17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ae5a17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Akgu07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Alfg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B2zf07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B3vg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ba0oz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bhag07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bkf917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bsaoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzm917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C0gg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ccvnz6_reg/CLR (the first 15 of 123 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R31a17_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fpom17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gf2a17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nsig07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pmba17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tfom17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xiom17_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A1unz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A8w917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bgts07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjw917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C5ts07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cats07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6w917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D8u917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dets07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dhtm17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E7ynz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ebv917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejtm17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F3v917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fcts07_reg/CLR (the first 15 of 92 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A13nz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A3cm17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A63nz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A96oz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aa8oz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aolnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B4moz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bdwzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Beknz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cgjoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ckyzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cn7nz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqgg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1wnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2xf07_reg/CLR (the first 15 of 127 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sj3107_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Im2nz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sj2nz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sj3107_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Agjg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Atqnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B2fnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bahnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjgg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bucnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C8kg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqqnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Czeg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1enz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dceg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dcn917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dghnz6_reg/CLR (the first 15 of 124 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U7ig07_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4ig07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A9b917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Asag07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Avaoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Azlnz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B9h917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Badg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bb5a17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bsb917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C6h917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chf917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ct9nz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2ig07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D30h07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D33a17_reg/CLR (the first 15 of 127 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W8ph07_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A09nz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ag8u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Agwzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ahha17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Anaoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ap8u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Arioz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ay8u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6vf07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B9xzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bcaoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bk5g07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bl7u07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bx6107_reg/CLR (the first 15 of 127 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xllg07_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7bu07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A9bu07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ahju07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Amcu07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Azgu07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Azpg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bv7g07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bvbu07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C1qg07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Caju07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cre917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctbu07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cx8a17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dfcu07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dkbu07_reg/CLR (the first 15 of 153 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_20, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A0ys07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A14oz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A1fh07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2mt07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A48a17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A5qm17_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ac2t07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Adkh07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Afs917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ag4oz6_reg/CLR (the first 15 of 765 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zkig07_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_4, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gv1g07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ohhoz6_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR, u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Glym17__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-15#1 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2RAM/memory_reg_0_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#2 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2RAM/memory_reg_0_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#3 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2RAM/memory_reg_1_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#4 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2RAM/memory_reg_1_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#5 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2RAM/memory_reg_2_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#6 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2RAM/memory_reg_2_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#7 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2RAM/memory_reg_3_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#8 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2RAM/memory_reg_3_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#9 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2ROM/memory_reg_0_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#10 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2ROM/memory_reg_0_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#11 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2ROM/memory_reg_1_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#12 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2ROM/memory_reg_1_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#13 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2ROM/memory_reg_2_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#14 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2ROM/memory_reg_2_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#15 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2ROM/memory_reg_3_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#16 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM uAHB2ROM/memory_reg_3_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM uAHB2RAM/memory_reg_0_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM uAHB2RAM/memory_reg_0_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM uAHB2RAM/memory_reg_1_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM uAHB2RAM/memory_reg_1_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#5 Warning
Address collision  
Block RAM uAHB2RAM/memory_reg_2_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#6 Warning
Address collision  
Block RAM uAHB2RAM/memory_reg_2_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#7 Warning
Address collision  
Block RAM uAHB2RAM/memory_reg_3_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#8 Warning
Address collision  
Block RAM uAHB2RAM/memory_reg_3_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#9 Warning
Address collision  
Block RAM uAHB2ROM/memory_reg_0_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#10 Warning
Address collision  
Block RAM uAHB2ROM/memory_reg_0_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#11 Warning
Address collision  
Block RAM uAHB2ROM/memory_reg_1_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#12 Warning
Address collision  
Block RAM uAHB2ROM/memory_reg_1_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#13 Warning
Address collision  
Block RAM uAHB2ROM/memory_reg_2_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#14 Warning
Address collision  
Block RAM uAHB2ROM/memory_reg_2_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#15 Warning
Address collision  
Block RAM uAHB2ROM/memory_reg_3_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#16 Warning
Address collision  
Block RAM uAHB2ROM/memory_reg_3_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#17 Warning
Address collision  
Block RAM uAHBVGA/uvga_console/uvideo_ram/ram_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#18 Warning
Address collision  
Block RAM uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#19 Warning
Address collision  
Block RAM uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#20 Warning
Address collision  
Block RAM uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#21 Warning
Address collision  
Block RAM uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#22 Warning
Address collision  
Block RAM uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#23 Warning
Address collision  
Block RAM uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#24 Warning
Address collision  
Block RAM uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#25 Warning
Address collision  
Block RAM uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RESET relative to clock(s) dbg_tck_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on TDI relative to clock(s) dbg_tck_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on TMS relative to clock(s) dbg_tck_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on TDO relative to clock(s) dbg_tck_pin
Related violations: <none>


