Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'xfft_v8_0' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'xfft_v8_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'xfft_v8_0' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'xfft_v8_0'...
Finished delivering C-model simulation files.
Delivering associated files for 'xfft_v8_0'...
Delivering EJava files for 'xfft_v8_0'...
Generating implementation netlist for 'xfft_v8_0'...
INFO:sim - Pre-processing HDL files for 'xfft_v8_0'...
Running synthesis for 'xfft_v8_0'
Running ngcbuild...
Writing VEO instantiation template for 'xfft_v8_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'xfft_v8_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/xfft_v8_0
Delivered 1 file into directory
/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/xfft_v8_0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'xfft_v8_0'...
Generating ISE project...
XCO file found: xfft_v8_0.xco
XMDF file found: xfft_v8_0_xmdf.tcl
Adding /home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/xfft_v8_0.asy
-view all -origin_type imported
Adding /home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/xfft_v8_0.ngc
-view all -origin_type created
Checking file
"/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/xfft_v8_0.ngc" for
project device match ...
File "/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/xfft_v8_0.ngc"
device information matches project device.
Adding /home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/xfft_v8_0.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/xfft_v8_0.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/xfft_v8_0.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/xfft_v8_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - A core named 'fifo_generator_v9_3' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'fifo_generator_v9_3'...
WARNING:sim - A core named 'fifo_generator_v9_3' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'fifo_generator_v9_3'...
Delivering associated files for 'fifo_generator_v9_3'...
Delivering EJava files for 'fifo_generator_v9_3'...
Generating implementation netlist for 'fifo_generator_v9_3'...
INFO:sim - Pre-processing HDL files for 'fifo_generator_v9_3'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_generator_v9_3'
Running ngcbuild...
Writing VEO instantiation template for 'fifo_generator_v9_3'...
Writing Verilog behavioral simulation model for 'fifo_generator_v9_3'...
WARNING:sim - Overwriting existing file
   /home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/fifo_generator_v9
   _3/doc/fifo_generator_v9_3_vinfo.html with file from view
   xilinx_documentation
Delivered 3 files into directory
/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/fifo_generator_v9_3
Delivered 1 file into directory
/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/fifo_generator_v9_3
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'fifo_generator_v9_3'...
Generating ISE project...
XCO file found: fifo_generator_v9_3.xco
XMDF file found: fifo_generator_v9_3_xmdf.tcl
Adding
/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/fifo_generator_v9_3.
asy -view all -origin_type imported
Adding
/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/fifo_generator_v9_3.
ngc -view all -origin_type created
Checking file
"/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/fifo_generator_v9_3
.ngc" for project device match ...
File
"/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/fifo_generator_v9_3
.ngc" device information matches project device.
Adding
/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/fifo_generator_v9_3.
v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/fifo_generator_v
   9_3.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/bill/workspace/Xilinx/FFT_HW/FFTHW/ipcore_dir/tmp/_cg/fifo_generator_v9_3.
veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo_generator_v9_3"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
