<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>cpu_mmu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6aeebb853ebd8c514e6186653c592c82.html">otzone</a></li><li class="navelem"><a class="el" href="dir_fb44076c8b62c63869cf8a830933e50d.html">src</a></li><li class="navelem"><a class="el" href="dir_5054d892aa124e015c653e8232659643.html">arch</a></li><li class="navelem"><a class="el" href="dir_a8ff73de53c273984b8a08f3bd00cae5.html">arm</a></li><li class="navelem"><a class="el" href="dir_0f6da8a9c5259cd162214505231682b4.html">armv7</a></li><li class="navelem"><a class="el" href="dir_314c54530644a99bb6b146f499079a5e.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">cpu_mmu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="sw__types_8h_source.html">sw_types.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="sw__list_8h_source.html">sw_list.h</a>&gt;</code><br/>
</div>
<p><a href="cpu__mmu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad44acbc398c7b4ebd727ce4140a8b2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#ad44acbc398c7b4ebd727ce4140a8b2d9">TTBR_FLAGS_C_BIT</a>&#160;&#160;&#160;(0x1 &lt;&lt; 0)</td></tr>
<tr class="separator:ad44acbc398c7b4ebd727ce4140a8b2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b24812d83ad79863f85ef49f67df9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#a32b24812d83ad79863f85ef49f67df9d">TTBR_FLAGS_S_BIT</a>&#160;&#160;&#160;(0x1 &lt;&lt; 1)</td></tr>
<tr class="separator:a32b24812d83ad79863f85ef49f67df9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af43b23e778108d0ec918412f983e7b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#af43b23e778108d0ec918412f983e7b4c">TTBR_FLAGS_RGN</a>(val)&#160;&#160;&#160;((val &amp; 0x3) &lt;&lt; 3)</td></tr>
<tr class="separator:af43b23e778108d0ec918412f983e7b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768f9f070df5162605288e9d41856020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#a768f9f070df5162605288e9d41856020">TTBR_FLAGS_NOS_BIT</a>&#160;&#160;&#160;(0x1 &lt;&lt; 5)</td></tr>
<tr class="separator:a768f9f070df5162605288e9d41856020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a20c149e2c3575f69f4d6b6939e15e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#a94a20c149e2c3575f69f4d6b6939e15e">TTBR_FLAGS_IRGN_BIT</a>&#160;&#160;&#160;(0x1 &lt;&lt; 6)</td></tr>
<tr class="separator:a94a20c149e2c3575f69f4d6b6939e15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803b0f389816b40b32940af4f90a900d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#a803b0f389816b40b32940af4f90a900d">TTBR_FLAGS</a></td></tr>
<tr class="separator:a803b0f389816b40b32940af4f90a900d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a52fdde9f5cf31e99bbe13907229ca418"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0">enum_access_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#a52fdde9f5cf31e99bbe13907229ca418">access_type</a></td></tr>
<tr class="separator:a52fdde9f5cf31e99bbe13907229ca418"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a1f3e9c9e21265f52815a45d91df7e8ed"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8ed">data_abort_fault_status</a> { <br/>
&#160;&#160;<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edaaf67995161b684bdf2a3eae4bcf269e7">dfs_alignment_fault</a> = __extension__ 0b00001, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edaa45ab5a975e8c44dda863774c99bfcc4">dfs_debug_event</a> = __extension__ 0b00010, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda06340bc877342de934a6ac1adbf80c78">dfs_access_flag_section</a> = __extension__ 0b00011, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda84fcf6af67a655ef311ca92441a65230">dfs_icache_maintenance</a> = __extension__ 0b00100, 
<br/>
&#160;&#160;<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda2c268f8cc5d5b1dc6cade765ecf81bdf">dfs_translation_section</a> = __extension__ 0b00101, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edab46a705938d24a9c3a2e8243c5773560">dfs_access_flag_page</a> = __extension__ 0b00110, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edabf014fc31be0bfb5c3a8c40cfdc91067">dfs_translation_page</a> = __extension__ 0b00111, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda0c0dfd5e076d71f9c0b764baa5141975">dfs_sync_external_abt</a> = __extension__ 0b01000, 
<br/>
&#160;&#160;<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda7a5d6595eead7b0569a11ecfe7b2a677">dfs_domain_section</a> = __extension__ 0b01001, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda7a2937f68ef43bc7349b3bacc345adf6">dfs_domain_page</a> = __extension__ 0b01011, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edabc116152b1e239ecee88bc8c4d0ceb20">dfs_translation_table_walk_lvl1_sync_ext_abt</a> = __extension__ 0b01100, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda6e3c9d7bd50a3277c7fab68e382f849e">dfs_permission_section</a> = __extension__ 0b01101, 
<br/>
&#160;&#160;<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda555899082d303709eacc06c065345928">dfs_translation_table_walk_lvl2_sync_ext_abt</a> = __extension__ 0b01110, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edafb7d94b8cf6b23e88a262b4722d90e43">dfs_permission_page</a> = __extension__ 0b01111, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda4a61a71f8d8dfdc2e4648584025fd4e9">dfs_imp_dep_lockdown</a> = __extension__ 0b10100, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edaa96b1c558e1154c9abcad4d3ea3638f3">dfs_async_external_abt</a> = __extension__ 0b10110, 
<br/>
&#160;&#160;<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda5eb291bda0f0277c5640f6fce6e3412b">dfs_mem_access_async_parity_err</a> = __extension__ 0b11000, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda548a9efd0562328789a52bd2feedaca6">dfs_mem_access_async_parity_err2</a> = __extension__ 0b11001, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda127fdfac16ad82976d6e96447d9fb459">dfs_imp_dep_coprocessor_abort</a> = __extension__ 0b11010, 
<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda62209d39d944d16f327d23bc23bceb07">dfs_translation_table_walk_lvl1_sync_parity_err</a> = __extension__ 0b11100, 
<br/>
&#160;&#160;<a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edae13b0d59d18c96f7be8d4190e4f8227f">dfs_translation_table_walk_lvl2_sync_parity_err</a> = __extension__ 0b11110
<br/>
 }</td></tr>
<tr class="memdesc:a1f3e9c9e21265f52815a45d91df7e8ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data abort fault status values.  <a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8ed">More...</a><br/></td></tr>
<tr class="separator:a1f3e9c9e21265f52815a45d91df7e8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205072c428ddb0e47b440664928519f5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5">instruction_abort_fault_status</a> { <br/>
&#160;&#160;<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a06b7748bdbbdfd9b911acde734a4ecfb">ifs_debug_event</a> = __extension__ 0b00010, 
<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a535d6eb290848aa4d38a80ae39439b0d">ifs_access_flag_fault_section</a> = __extension__ 0b00011, 
<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a54464538d95bb07de3be7b712b69af3d">ifs_translation_fault_section</a> = __extension__ 0b00101, 
<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ad3008fa7bdcc847cedce908b81f64c2c">ifs_access_flag_fault_page</a> = __extension__ 0b00110, 
<br/>
&#160;&#160;<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a641bcc90591c3db6d21498fe762c8bde">ifs_translation_fault_page</a> = __extension__ 0b00111, 
<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ab2695ee18ac161897fc4f8ec372b47ec">ifs_synchronous_external_abort</a> = __extension__ 0b01000, 
<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ac7b36981281a64aa5213eb2e5d1f402d">ifs_domain_fault_section</a> = __extension__ 0b01001, 
<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a10c0fda66bbb1ce4c0965834717d007b">ifs_domain_fault_page</a> = __extension__ 0b01011, 
<br/>
&#160;&#160;<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a32a37708d208d75542d24cbf4977c43f">ifs_translation_table_walk_lvl1_sync_ext_abt</a> = __extension__ 0b01100, 
<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a648c6a548494e308c73cd8ee6af3df0f">ifs_permission_fault_section</a> = __extension__ 0b01101, 
<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a04d9385d10075a196c43daa2d12a4c73">ifs_translation_table_walk_lvl2_sync_ext_abt</a> = __extension__ 0b01110, 
<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ac0bfee8cfa1e975cc2be70920046fa64">ifs_permission_fault_page</a> = __extension__ 0b01111, 
<br/>
&#160;&#160;<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a895905c7bcb148d1d013a24270e77160">ifs_imp_dep_lockdown</a> = __extension__ 0b10100, 
<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a7c71da04d217ccbb81678d324a284279">ifs_memory_access_sync_parity_err</a> = __extension__ 0b11001, 
<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ad00d2b6f102001f5d9404ce4a629b5fd">ifs_imp_dep_coprocessor_abort</a> = __extension__ 0b11010, 
<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a562ec5378d001a22918120cd29d964a5">ifs_translation_table_walk_lvl1_sync_parity_err</a> = __extension__ 0b11100, 
<br/>
&#160;&#160;<a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a12868d06aeeb28ef3650e51937d63eeb">ifs_translation_table_walk_lvl2_sync_parity_err</a> = __extension__ 0b11110
<br/>
 }</td></tr>
<tr class="memdesc:a205072c428ddb0e47b440664928519f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction abort fault status values.  <a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5">More...</a><br/></td></tr>
<tr class="separator:a205072c428ddb0e47b440664928519f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed1f438347609f7d76ac7d387a193ea0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0">enum_access_type</a> { <a class="el" href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0a5cb2c5f02e98acb4312882fa8b04eb1e">no_access</a> = __extension__ 0b00, 
<a class="el" href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0aa86f52c0660de0ba0e16c95501853106">client</a>, 
<a class="el" href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0ac6638028c1aba75eca7eed225800ad5b">reserved</a>, 
<a class="el" href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0aeb087cbf5762e248c3804446e0e68a18">manager</a>
 }</td></tr>
<tr class="memdesc:aed1f438347609f7d76ac7d387a193ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum values for domain access type.  <a href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0">More...</a><br/></td></tr>
<tr class="separator:aed1f438347609f7d76ac7d387a193ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ac139ab6eabfe7278410aaf6fe58ff04e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#ac139ab6eabfe7278410aaf6fe58ff04e">mmu_init</a> (void)</td></tr>
<tr class="memdesc:ac139ab6eabfe7278410aaf6fe58ff04e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU initialization routine.  <a href="#ac139ab6eabfe7278410aaf6fe58ff04e">More...</a><br/></td></tr>
<tr class="separator:ac139ab6eabfe7278410aaf6fe58ff04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e59470d6369863c273ad6df8337a35"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#af2e59470d6369863c273ad6df8337a35">mmu_insert_pt0</a> (<a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> addr)</td></tr>
<tr class="memdesc:af2e59470d6369863c273ad6df8337a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set TTBR0 register.  <a href="#af2e59470d6369863c273ad6df8337a35">More...</a><br/></td></tr>
<tr class="separator:af2e59470d6369863c273ad6df8337a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1b3ddee428c51f80dd263757194419"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#a6c1b3ddee428c51f80dd263757194419">mmu_insert_pt1</a> (<a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> *addr)</td></tr>
<tr class="memdesc:a6c1b3ddee428c51f80dd263757194419"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set TTBR1 register.  <a href="#a6c1b3ddee428c51f80dd263757194419">More...</a><br/></td></tr>
<tr class="separator:a6c1b3ddee428c51f80dd263757194419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef49e801b02ed7ff75039a887477bf65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#aef49e801b02ed7ff75039a887477bf65">mmu_get_pt0</a> (void)</td></tr>
<tr class="memdesc:aef49e801b02ed7ff75039a887477bf65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get TTBR0 register value.  <a href="#aef49e801b02ed7ff75039a887477bf65">More...</a><br/></td></tr>
<tr class="separator:aef49e801b02ed7ff75039a887477bf65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc60d48ca1e58884b8d34d915585367"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#a1fc60d48ca1e58884b8d34d915585367">mmu_get_pt1</a> (void)</td></tr>
<tr class="memdesc:a1fc60d48ca1e58884b8d34d915585367"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get TTBR1 register value.  <a href="#a1fc60d48ca1e58884b8d34d915585367">More...</a><br/></td></tr>
<tr class="separator:a1fc60d48ca1e58884b8d34d915585367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a892c56e6dc30775210dfd4aca1a4a538"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#a892c56e6dc30775210dfd4aca1a4a538">mmu_enable_virt_addr</a> (void)</td></tr>
<tr class="memdesc:a892c56e6dc30775210dfd4aca1a4a538"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable virtual address space for secure kernel.  <a href="#a892c56e6dc30775210dfd4aca1a4a538">More...</a><br/></td></tr>
<tr class="separator:a892c56e6dc30775210dfd4aca1a4a538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3482fe8e796ddbd125d8b769938fb718"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#a3482fe8e796ddbd125d8b769938fb718">mmu_disable_virt_addr</a> (void)</td></tr>
<tr class="memdesc:a3482fe8e796ddbd125d8b769938fb718"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable virtual address space of secure kernel.  <a href="#a3482fe8e796ddbd125d8b769938fb718">More...</a><br/></td></tr>
<tr class="separator:a3482fe8e796ddbd125d8b769938fb718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d27421c199b847fa18ad3133fd955a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a97a80ca1602ebf2303258971a2c938e2">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#ad0d27421c199b847fa18ad3133fd955a">is_mmu_enabled</a> (void)</td></tr>
<tr class="memdesc:ad0d27421c199b847fa18ad3133fd955a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether MMU is enabled or not.  <a href="#ad0d27421c199b847fa18ad3133fd955a">More...</a><br/></td></tr>
<tr class="separator:ad0d27421c199b847fa18ad3133fd955a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f29ab5db1ce2b22b8961d00a8351f1d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#a7f29ab5db1ce2b22b8961d00a8351f1d">set_domain</a> (<a class="el" href="sw__types_8h.html#aed742c436da53c1080638ce6ef7d13de">u8</a> domain, <a class="el" href="cpu__mmu_8h.html#a52fdde9f5cf31e99bbe13907229ca418">access_type</a> access)</td></tr>
<tr class="memdesc:a7f29ab5db1ce2b22b8961d00a8351f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set access domain.  <a href="#a7f29ab5db1ce2b22b8961d00a8351f1d">More...</a><br/></td></tr>
<tr class="separator:a7f29ab5db1ce2b22b8961d00a8351f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba6341ba7949867e814a83e1699982c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a009592c6ee2118c3c17cfb90f22efde3">pa_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#a8ba6341ba7949867e814a83e1699982c">va_to_pa</a> (<a class="el" href="sw__types_8h.html#a8a8f44dda695920b3f7210c1c28ff23b">va_t</a> va)</td></tr>
<tr class="memdesc:a8ba6341ba7949867e814a83e1699982c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the physical address of virtual address based on secure world page table.  <a href="#a8ba6341ba7949867e814a83e1699982c">More...</a><br/></td></tr>
<tr class="separator:a8ba6341ba7949867e814a83e1699982c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa84b9a460d1939baad42d45e74e0ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a009592c6ee2118c3c17cfb90f22efde3">pa_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#a9fa84b9a460d1939baad42d45e74e0ab">va_to_pa_ns</a> (<a class="el" href="sw__types_8h.html#a8a8f44dda695920b3f7210c1c28ff23b">va_t</a> va)</td></tr>
<tr class="memdesc:a9fa84b9a460d1939baad42d45e74e0ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the physical address of virtual address based on non-secure world page table.  <a href="#a9fa84b9a460d1939baad42d45e74e0ab">More...</a><br/></td></tr>
<tr class="separator:a9fa84b9a460d1939baad42d45e74e0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90ccbdff9bb9a6efc25691ce1b538a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__mmu_8h.html#ad90ccbdff9bb9a6efc25691ce1b538a4">cpu_mmu_enable</a> (void)</td></tr>
<tr class="memdesc:ad90ccbdff9bb9a6efc25691ce1b538a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize and enable MMU.  <a href="#ad90ccbdff9bb9a6efc25691ce1b538a4">More...</a><br/></td></tr>
<tr class="separator:ad90ccbdff9bb9a6efc25691ce1b538a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a803b0f389816b40b32940af4f90a900d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TTBR_FLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="cpu__mmu_8h.html#a94a20c149e2c3575f69f4d6b6939e15e">TTBR_FLAGS_IRGN_BIT</a> | <a class="code" href="cpu__mmu_8h.html#af43b23e778108d0ec918412f983e7b4c">\</a></div>
<div class="line"><a class="code" href="cpu__mmu_8h.html#af43b23e778108d0ec918412f983e7b4c">					TTBR_FLAGS_RGN</a>(0x01) )</div>
<div class="ttc" id="cpu__mmu_8h_html_af43b23e778108d0ec918412f983e7b4c"><div class="ttname"><a href="cpu__mmu_8h.html#af43b23e778108d0ec918412f983e7b4c">TTBR_FLAGS_RGN</a></div><div class="ttdeci">#define TTBR_FLAGS_RGN(val)</div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00033">cpu_mmu.h:33</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a94a20c149e2c3575f69f4d6b6939e15e"><div class="ttname"><a href="cpu__mmu_8h.html#a94a20c149e2c3575f69f4d6b6939e15e">TTBR_FLAGS_IRGN_BIT</a></div><div class="ttdeci">#define TTBR_FLAGS_IRGN_BIT</div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00035">cpu_mmu.h:35</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="cpu__mmu_8h_source.html#l00055">55</a> of file <a class="el" href="cpu__mmu_8h_source.html">cpu_mmu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad44acbc398c7b4ebd727ce4140a8b2d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TTBR_FLAGS_C_BIT&#160;&#160;&#160;(0x1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu__mmu_8h_source.html#l00031">31</a> of file <a class="el" href="cpu__mmu_8h_source.html">cpu_mmu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94a20c149e2c3575f69f4d6b6939e15e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TTBR_FLAGS_IRGN_BIT&#160;&#160;&#160;(0x1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu__mmu_8h_source.html#l00035">35</a> of file <a class="el" href="cpu__mmu_8h_source.html">cpu_mmu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a768f9f070df5162605288e9d41856020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TTBR_FLAGS_NOS_BIT&#160;&#160;&#160;(0x1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu__mmu_8h_source.html#l00034">34</a> of file <a class="el" href="cpu__mmu_8h_source.html">cpu_mmu.h</a>.</p>

</div>
</div>
<a class="anchor" id="af43b23e778108d0ec918412f983e7b4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TTBR_FLAGS_RGN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val</td><td>)</td>
          <td>&#160;&#160;&#160;((val &amp; 0x3) &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu__mmu_8h_source.html#l00033">33</a> of file <a class="el" href="cpu__mmu_8h_source.html">cpu_mmu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a32b24812d83ad79863f85ef49f67df9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TTBR_FLAGS_S_BIT&#160;&#160;&#160;(0x1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu__mmu_8h_source.html#l00032">32</a> of file <a class="el" href="cpu__mmu_8h_source.html">cpu_mmu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="a52fdde9f5cf31e99bbe13907229ca418"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0">enum_access_type</a> <a class="el" href="cpu__mmu_8h.html#a52fdde9f5cf31e99bbe13907229ca418">access_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu__mmu_8h_source.html#l00127">127</a> of file <a class="el" href="cpu__mmu_8h_source.html">cpu_mmu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8ed">data_abort_fault_status</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data abort fault status values. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8edaaf67995161b684bdf2a3eae4bcf269e7"></a>dfs_alignment_fault</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8edaa45ab5a975e8c44dda863774c99bfcc4"></a>dfs_debug_event</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8eda06340bc877342de934a6ac1adbf80c78"></a>dfs_access_flag_section</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8eda84fcf6af67a655ef311ca92441a65230"></a>dfs_icache_maintenance</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8eda2c268f8cc5d5b1dc6cade765ecf81bdf"></a>dfs_translation_section</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8edab46a705938d24a9c3a2e8243c5773560"></a>dfs_access_flag_page</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8edabf014fc31be0bfb5c3a8c40cfdc91067"></a>dfs_translation_page</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8eda0c0dfd5e076d71f9c0b764baa5141975"></a>dfs_sync_external_abt</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8eda7a5d6595eead7b0569a11ecfe7b2a677"></a>dfs_domain_section</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8eda7a2937f68ef43bc7349b3bacc345adf6"></a>dfs_domain_page</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8edabc116152b1e239ecee88bc8c4d0ceb20"></a>dfs_translation_table_walk_lvl1_sync_ext_abt</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8eda6e3c9d7bd50a3277c7fab68e382f849e"></a>dfs_permission_section</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8eda555899082d303709eacc06c065345928"></a>dfs_translation_table_walk_lvl2_sync_ext_abt</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8edafb7d94b8cf6b23e88a262b4722d90e43"></a>dfs_permission_page</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8eda4a61a71f8d8dfdc2e4648584025fd4e9"></a>dfs_imp_dep_lockdown</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8edaa96b1c558e1154c9abcad4d3ea3638f3"></a>dfs_async_external_abt</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8eda5eb291bda0f0277c5640f6fce6e3412b"></a>dfs_mem_access_async_parity_err</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8eda548a9efd0562328789a52bd2feedaca6"></a>dfs_mem_access_async_parity_err2</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8eda127fdfac16ad82976d6e96447d9fb459"></a>dfs_imp_dep_coprocessor_abort</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8eda62209d39d944d16f327d23bc23bceb07"></a>dfs_translation_table_walk_lvl1_sync_parity_err</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1f3e9c9e21265f52815a45d91df7e8edae13b0d59d18c96f7be8d4190e4f8227f"></a>dfs_translation_table_walk_lvl2_sync_parity_err</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="cpu__mmu_8h_source.html#l00062">62</a> of file <a class="el" href="cpu__mmu_8h_source.html">cpu_mmu.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;{</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edaaf67995161b684bdf2a3eae4bcf269e7">dfs_alignment_fault</a> = __extension__ 0b00001,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edaa45ab5a975e8c44dda863774c99bfcc4">dfs_debug_event</a> = __extension__ 0b00010,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda06340bc877342de934a6ac1adbf80c78">dfs_access_flag_section</a> = __extension__ 0b00011,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda84fcf6af67a655ef311ca92441a65230">dfs_icache_maintenance</a> = __extension__ 0b00100,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda2c268f8cc5d5b1dc6cade765ecf81bdf">dfs_translation_section</a> = __extension__ 0b00101,</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edab46a705938d24a9c3a2e8243c5773560">dfs_access_flag_page</a> = __extension__ 0b00110,</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edabf014fc31be0bfb5c3a8c40cfdc91067">dfs_translation_page</a> = __extension__ 0b00111,</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda0c0dfd5e076d71f9c0b764baa5141975">dfs_sync_external_abt</a> = __extension__ 0b01000,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda7a5d6595eead7b0569a11ecfe7b2a677">dfs_domain_section</a> = __extension__ 0b01001,</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda7a2937f68ef43bc7349b3bacc345adf6">dfs_domain_page</a> = __extension__ 0b01011,</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edabc116152b1e239ecee88bc8c4d0ceb20">dfs_translation_table_walk_lvl1_sync_ext_abt</a> = __extension__ 0b01100,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda6e3c9d7bd50a3277c7fab68e382f849e">dfs_permission_section</a> = __extension__ 0b01101,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda555899082d303709eacc06c065345928">dfs_translation_table_walk_lvl2_sync_ext_abt</a> = __extension__ 0b01110,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edafb7d94b8cf6b23e88a262b4722d90e43">dfs_permission_page</a> =  __extension__ 0b01111,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda4a61a71f8d8dfdc2e4648584025fd4e9">dfs_imp_dep_lockdown</a> = __extension__ 0b10100,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edaa96b1c558e1154c9abcad4d3ea3638f3">dfs_async_external_abt</a> = __extension__ 0b10110,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda5eb291bda0f0277c5640f6fce6e3412b">dfs_mem_access_async_parity_err</a> = __extension__ 0b11000,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda548a9efd0562328789a52bd2feedaca6">dfs_mem_access_async_parity_err2</a> = __extension__ 0b11001,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda127fdfac16ad82976d6e96447d9fb459">dfs_imp_dep_coprocessor_abort</a> = __extension__ 0b11010,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda62209d39d944d16f327d23bc23bceb07">dfs_translation_table_walk_lvl1_sync_parity_err</a> = __extension__ 0b11100,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edae13b0d59d18c96f7be8d4190e4f8227f">dfs_translation_table_walk_lvl2_sync_parity_err</a> =  __extension__ 0b11110,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;};</div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8edaa45ab5a975e8c44dda863774c99bfcc4"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edaa45ab5a975e8c44dda863774c99bfcc4">dfs_debug_event</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00065">cpu_mmu.h:65</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8eda4a61a71f8d8dfdc2e4648584025fd4e9"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda4a61a71f8d8dfdc2e4648584025fd4e9">dfs_imp_dep_lockdown</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00078">cpu_mmu.h:78</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8eda7a2937f68ef43bc7349b3bacc345adf6"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda7a2937f68ef43bc7349b3bacc345adf6">dfs_domain_page</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00073">cpu_mmu.h:73</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8edafb7d94b8cf6b23e88a262b4722d90e43"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edafb7d94b8cf6b23e88a262b4722d90e43">dfs_permission_page</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00077">cpu_mmu.h:77</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8edae13b0d59d18c96f7be8d4190e4f8227f"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edae13b0d59d18c96f7be8d4190e4f8227f">dfs_translation_table_walk_lvl2_sync_parity_err</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00084">cpu_mmu.h:84</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8edabf014fc31be0bfb5c3a8c40cfdc91067"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edabf014fc31be0bfb5c3a8c40cfdc91067">dfs_translation_page</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00070">cpu_mmu.h:70</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8eda7a5d6595eead7b0569a11ecfe7b2a677"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda7a5d6595eead7b0569a11ecfe7b2a677">dfs_domain_section</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00072">cpu_mmu.h:72</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8eda5eb291bda0f0277c5640f6fce6e3412b"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda5eb291bda0f0277c5640f6fce6e3412b">dfs_mem_access_async_parity_err</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00080">cpu_mmu.h:80</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8eda2c268f8cc5d5b1dc6cade765ecf81bdf"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda2c268f8cc5d5b1dc6cade765ecf81bdf">dfs_translation_section</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00068">cpu_mmu.h:68</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8eda548a9efd0562328789a52bd2feedaca6"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda548a9efd0562328789a52bd2feedaca6">dfs_mem_access_async_parity_err2</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00081">cpu_mmu.h:81</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8edaa96b1c558e1154c9abcad4d3ea3638f3"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edaa96b1c558e1154c9abcad4d3ea3638f3">dfs_async_external_abt</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00079">cpu_mmu.h:79</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8edab46a705938d24a9c3a2e8243c5773560"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edab46a705938d24a9c3a2e8243c5773560">dfs_access_flag_page</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00069">cpu_mmu.h:69</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8eda0c0dfd5e076d71f9c0b764baa5141975"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda0c0dfd5e076d71f9c0b764baa5141975">dfs_sync_external_abt</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00071">cpu_mmu.h:71</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8eda62209d39d944d16f327d23bc23bceb07"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda62209d39d944d16f327d23bc23bceb07">dfs_translation_table_walk_lvl1_sync_parity_err</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00083">cpu_mmu.h:83</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8eda127fdfac16ad82976d6e96447d9fb459"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda127fdfac16ad82976d6e96447d9fb459">dfs_imp_dep_coprocessor_abort</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00082">cpu_mmu.h:82</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8edaaf67995161b684bdf2a3eae4bcf269e7"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edaaf67995161b684bdf2a3eae4bcf269e7">dfs_alignment_fault</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00064">cpu_mmu.h:64</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8eda6e3c9d7bd50a3277c7fab68e382f849e"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda6e3c9d7bd50a3277c7fab68e382f849e">dfs_permission_section</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00075">cpu_mmu.h:75</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8edabc116152b1e239ecee88bc8c4d0ceb20"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8edabc116152b1e239ecee88bc8c4d0ceb20">dfs_translation_table_walk_lvl1_sync_ext_abt</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00074">cpu_mmu.h:74</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8eda06340bc877342de934a6ac1adbf80c78"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda06340bc877342de934a6ac1adbf80c78">dfs_access_flag_section</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00066">cpu_mmu.h:66</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8eda555899082d303709eacc06c065345928"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda555899082d303709eacc06c065345928">dfs_translation_table_walk_lvl2_sync_ext_abt</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00076">cpu_mmu.h:76</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a1f3e9c9e21265f52815a45d91df7e8eda84fcf6af67a655ef311ca92441a65230"><div class="ttname"><a href="cpu__mmu_8h.html#a1f3e9c9e21265f52815a45d91df7e8eda84fcf6af67a655ef311ca92441a65230">dfs_icache_maintenance</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00067">cpu_mmu.h:67</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aed1f438347609f7d76ac7d387a193ea0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0">enum_access_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enum values for domain access type. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="aed1f438347609f7d76ac7d387a193ea0a5cb2c5f02e98acb4312882fa8b04eb1e"></a>no_access</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aed1f438347609f7d76ac7d387a193ea0aa86f52c0660de0ba0e16c95501853106"></a>client</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aed1f438347609f7d76ac7d387a193ea0ac6638028c1aba75eca7eed225800ad5b"></a>reserved</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aed1f438347609f7d76ac7d387a193ea0aeb087cbf5762e248c3804446e0e68a18"></a>manager</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="cpu__mmu_8h_source.html#l00120">120</a> of file <a class="el" href="cpu__mmu_8h_source.html">cpu_mmu.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;{</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0a5cb2c5f02e98acb4312882fa8b04eb1e">no_access</a> = __extension__ 0b00,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0aa86f52c0660de0ba0e16c95501853106">client</a>,</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0ac6638028c1aba75eca7eed225800ad5b">reserved</a>,</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0aeb087cbf5762e248c3804446e0e68a18">manager</a></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;};</div>
<div class="ttc" id="cpu__mmu_8h_html_aed1f438347609f7d76ac7d387a193ea0aeb087cbf5762e248c3804446e0e68a18"><div class="ttname"><a href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0aeb087cbf5762e248c3804446e0e68a18">manager</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00125">cpu_mmu.h:125</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_aed1f438347609f7d76ac7d387a193ea0a5cb2c5f02e98acb4312882fa8b04eb1e"><div class="ttname"><a href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0a5cb2c5f02e98acb4312882fa8b04eb1e">no_access</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00122">cpu_mmu.h:122</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_aed1f438347609f7d76ac7d387a193ea0aa86f52c0660de0ba0e16c95501853106"><div class="ttname"><a href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0aa86f52c0660de0ba0e16c95501853106">client</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00123">cpu_mmu.h:123</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_aed1f438347609f7d76ac7d387a193ea0ac6638028c1aba75eca7eed225800ad5b"><div class="ttname"><a href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0ac6638028c1aba75eca7eed225800ad5b">reserved</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00124">cpu_mmu.h:124</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a205072c428ddb0e47b440664928519f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5">instruction_abort_fault_status</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instruction abort fault status values. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5a06b7748bdbbdfd9b911acde734a4ecfb"></a>ifs_debug_event</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5a535d6eb290848aa4d38a80ae39439b0d"></a>ifs_access_flag_fault_section</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5a54464538d95bb07de3be7b712b69af3d"></a>ifs_translation_fault_section</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5ad3008fa7bdcc847cedce908b81f64c2c"></a>ifs_access_flag_fault_page</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5a641bcc90591c3db6d21498fe762c8bde"></a>ifs_translation_fault_page</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5ab2695ee18ac161897fc4f8ec372b47ec"></a>ifs_synchronous_external_abort</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5ac7b36981281a64aa5213eb2e5d1f402d"></a>ifs_domain_fault_section</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5a10c0fda66bbb1ce4c0965834717d007b"></a>ifs_domain_fault_page</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5a32a37708d208d75542d24cbf4977c43f"></a>ifs_translation_table_walk_lvl1_sync_ext_abt</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5a648c6a548494e308c73cd8ee6af3df0f"></a>ifs_permission_fault_section</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5a04d9385d10075a196c43daa2d12a4c73"></a>ifs_translation_table_walk_lvl2_sync_ext_abt</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5ac0bfee8cfa1e975cc2be70920046fa64"></a>ifs_permission_fault_page</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5a895905c7bcb148d1d013a24270e77160"></a>ifs_imp_dep_lockdown</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5a7c71da04d217ccbb81678d324a284279"></a>ifs_memory_access_sync_parity_err</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5ad00d2b6f102001f5d9404ce4a629b5fd"></a>ifs_imp_dep_coprocessor_abort</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5a562ec5378d001a22918120cd29d964a5"></a>ifs_translation_table_walk_lvl1_sync_parity_err</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a205072c428ddb0e47b440664928519f5a12868d06aeeb28ef3650e51937d63eeb"></a>ifs_translation_table_walk_lvl2_sync_parity_err</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="cpu__mmu_8h_source.html#l00090">90</a> of file <a class="el" href="cpu__mmu_8h_source.html">cpu_mmu.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;{</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a06b7748bdbbdfd9b911acde734a4ecfb">ifs_debug_event</a> = __extension__ 0b00010,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a535d6eb290848aa4d38a80ae39439b0d">ifs_access_flag_fault_section</a> = __extension__ 0b00011,</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a54464538d95bb07de3be7b712b69af3d">ifs_translation_fault_section</a> = __extension__ 0b00101,</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ad3008fa7bdcc847cedce908b81f64c2c">ifs_access_flag_fault_page</a> = __extension__ 0b00110,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a641bcc90591c3db6d21498fe762c8bde">ifs_translation_fault_page</a> = __extension__ 0b00111,</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ab2695ee18ac161897fc4f8ec372b47ec">ifs_synchronous_external_abort</a> = __extension__ 0b01000,</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ac7b36981281a64aa5213eb2e5d1f402d">ifs_domain_fault_section</a> = __extension__ 0b01001,</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a10c0fda66bbb1ce4c0965834717d007b">ifs_domain_fault_page</a> = __extension__ 0b01011 ,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a32a37708d208d75542d24cbf4977c43f">ifs_translation_table_walk_lvl1_sync_ext_abt</a> = __extension__ 0b01100,</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a648c6a548494e308c73cd8ee6af3df0f">ifs_permission_fault_section</a> = __extension__ 0b01101,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a04d9385d10075a196c43daa2d12a4c73">ifs_translation_table_walk_lvl2_sync_ext_abt</a> = __extension__ 0b01110,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ac0bfee8cfa1e975cc2be70920046fa64">ifs_permission_fault_page</a> = __extension__ 0b01111,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a895905c7bcb148d1d013a24270e77160">ifs_imp_dep_lockdown</a> = __extension__ 0b10100,</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a7c71da04d217ccbb81678d324a284279">ifs_memory_access_sync_parity_err</a> = __extension__ 0b11001,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ad00d2b6f102001f5d9404ce4a629b5fd">ifs_imp_dep_coprocessor_abort</a> = __extension__ 0b11010,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a562ec5378d001a22918120cd29d964a5">ifs_translation_table_walk_lvl1_sync_parity_err</a> = __extension__ 0b11100,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a12868d06aeeb28ef3650e51937d63eeb">ifs_translation_table_walk_lvl2_sync_parity_err</a> = __extension__ 0b11110,</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;};</div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5a04d9385d10075a196c43daa2d12a4c73"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a04d9385d10075a196c43daa2d12a4c73">ifs_translation_table_walk_lvl2_sync_ext_abt</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00102">cpu_mmu.h:102</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5a32a37708d208d75542d24cbf4977c43f"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a32a37708d208d75542d24cbf4977c43f">ifs_translation_table_walk_lvl1_sync_ext_abt</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00100">cpu_mmu.h:100</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5a06b7748bdbbdfd9b911acde734a4ecfb"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a06b7748bdbbdfd9b911acde734a4ecfb">ifs_debug_event</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00092">cpu_mmu.h:92</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5a12868d06aeeb28ef3650e51937d63eeb"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a12868d06aeeb28ef3650e51937d63eeb">ifs_translation_table_walk_lvl2_sync_parity_err</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00108">cpu_mmu.h:108</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5a54464538d95bb07de3be7b712b69af3d"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a54464538d95bb07de3be7b712b69af3d">ifs_translation_fault_section</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00094">cpu_mmu.h:94</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5ab2695ee18ac161897fc4f8ec372b47ec"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ab2695ee18ac161897fc4f8ec372b47ec">ifs_synchronous_external_abort</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00097">cpu_mmu.h:97</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5a648c6a548494e308c73cd8ee6af3df0f"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a648c6a548494e308c73cd8ee6af3df0f">ifs_permission_fault_section</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00101">cpu_mmu.h:101</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5ac0bfee8cfa1e975cc2be70920046fa64"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ac0bfee8cfa1e975cc2be70920046fa64">ifs_permission_fault_page</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00103">cpu_mmu.h:103</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5ac7b36981281a64aa5213eb2e5d1f402d"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ac7b36981281a64aa5213eb2e5d1f402d">ifs_domain_fault_section</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00098">cpu_mmu.h:98</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5a641bcc90591c3db6d21498fe762c8bde"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a641bcc90591c3db6d21498fe762c8bde">ifs_translation_fault_page</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00096">cpu_mmu.h:96</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5ad00d2b6f102001f5d9404ce4a629b5fd"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ad00d2b6f102001f5d9404ce4a629b5fd">ifs_imp_dep_coprocessor_abort</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00106">cpu_mmu.h:106</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5ad3008fa7bdcc847cedce908b81f64c2c"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5ad3008fa7bdcc847cedce908b81f64c2c">ifs_access_flag_fault_page</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00095">cpu_mmu.h:95</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5a535d6eb290848aa4d38a80ae39439b0d"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a535d6eb290848aa4d38a80ae39439b0d">ifs_access_flag_fault_section</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00093">cpu_mmu.h:93</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5a895905c7bcb148d1d013a24270e77160"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a895905c7bcb148d1d013a24270e77160">ifs_imp_dep_lockdown</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00104">cpu_mmu.h:104</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5a10c0fda66bbb1ce4c0965834717d007b"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a10c0fda66bbb1ce4c0965834717d007b">ifs_domain_fault_page</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00099">cpu_mmu.h:99</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5a562ec5378d001a22918120cd29d964a5"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a562ec5378d001a22918120cd29d964a5">ifs_translation_table_walk_lvl1_sync_parity_err</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00107">cpu_mmu.h:107</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_a205072c428ddb0e47b440664928519f5a7c71da04d217ccbb81678d324a284279"><div class="ttname"><a href="cpu__mmu_8h.html#a205072c428ddb0e47b440664928519f5a7c71da04d217ccbb81678d324a284279">ifs_memory_access_sync_parity_err</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00105">cpu_mmu.h:105</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ad90ccbdff9bb9a6efc25691ce1b538a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_mmu_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize and enable MMU. </p>

<p>Definition at line <a class="el" href="cpu__mmu_8c_source.html#l00203">203</a> of file <a class="el" href="cpu__mmu_8c_source.html">cpu_mmu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;{</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <a class="code" href="cpu__mmu_8c.html#ac139ab6eabfe7278410aaf6fe58ff04e">mmu_init</a>();</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="cpu_8h.html#ad936270e308c62f7466a45cec4b214f0">set_ttbcr</a>(0);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="cpu__mmu_8c.html#af2e59470d6369863c273ad6df8337a35">mmu_insert_pt0</a>((<a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)<a class="code" href="cpu__mmu_8c.html#ae984455b856fa49f4a675801d7689bfc">pagetable_addr</a>);</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="comment">/*set the domain (access control) for the secure pages */</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <a class="code" href="cpu__mmu_8c.html#a7f29ab5db1ce2b22b8961d00a8351f1d">set_domain</a>(<a class="code" href="page__table_8h.html#a6d41982db6b7687e1eb4fa9ebc82bf1f">SECURE_ACCESS_DOMAIN</a>, <a class="code" href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0aa86f52c0660de0ba0e16c95501853106">client</a>);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="cpu_8h.html#a394753c117a76e258bf17fa55a67b1bf">dsb</a>();</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="cpu_8h.html#a14f7cb726dd83983648772947d1e60d8">isb</a>();</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="cpu__mmu_8c.html#a5517b1b3c94db2a11c07a5c68bc7e4d9">mmu_enable_virt_addr</a>();</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_a394753c117a76e258bf17fa55a67b1bf"><div class="ttname"><a href="cpu_8h.html#a394753c117a76e258bf17fa55a67b1bf">dsb</a></div><div class="ttdeci">#define dsb()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00043">cpu.h:43</a></div></div>
<div class="ttc" id="page__table_8h_html_a6d41982db6b7687e1eb4fa9ebc82bf1f"><div class="ttname"><a href="page__table_8h.html#a6d41982db6b7687e1eb4fa9ebc82bf1f">SECURE_ACCESS_DOMAIN</a></div><div class="ttdeci">#define SECURE_ACCESS_DOMAIN</div><div class="ttdef"><b>Definition:</b> <a href="page__table_8h_source.html#l00036">page_table.h:36</a></div></div>
<div class="ttc" id="cpu__mmu_8c_html_ae984455b856fa49f4a675801d7689bfc"><div class="ttname"><a href="cpu__mmu_8c.html#ae984455b856fa49f4a675801d7689bfc">pagetable_addr</a></div><div class="ttdeci">u32 * pagetable_addr</div><div class="ttdef"><b>Definition:</b> <a href="main__secure_8c_source.html#l00069">main_secure.c:69</a></div></div>
<div class="ttc" id="cpu__mmu_8c_html_a5517b1b3c94db2a11c07a5c68bc7e4d9"><div class="ttname"><a href="cpu__mmu_8c.html#a5517b1b3c94db2a11c07a5c68bc7e4d9">mmu_enable_virt_addr</a></div><div class="ttdeci">void mmu_enable_virt_addr()</div><div class="ttdoc">Enable virtual address space for secure kernel. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8c_source.html#l00123">cpu_mmu.c:123</a></div></div>
<div class="ttc" id="cpu__mmu_8c_html_ac139ab6eabfe7278410aaf6fe58ff04e"><div class="ttname"><a href="cpu__mmu_8c.html#ac139ab6eabfe7278410aaf6fe58ff04e">mmu_init</a></div><div class="ttdeci">void mmu_init(void)</div><div class="ttdoc">MMU initialization routine. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8c_source.html#l00037">cpu_mmu.c:37</a></div></div>
<div class="ttc" id="cpu__mmu_8c_html_af2e59470d6369863c273ad6df8337a35"><div class="ttname"><a href="cpu__mmu_8c.html#af2e59470d6369863c273ad6df8337a35">mmu_insert_pt0</a></div><div class="ttdeci">void mmu_insert_pt0(u32 addr)</div><div class="ttdoc">Set TTBR0 register. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8c_source.html#l00077">cpu_mmu.c:77</a></div></div>
<div class="ttc" id="cpu_8h_html_ad936270e308c62f7466a45cec4b214f0"><div class="ttname"><a href="cpu_8h.html#ad936270e308c62f7466a45cec4b214f0">set_ttbcr</a></div><div class="ttdeci">void set_ttbcr(u32 reg)</div></div>
<div class="ttc" id="cpu_8h_html_a14f7cb726dd83983648772947d1e60d8"><div class="ttname"><a href="cpu_8h.html#a14f7cb726dd83983648772947d1e60d8">isb</a></div><div class="ttdeci">#define isb()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00041">cpu.h:41</a></div></div>
<div class="ttc" id="sw__types_8h_html_a10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdef"><b>Definition:</b> <a href="sw__types_8h_source.html#l00061">sw_types.h:61</a></div></div>
<div class="ttc" id="cpu__mmu_8h_html_aed1f438347609f7d76ac7d387a193ea0aa86f52c0660de0ba0e16c95501853106"><div class="ttname"><a href="cpu__mmu_8h.html#aed1f438347609f7d76ac7d387a193ea0aa86f52c0660de0ba0e16c95501853106">client</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00123">cpu_mmu.h:123</a></div></div>
<div class="ttc" id="cpu__mmu_8c_html_a7f29ab5db1ce2b22b8961d00a8351f1d"><div class="ttname"><a href="cpu__mmu_8c.html#a7f29ab5db1ce2b22b8961d00a8351f1d">set_domain</a></div><div class="ttdeci">void set_domain(u8 domain, access_type access)</div><div class="ttdoc">Set access domain. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8c_source.html#l00054">cpu_mmu.c:54</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad0d27421c199b847fa18ad3133fd955a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a97a80ca1602ebf2303258971a2c938e2">bool</a> is_mmu_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns whether MMU is enabled or not. </p>
<dl class="section return"><dt>Returns</dt><dd>MMU enabled flag </dd></dl>

<p>Definition at line <a class="el" href="cpu__mmu_8c_source.html#l00152">152</a> of file <a class="el" href="cpu__mmu_8c_source.html">cpu_mmu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;{</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> reg_val;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    reg_val = <a class="code" href="cpu_8h.html#ab149c6f081a23305ff40bc7c24ed28ce">read_sctlr</a>();</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">return</span> (reg_val &amp; <a class="code" href="cpu_8h.html#abe99dc6083b4bfc86a229928483c84a4">SCTLR_M</a>) ? <a class="code" href="sw__semaphores_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a> : <a class="code" href="sw__semaphores_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_abe99dc6083b4bfc86a229928483c84a4"><div class="ttname"><a href="cpu_8h.html#abe99dc6083b4bfc86a229928483c84a4">SCTLR_M</a></div><div class="ttdeci">#define SCTLR_M</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00036">cpu.h:36</a></div></div>
<div class="ttc" id="cpu_8h_html_ab149c6f081a23305ff40bc7c24ed28ce"><div class="ttname"><a href="cpu_8h.html#ab149c6f081a23305ff40bc7c24ed28ce">read_sctlr</a></div><div class="ttdeci">u32 read_sctlr(void)</div></div>
<div class="ttc" id="sw__semaphores_8h_html_aa8cecfc5c5c054d2875c03e77b7be15d"><div class="ttname"><a href="sw__semaphores_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></div><div class="ttdeci">#define TRUE</div><div class="ttdef"><b>Definition:</b> <a href="sw__semaphores_8h_source.html#l00035">sw_semaphores.h:35</a></div></div>
<div class="ttc" id="sw__semaphores_8h_html_aa93f0eb578d23995850d61f7d61c55c1"><div class="ttname"><a href="sw__semaphores_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></div><div class="ttdeci">#define FALSE</div><div class="ttdef"><b>Definition:</b> <a href="sw__semaphores_8h_source.html#l00036">sw_semaphores.h:36</a></div></div>
<div class="ttc" id="sw__types_8h_html_a10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdef"><b>Definition:</b> <a href="sw__types_8h_source.html#l00061">sw_types.h:61</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3482fe8e796ddbd125d8b769938fb718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mmu_disable_virt_addr </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable virtual address space of secure kernel. </p>

<p>Definition at line <a class="el" href="cpu__mmu_8c_source.html#l00136">136</a> of file <a class="el" href="cpu__mmu_8c_source.html">cpu_mmu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;{</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> reg_val, mask;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    reg_val = <a class="code" href="cpu_8h.html#ab149c6f081a23305ff40bc7c24ed28ce">read_sctlr</a>();</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">/* clear MMU, I-Cache and D-Cache */</span>    </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    mask = (<a class="code" href="cpu_8h.html#abe99dc6083b4bfc86a229928483c84a4">SCTLR_M</a> | <a class="code" href="cpu_8h.html#ab29d865ad7a8a670db94641a194ccaf6">SCTLR_C</a> | <a class="code" href="cpu_8h.html#a4463aca82a645205290b851968b6a9a8">SCTLR_I</a>);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    reg_val = reg_val &amp; (~mask);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="cpu_8h.html#ad87e17048aa4c648ea4b3944546a172f">write_sctlr</a>(reg_val);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_abe99dc6083b4bfc86a229928483c84a4"><div class="ttname"><a href="cpu_8h.html#abe99dc6083b4bfc86a229928483c84a4">SCTLR_M</a></div><div class="ttdeci">#define SCTLR_M</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00036">cpu.h:36</a></div></div>
<div class="ttc" id="cpu_8h_html_ab149c6f081a23305ff40bc7c24ed28ce"><div class="ttname"><a href="cpu_8h.html#ab149c6f081a23305ff40bc7c24ed28ce">read_sctlr</a></div><div class="ttdeci">u32 read_sctlr(void)</div></div>
<div class="ttc" id="cpu_8h_html_ad87e17048aa4c648ea4b3944546a172f"><div class="ttname"><a href="cpu_8h.html#ad87e17048aa4c648ea4b3944546a172f">write_sctlr</a></div><div class="ttdeci">void write_sctlr(u32 reg)</div></div>
<div class="ttc" id="cpu_8h_html_a4463aca82a645205290b851968b6a9a8"><div class="ttname"><a href="cpu_8h.html#a4463aca82a645205290b851968b6a9a8">SCTLR_I</a></div><div class="ttdeci">#define SCTLR_I</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00038">cpu.h:38</a></div></div>
<div class="ttc" id="sw__types_8h_html_a10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdef"><b>Definition:</b> <a href="sw__types_8h_source.html#l00061">sw_types.h:61</a></div></div>
<div class="ttc" id="cpu_8h_html_ab29d865ad7a8a670db94641a194ccaf6"><div class="ttname"><a href="cpu_8h.html#ab29d865ad7a8a670db94641a194ccaf6">SCTLR_C</a></div><div class="ttdeci">#define SCTLR_C</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00037">cpu.h:37</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a892c56e6dc30775210dfd4aca1a4a538"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mmu_enable_virt_addr </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable virtual address space for secure kernel. </p>

<p>Definition at line <a class="el" href="cpu__mmu_8c_source.html#l00123">123</a> of file <a class="el" href="cpu__mmu_8c_source.html">cpu_mmu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;{</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> reg_val;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    reg_val = <a class="code" href="cpu_8h.html#ab149c6f081a23305ff40bc7c24ed28ce">read_sctlr</a>();</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    reg_val |= <a class="code" href="cpu_8h.html#abe99dc6083b4bfc86a229928483c84a4">SCTLR_M</a>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    reg_val |= <a class="code" href="cpu_8h.html#ab29d865ad7a8a670db94641a194ccaf6">SCTLR_C</a>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    reg_val |= <a class="code" href="cpu_8h.html#a4463aca82a645205290b851968b6a9a8">SCTLR_I</a>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="cpu_8h.html#ad87e17048aa4c648ea4b3944546a172f">write_sctlr</a>(reg_val);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_abe99dc6083b4bfc86a229928483c84a4"><div class="ttname"><a href="cpu_8h.html#abe99dc6083b4bfc86a229928483c84a4">SCTLR_M</a></div><div class="ttdeci">#define SCTLR_M</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00036">cpu.h:36</a></div></div>
<div class="ttc" id="cpu_8h_html_ab149c6f081a23305ff40bc7c24ed28ce"><div class="ttname"><a href="cpu_8h.html#ab149c6f081a23305ff40bc7c24ed28ce">read_sctlr</a></div><div class="ttdeci">u32 read_sctlr(void)</div></div>
<div class="ttc" id="cpu_8h_html_ad87e17048aa4c648ea4b3944546a172f"><div class="ttname"><a href="cpu_8h.html#ad87e17048aa4c648ea4b3944546a172f">write_sctlr</a></div><div class="ttdeci">void write_sctlr(u32 reg)</div></div>
<div class="ttc" id="cpu_8h_html_a4463aca82a645205290b851968b6a9a8"><div class="ttname"><a href="cpu_8h.html#a4463aca82a645205290b851968b6a9a8">SCTLR_I</a></div><div class="ttdeci">#define SCTLR_I</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00038">cpu.h:38</a></div></div>
<div class="ttc" id="sw__types_8h_html_a10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdef"><b>Definition:</b> <a href="sw__types_8h_source.html#l00061">sw_types.h:61</a></div></div>
<div class="ttc" id="cpu_8h_html_ab29d865ad7a8a670db94641a194ccaf6"><div class="ttname"><a href="cpu_8h.html#ab29d865ad7a8a670db94641a194ccaf6">SCTLR_C</a></div><div class="ttdeci">#define SCTLR_C</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00037">cpu.h:37</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aef49e801b02ed7ff75039a887477bf65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>* mmu_get_pt0 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get TTBR0 register value. </p>
<dl class="section return"><dt>Returns</dt><dd>TTBR0 register value </dd></dl>

<p>Definition at line <a class="el" href="cpu__mmu_8c_source.html#l00100">100</a> of file <a class="el" href="cpu__mmu_8c_source.html">cpu_mmu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;{</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> regval = 0;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    regval = <a class="code" href="cpu_8h.html#a4892d58b5e25ac24a4f737391f9c767e">read_ttbr0</a>();</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>*)regval;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;}</div>
<div class="ttc" id="sw__types_8h_html_a10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdef"><b>Definition:</b> <a href="sw__types_8h_source.html#l00061">sw_types.h:61</a></div></div>
<div class="ttc" id="cpu_8h_html_a4892d58b5e25ac24a4f737391f9c767e"><div class="ttname"><a href="cpu_8h.html#a4892d58b5e25ac24a4f737391f9c767e">read_ttbr0</a></div><div class="ttdeci">u32 read_ttbr0(void)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1fc60d48ca1e58884b8d34d915585367"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>* mmu_get_pt1 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get TTBR1 register value. </p>
<dl class="section return"><dt>Returns</dt><dd>TTBR0 register value </dd></dl>

<p>Definition at line <a class="el" href="cpu__mmu_8c_source.html#l00112">112</a> of file <a class="el" href="cpu__mmu_8c_source.html">cpu_mmu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;{</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> regval = 0;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    regval = <a class="code" href="cpu_8h.html#ad4b2b0b2cc4cde4cd6e36e7ca317920b">read_ttbr1</a>();</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>*)regval;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_ad4b2b0b2cc4cde4cd6e36e7ca317920b"><div class="ttname"><a href="cpu_8h.html#ad4b2b0b2cc4cde4cd6e36e7ca317920b">read_ttbr1</a></div><div class="ttdeci">u32 read_ttbr1(void)</div></div>
<div class="ttc" id="sw__types_8h_html_a10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdef"><b>Definition:</b> <a href="sw__types_8h_source.html#l00061">sw_types.h:61</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac139ab6eabfe7278410aaf6fe58ff04e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mmu_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MMU initialization routine. </p>

<p>Definition at line <a class="el" href="cpu__mmu_8c_source.html#l00037">37</a> of file <a class="el" href="cpu__mmu_8c_source.html">cpu_mmu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;{</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <a class="code" href="cpu_8h.html#a3c3e456bfd6d0406bc6e20318da1760b">dmb</a>();</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <a class="code" href="cpu_8h.html#a46c9dd8b2c1f9efd63fb0bc30dc0baa4">clear_icache</a>();</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <a class="code" href="cpu_8c.html#a39507e05f8195fae777973bcb157cec5">clear_data_cache</a>();</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <a class="code" href="cache_8h.html#a3291463a10cff32046a386fb2b07cc4b">flush_tlb_all</a>();</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <a class="code" href="cpu_8h.html#a3c3e456bfd6d0406bc6e20318da1760b">dmb</a>();</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <a class="code" href="cpu_8h.html#a14f7cb726dd83983648772947d1e60d8">isb</a>();</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <a class="code" href="cpu_8h.html#ad936270e308c62f7466a45cec4b214f0">set_ttbcr</a>(0);</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_a3c3e456bfd6d0406bc6e20318da1760b"><div class="ttname"><a href="cpu_8h.html#a3c3e456bfd6d0406bc6e20318da1760b">dmb</a></div><div class="ttdeci">#define dmb()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00042">cpu.h:42</a></div></div>
<div class="ttc" id="cache_8h_html_a3291463a10cff32046a386fb2b07cc4b"><div class="ttname"><a href="cache_8h.html#a3291463a10cff32046a386fb2b07cc4b">flush_tlb_all</a></div><div class="ttdeci">void flush_tlb_all(void)</div></div>
<div class="ttc" id="cpu_8h_html_ad936270e308c62f7466a45cec4b214f0"><div class="ttname"><a href="cpu_8h.html#ad936270e308c62f7466a45cec4b214f0">set_ttbcr</a></div><div class="ttdeci">void set_ttbcr(u32 reg)</div></div>
<div class="ttc" id="cpu_8h_html_a46c9dd8b2c1f9efd63fb0bc30dc0baa4"><div class="ttname"><a href="cpu_8h.html#a46c9dd8b2c1f9efd63fb0bc30dc0baa4">clear_icache</a></div><div class="ttdeci">void clear_icache(void)</div></div>
<div class="ttc" id="cpu_8c_html_a39507e05f8195fae777973bcb157cec5"><div class="ttname"><a href="cpu_8c.html#a39507e05f8195fae777973bcb157cec5">clear_data_cache</a></div><div class="ttdeci">void clear_data_cache(void)</div><div class="ttdoc">clean and invalidate the data cache </div><div class="ttdef"><b>Definition:</b> <a href="cpu_8c_source.html#l00108">cpu.c:108</a></div></div>
<div class="ttc" id="cpu_8h_html_a14f7cb726dd83983648772947d1e60d8"><div class="ttname"><a href="cpu_8h.html#a14f7cb726dd83983648772947d1e60d8">isb</a></div><div class="ttdeci">#define isb()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00041">cpu.h:41</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af2e59470d6369863c273ad6df8337a35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mmu_insert_pt0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set TTBR0 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Value to set for TTBR0 register </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="cpu__mmu_8c_source.html#l00077">77</a> of file <a class="el" href="cpu__mmu_8c_source.html">cpu_mmu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;{</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    addr |= <a class="code" href="cpu__mmu_8h.html#a803b0f389816b40b32940af4f90a900d">TTBR_FLAGS</a>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="cpu_8h.html#a9faacef81daf31bad8e0839f693b7132">write_ttbr0</a>(addr);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}</div>
<div class="ttc" id="cpu__mmu_8h_html_a803b0f389816b40b32940af4f90a900d"><div class="ttname"><a href="cpu__mmu_8h.html#a803b0f389816b40b32940af4f90a900d">TTBR_FLAGS</a></div><div class="ttdeci">#define TTBR_FLAGS</div><div class="ttdef"><b>Definition:</b> <a href="cpu__mmu_8h_source.html#l00055">cpu_mmu.h:55</a></div></div>
<div class="ttc" id="cpu_8h_html_a9faacef81daf31bad8e0839f693b7132"><div class="ttname"><a href="cpu_8h.html#a9faacef81daf31bad8e0839f693b7132">write_ttbr0</a></div><div class="ttdeci">void write_ttbr0(u32 reg)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6c1b3ddee428c51f80dd263757194419"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mmu_insert_pt1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> *&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set TTBR1 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Value to set for TTBR1 register </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="cpu__mmu_8c_source.html#l00089">89</a> of file <a class="el" href="cpu__mmu_8c_source.html">cpu_mmu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;{</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="cpu_8h.html#ae545441ecdd006fe434c3e418c0602e8">write_ttbr1</a>((<a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)addr);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_ae545441ecdd006fe434c3e418c0602e8"><div class="ttname"><a href="cpu_8h.html#ae545441ecdd006fe434c3e418c0602e8">write_ttbr1</a></div><div class="ttdeci">void write_ttbr1(u32 reg)</div></div>
<div class="ttc" id="sw__types_8h_html_a10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdef"><b>Definition:</b> <a href="sw__types_8h_source.html#l00061">sw_types.h:61</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7f29ab5db1ce2b22b8961d00a8351f1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void set_domain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sw__types_8h.html#aed742c436da53c1080638ce6ef7d13de">u8</a>&#160;</td>
          <td class="paramname"><em>domain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cpu__mmu_8h.html#a52fdde9f5cf31e99bbe13907229ca418">access_type</a>&#160;</td>
          <td class="paramname"><em>access</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set access domain. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">domain</td><td>Domain </td></tr>
    <tr><td class="paramname">access</td><td>Domain access type </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="cpu__mmu_8c_source.html#l00054">54</a> of file <a class="el" href="cpu__mmu_8c_source.html">cpu_mmu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;{</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">/* Domain is a two bit field </span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">        00 = no access, </span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">        01=client, </span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">        10=reserved, </span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">        11=manager </span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">    */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> value;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    value = <a class="code" href="cpu_8h.html#a02677fc204bc95a015ef87518740441c">read_domain</a>();  </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="comment">//clear the current domain</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> mask = ~(__extension__ 0b11 &lt;&lt; (domain*2));</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    value = value &amp; mask;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="comment">//Set the domain</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    value = value | (access &lt;&lt; ((domain)*2));</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="cpu_8h.html#ab302b3c3b9251fefbe6b5d526dea43f6">write_domain</a>(value);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_ab302b3c3b9251fefbe6b5d526dea43f6"><div class="ttname"><a href="cpu_8h.html#ab302b3c3b9251fefbe6b5d526dea43f6">write_domain</a></div><div class="ttdeci">void write_domain(u32 reg)</div></div>
<div class="ttc" id="sw__types_8h_html_a10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdef"><b>Definition:</b> <a href="sw__types_8h_source.html#l00061">sw_types.h:61</a></div></div>
<div class="ttc" id="cpu_8h_html_a02677fc204bc95a015ef87518740441c"><div class="ttname"><a href="cpu_8h.html#a02677fc204bc95a015ef87518740441c">read_domain</a></div><div class="ttdeci">u32 read_domain(void)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8ba6341ba7949867e814a83e1699982c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a009592c6ee2118c3c17cfb90f22efde3">pa_t</a> va_to_pa </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sw__types_8h.html#a8a8f44dda695920b3f7210c1c28ff23b">va_t</a>&#160;</td>
          <td class="paramname"><em>va</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the physical address of virtual address based on secure world page table. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">va</td><td>Virtual address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Physical address </dd></dl>

<p>Definition at line <a class="el" href="cpu__mmu_8c_source.html#l00166">166</a> of file <a class="el" href="cpu__mmu_8c_source.html">cpu_mmu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="sw__types_8h.html#a009592c6ee2118c3c17cfb90f22efde3">pa_t</a> pa;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    __asm <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c8, 0\n&quot;</span>::<span class="stringliteral">&quot;r&quot;</span>(va):<span class="stringliteral">&quot;memory&quot;</span>, <span class="stringliteral">&quot;cc&quot;</span>);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    __asm <span class="keyword">volatile</span>(<span class="stringliteral">&quot;isb \n\t&quot;</span> </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                 <span class="stringliteral">&quot; mrc p15, 0, %0, c7, c4, 0\n\t&quot;</span> </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                 : <span class="stringliteral">&quot;=r&quot;</span> (pa) : : <span class="stringliteral">&quot;memory&quot;</span>, <span class="stringliteral">&quot;cc&quot;</span>); </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">return</span> (pa &amp; 0xfffff000) | (va &amp; 0xfff);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;}</div>
<div class="ttc" id="sw__types_8h_html_a009592c6ee2118c3c17cfb90f22efde3"><div class="ttname"><a href="sw__types_8h.html#a009592c6ee2118c3c17cfb90f22efde3">pa_t</a></div><div class="ttdeci">u32 pa_t</div><div class="ttdef"><b>Definition:</b> <a href="sw__types_8h_source.html#l00083">sw_types.h:83</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9fa84b9a460d1939baad42d45e74e0ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a009592c6ee2118c3c17cfb90f22efde3">pa_t</a> va_to_pa_ns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sw__types_8h.html#a8a8f44dda695920b3f7210c1c28ff23b">va_t</a>&#160;</td>
          <td class="paramname"><em>va</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the physical address of virtual address based on non-secure world page table. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">va</td><td>Virtual address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Physical address </dd></dl>

<p>Definition at line <a class="el" href="cpu__mmu_8c_source.html#l00186">186</a> of file <a class="el" href="cpu__mmu_8c_source.html">cpu_mmu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;{</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="sw__types_8h.html#a009592c6ee2118c3c17cfb90f22efde3">pa_t</a> pa;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    __asm <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mcr p15, 0, %0, c7, c8, 4\n&quot;</span>::<span class="stringliteral">&quot;r&quot;</span>(va):<span class="stringliteral">&quot;memory&quot;</span>, <span class="stringliteral">&quot;cc&quot;</span>);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    __asm <span class="keyword">volatile</span>(<span class="stringliteral">&quot;isb \n\t&quot;</span> </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                 <span class="stringliteral">&quot; mrc p15, 0, %0, c7, c4, 0\n\t&quot;</span> </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                 : <span class="stringliteral">&quot;=r&quot;</span> (pa) : : <span class="stringliteral">&quot;memory&quot;</span>, <span class="stringliteral">&quot;cc&quot;</span>); </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">return</span> (pa &amp; 0xfffff000) | (va &amp; 0xfff);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;}</div>
<div class="ttc" id="sw__types_8h_html_a009592c6ee2118c3c17cfb90f22efde3"><div class="ttname"><a href="sw__types_8h.html#a009592c6ee2118c3c17cfb90f22efde3">pa_t</a></div><div class="ttdeci">u32 pa_t</div><div class="ttdef"><b>Definition:</b> <a href="sw__types_8h_source.html#l00083">sw_types.h:83</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat May 3 2014 13:35:44 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
