PERIPHERAL ${BASE} UART${INDEX}
REG ${BASE} U${INDEX}MODE CLR SET INV
BIT 15      ON
BIT 13      SIDL
BIT 12      IREN
BIT 11      RTSMD
BIT 9-8     UEN
BIT 7       WAKE
BIT 6       LPBACK
BIT 5       ABAUD
BIT 4       RXINV
BIT 3       BRGH
BIT 2-1     PDSEL
BIT 0       STSEL

REG ${rpn ${BASE} 0x10 +} U${INDEX}STA CLR SET INV
BIT 24      ADM_EN
BIT 23-16   ADDR
BIT 15-14   UTXISEL
BIT 13      UTXINV
BIT 12      URXEN
BIT 11      UTXBRK
BIT 10      UTXEN
BIT 9       UTXBF
BIT 8       TRMT
BIT 7-6     URXISEL
BIT 5       ADDEN
BIT 4       RIDLE
BIT 3       PERR
BIT 2       FERR
BIT 1       OERR
BIT 0       URXDA

REG ${rpn ${BASE} 0x20 +} U${INDEX}TXREG
BIT 8-0     U${INDEX}TXREG

REG ${rpn ${BASE} 0x30 +} U${INDEX}RXREG
BIT 8-0     U${INDEX}RXREG

REG ${rpn ${BASE} 0x40 +} U${INDEX}BRG CLR SET INV
BIT 15-0    U${INDEX}BRG


