// Seed: 3747876793
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output wire id_4,
    input wire id_5,
    input wor id_6
    , id_28,
    input wand id_7,
    input tri0 id_8,
    output supply1 id_9,
    input tri1 id_10,
    input tri0 id_11,
    output tri id_12,
    input tri id_13,
    output uwire id_14,
    input uwire id_15,
    input wire id_16,
    output supply1 id_17,
    input supply0 id_18
    , id_29,
    output wand id_19,
    output tri id_20,
    output tri1 id_21,
    input supply1 id_22,
    input tri1 id_23,
    input wire id_24,
    output wire id_25,
    input supply1 id_26
);
  wire id_30;
  assign id_28 = 1 == id_23;
  wire id_31;
endmodule
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri id_4,
    output wor id_5,
    output tri1 id_6,
    input tri id_7,
    input supply0 module_1,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    input wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    input wor id_16,
    output wor id_17
    , id_24,
    input wand id_18,
    output supply1 id_19,
    input wand id_20,
    input wire id_21,
    input wand id_22
);
  wire id_25;
  nand (
      id_19,
      id_3,
      id_7,
      id_20,
      id_1,
      id_9,
      id_13,
      id_15,
      id_18,
      id_22,
      id_14,
      id_4,
      id_24,
      id_2,
      id_11,
      id_21
  );
  module_0(
      id_2,
      id_17,
      id_17,
      id_5,
      id_19,
      id_16,
      id_18,
      id_20,
      id_22,
      id_5,
      id_22,
      id_9,
      id_5,
      id_7,
      id_5,
      id_18,
      id_18,
      id_6,
      id_18,
      id_17,
      id_19,
      id_17,
      id_3,
      id_21,
      id_12,
      id_6,
      id_10
  );
endmodule
