--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\XilinxIse\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml Top_SCPU_IOBUS_App.twx Top_SCPU_IOBUS_App.ncd -o
Top_SCPU_IOBUS_App.twr Top_SCPU_IOBUS_App.pcf -ucf Org_SP3.ucf

Design file:              Top_SCPU_IOBUS_App.ncd
Physical constraint file: Top_SCPU_IOBUS_App.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6138 paths analyzed, 477 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.640ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_17/U12_1/v_count_reg_2 (SLICE_X54Y62.G3), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_4 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.597ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.066 - 0.109)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_4 to XLXI_17/U12_1/v_count_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y88.YQ      Tcko                  0.587   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_4
    SLICE_X63Y89.G2      net (fanout=1028)     4.580   XLXI_17/U12_1/h_count_reg<4>
    SLICE_X63Y89.Y       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end22
    SLICE_X63Y89.F4      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X63Y89.X       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X63Y88.G1      net (fanout=1)        0.195   N242
    SLICE_X63Y88.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X54Y68.G4      net (fanout=12)       1.507   XLXI_17/U12_1/h_end
    SLICE_X54Y68.Y       Tilo                  0.759   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X54Y62.G3      net (fanout=10)       0.942   XLXI_17/U12_1/N3
    SLICE_X54Y62.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<3>
                                                       XLXI_17/U12_1/v_count_next<2>1
                                                       XLXI_17/U12_1/v_count_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.597ns (4.350ns logic, 7.247ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_5 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.493ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.066 - 0.109)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_5 to XLXI_17/U12_1/v_count_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y88.XQ      Tcko                  0.591   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_5
    SLICE_X63Y89.G1      net (fanout=1028)     1.472   XLXI_17/U12_1/h_count_reg<5>
    SLICE_X63Y89.Y       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end22
    SLICE_X63Y89.F4      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X63Y89.X       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X63Y88.G1      net (fanout=1)        0.195   N242
    SLICE_X63Y88.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X54Y68.G4      net (fanout=12)       1.507   XLXI_17/U12_1/h_end
    SLICE_X54Y68.Y       Tilo                  0.759   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X54Y62.G3      net (fanout=10)       0.942   XLXI_17/U12_1/N3
    SLICE_X54Y62.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<3>
                                                       XLXI_17/U12_1/v_count_next<2>1
                                                       XLXI_17/U12_1/v_count_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      8.493ns (4.354ns logic, 4.139ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_6 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.471ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.066 - 0.111)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_6 to XLXI_17/U12_1/v_count_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y91.YQ      Tcko                  0.587   XLXI_17/U12_1/h_count_reg<7>
                                                       XLXI_17/U12_1/h_count_reg_6
    SLICE_X63Y89.G4      net (fanout=516)      1.454   XLXI_17/U12_1/h_count_reg<6>
    SLICE_X63Y89.Y       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end22
    SLICE_X63Y89.F4      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X63Y89.X       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X63Y88.G1      net (fanout=1)        0.195   N242
    SLICE_X63Y88.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X54Y68.G4      net (fanout=12)       1.507   XLXI_17/U12_1/h_end
    SLICE_X54Y68.Y       Tilo                  0.759   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X54Y62.G3      net (fanout=10)       0.942   XLXI_17/U12_1/N3
    SLICE_X54Y62.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<3>
                                                       XLXI_17/U12_1/v_count_next<2>1
                                                       XLXI_17/U12_1/v_count_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      8.471ns (4.350ns logic, 4.121ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/U12_1/v_count_reg_4 (SLICE_X55Y67.G3), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_4 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.478ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.069 - 0.109)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_4 to XLXI_17/U12_1/v_count_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y88.YQ      Tcko                  0.587   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_4
    SLICE_X63Y89.G2      net (fanout=1028)     4.580   XLXI_17/U12_1/h_count_reg<4>
    SLICE_X63Y89.Y       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end22
    SLICE_X63Y89.F4      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X63Y89.X       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X63Y88.G1      net (fanout=1)        0.195   N242
    SLICE_X63Y88.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X63Y88.F3      net (fanout=12)       0.046   XLXI_17/U12_1/h_end
    SLICE_X63Y88.X       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/v_count_next<0>11
    SLICE_X55Y67.G3      net (fanout=10)       2.394   XLXI_17/U12_1/N11
    SLICE_X55Y67.CLK     Tgck                  0.837   XLXI_17/U12_1/v_count_reg<5>
                                                       XLXI_17/U12_1/v_count_next<4>1
                                                       XLXI_17/U12_1/v_count_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     11.478ns (4.240ns logic, 7.238ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_5 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.374ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.069 - 0.109)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_5 to XLXI_17/U12_1/v_count_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y88.XQ      Tcko                  0.591   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_5
    SLICE_X63Y89.G1      net (fanout=1028)     1.472   XLXI_17/U12_1/h_count_reg<5>
    SLICE_X63Y89.Y       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end22
    SLICE_X63Y89.F4      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X63Y89.X       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X63Y88.G1      net (fanout=1)        0.195   N242
    SLICE_X63Y88.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X63Y88.F3      net (fanout=12)       0.046   XLXI_17/U12_1/h_end
    SLICE_X63Y88.X       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/v_count_next<0>11
    SLICE_X55Y67.G3      net (fanout=10)       2.394   XLXI_17/U12_1/N11
    SLICE_X55Y67.CLK     Tgck                  0.837   XLXI_17/U12_1/v_count_reg<5>
                                                       XLXI_17/U12_1/v_count_next<4>1
                                                       XLXI_17/U12_1/v_count_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      8.374ns (4.244ns logic, 4.130ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_6 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.352ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.069 - 0.111)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_6 to XLXI_17/U12_1/v_count_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y91.YQ      Tcko                  0.587   XLXI_17/U12_1/h_count_reg<7>
                                                       XLXI_17/U12_1/h_count_reg_6
    SLICE_X63Y89.G4      net (fanout=516)      1.454   XLXI_17/U12_1/h_count_reg<6>
    SLICE_X63Y89.Y       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end22
    SLICE_X63Y89.F4      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X63Y89.X       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X63Y88.G1      net (fanout=1)        0.195   N242
    SLICE_X63Y88.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X63Y88.F3      net (fanout=12)       0.046   XLXI_17/U12_1/h_end
    SLICE_X63Y88.X       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/v_count_next<0>11
    SLICE_X55Y67.G3      net (fanout=10)       2.394   XLXI_17/U12_1/N11
    SLICE_X55Y67.CLK     Tgck                  0.837   XLXI_17/U12_1/v_count_reg<5>
                                                       XLXI_17/U12_1/v_count_next<4>1
                                                       XLXI_17/U12_1/v_count_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      8.352ns (4.240ns logic, 4.112ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/U12_1/v_count_reg_5 (SLICE_X55Y67.F3), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_4 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.444ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.069 - 0.109)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_4 to XLXI_17/U12_1/v_count_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y88.YQ      Tcko                  0.587   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_4
    SLICE_X63Y89.G2      net (fanout=1028)     4.580   XLXI_17/U12_1/h_count_reg<4>
    SLICE_X63Y89.Y       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end22
    SLICE_X63Y89.F4      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X63Y89.X       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X63Y88.G1      net (fanout=1)        0.195   N242
    SLICE_X63Y88.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X63Y88.F3      net (fanout=12)       0.046   XLXI_17/U12_1/h_end
    SLICE_X63Y88.X       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/v_count_next<0>11
    SLICE_X55Y67.F3      net (fanout=10)       2.360   XLXI_17/U12_1/N11
    SLICE_X55Y67.CLK     Tfck                  0.837   XLXI_17/U12_1/v_count_reg<5>
                                                       XLXI_17/U12_1/v_count_next<5>1
                                                       XLXI_17/U12_1/v_count_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.444ns (4.240ns logic, 7.204ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_5 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.340ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.069 - 0.109)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_5 to XLXI_17/U12_1/v_count_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y88.XQ      Tcko                  0.591   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_5
    SLICE_X63Y89.G1      net (fanout=1028)     1.472   XLXI_17/U12_1/h_count_reg<5>
    SLICE_X63Y89.Y       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end22
    SLICE_X63Y89.F4      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X63Y89.X       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X63Y88.G1      net (fanout=1)        0.195   N242
    SLICE_X63Y88.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X63Y88.F3      net (fanout=12)       0.046   XLXI_17/U12_1/h_end
    SLICE_X63Y88.X       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/v_count_next<0>11
    SLICE_X55Y67.F3      net (fanout=10)       2.360   XLXI_17/U12_1/N11
    SLICE_X55Y67.CLK     Tfck                  0.837   XLXI_17/U12_1/v_count_reg<5>
                                                       XLXI_17/U12_1/v_count_next<5>1
                                                       XLXI_17/U12_1/v_count_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      8.340ns (4.244ns logic, 4.096ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_6 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.318ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.069 - 0.111)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_6 to XLXI_17/U12_1/v_count_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y91.YQ      Tcko                  0.587   XLXI_17/U12_1/h_count_reg<7>
                                                       XLXI_17/U12_1/h_count_reg_6
    SLICE_X63Y89.G4      net (fanout=516)      1.454   XLXI_17/U12_1/h_count_reg<6>
    SLICE_X63Y89.Y       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end22
    SLICE_X63Y89.F4      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X63Y89.X       Tilo                  0.704   N242
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X63Y88.G1      net (fanout=1)        0.195   N242
    SLICE_X63Y88.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X63Y88.F3      net (fanout=12)       0.046   XLXI_17/U12_1/h_end
    SLICE_X63Y88.X       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/v_count_next<0>11
    SLICE_X55Y67.F3      net (fanout=10)       2.360   XLXI_17/U12_1/N11
    SLICE_X55Y67.CLK     Tfck                  0.837   XLXI_17/U12_1/v_count_reg<5>
                                                       XLXI_17/U12_1/v_count_next<5>1
                                                       XLXI_17/U12_1/v_count_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      8.318ns (4.240ns logic, 4.078ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_17/U12_1/mod2_reg (SLICE_X63Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/U12_1/mod2_reg (FF)
  Destination:          XLXI_17/U12_1/mod2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/U12_1/mod2_reg to XLXI_17/U12_1/mod2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y91.YQ      Tcko                  0.470   XLXI_17/U12_1/mod2_reg
                                                       XLXI_17/U12_1/mod2_reg
    SLICE_X63Y91.BY      net (fanout=13)       0.504   XLXI_17/U12_1/mod2_reg
    SLICE_X63Y91.CLK     Tckdi       (-Th)    -0.135   XLXI_17/U12_1/mod2_reg
                                                       XLXI_17/U12_1/mod2_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.605ns logic, 0.504ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter_0 (SLICE_X53Y12.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter_0 (FF)
  Destination:          U9/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U9/counter_0 to U9/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y12.YQ      Tcko                  0.470   U9/counter<1>
                                                       U9/counter_0
    SLICE_X53Y12.G4      net (fanout=2)        0.342   U9/counter<0>
    SLICE_X53Y12.CLK     Tckg        (-Th)    -0.516   U9/counter<1>
                                                       U9/counter_0_rstpot
                                                       U9/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (0.986ns logic, 0.342ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_4 (SLICE_X45Y17.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/rst_counter_4 (FF)
  Destination:          U9/rst_counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U9/rst_counter_4 to U9/rst_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y17.YQ      Tcko                  0.470   U9/rst_counter<5>
                                                       U9/rst_counter_4
    SLICE_X45Y17.G4      net (fanout=2)        0.342   U9/rst_counter<4>
    SLICE_X45Y17.CLK     Tckg        (-Th)    -0.516   U9/rst_counter<5>
                                                       U9/rst_counter_4_rstpot
                                                       U9/rst_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (0.986ns logic, 0.342ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50mhz      |   11.640|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6138 paths, 0 nets, and 818 connections

Design statistics:
   Minimum period:  11.640ns{1}   (Maximum frequency:  85.911MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 18 18:50:12 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



