/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/can_v5_0_20
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap can_v5_0_20 /home/feilong/Storages/fpga/000_vivado_sim_linux32/can_v5_0_20
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work can_v5_0_20 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/can_v5_0_20/.cxl.vhdl.can_v5_0_20.can_v5_0_20.lin64.cmf
