ARM GAS  /tmp/ccqOgp5i.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	NMI_Handler:
  27              	.LFB223:
  28              		.file 1 "Core/Src/stm32f4xx_it.c"
   1:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_it.c **** /**
   3:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_it.c ****   * @file    stm32f4xx_it.c
   5:Core/Src/stm32f4xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_it.c ****   * @attention
   8:Core/Src/stm32f4xx_it.c ****   *
   9:Core/Src/stm32f4xx_it.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/stm32f4xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f4xx_it.c ****   *
  12:Core/Src/stm32f4xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f4xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f4xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f4xx_it.c ****   *
  16:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f4xx_it.c ****   */
  18:Core/Src/stm32f4xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f4xx_it.c **** 
  20:Core/Src/stm32f4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f4xx_it.c **** #include "main.h"
  22:Core/Src/stm32f4xx_it.c **** #include "stm32f4xx_it.h"
  23:Core/Src/stm32f4xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_it.c **** 
  26:Core/Src/stm32f4xx_it.c **** #include "get_cmd.h"
  27:Core/Src/stm32f4xx_it.c **** 
  28:Core/Src/stm32f4xx_it.c **** /* USER CODE END Includes */
  29:Core/Src/stm32f4xx_it.c **** 
  30:Core/Src/stm32f4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/ccqOgp5i.s 			page 2


  31:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32f4xx_it.c **** 
  33:Core/Src/stm32f4xx_it.c **** /* USER CODE END TD */
  34:Core/Src/stm32f4xx_it.c **** 
  35:Core/Src/stm32f4xx_it.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PD */
  37:Core/Src/stm32f4xx_it.c **** 
  38:Core/Src/stm32f4xx_it.c **** /* USER CODE END PD */
  39:Core/Src/stm32f4xx_it.c **** 
  40:Core/Src/stm32f4xx_it.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PM */
  42:Core/Src/stm32f4xx_it.c **** 
  43:Core/Src/stm32f4xx_it.c **** /* USER CODE END PM */
  44:Core/Src/stm32f4xx_it.c **** 
  45:Core/Src/stm32f4xx_it.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32f4xx_it.c **** 
  48:Core/Src/stm32f4xx_it.c **** /* USER CODE END PV */
  49:Core/Src/stm32f4xx_it.c **** 
  50:Core/Src/stm32f4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32f4xx_it.c **** 
  53:Core/Src/stm32f4xx_it.c **** /* USER CODE END PFP */
  54:Core/Src/stm32f4xx_it.c **** 
  55:Core/Src/stm32f4xx_it.c **** /* Private user code ---------------------------------------------------------*/
  56:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 0 */
  57:Core/Src/stm32f4xx_it.c **** 
  58:Core/Src/stm32f4xx_it.c **** /* USER CODE END 0 */
  59:Core/Src/stm32f4xx_it.c **** 
  60:Core/Src/stm32f4xx_it.c **** /* External variables --------------------------------------------------------*/
  61:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_adc1;
  62:Core/Src/stm32f4xx_it.c **** extern ADC_HandleTypeDef hadc1;
  63:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_i2c1_rx;
  64:Core/Src/stm32f4xx_it.c **** extern I2C_HandleTypeDef hi2c1;
  65:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_spi1_rx;
  66:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  67:Core/Src/stm32f4xx_it.c **** extern UART_HandleTypeDef huart1;
  68:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim11;
  69:Core/Src/stm32f4xx_it.c **** 
  70:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN EV */
  71:Core/Src/stm32f4xx_it.c **** 
  72:Core/Src/stm32f4xx_it.c **** /* USER CODE END EV */
  73:Core/Src/stm32f4xx_it.c **** 
  74:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  75:Core/Src/stm32f4xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  76:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  77:Core/Src/stm32f4xx_it.c **** /**
  78:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Non maskable interrupt.
  79:Core/Src/stm32f4xx_it.c ****   */
  80:Core/Src/stm32f4xx_it.c **** void NMI_Handler(void)
  81:Core/Src/stm32f4xx_it.c **** {
  29              		.loc 1 81 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
ARM GAS  /tmp/ccqOgp5i.s 			page 3


  35              	.L2:
  82:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  83:Core/Src/stm32f4xx_it.c **** 
  84:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  85:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  86:Core/Src/stm32f4xx_it.c ****    while (1)
  36              		.loc 1 86 4 discriminator 1 view .LVU1
  87:Core/Src/stm32f4xx_it.c ****   {
  88:Core/Src/stm32f4xx_it.c ****   }
  37              		.loc 1 88 3 discriminator 1 view .LVU2
  86:Core/Src/stm32f4xx_it.c ****   {
  38              		.loc 1 86 10 discriminator 1 view .LVU3
  39 0000 FEE7     		b	.L2
  40              		.cfi_endproc
  41              	.LFE223:
  43              		.section	.text.HardFault_Handler,"ax",%progbits
  44              		.align	1
  45              		.global	HardFault_Handler
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  49              		.fpu fpv4-sp-d16
  51              	HardFault_Handler:
  52              	.LFB224:
  89:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  90:Core/Src/stm32f4xx_it.c **** }
  91:Core/Src/stm32f4xx_it.c **** 
  92:Core/Src/stm32f4xx_it.c **** /**
  93:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Hard fault interrupt.
  94:Core/Src/stm32f4xx_it.c ****   */
  95:Core/Src/stm32f4xx_it.c **** void HardFault_Handler(void)
  96:Core/Src/stm32f4xx_it.c **** {
  53              		.loc 1 96 1 view -0
  54              		.cfi_startproc
  55              		@ Volatile: function does not return.
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  59              	.L4:
  97:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  98:Core/Src/stm32f4xx_it.c **** 
  99:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
 100:Core/Src/stm32f4xx_it.c ****   while (1)
  60              		.loc 1 100 3 discriminator 1 view .LVU5
 101:Core/Src/stm32f4xx_it.c ****   {
 102:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 103:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 104:Core/Src/stm32f4xx_it.c ****   }
  61              		.loc 1 104 3 discriminator 1 view .LVU6
 100:Core/Src/stm32f4xx_it.c ****   {
  62              		.loc 1 100 9 discriminator 1 view .LVU7
  63 0000 FEE7     		b	.L4
  64              		.cfi_endproc
  65              	.LFE224:
  67              		.section	.text.MemManage_Handler,"ax",%progbits
  68              		.align	1
  69              		.global	MemManage_Handler
ARM GAS  /tmp/ccqOgp5i.s 			page 4


  70              		.syntax unified
  71              		.thumb
  72              		.thumb_func
  73              		.fpu fpv4-sp-d16
  75              	MemManage_Handler:
  76              	.LFB225:
 105:Core/Src/stm32f4xx_it.c **** }
 106:Core/Src/stm32f4xx_it.c **** 
 107:Core/Src/stm32f4xx_it.c **** /**
 108:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Memory management fault.
 109:Core/Src/stm32f4xx_it.c ****   */
 110:Core/Src/stm32f4xx_it.c **** void MemManage_Handler(void)
 111:Core/Src/stm32f4xx_it.c **** {
  77              		.loc 1 111 1 view -0
  78              		.cfi_startproc
  79              		@ Volatile: function does not return.
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		@ link register save eliminated.
  83              	.L6:
 112:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 113:Core/Src/stm32f4xx_it.c **** 
 114:Core/Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 115:Core/Src/stm32f4xx_it.c ****   while (1)
  84              		.loc 1 115 3 discriminator 1 view .LVU9
 116:Core/Src/stm32f4xx_it.c ****   {
 117:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 118:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 119:Core/Src/stm32f4xx_it.c ****   }
  85              		.loc 1 119 3 discriminator 1 view .LVU10
 115:Core/Src/stm32f4xx_it.c ****   {
  86              		.loc 1 115 9 discriminator 1 view .LVU11
  87 0000 FEE7     		b	.L6
  88              		.cfi_endproc
  89              	.LFE225:
  91              		.section	.text.BusFault_Handler,"ax",%progbits
  92              		.align	1
  93              		.global	BusFault_Handler
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	BusFault_Handler:
 100              	.LFB226:
 120:Core/Src/stm32f4xx_it.c **** }
 121:Core/Src/stm32f4xx_it.c **** 
 122:Core/Src/stm32f4xx_it.c **** /**
 123:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 124:Core/Src/stm32f4xx_it.c ****   */
 125:Core/Src/stm32f4xx_it.c **** void BusFault_Handler(void)
 126:Core/Src/stm32f4xx_it.c **** {
 101              		.loc 1 126 1 view -0
 102              		.cfi_startproc
 103              		@ Volatile: function does not return.
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
ARM GAS  /tmp/ccqOgp5i.s 			page 5


 107              	.L8:
 127:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 128:Core/Src/stm32f4xx_it.c **** 
 129:Core/Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 130:Core/Src/stm32f4xx_it.c ****   while (1)
 108              		.loc 1 130 3 discriminator 1 view .LVU13
 131:Core/Src/stm32f4xx_it.c ****   {
 132:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 133:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 134:Core/Src/stm32f4xx_it.c ****   }
 109              		.loc 1 134 3 discriminator 1 view .LVU14
 130:Core/Src/stm32f4xx_it.c ****   {
 110              		.loc 1 130 9 discriminator 1 view .LVU15
 111 0000 FEE7     		b	.L8
 112              		.cfi_endproc
 113              	.LFE226:
 115              		.section	.text.UsageFault_Handler,"ax",%progbits
 116              		.align	1
 117              		.global	UsageFault_Handler
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 121              		.fpu fpv4-sp-d16
 123              	UsageFault_Handler:
 124              	.LFB227:
 135:Core/Src/stm32f4xx_it.c **** }
 136:Core/Src/stm32f4xx_it.c **** 
 137:Core/Src/stm32f4xx_it.c **** /**
 138:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 139:Core/Src/stm32f4xx_it.c ****   */
 140:Core/Src/stm32f4xx_it.c **** void UsageFault_Handler(void)
 141:Core/Src/stm32f4xx_it.c **** {
 125              		.loc 1 141 1 view -0
 126              		.cfi_startproc
 127              		@ Volatile: function does not return.
 128              		@ args = 0, pretend = 0, frame = 0
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              		@ link register save eliminated.
 131              	.L10:
 142:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 143:Core/Src/stm32f4xx_it.c **** 
 144:Core/Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 145:Core/Src/stm32f4xx_it.c ****   while (1)
 132              		.loc 1 145 3 discriminator 1 view .LVU17
 146:Core/Src/stm32f4xx_it.c ****   {
 147:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 148:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 149:Core/Src/stm32f4xx_it.c ****   }
 133              		.loc 1 149 3 discriminator 1 view .LVU18
 145:Core/Src/stm32f4xx_it.c ****   {
 134              		.loc 1 145 9 discriminator 1 view .LVU19
 135 0000 FEE7     		b	.L10
 136              		.cfi_endproc
 137              	.LFE227:
 139              		.section	.text.SVC_Handler,"ax",%progbits
 140              		.align	1
 141              		.global	SVC_Handler
ARM GAS  /tmp/ccqOgp5i.s 			page 6


 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu fpv4-sp-d16
 147              	SVC_Handler:
 148              	.LFB228:
 150:Core/Src/stm32f4xx_it.c **** }
 151:Core/Src/stm32f4xx_it.c **** 
 152:Core/Src/stm32f4xx_it.c **** /**
 153:Core/Src/stm32f4xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 154:Core/Src/stm32f4xx_it.c ****   */
 155:Core/Src/stm32f4xx_it.c **** void SVC_Handler(void)
 156:Core/Src/stm32f4xx_it.c **** {
 149              		.loc 1 156 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 157:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 158:Core/Src/stm32f4xx_it.c **** 
 159:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 160:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 161:Core/Src/stm32f4xx_it.c **** 
 162:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 163:Core/Src/stm32f4xx_it.c **** }
 154              		.loc 1 163 1 view .LVU21
 155 0000 7047     		bx	lr
 156              		.cfi_endproc
 157              	.LFE228:
 159              		.section	.text.DebugMon_Handler,"ax",%progbits
 160              		.align	1
 161              		.global	DebugMon_Handler
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 165              		.fpu fpv4-sp-d16
 167              	DebugMon_Handler:
 168              	.LFB229:
 164:Core/Src/stm32f4xx_it.c **** 
 165:Core/Src/stm32f4xx_it.c **** /**
 166:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Debug monitor.
 167:Core/Src/stm32f4xx_it.c ****   */
 168:Core/Src/stm32f4xx_it.c **** void DebugMon_Handler(void)
 169:Core/Src/stm32f4xx_it.c **** {
 169              		.loc 1 169 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 170:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 171:Core/Src/stm32f4xx_it.c **** 
 172:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 173:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 174:Core/Src/stm32f4xx_it.c **** 
 175:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 176:Core/Src/stm32f4xx_it.c **** }
 174              		.loc 1 176 1 view .LVU23
ARM GAS  /tmp/ccqOgp5i.s 			page 7


 175 0000 7047     		bx	lr
 176              		.cfi_endproc
 177              	.LFE229:
 179              		.section	.text.PendSV_Handler,"ax",%progbits
 180              		.align	1
 181              		.global	PendSV_Handler
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu fpv4-sp-d16
 187              	PendSV_Handler:
 188              	.LFB230:
 177:Core/Src/stm32f4xx_it.c **** 
 178:Core/Src/stm32f4xx_it.c **** /**
 179:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pendable request for system service.
 180:Core/Src/stm32f4xx_it.c ****   */
 181:Core/Src/stm32f4xx_it.c **** void PendSV_Handler(void)
 182:Core/Src/stm32f4xx_it.c **** {
 189              		.loc 1 182 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              		@ link register save eliminated.
 183:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 184:Core/Src/stm32f4xx_it.c **** 
 185:Core/Src/stm32f4xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 186:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 187:Core/Src/stm32f4xx_it.c **** 
 188:Core/Src/stm32f4xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 189:Core/Src/stm32f4xx_it.c **** }
 194              		.loc 1 189 1 view .LVU25
 195 0000 7047     		bx	lr
 196              		.cfi_endproc
 197              	.LFE230:
 199              		.section	.text.SysTick_Handler,"ax",%progbits
 200              		.align	1
 201              		.global	SysTick_Handler
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu fpv4-sp-d16
 207              	SysTick_Handler:
 208              	.LFB231:
 190:Core/Src/stm32f4xx_it.c **** 
 191:Core/Src/stm32f4xx_it.c **** /**
 192:Core/Src/stm32f4xx_it.c ****   * @brief This function handles System tick timer.
 193:Core/Src/stm32f4xx_it.c ****   */
 194:Core/Src/stm32f4xx_it.c **** void SysTick_Handler(void)
 195:Core/Src/stm32f4xx_it.c **** {
 209              		.loc 1 195 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 196:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 197:Core/Src/stm32f4xx_it.c **** 
 198:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
ARM GAS  /tmp/ccqOgp5i.s 			page 8


 199:Core/Src/stm32f4xx_it.c **** 
 200:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 201:Core/Src/stm32f4xx_it.c **** 
 202:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 203:Core/Src/stm32f4xx_it.c **** }
 214              		.loc 1 203 1 view .LVU27
 215 0000 7047     		bx	lr
 216              		.cfi_endproc
 217              	.LFE231:
 219              		.section	.text.DMA1_Stream0_IRQHandler,"ax",%progbits
 220              		.align	1
 221              		.global	DMA1_Stream0_IRQHandler
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 225              		.fpu fpv4-sp-d16
 227              	DMA1_Stream0_IRQHandler:
 228              	.LFB232:
 204:Core/Src/stm32f4xx_it.c **** 
 205:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 206:Core/Src/stm32f4xx_it.c **** /* STM32F4xx Peripheral Interrupt Handlers                                    */
 207:Core/Src/stm32f4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 208:Core/Src/stm32f4xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 209:Core/Src/stm32f4xx_it.c **** /* please refer to the startup file (startup_stm32f4xx.s).                    */
 210:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 211:Core/Src/stm32f4xx_it.c **** 
 212:Core/Src/stm32f4xx_it.c **** /**
 213:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream0 global interrupt.
 214:Core/Src/stm32f4xx_it.c ****   */
 215:Core/Src/stm32f4xx_it.c **** void DMA1_Stream0_IRQHandler(void)
 216:Core/Src/stm32f4xx_it.c **** {
 229              		.loc 1 216 1 view -0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233 0000 08B5     		push	{r3, lr}
 234              	.LCFI0:
 235              		.cfi_def_cfa_offset 8
 236              		.cfi_offset 3, -8
 237              		.cfi_offset 14, -4
 217:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */
 218:Core/Src/stm32f4xx_it.c **** 
 219:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream0_IRQn 0 */
 220:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 238              		.loc 1 220 3 view .LVU29
 239 0002 0248     		ldr	r0, .L17
 240 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 241              	.LVL0:
 221:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */
 222:Core/Src/stm32f4xx_it.c **** 
 223:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream0_IRQn 1 */
 224:Core/Src/stm32f4xx_it.c **** }
 242              		.loc 1 224 1 is_stmt 0 view .LVU30
 243 0008 08BD     		pop	{r3, pc}
 244              	.L18:
 245 000a 00BF     		.align	2
 246              	.L17:
ARM GAS  /tmp/ccqOgp5i.s 			page 9


 247 000c 00000000 		.word	hdma_i2c1_rx
 248              		.cfi_endproc
 249              	.LFE232:
 251              		.section	.text.ADC_IRQHandler,"ax",%progbits
 252              		.align	1
 253              		.global	ADC_IRQHandler
 254              		.syntax unified
 255              		.thumb
 256              		.thumb_func
 257              		.fpu fpv4-sp-d16
 259              	ADC_IRQHandler:
 260              	.LFB233:
 225:Core/Src/stm32f4xx_it.c **** 
 226:Core/Src/stm32f4xx_it.c **** /**
 227:Core/Src/stm32f4xx_it.c ****   * @brief This function handles ADC1 global interrupt.
 228:Core/Src/stm32f4xx_it.c ****   */
 229:Core/Src/stm32f4xx_it.c **** void ADC_IRQHandler(void)
 230:Core/Src/stm32f4xx_it.c **** {
 261              		.loc 1 230 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265 0000 08B5     		push	{r3, lr}
 266              	.LCFI1:
 267              		.cfi_def_cfa_offset 8
 268              		.cfi_offset 3, -8
 269              		.cfi_offset 14, -4
 231:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN ADC_IRQn 0 */
 232:Core/Src/stm32f4xx_it.c **** 
 233:Core/Src/stm32f4xx_it.c ****   /* USER CODE END ADC_IRQn 0 */
 234:Core/Src/stm32f4xx_it.c ****   HAL_ADC_IRQHandler(&hadc1);
 270              		.loc 1 234 3 view .LVU32
 271 0002 0248     		ldr	r0, .L21
 272 0004 FFF7FEFF 		bl	HAL_ADC_IRQHandler
 273              	.LVL1:
 235:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN ADC_IRQn 1 */
 236:Core/Src/stm32f4xx_it.c **** 
 237:Core/Src/stm32f4xx_it.c ****   /* USER CODE END ADC_IRQn 1 */
 238:Core/Src/stm32f4xx_it.c **** }
 274              		.loc 1 238 1 is_stmt 0 view .LVU33
 275 0008 08BD     		pop	{r3, pc}
 276              	.L22:
 277 000a 00BF     		.align	2
 278              	.L21:
 279 000c 00000000 		.word	hadc1
 280              		.cfi_endproc
 281              	.LFE233:
 283              		.section	.text.TIM1_TRG_COM_TIM11_IRQHandler,"ax",%progbits
 284              		.align	1
 285              		.global	TIM1_TRG_COM_TIM11_IRQHandler
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 289              		.fpu fpv4-sp-d16
 291              	TIM1_TRG_COM_TIM11_IRQHandler:
 292              	.LFB234:
 239:Core/Src/stm32f4xx_it.c **** 
ARM GAS  /tmp/ccqOgp5i.s 			page 10


 240:Core/Src/stm32f4xx_it.c **** /**
 241:Core/Src/stm32f4xx_it.c ****   * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt
 242:Core/Src/stm32f4xx_it.c ****   */
 243:Core/Src/stm32f4xx_it.c **** void TIM1_TRG_COM_TIM11_IRQHandler(void)
 244:Core/Src/stm32f4xx_it.c **** {
 293              		.loc 1 244 1 is_stmt 1 view -0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 0
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 297 0000 08B5     		push	{r3, lr}
 298              	.LCFI2:
 299              		.cfi_def_cfa_offset 8
 300              		.cfi_offset 3, -8
 301              		.cfi_offset 14, -4
 245:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
 246:Core/Src/stm32f4xx_it.c **** 
 247:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
 248:Core/Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim11);
 302              		.loc 1 248 3 view .LVU35
 303 0002 0248     		ldr	r0, .L25
 304 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 305              	.LVL2:
 249:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */
 250:Core/Src/stm32f4xx_it.c **** 
 251:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
 252:Core/Src/stm32f4xx_it.c **** }
 306              		.loc 1 252 1 is_stmt 0 view .LVU36
 307 0008 08BD     		pop	{r3, pc}
 308              	.L26:
 309 000a 00BF     		.align	2
 310              	.L25:
 311 000c 00000000 		.word	htim11
 312              		.cfi_endproc
 313              	.LFE234:
 315              		.section	.text.I2C1_EV_IRQHandler,"ax",%progbits
 316              		.align	1
 317              		.global	I2C1_EV_IRQHandler
 318              		.syntax unified
 319              		.thumb
 320              		.thumb_func
 321              		.fpu fpv4-sp-d16
 323              	I2C1_EV_IRQHandler:
 324              	.LFB235:
 253:Core/Src/stm32f4xx_it.c **** 
 254:Core/Src/stm32f4xx_it.c **** /**
 255:Core/Src/stm32f4xx_it.c ****   * @brief This function handles I2C1 event interrupt.
 256:Core/Src/stm32f4xx_it.c ****   */
 257:Core/Src/stm32f4xx_it.c **** void I2C1_EV_IRQHandler(void)
 258:Core/Src/stm32f4xx_it.c **** {
 325              		.loc 1 258 1 is_stmt 1 view -0
 326              		.cfi_startproc
 327              		@ args = 0, pretend = 0, frame = 0
 328              		@ frame_needed = 0, uses_anonymous_args = 0
 329 0000 08B5     		push	{r3, lr}
 330              	.LCFI3:
 331              		.cfi_def_cfa_offset 8
 332              		.cfi_offset 3, -8
ARM GAS  /tmp/ccqOgp5i.s 			page 11


 333              		.cfi_offset 14, -4
 259:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN I2C1_EV_IRQn 0 */
 260:Core/Src/stm32f4xx_it.c **** 
 261:Core/Src/stm32f4xx_it.c ****   /* USER CODE END I2C1_EV_IRQn 0 */
 262:Core/Src/stm32f4xx_it.c ****   HAL_I2C_EV_IRQHandler(&hi2c1);
 334              		.loc 1 262 3 view .LVU38
 335 0002 0248     		ldr	r0, .L29
 336 0004 FFF7FEFF 		bl	HAL_I2C_EV_IRQHandler
 337              	.LVL3:
 263:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN I2C1_EV_IRQn 1 */
 264:Core/Src/stm32f4xx_it.c **** 
 265:Core/Src/stm32f4xx_it.c ****   /* USER CODE END I2C1_EV_IRQn 1 */
 266:Core/Src/stm32f4xx_it.c **** }
 338              		.loc 1 266 1 is_stmt 0 view .LVU39
 339 0008 08BD     		pop	{r3, pc}
 340              	.L30:
 341 000a 00BF     		.align	2
 342              	.L29:
 343 000c 00000000 		.word	hi2c1
 344              		.cfi_endproc
 345              	.LFE235:
 347              		.section	.text.USART1_IRQHandler,"ax",%progbits
 348              		.align	1
 349              		.global	USART1_IRQHandler
 350              		.syntax unified
 351              		.thumb
 352              		.thumb_func
 353              		.fpu fpv4-sp-d16
 355              	USART1_IRQHandler:
 356              	.LFB236:
 267:Core/Src/stm32f4xx_it.c **** 
 268:Core/Src/stm32f4xx_it.c **** /**
 269:Core/Src/stm32f4xx_it.c ****   * @brief This function handles USART1 global interrupt.
 270:Core/Src/stm32f4xx_it.c ****   */
 271:Core/Src/stm32f4xx_it.c **** void USART1_IRQHandler(void)
 272:Core/Src/stm32f4xx_it.c **** {
 357              		.loc 1 272 1 is_stmt 1 view -0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 0
 360              		@ frame_needed = 0, uses_anonymous_args = 0
 361 0000 10B5     		push	{r4, lr}
 362              	.LCFI4:
 363              		.cfi_def_cfa_offset 8
 364              		.cfi_offset 4, -8
 365              		.cfi_offset 14, -4
 273:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 274:Core/Src/stm32f4xx_it.c ****   BSP_UART_IDLE_CallBack(&huart1);
 366              		.loc 1 274 3 view .LVU41
 367 0002 044C     		ldr	r4, .L33
 368 0004 2046     		mov	r0, r4
 369 0006 FFF7FEFF 		bl	BSP_UART_IDLE_CallBack
 370              	.LVL4:
 275:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART1_IRQn 0 */
 276:Core/Src/stm32f4xx_it.c ****   HAL_UART_IRQHandler(&huart1);
 371              		.loc 1 276 3 view .LVU42
 372 000a 2046     		mov	r0, r4
 373 000c FFF7FEFF 		bl	HAL_UART_IRQHandler
ARM GAS  /tmp/ccqOgp5i.s 			page 12


 374              	.LVL5:
 277:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 1 */
 278:Core/Src/stm32f4xx_it.c **** 
 279:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART1_IRQn 1 */
 280:Core/Src/stm32f4xx_it.c **** }
 375              		.loc 1 280 1 is_stmt 0 view .LVU43
 376 0010 10BD     		pop	{r4, pc}
 377              	.L34:
 378 0012 00BF     		.align	2
 379              	.L33:
 380 0014 00000000 		.word	huart1
 381              		.cfi_endproc
 382              	.LFE236:
 384              		.section	.text.DMA2_Stream0_IRQHandler,"ax",%progbits
 385              		.align	1
 386              		.global	DMA2_Stream0_IRQHandler
 387              		.syntax unified
 388              		.thumb
 389              		.thumb_func
 390              		.fpu fpv4-sp-d16
 392              	DMA2_Stream0_IRQHandler:
 393              	.LFB237:
 281:Core/Src/stm32f4xx_it.c **** 
 282:Core/Src/stm32f4xx_it.c **** /**
 283:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA2 stream0 global interrupt.
 284:Core/Src/stm32f4xx_it.c ****   */
 285:Core/Src/stm32f4xx_it.c **** void DMA2_Stream0_IRQHandler(void)
 286:Core/Src/stm32f4xx_it.c **** {
 394              		.loc 1 286 1 is_stmt 1 view -0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 0
 397              		@ frame_needed = 0, uses_anonymous_args = 0
 398 0000 08B5     		push	{r3, lr}
 399              	.LCFI5:
 400              		.cfi_def_cfa_offset 8
 401              		.cfi_offset 3, -8
 402              		.cfi_offset 14, -4
 287:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
 288:Core/Src/stm32f4xx_it.c **** 
 289:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream0_IRQn 0 */
 290:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_spi1_rx);
 403              		.loc 1 290 3 view .LVU45
 404 0002 0248     		ldr	r0, .L37
 405 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 406              	.LVL6:
 291:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
 292:Core/Src/stm32f4xx_it.c **** 
 293:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream0_IRQn 1 */
 294:Core/Src/stm32f4xx_it.c **** }
 407              		.loc 1 294 1 is_stmt 0 view .LVU46
 408 0008 08BD     		pop	{r3, pc}
 409              	.L38:
 410 000a 00BF     		.align	2
 411              	.L37:
 412 000c 00000000 		.word	hdma_spi1_rx
 413              		.cfi_endproc
 414              	.LFE237:
ARM GAS  /tmp/ccqOgp5i.s 			page 13


 416              		.section	.text.DMA2_Stream2_IRQHandler,"ax",%progbits
 417              		.align	1
 418              		.global	DMA2_Stream2_IRQHandler
 419              		.syntax unified
 420              		.thumb
 421              		.thumb_func
 422              		.fpu fpv4-sp-d16
 424              	DMA2_Stream2_IRQHandler:
 425              	.LFB238:
 295:Core/Src/stm32f4xx_it.c **** 
 296:Core/Src/stm32f4xx_it.c **** /**
 297:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA2 stream2 global interrupt.
 298:Core/Src/stm32f4xx_it.c ****   */
 299:Core/Src/stm32f4xx_it.c **** void DMA2_Stream2_IRQHandler(void)
 300:Core/Src/stm32f4xx_it.c **** {
 426              		.loc 1 300 1 is_stmt 1 view -0
 427              		.cfi_startproc
 428              		@ args = 0, pretend = 0, frame = 0
 429              		@ frame_needed = 0, uses_anonymous_args = 0
 430 0000 08B5     		push	{r3, lr}
 431              	.LCFI6:
 432              		.cfi_def_cfa_offset 8
 433              		.cfi_offset 3, -8
 434              		.cfi_offset 14, -4
 301:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */
 302:Core/Src/stm32f4xx_it.c **** 
 303:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream2_IRQn 0 */
 304:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_rx);
 435              		.loc 1 304 3 view .LVU48
 436 0002 0248     		ldr	r0, .L41
 437 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 438              	.LVL7:
 305:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */
 306:Core/Src/stm32f4xx_it.c **** 
 307:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream2_IRQn 1 */
 308:Core/Src/stm32f4xx_it.c **** }
 439              		.loc 1 308 1 is_stmt 0 view .LVU49
 440 0008 08BD     		pop	{r3, pc}
 441              	.L42:
 442 000a 00BF     		.align	2
 443              	.L41:
 444 000c 00000000 		.word	hdma_usart1_rx
 445              		.cfi_endproc
 446              	.LFE238:
 448              		.section	.text.DMA2_Stream4_IRQHandler,"ax",%progbits
 449              		.align	1
 450              		.global	DMA2_Stream4_IRQHandler
 451              		.syntax unified
 452              		.thumb
 453              		.thumb_func
 454              		.fpu fpv4-sp-d16
 456              	DMA2_Stream4_IRQHandler:
 457              	.LFB239:
 309:Core/Src/stm32f4xx_it.c **** 
 310:Core/Src/stm32f4xx_it.c **** /**
 311:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA2 stream4 global interrupt.
 312:Core/Src/stm32f4xx_it.c ****   */
ARM GAS  /tmp/ccqOgp5i.s 			page 14


 313:Core/Src/stm32f4xx_it.c **** void DMA2_Stream4_IRQHandler(void)
 314:Core/Src/stm32f4xx_it.c **** {
 458              		.loc 1 314 1 is_stmt 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462 0000 08B5     		push	{r3, lr}
 463              	.LCFI7:
 464              		.cfi_def_cfa_offset 8
 465              		.cfi_offset 3, -8
 466              		.cfi_offset 14, -4
 315:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */
 316:Core/Src/stm32f4xx_it.c **** 
 317:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream4_IRQn 0 */
 318:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc1);
 467              		.loc 1 318 3 view .LVU51
 468 0002 0248     		ldr	r0, .L45
 469 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 470              	.LVL8:
 319:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */
 320:Core/Src/stm32f4xx_it.c **** 
 321:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream4_IRQn 1 */
 322:Core/Src/stm32f4xx_it.c **** }
 471              		.loc 1 322 1 is_stmt 0 view .LVU52
 472 0008 08BD     		pop	{r3, pc}
 473              	.L46:
 474 000a 00BF     		.align	2
 475              	.L45:
 476 000c 00000000 		.word	hdma_adc1
 477              		.cfi_endproc
 478              	.LFE239:
 480              		.text
 481              	.Letext0:
 482              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 483              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 484              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 485              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 486              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 487              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 488              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 489              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 490              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 491              		.file 11 "Core/Inc/usart.h"
 492              		.file 12 "usr/get_cmd.h"
ARM GAS  /tmp/ccqOgp5i.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_it.c
     /tmp/ccqOgp5i.s:18     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccqOgp5i.s:26     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccqOgp5i.s:44     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccqOgp5i.s:51     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccqOgp5i.s:68     .text.MemManage_Handler:0000000000000000 $t
     /tmp/ccqOgp5i.s:75     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/ccqOgp5i.s:92     .text.BusFault_Handler:0000000000000000 $t
     /tmp/ccqOgp5i.s:99     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/ccqOgp5i.s:116    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/ccqOgp5i.s:123    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/ccqOgp5i.s:140    .text.SVC_Handler:0000000000000000 $t
     /tmp/ccqOgp5i.s:147    .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/ccqOgp5i.s:160    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/ccqOgp5i.s:167    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/ccqOgp5i.s:180    .text.PendSV_Handler:0000000000000000 $t
     /tmp/ccqOgp5i.s:187    .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/ccqOgp5i.s:200    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccqOgp5i.s:207    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccqOgp5i.s:220    .text.DMA1_Stream0_IRQHandler:0000000000000000 $t
     /tmp/ccqOgp5i.s:227    .text.DMA1_Stream0_IRQHandler:0000000000000000 DMA1_Stream0_IRQHandler
     /tmp/ccqOgp5i.s:247    .text.DMA1_Stream0_IRQHandler:000000000000000c $d
     /tmp/ccqOgp5i.s:252    .text.ADC_IRQHandler:0000000000000000 $t
     /tmp/ccqOgp5i.s:259    .text.ADC_IRQHandler:0000000000000000 ADC_IRQHandler
     /tmp/ccqOgp5i.s:279    .text.ADC_IRQHandler:000000000000000c $d
     /tmp/ccqOgp5i.s:284    .text.TIM1_TRG_COM_TIM11_IRQHandler:0000000000000000 $t
     /tmp/ccqOgp5i.s:291    .text.TIM1_TRG_COM_TIM11_IRQHandler:0000000000000000 TIM1_TRG_COM_TIM11_IRQHandler
     /tmp/ccqOgp5i.s:311    .text.TIM1_TRG_COM_TIM11_IRQHandler:000000000000000c $d
     /tmp/ccqOgp5i.s:316    .text.I2C1_EV_IRQHandler:0000000000000000 $t
     /tmp/ccqOgp5i.s:323    .text.I2C1_EV_IRQHandler:0000000000000000 I2C1_EV_IRQHandler
     /tmp/ccqOgp5i.s:343    .text.I2C1_EV_IRQHandler:000000000000000c $d
     /tmp/ccqOgp5i.s:348    .text.USART1_IRQHandler:0000000000000000 $t
     /tmp/ccqOgp5i.s:355    .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
     /tmp/ccqOgp5i.s:380    .text.USART1_IRQHandler:0000000000000014 $d
     /tmp/ccqOgp5i.s:385    .text.DMA2_Stream0_IRQHandler:0000000000000000 $t
     /tmp/ccqOgp5i.s:392    .text.DMA2_Stream0_IRQHandler:0000000000000000 DMA2_Stream0_IRQHandler
     /tmp/ccqOgp5i.s:412    .text.DMA2_Stream0_IRQHandler:000000000000000c $d
     /tmp/ccqOgp5i.s:417    .text.DMA2_Stream2_IRQHandler:0000000000000000 $t
     /tmp/ccqOgp5i.s:424    .text.DMA2_Stream2_IRQHandler:0000000000000000 DMA2_Stream2_IRQHandler
     /tmp/ccqOgp5i.s:444    .text.DMA2_Stream2_IRQHandler:000000000000000c $d
     /tmp/ccqOgp5i.s:449    .text.DMA2_Stream4_IRQHandler:0000000000000000 $t
     /tmp/ccqOgp5i.s:456    .text.DMA2_Stream4_IRQHandler:0000000000000000 DMA2_Stream4_IRQHandler
     /tmp/ccqOgp5i.s:476    .text.DMA2_Stream4_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_DMA_IRQHandler
hdma_i2c1_rx
HAL_ADC_IRQHandler
hadc1
HAL_TIM_IRQHandler
htim11
HAL_I2C_EV_IRQHandler
hi2c1
BSP_UART_IDLE_CallBack
HAL_UART_IRQHandler
huart1
ARM GAS  /tmp/ccqOgp5i.s 			page 16


hdma_spi1_rx
hdma_usart1_rx
hdma_adc1
