

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7'
================================================================
* Date:           Fri Jun  7 16:44:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.933 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1412|     1412|  7.060 us|  7.060 us|  1412|  1412|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_7_loop_for_channel_pad_7  |     1410|     1410|         4|          1|          1|  1408|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     180|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     175|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     175|     316|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_6ns_6ns_6ns_11_4_1_U185  |mac_muladd_6ns_6ns_6ns_11_4_1  |  i0 + i1 * i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln187_1_fu_144_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln187_fu_118_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln189_fu_182_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln190_1_fu_231_p2     |         +|   0|  0|  17|          11|          11|
    |add_ln190_2_fu_247_p2     |         +|   0|  0|  17|          11|          11|
    |add_ln190_3_fu_237_p2     |         +|   0|  0|  14|           7|           3|
    |icmp_ln187_fu_112_p2      |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln189_fu_130_p2      |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln190_1_fu_258_p2    |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln190_fu_176_p2      |      icmp|   0|  0|  12|           5|           1|
    |or_ln190_fu_263_p2        |        or|   0|  0|   2|           1|           1|
    |OutPadConv7_d0            |    select|   0|  0|  16|           1|           1|
    |select_ln187_1_fu_150_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln187_fu_136_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 180|          85|          63|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load                  |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten189_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_n_load                  |   9|          2|    6|         12|
    |c_fu_60                                  |   9|          2|    6|         12|
    |indvar_flatten189_fu_64                  |   9|          2|   11|         22|
    |n_fu_56                                  |   9|          2|    6|         12|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   48|         96|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |c_fu_60                           |   6|   0|    6|          0|
    |empty_reg_327                     |   5|   0|    5|          0|
    |empty_reg_327_pp0_iter1_reg       |   5|   0|    5|          0|
    |icmp_ln190_reg_333                |   1|   0|    1|          0|
    |indvar_flatten189_fu_64           |  11|   0|   11|          0|
    |n_fu_56                           |   6|   0|    6|          0|
    |select_ln187_reg_315              |   6|   0|    6|          0|
    |icmp_ln190_reg_333                |  64|  32|    1|          0|
    |select_ln187_reg_315              |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 175|  64|   54|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7|  return value|
|OutPadConv7_address0  |  out|   11|   ap_memory|                                                   OutPadConv7|         array|
|OutPadConv7_ce0       |  out|    1|   ap_memory|                                                   OutPadConv7|         array|
|OutPadConv7_we0       |  out|    1|   ap_memory|                                                   OutPadConv7|         array|
|OutPadConv7_d0        |  out|   16|   ap_memory|                                                   OutPadConv7|         array|
|OutConv6_address0     |  out|   11|   ap_memory|                                                      OutConv6|         array|
|OutConv6_ce0          |  out|    1|   ap_memory|                                                      OutConv6|         array|
|OutConv6_q0           |   in|   16|   ap_memory|                                                      OutConv6|         array|
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.80>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 7 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 8 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten189 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten189"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln187 = store i6 0, i6 %c" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 11 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln189 = store i6 0, i6 %n" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 12 'store' 'store_ln189' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i433"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten189_load = load i11 %indvar_flatten189" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 14 'load' 'indvar_flatten189_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%icmp_ln187 = icmp_eq  i11 %indvar_flatten189_load, i11 1408" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 15 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%add_ln187 = add i11 %indvar_flatten189_load, i11 1" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 16 'add' 'add_ln187' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %for.inc15.i445, void %for.body12.i469.preheader.exitStub" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 17 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n_load = load i6 %n" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 18 'load' 'n_load' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_load = load i6 %c" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 19 'load' 'c_load' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%icmp_ln189 = icmp_eq  i6 %n_load, i6 44" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 20 'icmp' 'icmp_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%select_ln187 = select i1 %icmp_ln189, i6 0, i6 %n_load" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 21 'select' 'select_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln187_1 = add i6 %c_load, i6 1" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 22 'add' 'add_ln187_1' <Predicate = (!icmp_ln187)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%select_ln187_1 = select i1 %icmp_ln189, i6 %add_ln187_1, i6 %c_load" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 23 'select' 'select_ln187_1' <Predicate = (!icmp_ln187)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i6 %select_ln187_1" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 24 'zext' 'zext_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i6 %select_ln187_1" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 25 'trunc' 'empty' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 26 [3/3] (0.99ns) (grouped into DSP with root node add_ln190)   --->   "%mul_ln189 = mul i11 %zext_ln189, i11 44" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 26 'mul' 'mul_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %select_ln187, i32 1, i32 5" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 27 'partselect' 'tmp' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%icmp_ln190 = icmp_eq  i5 %tmp, i5 0" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 28 'icmp' 'icmp_ln190' <Predicate = (!icmp_ln187)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln189 = add i6 %select_ln187, i6 1" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 29 'add' 'add_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln187 = store i11 %add_ln187, i11 %indvar_flatten189" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 30 'store' 'store_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln187 = store i6 %select_ln187_1, i6 %c" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 31 'store' 'store_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln189 = store i6 %add_ln189, i6 %n" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 32 'store' 'store_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 33 [2/3] (0.99ns) (grouped into DSP with root node add_ln190)   --->   "%mul_ln189 = mul i11 %zext_ln189, i11 44" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 33 'mul' 'mul_ln189' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.93>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 34 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl51_cast = zext i10 %p_shl" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 35 'zext' 'p_shl51_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 36 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl52_cast = zext i8 %p_shl8" [Conv.cpp:187->CNN.cpp:48]   --->   Operation 37 'zext' 'p_shl52_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node add_ln190)   --->   "%mul_ln189 = mul i11 %zext_ln189, i11 44" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 38 'mul' 'mul_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i6 %select_ln187" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 39 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln189_2 = zext i6 %select_ln187" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 40 'zext' 'zext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln190 = add i11 %zext_ln189_1, i11 %mul_ln189" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 41 'add' 'add_ln190' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_1 = add i11 %p_shl51_cast, i11 %p_shl52_cast" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 42 'add' 'add_ln190_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.78ns)   --->   "%add_ln190_3 = add i7 %zext_ln189_2, i7 126" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 43 'add' 'add_ln190_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln190 = sext i7 %add_ln190_3" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 44 'sext' 'sext_ln190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln190_2 = add i11 %sext_ln190, i11 %add_ln190_1" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 45 'add' 'add_ln190_2' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln190_1 = zext i11 %add_ln190_2" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 46 'zext' 'zext_ln190_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%OutConv6_addr = getelementptr i16 %OutConv6, i64 0, i64 %zext_ln190_1" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 47 'getelementptr' 'OutConv6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.23ns)   --->   "%OutConv6_load = load i11 %OutConv6_addr" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 48 'load' 'OutConv6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.83>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_7_loop_for_channel_pad_7_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1408, i64 1408, i64 1408"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln189 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 51 'specpipeline' 'specpipeline_ln189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.78ns)   --->   "%icmp_ln190_1 = icmp_ugt  i6 %select_ln187, i6 41" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 52 'icmp' 'icmp_ln190_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln190)   --->   "%or_ln190 = or i1 %icmp_ln190, i1 %icmp_ln190_1" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 53 'or' 'or_ln190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln190 = add i11 %zext_ln189_1, i11 %mul_ln189" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 54 'add' 'add_ln190' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i11 %add_ln190" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 55 'zext' 'zext_ln190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%OutPadConv7_addr = getelementptr i16 %OutPadConv7, i64 0, i64 %zext_ln190" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 56 'getelementptr' 'OutPadConv7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (1.23ns)   --->   "%OutConv6_load = load i11 %OutConv6_addr" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 57 'load' 'OutConv6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_4 : Operation 58 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln190 = select i1 %or_ln190, i16 0, i16 %OutConv6_load" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 58 'select' 'select_ln190' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln190 = store i16 %select_ln190, i11 %OutPadConv7_addr" [Conv.cpp:190->CNN.cpp:48]   --->   Operation 59 'store' 'store_ln190' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1408> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln189 = br void %for.body4.i433" [Conv.cpp:189->CNN.cpp:48]   --->   Operation 60 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutPadConv7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OutConv6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                      (alloca           ) [ 01000]
c                      (alloca           ) [ 01000]
indvar_flatten189      (alloca           ) [ 01000]
store_ln0              (store            ) [ 00000]
store_ln187            (store            ) [ 00000]
store_ln189            (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
indvar_flatten189_load (load             ) [ 00000]
icmp_ln187             (icmp             ) [ 01110]
add_ln187              (add              ) [ 00000]
br_ln187               (br               ) [ 00000]
n_load                 (load             ) [ 00000]
c_load                 (load             ) [ 00000]
icmp_ln189             (icmp             ) [ 00000]
select_ln187           (select           ) [ 01111]
add_ln187_1            (add              ) [ 00000]
select_ln187_1         (select           ) [ 00000]
zext_ln189             (zext             ) [ 01110]
empty                  (trunc            ) [ 01110]
tmp                    (partselect       ) [ 00000]
icmp_ln190             (icmp             ) [ 01111]
add_ln189              (add              ) [ 00000]
store_ln187            (store            ) [ 00000]
store_ln187            (store            ) [ 00000]
store_ln189            (store            ) [ 00000]
p_shl                  (bitconcatenate   ) [ 00000]
p_shl51_cast           (zext             ) [ 00000]
p_shl8                 (bitconcatenate   ) [ 00000]
p_shl52_cast           (zext             ) [ 00000]
mul_ln189              (mul              ) [ 01001]
zext_ln189_1           (zext             ) [ 01001]
zext_ln189_2           (zext             ) [ 00000]
add_ln190_1            (add              ) [ 00000]
add_ln190_3            (add              ) [ 00000]
sext_ln190             (sext             ) [ 00000]
add_ln190_2            (add              ) [ 00000]
zext_ln190_1           (zext             ) [ 00000]
OutConv6_addr          (getelementptr    ) [ 01001]
specloopname_ln0       (specloopname     ) [ 00000]
speclooptripcount_ln0  (speclooptripcount) [ 00000]
specpipeline_ln189     (specpipeline     ) [ 00000]
icmp_ln190_1           (icmp             ) [ 00000]
or_ln190               (or               ) [ 00000]
add_ln190              (add              ) [ 00000]
zext_ln190             (zext             ) [ 00000]
OutPadConv7_addr       (getelementptr    ) [ 00000]
OutConv6_load          (load             ) [ 00000]
select_ln190           (select           ) [ 00000]
store_ln190            (store            ) [ 00000]
br_ln189               (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutPadConv7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutConv6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutConv6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_for_3_channel_pad_7_loop_for_channel_pad_7_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="n_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="c_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten189_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten189/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="OutConv6_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="11" slack="0"/>
<pin id="72" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv6_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="11" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutConv6_load/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="OutPadConv7_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="11" slack="0"/>
<pin id="85" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv7_addr/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln190_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln187_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="6" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln189_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="indvar_flatten189_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="0"/>
<pin id="111" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten189_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln187_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="11" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln187_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="n_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="c_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln189_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln187_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln187/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln187_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="select_ln187_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln187_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln189_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="empty_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="0" index="3" bw="4" slack="0"/>
<pin id="171" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln190_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln189_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln187_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="11" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln187_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="6" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln189_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_shl_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="5" slack="2"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_shl51_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl51_cast/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_shl8_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="2"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_shl52_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl52_cast/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln189_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="2"/>
<pin id="227" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln189_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="2"/>
<pin id="230" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_2/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln190_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln190_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln190_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="2" slack="0"/>
<pin id="240" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln190_3/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln190_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln190/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln190_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="11" slack="0"/>
<pin id="250" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln190_2/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln190_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln190_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="3"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190_1/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="or_ln190_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="3"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln190/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln190_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln190_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="0" index="2" bw="16" slack="0"/>
<pin id="276" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190/4 "/>
</bind>
</comp>

<comp id="281" class="1007" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="0" index="2" bw="6" slack="0"/>
<pin id="285" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln189/1 add_ln190/3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="n_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="297" class="1005" name="c_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="304" class="1005" name="indvar_flatten189_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten189 "/>
</bind>
</comp>

<comp id="311" class="1005" name="icmp_ln187_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="2"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln187 "/>
</bind>
</comp>

<comp id="315" class="1005" name="select_ln187_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="2"/>
<pin id="317" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln187 "/>
</bind>
</comp>

<comp id="322" class="1005" name="zext_ln189_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="1"/>
<pin id="324" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln189 "/>
</bind>
</comp>

<comp id="327" class="1005" name="empty_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="2"/>
<pin id="329" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln190_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="3"/>
<pin id="335" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln190 "/>
</bind>
</comp>

<comp id="338" class="1005" name="zext_ln189_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="1"/>
<pin id="340" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln189_1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="OutConv6_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="1"/>
<pin id="345" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OutConv6_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="109" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="124" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="127" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="130" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="144" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="127" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="150" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="136" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="180"><net_src comp="166" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="136" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="118" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="150" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="182" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="213"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="224"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="235"><net_src comp="210" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="221" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="228" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="231" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="268" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="277"><net_src comp="263" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="75" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="280"><net_src comp="272" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="286"><net_src comp="158" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="225" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="293"><net_src comp="56" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="300"><net_src comp="60" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="307"><net_src comp="64" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="314"><net_src comp="112" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="136" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="325"><net_src comp="158" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="330"><net_src comp="162" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="336"><net_src comp="176" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="341"><net_src comp="225" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="346"><net_src comp="68" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="75" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutPadConv7 | {4 }
 - Input state : 
	Port: CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 : OutConv6 | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln187 : 1
		store_ln189 : 1
		indvar_flatten189_load : 1
		icmp_ln187 : 2
		add_ln187 : 2
		br_ln187 : 3
		n_load : 1
		c_load : 1
		icmp_ln189 : 2
		select_ln187 : 3
		add_ln187_1 : 2
		select_ln187_1 : 3
		zext_ln189 : 4
		empty : 4
		mul_ln189 : 5
		tmp : 4
		icmp_ln190 : 5
		add_ln189 : 4
		store_ln187 : 3
		store_ln187 : 4
		store_ln189 : 5
	State 2
	State 3
		p_shl51_cast : 1
		p_shl52_cast : 1
		add_ln190 : 1
		add_ln190_1 : 2
		add_ln190_3 : 1
		sext_ln190 : 2
		add_ln190_2 : 3
		zext_ln190_1 : 4
		OutConv6_addr : 5
		OutConv6_load : 6
	State 4
		or_ln190 : 1
		zext_ln190 : 1
		OutPadConv7_addr : 2
		select_ln190 : 1
		store_ln190 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln187_fu_118   |    0    |    0    |    18   |
|          |   add_ln187_1_fu_144  |    0    |    0    |    13   |
|    add   |    add_ln189_fu_182   |    0    |    0    |    13   |
|          |   add_ln190_1_fu_231  |    0    |    0    |    18   |
|          |   add_ln190_3_fu_237  |    0    |    0    |    13   |
|          |   add_ln190_2_fu_247  |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln187_fu_112   |    0    |    0    |    18   |
|   icmp   |   icmp_ln189_fu_130   |    0    |    0    |    13   |
|          |   icmp_ln190_fu_176   |    0    |    0    |    12   |
|          |  icmp_ln190_1_fu_258  |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln187_fu_136  |    0    |    0    |    6    |
|  select  | select_ln187_1_fu_150 |    0    |    0    |    6    |
|          |  select_ln190_fu_272  |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln190_fu_263    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_281      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln189_fu_158   |    0    |    0    |    0    |
|          |  p_shl51_cast_fu_210  |    0    |    0    |    0    |
|          |  p_shl52_cast_fu_221  |    0    |    0    |    0    |
|   zext   |  zext_ln189_1_fu_225  |    0    |    0    |    0    |
|          |  zext_ln189_2_fu_228  |    0    |    0    |    0    |
|          |  zext_ln190_1_fu_253  |    0    |    0    |    0    |
|          |   zext_ln190_fu_268   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |      empty_fu_162     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|       tmp_fu_166      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      p_shl_fu_203     |    0    |    0    |    0    |
|          |     p_shl8_fu_214     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln190_fu_243   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   178   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  OutConv6_addr_reg_343  |   11   |
|        c_reg_297        |    6   |
|      empty_reg_327      |    5   |
|    icmp_ln187_reg_311   |    1   |
|    icmp_ln190_reg_333   |    1   |
|indvar_flatten189_reg_304|   11   |
|        n_reg_290        |    6   |
|   select_ln187_reg_315  |    6   |
|   zext_ln189_1_reg_338  |   11   |
|    zext_ln189_reg_322   |   11   |
+-------------------------+--------+
|          Total          |   69   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_281    |  p0  |   3  |   6  |   18   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  0.903  ||    23   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   178  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   23   |
|  Register |    -   |    -   |   69   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   69   |   201  |
+-----------+--------+--------+--------+--------+
