/*
 * Copyright (c) 2018, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/*
 *  ======== Hwi.xdc ========
 *
 */
package ti.sysbios.family.arm.v8m;

import xdc.rov.ViewInfo;
import xdc.runtime.Diags;
import xdc.runtime.Log;
import xdc.runtime.Assert;
import xdc.runtime.Error;
import xdc.runtime.Types;

import ti.sysbios.BIOS;
import ti.sysbios.interfaces.IHwi;

/*!
 *  ======== Hwi ========
 *  Cortex V8M Hardware Interrupt Manager
 *
 *  The Cortex-M devices' Nested Vectored Interrupt Controller (NVIC)
 *  supports up to 256 interrupts/exceptions. In practice, most
 *  devices support much fewer (ie the SimpleLink CC13XX/CC26XX
 *  family of devices have only 50 total interrupts defined).
 *
 *  SYS/BIOS Interrupt IDs or interrupt numbers correspond
 *  to an interrupt's position in the interrupt vector table.
 *
 *  ID 0 corresponds to vector 0 which is used by the NVIC
 *  to hold the initial (reset) stack pointer value.
 *
 *  ID 1 corresponds to vector 1 which is the reset vector which is
 *  usually initialized to point to an application's entry point
 *  (ie for the TI compiler tool chain, the entry point is "_c_int00")
 *
 *  IDs 2-13 are, by default, hard wired to the internal exception handler
 *  which will save important context information that can be viewed
 *  using the ROV tool within either the Code Composer Studio debugger
 *  or the IAR Workbench debugger.
 *
 *  ID 14 is the "pendSV" handler which is used exclusively by the shared
 *  interrupt dispatcher to orchestrate the execution of
 *  {@link ti.sysbios.knl.Swi Swis} posted
 *  from within interrupts, as well as to manage asynchronous
 *  task pre-emption upon returning from interrupts which have
 *  readied a task of higher priority than the task that
 *  was interrupted.
 *
 *  ID 15 is the SysTick timer interrupt.
 *
 *  ID's 16-255 are mapped to the NVIC's "User" interrupts 0-239
 *  which are tied to platform specific interrupt sources.
 *
 *  @a(Zero Latency Interrupts)
 *  The V8M Hwi module supports "zero latency" interrupts.
 *  Interrupts configured with priority greater (in actual
 *  hardware priority, but lower in number) than the configured
 *  {@link #disablePriority Hwi.disablePriority} are NOT
 *  disabled by {@link #disable Hwi_disable()}, and they are not managed by
 *  the internal interrupt dispatcher.
 *
 *  Zero Latency interrupts fall into the commonly used category
 *  of "Unmanaged Interrupts". However they are somewhat distinct from
 *  that definition in that in addition to being unmanaged, they are
 *  also almost never disabled by SYS/BIOS code, thus gaining the
 *  "Zero Latency" title.
 *
 *  Zero latency interrupts are distinguished from regular dispatched
 *  interrupts at create time solely by their interrupt priority being
 *  set greater than the configured Hwi.disablePriority.
 *
 *  Note that since zero latency interrupts don't use the dispatcher,
 *  the {@link ti.sysbios.interfaces.IHwi#arg arg} parameter is not
 *  functional. Also note that due to the Cortex-M's native automatic
 *  stacking of saved-by-caller C context on the way to an ISR, zero
 *  latency interrupt handlers are implemented using regular C functions
 *  (ie no 'interrupt' keyword is required).
 *
 *  @a(WARNING)
 *  Zero latency interrupts are NOT HANDLED by the SYS/BIOS
 *  interrupt dispatcher! Instead, they are vectored to directly.
 *  As such, and because they are NOT DISABLED BY Hwi_disable(),
 *  these interrupt handlers are SEVERELY RESTRICTED in terms of the
 *  SYS/BIOS APIs they can invoke and THREAD SAFETY MUST BE CAREFULLY
 *  CONSIDERED! See the descriptions of {@link #disable Hwi_disable()} and
 *  and {@link #disablePriority Hwi.disablePriority} for more details.
 *
 *  @a(Interrupt Masking Options)
 *
 *  The NVIC interrupt controller is designed for priority based
 *  interrupts.
 *
 *  In this Hwi module, the {@link #maskSetting} instance configuration
 *  parameter is ignored.
 *  Effectively, only the {@link #MaskingOption_LOWER} is supported.
 *
 *  @a(Interrupt Priorities)
 *
 *  In general, the NVIC supports priority values of 0 thru 255.
 *
 *  In practice, the number of priorities and their values are device
 *  dependent, and their nesting behaviors depend on the
 *  {@link #priGroup Hwi.priGroup} setting.
 *
 *  For most TI MCU devices, 8 priorities are supported. A peculiarity
 *  of ARM's NVIC is that, although the priority field is an 8 bit value,
 *  the range of supported priority values are left-justified within this
 *  8 bit field. Consequently, the 8 priority values are not 0 thru 7 as
 *  one might expect, but rather:
 *
 *  @p(code)
 *      0x00    // highest priority, non dispatched, Zero Latency priority
 *      0x20    // highest dispatched interrupt priority
 *      0x40
 *      0x60
 *      0x80
 *      0xa0
 *      0xc0
 *      0xe0    // lowest dispatched interrupt priority, (default)
 *  @p
 *
 *  Priority 0 is the highest priority and by default is
 *  reserved for zero latency interrupts
 *  (see {@link #disablePriority Hwi.disablePriority}).
 *
 *  See the {@link http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/CIHIGCIF.html Cortex M4 Devices Generic User Guide}
 *  for details on the behavior of interrupt priorities and their relationship
 *  to the {@link #priGroup Hwi.priGroup} setting.
 *
 *  @a(Interrupt Vector Tables)
 *  SimpleLink CC13XX/CC26XX devices:
 *
 *  By default, two vector tables are created for SimpleLink devices:
 *
 *  A 15 entry boot vector table is placed at address 0x00000000 in
 *  FLASH.
 *
 *  A 50 entry vector table is placed at address 0x20000000 in RAM.
 *
 *  The FLASH boot vector table contains the reset vector and exception
 *  handler vectors used until the RAM based vector table is initialized.
 *
 *  The RAM vector table contains those same first 15 vectors as well as
 *  the SysTick vector and the remainder of the user interrupt vectors.
 *
 *  During system startup, the NVIC Vector Table Offset Registor is
 *  intialized to point to the RAM vector table after it has been
 *  initialized.
 *
 *  @p(html)
 *  <h3> Calling Context </h3>
 *  <table border="1" cellpadding="3">
 *    <colgroup span="1"></colgroup> <colgroup span="5" align="center"></colgroup>
 *
 *    <tr><th> Function                 </th><th>  Hwi   </th><th>  Swi   </th><th>  Task  </th><th>  Main  </th><th>  Startup  </th></tr>
 *    <!--                                                                                                                 -->
 *    <tr><td> {@link #clearInterrupt}   </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
 *    <tr><td> {@link #create}           </td><td>   N    </td><td>   N    </td><td>   Y    </td><td>   Y    </td><td>   N    </td></tr>
 *    <tr><td> {@link #disable}          </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
 *    <tr><td> {@link #disableInterrupt} </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   N    </td></tr>
 *    <tr><td> {@link #enable}           </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   N    </td><td>   N    </td></tr>
 *    <tr><td> {@link #enableInterrupt}  </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   N    </td></tr>
 *    <tr><td> {@link #Params_init}      </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
 *    <tr><td> {@link #restore}          </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
 *    <tr><td> {@link #restoreInterrupt} </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
 *    <tr><td> {@link #construct}        </td><td>   N    </td><td>   N    </td><td>   Y    </td><td>   Y    </td><td>   N    </td></tr>
 *    <tr><td> {@link #delete}           </td><td>   N    </td><td>   N    </td><td>   Y    </td><td>   Y    </td><td>   N    </td></tr>
 *    <tr><td> {@link #destruct}         </td><td>   N    </td><td>   N    </td><td>   Y    </td><td>   Y    </td><td>   N    </td></tr>
 *    <tr><td> {@link #getHookContext}   </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   N    </td></tr>
 *    <tr><td> {@link #setFunc}          </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   N    </td></tr>
 *    <tr><td> {@link #setHookContext}   </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   N    </td></tr>
 *    <tr><td colspan="6"> Definitions: <br />
 *       <ul>
 *         <li> <b>Hwi</b>: API is callable from a Hwi thread. </li>
 *         <li> <b>Swi</b>: API is callable from a Swi thread. </li>
 *         <li> <b>Task</b>: API is callable from a Task thread. </li>
 *         <li> <b>Main</b>: API is callable during any of these phases: </li>
 *           <ul>
 *             <li> In your module startup after this module is started (e.g. Hwi_Module_startupDone() returns TRUE). </li>
 *             <li> During xdc.runtime.Startup.lastFxns. </li>
 *             <li> During main().</li>
 *             <li> During BIOS.startupFxns.</li>
 *           </ul>
 *         <li> <b>Startup</b>: API is callable during any of these phases:</li>
 *           <ul>
 *             <li> During xdc.runtime.Startup.firstFxns.</li>
 *             <li> In your module startup before this module is started (e.g. Hwi_Module_startupDone() returns FALSE).</li>
 *           </ul>
 *       </ul>
 *    </td></tr>
 *
 *  </table>
 *  @p
 */


@Template("./Hwi.xdt")  /* generates the vector table and the dispatcher */
@ModuleStartup      /* generate a call to startup function */
@InstanceInitStatic /* allow constructs in static only systems */

module Hwi inherits ti.sysbios.interfaces.IHwi
{
    // -------- Module Constants --------

    /*!
     *  The Cortex V8M NVIC supports up to 256 interrupts/exceptions.
     *
     *  The actual number supported is device specific and provided by
     *  the catalog device specification.
     */
    config Int NUM_INTERRUPTS;

    /*!
     *  The Cortex V8M NVIC supports up to 256 interrupt priorities.
     *
     *  The actual number supported is device specific and provided by
     *  the catalog device specification. For all TI SimpleLink devices,
     *  8 priorities are supported.
     */
    config Int NUM_PRIORITIES;

    // -------- Module Types --------

    /*! Hwi vector function type definition. */
    typedef Void (*VectorFuncPtr)(void);

    /*! Exception hook function type definition. */
    typedef Void (*ExceptionHookFuncPtr)(ExcContext *);

    /*! NVIC Configuration Control Register (CCR). */
    struct CCR {
        Bits8 STKOFHFNMIGN;     /*! Stack Limit Faults ignored */
        Bits8 BFHFNMIGN;        /*! All faults ignore BUS Faults */
        Bits8 DIV_0_TRP;        /*! Trap on divide by zero */
        Bits8 UNALIGN_TRP;      /*! Trap on all unaligned accesses */
        Bits8 USERSETMPEND;     /*! Allow user to trigger interrupts */
    };

    /*! @_nodoc
     * Nested Vectored Interrupt Controller.
     */
    struct NVIC {
        UInt32 RES_00;       /*! 0xE000E000 reserved */
        UInt32 ICTR;         /*! 0xE000E004 Interrupt Control Type */
        UInt32 RES_08;       /*! 0xE000E008 reserved */
        UInt32 RES_0C;       /*! 0xE000E00C reserved */
        UInt32 STCSR;        /*! 0xE000E010 SysTick Control & Status Register */
        UInt32 STRVR;        /*! 0xE000E014 SysTick Reload Value Register */
        UInt32 STCVR;        /*! 0xE000E018 SysTick Current Value Register */
        UInt32 STCALIB;      /*! 0xE000E01C SysTick Calibration Value Register */
        UInt32 RES_20 [56];  /*! 0xE000E020-0xE000E0FC reserved */
        UInt32 ISER [16];    /*! 0xE000E100-0xE000E13C Interrupt Set Enable Registers */
        UInt32 RES_140 [16]; /*! 0xE000E140-0xE000E17C reserved */
        UInt32 ICER [16];    /*! 0xE000E180-0xE000E1BC Interrupt Clear Enable Registers */
        UInt32 RES_1C0 [16]; /*! 0xE000E1C0-0xE000E1FC reserved */
        UInt32 ISPR [16];    /*! 0xE000E200-0xE000E23C Interrupt Set Pending Registers */
        UInt32 RES_240 [16]; /*! 0xE000E240-0xE000E7C reserved */
        UInt32 ICPR [16];    /*! 0xE000E280-0xE000E2BC Interrupt Clear Pending Registers */
        UInt32 RES_2C0 [16]; /*! 0xE000E2C0-0xE000E2FC reserved */
        UInt32 IABR [16];    /*! 0xE000E300-0xE000E33C Interrupt Active Bit Registers */
        UInt32 RES_340 [16]; /*! 0xE000E340-0xE000E37C reserved */
        UInt32 ITNS [16];    /*! 0xE000E380-0xE000E3BC Interrupt Target Non-Secure Registers */
        UInt32 RES_3C0 [16]; /*! 0xE000E3C0-0xE000E3FC reserved */
        UInt8  IPR [492];    /*! 0xE000E400-0xE000E5EC Interrupt Priority Registers */
        UInt32 RES_5F0 [453];/*! 0xE000E5F0-0xE000ECFC reserved */
        UInt32 CPUIDBR;      /*! 0xE000ED00 CPUID Base Register */
        UInt32 ICSR;         /*! 0xE000ED04 Interrupt Control State Register */
        UInt32 VTOR;         /*! 0xE000ED08 Vector Table Offset Register */
        UInt32 AIRCR;        /*! 0xE000ED0C Application Interrupt/Reset Control Register */
        UInt32 SCR;          /*! 0xE000ED10 System Control Register */
        UInt32 CCR;          /*! 0xE000ED14 Configuration Control Register */
        UInt8  SHPR[12];     /*! 0xE000ED18 System Handlers 4-15 Priority Registers */
        UInt32 SHCSR;        /*! 0xE000ED24 System Handler Control & State Register */
        UInt8  MMFSR;        /*! 0xE000ED28 Memory Manage Fault Status Register */
        UInt8  BFSR;         /*! 0xE000ED29 Bus Fault Status Register */
        UInt16 UFSR;         /*! 0xE000ED2A Usage Fault Status Register */
        UInt32 HFSR;         /*! 0xE000ED2C Hard Fault Status Register */
        UInt32 DFSR;         /*! 0xE000ED30 Debug Fault Status Register */
        UInt32 MMAR;         /*! 0xE000ED34 Memory Manager Address Register */
        UInt32 BFAR;         /*! 0xE000ED38 Bus Fault Address Register */
        UInt32 AFSR;         /*! 0xE000ED3C Auxiliary Fault Status Register */
        UInt32 PFR0;         /*! 0xE000ED40 Processor Feature Register */
        UInt32 PFR1;         /*! 0xE000ED44 Processor Feature Register */
        UInt32 DFR0;         /*! 0xE000ED48 Debug Feature Register */
        UInt32 AFR0;         /*! 0xE000ED4C Auxiliary Feature Register */
        UInt32 MMFR0;        /*! 0xE000ED50 Memory Model Fault Register0 */
        UInt32 MMFR1;        /*! 0xE000ED54 Memory Model Fault Register1 */
        UInt32 MMFR2;        /*! 0xE000ED58 Memory Model Fault Register2 */
        UInt32 MMFR3;        /*! 0xE000ED5C Memory Model Fault Register3 */
        UInt32 ISAR0;        /*! 0xE000ED60 ISA Feature Register0 */
        UInt32 ISAR1;        /*! 0xE000ED64 ISA Feature Register1 */
        UInt32 ISAR2;        /*! 0xE000ED68 ISA Feature Register2 */
        UInt32 ISAR3;        /*! 0xE000ED6C ISA Feature Register3 */
        UInt32 ISAR4;        /*! 0xE000ED70 ISA Feature Register4 */
        UInt32 ISAR5;        /*! 0xE000ED74 ISA Feature Register5 */
        UInt32 CLIDR;        /*! 0xE000ED78 Cache Level ID Register */
        UInt32 CTR;          /*! 0xE000ED7C Cache Type Register */
        UInt32 CCSIDR;       /*! 0xE000ED80 Current Cache Size ID Register */
        UInt32 CSSELR;       /*! 0xE000ED84 Cache Size Selection Register */
        UInt32 CPACR;        /*! 0xE000ED88 Coprocessor Access Control Register */
        UInt32 NSACR;        /*! 0xE000ED8C Non-secure Access Control Register */
                             /* MPU */
        UInt32 MPU_TYPE;     /*! 0xE000ED90 MPU Type Register */
        UInt32 MPU_CTRL;     /*! 0xE000ED94 MPU Control Register */
        UInt32 MPU_RNR;      /*! 0xE000ED98 MPU Region Number Register */
        UInt32 MPU_RBAR;     /*! 0xE000ED9C MPU Region Base Address Register */
        UInt32 MPU_RLAR;     /*! 0xE000EDA0 MPU Region Limit Address Register */
        UInt32 MPU_RBAR_An;  /*! 0xE000EDA4 MPU Region Base Address Register Alias n */
        UInt32 MPU_RLAR_An;  /*! 0xE000EDA8 MPU Region Limit Address Register Alias n */
        UInt32 RES_DAC[5];   /*! 0xE000EDAC-0xE000EDBC */
        UInt32 MPU_MAIR0;    /*! 0xE000EDC0 MPU Memory Attribute Indirection Register 0 */
        UInt32 MPU_MAIR1;    /*! 0xE000EDC4 MPU Memory Attribute Indirection Register 1 */
        UInt32 RES_DC8[2];   /*  0xE000EDC8-0xE000EDCC Reserved */
                             /* SAU */
        UInt32 SAU_CTRL;     /*! 0xE000EDD0 SAU Control Register */
        UInt32 SAU_TYPE;     /*! 0xE000EDD4 SAU Type Register */
        UInt32 SAU_RNR;      /*! 0xE000EDD8 SAU Region Number Register */
        UInt32 SAU_RBAR;     /*! 0xE000EDDC SAU Region Base Address Register */
        UInt32 SAU_RLAR;     /*! 0xE000EDE0 SAU Region Limit Address Register */
        UInt32 SFSR;         /*! 0xE000EDE4 Secure Fault Status Register */
        UInt32 SFAR;         /*! 0xE000EDE8 Secure Fault Address Register */
        UInt32 RES_DEC;      /*  0xE000EDEC Reserved */
                             /* Debug Control Block */
        UInt32 DHCSR;        /*! 0xE000EDF0 Debug Halting Control and Status Register */
        UInt32 DCRSR;        /*! 0xE000EDF4 Debug Core Register Select Register */
        UInt32 DCRDR;        /*! 0xE000EDF8 Debug Core Register Data Register */
        UInt32 DEMCR;        /*! 0xE000EDFC Debug Exception and Monitor Control Register */
        UInt32 RES_E00;      /*  0xE000EE00 Reserved */
        UInt32 DAUTHCTRL;    /*! 0xE000EE04 Debug Authentication Control Register */
        UInt32 DSCSR;        /*! 0xE000EE08 Debug Security Control and Status Register */
        UInt32 RES_E0C[61];  /*! 0xE000EE0C-0xE000EEFC reserved */

        UInt32 STI;          /*! 0xE000EF00 Software Trigger Interrupt Register */
        UInt32 RES_F04[12];  /*! 0xE000EF04-0xE000EF30 reserved */
                             /* FPU Extension */
        UInt32 FPCCR;        /*! 0xE000EF34 FP Context Control Register */
        UInt32 FPCAR;        /*! 0xE000EF38 FP Context Address Register */
        UInt32 FPDSCR;       /*! 0xE000EF3C FP Default Status Control Register */
        UInt32 MVFR0;        /*! 0xE000EF40 Media & FP Feature Register0 */
        UInt32 MVFR1;        /*! 0xE000EF44 Media & FP Feature Register1 */
        UInt32 MVFR2;        /*! 0xE000EF48 Media & FP Feature Register2 */
        UInt32 RES_F48;      /*! 0xE000EF4C reserved */
                             /* Cache Maintenance Operations */
        UInt32 ICIALLU;      /*! 0xE000EF50 Instruction Cache Invalidate All to PoU */
        UInt32 RES_F54;      /*! 0xE000EF54 reserved */
        UInt32 ICIMVAU;      /*! 0xE000EF58 Instruction Cache line Invalidate by Address to PoU */
        UInt32 DCIMVAC;      /*! 0xE000EF5C Data Cache line Invalidate by Address to PoC */
        UInt32 DCISW;        /*! 0xE000EF60 Data Cache line Invalidate by Set/Way */
        UInt32 DCCMVAU;      /*! 0xE000EF64 Data Cache line Clean by address to PoU */
        UInt32 DCCMVAC;      /*! 0xE000EF68 Data Cache line Clean by Address to PoC */
        UInt32 DCCSW;        /*! 0xE000EF6C Data Cache Clean line by Set/Way */
        UInt32 DCCIMVAC;     /*! 0xE000EF70 Data Cache line Clean and Invalidate by Address to PoC */
        UInt32 DCCISW;       /*! 0xE000EF74 Data Cache line Clean and Invalidate by Set/Way */
        UInt32 BPIALL;       /*! 0xE000EF78 Branch Predictor Invalidate All */
                             /* Debug Identification Block */
        UInt32 RES_F7C[13];  /* 0xE000EF7C-0xE000EFAC reserved */
        UInt32 DLAR;         /*! 0xE000EFB0 SCS Software Lock Access Register */
        UInt32 DLSR;         /*! 0xE000EFB4 SCS Software Lock Status Register */
        UInt32 DAUTHSTATUS;  /*! 0xE000EFB8 Debug Authentication Status Register */
        UInt32 DDEVARCH;     /*! 0xE000EFBC SCS Device Architecture Register */
        UInt32 RES_FC0[3];   /* 0xE000EFC0-0xE000EFC8 reserved */
        UInt32 DDEVTYPE;     /*! 0xE000EFCC SCS Device Type Register */
        UInt32 DPIDR4;       /*! 0xE000EFD0 SCS Peripheral Identification Register 4 */
        UInt32 DPIDR5;       /*! 0xE000EFD4 SCS Peripheral Identification Register 5 */
        UInt32 DPIDR6;       /*! 0xE000EFD8 SCS Peripheral Identification Register 6 */
        UInt32 DPIDR7;       /*! 0xE000EFDC SCS Peripheral Identification Register 7 */
        UInt32 DPIDR0;       /*! 0xE000EFE0 SCS Peripheral Identification Register 0 */
        UInt32 DPIDR1;       /*! 0xE000EFE4 SCS Peripheral Identification Register 1 */
        UInt32 DPIDR2;       /*! 0xE000EFE8 SCS Peripheral Identification Register 2 */
        UInt32 DPIDR3;       /*! 0xE000EFEC SCS Peripheral Identification Register 3 */
        UInt32 DCIDR0;       /*! 0xE000EFF0 SCS Component Identification Register 0 */
        UInt32 DCIDR1;       /*! 0xE000EFF4 SCS Component Identification Register 1 */
        UInt32 DCIDR2;       /*! 0xE000EFF8 SCS Component Identification Register 2 */
        UInt32 DCIDR3;       /*! 0xE000EFFC SCS Component Identification Register 3 */
    }

    /*!
     * Physical Nested Vectored Interrupt Controller Device.
     * Short name is "Hwi_nvic"
     * Long name is "ti_sysbios_family_arm_v8m_Hwi_nvic"
     */
    extern volatile NVIC nvic;

    /*!
     *  Exception Context - Register contents at the time of an exception.
     */
    struct ExcContext {
        /* Thread Context */
        BIOS.ThreadType threadType; /* Type of thread executing at */
                                    /* the time the exception occurred */
        Ptr     threadHandle;       /* Handle to thread executing at */
                                    /* the time the exception occurred */
        Ptr     threadStack;        /* Address of stack contents of thread */
                                    /* executing at the time the exception */
                                    /* occurred */
        SizeT   threadStackSize;    /* size of thread stack */

        /* Internal Registers */
        Ptr     r0;
        Ptr     r1;
        Ptr     r2;
        Ptr     r3;
        Ptr     r4;
        Ptr     r5;
        Ptr     r6;
        Ptr     r7;
        Ptr     r8;
        Ptr     r9;
        Ptr     r10;
        Ptr     r11;
        Ptr     r12;
        Ptr     sp;
        Ptr     lr;
        Ptr     pc;
        Ptr     psr;

        /* NVIC registers */
        Ptr     ICSR;
        Ptr     MMFSR;
        Ptr     BFSR;
        Ptr     UFSR;
        Ptr     HFSR;
        Ptr     DFSR;
        Ptr     MMAR;
        Ptr     BFAR;
        Ptr     AFSR;
    }

    struct Struct2__ {
        Ptr     fxns;    /* IHwi fxns - not used */
        UArg    arg;
        FuncPtr fxn;
        Irp     irp;
        UInt8   priority;
        Int16   intNum;
        Ptr     hookEnv;
        Types.CordAddr  name;
    };

    typedef Struct2__ Struct2;

    /*! @_nodoc */
    metaonly struct BasicView {
        Ptr         halHwiHandle;
        String      label;
        String      type;
        Int         intNum;
        Int         priority;
        Int         group;
        Int         subPriority;
        String      fxn;
        UArg        arg;
    };

    /*! @_nodoc */
    metaonly struct DetailedView {
        Ptr         halHwiHandle;
        String      label;
        String      type;
        Int         intNum;
        Int         priority;
        Int         group;
        Int         subPriority;
        String      fxn;
        UArg        arg;
        Ptr         irp;
        String      status;
    };

    /*! @_nodoc */
    metaonly struct ModuleView {
        String      options[4];
        String      processorState;
        String      activeInterrupt;
        String      pendingInterrupt;
        String      exception;
        String      hwiStackPeak;
        SizeT       hwiStackSize;
        Ptr         hwiStackBase;
    };

    /*! @_nodoc */
    metaonly struct VectorTableView {
        UInt        vectorNum;
        Ptr         vector;
        String      vectorLabel;
        String      type;
        String      priority;
        Int         preemptPriority;
        Int         subPriority;
        String      status;
        String      hwiHandle;
        String      hwiFxn;
        UArg        hwiArg;
        Ptr         hwiIrp;
    };

    /*! @_nodoc */
    @Facet
    metaonly config ViewInfo.Instance rovViewInfo =
        ViewInfo.create({
            viewMap: [
                ['Basic',
                    {
                        type: ViewInfo.INSTANCE,
                        viewInitFxn: 'viewInitBasic',
                        structName: 'BasicView'
                    }
                ],
                ['Detailed',
                    {
                        type: ViewInfo.INSTANCE,
                        viewInitFxn: 'viewInitDetailed',
                        structName: 'DetailedView'
                    }
                ],
                ['Module',
                    {
                        type: ViewInfo.MODULE,
                        viewInitFxn: 'viewInitModule',
                        structName: 'ModuleView'
                    }
                ],
                ['Exception',
                    {
                        type: ViewInfo.TREE,
                        viewInitFxn: 'viewInitException',
                        structName: 'ExcContext'
                    }
                ],
                ['Vector Table',
                    {
                        type: ViewInfo.MODULE_DATA,
                        viewInitFxn: 'viewInitVectorTable',
                        structName: 'VectorTableView'
                    }
                ]
            ]
        });

    // -------- Module Parameters --------

    // Logs

    /*!
     *  Issued just prior to Hwi function invocation (with interrupts disabled)
     */
    config Log.Event LM_begin = {
        mask: Diags.USER1 | Diags.USER2,
        msg: "LM_begin: hwi: 0x%x, func: 0x%x, preThread: %d, intNum: %d, irp: 0x%x"
    };

    /*!
     *  Issued just after return from Hwi function (with interrupts disabled)
     */
    config Log.Event LD_end = {
        mask: Diags.USER2,
        msg: "LD_end: hwi: 0x%x"
    };

    // Asserts

    /*! Assert when bad maskSetting parameter provided */
    config Assert.Id A_unsupportedMaskingOption = {
        msg: "A_unsupportedMaskingOption: unsupported maskSetting."
    };

    // Errors

    /*!
     *  Error raised when Hwi is already defined
     */
    config Error.Id E_alreadyDefined = {
        msg: "E_alreadyDefined: Hwi already defined: intr# %d"
    };

    /*!
     *  Error raised when the number of interrupts being created
     *  exceeds the number supported.
     */
    config Error.Id E_hwiLimitExceeded = {
        msg: "E_hwiLimitExceeded: Too many interrupts defined"
    };

    /*!
     *  Error raised when an exception occurs
     */
    config Error.Id E_exception = {
        msg: "E_exception: id = %d, pc = %08x.\nTo see more exception detail, set ti.sysbios.family.arm.v8m.Hwi.enableException = true or,\nexamine the Exception view for the ti.sysbios.family.arm.v8m.Hwi module using ROV."
    };

    /*!
     *  Error raised when an uninitialized interrupt occurs
     */
    config Error.Id E_noIsr = {
        msg: "E_noIsr: id = %d, pc = %08x"
    };

    /*!
     *  Error raised when NMI exception occurs
     */
    config Error.Id E_NMI = {
        msg: "E_NMI: %s"
    };

    /*!
     *  Error raised when hard fault exception occurs
     */
    config Error.Id E_hardFault = {
        msg: "E_hardFault: %s"
    };

    /*!
     *  Error raised when memory fault exception occurs
     */
    config Error.Id E_memFault = {
        msg: "E_memFault: %s, address: %08x"
    };

    /*!
     *  Error raised when bus fault exception occurs
     */
    config Error.Id E_busFault = {
        msg: "E_busFault: %s, address: %08x"
    };

    /*!
     *  Error raised when usage fault exception occurs
     */
    config Error.Id E_usageFault = {
        msg: "E_usageFault: %s"
    };

    /*!
     *  Error raised when svCall exception occurs
     */
    config Error.Id E_svCall = {
        msg: "E_svCall: svNum = %d"
    };

    /*!
     *  Error raised when debugMon exception occurs
     */
    config Error.Id E_debugMon = {
        msg: "E_debugMon: %s"
    };

    /*!
     *  Error raised when reserved exception occurs
     */
    config Error.Id E_reserved = {
        msg: "E_reserved: %s %d"
    };

    // configs

    /*!
     *  Size (in number of interrupts) of the table used by the interrupt
     *  dispatcher to locate the corresponding Hwi object. By default,
     *  Hwi.dispatchTableSize will be internally set
     *  to the number of interrupts supported by the device.
     *
     *  When the Hwi dispatch table size is equal to the number of interrupts
     *  supported {@link #NUM_INTERRUPTS} by the device, a linear-indexed
     *  dispatch table mechanism is used that will consume 4 bytes of RAM
     *  for each interrupt supported.
     *
     *  If the dispatch table size is set to a number less than the number
     *  of interrupts supported by the device, then a non linear-indexed
     *  dispatch table mechanism is employed that uses 12 bytes of RAM for
     *  each interrupt supported.
     *
     *  Consequently, for applications that use less than 1/3 of the total
     *  number of interrupts supported by the device, setting this parameter
     *  to the number of interrupts ACTUALLY USED will result in less RAM
     *  memory being used than otherwise.
     *
     *  For applications that use very few interrupts, this can be a significant RAM memory savings.</p>
     */
    metaonly config UInt dispatchTableSize;

    /*!
     *  Location of the Runtime Interrupt Vector Table.
     *  Default is device dependent.
     *
     *  This parameter allows the user to override the default placement
     *  of the runtime interrupt vector table.
     *  The NVIC's Vector Table Offset
     *  Register (VTOR) is also programmed to this value.
     *
     *  Some systems require the runtime vector table to be placed at
     *  an address
     *  other than 0 but still need a copy of the two V8M boot vectors
     *  (SP and reset PC), located there. To achieve this, a separate
     *  parameter {@link #resetVectorAdress} is provided. If the
     *  resetVectorAddress has a different value then the vectorTableAddress
     *  then a separate vector table is generated and placed at that
     *  address.
     *
     *  The vector table must be placed at an address at or lower than
     *  0x3FFFFC00 and must be aligned on an even 64 word boundary.
     */
    metaonly config Ptr vectorTableAddress = 0x00000000;

    /*!
     *  Reset vector table address. Default is 0x00000000.
     *
     *  This parameter is the address of the vector table used
     *  at system reset time. Typically this is placed at 0x00000000.
     *
     *  If the Hwi.resetVectorAddress has a different value than
     *  the {@link #vectorTableAddress Hwi.vectorTableAddress}
     *  then two vector tables are generated, one at the Hwi.resetVectorAddress
     *  and another at the {@link #vectorTableAddress Hwi.vectorTableAddress}.
     *
     *  After the initial boot code has been executed at startup, the NVIC's
     *  Vector Table Offset Register will be programmed to point to the
     *  vector table at the {@link #vectorTableAddress Hwi.vectorTableAddress}.
     *
     *  is created and placed in the ".resetVecs" section.
     */
    metaonly config Ptr resetVectorAddress = 0x00000000;

    /*! Reset Handler (ID/vector #1). Default is c_int00 */
    metaonly config VectorFuncPtr resetFunc;

    /*! NMI Handler (ID/vector #2). Default is set to an internal exception handler */
    metaonly config VectorFuncPtr nmiFunc;

    /*! Hard Fault Handler (ID/vector #3). Default is set to an internal exception handler */
    metaonly config VectorFuncPtr hardFaultFunc;

    /*! Mem Fault Handler (ID/vector #4). Default is set to an internal exception handler */
    metaonly config VectorFuncPtr memFaultFunc;

    /*! Bus Fault Handler (ID/vector #5). Default is set to an internal exception handler */
    metaonly config VectorFuncPtr busFaultFunc;

    /*! Usage Fault Handler (ID/vector #6). Default is set to an internal exception handler */
    metaonly config VectorFuncPtr usageFaultFunc;

    /*! SVCall Handler (ID/vector #11). Default is set to an internal exception handler */
    metaonly config VectorFuncPtr svCallFunc;

    /*! Debug Mon Handler (ID/vector #12). Default is set to an internal exception handler */
    metaonly config VectorFuncPtr debugMonFunc;

    /*! Reserved Exception Handler (ID/vector #13). Default is set to an internal exception handler */
    metaonly config VectorFuncPtr reservedFunc;

    /*! Uninitialized ISR Handler. Default is set to an internal exception handler */
    config VectorFuncPtr nullIsrFunc;

    /*! Hwi exception handler function type definition. */
    typedef Void (*ExcHandlerFuncPtr)(UInt *, UInt);

    /*!
     *  Exception handler function pointer.
     *
     *  The default is determined by the value of Hwi.enableException.
     *
     *  If the user does NOT set this parameter, then the following default
     *  behavior is followed:
     *
     *  If Hwi.enableException is true, then the internal 'Hwi_excHandlerMax'
     *  function is used. This exception handler saves the exception context
     *  then does a complete exception decode and dump to the console, then
     *  raises an Error. The exception context can be viewed within CCS
     *  in the ROV Hwi module's Exception view.
     *
     *  If Hwi.enableException is false, then the internal 'Hwi_excHandlerMin'
     *  function is used. This exception handler saves the exception context
     *  then raises an Error. The exception context can be viewed within CCS
     *  in the ROV Hwi module's Exception view.
     *
     *  If the user sets this parameter to their own function, then the user's
     *  function will be invoked with the following arguments:
     *
     *      Void myExceptionHandler(UInt *excStack, UInt lr);
     *
     *  Where 'excStack' is the address of the stack containing the
     *  register context at the time of the exception, and 'lr' is the
     *  link register value when the low-level-assembly-coded exception
     *  handler was vectored to.
     *
     *  If this parameter is set to 'null', then an infinite while loop is
     *  entered when an exception occurs. This setting minimizes code and
     *  data footprint but provides no automatic exception decoding.
     */
    config ExcHandlerFuncPtr excHandlerFunc = excHandlerMax;

    /*!
     *  Enable full exception decoding
     *
     *  When this is enabled, the exception handler will fully
     *  decode an exception and dump the registers to the
     *  system console.
     */
    metaonly config Bool enableException = true;

    /*!
     *  User Exception Context Buffer Address
     *
     *  By default, when an exception occurs, an {@link #ExcContext}
     *  structure is allocated on the ISR stack and filled in within the
     *  exception handler.
     *
     *  If {@link #excContextBuffer} is initialized by the user, the
     *  {@link #ExcContext} structure will be placed at that address instead.
     *
     *  The buffer must be large enough to contain an {@link #ExcContext}
     *  structure.
     */
    metaonly config Ptr excContextBuffer;

    /*!
     *  User Exception Stack Buffer Address
     *
     *  By default, when an exception occurs, a pointer to the base address
     *  of the stack being used by the thread causing the exception is placed
     *
     *  If {@link #excStackBuffer} is initialized by the user, the
     *  stack contents of the thread causing the exception will be
     *  copied to that address instead.
     *
     *  The buffer must be large enough to contain the largest task stack
     *  or ISR stack defined in the application.
     */
    metaonly config Ptr excStackBuffer;


    /*!
     *  User Exception hook function.
     *
     *  Called just after the exception context has been initialized.
     *
     *  This function will be run on the ISR stack.
     *
     *  This function must run to completion.
     *
     *  It is called without any Task or Swi scheduling protection
     *  and therefore can not call any functions that may cause a Swi or Task
     *  scheduling operation (Swi_post(), Semaphore_post(), Event_post(), etc).
     */
    config ExceptionHookFuncPtr excHookFunc = null;

    /*!
     *  NVIC CCR register settings
     *
     *  These setting are written to Hwi_nvic.CCR at startup time.
     *
     *  See the {@link http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Bhcjabhi.html Configuration and Control Register}
     *  description provided by ARM for more details
     *  on the meanings of these parameters.
     */
    metaonly config CCR nvicCCR = {
        STKOFHFNMIGN: 0,
        BFHFNMIGN: 0,
        DIV_0_TRP: 0,
        UNALIGN_TRP: 0,
        USERSETMPEND: 0
    };

    /*!
     *  The priority that BASEPRI is set to by Hwi_disable().
     *
     *  All interrupts configured with equal or less priority (equal or
     *  higher number) than disablePriority are disabled by
     *  {@link #disable Hwi_disable}.
     *  Interrupts configured with higher priority (smaller number) than
     *  Hwi.disablePriority are non-maskable (ie zero-latency).
     *
     *  The default setting is the second highest interrupt priority
     *  defined for the device (typically '0x20' for devices
     *  which support 8 priority values).
     *  This results in priority 0 (and all
     *  other values in the same priority group, ie 0x00 thru 0x1f)
     *  being the zero-latency, non-maskable interrupt priority.
     *  All other priorities are disabled with Hwi_disable().
     */
    config UInt disablePriority;

    /*!
     *  The PRIGROUP setting. Default is 0.
     *
     *  This value will be written to the PRIGROUP field
     *  within the NVIC's Application Interrupt and Reset Control
     *  Register (Hwi_nvic.AIRCR). It defines how the 8 bit priority
     *  values are interpreted by the hardware.
     *
     *  Valid settings are 0-7.
     *
     *  The default setting of 0 causes bits 7-1 of an interrupt's
     *  priority value to be used as pre-emption priority, while bit 0
     *  is used to determine which of two simultaneous interrupts with
     *  the same pre-emption priority will be serviced first.
     *
     *  For most TI MCU devices, this means that each of the 8 supported
     *  priority values are unique pre-emption priorities and are not
     *  subdivided into priority groups.
     *
     *  For more details regarding priority groups see the
     *  {@link http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihehdge.html AIRCR}
     *  register description provided by ARM.
     */
    config UInt priGroup = 0;
    
    /*!
     *  Allow Non Secure code to use floating point coprocessor
     */
    metaonly config Bool enableNonSecureFloatingPointAccess = true;

    /*!
     *  Allow Non Secure side Fault Handling
     *
     *  When set to true, the non-secure side's fault handler vectors
     *  will be used when in non-secure mode.
     *
     *  When set to false, the secure side's fault handler vectors
     *  will be used when in non-secure mode.
     */
    metaonly config Bool enableNonSecureFaultHandling = true;

    // -------- Module Functions --------

    /*!
     *  ======== construct2 ========
     *  Construct a Hwi object
     *
     *  Hwi_construct2 constructs a Hwi object.  This function is identical
     *  to Hwi_construct(), but does not take an Error_Block parameter, and
     *  returns a Hwi_Handle.
     *
     *  The following C code sets Hwi parameters and
     *  constructs a Hwi object:
     *
     *  @p(code)
     *
     *  Hwi_Struct2 hwiStruct2;
     *  Hwi_Handle  hwi;
     *
     *  Void main()
     *  {
     *      Hwi_Params hwiParams;
     *
     *      Hwi_Params_init(&hwiParams);
     *      hwiParams.arg = (UArg)arg;
     *      hwiParams.priority = intPriority;
     *
     *      hwi = Hwi_construct2(&hwiStruct2, intNum, hwiFxn, &hwiParams);
     *      if (hwi == NULL) {
     *          // Failure
     *      }
     *
     *      BIOS_start();
     *  }
     *  @p
     *
     *  @param(hwi)        Pointer to Hwi_Struct2 object.
     *  @param(intNum)     Interrupt priority
     *  @param(hwiFxn)     Hwi Function
     *  @param(prms)       Pointer to Hwi_Params structure
     *
     *  @b(returns)        A Hwi handle
     */
    Handle construct2(Struct2 *hwi, Int intNum, FuncPtr hwiFxn,
            const Params *prms);

    /*!
     *  ======== disable ========
     *  Disable all non zero-latency interrupts
     *
     *  Hwi_disable disables all non zero-latency hardware interrupts and
     *  returns an
     *  opaque key indicating whether interrupts were globally enabled or
     *  disabled on entry to Hwi_disable().
     *  The actual value of the key is target/device specific and is meant
     *  to be passed to Hwi_restore().
     *
     *  Call Hwi_disable before a portion of a function that needs
     *  to run without interruption. When critical processing is complete, call
     *  Hwi_restore or Hwi_enable to reenable hardware interrupts.
     *
     *  Servicing of interrupts that occur while interrupts are disabled is
     *  postponed until interrupts are reenabled. However, if the same type
     *  of interrupt occurs several times while interrupts are disabled,
     *  the interrupt's function is executed only once when interrupts are
     *  reenabled.
     *
     *  A context switch can occur when calling Hwi_enable or Hwi_restore if
     *  an enabled interrupt occurred while interrupts are disabled.
     *
     *  Hwi_disable may be called from main(). However, since Hwi interrupts
     *  are already disabled in main(), such a call has no effect.
     *
     *  @a(Implementation Note)
     *  In order to support zero latency interrupts, rather
     *  than setting PRIMASK (which would globally disable all NVIC
     *  interrupts), Hwi_disable() instead writes the value of
     *  {@link #disablePriority Hwi.disablePriority}
     *  to the BASEPRI register. In doing so, all interrupts of equal or
     *  lower priority than Hwi.disablePriority are disabled.
     *
     *  @a(constraints)
     *  If a Task switching API such as
     *  {@link ti.sysbios.knl.Semaphore#pend Semaphore_pend()},
     *  {@link ti.sysbios.knl.Semaphore#post Semaphore_post()},
     *  {@link ti.sysbios.knl.Task#sleep Task_sleep()}, or
     *  {@link ti.sysbios.knl.Task#yield Task_yield()}
     *  is invoked which results in a context switch while
     *  interrupts are disabled, an embedded call to
     *  {@link #enable Hwi_enable} occurs
     *  on the way to the new thread context which unconditionally re-enables
     *  interrupts. Interrupts will remain enabled until a subsequent
     *  {@link #disable Hwi_disable}
     *  invocation.
     *
     *  Swis always run with interrupts enabled.
     *  See {@link ti.sysbios.knl.Swi#post Swi_post()} for a discussion Swis and
     *  interrupts.
     *
     *  @b(returns)     opaque key for use by Hwi_restore()
     */
    @Macro
    override UInt disable();

    /*!
     *  ======== enable ========
     */
    @Macro
    override UInt enable();

    /*!
     *  ======== restore ========
     */
    @Macro
    override Void restore(UInt key);

    /*!
     *  @_nodoc
     *  ======== disableFxn ========
     *  function call implementation
     */
    UInt disableFxn();

    /*!
     *  @_nodoc
     *  ======== enableFxn ========
     *  function call implementation
     */
    UInt enableFxn();

    /*!
     *  @_nodoc
     *  ======== restoreFxn ========
     *  function call implementation
     */
    Void restoreFxn(UInt key);

    /*!
     *  ======== inUseMeta ========
     *  @_nodoc
     *  Check for Hwi already in use.
     *  For internal SYS/BIOS use only.
     *  Should be called prior to any internal Hwi.create().
     *
     *  @param(intNum)  interrupt number
     */
    metaonly Bool inUseMeta(UInt intNum);

    /*!
     *  ======== plug ========
     *  Plug a non dispatched interrupt vector with an ISR address.
     *
     *  Used internally by Hwi_create() and Hwi_construct().
     *
     *  This API is provided for external use primarily to allow users
     *  to plug the NMI vector (interrupt #2) at runtime.
     *
     *  @a(Note)
     *  Interrupt vectors plugged using Hwi_plug() are NOT managed by
     *  the Hwi interrupt dispatcher. Consequently, it is not safe to
     *  call SYS/BIOS APIs from within these ISRs.
     *
     *  @param(intNum)  interrupt number
     *  @param(fxn)     pointer to ISR function
     */
    Void plug(UInt intNum, Void *fxn);

    /*!
     *  ======== getHandle ========
     *  Returns Hwi_handle associated with intNum
     *
     *  @param(intNum)  interrupt number
     */
    Handle getHandle(UInt intNum);

    /*!
     *  ======== setPriority ========
     *  Set an interrupt's relative priority.
     *
     *  Valid priorities are 0 - 255. 0 is highest priority.
     *
     *  @a(WARNING)
     *  Setting the priority of a dispatched Hwi to a value higher
     *  than {@link #disablePriority Hwi.disablePriority} will make
     *  it become non-maskable by {@link #disable Hwi_disable()}.
     *  The behavior of your application after that will be
     *  unpredictable and will likely yield catastrophic results!
     *
     *  @param(intNum)      ID of interrupt
     *  @param(priority)    priority
     */
    Void setPriority(UInt intNum, UInt priority);

    /*!
     *  ======== excSetBuffers ========
     *  Set the exception context and stack buffer pointers
     *
     *  @param(excContextBuffer)        Address to place ExcContext
     *  @param(excStackBuffer)          Address to place ExcStack
     */
    Void excSetBuffers(Ptr excContextBuffer, Ptr excStackBuffer);

    /*!
     *  @_nodoc
     *  ======== initNVIC ========
     *  initialize everything but leave ints disabled
     */
    Void initNVIC();

    /*!
     *  @_nodoc
     *  ======== initStacks ========
     * set up split stacks
     */
    Void initStacks(Ptr hwiStack);

instance:

    /*!
     *  Interrupt priority.
     *  The default is 255 which is the lowest priority.
     *
     *  Priority 0 is the highest priority and by default is
     *  reserved for zero latency interrupts
     *  (see {@link #disablePriority}).
     *
     *  Valid priorities values are device dependent and their
     *  nesting behaviors depend on the {@link #priGroup} setting.
     *
     *  See the Cortex M33 architecture reference manual for details
     *  on the meanings of these parameters.
     */
    override config Int priority = 255;

    /*!
     * Interrupt Masking Option. Only MaskingOption_LOWER is supported.
     *
     * The NVIC interrupt controller is designed for priority based
     * interrupts. No support is provided for anything but
     * Hwi.MaskingOption_LOWER.
     */
    override config IHwi.MaskingOption maskSetting = IHwi.MaskingOption_LOWER;

    /*!
     *  Use the interrupt dispatcher with this interrupt. Default is true.
     *
     *  If set to false, the interrupt dispatcher is NOT used. Instead,
     *  the configured Hwi function address is placed directly in the
     *  vector table, which results in the dispatcher being bypassed.
     *
     *  @a(Warning)
     *  Interrupts configured to bupass the dispatcher are not allowed
     *  to call ANY SYS/BIOS APIs that effect thread scheduling. Examples
     *  of API that should no be invoked are:
     *
     *  @p(dlist)
     *    - Swi_post(),
     *    - Semaphore_post(),
     *    - Event_post(),
     *    - Task_yield()
     *  @p
     *
     *  Additionally, although the signature for a non-dispatched interrupt
     *  function is the same as that for a dispatched interrupt
     *  (see {@link #FuncPtr}), no argument is actually passed
     *  to the non-dispatched ISR handler.
     */
    config Bool useDispatcher = true;

    /*!
     *  ======== reconfig ========
     *  Reconfigure a dispatched interrupt.
     */
    Void reconfig(FuncPtr fxn, const Params *params);

internal:   /* not for client use */

    /*!
     *  If Hwi.dispatchTableSize is initialized by the user then
     *  Hwi.numSparseInterrupts is set to the value of Hwi.dispatchTableSize
     *
     *  If Hwi.dispatchTableSize is NOT set by the user, the normal
     *  intNum-indexed Hwi dispatchTable mechanism is used by
     *  the dispatcher to find the corresponding Hwi object.
     *
     *  If Hwi.dispatchTableSize is set by the user, then a
     *  RAM-based fixed sized interrupt jump table is generated
     *  that contains a repeating pattern of the following 3 word
     *  assembly code snippets:
     *
     *   hwiX:        ldr r3, hwiObjectX
     *                ldr pc, ti_sysbios_family_arm_v8m_Hwi_dispatch__I
     *   hwiObjectX: .word 0
     *   hwiY:        ldr r3, hwiObjectY
     *                ldr pc, ti_sysbios_family_arm_v8m_Hwi_dispatch__I
     *   hwiObjectY: .word 0
     *               ...
     *
     *  Each dispatched interrupt vector is then initialized to point
     *  to one of these tuples, and the address of the corresponding Hwi
     *  object is written into the hwiObjectX field.
     *
     *  The low level assembly code in Hwi_dispatch__I preserves the
     *  value of r3 when it calls Hwi_dispatchC(), which results in
     *  the Hwi object being passed as the arg3.
     *
     *  Depending on the boolean value of Hwi_numSparseInterrupts, the
     *  dispatcher either uses the value passed in arg3 as the
     *  Hwi object, or uses intNum to index into the standard
     *  dispatchTable to fetch the Hwi object.
     */
    config UInt numSparseInterrupts = 0;

    /*
     *  Boolean to indicate whether the current target is being
     *  built using tiva platform.
     */
    metaonly config Bool isTiva = false;

    /*
     * Swi and Task module function pointers.
     * Used to decouple Hwi from Swi and Task when
     * dispatcherSwiSupport or
     * dispatcherTaskSupport is false.
     */
    config UInt (*swiDisable)();
    config Void (*swiRestoreHwi)(UInt);
    config UInt (*taskDisable)();
    config Void (*taskRestoreHwi)(UInt);

    /* initial Hwi_nvic.CCR value */
    config UInt32 ccr;

    /*!
     *  const array to hold all HookSet objects.
     */
    config HookSet hooks[length] = [];

    /*
     *  ======== postInit ========
     *  finish initializing static and dynamic Hwis
     */
    Int postInit(Object *hwi, Error.Block *eb);

    /*!
     *  ======== excHandlerAsm ========
     *  asm code exception handler
     */
    Void excHandlerAsm();

    /*!
     *  ======== excHandler ========
     *  exception Handler routes to
     *  either min, max, or spin exception handler
     */
    Void excHandler(UInt *excStack, UInt lr);

    /*!
     *  ======== excHandlerMin ========
     *  Minimal Exception Handler
     */
    Void excHandlerMin(UInt *excStack, UInt lr);

    /*!
     *  ======== excHandlerMax ========
     *  Full Featured Exception Handler
     */
    Void excHandlerMax(UInt *excStack, UInt lr);

    /*!
     *  ======== excFillContext ========
     */
    Void excFillContext(UInt *excStack);

    /*!
     *  ======== excNmi ========
     */
    Void excNmi(UInt *excStack);

    /*!
     *  ======== excHardFault ========
     */
    Void excHardFault(UInt *excStack);

    /*!
     *  ======== excMemFault ========
     */
    Void excMemFault(UInt *excStack);

    /*!
     *  ======== excBusFault ========
     */
    Void excBusFault(UInt *excStack);

    /*!
     *  ======== excUsageFault ========
     */
    Void excUsageFault(UInt *excStack);

    /*!
     *  ======== excSvCall ========
     */
    Void excSvCall(UInt *excStack);

    /*!
     *  ======== excDebugMon ========
     */
    Void excDebugMon(UInt *excStack);

    /*!
     *  ======== excReserved ========
     */
    Void excReserved(UInt *excStack, UInt excNum);

    /*!
     *  ======== excNoIsr ========
     */
    Void excNoIsr(UInt *excStack, UInt excNum);

    /*!
     *  ======== excDumpRegs ========
     */
    Void excDumpRegs(UInt lr);

    /*!
     *  ======== pendSV ========
     * Used by dispatcher
     */
    Void pendSV();

    /*
     *  ======== setStackLimit ========
     */
    Void setStackLimit(Ptr stackBase);

    /*! Hwi vector function type definition. */
    typedef Void (*HandlerFuncPtr)(Handle, UInt);

    /* Low Level Interrupt Dispatcher Wrapper */
    Void dispatch();

    /*
     *  ======== romInitNVIC ========
     *  Fix for SDOCM00114681: broken Hwi_initNVIC() function.
     *  Installed rather than Hwi.initNVIC for ROM app build
     *  when Hwi.resetVectorAddress is not 0x00000000.
     */
    Void romInitNVIC();

    /*
     * "Top Half" of Interrupt Dispatcher
     *  Does not include Swi_restore() and Task_restore()
     */
    UInt dispatchC(Irp irp, UInt32 dummy1, UInt32 dummy2, Object *hwi);

    /* "Bottom half", run swi scheduler */
    Void doSwiRestore(UInt tskKey);

    /* "Bottom half", run task scheduler */
    Void doTaskRestore(UInt tskKey);

    /* Allow Non Secure code to use floating point coprocessor */
    Void enableNonSecureFloatingPoint();

    /* Allow Non Secure side Fault Handling */
    Void enableNonSecureFaultHandlers();

    /*! Meta World Only Hwi Configuration Object. */
    metaonly struct InterruptObj {
        String name;            /* symbol used for vector table entry */
        Bool used;              /* Interrupt already defined? */
        Bool useDispatcher;     /* Should dispatcher handle this Int? */
        UInt priority;          /* priority */
        FuncPtr fxn;            /* Dispatched ISR function */
        Handle  hwi;            /* Hwi object address */
    };

    /*!
     * Meta-only array of interrupt objects.
     * This meta-only array of Hwi config objects is initialized
     * in Hwi.xs:module$meta$init().
     */
    metaonly config InterruptObj interrupt[];

    struct Instance_State {
        UArg            arg;            // Argument to Hwi function.
        FuncPtr         fxn;            // Hwi function.
        Irp             irp;            // current IRP/enabled flag
                                        // for static Hwis
        UInt8           priority;       // Interrupt priorty
        Int16           intNum;         // Interrupt number. 16 bits used to
                                        // encode non-dispatched interrupt
                                        // as negative intNum
        Ptr             hookEnv[];
    };

    struct Module_State {
        Char            *taskSP;            // Temporary storage of interrupted
                                            // Task's SP during ISR execution
        Bool            excActive;          // TRUE if an exception has occurred
        ExcContext      *excContext;      // Exception context
        Ptr             excStack;         // Exception thread stack
        Ptr             isrStack;           // Points to isrStack address
        Ptr             isrStackBase;       // = __TI_STACK_BASE
        Ptr             isrStackSize;       // = Program.stack
        Ptr             vectorTableBase;    // Points to base of vector table
        UInt            swiTaskKeys;        // dispatcher Swi and Task key storage
        Ptr             dispatchTable;      // Ptr to dispatchTable or sparseInterruptTable
    };
}
