$date
	Thu Oct 30 16:49:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladder_half_tb $end
$var wire 1 ! Sum $end
$var wire 1 " Carry $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " Carry $end
$var wire 1 % Cin $end
$var wire 1 ! Sum $end
$var wire 1 ' S1 $end
$var wire 1 ( C2 $end
$var wire 1 ) C1 $end
$scope module HF1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ) Carry $end
$var wire 1 ' Sum $end
$upscope $end
$scope module HF2 $end
$var wire 1 ' A $end
$var wire 1 % B $end
$var wire 1 ( Carry $end
$var wire 1 ! Sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#5000
1!
1%
b1 &
#10000
1'
1!
1$
0%
b10 &
#15000
1"
0!
1(
1%
b11 &
#20000
0"
1!
0(
1#
0$
0%
b100 &
#25000
1"
0!
1(
1%
b101 &
#30000
0'
1)
0!
0(
1$
0%
b110 &
#35000
1!
1%
b111 &
#40000
b1000 &
#45000
