{"vcs1":{"timestamp_begin":1747915238.594421970, "rt":12.48, "ut":12.61, "st":0.66}}
{"vcselab":{"timestamp_begin":1747915251.159614460, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747915251.583597198, "rt":0.44, "ut":0.21, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747915237.940023811}
{"VCS_COMP_START_TIME": 1747915237.940023811}
{"VCS_COMP_END_TIME": 1747915252.144211815}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 614724}}
{"vcselab": {"peak_mem": 183888}}
