// Generated by CIRCT unknown git version
`ifndef _TYPESCOPE_fsm_enum_typedecls
`define _TYPESCOPE_fsm_enum_typedecls
  typedef
    enum bit [3:0] {control_implicit_else_state_t_fsm_entry, control_implicit_else_state_t_fsm_exit, control_implicit_else_state_t_seq_2_ret_assign_0, control_implicit_else_state_t_seq_1_if, control_implicit_else_state_t_seq_1_if_then, control_implicit_else_state_t_seq_1_if_then_seq_0_bb1_to_bb4, control_implicit_else_state_t_seq_1_if_else, control_implicit_else_state_t_seq_1_if_else_seq_1_if, control_implicit_else_state_t_seq_1_if_else_seq_1_if_then, control_implicit_else_state_t_seq_1_if_else_seq_1_if_then_seq_0_bb3_to_bb4, control_implicit_else_state_t_seq_1_if_else_seq_1_if_else, control_implicit_else_state_t_seq_1_if_else_seq_1_if_else_seq_0_bb2_to_bb4, control_implicit_else_state_t_seq_1_if_else_seq_0_bb2_0, control_implicit_else_state_t_seq_0_bb0_0}
    control_implicit_else_state_t;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
`endif // _TYPESCOPE_fsm_enum_typedecls
module control_implicit_else(	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  input  in0,
         in1,
         in2,
         in3,
         in4,
         in5,
         in6,
         in7,
         in8,
         in9,
         in10,
  output out0,
         out1,
         out2,
         out3,
         out4,
         out5,
         out6,
  input  clk,
         rst
);

  control_implicit_else_state_t     to_fsm_entry;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign to_fsm_entry = control_implicit_else_state_t_fsm_entry;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     to_fsm_exit;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign to_fsm_exit = control_implicit_else_state_t_fsm_exit;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     to_seq_2_ret_assign_0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign to_seq_2_ret_assign_0 = control_implicit_else_state_t_seq_2_ret_assign_0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     to_seq_1_if;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign to_seq_1_if = control_implicit_else_state_t_seq_1_if;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     to_seq_1_if_then;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign to_seq_1_if_then = control_implicit_else_state_t_seq_1_if_then;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     to_seq_1_if_then_seq_0_bb1_to_bb4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign to_seq_1_if_then_seq_0_bb1_to_bb4 =
    control_implicit_else_state_t_seq_1_if_then_seq_0_bb1_to_bb4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     to_seq_1_if_else;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign to_seq_1_if_else = control_implicit_else_state_t_seq_1_if_else;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     to_seq_1_if_else_seq_1_if;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign to_seq_1_if_else_seq_1_if = control_implicit_else_state_t_seq_1_if_else_seq_1_if;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     to_seq_1_if_else_seq_1_if_then;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign to_seq_1_if_else_seq_1_if_then =
    control_implicit_else_state_t_seq_1_if_else_seq_1_if_then;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     to_seq_1_if_else_seq_1_if_then_seq_0_bb3_to_bb4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign to_seq_1_if_else_seq_1_if_then_seq_0_bb3_to_bb4 =
    control_implicit_else_state_t_seq_1_if_else_seq_1_if_then_seq_0_bb3_to_bb4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     to_seq_1_if_else_seq_1_if_else;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign to_seq_1_if_else_seq_1_if_else =
    control_implicit_else_state_t_seq_1_if_else_seq_1_if_else;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     to_seq_1_if_else_seq_1_if_else_seq_0_bb2_to_bb4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign to_seq_1_if_else_seq_1_if_else_seq_0_bb2_to_bb4 =
    control_implicit_else_state_t_seq_1_if_else_seq_1_if_else_seq_0_bb2_to_bb4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     to_seq_1_if_else_seq_0_bb2_0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign to_seq_1_if_else_seq_0_bb2_0 =
    control_implicit_else_state_t_seq_1_if_else_seq_0_bb2_0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     to_seq_0_bb0_0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign to_seq_0_bb0_0 = control_implicit_else_state_t_seq_0_bb0_0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     state_next;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else_state_t     state_reg;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  always_ff @(posedge clk) begin	// ../../mlir/multi_route_node/full_opt.mlir:2:3
    if (rst)	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      state_reg <= to_fsm_entry;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
    else	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      state_reg <= state_next;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  end // always_ff @(posedge)
  reg                               output_0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  reg                               output_1;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  reg                               output_2;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  reg                               output_3;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  reg                               output_4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  reg                               output_5;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  reg                               output_6;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  always_comb begin	// ../../mlir/multi_route_node/full_opt.mlir:2:3
    case (state_reg)	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      control_implicit_else_state_t_fsm_entry: begin
        state_next = in6 ? to_seq_0_bb0_0 : to_fsm_entry;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_0 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_1 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_2 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_3 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_4 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_5 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_6 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      end
      control_implicit_else_state_t_fsm_exit: begin
        state_next = to_fsm_exit;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_0 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_1 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_2 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_3 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_4 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_5 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_6 = in8;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      end
      control_implicit_else_state_t_seq_2_ret_assign_0: begin
        state_next = in0 ? to_fsm_exit : to_seq_2_ret_assign_0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :5:5
        output_0 = in8;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_1 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_2 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_3 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_4 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_5 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_6 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      end
      control_implicit_else_state_t_seq_1_if: begin
        state_next = in9 ? to_seq_1_if_then : in9 ^ in8 ? to_seq_1_if_else : to_seq_1_if;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :5:5
        output_0 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_1 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_2 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_3 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_4 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_5 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_6 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      end
      control_implicit_else_state_t_seq_1_if_then: begin
        state_next = to_seq_1_if_then_seq_0_bb1_to_bb4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_0 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_1 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_2 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_3 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_4 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_5 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_6 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      end
      control_implicit_else_state_t_seq_1_if_then_seq_0_bb1_to_bb4: begin
        state_next = in1 ? to_seq_2_ret_assign_0 : to_seq_1_if_then_seq_0_bb1_to_bb4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :8:5
        output_0 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_1 = in8;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_2 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_3 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_4 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_5 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_6 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      end
      control_implicit_else_state_t_seq_1_if_else: begin
        state_next = to_seq_1_if_else_seq_0_bb2_0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_0 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_1 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_2 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_3 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_4 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_5 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_6 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      end
      control_implicit_else_state_t_seq_1_if_else_seq_1_if: begin
        state_next =
          in10
            ? to_seq_1_if_else_seq_1_if_then
            : in10 ^ in8 ? to_seq_1_if_else_seq_1_if_else : to_seq_1_if_else_seq_1_if;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :11:5
        output_0 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_1 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_2 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_3 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_4 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_5 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_6 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      end
      control_implicit_else_state_t_seq_1_if_else_seq_1_if_then: begin
        state_next = to_seq_1_if_else_seq_1_if_then_seq_0_bb3_to_bb4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_0 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_1 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_2 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_3 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_4 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_5 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_6 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      end
      control_implicit_else_state_t_seq_1_if_else_seq_1_if_then_seq_0_bb3_to_bb4: begin
        state_next =
          in2 ? to_seq_2_ret_assign_0 : to_seq_1_if_else_seq_1_if_then_seq_0_bb3_to_bb4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :14:5
        output_0 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_1 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_2 = in8;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_3 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_4 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_5 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_6 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      end
      control_implicit_else_state_t_seq_1_if_else_seq_1_if_else: begin
        state_next = to_seq_1_if_else_seq_1_if_else_seq_0_bb2_to_bb4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_0 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_1 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_2 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_3 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_4 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_5 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_6 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      end
      control_implicit_else_state_t_seq_1_if_else_seq_1_if_else_seq_0_bb2_to_bb4: begin
        state_next =
          in3 ? to_seq_2_ret_assign_0 : to_seq_1_if_else_seq_1_if_else_seq_0_bb2_to_bb4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :11:5
        output_0 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_1 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_2 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_3 = in8;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_4 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_5 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_6 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      end
      control_implicit_else_state_t_seq_1_if_else_seq_0_bb2_0: begin
        state_next = in4 ? to_seq_1_if_else_seq_1_if : to_seq_1_if_else_seq_0_bb2_0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :11:5
        output_0 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_1 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_2 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_3 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_4 = in8;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_5 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_6 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      end
      control_implicit_else_state_t_seq_0_bb0_0: begin
        state_next = in5 ? to_seq_1_if : to_seq_0_bb0_0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :5:5
        output_0 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_1 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_2 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_3 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_4 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_5 = in8;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        output_6 = in7;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      end
      default: begin
      end
    endcase	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  end // always_comb
  assign out0 = output_0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign out1 = output_1;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign out2 = output_2;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign out3 = output_3;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign out4 = output_4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign out5 = output_5;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  assign out6 = output_6;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
endmodule

module implicit_else(	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  input  [63:0] in0,
                in1,
  input         clk,
                reset,
                go,
  output [63:0] out0,
  output        done
);

  wire [63:0] ret_arg0_reg_in;	// ../../mlir/multi_route_node/full_opt.mlir:15:8
  wire [63:0] std_sub_0_right;	// ../../mlir/multi_route_node/full_opt.mlir:13:10
  wire [63:0] std_sub_0_left;	// ../../mlir/multi_route_node/full_opt.mlir:13:10
  wire [63:0] std_sgt_0_right;	// ../../mlir/multi_route_node/full_opt.mlir:10:10
  wire [63:0] std_sgt_0_left;	// ../../mlir/multi_route_node/full_opt.mlir:10:10
  wire        std_sgt_0_reg_in;	// ../../mlir/multi_route_node/full_opt.mlir:10:10
  wire [63:0] std_add_0_right;	// ../../mlir/multi_route_node/full_opt.mlir:7:10
  wire [63:0] std_add_0_left;	// ../../mlir/multi_route_node/full_opt.mlir:7:10
  wire        bb4_arg0_reg_write_en;	// ../../mlir/multi_route_node/full_opt.mlir:7:10
  wire [63:0] bb4_arg0_reg_in;	// ../../mlir/multi_route_node/full_opt.mlir:7:10
  wire [63:0] std_slt_0_right;	// ../../mlir/multi_route_node/full_opt.mlir:4:10
  wire [63:0] std_slt_0_left;	// ../../mlir/multi_route_node/full_opt.mlir:4:10
  wire        std_slt_0_reg_in;	// ../../mlir/multi_route_node/full_opt.mlir:4:10
  reg         bb4_arg0_reg_done_reg;	// ../../mlir/multi_route_node/full_opt.mlir:15:8
  reg         ret_arg0_reg_done_reg;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  reg         std_slt_0_reg_reg;	// ../../mlir/multi_route_node/full_opt.mlir:4:10
  reg         std_slt_0_reg_done_reg;	// ../../mlir/multi_route_node/full_opt.mlir:4:10
  reg         std_sgt_0_reg_reg;	// ../../mlir/multi_route_node/full_opt.mlir:10:10
  reg         std_sgt_0_reg_done_reg;	// ../../mlir/multi_route_node/full_opt.mlir:10:10
  wire        _controller_out0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  wire        _controller_out1;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  wire        _controller_out2;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  wire        _controller_out3;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  wire        _controller_out4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  wire        _controller_out5;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  control_implicit_else controller (	// ../../mlir/multi_route_node/full_opt.mlir:2:3
    .in0  (ret_arg0_reg_done_reg),	// ../../mlir/multi_route_node/full_opt.mlir:2:3
    .in1  (bb4_arg0_reg_done_reg),	// ../../mlir/multi_route_node/full_opt.mlir:15:8
    .in2  (bb4_arg0_reg_done_reg),	// ../../mlir/multi_route_node/full_opt.mlir:15:8
    .in3  (bb4_arg0_reg_done_reg),	// ../../mlir/multi_route_node/full_opt.mlir:15:8
    .in4  (std_sgt_0_reg_done_reg),	// ../../mlir/multi_route_node/full_opt.mlir:10:10
    .in5  (std_slt_0_reg_done_reg),	// ../../mlir/multi_route_node/full_opt.mlir:4:10
    .in6  (go),
    .in7  (1'h0),
    .in8  (1'h1),
    .in9  (std_slt_0_reg_reg),	// ../../mlir/multi_route_node/full_opt.mlir:4:10
    .in10 (std_sgt_0_reg_reg),	// ../../mlir/multi_route_node/full_opt.mlir:10:10
    .out0 (_controller_out0),
    .out1 (_controller_out1),
    .out2 (_controller_out2),
    .out3 (_controller_out3),
    .out4 (_controller_out4),
    .out5 (_controller_out5),
    .out6 (done),
    .clk  (clk),
    .rst  (reset)
  );	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  always_ff @(posedge clk) begin	// ../../mlir/multi_route_node/full_opt.mlir:10:10
    if (reset)	// ../../mlir/multi_route_node/full_opt.mlir:10:10
      std_sgt_0_reg_done_reg <= 1'h0;	// ../../mlir/multi_route_node/full_opt.mlir:10:10
    else	// ../../mlir/multi_route_node/full_opt.mlir:10:10
      std_sgt_0_reg_done_reg <= _controller_out4;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :10:10
  end // always_ff @(posedge)
  always_ff @(posedge clk) begin	// ../../mlir/multi_route_node/full_opt.mlir:10:10
    if (reset)	// ../../mlir/multi_route_node/full_opt.mlir:10:10
      std_sgt_0_reg_reg <= 1'h0;	// ../../mlir/multi_route_node/full_opt.mlir:10:10
    else begin	// ../../mlir/multi_route_node/full_opt.mlir:10:10
      if (_controller_out4 & ~std_sgt_0_reg_done_reg)	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :10:10
        std_sgt_0_reg_reg <= std_sgt_0_reg_in;	// ../../mlir/multi_route_node/full_opt.mlir:10:10
    end
  end // always_ff @(posedge)
  always_ff @(posedge clk) begin	// ../../mlir/multi_route_node/full_opt.mlir:4:10
    if (reset)	// ../../mlir/multi_route_node/full_opt.mlir:4:10
      std_slt_0_reg_done_reg <= 1'h0;	// ../../mlir/multi_route_node/full_opt.mlir:4:10
    else	// ../../mlir/multi_route_node/full_opt.mlir:4:10
      std_slt_0_reg_done_reg <= _controller_out5;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :4:10
  end // always_ff @(posedge)
  always_ff @(posedge clk) begin	// ../../mlir/multi_route_node/full_opt.mlir:4:10
    if (reset)	// ../../mlir/multi_route_node/full_opt.mlir:4:10
      std_slt_0_reg_reg <= 1'h0;	// ../../mlir/multi_route_node/full_opt.mlir:4:10
    else begin	// ../../mlir/multi_route_node/full_opt.mlir:4:10
      if (_controller_out5 & ~std_slt_0_reg_done_reg)	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :4:10
        std_slt_0_reg_reg <= std_slt_0_reg_in;	// ../../mlir/multi_route_node/full_opt.mlir:4:10
    end
  end // always_ff @(posedge)
  always_ff @(posedge clk) begin	// ../../mlir/multi_route_node/full_opt.mlir:2:3
    if (reset)	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      ret_arg0_reg_done_reg <= 1'h0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
    else	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      ret_arg0_reg_done_reg <= _controller_out0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  end // always_ff @(posedge)
  reg  [63:0] ret_arg0_reg_reg;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
  always_ff @(posedge clk) begin	// ../../mlir/multi_route_node/full_opt.mlir:2:3
    if (reset)	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      ret_arg0_reg_reg <= 64'h0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
    else begin	// ../../mlir/multi_route_node/full_opt.mlir:2:3
      if (_controller_out0 & ~ret_arg0_reg_done_reg)	// ../../mlir/multi_route_node/full_opt.mlir:2:3
        ret_arg0_reg_reg <= ret_arg0_reg_in;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :15:8
    end
  end // always_ff @(posedge)
  always_ff @(posedge clk) begin	// ../../mlir/multi_route_node/full_opt.mlir:15:8
    if (reset)	// ../../mlir/multi_route_node/full_opt.mlir:15:8
      bb4_arg0_reg_done_reg <= 1'h0;	// ../../mlir/multi_route_node/full_opt.mlir:15:8
    else	// ../../mlir/multi_route_node/full_opt.mlir:15:8
      bb4_arg0_reg_done_reg <= bb4_arg0_reg_write_en;	// ../../mlir/multi_route_node/full_opt.mlir:7:10, :15:8
  end // always_ff @(posedge)
  reg  [63:0] bb4_arg0_reg_reg;	// ../../mlir/multi_route_node/full_opt.mlir:15:8
  always_ff @(posedge clk) begin	// ../../mlir/multi_route_node/full_opt.mlir:15:8
    if (reset)	// ../../mlir/multi_route_node/full_opt.mlir:15:8
      bb4_arg0_reg_reg <= 64'h0;	// ../../mlir/multi_route_node/full_opt.mlir:15:8
    else begin	// ../../mlir/multi_route_node/full_opt.mlir:15:8
      if (bb4_arg0_reg_write_en & ~bb4_arg0_reg_done_reg)	// ../../mlir/multi_route_node/full_opt.mlir:7:10, :15:8
        bb4_arg0_reg_reg <= bb4_arg0_reg_in;	// ../../mlir/multi_route_node/full_opt.mlir:7:10, :15:8
    end
  end // always_ff @(posedge)
  assign std_slt_0_reg_in =
    _controller_out5 & $signed(std_slt_0_left) < $signed(std_slt_0_right);	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :4:10
  assign std_slt_0_left = _controller_out5 ? in0 : 64'h0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :4:10
  assign std_slt_0_right = _controller_out5 ? in1 : 64'h0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :4:10
  assign bb4_arg0_reg_in =
    _controller_out3
      ? 64'h0
      : _controller_out2
          ? std_sub_0_left - std_sub_0_right
          : _controller_out1 ? std_add_0_left + std_add_0_right : 64'h0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :7:10, :13:10
  assign bb4_arg0_reg_write_en = _controller_out3 | _controller_out2 | _controller_out1;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :7:10
  assign std_add_0_left = _controller_out1 ? in0 : 64'h0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :7:10
  assign std_add_0_right = _controller_out1 ? in1 : 64'h0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :7:10
  assign std_sgt_0_reg_in =
    _controller_out4 & $signed(std_sgt_0_left) > $signed(std_sgt_0_right);	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :10:10
  assign std_sgt_0_left = _controller_out4 ? in0 : 64'h0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :10:10
  assign std_sgt_0_right = _controller_out4 ? in1 : 64'h0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :10:10
  assign std_sub_0_left = _controller_out2 ? in0 : 64'h0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :13:10
  assign std_sub_0_right = _controller_out2 ? in1 : 64'h0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :13:10
  assign ret_arg0_reg_in = _controller_out0 ? bb4_arg0_reg_reg : 64'h0;	// ../../mlir/multi_route_node/full_opt.mlir:2:3, :15:8
  assign out0 = ret_arg0_reg_reg;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
endmodule


// ----- 8< ----- FILE "fsm_enum_typedefs.sv" ----- 8< -----

// Generated by CIRCT unknown git version
`ifndef _TYPESCOPE_fsm_enum_typedecls
`define _TYPESCOPE_fsm_enum_typedecls
  typedef
    enum bit [3:0] {control_implicit_else_state_t_fsm_entry, control_implicit_else_state_t_fsm_exit, control_implicit_else_state_t_seq_2_ret_assign_0, control_implicit_else_state_t_seq_1_if, control_implicit_else_state_t_seq_1_if_then, control_implicit_else_state_t_seq_1_if_then_seq_0_bb1_to_bb4, control_implicit_else_state_t_seq_1_if_else, control_implicit_else_state_t_seq_1_if_else_seq_1_if, control_implicit_else_state_t_seq_1_if_else_seq_1_if_then, control_implicit_else_state_t_seq_1_if_else_seq_1_if_then_seq_0_bb3_to_bb4, control_implicit_else_state_t_seq_1_if_else_seq_1_if_else, control_implicit_else_state_t_seq_1_if_else_seq_1_if_else_seq_0_bb2_to_bb4, control_implicit_else_state_t_seq_1_if_else_seq_0_bb2_0, control_implicit_else_state_t_seq_0_bb0_0}
    control_implicit_else_state_t;	// ../../mlir/multi_route_node/full_opt.mlir:2:3
`endif // _TYPESCOPE_fsm_enum_typedecls
