============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sat Sep 14 11:19:57 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 13 view nodes, 79 trigger nets, 79 data nets.
KIT-1004 : Chipwatcher code = 1000001000011010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=13,BUS_DIN_NUM=79,BUS_CTRL_NUM=210,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01110100,32'sb010001000,32'sb010001110}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=232) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=232) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=13,BUS_DIN_NUM=79,BUS_CTRL_NUM=210,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01110100,32'sb010001000,32'sb010001110}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=79,BUS_CTRL_NUM=210,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01110100,32'sb010001000,32'sb010001110}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011010) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=13,BUS_DIN_NUM=79,BUS_CTRL_NUM=210,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01110100,32'sb010001000,32'sb010001110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=232)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=232)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=13,BUS_DIN_NUM=79,BUS_CTRL_NUM=210,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01110100,32'sb010001000,32'sb010001110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=79,BUS_CTRL_NUM=210,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01110100,32'sb010001000,32'sb010001110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011010)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 3043/49 useful/useless nets, 1611/35 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-1032 : 2484/18 useful/useless nets, 2267/18 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2468/16 useful/useless nets, 2255/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 685 better
SYN-1014 : Optimize round 2
SYN-1032 : 1926/60 useful/useless nets, 1713/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.012123s wall, 1.031250s user + 0.968750s system = 2.000000s CPU (99.4%)

RUN-1004 : used memory is 117 MB, reserved memory is 87 MB, peak memory is 119 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1934/154 useful/useless nets, 1738/82 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 243 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 70 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 2623/3 useful/useless nets, 2427/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10033, tnet num: 2623, tinst num: 2426, tnode num: 12572, tedge num: 14827.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 360 (3.31), #lev = 8 (1.64)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 360 (3.31), #lev = 8 (1.64)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 876 instances into 360 LUTs, name keeping = 71%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 649 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 192 adder to BLE ...
SYN-4008 : Packed 192 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.119240s wall, 0.984375s user + 0.140625s system = 1.125000s CPU (100.5%)

RUN-1004 : used memory is 123 MB, reserved memory is 91 MB, peak memory is 146 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.245923s wall, 2.125000s user + 1.125000s system = 3.250000s CPU (100.1%)

RUN-1004 : used memory is 123 MB, reserved memory is 91 MB, peak memory is 146 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/error[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U2_control/error[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (83 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (476 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 34 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1652 instances
RUN-0007 : 615 luts, 819 seqs, 116 mslices, 66 lslices, 11 pads, 18 brams, 0 dsps
RUN-1001 : There are total 1876 nets
RUN-1001 : 1003 nets have 2 pins
RUN-1001 : 739 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     345     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     472     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1650 instances, 615 luts, 819 seqs, 182 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8231, tnet num: 1874, tinst num: 1650, tnode num: 11283, tedge num: 13547.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.170749s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 468304
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1650.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 406596, overlap = 40.5
PHY-3002 : Step(2): len = 373744, overlap = 38.25
PHY-3002 : Step(3): len = 351076, overlap = 36
PHY-3002 : Step(4): len = 327898, overlap = 31.5
PHY-3002 : Step(5): len = 304473, overlap = 33.75
PHY-3002 : Step(6): len = 283807, overlap = 36
PHY-3002 : Step(7): len = 260886, overlap = 33.75
PHY-3002 : Step(8): len = 242734, overlap = 33.75
PHY-3002 : Step(9): len = 224081, overlap = 36
PHY-3002 : Step(10): len = 209421, overlap = 36
PHY-3002 : Step(11): len = 197612, overlap = 36
PHY-3002 : Step(12): len = 186404, overlap = 36
PHY-3002 : Step(13): len = 174249, overlap = 36
PHY-3002 : Step(14): len = 163687, overlap = 36
PHY-3002 : Step(15): len = 152657, overlap = 33.75
PHY-3002 : Step(16): len = 141550, overlap = 36
PHY-3002 : Step(17): len = 129850, overlap = 40.5
PHY-3002 : Step(18): len = 120987, overlap = 40.5
PHY-3002 : Step(19): len = 112770, overlap = 40.5
PHY-3002 : Step(20): len = 103522, overlap = 41.2188
PHY-3002 : Step(21): len = 98017.8, overlap = 41.75
PHY-3002 : Step(22): len = 89289.3, overlap = 40.5625
PHY-3002 : Step(23): len = 82913.2, overlap = 40.5625
PHY-3002 : Step(24): len = 79359.2, overlap = 41.125
PHY-3002 : Step(25): len = 70079.8, overlap = 40.5
PHY-3002 : Step(26): len = 67405.4, overlap = 40.5
PHY-3002 : Step(27): len = 65660.3, overlap = 40.5
PHY-3002 : Step(28): len = 62333.6, overlap = 40.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.27516e-06
PHY-3002 : Step(29): len = 62994.9, overlap = 33.75
PHY-3002 : Step(30): len = 62962.7, overlap = 22.5
PHY-3002 : Step(31): len = 62125.3, overlap = 31.5
PHY-3002 : Step(32): len = 60496.3, overlap = 22.5
PHY-3002 : Step(33): len = 58326.9, overlap = 27
PHY-3002 : Step(34): len = 55810, overlap = 31.5
PHY-3002 : Step(35): len = 53852.4, overlap = 33.75
PHY-3002 : Step(36): len = 52240.2, overlap = 33.75
PHY-3002 : Step(37): len = 50437.2, overlap = 27.375
PHY-3002 : Step(38): len = 49060.8, overlap = 22.9375
PHY-3002 : Step(39): len = 46567, overlap = 26.125
PHY-3002 : Step(40): len = 44295.8, overlap = 27.6875
PHY-3002 : Step(41): len = 42700.6, overlap = 29.8125
PHY-3002 : Step(42): len = 41937.5, overlap = 30
PHY-3002 : Step(43): len = 41620.4, overlap = 30
PHY-3002 : Step(44): len = 40548.6, overlap = 29.8125
PHY-3002 : Step(45): len = 39438.5, overlap = 30.3125
PHY-3002 : Step(46): len = 38226.4, overlap = 25.4375
PHY-3002 : Step(47): len = 37761.6, overlap = 25.25
PHY-3002 : Step(48): len = 37169.3, overlap = 27.75
PHY-3002 : Step(49): len = 36764.2, overlap = 27.6875
PHY-3002 : Step(50): len = 36092.5, overlap = 27.75
PHY-3002 : Step(51): len = 35910, overlap = 25.3125
PHY-3002 : Step(52): len = 35493.6, overlap = 25.25
PHY-3002 : Step(53): len = 34777.7, overlap = 28.125
PHY-3002 : Step(54): len = 34125.1, overlap = 28.9375
PHY-3002 : Step(55): len = 33484.8, overlap = 28.125
PHY-3002 : Step(56): len = 33424.4, overlap = 28.1875
PHY-3002 : Step(57): len = 33329.1, overlap = 26.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.25503e-05
PHY-3002 : Step(58): len = 33443.2, overlap = 26.1875
PHY-3002 : Step(59): len = 33477.5, overlap = 28.5625
PHY-3002 : Step(60): len = 33510.1, overlap = 28.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.51006e-05
PHY-3002 : Step(61): len = 33835.6, overlap = 26.375
PHY-3002 : Step(62): len = 34012.2, overlap = 26.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012380s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (126.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.042961s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.33541e-05
PHY-3002 : Step(63): len = 36671.6, overlap = 20.3125
PHY-3002 : Step(64): len = 36771.8, overlap = 20.2188
PHY-3002 : Step(65): len = 36638.7, overlap = 19.4688
PHY-3002 : Step(66): len = 36546.8, overlap = 19.5312
PHY-3002 : Step(67): len = 36581.5, overlap = 18.9375
PHY-3002 : Step(68): len = 36266.1, overlap = 18.75
PHY-3002 : Step(69): len = 36244.8, overlap = 18.7812
PHY-3002 : Step(70): len = 36060.9, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.67082e-05
PHY-3002 : Step(71): len = 35907.8, overlap = 19.4375
PHY-3002 : Step(72): len = 35912.1, overlap = 19.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.34164e-05
PHY-3002 : Step(73): len = 35779.7, overlap = 19.2812
PHY-3002 : Step(74): len = 35886.1, overlap = 18.7812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.042268s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.30232e-05
PHY-3002 : Step(75): len = 35964, overlap = 69.5
PHY-3002 : Step(76): len = 36153.3, overlap = 68.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.60464e-05
PHY-3002 : Step(77): len = 36417, overlap = 68.6875
PHY-3002 : Step(78): len = 37205.1, overlap = 66.625
PHY-3002 : Step(79): len = 38433.7, overlap = 61.2812
PHY-3002 : Step(80): len = 40142.5, overlap = 54.2188
PHY-3002 : Step(81): len = 40843.7, overlap = 49.8125
PHY-3002 : Step(82): len = 40696.6, overlap = 51.1562
PHY-3002 : Step(83): len = 40439.9, overlap = 49.8125
PHY-3002 : Step(84): len = 40286.6, overlap = 49.4688
PHY-3002 : Step(85): len = 39950.1, overlap = 47.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000132093
PHY-3002 : Step(86): len = 39527.9, overlap = 47.6875
PHY-3002 : Step(87): len = 39499.9, overlap = 45.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000264186
PHY-3002 : Step(88): len = 39415.5, overlap = 45.625
PHY-3002 : Step(89): len = 39416.5, overlap = 45.625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8231, tnet num: 1874, tinst num: 1650, tnode num: 11283, tedge num: 13547.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 105.03 peak overflow 3.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1876.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47448, over cnt = 243(0%), over = 940, worst = 16
PHY-1001 : End global iterations;  0.165638s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (132.1%)

PHY-1001 : Congestion index: top1 = 38.62, top5 = 23.96, top10 = 15.90, top15 = 11.26.
PHY-1001 : End incremental global routing;  0.222229s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (126.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.050971s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.306921s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (117.1%)

OPT-1001 : Current memory(MB): used = 183, reserve = 152, peak = 183.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1449/1876.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47448, over cnt = 243(0%), over = 940, worst = 16
PHY-1002 : len = 55464, over cnt = 183(0%), over = 346, worst = 13
PHY-1002 : len = 56840, over cnt = 113(0%), over = 227, worst = 13
PHY-1002 : len = 59776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 59792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.163122s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.4%)

PHY-1001 : Congestion index: top1 = 35.17, top5 = 24.22, top10 = 17.95, top15 = 13.17.
OPT-1001 : End congestion update;  0.209425s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (111.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.045864s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.2%)

OPT-0007 : Start: WNS 1636 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 1636 TNS 0 NUM_FEPS 0 with 2 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 1636 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.259276s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (108.5%)

OPT-1001 : Current memory(MB): used = 187, reserve = 155, peak = 187.
OPT-1001 : End physical optimization;  0.737290s wall, 0.875000s user + 0.062500s system = 0.937500s CPU (127.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 615 LUT to BLE ...
SYN-4008 : Packed 615 LUT and 212 SEQ to BLE.
SYN-4003 : Packing 607 remaining SEQ's ...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 105 single LUT's are left
SYN-4006 : 288 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 903/1189 primitive instances ...
PHY-3001 : End packing;  0.066288s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.3%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 710 instances
RUN-1001 : 337 mslices, 337 lslices, 11 pads, 18 brams, 0 dsps
RUN-1001 : There are total 1670 nets
RUN-1001 : 796 nets have 2 pins
RUN-1001 : 740 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 708 instances, 674 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 40288.6, Over = 59.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6948, tnet num: 1668, tinst num: 708, tnode num: 9063, tedge num: 11775.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1668 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.198111s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7967e-05
PHY-3002 : Step(90): len = 39936.2, overlap = 57.5
PHY-3002 : Step(91): len = 40056, overlap = 58.25
PHY-3002 : Step(92): len = 40568.9, overlap = 57.75
PHY-3002 : Step(93): len = 40808.5, overlap = 56.5
PHY-3002 : Step(94): len = 40840.2, overlap = 56.25
PHY-3002 : Step(95): len = 40829.8, overlap = 56.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.5934e-05
PHY-3002 : Step(96): len = 41026.1, overlap = 54.75
PHY-3002 : Step(97): len = 41493.2, overlap = 52.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000191868
PHY-3002 : Step(98): len = 42189.7, overlap = 52.5
PHY-3002 : Step(99): len = 43437.8, overlap = 48.25
PHY-3002 : Step(100): len = 43961.9, overlap = 45.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.129383s wall, 0.046875s user + 0.515625s system = 0.562500s CPU (434.8%)

PHY-3001 : Trial Legalized: Len = 59134
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1668 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036198s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00104636
PHY-3002 : Step(101): len = 55063.5, overlap = 5.75
PHY-3002 : Step(102): len = 52755.5, overlap = 9.5
PHY-3002 : Step(103): len = 50647.4, overlap = 14.5
PHY-3002 : Step(104): len = 48979.1, overlap = 17
PHY-3002 : Step(105): len = 47703.3, overlap = 18.25
PHY-3002 : Step(106): len = 46981.1, overlap = 19.5
PHY-3002 : Step(107): len = 46479.6, overlap = 23.25
PHY-3002 : Step(108): len = 46130.9, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00203208
PHY-3002 : Step(109): len = 46341.5, overlap = 23.5
PHY-3002 : Step(110): len = 46462.4, overlap = 22.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00406416
PHY-3002 : Step(111): len = 46624.5, overlap = 22.5
PHY-3002 : Step(112): len = 46685.3, overlap = 22.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006805s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 52016.7, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005811s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (268.9%)

PHY-3001 : 12 instances has been re-located, deltaX = 2, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 52352.7, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6948, tnet num: 1668, tinst num: 708, tnode num: 9063, tedge num: 11775.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 22/1670.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 63784, over cnt = 217(0%), over = 337, worst = 6
PHY-1002 : len = 65136, over cnt = 125(0%), over = 168, worst = 6
PHY-1002 : len = 66832, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 67240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.257527s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (103.1%)

PHY-1001 : Congestion index: top1 = 30.34, top5 = 23.63, top10 = 18.82, top15 = 14.59.
PHY-1001 : End incremental global routing;  0.315020s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (99.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1668 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.046699s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.4%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 691 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 714 instances, 680 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 52749
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7008, tnet num: 1680, tinst num: 714, tnode num: 9147, tedge num: 11877.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1680 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.206943s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(113): len = 52546, overlap = 0
PHY-3002 : Step(114): len = 52531.9, overlap = 0
PHY-3002 : Step(115): len = 52510.3, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1680 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037215s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000222283
PHY-3002 : Step(116): len = 52521.3, overlap = 0.5
PHY-3002 : Step(117): len = 52505.2, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005913s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 52543, Over = 0
PHY-3001 : End spreading;  0.005315s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (294.0%)

PHY-3001 : Final: Len = 52543, Over = 0
PHY-3001 : End incremental placement;  0.370191s wall, 0.359375s user + 0.203125s system = 0.562500s CPU (151.9%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  0.769715s wall, 0.734375s user + 0.218750s system = 0.953125s CPU (123.8%)

OPT-1001 : Current memory(MB): used = 192, reserve = 162, peak = 192.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1470/1682.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 67376, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 67424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019999s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.1%)

PHY-1001 : Congestion index: top1 = 30.32, top5 = 23.60, top10 = 18.87, top15 = 14.62.
OPT-1001 : End congestion update;  0.068755s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (113.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1680 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036815s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.9%)

OPT-0007 : Start: WNS 1613 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 698 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 714 instances, 680 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 52505, Over = 0
PHY-3001 : End spreading;  0.005151s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 52505, Over = 0
PHY-3001 : End incremental legalization;  0.036981s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (211.3%)

OPT-0007 : Iter 1: improved WNS 1713 TNS 0 NUM_FEPS 0 with 7 cells processed and 400 slack improved
OPT-0007 : Iter 2: improved WNS 1713 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.153952s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (121.8%)

OPT-1001 : Current memory(MB): used = 193, reserve = 162, peak = 193.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1680 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022872s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1451/1682.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 67216, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 67264, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 67336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029129s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (268.2%)

PHY-1001 : Congestion index: top1 = 30.32, top5 = 23.61, top10 = 18.85, top15 = 14.59.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1680 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035145s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (133.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 1713 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 29.931034
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 1713ps with logic level 3 
RUN-1001 :       #2 path slack 1765ps with logic level 3 
RUN-1001 :       #3 path slack 1808ps with logic level 3 
OPT-1001 : End physical optimization;  1.240532s wall, 1.234375s user + 0.265625s system = 1.500000s CPU (120.9%)

RUN-1003 : finish command "place" in  5.667528s wall, 7.343750s user + 6.578125s system = 13.921875s CPU (245.6%)

RUN-1004 : used memory is 173 MB, reserved memory is 142 MB, peak memory is 193 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 716 instances
RUN-1001 : 343 mslices, 337 lslices, 11 pads, 18 brams, 0 dsps
RUN-1001 : There are total 1682 nets
RUN-1001 : 803 nets have 2 pins
RUN-1001 : 739 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7008, tnet num: 1680, tinst num: 714, tnode num: 9147, tedge num: 11877.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 343 mslices, 337 lslices, 11 pads, 18 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1680 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 63024, over cnt = 215(0%), over = 343, worst = 6
PHY-1002 : len = 64544, over cnt = 122(0%), over = 169, worst = 6
PHY-1002 : len = 66392, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 66560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.284199s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (104.5%)

PHY-1001 : Congestion index: top1 = 30.60, top5 = 23.63, top10 = 18.70, top15 = 14.47.
PHY-1001 : End global routing;  0.340840s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 212, reserve = 181, peak = 224.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_6 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 477, reserve = 450, peak = 477.
PHY-1001 : End build detailed router design. 3.744094s wall, 3.687500s user + 0.062500s system = 3.750000s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 43568, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.277453s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 509, reserve = 483, peak = 509.
PHY-1001 : End phase 1; 1.283283s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 285936, over cnt = 62(0%), over = 62, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 510, reserve = 484, peak = 510.
PHY-1001 : End initial routed; 1.793536s wall, 2.234375s user + 0.250000s system = 2.484375s CPU (138.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1510(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.865   |   0.000   |   0   
RUN-1001 :   Hold   |  -1.568   |  -65.215  |  56   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.265295s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 512, reserve = 486, peak = 512.
PHY-1001 : End phase 2; 2.058902s wall, 2.500000s user + 0.250000s system = 2.750000s CPU (133.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 285936, over cnt = 62(0%), over = 62, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.011312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 285944, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.059723s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 285280, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.030769s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 285272, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.035043s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1510(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.865   |   0.000   |   0   
RUN-1001 :   Hold   |  -1.568   |  -65.245  |  56   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.265870s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 7 feed throughs used by 6 nets
PHY-1001 : End commit to database; 0.242989s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.9%)

PHY-1001 : Current memory(MB): used = 526, reserve = 500, peak = 526.
PHY-1001 : End phase 3; 0.834587s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (101.1%)

PHY-1003 : Routed, final wirelength = 285272
PHY-1001 : Current memory(MB): used = 526, reserve = 501, peak = 526.
PHY-1001 : End export database. 0.009677s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (161.5%)

PHY-1001 : End detail routing;  8.144964s wall, 8.531250s user + 0.328125s system = 8.859375s CPU (108.8%)

RUN-1003 : finish command "route" in  8.750587s wall, 9.125000s user + 0.343750s system = 9.468750s CPU (108.2%)

RUN-1004 : used memory is 476 MB, reserved memory is 450 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     1009   out of  19600    5.15%
#reg                      831   out of  19600    4.24%
#le                      1297
  #lut only               466   out of   1297   35.93%
  #reg only               288   out of   1297   22.21%
  #lut&reg                543   out of   1297   41.87%
#dsp                        0   out of     29    0.00%
#bram                      18   out of     64   28.12%
  #bram9k                  18
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                 Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                       258
#2        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                       143
#3        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                  54
#4        U2_control/clk_out_reg1    GCLK               lslice             U2_control/clk_5M_reg1_reg_syn_4.q0    24
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                  12


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1297   |827     |182     |838     |18      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |293    |250     |38      |148     |0       |0       |
|  U3_led                             |led            |78     |65      |9       |36      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |925    |512     |135     |646     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |925    |512     |135     |646     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |464    |210     |0       |464     |0       |0       |
|        reg_inst                     |register       |461    |208     |0       |461     |0       |0       |
|        tap_inst                     |tap            |3      |2       |0       |3       |0       |0       |
|      trigger_inst                   |trigger        |461    |302     |135     |182     |0       |0       |
|        bus_inst                     |bus_top        |241    |147     |78      |90      |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |27     |17      |10      |7       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det        |98     |53      |34      |33      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det        |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det        |16     |10      |6       |4       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |84     |55      |28      |30      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |106    |77      |29      |52      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       792   
    #2          2       394   
    #3          3       306   
    #4          4        39   
    #5        5-10       87   
    #6        11-50      39   
    #7       51-100      3    
    #8       101-500     4    
  Average     2.90            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7008, tnet num: 1680, tinst num: 714, tnode num: 9147, tedge num: 11877.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1680 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_6
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: de7f989e531779cf995c0577a462098bd7ef6a3978c1bb13a9386cbfe15a94c7 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 714
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1682, pip num: 17517
BIT-1002 : Init feedthrough completely, num: 7
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1373 valid insts, and 45015 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000010111000001000011010
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.504282s wall, 20.859375s user + 0.140625s system = 21.000000s CPU (838.6%)

RUN-1004 : used memory is 474 MB, reserved memory is 445 MB, peak memory is 675 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240914_111957.log"
