// Seed: 4280855303
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2, id_3;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  assign id_5[0] = id_5;
  always id_4 = 1;
  module_0 modCall_1 (id_1);
  wire id_6, id_7;
endmodule
module module_2;
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always_comb
    if (id_3) id_2 <= id_1;
    else
      #1 begin : LABEL_0
        id_2 <= id_3;
      end
  module_2 modCall_1 ();
endmodule
