<stg><name>MLP_batch_nodes<600, 300></name>


<trans_list>

<trans id="275" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:0 %do_relu_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %do_relu

]]></Node>
<StgValue><ssdm name="do_relu_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:1 %d_out_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %d_out

]]></Node>
<StgValue><ssdm name="d_out_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64">
<![CDATA[
.split:2 %do_relu_c84 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c84"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="64">
<![CDATA[
.split:3 %d_out_c83 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c83"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
.split:4 %mlp_2_bias_V_load_loc_c82 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c82"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64">
<![CDATA[
.split:5 %do_relu_c81 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c81"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="64">
<![CDATA[
.split:6 %d_out_c80 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c80"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
.split:7 %mlp_2_bias_V_load_loc_c79 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c79"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="64">
<![CDATA[
.split:8 %do_relu_c78 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c78"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="64">
<![CDATA[
.split:9 %d_out_c77 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c77"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
.split:10 %mlp_2_bias_V_load_loc_c76 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c76"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="64">
<![CDATA[
.split:11 %do_relu_c75 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c75"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="64">
<![CDATA[
.split:12 %d_out_c74 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c74"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
.split:13 %mlp_2_bias_V_load_loc_c73 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c73"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="64">
<![CDATA[
.split:14 %do_relu_c72 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c72"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="64">
<![CDATA[
.split:15 %d_out_c71 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c71"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
.split:16 %mlp_2_bias_V_load_loc_c70 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c70"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="64">
<![CDATA[
.split:17 %do_relu_c69 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c69"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="64">
<![CDATA[
.split:18 %d_out_c68 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c68"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
.split:19 %mlp_2_bias_V_load_loc_c67 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c67"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="64">
<![CDATA[
.split:20 %do_relu_c66 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c66"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="64">
<![CDATA[
.split:21 %d_out_c65 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c65"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
.split:22 %mlp_2_bias_V_load_loc_c64 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c64"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="64">
<![CDATA[
.split:23 %do_relu_c63 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c63"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="64">
<![CDATA[
.split:24 %d_out_c62 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c62"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
.split:25 %mlp_2_bias_V_load_loc_c61 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c61"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="64">
<![CDATA[
.split:26 %do_relu_c60 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c60"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="64">
<![CDATA[
.split:27 %d_out_c59 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c59"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
.split:28 %mlp_2_bias_V_load_loc_c58 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c58"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="64">
<![CDATA[
.split:29 %do_relu_c57 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c57"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="64">
<![CDATA[
.split:30 %d_out_c56 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c56"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
.split:31 %mlp_2_bias_V_load_loc_c55 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c55"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="64">
<![CDATA[
.split:32 %do_relu_c54 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c54"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="64">
<![CDATA[
.split:33 %d_out_c53 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c53"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
.split:34 %mlp_2_bias_V_load_loc_c52 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c52"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="64">
<![CDATA[
.split:35 %do_relu_c51 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c51"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="64">
<![CDATA[
.split:36 %d_out_c50 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c50"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
.split:37 %mlp_2_bias_V_load_loc_c49 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c49"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="64">
<![CDATA[
.split:38 %do_relu_c48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c48"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="64">
<![CDATA[
.split:39 %d_out_c47 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c47"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
.split:40 %mlp_2_bias_V_load_loc_c46 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c46"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="64">
<![CDATA[
.split:41 %do_relu_c45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c45"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="64">
<![CDATA[
.split:42 %d_out_c44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c44"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
.split:43 %mlp_2_bias_V_load_loc_c43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c43"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="64">
<![CDATA[
.split:44 %do_relu_c42 = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c42"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="64">
<![CDATA[
.split:45 %d_out_c41 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c41"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
.split:46 %mlp_2_bias_V_load_loc_c40 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c40"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
.split:47 %mlp_2_bias_V_load_loc_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_c"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="64">
<![CDATA[
.split:48 %d_out_c39 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c39"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="64">
<![CDATA[
.split:49 %do_relu_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="do_relu_c"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="64">
<![CDATA[
.split:50 %d_out_c38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c38"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="64">
<![CDATA[
.split:51 %d_out_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_out_c"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
.split:53 %mlp_weight_fifo_0_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_0_V_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
.split:56 %mlp_weight_fifo_1_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_1_V_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
.split:59 %mlp_weight_fifo_2_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_2_V_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="64">
<![CDATA[
.split:62 %mlp_weight_fifo_3_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_3_V_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="64">
<![CDATA[
.split:65 %mlp_weight_fifo_4_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_4_V_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="64">
<![CDATA[
.split:68 %mlp_weight_fifo_5_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_5_V_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="64">
<![CDATA[
.split:71 %mlp_weight_fifo_6_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_6_V_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="64">
<![CDATA[
.split:74 %mlp_weight_fifo_7_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_7_V_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="64">
<![CDATA[
.split:77 %mlp_weight_fifo_8_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_8_V_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="64">
<![CDATA[
.split:80 %mlp_weight_fifo_9_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_9_V_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
.split:83 %mlp_weight_fifo_10_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_10_V_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
.split:86 %mlp_weight_fifo_11_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_11_V_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
.split:89 %mlp_weight_fifo_12_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_12_V_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="64">
<![CDATA[
.split:92 %mlp_weight_fifo_13_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_13_V_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="64">
<![CDATA[
.split:95 %mlp_weight_fifo_14_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_14_V_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
.split:98 %mlp_weight_fifo_15_V_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_weight_fifo_15_V_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="1" op_3_bw="9" op_4_bw="9" op_5_bw="1">
<![CDATA[
.split:107 %call_ln113 = call void @MLP_batch_nodes<600, 300>.entry162, i9 %d_out_read, i1 %do_relu_read, i9 %d_out_c, i9 %d_out_c38, i1 %do_relu_c

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="105" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="9" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split:110 %call_ln108 = call void @load_mlp_weight_vector<600, 300>, i32 %mlp_weight_fifo_0_V_V, i9 %d_out_c, i9 %d_out_c39, i32 %mlp_2_weights_V

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:113 %call_ln113 = call void @MLP_batch_nodes<600, 300>_Block_.split13_proc, i9 %d_out_c38, i32 %mlp_2_bias_V_load_loc_c, i32 %mlp_2_bias_V

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="107" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="9" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split:110 %call_ln108 = call void @load_mlp_weight_vector<600, 300>, i32 %mlp_weight_fifo_0_V_V, i9 %d_out_c, i9 %d_out_c39, i32 %mlp_2_weights_V

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:113 %call_ln113 = call void @MLP_batch_nodes<600, 300>_Block_.split13_proc, i9 %d_out_c38, i32 %mlp_2_bias_V_load_loc_c, i32 %mlp_2_bias_V

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="109" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
.split:120 %call_ln113 = call void @MLP_PE<600, 300>58, i32 %mlp_weight_fifo_0_V_V, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_2_bias_V_load_loc_c, i31 %mlp_in_local, i32 %mlp_out_local, i9 %d_out_c39, i1 %do_relu_c, i32 %mlp_2_bias_V_load_loc_c40, i9 %d_out_c41, i1 %do_relu_c42

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="110" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
.split:120 %call_ln113 = call void @MLP_PE<600, 300>58, i32 %mlp_weight_fifo_0_V_V, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_2_bias_V_load_loc_c, i31 %mlp_in_local, i32 %mlp_out_local, i9 %d_out_c39, i1 %do_relu_c, i32 %mlp_2_bias_V_load_loc_c40, i9 %d_out_c41, i1 %do_relu_c42

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="111" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:127 %call_ln113 = call void @MLP_PE<600, 300>59, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_2_bias_V_load_loc_c40, i31 %mlp_in_local1, i32 %mlp_out_local16, i9 %d_out_c41, i1 %do_relu_c42, i32 %mlp_2_bias_V_load_loc_c43, i9 %d_out_c44, i1 %do_relu_c45

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="112" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:127 %call_ln113 = call void @MLP_PE<600, 300>59, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_2_bias_V_load_loc_c40, i31 %mlp_in_local1, i32 %mlp_out_local16, i9 %d_out_c41, i1 %do_relu_c42, i32 %mlp_2_bias_V_load_loc_c43, i9 %d_out_c44, i1 %do_relu_c45

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:134 %call_ln113 = call void @MLP_PE<600, 300>60, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_2_bias_V_load_loc_c43, i31 %mlp_in_local2, i32 %mlp_out_local17, i9 %d_out_c44, i1 %do_relu_c45, i32 %mlp_2_bias_V_load_loc_c46, i9 %d_out_c47, i1 %do_relu_c48

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="114" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:134 %call_ln113 = call void @MLP_PE<600, 300>60, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_2_bias_V_load_loc_c43, i31 %mlp_in_local2, i32 %mlp_out_local17, i9 %d_out_c44, i1 %do_relu_c45, i32 %mlp_2_bias_V_load_loc_c46, i9 %d_out_c47, i1 %do_relu_c48

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="115" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:141 %call_ln113 = call void @MLP_PE<600, 300>61, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_2_bias_V_load_loc_c46, i31 %mlp_in_local3, i32 %mlp_out_local18, i9 %d_out_c47, i1 %do_relu_c48, i32 %mlp_2_bias_V_load_loc_c49, i9 %d_out_c50, i1 %do_relu_c51

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="116" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:141 %call_ln113 = call void @MLP_PE<600, 300>61, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_2_bias_V_load_loc_c46, i31 %mlp_in_local3, i32 %mlp_out_local18, i9 %d_out_c47, i1 %do_relu_c48, i32 %mlp_2_bias_V_load_loc_c49, i9 %d_out_c50, i1 %do_relu_c51

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:148 %call_ln113 = call void @MLP_PE<600, 300>62, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_2_bias_V_load_loc_c49, i31 %mlp_in_local4, i32 %mlp_out_local19, i9 %d_out_c50, i1 %do_relu_c51, i32 %mlp_2_bias_V_load_loc_c52, i9 %d_out_c53, i1 %do_relu_c54

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="118" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:148 %call_ln113 = call void @MLP_PE<600, 300>62, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_2_bias_V_load_loc_c49, i31 %mlp_in_local4, i32 %mlp_out_local19, i9 %d_out_c50, i1 %do_relu_c51, i32 %mlp_2_bias_V_load_loc_c52, i9 %d_out_c53, i1 %do_relu_c54

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="119" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:155 %call_ln113 = call void @MLP_PE<600, 300>63, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_2_bias_V_load_loc_c52, i31 %mlp_in_local5, i32 %mlp_out_local20, i9 %d_out_c53, i1 %do_relu_c54, i32 %mlp_2_bias_V_load_loc_c55, i9 %d_out_c56, i1 %do_relu_c57

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="120" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:155 %call_ln113 = call void @MLP_PE<600, 300>63, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_2_bias_V_load_loc_c52, i31 %mlp_in_local5, i32 %mlp_out_local20, i9 %d_out_c53, i1 %do_relu_c54, i32 %mlp_2_bias_V_load_loc_c55, i9 %d_out_c56, i1 %do_relu_c57

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="121" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:162 %call_ln113 = call void @MLP_PE<600, 300>64, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_2_bias_V_load_loc_c55, i31 %mlp_in_local6, i32 %mlp_out_local21, i9 %d_out_c56, i1 %do_relu_c57, i32 %mlp_2_bias_V_load_loc_c58, i9 %d_out_c59, i1 %do_relu_c60

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="122" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:162 %call_ln113 = call void @MLP_PE<600, 300>64, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_2_bias_V_load_loc_c55, i31 %mlp_in_local6, i32 %mlp_out_local21, i9 %d_out_c56, i1 %do_relu_c57, i32 %mlp_2_bias_V_load_loc_c58, i9 %d_out_c59, i1 %do_relu_c60

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="123" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:169 %call_ln113 = call void @MLP_PE<600, 300>65, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_2_bias_V_load_loc_c58, i31 %mlp_in_local7, i32 %mlp_out_local22, i9 %d_out_c59, i1 %do_relu_c60, i32 %mlp_2_bias_V_load_loc_c61, i9 %d_out_c62, i1 %do_relu_c63

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="124" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:169 %call_ln113 = call void @MLP_PE<600, 300>65, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_2_bias_V_load_loc_c58, i31 %mlp_in_local7, i32 %mlp_out_local22, i9 %d_out_c59, i1 %do_relu_c60, i32 %mlp_2_bias_V_load_loc_c61, i9 %d_out_c62, i1 %do_relu_c63

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="125" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:176 %call_ln113 = call void @MLP_PE<600, 300>66, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_2_bias_V_load_loc_c61, i31 %mlp_in_local8, i32 %mlp_out_local23, i9 %d_out_c62, i1 %do_relu_c63, i32 %mlp_2_bias_V_load_loc_c64, i9 %d_out_c65, i1 %do_relu_c66

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="126" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:176 %call_ln113 = call void @MLP_PE<600, 300>66, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_2_bias_V_load_loc_c61, i31 %mlp_in_local8, i32 %mlp_out_local23, i9 %d_out_c62, i1 %do_relu_c63, i32 %mlp_2_bias_V_load_loc_c64, i9 %d_out_c65, i1 %do_relu_c66

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="127" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:183 %call_ln113 = call void @MLP_PE<600, 300>67, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_2_bias_V_load_loc_c64, i31 %mlp_in_local9, i32 %mlp_out_local24, i9 %d_out_c65, i1 %do_relu_c66, i32 %mlp_2_bias_V_load_loc_c67, i9 %d_out_c68, i1 %do_relu_c69

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="128" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:183 %call_ln113 = call void @MLP_PE<600, 300>67, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_2_bias_V_load_loc_c64, i31 %mlp_in_local9, i32 %mlp_out_local24, i9 %d_out_c65, i1 %do_relu_c66, i32 %mlp_2_bias_V_load_loc_c67, i9 %d_out_c68, i1 %do_relu_c69

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="129" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:190 %call_ln113 = call void @MLP_PE<600, 300>68, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_2_bias_V_load_loc_c67, i31 %mlp_in_local10, i32 %mlp_out_local25, i9 %d_out_c68, i1 %do_relu_c69, i32 %mlp_2_bias_V_load_loc_c70, i9 %d_out_c71, i1 %do_relu_c72

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="130" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:190 %call_ln113 = call void @MLP_PE<600, 300>68, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_2_bias_V_load_loc_c67, i31 %mlp_in_local10, i32 %mlp_out_local25, i9 %d_out_c68, i1 %do_relu_c69, i32 %mlp_2_bias_V_load_loc_c70, i9 %d_out_c71, i1 %do_relu_c72

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="131" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:197 %call_ln113 = call void @MLP_PE<600, 300>69, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_2_bias_V_load_loc_c70, i31 %mlp_in_local11, i32 %mlp_out_local26, i9 %d_out_c71, i1 %do_relu_c72, i32 %mlp_2_bias_V_load_loc_c73, i9 %d_out_c74, i1 %do_relu_c75

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="132" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:197 %call_ln113 = call void @MLP_PE<600, 300>69, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_2_bias_V_load_loc_c70, i31 %mlp_in_local11, i32 %mlp_out_local26, i9 %d_out_c71, i1 %do_relu_c72, i32 %mlp_2_bias_V_load_loc_c73, i9 %d_out_c74, i1 %do_relu_c75

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="133" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:204 %call_ln113 = call void @MLP_PE<600, 300>70, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_2_bias_V_load_loc_c73, i31 %mlp_in_local12, i32 %mlp_out_local27, i9 %d_out_c74, i1 %do_relu_c75, i32 %mlp_2_bias_V_load_loc_c76, i9 %d_out_c77, i1 %do_relu_c78

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="134" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:204 %call_ln113 = call void @MLP_PE<600, 300>70, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_2_bias_V_load_loc_c73, i31 %mlp_in_local12, i32 %mlp_out_local27, i9 %d_out_c74, i1 %do_relu_c75, i32 %mlp_2_bias_V_load_loc_c76, i9 %d_out_c77, i1 %do_relu_c78

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="135" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:211 %call_ln113 = call void @MLP_PE<600, 300>71, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_2_bias_V_load_loc_c76, i31 %mlp_in_local13, i32 %mlp_out_local28, i9 %d_out_c77, i1 %do_relu_c78, i32 %mlp_2_bias_V_load_loc_c79, i9 %d_out_c80, i1 %do_relu_c81

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="136" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:211 %call_ln113 = call void @MLP_PE<600, 300>71, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_2_bias_V_load_loc_c76, i31 %mlp_in_local13, i32 %mlp_out_local28, i9 %d_out_c77, i1 %do_relu_c78, i32 %mlp_2_bias_V_load_loc_c79, i9 %d_out_c80, i1 %do_relu_c81

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="137" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:218 %call_ln113 = call void @MLP_PE<600, 300>72, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_2_bias_V_load_loc_c79, i31 %mlp_in_local14, i32 %mlp_out_local29, i9 %d_out_c80, i1 %do_relu_c81, i32 %mlp_2_bias_V_load_loc_c82, i9 %d_out_c83, i1 %do_relu_c84

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="138" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="32" op_6_bw="9" op_7_bw="1" op_8_bw="32" op_9_bw="9" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.split:218 %call_ln113 = call void @MLP_PE<600, 300>72, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_2_bias_V_load_loc_c79, i31 %mlp_in_local14, i32 %mlp_out_local29, i9 %d_out_c80, i1 %do_relu_c81, i32 %mlp_2_bias_V_load_loc_c82, i9 %d_out_c83, i1 %do_relu_c84

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="139" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="32" op_5_bw="9" op_6_bw="1" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:219 %call_ln113 = call void @MLP_PE<600, 300>73, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_2_bias_V_load_loc_c82, i31 %mlp_in_local15, i32 %mlp_out_local30, i9 %d_out_c83, i1 %do_relu_c84

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="140" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:52 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_32

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="141" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:54 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_0_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_0_V_V, i32 %mlp_weight_fifo_0_V_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="142" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_0_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:57 %empty_143 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_1_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_weight_fifo_1_V_V

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="144" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_1_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:60 %empty_144 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_2_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_weight_fifo_2_V_V

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="146" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_2_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:63 %empty_145 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_3_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_weight_fifo_3_V_V

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="148" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_3_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:66 %empty_146 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_4_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_weight_fifo_4_V_V

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="150" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_4_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="151" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:69 %empty_147 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_5_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_weight_fifo_5_V_V

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="152" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_5_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:72 %empty_148 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_6_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_weight_fifo_6_V_V

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="154" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_6_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:75 %empty_149 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_7_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_weight_fifo_7_V_V

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="156" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_7_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:78 %empty_150 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_8_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_weight_fifo_8_V_V

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="158" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_8_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:81 %empty_151 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_9_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_weight_fifo_9_V_V

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="160" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_9_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:84 %empty_152 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_10_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_weight_fifo_10_V_V

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="162" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_10_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:87 %empty_153 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_11_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_weight_fifo_11_V_V

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="164" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_11_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:90 %empty_154 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_12_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_weight_fifo_12_V_V

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="166" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_12_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:93 %empty_155 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_13_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_weight_fifo_13_V_V

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="168" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_13_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:96 %empty_156 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_14_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_weight_fifo_14_V_V

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="170" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_14_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="171" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:99 %empty_157 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_15_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_weight_fifo_15_V_V

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="172" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_15_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:101 %empty_158 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c, i9 %d_out_c

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="174" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:102 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="175" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:103 %empty_159 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c38_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c38, i9 %d_out_c38

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="176" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:104 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c38, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="177" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:105 %empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i1 %do_relu_c, i1 %do_relu_c

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="178" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:106 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="179" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:108 %empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c39_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c39, i9 %d_out_c39

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="180" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:109 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c39, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="181" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:111 %empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c, i32 %mlp_2_bias_V_load_loc_c

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="182" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:112 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:114 %empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c40_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c40, i32 %mlp_2_bias_V_load_loc_c40

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="184" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:115 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c40, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="185" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:116 %empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c41_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c41, i9 %d_out_c41

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="186" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:117 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c41, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="187" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:118 %empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c42_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c42, i1 %do_relu_c42

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="188" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:119 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c42, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="189" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:121 %empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c43_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c43, i32 %mlp_2_bias_V_load_loc_c43

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="190" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c43, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="191" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:123 %empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c44_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c44, i9 %d_out_c44

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="192" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:124 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c44, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="193" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:125 %empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c45_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c45, i1 %do_relu_c45

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="194" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:126 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c45, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="195" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:128 %empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c46_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c46, i32 %mlp_2_bias_V_load_loc_c46

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="196" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:129 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c46, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:130 %empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c47_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c47, i9 %d_out_c47

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="198" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:131 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c47, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="199" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:132 %empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c48_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c48, i1 %do_relu_c48

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="200" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:133 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c48, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="201" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:135 %empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c49_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c49, i32 %mlp_2_bias_V_load_loc_c49

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="202" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:136 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c49, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:137 %empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c50_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c50, i9 %d_out_c50

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="204" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:138 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c50, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="205" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:139 %empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c51_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c51, i1 %do_relu_c51

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="206" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:140 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c51, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="207" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:142 %empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c52_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c52, i32 %mlp_2_bias_V_load_loc_c52

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="208" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:143 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c52, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="209" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:144 %empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c53_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c53, i9 %d_out_c53

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="210" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:145 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c53, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="211" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:146 %empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c54_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c54, i1 %do_relu_c54

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="212" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:147 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c54, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="213" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:149 %empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c55_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c55, i32 %mlp_2_bias_V_load_loc_c55

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="214" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:150 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c55, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="215" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:151 %empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c56_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c56, i9 %d_out_c56

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="216" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:152 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c56, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="217" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:153 %empty_180 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c57_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c57, i1 %do_relu_c57

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="218" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:154 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c57, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="219" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:156 %empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c58_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c58, i32 %mlp_2_bias_V_load_loc_c58

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="220" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:157 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c58, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="221" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:158 %empty_182 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c59_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c59, i9 %d_out_c59

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="222" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:159 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c59, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="223" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:160 %empty_183 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c60_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c60, i1 %do_relu_c60

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="224" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:161 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c60, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="225" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:163 %empty_184 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c61_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c61, i32 %mlp_2_bias_V_load_loc_c61

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="226" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:164 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c61, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="227" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:165 %empty_185 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c62_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c62, i9 %d_out_c62

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="228" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:166 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c62, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="229" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:167 %empty_186 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c63_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c63, i1 %do_relu_c63

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="230" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:168 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c63, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="231" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:170 %empty_187 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c64_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c64, i32 %mlp_2_bias_V_load_loc_c64

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="232" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:171 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c64, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="233" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:172 %empty_188 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c65_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c65, i9 %d_out_c65

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="234" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:173 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c65, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="235" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:174 %empty_189 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c66_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c66, i1 %do_relu_c66

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="236" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:175 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c66, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="237" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:177 %empty_190 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c67_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c67, i32 %mlp_2_bias_V_load_loc_c67

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="238" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:178 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c67, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="239" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:179 %empty_191 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c68_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c68, i9 %d_out_c68

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="240" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:180 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c68, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="241" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:181 %empty_192 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c69_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c69, i1 %do_relu_c69

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="242" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:182 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c69, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="243" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:184 %empty_193 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c70_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c70, i32 %mlp_2_bias_V_load_loc_c70

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="244" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:185 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c70, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="245" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:186 %empty_194 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c71_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c71, i9 %d_out_c71

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="246" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:187 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c71, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="247" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:188 %empty_195 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c72_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c72, i1 %do_relu_c72

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="248" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:189 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c72, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="249" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:191 %empty_196 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c73_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c73, i32 %mlp_2_bias_V_load_loc_c73

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="250" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:192 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c73, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="251" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:193 %empty_197 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c74_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c74, i9 %d_out_c74

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="252" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:194 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c74, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="253" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:195 %empty_198 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c75_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c75, i1 %do_relu_c75

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="254" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:196 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c75, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="255" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:198 %empty_199 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c76_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c76, i32 %mlp_2_bias_V_load_loc_c76

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="256" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:199 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c76, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="257" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:200 %empty_200 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c77_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c77, i9 %d_out_c77

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="258" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:201 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c77, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="259" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:202 %empty_201 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c78_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c78, i1 %do_relu_c78

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="260" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:203 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c78, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="261" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:205 %empty_202 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c79_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c79, i32 %mlp_2_bias_V_load_loc_c79

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="262" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:206 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c79, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="263" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:207 %empty_203 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c80_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c80, i9 %d_out_c80

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="264" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:208 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c80, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="265" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:209 %empty_204 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c81_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c81, i1 %do_relu_c81

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="266" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:210 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c81, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="267" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:212 %empty_205 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_2_bias_OC_V_OC_load_OC_loc_c82_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_2_bias_V_load_loc_c82, i32 %mlp_2_bias_V_load_loc_c82

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="268" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:213 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_c82, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="269" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="9" op_8_bw="9">
<![CDATA[
.split:214 %empty_206 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c83_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i9 %d_out_c83, i9 %d_out_c83

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="270" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:215 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_c83, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="271" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
.split:216 %empty_207 = specchannel i32 @_ssdm_op_SpecChannel, void @do_relu_c84_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %do_relu_c84, i1 %do_relu_c84

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="272" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:217 %specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_c84, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln113"/></StgValue>
</operation>

<operation id="273" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="32" op_5_bw="9" op_6_bw="1" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:219 %call_ln113 = call void @MLP_PE<600, 300>73, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_2_bias_V_load_loc_c82, i31 %mlp_in_local15, i32 %mlp_out_local30, i9 %d_out_c83, i1 %do_relu_c84

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>

<operation id="274" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0">
<![CDATA[
.split:220 %ret_ln115 = ret

]]></Node>
<StgValue><ssdm name="ret_ln115"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
