// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "05/27/2023 17:05:09"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module framebuf_bst (
	rcv_req,
	pixel_a_out,
	pixel_b_out,
	pixel_c_out,
	snd_ack,
	clk,
	xrst,
	pixel_a_in,
	pixel_b_in,
	pixel_c_in,
	rcv_ack,
	snd_req);
output 	rcv_req;
output 	[7:0] pixel_a_out;
output 	[7:0] pixel_b_out;
output 	[7:0] pixel_c_out;
output 	snd_ack;
input 	clk;
input 	xrst;
input 	[7:0] pixel_a_in;
input 	[7:0] pixel_b_in;
input 	[7:0] pixel_c_in;
input 	rcv_ack;
input 	snd_req;

// Design Ports Information
// rcv_req	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_out[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_out[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_out[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_out[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_out[4]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_out[5]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_out[6]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_out[7]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_out[0]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_out[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_out[2]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_out[3]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_out[4]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_out[5]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_out[6]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_out[7]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_out[0]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_out[1]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_out[2]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_out[3]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_out[4]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_out[5]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_out[6]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_out[7]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// snd_ack	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xrst	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// snd_req	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rcv_ack	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_in[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_in[1]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_in[2]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_in[3]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_in[4]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_in[5]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_in[6]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_a_in[7]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_in[0]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_in[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_in[2]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_in[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_in[4]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_in[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_in[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_b_in[7]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_in[0]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_in[1]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_in[2]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_in[3]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_in[4]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_in[5]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_in[6]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_c_in[7]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rcv_req~output_o ;
wire \pixel_a_out[0]~output_o ;
wire \pixel_a_out[1]~output_o ;
wire \pixel_a_out[2]~output_o ;
wire \pixel_a_out[3]~output_o ;
wire \pixel_a_out[4]~output_o ;
wire \pixel_a_out[5]~output_o ;
wire \pixel_a_out[6]~output_o ;
wire \pixel_a_out[7]~output_o ;
wire \pixel_b_out[0]~output_o ;
wire \pixel_b_out[1]~output_o ;
wire \pixel_b_out[2]~output_o ;
wire \pixel_b_out[3]~output_o ;
wire \pixel_b_out[4]~output_o ;
wire \pixel_b_out[5]~output_o ;
wire \pixel_b_out[6]~output_o ;
wire \pixel_b_out[7]~output_o ;
wire \pixel_c_out[0]~output_o ;
wire \pixel_c_out[1]~output_o ;
wire \pixel_c_out[2]~output_o ;
wire \pixel_c_out[3]~output_o ;
wire \pixel_c_out[4]~output_o ;
wire \pixel_c_out[5]~output_o ;
wire \pixel_c_out[6]~output_o ;
wire \pixel_c_out[7]~output_o ;
wire \snd_ack~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rcv_ack~input_o ;
wire \mem_addr[0]~14_combout ;
wire \xrst~input_o ;
wire \xrst~inputclkctrl_outclk ;
wire \snd_req~input_o ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \state_reg.ST_WAIT_SND_REQ~q ;
wire \Selector4~0_combout ;
wire \state_reg.ST_BURST_SND~q ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \Selector2~2_combout ;
wire \state_reg.ST_BURST_RCV~q ;
wire \Selector1~1_combout ;
wire \mem_addr[0]~15 ;
wire \mem_addr[1]~16_combout ;
wire \mem_addr[1]~17 ;
wire \mem_addr[2]~18_combout ;
wire \mem_addr[2]~19 ;
wire \mem_addr[3]~20_combout ;
wire \Equal0~0_combout ;
wire \mem_addr[3]~21 ;
wire \mem_addr[4]~22_combout ;
wire \mem_addr[4]~23 ;
wire \mem_addr[5]~24_combout ;
wire \mem_addr[5]~25 ;
wire \mem_addr[6]~26_combout ;
wire \mem_addr[6]~27 ;
wire \mem_addr[7]~28_combout ;
wire \mem_addr[7]~29 ;
wire \mem_addr[8]~30_combout ;
wire \mem_addr[8]~31 ;
wire \mem_addr[9]~32_combout ;
wire \mem_addr[9]~33 ;
wire \mem_addr[10]~34_combout ;
wire \mem_addr[10]~35 ;
wire \mem_addr[11]~36_combout ;
wire \mem_addr[11]~37 ;
wire \mem_addr[12]~38_combout ;
wire \mem_addr[12]~39 ;
wire \mem_addr[13]~40_combout ;
wire \Equal0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \Selector0~1_combout ;
wire \Selector0~2_combout ;
wire \state_reg.ST_WAIT_RCV_ACK_UP~q ;
wire \rcv_req~0_combout ;
wire \mem_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \pixel_a_in[0]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[16]~0_combout ;
wire \pixel_a_in[1]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[17]~1_combout ;
wire \pixel_a_in[2]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[18]~2_combout ;
wire \pixel_a_in[3]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[19]~3_combout ;
wire \pixel_a_in[4]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[20]~4_combout ;
wire \pixel_a_in[5]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[21]~5_combout ;
wire \pixel_a_in[6]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[22]~6_combout ;
wire \pixel_a_in[7]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[23]~7_combout ;
wire \pixel_b_in[0]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[8]~8_combout ;
wire \pixel_b_in[1]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[9]~9_combout ;
wire \pixel_b_in[2]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[10]~10_combout ;
wire \pixel_b_in[3]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[11]~11_combout ;
wire \pixel_b_in[4]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[12]~12_combout ;
wire \pixel_b_in[5]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[13]~13_combout ;
wire \pixel_b_in[6]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[14]~14_combout ;
wire \pixel_b_in[7]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[15]~15_combout ;
wire \pixel_c_in[0]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[0]~16_combout ;
wire \pixel_c_in[1]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[1]~17_combout ;
wire \pixel_c_in[2]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[2]~18_combout ;
wire \pixel_c_in[3]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[3]~19_combout ;
wire \pixel_c_in[4]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[4]~20_combout ;
wire \pixel_c_in[5]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[5]~21_combout ;
wire \pixel_c_in[6]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[6]~22_combout ;
wire \pixel_c_in[7]~input_o ;
wire \mem_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \mem_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \mem_rtl_0|auto_generated|mux2|result_node[7]~23_combout ;
wire [13:0] mem_addr;
wire [0:0] \mem_rtl_0|auto_generated|address_reg_a ;
wire [1:0] \mem_rtl_0|auto_generated|decode3|eq_node ;

wire [0:0] \mem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \mem_rtl_0|auto_generated|ram_block1a40~portadataout  = \mem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a16~portadataout  = \mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a41~portadataout  = \mem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a17~portadataout  = \mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a42~portadataout  = \mem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a18~portadataout  = \mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a43~portadataout  = \mem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a19~portadataout  = \mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a44~portadataout  = \mem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a20~portadataout  = \mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a45~portadataout  = \mem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a21~portadataout  = \mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a46~portadataout  = \mem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a22~portadataout  = \mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a47~portadataout  = \mem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a23~portadataout  = \mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a32~portadataout  = \mem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a8~portadataout  = \mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a33~portadataout  = \mem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a9~portadataout  = \mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a34~portadataout  = \mem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a10~portadataout  = \mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a35~portadataout  = \mem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a11~portadataout  = \mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a36~portadataout  = \mem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a12~portadataout  = \mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a37~portadataout  = \mem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a13~portadataout  = \mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a38~portadataout  = \mem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a14~portadataout  = \mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a39~portadataout  = \mem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a15~portadataout  = \mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a24~portadataout  = \mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a25~portadataout  = \mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a1~portadataout  = \mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a26~portadataout  = \mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a27~portadataout  = \mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a3~portadataout  = \mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a28~portadataout  = \mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a4~portadataout  = \mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a29~portadataout  = \mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a5~portadataout  = \mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a30~portadataout  = \mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a6~portadataout  = \mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a31~portadataout  = \mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \mem_rtl_0|auto_generated|ram_block1a7~portadataout  = \mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \rcv_req~output (
	.i(\rcv_req~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rcv_req~output_o ),
	.obar());
// synopsys translate_off
defparam \rcv_req~output .bus_hold = "false";
defparam \rcv_req~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \pixel_a_out[0]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[16]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_a_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_a_out[0]~output .bus_hold = "false";
defparam \pixel_a_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \pixel_a_out[1]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[17]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_a_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_a_out[1]~output .bus_hold = "false";
defparam \pixel_a_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \pixel_a_out[2]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[18]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_a_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_a_out[2]~output .bus_hold = "false";
defparam \pixel_a_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \pixel_a_out[3]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[19]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_a_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_a_out[3]~output .bus_hold = "false";
defparam \pixel_a_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \pixel_a_out[4]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[20]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_a_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_a_out[4]~output .bus_hold = "false";
defparam \pixel_a_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \pixel_a_out[5]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[21]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_a_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_a_out[5]~output .bus_hold = "false";
defparam \pixel_a_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \pixel_a_out[6]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[22]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_a_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_a_out[6]~output .bus_hold = "false";
defparam \pixel_a_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \pixel_a_out[7]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[23]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_a_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_a_out[7]~output .bus_hold = "false";
defparam \pixel_a_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \pixel_b_out[0]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_b_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_b_out[0]~output .bus_hold = "false";
defparam \pixel_b_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \pixel_b_out[1]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_b_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_b_out[1]~output .bus_hold = "false";
defparam \pixel_b_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \pixel_b_out[2]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_b_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_b_out[2]~output .bus_hold = "false";
defparam \pixel_b_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \pixel_b_out[3]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_b_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_b_out[3]~output .bus_hold = "false";
defparam \pixel_b_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \pixel_b_out[4]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_b_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_b_out[4]~output .bus_hold = "false";
defparam \pixel_b_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \pixel_b_out[5]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_b_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_b_out[5]~output .bus_hold = "false";
defparam \pixel_b_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \pixel_b_out[6]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_b_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_b_out[6]~output .bus_hold = "false";
defparam \pixel_b_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \pixel_b_out[7]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_b_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_b_out[7]~output .bus_hold = "false";
defparam \pixel_b_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \pixel_c_out[0]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_c_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_c_out[0]~output .bus_hold = "false";
defparam \pixel_c_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \pixel_c_out[1]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[1]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_c_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_c_out[1]~output .bus_hold = "false";
defparam \pixel_c_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \pixel_c_out[2]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[2]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_c_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_c_out[2]~output .bus_hold = "false";
defparam \pixel_c_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \pixel_c_out[3]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[3]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_c_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_c_out[3]~output .bus_hold = "false";
defparam \pixel_c_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \pixel_c_out[4]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[4]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_c_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_c_out[4]~output .bus_hold = "false";
defparam \pixel_c_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \pixel_c_out[5]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[5]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_c_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_c_out[5]~output .bus_hold = "false";
defparam \pixel_c_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \pixel_c_out[6]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[6]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_c_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_c_out[6]~output .bus_hold = "false";
defparam \pixel_c_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \pixel_c_out[7]~output (
	.i(\mem_rtl_0|auto_generated|mux2|result_node[7]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_c_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_c_out[7]~output .bus_hold = "false";
defparam \pixel_c_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \snd_ack~output (
	.i(\state_reg.ST_BURST_SND~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\snd_ack~output_o ),
	.obar());
// synopsys translate_off
defparam \snd_ack~output .bus_hold = "false";
defparam \snd_ack~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \rcv_ack~input (
	.i(rcv_ack),
	.ibar(gnd),
	.o(\rcv_ack~input_o ));
// synopsys translate_off
defparam \rcv_ack~input .bus_hold = "false";
defparam \rcv_ack~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N4
cycloneive_lcell_comb \mem_addr[0]~14 (
// Equation(s):
// \mem_addr[0]~14_combout  = mem_addr[0] $ (VCC)
// \mem_addr[0]~15  = CARRY(mem_addr[0])

	.dataa(gnd),
	.datab(mem_addr[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem_addr[0]~14_combout ),
	.cout(\mem_addr[0]~15 ));
// synopsys translate_off
defparam \mem_addr[0]~14 .lut_mask = 16'h33CC;
defparam \mem_addr[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \xrst~input (
	.i(xrst),
	.ibar(gnd),
	.o(\xrst~input_o ));
// synopsys translate_off
defparam \xrst~input .bus_hold = "false";
defparam \xrst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \xrst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\xrst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\xrst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \xrst~inputclkctrl .clock_type = "global clock";
defparam \xrst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \snd_req~input (
	.i(snd_req),
	.ibar(gnd),
	.o(\snd_req~input_o ));
// synopsys translate_off
defparam \snd_req~input .bus_hold = "false";
defparam \snd_req~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N12
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (!\rcv_ack~input_o  & (\state_reg.ST_BURST_RCV~q  & \Equal0~4_combout ))

	.dataa(\rcv_ack~input_o ),
	.datab(gnd),
	.datac(\state_reg.ST_BURST_RCV~q ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h5000;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N22
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (!\Selector0~1_combout  & ((\Selector3~0_combout ) # ((!\snd_req~input_o  & \state_reg.ST_WAIT_SND_REQ~q ))))

	.dataa(\Selector3~0_combout ),
	.datab(\snd_req~input_o ),
	.datac(\state_reg.ST_WAIT_SND_REQ~q ),
	.datad(\Selector0~1_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'h00BA;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N23
dffeas \state_reg.ST_WAIT_SND_REQ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.ST_WAIT_SND_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.ST_WAIT_SND_REQ .is_wysiwyg = "true";
defparam \state_reg.ST_WAIT_SND_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N16
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\snd_req~input_o  & ((\state_reg.ST_WAIT_SND_REQ~q ) # ((\state_reg.ST_BURST_SND~q )))) # (!\snd_req~input_o  & (((\state_reg.ST_BURST_SND~q  & !\Equal0~4_combout ))))

	.dataa(\state_reg.ST_WAIT_SND_REQ~q ),
	.datab(\snd_req~input_o ),
	.datac(\state_reg.ST_BURST_SND~q ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hC8F8;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N17
dffeas \state_reg.ST_BURST_SND (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.ST_BURST_SND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.ST_BURST_SND .is_wysiwyg = "true";
defparam \state_reg.ST_BURST_SND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N6
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ((\state_reg.ST_BURST_SND~q  & ((\snd_req~input_o ))) # (!\state_reg.ST_BURST_SND~q  & (\rcv_ack~input_o ))) # (!\Equal0~4_combout )

	.dataa(\rcv_ack~input_o ),
	.datab(\state_reg.ST_BURST_SND~q ),
	.datac(\snd_req~input_o ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hE2FF;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N18
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\rcv_ack~input_o  & (((\state_reg.ST_BURST_RCV~q  & \Selector2~0_combout )) # (!\state_reg.ST_WAIT_RCV_ACK_UP~q ))) # (!\rcv_ack~input_o  & (((\state_reg.ST_BURST_RCV~q  & \Selector2~0_combout ))))

	.dataa(\rcv_ack~input_o ),
	.datab(\state_reg.ST_WAIT_RCV_ACK_UP~q ),
	.datac(\state_reg.ST_BURST_RCV~q ),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hF222;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N20
cycloneive_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\Selector2~1_combout  & ((!\state_reg.ST_WAIT_SND_REQ~q ) # (!\snd_req~input_o )))

	.dataa(gnd),
	.datab(\snd_req~input_o ),
	.datac(\state_reg.ST_WAIT_SND_REQ~q ),
	.datad(\Selector2~1_combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'h3F00;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y7_N1
dffeas \state_reg.ST_BURST_RCV (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector2~2_combout ),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.ST_BURST_RCV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.ST_BURST_RCV .is_wysiwyg = "true";
defparam \state_reg.ST_BURST_RCV .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N4
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\state_reg.ST_BURST_RCV~q ) # (\state_reg.ST_BURST_SND~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_reg.ST_BURST_RCV~q ),
	.datad(\state_reg.ST_BURST_SND~q ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hFFF0;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y7_N5
dffeas \mem_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr[0]~14_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[0] .is_wysiwyg = "true";
defparam \mem_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N6
cycloneive_lcell_comb \mem_addr[1]~16 (
// Equation(s):
// \mem_addr[1]~16_combout  = (mem_addr[1] & (!\mem_addr[0]~15 )) # (!mem_addr[1] & ((\mem_addr[0]~15 ) # (GND)))
// \mem_addr[1]~17  = CARRY((!\mem_addr[0]~15 ) # (!mem_addr[1]))

	.dataa(mem_addr[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_addr[0]~15 ),
	.combout(\mem_addr[1]~16_combout ),
	.cout(\mem_addr[1]~17 ));
// synopsys translate_off
defparam \mem_addr[1]~16 .lut_mask = 16'h5A5F;
defparam \mem_addr[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N7
dffeas \mem_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr[1]~16_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[1] .is_wysiwyg = "true";
defparam \mem_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N8
cycloneive_lcell_comb \mem_addr[2]~18 (
// Equation(s):
// \mem_addr[2]~18_combout  = (mem_addr[2] & (\mem_addr[1]~17  $ (GND))) # (!mem_addr[2] & (!\mem_addr[1]~17  & VCC))
// \mem_addr[2]~19  = CARRY((mem_addr[2] & !\mem_addr[1]~17 ))

	.dataa(gnd),
	.datab(mem_addr[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_addr[1]~17 ),
	.combout(\mem_addr[2]~18_combout ),
	.cout(\mem_addr[2]~19 ));
// synopsys translate_off
defparam \mem_addr[2]~18 .lut_mask = 16'hC30C;
defparam \mem_addr[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N9
dffeas \mem_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr[2]~18_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[2] .is_wysiwyg = "true";
defparam \mem_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N10
cycloneive_lcell_comb \mem_addr[3]~20 (
// Equation(s):
// \mem_addr[3]~20_combout  = (mem_addr[3] & (!\mem_addr[2]~19 )) # (!mem_addr[3] & ((\mem_addr[2]~19 ) # (GND)))
// \mem_addr[3]~21  = CARRY((!\mem_addr[2]~19 ) # (!mem_addr[3]))

	.dataa(mem_addr[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_addr[2]~19 ),
	.combout(\mem_addr[3]~20_combout ),
	.cout(\mem_addr[3]~21 ));
// synopsys translate_off
defparam \mem_addr[3]~20 .lut_mask = 16'h5A5F;
defparam \mem_addr[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N11
dffeas \mem_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr[3]~20_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[3] .is_wysiwyg = "true";
defparam \mem_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N30
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (mem_addr[3] & (mem_addr[1] & (mem_addr[0] & mem_addr[2])))

	.dataa(mem_addr[3]),
	.datab(mem_addr[1]),
	.datac(mem_addr[0]),
	.datad(mem_addr[2]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N12
cycloneive_lcell_comb \mem_addr[4]~22 (
// Equation(s):
// \mem_addr[4]~22_combout  = (mem_addr[4] & (\mem_addr[3]~21  $ (GND))) # (!mem_addr[4] & (!\mem_addr[3]~21  & VCC))
// \mem_addr[4]~23  = CARRY((mem_addr[4] & !\mem_addr[3]~21 ))

	.dataa(mem_addr[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_addr[3]~21 ),
	.combout(\mem_addr[4]~22_combout ),
	.cout(\mem_addr[4]~23 ));
// synopsys translate_off
defparam \mem_addr[4]~22 .lut_mask = 16'hA50A;
defparam \mem_addr[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N13
dffeas \mem_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr[4]~22_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[4] .is_wysiwyg = "true";
defparam \mem_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N14
cycloneive_lcell_comb \mem_addr[5]~24 (
// Equation(s):
// \mem_addr[5]~24_combout  = (mem_addr[5] & (!\mem_addr[4]~23 )) # (!mem_addr[5] & ((\mem_addr[4]~23 ) # (GND)))
// \mem_addr[5]~25  = CARRY((!\mem_addr[4]~23 ) # (!mem_addr[5]))

	.dataa(gnd),
	.datab(mem_addr[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_addr[4]~23 ),
	.combout(\mem_addr[5]~24_combout ),
	.cout(\mem_addr[5]~25 ));
// synopsys translate_off
defparam \mem_addr[5]~24 .lut_mask = 16'h3C3F;
defparam \mem_addr[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N15
dffeas \mem_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr[5]~24_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[5] .is_wysiwyg = "true";
defparam \mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N16
cycloneive_lcell_comb \mem_addr[6]~26 (
// Equation(s):
// \mem_addr[6]~26_combout  = (mem_addr[6] & (\mem_addr[5]~25  $ (GND))) # (!mem_addr[6] & (!\mem_addr[5]~25  & VCC))
// \mem_addr[6]~27  = CARRY((mem_addr[6] & !\mem_addr[5]~25 ))

	.dataa(gnd),
	.datab(mem_addr[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_addr[5]~25 ),
	.combout(\mem_addr[6]~26_combout ),
	.cout(\mem_addr[6]~27 ));
// synopsys translate_off
defparam \mem_addr[6]~26 .lut_mask = 16'hC30C;
defparam \mem_addr[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N17
dffeas \mem_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr[6]~26_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[6] .is_wysiwyg = "true";
defparam \mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N18
cycloneive_lcell_comb \mem_addr[7]~28 (
// Equation(s):
// \mem_addr[7]~28_combout  = (mem_addr[7] & (!\mem_addr[6]~27 )) # (!mem_addr[7] & ((\mem_addr[6]~27 ) # (GND)))
// \mem_addr[7]~29  = CARRY((!\mem_addr[6]~27 ) # (!mem_addr[7]))

	.dataa(gnd),
	.datab(mem_addr[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_addr[6]~27 ),
	.combout(\mem_addr[7]~28_combout ),
	.cout(\mem_addr[7]~29 ));
// synopsys translate_off
defparam \mem_addr[7]~28 .lut_mask = 16'h3C3F;
defparam \mem_addr[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N19
dffeas \mem_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr[7]~28_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[7] .is_wysiwyg = "true";
defparam \mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N20
cycloneive_lcell_comb \mem_addr[8]~30 (
// Equation(s):
// \mem_addr[8]~30_combout  = (mem_addr[8] & (\mem_addr[7]~29  $ (GND))) # (!mem_addr[8] & (!\mem_addr[7]~29  & VCC))
// \mem_addr[8]~31  = CARRY((mem_addr[8] & !\mem_addr[7]~29 ))

	.dataa(gnd),
	.datab(mem_addr[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_addr[7]~29 ),
	.combout(\mem_addr[8]~30_combout ),
	.cout(\mem_addr[8]~31 ));
// synopsys translate_off
defparam \mem_addr[8]~30 .lut_mask = 16'hC30C;
defparam \mem_addr[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N21
dffeas \mem_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr[8]~30_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[8] .is_wysiwyg = "true";
defparam \mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N22
cycloneive_lcell_comb \mem_addr[9]~32 (
// Equation(s):
// \mem_addr[9]~32_combout  = (mem_addr[9] & (!\mem_addr[8]~31 )) # (!mem_addr[9] & ((\mem_addr[8]~31 ) # (GND)))
// \mem_addr[9]~33  = CARRY((!\mem_addr[8]~31 ) # (!mem_addr[9]))

	.dataa(mem_addr[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_addr[8]~31 ),
	.combout(\mem_addr[9]~32_combout ),
	.cout(\mem_addr[9]~33 ));
// synopsys translate_off
defparam \mem_addr[9]~32 .lut_mask = 16'h5A5F;
defparam \mem_addr[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N23
dffeas \mem_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr[9]~32_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[9] .is_wysiwyg = "true";
defparam \mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N24
cycloneive_lcell_comb \mem_addr[10]~34 (
// Equation(s):
// \mem_addr[10]~34_combout  = (mem_addr[10] & (\mem_addr[9]~33  $ (GND))) # (!mem_addr[10] & (!\mem_addr[9]~33  & VCC))
// \mem_addr[10]~35  = CARRY((mem_addr[10] & !\mem_addr[9]~33 ))

	.dataa(gnd),
	.datab(mem_addr[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_addr[9]~33 ),
	.combout(\mem_addr[10]~34_combout ),
	.cout(\mem_addr[10]~35 ));
// synopsys translate_off
defparam \mem_addr[10]~34 .lut_mask = 16'hC30C;
defparam \mem_addr[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N25
dffeas \mem_addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr[10]~34_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[10] .is_wysiwyg = "true";
defparam \mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N26
cycloneive_lcell_comb \mem_addr[11]~36 (
// Equation(s):
// \mem_addr[11]~36_combout  = (mem_addr[11] & (!\mem_addr[10]~35 )) # (!mem_addr[11] & ((\mem_addr[10]~35 ) # (GND)))
// \mem_addr[11]~37  = CARRY((!\mem_addr[10]~35 ) # (!mem_addr[11]))

	.dataa(mem_addr[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_addr[10]~35 ),
	.combout(\mem_addr[11]~36_combout ),
	.cout(\mem_addr[11]~37 ));
// synopsys translate_off
defparam \mem_addr[11]~36 .lut_mask = 16'h5A5F;
defparam \mem_addr[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N27
dffeas \mem_addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr[11]~36_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[11] .is_wysiwyg = "true";
defparam \mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N28
cycloneive_lcell_comb \mem_addr[12]~38 (
// Equation(s):
// \mem_addr[12]~38_combout  = (mem_addr[12] & (\mem_addr[11]~37  $ (GND))) # (!mem_addr[12] & (!\mem_addr[11]~37  & VCC))
// \mem_addr[12]~39  = CARRY((mem_addr[12] & !\mem_addr[11]~37 ))

	.dataa(gnd),
	.datab(mem_addr[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_addr[11]~37 ),
	.combout(\mem_addr[12]~38_combout ),
	.cout(\mem_addr[12]~39 ));
// synopsys translate_off
defparam \mem_addr[12]~38 .lut_mask = 16'hC30C;
defparam \mem_addr[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N29
dffeas \mem_addr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr[12]~38_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[12] .is_wysiwyg = "true";
defparam \mem_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N30
cycloneive_lcell_comb \mem_addr[13]~40 (
// Equation(s):
// \mem_addr[13]~40_combout  = mem_addr[13] $ (\mem_addr[12]~39 )

	.dataa(mem_addr[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem_addr[12]~39 ),
	.combout(\mem_addr[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem_addr[13]~40 .lut_mask = 16'h5A5A;
defparam \mem_addr[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N31
dffeas \mem_addr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr[13]~40_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_addr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[13] .is_wysiwyg = "true";
defparam \mem_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N28
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (mem_addr[12] & mem_addr[13])

	.dataa(gnd),
	.datab(mem_addr[12]),
	.datac(gnd),
	.datad(mem_addr[13]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'hCC00;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N8
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (mem_addr[5] & (mem_addr[7] & (mem_addr[6] & mem_addr[4])))

	.dataa(mem_addr[5]),
	.datab(mem_addr[7]),
	.datac(mem_addr[6]),
	.datad(mem_addr[4]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N2
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (mem_addr[11] & (mem_addr[9] & (mem_addr[8] & mem_addr[10])))

	.dataa(mem_addr[11]),
	.datab(mem_addr[9]),
	.datac(mem_addr[8]),
	.datad(mem_addr[10]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N10
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~0_combout  & (\Equal0~3_combout  & (\Equal0~1_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N24
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Equal0~4_combout  & (\state_reg.ST_BURST_SND~q  & !\snd_req~input_o ))

	.dataa(\Equal0~4_combout ),
	.datab(\state_reg.ST_BURST_SND~q ),
	.datac(\snd_req~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h0808;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N0
cycloneive_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (!\Selector0~1_combout  & ((\rcv_ack~input_o ) # (\state_reg.ST_WAIT_RCV_ACK_UP~q )))

	.dataa(\rcv_ack~input_o ),
	.datab(gnd),
	.datac(\state_reg.ST_WAIT_RCV_ACK_UP~q ),
	.datad(\Selector0~1_combout ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'h00FA;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N1
dffeas \state_reg.ST_WAIT_RCV_ACK_UP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\xrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.ST_WAIT_RCV_ACK_UP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.ST_WAIT_RCV_ACK_UP .is_wysiwyg = "true";
defparam \state_reg.ST_WAIT_RCV_ACK_UP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N28
cycloneive_lcell_comb \rcv_req~0 (
// Equation(s):
// \rcv_req~0_combout  = (!\state_reg.ST_WAIT_RCV_ACK_UP~q  & \xrst~input_o )

	.dataa(\state_reg.ST_WAIT_RCV_ACK_UP~q ),
	.datab(gnd),
	.datac(\xrst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcv_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcv_req~0 .lut_mask = 16'h5050;
defparam \rcv_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N14
cycloneive_lcell_comb \mem_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \mem_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = mem_addr[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_addr[13]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \mem_rtl_0|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N15
dffeas \mem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\mem_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N0
cycloneive_lcell_comb \mem_rtl_0|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \mem_rtl_0|auto_generated|decode3|eq_node [0] = (!mem_addr[13] & \state_reg.ST_BURST_RCV~q )

	.dataa(mem_addr[13]),
	.datab(gnd),
	.datac(\state_reg.ST_BURST_RCV~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|decode3|eq_node[0] .lut_mask = 16'h5050;
defparam \mem_rtl_0|auto_generated|decode3|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N22
cycloneive_io_ibuf \pixel_a_in[0]~input (
	.i(pixel_a_in[0]),
	.ibar(gnd),
	.o(\pixel_a_in[0]~input_o ));
// synopsys translate_off
defparam \pixel_a_in[0]~input .bus_hold = "false";
defparam \pixel_a_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[0]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N2
cycloneive_lcell_comb \mem_rtl_0|auto_generated|decode3|eq_node[1] (
// Equation(s):
// \mem_rtl_0|auto_generated|decode3|eq_node [1] = (mem_addr[13] & \state_reg.ST_BURST_RCV~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(mem_addr[13]),
	.datad(\state_reg.ST_BURST_RCV~q ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|decode3|eq_node[1] .lut_mask = 16'hF000;
defparam \mem_rtl_0|auto_generated|decode3|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[0]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N4
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[16]~0 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[16]~0_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & ((\mem_rtl_0|auto_generated|ram_block1a40~portadataout ))) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem_rtl_0|auto_generated|ram_block1a16~portadataout ))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[16]~0 .lut_mask = 16'hFC30;
defparam \mem_rtl_0|auto_generated|mux2|result_node[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N1
cycloneive_io_ibuf \pixel_a_in[1]~input (
	.i(pixel_a_in[1]),
	.ibar(gnd),
	.o(\pixel_a_in[1]~input_o ));
// synopsys translate_off
defparam \pixel_a_in[1]~input .bus_hold = "false";
defparam \pixel_a_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[1]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y7_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[1]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N16
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[17]~1 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[17]~1_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a41~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a17~portadataout )))

	.dataa(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[17]~1 .lut_mask = 16'hF5A0;
defparam \mem_rtl_0|auto_generated|mux2|result_node[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \pixel_a_in[2]~input (
	.i(pixel_a_in[2]),
	.ibar(gnd),
	.o(\pixel_a_in[2]~input_o ));
// synopsys translate_off
defparam \pixel_a_in[2]~input .bus_hold = "false";
defparam \pixel_a_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y4_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[2]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y4_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[2]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N28
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[18]~2 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[18]~2_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a42~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a18~portadataout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[18]~2 .lut_mask = 16'hCCF0;
defparam \mem_rtl_0|auto_generated|mux2|result_node[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \pixel_a_in[3]~input (
	.i(pixel_a_in[3]),
	.ibar(gnd),
	.o(\pixel_a_in[3]~input_o ));
// synopsys translate_off
defparam \pixel_a_in[3]~input .bus_hold = "false";
defparam \pixel_a_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y6_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[3]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y6_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[3]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N20
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[19]~3 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[19]~3_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a43~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a19~portadataout )))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[19]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[19]~3 .lut_mask = 16'hAAF0;
defparam \mem_rtl_0|auto_generated|mux2|result_node[19]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \pixel_a_in[4]~input (
	.i(pixel_a_in[4]),
	.ibar(gnd),
	.o(\pixel_a_in[4]~input_o ));
// synopsys translate_off
defparam \pixel_a_in[4]~input .bus_hold = "false";
defparam \pixel_a_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y2_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[4]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y7_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[4]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N30
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[20]~4 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[20]~4_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a44~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a20~portadataout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[20]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[20]~4 .lut_mask = 16'hCCF0;
defparam \mem_rtl_0|auto_generated|mux2|result_node[20]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
cycloneive_io_ibuf \pixel_a_in[5]~input (
	.i(pixel_a_in[5]),
	.ibar(gnd),
	.o(\pixel_a_in[5]~input_o ));
// synopsys translate_off
defparam \pixel_a_in[5]~input .bus_hold = "false";
defparam \pixel_a_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[5]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[5]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N20
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[21]~5 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[21]~5_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a45~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a21~portadataout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[21]~5 .lut_mask = 16'hF3C0;
defparam \mem_rtl_0|auto_generated|mux2|result_node[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \pixel_a_in[6]~input (
	.i(pixel_a_in[6]),
	.ibar(gnd),
	.o(\pixel_a_in[6]~input_o ));
// synopsys translate_off
defparam \pixel_a_in[6]~input .bus_hold = "false";
defparam \pixel_a_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[6]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[6]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y10_N28
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[22]~6 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[22]~6_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a46~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a22~portadataout )))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datab(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[22]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[22]~6 .lut_mask = 16'hB8B8;
defparam \mem_rtl_0|auto_generated|mux2|result_node[22]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneive_io_ibuf \pixel_a_in[7]~input (
	.i(pixel_a_in[7]),
	.ibar(gnd),
	.o(\pixel_a_in[7]~input_o ));
// synopsys translate_off
defparam \pixel_a_in[7]~input .bus_hold = "false";
defparam \pixel_a_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y2_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[7]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y4_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_a_in[7]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y2_N16
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[23]~7 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[23]~7_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a47~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a23~portadataout )))

	.dataa(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\mem_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datac(gnd),
	.datad(\mem_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[23]~7 .lut_mask = 16'hDD88;
defparam \mem_rtl_0|auto_generated|mux2|result_node[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N1
cycloneive_io_ibuf \pixel_b_in[0]~input (
	.i(pixel_b_in[0]),
	.ibar(gnd),
	.o(\pixel_b_in[0]~input_o ));
// synopsys translate_off
defparam \pixel_b_in[0]~input .bus_hold = "false";
defparam \pixel_b_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[0]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[0]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N28
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[8]~8 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[8]~8_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & ((\mem_rtl_0|auto_generated|ram_block1a32~portadataout ))) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem_rtl_0|auto_generated|ram_block1a8~portadataout ))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[8]~8 .lut_mask = 16'hFC0C;
defparam \mem_rtl_0|auto_generated|mux2|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \pixel_b_in[1]~input (
	.i(pixel_b_in[1]),
	.ibar(gnd),
	.o(\pixel_b_in[1]~input_o ));
// synopsys translate_off
defparam \pixel_b_in[1]~input .bus_hold = "false";
defparam \pixel_b_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y3_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[1]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[1]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N28
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[9]~9 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[9]~9_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & ((\mem_rtl_0|auto_generated|ram_block1a33~portadataout ))) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem_rtl_0|auto_generated|ram_block1a9~portadataout ))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[9]~9 .lut_mask = 16'hF0AA;
defparam \mem_rtl_0|auto_generated|mux2|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \pixel_b_in[2]~input (
	.i(pixel_b_in[2]),
	.ibar(gnd),
	.o(\pixel_b_in[2]~input_o ));
// synopsys translate_off
defparam \pixel_b_in[2]~input .bus_hold = "false";
defparam \pixel_b_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y1_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[2]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y3_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[2]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N24
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[10]~10 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[10]~10_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a34~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a10~portadataout )))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[10]~10 .lut_mask = 16'hAAF0;
defparam \mem_rtl_0|auto_generated|mux2|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneive_io_ibuf \pixel_b_in[3]~input (
	.i(pixel_b_in[3]),
	.ibar(gnd),
	.o(\pixel_b_in[3]~input_o ));
// synopsys translate_off
defparam \pixel_b_in[3]~input .bus_hold = "false";
defparam \pixel_b_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[3]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y5_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[3]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N20
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[11]~11 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[11]~11_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & ((\mem_rtl_0|auto_generated|ram_block1a35~portadataout ))) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem_rtl_0|auto_generated|ram_block1a11~portadataout ))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datac(\mem_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[11]~11 .lut_mask = 16'hF0CC;
defparam \mem_rtl_0|auto_generated|mux2|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \pixel_b_in[4]~input (
	.i(pixel_b_in[4]),
	.ibar(gnd),
	.o(\pixel_b_in[4]~input_o ));
// synopsys translate_off
defparam \pixel_b_in[4]~input .bus_hold = "false";
defparam \pixel_b_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[4]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[4]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N16
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[12]~12 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[12]~12_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a36~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a12~portadataout )))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[12]~12 .lut_mask = 16'hAAF0;
defparam \mem_rtl_0|auto_generated|mux2|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N15
cycloneive_io_ibuf \pixel_b_in[5]~input (
	.i(pixel_b_in[5]),
	.ibar(gnd),
	.o(\pixel_b_in[5]~input_o ));
// synopsys translate_off
defparam \pixel_b_in[5]~input .bus_hold = "false";
defparam \pixel_b_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[5]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y6_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[5]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N16
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[13]~13 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[13]~13_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & ((\mem_rtl_0|auto_generated|ram_block1a37~portadataout ))) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem_rtl_0|auto_generated|ram_block1a13~portadataout ))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[13]~13 .lut_mask = 16'hFA0A;
defparam \mem_rtl_0|auto_generated|mux2|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N22
cycloneive_io_ibuf \pixel_b_in[6]~input (
	.i(pixel_b_in[6]),
	.ibar(gnd),
	.o(\pixel_b_in[6]~input_o ));
// synopsys translate_off
defparam \pixel_b_in[6]~input .bus_hold = "false";
defparam \pixel_b_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y8_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[6]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[6]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N0
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[14]~14 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[14]~14_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a38~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a14~portadataout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[14]~14 .lut_mask = 16'hF3C0;
defparam \mem_rtl_0|auto_generated|mux2|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N1
cycloneive_io_ibuf \pixel_b_in[7]~input (
	.i(pixel_b_in[7]),
	.ibar(gnd),
	.o(\pixel_b_in[7]~input_o ));
// synopsys translate_off
defparam \pixel_b_in[7]~input .bus_hold = "false";
defparam \pixel_b_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y3_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[7]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y1_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_b_in[7]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N6
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[15]~15 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[15]~15_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & ((\mem_rtl_0|auto_generated|ram_block1a39~portadataout ))) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem_rtl_0|auto_generated|ram_block1a15~portadataout ))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datab(\mem_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[15]~15 .lut_mask = 16'hCACA;
defparam \mem_rtl_0|auto_generated|mux2|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N15
cycloneive_io_ibuf \pixel_c_in[0]~input (
	.i(pixel_c_in[0]),
	.ibar(gnd),
	.o(\pixel_c_in[0]~input_o ));
// synopsys translate_off
defparam \pixel_c_in[0]~input .bus_hold = "false";
defparam \pixel_c_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[0]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[0]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N14
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[0]~16 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[0]~16_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a24~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a0~portadataout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[0]~16 .lut_mask = 16'hF3C0;
defparam \mem_rtl_0|auto_generated|mux2|result_node[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \pixel_c_in[1]~input (
	.i(pixel_c_in[1]),
	.ibar(gnd),
	.o(\pixel_c_in[1]~input_o ));
// synopsys translate_off
defparam \pixel_c_in[1]~input .bus_hold = "false";
defparam \pixel_c_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y5_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[1]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y6_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[1]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N28
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[1]~17 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[1]~17_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & ((\mem_rtl_0|auto_generated|ram_block1a25~portadataout ))) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem_rtl_0|auto_generated|ram_block1a1~portadataout ))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[1]~17 .lut_mask = 16'hFA0A;
defparam \mem_rtl_0|auto_generated|mux2|result_node[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cycloneive_io_ibuf \pixel_c_in[2]~input (
	.i(pixel_c_in[2]),
	.ibar(gnd),
	.o(\pixel_c_in[2]~input_o ));
// synopsys translate_off
defparam \pixel_c_in[2]~input .bus_hold = "false";
defparam \pixel_c_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[2]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[2]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y10_N22
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[2]~18 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[2]~18_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a26~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a2~portadataout )))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datac(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[2]~18 .lut_mask = 16'hCFC0;
defparam \mem_rtl_0|auto_generated|mux2|result_node[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
cycloneive_io_ibuf \pixel_c_in[3]~input (
	.i(pixel_c_in[3]),
	.ibar(gnd),
	.o(\pixel_c_in[3]~input_o ));
// synopsys translate_off
defparam \pixel_c_in[3]~input .bus_hold = "false";
defparam \pixel_c_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[3]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[3]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N22
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[3]~19 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[3]~19_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & ((\mem_rtl_0|auto_generated|ram_block1a27~portadataout ))) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem_rtl_0|auto_generated|ram_block1a3~portadataout ))

	.dataa(gnd),
	.datab(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\mem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[3]~19 .lut_mask = 16'hFC30;
defparam \mem_rtl_0|auto_generated|mux2|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \pixel_c_in[4]~input (
	.i(pixel_c_in[4]),
	.ibar(gnd),
	.o(\pixel_c_in[4]~input_o ));
// synopsys translate_off
defparam \pixel_c_in[4]~input .bus_hold = "false";
defparam \pixel_c_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y3_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[4]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y4_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[4]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N26
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[4]~20 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[4]~20_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a28~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a4~portadataout )))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[4]~20 .lut_mask = 16'hAFA0;
defparam \mem_rtl_0|auto_generated|mux2|result_node[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \pixel_c_in[5]~input (
	.i(pixel_c_in[5]),
	.ibar(gnd),
	.o(\pixel_c_in[5]~input_o ));
// synopsys translate_off
defparam \pixel_c_in[5]~input .bus_hold = "false";
defparam \pixel_c_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[5]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[5]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N4
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[5]~21 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[5]~21_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & (\mem_rtl_0|auto_generated|ram_block1a29~portadataout )) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\mem_rtl_0|auto_generated|ram_block1a5~portadataout )))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[5]~21 .lut_mask = 16'hAAF0;
defparam \mem_rtl_0|auto_generated|mux2|result_node[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \pixel_c_in[6]~input (
	.i(pixel_c_in[6]),
	.ibar(gnd),
	.o(\pixel_c_in[6]~input_o ));
// synopsys translate_off
defparam \pixel_c_in[6]~input .bus_hold = "false";
defparam \pixel_c_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y8_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[6]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[6]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N0
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[6]~22 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[6]~22_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & ((\mem_rtl_0|auto_generated|ram_block1a30~portadataout ))) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem_rtl_0|auto_generated|ram_block1a6~portadataout ))

	.dataa(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(\mem_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[6]~22 .lut_mask = 16'hFA50;
defparam \mem_rtl_0|auto_generated|mux2|result_node[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \pixel_c_in[7]~input (
	.i(pixel_c_in[7]),
	.ibar(gnd),
	.o(\pixel_c_in[7]~input_o ));
// synopsys translate_off
defparam \pixel_c_in[7]~input .bus_hold = "false";
defparam \pixel_c_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[7]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \mem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\mem_rtl_0|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(mem_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_c_in[7]~input_o }),
	.portaaddr({mem_addr[12],mem_addr[11],mem_addr[10],mem_addr[9],mem_addr[8],mem_addr[7],mem_addr[6],mem_addr[5],mem_addr[4],mem_addr[3],mem_addr[2],mem_addr[1],mem_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_ii81:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N0
cycloneive_lcell_comb \mem_rtl_0|auto_generated|mux2|result_node[7]~23 (
// Equation(s):
// \mem_rtl_0|auto_generated|mux2|result_node[7]~23_combout  = (\mem_rtl_0|auto_generated|address_reg_a [0] & ((\mem_rtl_0|auto_generated|ram_block1a31~portadataout ))) # (!\mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\mem_rtl_0|auto_generated|ram_block1a7~portadataout ))

	.dataa(\mem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(gnd),
	.datac(\mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\mem_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\mem_rtl_0|auto_generated|mux2|result_node[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|mux2|result_node[7]~23 .lut_mask = 16'hFA0A;
defparam \mem_rtl_0|auto_generated|mux2|result_node[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

assign rcv_req = \rcv_req~output_o ;

assign pixel_a_out[0] = \pixel_a_out[0]~output_o ;

assign pixel_a_out[1] = \pixel_a_out[1]~output_o ;

assign pixel_a_out[2] = \pixel_a_out[2]~output_o ;

assign pixel_a_out[3] = \pixel_a_out[3]~output_o ;

assign pixel_a_out[4] = \pixel_a_out[4]~output_o ;

assign pixel_a_out[5] = \pixel_a_out[5]~output_o ;

assign pixel_a_out[6] = \pixel_a_out[6]~output_o ;

assign pixel_a_out[7] = \pixel_a_out[7]~output_o ;

assign pixel_b_out[0] = \pixel_b_out[0]~output_o ;

assign pixel_b_out[1] = \pixel_b_out[1]~output_o ;

assign pixel_b_out[2] = \pixel_b_out[2]~output_o ;

assign pixel_b_out[3] = \pixel_b_out[3]~output_o ;

assign pixel_b_out[4] = \pixel_b_out[4]~output_o ;

assign pixel_b_out[5] = \pixel_b_out[5]~output_o ;

assign pixel_b_out[6] = \pixel_b_out[6]~output_o ;

assign pixel_b_out[7] = \pixel_b_out[7]~output_o ;

assign pixel_c_out[0] = \pixel_c_out[0]~output_o ;

assign pixel_c_out[1] = \pixel_c_out[1]~output_o ;

assign pixel_c_out[2] = \pixel_c_out[2]~output_o ;

assign pixel_c_out[3] = \pixel_c_out[3]~output_o ;

assign pixel_c_out[4] = \pixel_c_out[4]~output_o ;

assign pixel_c_out[5] = \pixel_c_out[5]~output_o ;

assign pixel_c_out[6] = \pixel_c_out[6]~output_o ;

assign pixel_c_out[7] = \pixel_c_out[7]~output_o ;

assign snd_ack = \snd_ack~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
