Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date             : Mon Dec 12 20:23:40 2022
| Host             : ucompute2.physics.umd.edu running 64-bit Ubuntu 20.04.5 LTS
| Command          : report_power -file PEA_top_module_1_power_routed.rpt -pb PEA_top_module_1_power_summary_routed.pb -rpx PEA_top_module_1_power_routed.rpx
| Design           : PEA_top_module_1
| Device           : xc7a35ticpg236-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.155        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.094        |
| Device Static (W)        | 0.060        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 99.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.044 |       36 |       --- |             --- |
| Slice Logic              |     0.009 |     1968 |       --- |             --- |
|   LUT as Logic           |     0.009 |      612 |     20800 |            2.94 |
|   LUT as Distributed RAM |    <0.001 |      408 |      9600 |            4.25 |
|   Register               |    <0.001 |      741 |     41600 |            1.78 |
|   CARRY4                 |    <0.001 |       16 |      8150 |            0.20 |
|   F7/F8 Muxes            |    <0.001 |       46 |     32600 |            0.14 |
|   Others                 |     0.000 |       41 |       --- |             --- |
| Signals                  |     0.020 |     1240 |       --- |             --- |
| DSPs                     |    <0.001 |        4 |        90 |            4.44 |
| I/O                      |     0.020 |       59 |       106 |           55.66 |
| Static Power             |     0.060 |          |           |                 |
| Total                    |     0.155 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.950 |     0.085 |       0.079 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.013 |       0.002 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.010 |       0.009 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------+-----------------------------------------------+-----------------+
| Clock                                         | Domain                                        | Constraint (ns) |
+-----------------------------------------------+-----------------------------------------------+-----------------+
| FSM2/COMMAND_MEM_CONTROLLER/state[0]          | FSM2/COMMAND_MEM_CONTROLLER/state[0]          |            20.0 |
| FSM2/COMMAND_MEM_CONTROLLER/state[1]          | FSM2/COMMAND_MEM_CONTROLLER/state[1]          |            20.0 |
| FSM2/COMMAND_MEM_CONTROLLER/state[2]          | FSM2/COMMAND_MEM_CONTROLLER/state[2]          |            20.0 |
| FSM2/DATA_MEM_CONTROLLER/state[0]             | FSM2/DATA_MEM_CONTROLLER/state[0]             |            20.0 |
| FSM2/DATA_MEM_CONTROLLER/state[1]             | FSM2/DATA_MEM_CONTROLLER/state[1]             |            20.0 |
| FSM2/DATA_MEM_CONTROLLER/state[2]             | FSM2/DATA_MEM_CONTROLLER/state[2]             |            20.0 |
| FSM2/evb_command/evp/state[0]                 | FSM2/evb_command/evp/state[0]                 |            20.0 |
| FSM2/evb_command/evp/state[1]                 | FSM2/evb_command/evp/state[1]                 |            20.0 |
| FSM2/evb_command/evp/state[2]                 | FSM2/evb_command/evp/state[2]                 |            20.0 |
| FSM2/evb_command/evp/state[3]                 | FSM2/evb_command/evp/state[3]                 |            20.0 |
| FSM2/evb_command/state[0]                     | FSM2/evb_command/state[0]                     |            20.0 |
| FSM2/evb_command/state[1]                     | FSM2/evb_command/state[1]                     |            20.0 |
| FSM2/evb_command/state[2]                     | FSM2/evb_command/state[2]                     |            20.0 |
| FSM2/evb_command/state[3]                     | FSM2/evb_command/state[3]                     |            20.0 |
| FSM2/evp_command/state[0]                     | FSM2/evp_command/state[0]                     |            20.0 |
| FSM2/evp_command/state[1]                     | FSM2/evp_command/state[1]                     |            20.0 |
| FSM2/evp_command/state[2]                     | FSM2/evp_command/state[2]                     |            20.0 |
| FSM2/evp_command/state[3]                     | FSM2/evp_command/state[3]                     |            20.0 |
| FSM2/get_command/FSM_onehot_state_reg_n_0_[0] | FSM2/get_command/FSM_onehot_state_reg_n_3_[0] |            20.0 |
| FSM2/get_command/instr_reg_n_0_[0]            | FSM2/get_command/instr_reg_n_3_[0]            |            20.0 |
| FSM2/get_command/instr_reg_n_0_[1]            | FSM2/get_command/instr_reg[1]_0[0]            |            20.0 |
| FSM2/get_command/instr_reg_n_0_[2]            | FSM2/get_command/instr_reg_n_3_[2]            |            20.0 |
| FSM2/get_command/instr_reg_n_0_[3]            | FSM2/get_command/instr_reg_n_3_[3]            |            20.0 |
| FSM2/get_command/instr_reg_n_0_[4]            | FSM2/get_command/instr_reg_n_3_[4]            |            20.0 |
| FSM2/get_command/instr_reg_n_0_[5]            | FSM2/get_command/instr_reg_n_3_[5]            |            20.0 |
| FSM2/get_command/instr_reg_n_0_[6]            | FSM2/get_command/instr_reg_n_3_[6]            |            20.0 |
| FSM2/get_command/instr_reg_n_0_[7]            | FSM2/get_command/instr_reg_n_3_[7]            |            20.0 |
| FSM2/get_command/state_reg[0]                 | FSM2/get_command/state_reg[0]                 |            20.0 |
| FSM2/get_command/state_reg[1]                 | FSM2/get_command/state_reg[1]                 |            20.0 |
| FSM2/stp_command/state[0]                     | FSM2/stp_command/state[0]                     |            20.0 |
| FSM2/stp_command/state[1]                     | FSM2/stp_command/state[1]                     |            20.0 |
| FSM2/stp_command/state[2]                     | FSM2/stp_command/state[2]                     |            20.0 |
| clk                                           | clk                                           |            20.0 |
+-----------------------------------------------+-----------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| PEA_top_module_1           |     0.094 |
|   FSM2                     |     0.074 |
|     COMMAND_MEM_CONTROLLER |     0.001 |
|     DATA_MEM_CONTROLLER    |     0.001 |
|     MUX_rd_addr_data       |     0.002 |
|     MUX_result             |     0.002 |
|     MUX_status             |     0.002 |
|     RAM_COMMAND            |     0.002 |
|     RAM_DATA               |     0.003 |
|     evb_command            |     0.017 |
|       evp                  |     0.014 |
|     evp_command            |     0.016 |
|     get_command            |     0.010 |
|     stp_command            |     0.016 |
+----------------------------+-----------+


