
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035569                       # Number of seconds simulated
sim_ticks                                 35569492431                       # Number of ticks simulated
final_tick                               565133872368                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122255                       # Simulator instruction rate (inst/s)
host_op_rate                                   154548                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1973507                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888560                       # Number of bytes of host memory used
host_seconds                                 18023.49                       # Real time elapsed on the host
sim_insts                                  2203463464                       # Number of instructions simulated
sim_ops                                    2785491336                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2144768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1352576                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3500416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1443328                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1443328                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16756                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10567                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27347                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11276                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11276                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     60297965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     38026295                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                98410626                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39584                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46782                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              86366                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40577695                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40577695                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40577695                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     60297965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     38026295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              138988320                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85298544                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30995689                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25426109                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016267                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13023765                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12083376                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157061                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86986                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32016496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170301807                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30995689                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15240437                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36590914                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10808789                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6648009                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15662454                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807004                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84015722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.491036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47424808     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3655872      4.35%     60.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3193184      3.80%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437900      4.09%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3004333      3.58%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1572508      1.87%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025087      1.22%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2716395      3.23%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17985635     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84015722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363379                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.996538                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33677563                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6229112                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34810368                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544835                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8753835                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076825                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6493                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201989570                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8753835                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35349193                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2727632                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       805605                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33651281                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2728168                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195136661                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12231                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1705347                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748228                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          245                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271064662                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909931999                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909931999                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102805398                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33770                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17748                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7249521                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19232643                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10024997                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241950                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3206012                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183957980                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33754                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147803041                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279712                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61044014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186549132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1710                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84015722                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759231                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909677                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29812363     35.48%     35.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17836277     21.23%     56.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11970502     14.25%     70.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7633437      9.09%     80.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7542034      8.98%     89.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4426231      5.27%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3393580      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745706      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655592      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84015722                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083929     69.96%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204299     13.19%     83.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260987     16.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121591992     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018108      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15742266     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8434653      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147803041                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.732773                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549256                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010482                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381450768                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245036786                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143657307                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149352297                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263519                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7020514                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          418                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1060                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2283324                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8753835                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1968939                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160544                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183991734                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       313920                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19232643                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10024997                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17732                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116137                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7250                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1060                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129192                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2361070                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145225478                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14794985                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2577559                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22989626                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20584027                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8194641                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.702555                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143804344                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143657307                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93724761                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261819624                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684171                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357975                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61573183                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2041275                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75261887                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626612                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172094                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29958006     39.81%     39.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20447557     27.17%     66.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8372660     11.12%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290310      5.70%     83.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3688295      4.90%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1812602      2.41%     91.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1993933      2.65%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009867      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3688657      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75261887                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3688657                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255568333                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376752269                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41441                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1282822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852985                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852985                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.172353                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.172353                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655698849                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197063962                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189423215                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85298544                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31135754                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25339984                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2079706                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13268885                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12276963                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3207422                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91826                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34418650                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170021304                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31135754                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15484385                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35732233                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10672284                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5342315                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16824905                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       835546                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84050639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.491469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48318406     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1930709      2.30%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2516594      2.99%     62.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3787888      4.51%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3676506      4.37%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2793722      3.32%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1660001      1.98%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2487124      2.96%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16879689     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84050639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365021                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.993250                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35553412                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5223902                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34447562                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       268592                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8557170                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5272274                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203427191                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1341                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8557170                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37439115                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1038023                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1438622                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32786554                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2791149                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     197511066                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          751                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1210365                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       873669                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275215572                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919826626                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919826626                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171173713                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104041853                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41841                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23580                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7876368                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18308492                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9701697                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       188547                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3341306                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183590274                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39740                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147883994                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       274869                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59673535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    181525385                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6320                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84050639                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759463                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896385                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29080825     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18523797     22.04%     56.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12006873     14.29%     70.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8132782      9.68%     80.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7606178      9.05%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4066027      4.84%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2991910      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       896178      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       746069      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84050639                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         728055     69.34%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149468     14.23%     83.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172523     16.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123065336     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2090155      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16710      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14598947      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8112846      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147883994                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733722                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1050049                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007100                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381143545                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    243304383                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143743180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148934043                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       501164                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7012946                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          873                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2461670                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           58                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8557170                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         610331                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98665                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183630019                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1257083                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18308492                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9701697                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23030                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74690                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          873                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1273891                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1170795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2444686                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145062308                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13743327                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2821686                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21680116                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20321480                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7936789                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.700642                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143780764                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143743180                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92361374                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        259351241                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.685177                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356125                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100247658                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123208638                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60421698                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33420                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2113954                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75493469                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632044                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152209                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28994995     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21755256     28.82%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8000459     10.60%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4582772      6.07%     83.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3831645      5.08%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1911735      2.53%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1856341      2.46%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       801281      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3758985      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75493469                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100247658                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123208638                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18535573                       # Number of memory references committed
system.switch_cpus1.commit.loads             11295546                       # Number of loads committed
system.switch_cpus1.commit.membars              16710                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17670991                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111055880                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2513978                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3758985                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           255364820                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375822321                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1247905                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100247658                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123208638                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100247658                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850878                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850878                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.175256                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.175256                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       652784611                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198546581                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187867528                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33420                       # number of misc regfile writes
system.l2.replacements                          27348                       # number of replacements
system.l2.tagsinuse                      16383.984830                       # Cycle average of tags in use
system.l2.total_refs                          1224874                       # Total number of references to valid blocks.
system.l2.sampled_refs                          43732                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.008644                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           192.812711                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      4.454258                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6004.164813                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.335757                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3674.150770                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3701.516926                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2800.549596                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011768                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000272                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.366465                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.224252                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.225923                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.170932                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        78873                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        41755                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  120628                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            42521                       # number of Writeback hits
system.l2.Writeback_hits::total                 42521                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        78873                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        41755                       # number of demand (read+write) hits
system.l2.demand_hits::total                   120628                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        78873                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        41755                       # number of overall hits
system.l2.overall_hits::total                  120628                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16756                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10564                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27344                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16756                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10567                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27347                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16756                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10567                       # number of overall misses
system.l2.overall_misses::total                 27347                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       441742                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    924441218                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       569752                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    561983709                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1487436421                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       120273                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        120273                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       441742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    924441218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       569752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    562103982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1487556694                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       441742                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    924441218                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       569752                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    562103982                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1487556694                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95629                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52319                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              147972                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        42521                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             42521                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95629                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52322                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               147975                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95629                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52322                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              147975                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.175219                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.201915                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.184792                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.175219                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.201961                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184808                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.175219                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.201961                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184808                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40158.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55170.757818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43827.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53198.003502                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54397.177480                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        40091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        40091                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40158.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55170.757818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43827.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53194.282389                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54395.608074                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40158.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55170.757818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43827.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53194.282389                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54395.608074                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11276                       # number of writebacks
system.l2.writebacks::total                     11276                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16756                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10564                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27344                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27347                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27347                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       379505                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    828273269                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       493337                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    500573131                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1329719242                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       102670                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       102670                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       379505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    828273269                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       493337                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    500675801                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1329821912                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       379505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    828273269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       493337                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    500675801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1329821912                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.175219                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.201915                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.184792                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.175219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.201961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184808                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.175219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.201961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184808                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34500.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49431.443602                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        37949                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47384.809826                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48629.287668                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 34223.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 34223.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34500.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49431.443602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        37949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47381.073247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48627.707317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34500.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49431.443602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        37949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47381.073247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48627.707317                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996605                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015670103                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843321.421053                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996605                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15662442                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15662442                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15662442                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15662442                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15662442                       # number of overall hits
system.cpu0.icache.overall_hits::total       15662442                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       532171                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       532171                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       532171                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       532171                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       532171                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       532171                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15662454                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15662454                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15662454                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15662454                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15662454                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15662454                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44347.583333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44347.583333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44347.583333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44347.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44347.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44347.583333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       453412                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       453412                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       453412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       453412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       453412                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       453412                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41219.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41219.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41219.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41219.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41219.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41219.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95629                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191895682                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95885                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.310758                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.501209                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.498791                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11631397                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11631397                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16961                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16961                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19340877                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19340877                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19340877                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19340877                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       355855                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       355855                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       355900                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        355900                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       355900                       # number of overall misses
system.cpu0.dcache.overall_misses::total       355900                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10421819296                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10421819296                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1799144                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1799144                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10423618440                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10423618440                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10423618440                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10423618440                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11987252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11987252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19696777                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19696777                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19696777                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19696777                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029686                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029686                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018069                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018069                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018069                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018069                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29286.701876                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29286.701876                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39980.977778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39980.977778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29288.054060                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29288.054060                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29288.054060                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29288.054060                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18154                       # number of writebacks
system.cpu0.dcache.writebacks::total            18154                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260226                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260226                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260271                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260271                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260271                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260271                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95629                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95629                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95629                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95629                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95629                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1642950135                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1642950135                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1642950135                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1642950135                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1642950135                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1642950135                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007978                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007978                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004855                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004855                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004855                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004855                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17180.459223                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17180.459223                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17180.459223                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17180.459223                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17180.459223                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17180.459223                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996888                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020048310                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056549.012097                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996888                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16824889                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16824889                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16824889                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16824889                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16824889                       # number of overall hits
system.cpu1.icache.overall_hits::total       16824889                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       765784                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       765784                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       765784                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       765784                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       765784                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       765784                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16824905                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16824905                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16824905                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16824905                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16824905                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16824905                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47861.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47861.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47861.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47861.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47861.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47861.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       599267                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       599267                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       599267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       599267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       599267                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       599267                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46097.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46097.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46097.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46097.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46097.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46097.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52322                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               174162247                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52578                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3312.454772                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.220220                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.779780                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911016                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088984                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10456059                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10456059                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7202697                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7202697                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17620                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17620                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16710                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17658756                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17658756                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17658756                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17658756                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       133065                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133065                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2900                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2900                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       135965                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        135965                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       135965                       # number of overall misses
system.cpu1.dcache.overall_misses::total       135965                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4694434366                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4694434366                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    172405317                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    172405317                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4866839683                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4866839683                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4866839683                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4866839683                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10589124                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10589124                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7205597                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7205597                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17794721                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17794721                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17794721                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17794721                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012566                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012566                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000402                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000402                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007641                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007641                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007641                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007641                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35279.257250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35279.257250                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 59450.109310                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59450.109310                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35794.797801                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35794.797801                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35794.797801                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35794.797801                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       217789                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 31112.714286                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24367                       # number of writebacks
system.cpu1.dcache.writebacks::total            24367                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80746                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80746                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2897                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2897                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83643                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83643                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83643                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83643                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52319                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52319                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52322                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52322                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52322                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52322                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    945913524                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    945913524                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       123273                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       123273                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    946036797                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    946036797                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    946036797                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    946036797                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002940                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002940                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18079.732487                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18079.732487                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        41091                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        41091                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18081.051890                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18081.051890                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18081.051890                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18081.051890                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
