#\hyperref[sailMIPSzcheckCP2usable]{checkCP2usable}#();
let cb_val = #\hyperref[sailMIPSzreadCapRegDDC]{readCapRegDDC}#(cb);
if not (cb_val.tag) then
  #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_TagViolation, cb)
else if cb_val.sealed then
  #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_SealViolation, cb)
else if not (cb_val.permit_load) then
  #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_PermitLoadViolation, cb)
else
{
  let 'size   = #\hyperref[sailMIPSzwordWidthBytes]{wordWidthBytes}#(width);
  let vAddr   = #\hyperref[sailMIPSzgetCapCursor]{getCapCursor}#(cb_val);
  let vAddr64 = #\hyperref[sailMIPSztozybits]{to\_bits}#(64, vAddr);
  if (vAddr + size) > #\hyperref[sailMIPSzgetCapTop]{getCapTop}#(cb_val) then
    #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_LengthViolation, cb)
  else if vAddr < #\hyperref[sailMIPSzgetCapBase]{getCapBase}#(cb_val) then
    #\hyperref[sailMIPSzraisezyc2zyexception]{raise\_c2\_exception}#(CapEx_LengthViolation, cb)
  else if not (#\hyperref[sailMIPSzisAddressAligned]{isAddressAligned}#(vAddr64, width)) then
    #\hyperref[sailMIPSzSignalExceptionBadAddr]{SignalExceptionBadAddr}#(AdEL, vAddr64)
  else
  {
    let pAddr = #\hyperref[sailMIPSzTLBTranslate]{TLBTranslate}#(vAddr64, LoadData);
    let memResult : #\hyperref[sailMIPSzbits]{bits}#(64) = #\hyperref[sailMIPSzextendLoad]{extendLoad}#(#\hyperref[sailMIPSzMEMrzyreservezywrapper]{MEMr\_reserve\_wrapper}#(pAddr, size), signext);
    CP0LLBit  = 0b1;
    CP0LLAddr = pAddr;
    #\hyperref[sailMIPSzwGPR]{wGPR}#(rd) = memResult;
  }
}
