;redcode
;assert 1
	SPL 0, <412
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB <11, <-20
	ADD 210, 60
	SLT @-900, 2
	CMP @121, 106
	SPL 0, <412
	SUB #12, @200
	ADD 1, 111
	JMN -1, #2
	SUB #12, @200
	JMN @12, #201
	MOV -1, <-20
	JMN @12, #201
	SUB @124, 906
	SUB 12, @10
	MOV #-900, 2
	CMP 1, 111
	CMP 1, 111
	ADD #30, 9
	MOV -1, <-20
	DJN 0, 900
	ADD 1, 100
	ADD 1, 100
	SPL 0, <412
	SPL 0, <412
	SUB @121, 103
	SUB @124, 906
	SUB @124, 906
	MOV -4, <-20
	MOV @-127, 100
	MOV -4, <-20
	SUB @121, 106
	SUB <11, <-21
	SUB <11, <-21
	SUB <11, <-21
	ADD #300, 1
	SUB #30, 9
	ADD #30, 9
	CMP 300, 90
	CMP 0, -12
	CMP 0, -12
	CMP 0, -12
	MOV -1, <-20
	SLT @121, @270
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <412
	MOV -1, <-20
	MOV -1, <-20
