#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5c4543022f10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x5c4542fe3b80 .enum4 (1)
   "SRC1_REG1" 1'b0,
   "SRC1_PC" 1'b1
 ;
enum0x5c4542fe44e0 .enum4 (1)
   "SRC2_REG2" 1'b0,
   "SRC2_IMM" 1'b1
 ;
enum0x5c45430182f0 .enum4 (2)
   "WRSRC_ALURES" 2'b00,
   "WRSRC_MEMREAD" 2'b01,
   "WRSRC_PC4" 2'b10
 ;
enum0x5c4543018940 .enum4 (4)
   "ALU_NOP" 4'b0000,
   "ALU_ADD" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_XOR" 4'b0011,
   "ALU_OR" 4'b0100,
   "ALU_AND" 4'b0101,
   "ALU_SL" 4'b0110,
   "ALU_SRL" 4'b0111,
   "ALU_SRA" 4'b1000,
   "ALU_LT" 4'b1001,
   "ALU_LTU" 4'b1010,
   "ALU_LUI" 4'b1011
 ;
enum0x5c45430199c0 .enum4 (3)
   "BR_NOP" 3'b000,
   "BR_EQ" 3'b001,
   "BR_NE" 3'b010,
   "BR_LT" 3'b011,
   "BR_GE" 3'b100,
   "BR_LTU" 3'b101,
   "BR_GEU" 3'b110
 ;
enum0x5c454301a4b0 .enum4 (4)
   "MEM_NOP" 4'b0000,
   "MEM_SB" 4'b0001,
   "MEM_SH" 4'b0010,
   "MEM_SW" 4'b0011,
   "MEM_LB" 4'b0100,
   "MEM_LH" 4'b0101,
   "MEM_LW" 4'b0110,
   "MEM_LBU" 4'b0111,
   "MEM_LHU" 4'b1000
 ;
S_0x5c4543022a80 .scope module, "alu_tb" "alu_tb" 3 3;
 .timescale -9 -12;
enum0x5c454302e290 .enum4 (2)
   "WRSRC_ALURES" 2'b00,
   "WRSRC_MEMREAD" 2'b01,
   "WRSRC_PC4" 2'b10
 ;
enum0x5c454302e940 .enum4 (1)
   "SRC1_REG1" 1'b0,
   "SRC1_PC" 1'b1
 ;
enum0x5c454302ee30 .enum4 (1)
   "SRC2_REG2" 1'b0,
   "SRC2_IMM" 1'b1
 ;
enum0x5c454302f340 .enum4 (4)
   "ALU_NOP" 4'b0000,
   "ALU_ADD" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_XOR" 4'b0011,
   "ALU_OR" 4'b0100,
   "ALU_AND" 4'b0101,
   "ALU_SL" 4'b0110,
   "ALU_SRL" 4'b0111,
   "ALU_SRA" 4'b1000,
   "ALU_LT" 4'b1001,
   "ALU_LTU" 4'b1010,
   "ALU_LUI" 4'b1011
 ;
enum0x5c45430303b0 .enum4 (3)
   "BR_NOP" 3'b000,
   "BR_EQ" 3'b001,
   "BR_NE" 3'b010,
   "BR_LT" 3'b011,
   "BR_GE" 3'b100,
   "BR_LTU" 3'b101,
   "BR_GEU" 3'b110
 ;
enum0x5c4543030ea0 .enum4 (4)
   "MEM_NOP" 4'b0000,
   "MEM_SB" 4'b0001,
   "MEM_SH" 4'b0010,
   "MEM_SW" 4'b0011,
   "MEM_LB" 4'b0100,
   "MEM_LH" 4'b0101,
   "MEM_LW" 4'b0110,
   "MEM_LBU" 4'b0111,
   "MEM_LHU" 4'b1000
 ;
v0x5c454305fcc0_0 .var "alu_op", 3 0;
v0x5c454305fda0_0 .var "operand_a", 31 0;
v0x5c454305fe70_0 .var "operand_b", 31 0;
v0x5c454305ff70_0 .net "result", 31 0, v0x5c454305fb60_0;  1 drivers
S_0x5c4543023650 .scope function.str, "alu_op_to_string" "alu_op_to_string" 3 15, 3 15 0, S_0x5c4543022a80;
 .timescale -9 -12;
; Variable alu_op_to_string is string return value of scope S_0x5c4543023650
v0x5c4542fe4ba0_0 .var "op", 3 0;
TD_alu_tb.alu_op_to_string ;
    %load/vec4 v0x5c4542fe4ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %pushi/str "UNKNOWN_ALU_OP";
    %ret/str 0; Assign to alu_op_to_string
    %disable S_0x5c4543023650;
    %jmp T_0.13;
T_0.0 ;
    %pushi/str "ALU_NOP";
    %ret/str 0; Assign to alu_op_to_string
    %disable S_0x5c4543023650;
    %jmp T_0.13;
T_0.1 ;
    %pushi/str "ALU_ADD";
    %ret/str 0; Assign to alu_op_to_string
    %disable S_0x5c4543023650;
    %jmp T_0.13;
T_0.2 ;
    %pushi/str "ALU_SUB";
    %ret/str 0; Assign to alu_op_to_string
    %disable S_0x5c4543023650;
    %jmp T_0.13;
T_0.3 ;
    %pushi/str "ALU_XOR";
    %ret/str 0; Assign to alu_op_to_string
    %disable S_0x5c4543023650;
    %jmp T_0.13;
T_0.4 ;
    %pushi/str "ALU_OR";
    %ret/str 0; Assign to alu_op_to_string
    %disable S_0x5c4543023650;
    %jmp T_0.13;
T_0.5 ;
    %pushi/str "ALU_AND";
    %ret/str 0; Assign to alu_op_to_string
    %disable S_0x5c4543023650;
    %jmp T_0.13;
T_0.6 ;
    %pushi/str "ALU_SL";
    %ret/str 0; Assign to alu_op_to_string
    %disable S_0x5c4543023650;
    %jmp T_0.13;
T_0.7 ;
    %pushi/str "ALU_SRL";
    %ret/str 0; Assign to alu_op_to_string
    %disable S_0x5c4543023650;
    %jmp T_0.13;
T_0.8 ;
    %pushi/str "ALU_SRA";
    %ret/str 0; Assign to alu_op_to_string
    %disable S_0x5c4543023650;
    %jmp T_0.13;
T_0.9 ;
    %pushi/str "ALU_LT";
    %ret/str 0; Assign to alu_op_to_string
    %disable S_0x5c4543023650;
    %jmp T_0.13;
T_0.10 ;
    %pushi/str "ALU_LTU";
    %ret/str 0; Assign to alu_op_to_string
    %disable S_0x5c4543023650;
    %jmp T_0.13;
T_0.11 ;
    %pushi/str "ALU_LUI";
    %ret/str 0; Assign to alu_op_to_string
    %disable S_0x5c4543023650;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %end;
S_0x5c454305f0e0 .scope task, "check_op" "check_op" 3 34, 3 34 0, S_0x5c4543022a80;
 .timescale -9 -12;
v0x5c454305f2e0_0 .var "a", 31 0;
v0x5c454305f3c0_0 .var "b", 31 0;
v0x5c454305f4a0_0 .var "exp_res", 31 0;
v0x5c454305f560_0 .var "op", 3 0;
TD_alu_tb.check_op ;
    %load/vec4 v0x5c454305f560_0;
    %store/vec4 v0x5c454305fcc0_0, 0, 4;
    %load/vec4 v0x5c454305f2e0_0;
    %store/vec4 v0x5c454305fda0_0, 0, 32;
    %load/vec4 v0x5c454305f3c0_0;
    %store/vec4 v0x5c454305fe70_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v0x5c454305ff70_0;
    %load/vec4 v0x5c454305f4a0_0;
    %cmp/e;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x5c454305f560_0;
    %store/vec4 v0x5c4542fe4ba0_0, 0, 4;
    %callf/str TD_alu_tb.alu_op_to_string, S_0x5c4543023650;
    %vpi_call/w 3 41 "$display", "PASS: %s(%h, %h) => %h", S<0,str>, v0x5c454305f2e0_0, v0x5c454305f3c0_0, v0x5c454305ff70_0 {0 0 1};
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x5c454305f560_0;
    %store/vec4 v0x5c4542fe4ba0_0, 0, 4;
    %callf/str TD_alu_tb.alu_op_to_string, S_0x5c4543023650;
    %vpi_call/w 3 43 "$error", "FAIL: %s(%h, %h) => Got %h, Expected %h", S<0,str>, v0x5c454305f2e0_0, v0x5c454305f3c0_0, v0x5c454305ff70_0, v0x5c454305f4a0_0 {0 0 1};
T_1.15 ;
    %end;
S_0x5c454305f640 .scope module, "dut" "alu" 3 12, 4 5 0, S_0x5c4543022a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
v0x5c454305f8c0_0 .net "alu_op", 3 0, v0x5c454305fcc0_0;  1 drivers
v0x5c454305f9c0_0 .net "operand_a", 31 0, v0x5c454305fda0_0;  1 drivers
v0x5c454305faa0_0 .net "operand_b", 31 0, v0x5c454305fe70_0;  1 drivers
v0x5c454305fb60_0 .var "result", 31 0;
E_0x5c454301e110 .event edge, v0x5c454305f8c0_0, v0x5c454305f9c0_0, v0x5c454305faa0_0, v0x5c454305faa0_0;
    .scope S_0x5c454305f640;
T_2 ;
Ewait_0 .event/or E_0x5c454301e110, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5c454305fb60_0, 0, 32;
    %load/vec4 v0x5c454305f8c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c454305fb60_0, 0, 32;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v0x5c454305f9c0_0;
    %load/vec4 v0x5c454305faa0_0;
    %add;
    %store/vec4 v0x5c454305fb60_0, 0, 32;
    %jmp T_2.12;
T_2.1 ;
    %load/vec4 v0x5c454305f9c0_0;
    %load/vec4 v0x5c454305faa0_0;
    %sub;
    %store/vec4 v0x5c454305fb60_0, 0, 32;
    %jmp T_2.12;
T_2.2 ;
    %load/vec4 v0x5c454305f9c0_0;
    %load/vec4 v0x5c454305faa0_0;
    %xor;
    %store/vec4 v0x5c454305fb60_0, 0, 32;
    %jmp T_2.12;
T_2.3 ;
    %load/vec4 v0x5c454305f9c0_0;
    %load/vec4 v0x5c454305faa0_0;
    %or;
    %store/vec4 v0x5c454305fb60_0, 0, 32;
    %jmp T_2.12;
T_2.4 ;
    %load/vec4 v0x5c454305f9c0_0;
    %load/vec4 v0x5c454305faa0_0;
    %and;
    %store/vec4 v0x5c454305fb60_0, 0, 32;
    %jmp T_2.12;
T_2.5 ;
    %load/vec4 v0x5c454305f9c0_0;
    %load/vec4 v0x5c454305faa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5c454305fb60_0, 0, 32;
    %jmp T_2.12;
T_2.6 ;
    %load/vec4 v0x5c454305f9c0_0;
    %load/vec4 v0x5c454305faa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5c454305fb60_0, 0, 32;
    %jmp T_2.12;
T_2.7 ;
    %load/vec4 v0x5c454305f9c0_0;
    %load/vec4 v0x5c454305faa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5c454305fb60_0, 0, 32;
    %jmp T_2.12;
T_2.8 ;
    %load/vec4 v0x5c454305f9c0_0;
    %load/vec4 v0x5c454305faa0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %store/vec4 v0x5c454305fb60_0, 0, 32;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v0x5c454305f9c0_0;
    %load/vec4 v0x5c454305faa0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %store/vec4 v0x5c454305fb60_0, 0, 32;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v0x5c454305faa0_0;
    %store/vec4 v0x5c454305fb60_0, 0, 32;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5c4543022a80;
T_3 ;
    %vpi_call/w 3 48 "$display", "--- Starting ALU Test ---" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5c454305f560_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5c454305f2e0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5c454305f3c0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5c454305f4a0_0, 0, 32;
    %fork TD_alu_tb.check_op, S_0x5c454305f0e0;
    %join;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5c454305f560_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5c454305f2e0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5c454305f3c0_0, 0, 32;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0x5c454305f4a0_0, 0, 32;
    %fork TD_alu_tb.check_op, S_0x5c454305f0e0;
    %join;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5c454305f560_0, 0, 4;
    %pushi/vec4 240, 0, 32;
    %store/vec4 v0x5c454305f2e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5c454305f3c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c454305f4a0_0, 0, 32;
    %fork TD_alu_tb.check_op, S_0x5c454305f0e0;
    %join;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5c454305f560_0, 0, 4;
    %pushi/vec4 240, 0, 32;
    %store/vec4 v0x5c454305f2e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5c454305f3c0_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x5c454305f4a0_0, 0, 32;
    %fork TD_alu_tb.check_op, S_0x5c454305f0e0;
    %join;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5c454305f560_0, 0, 4;
    %pushi/vec4 240, 0, 32;
    %store/vec4 v0x5c454305f2e0_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x5c454305f3c0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5c454305f4a0_0, 0, 32;
    %fork TD_alu_tb.check_op, S_0x5c454305f0e0;
    %join;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5c454305f560_0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5c454305f2e0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5c454305f3c0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5c454305f4a0_0, 0, 32;
    %fork TD_alu_tb.check_op, S_0x5c454305f0e0;
    %join;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5c454305f560_0, 0, 4;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v0x5c454305f2e0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5c454305f3c0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5c454305f4a0_0, 0, 32;
    %fork TD_alu_tb.check_op, S_0x5c454305f0e0;
    %join;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5c454305f560_0, 0, 4;
    %pushi/vec4 4294967168, 0, 32;
    %store/vec4 v0x5c454305f2e0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5c454305f3c0_0, 0, 32;
    %pushi/vec4 4294967288, 0, 32;
    %store/vec4 v0x5c454305f4a0_0, 0, 32;
    %fork TD_alu_tb.check_op, S_0x5c454305f0e0;
    %join;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5c454305f560_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5c454305f2e0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5c454305f3c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c454305f4a0_0, 0, 32;
    %fork TD_alu_tb.check_op, S_0x5c454305f0e0;
    %join;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5c454305f560_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5c454305f2e0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5c454305f3c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c454305f4a0_0, 0, 32;
    %fork TD_alu_tb.check_op, S_0x5c454305f0e0;
    %join;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5c454305f560_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5c454305f2e0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5c454305f3c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c454305f4a0_0, 0, 32;
    %fork TD_alu_tb.check_op, S_0x5c454305f0e0;
    %join;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5c454305f560_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5c454305f2e0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5c454305f3c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c454305f4a0_0, 0, 32;
    %fork TD_alu_tb.check_op, S_0x5c454305f0e0;
    %join;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5c454305f560_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5c454305f2e0_0, 0, 32;
    %pushi/vec4 2882396160, 0, 32;
    %store/vec4 v0x5c454305f3c0_0, 0, 32;
    %pushi/vec4 2882396160, 0, 32;
    %store/vec4 v0x5c454305f4a0_0, 0, 32;
    %fork TD_alu_tb.check_op, S_0x5c454305f0e0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c454305f560_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5c454305f2e0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5c454305f3c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c454305f4a0_0, 0, 32;
    %fork TD_alu_tb.check_op, S_0x5c454305f0e0;
    %join;
    %vpi_call/w 3 65 "$display", "--- ALU Test Finished ---" {0 0 0};
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "verif/src/alu_tb.sv";
    "design/rtl/alu.sv";
