# Copyright (c) 2021, Linaro ltd
# SPDX-License-Identifier: Apache-2.0

description: STM32L4 PLL

compatible: "st,stm32l4-pll-clock"

include: [clock-controller.yaml, base.yaml]

properties:
    "#clock-cells":
      const: 0

    clocks:
      required: true

    div-m:
      type: int
      required: true
      description: |
          Division factor for the main PLL and audio PLL
          (PLLSAI1 and PLLSAI2) input clock
          Valid range: 1 - 8

    mul-n:
      type: int
      required: true
      description: |
          Main PLL multiplication factor for VCO
          Valid range: 8 - 86

    div-p:
      type: int
      required: false
      description: |
          Main PLL division factor for PLLSAI3CLK
          (PLLSAI1 and PLLSAI2) input clock
      enum:
        - 7
        - 17

    div-q:
      type: int
      required: false
      description: |
          Main PLL division factor for PLL48M1CLK (48 MHz clock).
      enum:
        - 2
        - 4
        - 6
        - 8

    div-r:
      type: int
      required: true
      description: |
          Main PLL division factor for PLLCLK (system clock)
      enum:
        - 2
        - 4
        - 6
        - 8
