Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/VHDL_Projects/Rough_Work/Counter_UP_DWN_4b_STRCTL/COUNTER_UD_TB_isim_beh.exe -prj E:/VHDL_Projects/Rough_Work/Counter_UP_DWN_4b_STRCTL/COUNTER_UD_TB_beh.prj work.COUNTER_UD_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/VHDL_Projects/Rough_Work/Counter_UP_DWN_4b_STRCTL/JK_FF.vhd" into library work
Parsing VHDL file "E:/VHDL_Projects/Rough_Work/Counter_UP_DWN_4b_STRCTL/Control_Block.vhd" into library work
Parsing VHDL file "E:/VHDL_Projects/Rough_Work/Counter_UP_DWN_4b_STRCTL/Counter_UD.vhd" into library work
Parsing VHDL file "E:/VHDL_Projects/Rough_Work/Counter_UP_DWN_4b_STRCTL/COUNTER_UD_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture jk_ff_arch of entity JK_FF [jk_ff_default]
Compiling architecture behavioral of entity Control_Block [control_block_default]
Compiling architecture counter_ud_arch of entity Counter_UD [counter_ud_default]
Compiling architecture behavior of entity counter_ud_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable E:/VHDL_Projects/Rough_Work/Counter_UP_DWN_4b_STRCTL/COUNTER_UD_TB_isim_beh.exe
Fuse Memory Usage: 30200 KB
Fuse CPU Usage: 515 ms
