

================================================================
== Vivado HLS Report for 'reorg_yolo25'
================================================================
* Date:           Thu Jul 29 20:17:32 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         4|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      4|       0|    623|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        0|      -|     428|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     428|    766|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |YOLO2_FPGA_mac_muocq_U552  |YOLO2_FPGA_mac_muocq  | i0 + i1 * i2 |
    |YOLO2_FPGA_mac_mupcA_U553  |YOLO2_FPGA_mac_mupcA  | i0 + i1 * i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_258_p2                   |     *    |      4|  0|  23|          32|          34|
    |Xoffset_fu_599_p2                 |     +    |      0|  0|  15|           8|           8|
    |Yoffset_fu_360_p2                 |     +    |      0|  0|  15|           8|           8|
    |Yoffset_mid1_fu_545_p2            |     +    |      0|  0|  15|           8|           8|
    |in_index_t_fu_605_p2              |     +    |      0|  0|  10|           2|           2|
    |indvar_flatten23_op_fu_318_p2     |     +    |      0|  0|  42|          35|           1|
    |indvar_flatten_next2_fu_269_p2    |     +    |      0|  0|  73|           1|          66|
    |indvar_flatten_op_fu_304_p2       |     +    |      0|  0|  13|           4|           1|
    |kx_1_fu_611_p2                    |     +    |      0|  0|  10|           2|           1|
    |ky_1_fu_517_p2                    |     +    |      0|  0|  10|           1|           2|
    |x_1_fu_433_p2                     |     +    |      0|  0|  38|           1|          31|
    |y_1_fu_372_p2                     |     +    |      0|  0|  38|           1|          31|
    |exitcond_flatten_mid_fu_292_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid1_fu_504_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid_fu_428_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_286_p2       |   icmp   |      0|  0|   9|           4|           3|
    |exitcond_flatten2_fu_264_p2       |   icmp   |      0|  0|  50|          66|          66|
    |exitcond_flatten_fu_275_p2        |   icmp   |      0|  0|  21|          35|          35|
    |exitcond_fu_422_p2                |   icmp   |      0|  0|   9|           2|           3|
    |not_exitcond_flatten_1_fu_499_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp_1_fu_298_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_31_fu_528_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_9_fu_523_p2                   |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next1_fu_324_p3    |  select  |      0|  0|  35|           1|           1|
    |indvar_flatten_next_fu_310_p3     |  select  |      0|  0|   4|           1|           1|
    |kx_mid2_fu_533_p3                 |  select  |      0|  0|   2|           1|           1|
    |ky_mid2_fu_587_p3                 |  select  |      0|  0|   2|           1|           2|
    |ky_mid_fu_439_p3                  |  select  |      0|  0|   2|           1|           1|
    |tmp_28_fu_454_p3                  |  select  |      0|  0|  11|           1|           1|
    |tmp_29_fu_461_p3                  |  select  |      0|  0|  11|           1|          11|
    |tmp_2_mid2_fu_408_p3              |  select  |      0|  0|   8|           1|           8|
    |tmp_32_fu_551_p3                  |  select  |      0|  0|   8|           1|           8|
    |tmp_33_fu_558_p3                  |  select  |      0|  0|   8|           1|           8|
    |tmp_34_fu_565_p3                  |  select  |      0|  0|   8|           1|           8|
    |tmp_5_mid2_fu_480_p3              |  select  |      0|  0|   8|           1|           8|
    |tmp_5_mid_fu_415_p3               |  select  |      0|  0|   8|           1|           1|
    |tmp_7_mid2_v_fu_385_p3            |  select  |      0|  0|  31|           1|          31|
    |tmp_8_mid2_fu_579_p3              |  select  |      0|  0|   2|           1|           2|
    |tmp_8_mid_fu_487_p3               |  select  |      0|  0|   2|           1|           1|
    |x_mid2_fu_510_p3                  |  select  |      0|  0|  31|           1|          31|
    |x_mid_fu_378_p3                   |  select  |      0|  0|  31|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |exitcond_flatten_not_fu_494_p2    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_280_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      4|  0| 623|         238|         438|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3     |   9|          2|    1|          2|
    |ap_phi_mux_y_phi_fu_198_p4  |   9|          2|   31|         62|
    |indvar_flatten1_reg_161     |   9|          2|   66|        132|
    |indvar_flatten2_reg_172     |   9|          2|   35|         70|
    |indvar_flatten_reg_183      |   9|          2|    4|          8|
    |kx_reg_227                  |   9|          2|    2|          4|
    |ky_reg_216                  |   9|          2|    2|          4|
    |x_reg_205                   |   9|          2|   31|         62|
    |y_reg_194                   |   9|          2|   31|         62|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 111|         24|  205|        412|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Xoffset_reg_757                   |   8|   0|    8|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |bound8_reg_661                    |  32|   0|   35|          3|
    |bound_reg_666                     |  64|   0|   66|          2|
    |exitcond_flatten1_reg_697         |   1|   0|    1|          0|
    |exitcond_flatten2_reg_671         |   1|   0|    1|          0|
    |exitcond_flatten_mid_reg_702      |   1|   0|    1|          0|
    |exitcond_flatten_reg_680          |   1|   0|    1|          0|
    |in_index_t_reg_762                |   2|   0|    2|          0|
    |in_index_t_reg_762_pp0_iter2_reg  |   2|   0|    2|          0|
    |indvar_flatten1_reg_161           |  66|   0|   66|          0|
    |indvar_flatten2_reg_172           |  35|   0|   35|          0|
    |indvar_flatten_reg_183            |   4|   0|    4|          0|
    |kx_reg_227                        |   2|   0|    2|          0|
    |ky_reg_216                        |   2|   0|    2|          0|
    |not_exitcond_flatten_reg_692      |   1|   0|    1|          0|
    |tmp_1_reg_711                     |   1|   0|    1|          0|
    |tmp_24_reg_732                    |  11|   0|   11|          0|
    |tmp_29_reg_737                    |  11|   0|   11|          0|
    |tmp_34_reg_747                    |   8|   0|    8|          0|
    |tmp_7_mid2_v_reg_727              |  31|   0|   31|          0|
    |tmp_8_reg_771                     |  11|   0|   11|          0|
    |x_reg_205                         |  31|   0|   31|          0|
    |y_reg_194                         |  31|   0|   31|          0|
    |exitcond_flatten2_reg_671         |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 428|  32|  370|          5|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | reorg_yolo25 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | reorg_yolo25 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | reorg_yolo25 | return value |
|ap_done            | out |    1| ap_ctrl_hs | reorg_yolo25 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | reorg_yolo25 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | reorg_yolo25 | return value |
|Input_0_address0   | out |   12|  ap_memory |    Input_0   |     array    |
|Input_0_ce0        | out |    1|  ap_memory |    Input_0   |     array    |
|Input_0_q0         |  in |   16|  ap_memory |    Input_0   |     array    |
|Output_0_address0  | out |   10|  ap_memory |   Output_0   |     array    |
|Output_0_ce0       | out |    1|  ap_memory |   Output_0   |     array    |
|Output_0_we0       | out |    1|  ap_memory |   Output_0   |     array    |
|Output_0_d0        | out |   32|  ap_memory |   Output_0   |     array    |
|Output_1_address0  | out |   10|  ap_memory |   Output_1   |     array    |
|Output_1_ce0       | out |    1|  ap_memory |   Output_1   |     array    |
|Output_1_we0       | out |    1|  ap_memory |   Output_1   |     array    |
|Output_1_d0        | out |   32|  ap_memory |   Output_1   |     array    |
|Output_2_address0  | out |   10|  ap_memory |   Output_2   |     array    |
|Output_2_ce0       | out |    1|  ap_memory |   Output_2   |     array    |
|Output_2_we0       | out |    1|  ap_memory |   Output_2   |     array    |
|Output_2_d0        | out |   32|  ap_memory |   Output_2   |     array    |
|Output_3_address0  | out |   10|  ap_memory |   Output_3   |     array    |
|Output_3_ce0       | out |    1|  ap_memory |   Output_3   |     array    |
|Output_3_we0       | out |    1|  ap_memory |   Output_3   |     array    |
|Output_3_d0        | out |   32|  ap_memory |   Output_3   |     array    |
|TR_MIN             |  in |   32|   ap_none  |    TR_MIN    |    scalar    |
|TC_MIN             |  in |   32|   ap_none  |    TC_MIN    |    scalar    |
|enable             |  in |    1|   ap_none  |    enable    |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

