// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_248,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_249,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_250,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_251,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_252,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_253,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_254,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_255,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_256,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_257,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_258,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_259,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_260,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_261,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_262,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_263,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_264,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_265,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_266,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_267,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_268,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_269,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_270,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_271,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_272,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_273,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_274,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_275,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_276,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_277,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_278,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_279,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_280,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_281,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_282,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_283,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_284,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_285,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_286,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_287,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_288,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_289,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_290,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_291,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_292,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_293,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_294,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_295,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_296,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_297,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_298,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_299,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_300,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_301,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_302,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_303,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_304,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_305,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_306,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_307,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_308,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_309,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_310,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_311,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_312,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_313,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_314,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_315,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_316,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_99,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_98,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_97,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_96,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_95,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_94,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_93,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_92,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_91,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_90,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_89,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_88,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_87,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_86,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_85,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_84,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_83,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_82,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_81,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_80,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_79,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_248;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_249;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_250;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_251;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_252;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_253;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_254;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_255;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_256;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_257;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_258;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_259;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_260;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_261;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_262;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_263;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_264;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_265;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_266;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_267;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_268;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_269;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_270;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_271;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_272;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_273;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_274;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_275;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_276;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_277;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_278;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_279;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_280;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_281;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_282;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_283;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_284;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_285;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_286;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_287;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_288;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_289;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_290;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_291;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_292;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_293;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_294;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_295;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_296;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_297;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_298;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_299;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_300;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_301;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_302;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_303;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_304;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_305;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_306;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_307;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_308;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_309;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_310;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_311;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_312;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_313;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_314;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_315;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_316;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_99;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_98;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_97;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_96;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_95;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_94;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_93;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_92;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_91;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_90;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_89;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_88;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_87;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_86;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_85;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_84;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_83;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_82;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_81;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_80;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_79;
output  [19:0] ap_return_0;
output  [19:0] ap_return_1;
output  [19:0] ap_return_2;
output  [19:0] ap_return_3;
output  [19:0] ap_return_4;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[19:0] ap_return_0;
reg[19:0] ap_return_1;
reg[19:0] ap_return_2;
reg[19:0] ap_return_3;
reg[19:0] ap_return_4;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln46_fu_3873_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] w8_address0;
wire   [747:0] w8_q0;
reg   [0:0] do_init_reg_761;
reg   [1:0] phi_ln46_reg_777;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_reg_2192;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_reg_2204;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_reg_2216;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_reg_2228;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_reg_2240;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_reg_2252;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_reg_2264;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_reg_2276;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_reg_2288;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_reg_2300;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_reg_2312;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_reg_2324;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_reg_2336;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_reg_2348;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_reg_2360;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_reg_2372;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_reg_2384;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_reg_2396;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_reg_2408;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_reg_2420;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_reg_2432;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_reg_2444;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_reg_2456;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_reg_2468;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_reg_2480;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_reg_2492;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_reg_2504;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_reg_2516;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_reg_2528;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_reg_2540;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_reg_2552;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_reg_2564;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_reg_2576;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_reg_2588;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_reg_2600;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_reg_2612;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_reg_2624;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_reg_2636;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_reg_2648;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_reg_2660;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_reg_2672;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_reg_2684;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_reg_2696;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_reg_2708;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_reg_2720;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_reg_2732;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_reg_2744;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_reg_2756;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_reg_2768;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_reg_2780;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_reg_2792;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_reg_2804;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_reg_2816;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_reg_2828;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_reg_2840;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_reg_2852;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_reg_2864;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_reg_2876;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_reg_2888;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_reg_2900;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_reg_2912;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_reg_2924;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_reg_2936;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_reg_2948;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_reg_2960;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_reg_2972;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_reg_2984;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_reg_2996;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_reg_3008;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_reg_3020;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_reg_3032;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_reg_3044;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_reg_3056;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_reg_3068;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_reg_3080;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_reg_3092;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_reg_3104;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_reg_3116;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_reg_3128;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_reg_3140;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_reg_3152;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_reg_3164;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_reg_3176;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_reg_3188;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_reg_3200;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_reg_3212;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_reg_3224;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_reg_3236;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_reg_3248;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_reg_3260;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_3272;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_3284;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_3296;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_3308;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_3320;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_3332;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_3344;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_3356;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_3368;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_3380;
reg   [18:0] conv_i_i22_249_i8_reg_3392;
reg   [18:0] conv_i_i22_4910_i7_reg_3406;
reg   [18:0] conv_i_i22_7411_i6_reg_3420;
reg   [18:0] conv_i_i22_9912_i5_reg_3434;
reg   [18:0] conv_i_i22_12413_i4_reg_3448;
wire   [1:0] w_index_fu_3867_p2;
reg   [1:0] w_index_reg_8706;
reg   [0:0] icmp_ln46_reg_8711;
reg   [0:0] icmp_ln46_reg_8711_pp0_iter1_reg;
wire   [14:0] add_ln58_13_fu_5029_p2;
reg   [14:0] add_ln58_13_reg_8715;
wire   [14:0] add_ln58_18_fu_5047_p2;
reg   [14:0] add_ln58_18_reg_8720;
wire   [14:0] add_ln58_24_fu_5065_p2;
reg   [14:0] add_ln58_24_reg_8725;
wire   [14:0] add_ln58_30_fu_5093_p2;
reg   [14:0] add_ln58_30_reg_8730;
wire   [14:0] add_ln58_38_fu_5551_p2;
reg   [14:0] add_ln58_38_reg_8735;
wire   [14:0] add_ln58_43_fu_5569_p2;
reg   [14:0] add_ln58_43_reg_8740;
wire   [14:0] add_ln58_49_fu_5587_p2;
reg   [14:0] add_ln58_49_reg_8745;
wire   [14:0] add_ln58_55_fu_5615_p2;
reg   [14:0] add_ln58_55_reg_8750;
wire   [14:0] add_ln58_63_fu_6073_p2;
reg   [14:0] add_ln58_63_reg_8755;
wire   [14:0] add_ln58_68_fu_6091_p2;
reg   [14:0] add_ln58_68_reg_8760;
wire   [14:0] add_ln58_74_fu_6109_p2;
reg   [14:0] add_ln58_74_reg_8765;
wire   [14:0] add_ln58_80_fu_6137_p2;
reg   [14:0] add_ln58_80_reg_8770;
wire   [14:0] add_ln58_88_fu_6595_p2;
reg   [14:0] add_ln58_88_reg_8775;
wire   [14:0] add_ln58_93_fu_6613_p2;
reg   [14:0] add_ln58_93_reg_8780;
wire   [14:0] add_ln58_99_fu_6631_p2;
reg   [14:0] add_ln58_99_reg_8785;
wire   [14:0] add_ln58_105_fu_6659_p2;
reg   [14:0] add_ln58_105_reg_8790;
wire   [14:0] add_ln58_113_fu_7117_p2;
reg   [14:0] add_ln58_113_reg_8795;
wire   [14:0] add_ln58_118_fu_7135_p2;
reg   [14:0] add_ln58_118_reg_8800;
wire   [14:0] add_ln58_124_fu_7153_p2;
reg   [14:0] add_ln58_124_reg_8805;
wire   [14:0] add_ln58_130_fu_7181_p2;
reg   [14:0] add_ln58_130_reg_8810;
wire  signed [18:0] add_ln58_33_fu_7229_p2;
reg    ap_enable_reg_pp0_iter2;
wire  signed [18:0] add_ln58_58_fu_7277_p2;
wire  signed [18:0] add_ln58_83_fu_7325_p2;
wire  signed [18:0] add_ln58_108_fu_7373_p2;
wire  signed [18:0] add_ln58_133_fu_7421_p2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_do_init_phi_fu_765_p6;
wire    ap_block_pp0_stage0;
reg   [1:0] ap_phi_mux_phi_ln46_phi_fu_781_p6;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_phi_fu_2196_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_reg_2192;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_reg_2192;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_phi_fu_2208_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_reg_2204;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_reg_2204;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_phi_fu_2220_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_reg_2216;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_reg_2216;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_phi_fu_2232_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_reg_2228;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_reg_2228;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_phi_fu_2244_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_reg_2240;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_reg_2240;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_phi_fu_2256_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_reg_2252;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_reg_2252;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_phi_fu_2268_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_reg_2264;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_reg_2264;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_phi_fu_2280_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_reg_2276;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_reg_2276;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_phi_fu_2292_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_reg_2288;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_reg_2288;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_phi_fu_2304_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_reg_2300;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_reg_2300;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_phi_fu_2316_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_reg_2312;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_reg_2312;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_phi_fu_2328_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_reg_2324;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_reg_2324;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_phi_fu_2340_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_reg_2336;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_reg_2336;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_phi_fu_2352_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_reg_2348;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_reg_2348;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_phi_fu_2364_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_reg_2360;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_reg_2360;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_phi_fu_2376_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_reg_2372;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_reg_2372;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_phi_fu_2388_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_reg_2384;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_reg_2384;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_phi_fu_2400_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_reg_2396;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_reg_2396;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_phi_fu_2412_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_reg_2408;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_reg_2408;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_phi_fu_2424_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_reg_2420;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_reg_2420;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_phi_fu_2436_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_reg_2432;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_reg_2432;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_phi_fu_2448_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_reg_2444;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_reg_2444;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_phi_fu_2460_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_reg_2456;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_reg_2456;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_phi_fu_2472_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_reg_2468;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_reg_2468;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_phi_fu_2484_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_reg_2480;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_reg_2480;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_phi_fu_2496_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_reg_2492;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_reg_2492;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_phi_fu_2508_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_reg_2504;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_reg_2504;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_phi_fu_2520_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_reg_2516;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_reg_2516;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_phi_fu_2532_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_reg_2528;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_reg_2528;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_phi_fu_2544_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_reg_2540;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_reg_2540;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_phi_fu_2556_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_reg_2552;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_reg_2552;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_phi_fu_2568_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_reg_2564;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_reg_2564;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_phi_fu_2580_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_reg_2576;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_reg_2576;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_phi_fu_2592_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_reg_2588;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_reg_2588;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_phi_fu_2604_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_reg_2600;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_reg_2600;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_phi_fu_2616_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_reg_2612;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_reg_2612;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_phi_fu_2628_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_reg_2624;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_reg_2624;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_phi_fu_2640_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_reg_2636;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_reg_2636;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_phi_fu_2652_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_reg_2648;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_reg_2648;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_phi_fu_2664_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_reg_2660;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_reg_2660;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_phi_fu_2676_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_reg_2672;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_reg_2672;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_phi_fu_2688_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_reg_2684;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_reg_2684;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_phi_fu_2700_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_reg_2696;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_reg_2696;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_phi_fu_2712_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_reg_2708;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_reg_2708;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_phi_fu_2724_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_reg_2720;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_reg_2720;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_phi_fu_2736_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_reg_2732;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_reg_2732;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_phi_fu_2748_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_reg_2744;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_reg_2744;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_phi_fu_2760_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_reg_2756;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_reg_2756;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_phi_fu_2772_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_reg_2768;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_reg_2768;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_phi_fu_2784_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_reg_2780;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_reg_2780;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_phi_fu_2796_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_reg_2792;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_reg_2792;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_phi_fu_2808_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_reg_2804;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_reg_2804;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_phi_fu_2820_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_reg_2816;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_reg_2816;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_phi_fu_2832_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_reg_2828;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_reg_2828;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_phi_fu_2844_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_reg_2840;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_reg_2840;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_phi_fu_2856_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_reg_2852;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_reg_2852;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_phi_fu_2868_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_reg_2864;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_reg_2864;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_phi_fu_2880_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_reg_2876;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_reg_2876;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_phi_fu_2892_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_reg_2888;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_reg_2888;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_phi_fu_2904_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_reg_2900;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_reg_2900;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_phi_fu_2916_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_reg_2912;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_reg_2912;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_phi_fu_2928_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_reg_2924;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_reg_2924;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_phi_fu_2940_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_reg_2936;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_reg_2936;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_phi_fu_2952_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_reg_2948;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_reg_2948;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_phi_fu_2964_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_reg_2960;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_reg_2960;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_phi_fu_2976_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_reg_2972;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_reg_2972;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_phi_fu_2988_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_reg_2984;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_reg_2984;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_phi_fu_3000_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_reg_2996;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_reg_2996;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_phi_fu_3012_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_reg_3008;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_reg_3008;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_phi_fu_3024_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_reg_3020;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_reg_3020;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_phi_fu_3036_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_reg_3032;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_reg_3032;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_phi_fu_3048_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_reg_3044;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_reg_3044;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_phi_fu_3060_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_reg_3056;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_reg_3056;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_phi_fu_3072_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_reg_3068;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_reg_3068;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_phi_fu_3084_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_reg_3080;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_reg_3080;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_phi_fu_3096_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_reg_3092;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_reg_3092;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_phi_fu_3108_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_reg_3104;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_reg_3104;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_phi_fu_3120_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_reg_3116;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_reg_3116;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_phi_fu_3132_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_reg_3128;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_reg_3128;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_phi_fu_3144_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_reg_3140;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_reg_3140;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_phi_fu_3156_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_reg_3152;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_reg_3152;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_phi_fu_3168_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_reg_3164;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_reg_3164;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_phi_fu_3180_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_reg_3176;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_reg_3176;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_phi_fu_3192_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_reg_3188;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_reg_3188;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_phi_fu_3204_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_reg_3200;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_reg_3200;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_phi_fu_3216_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_reg_3212;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_reg_3212;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_phi_fu_3228_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_reg_3224;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_reg_3224;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_phi_fu_3240_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_reg_3236;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_reg_3236;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_phi_fu_3252_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_reg_3248;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_reg_3248;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_phi_fu_3264_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_reg_3260;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_reg_3260;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_3276_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_3272;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_3272;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_3288_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_3284;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_3284;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_3300_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_3296;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_3296;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_phi_fu_3312_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_3308;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_3308;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_phi_fu_3324_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_3320;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_3320;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_phi_fu_3336_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_3332;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_3332;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_phi_fu_3348_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_3344;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_3344;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_phi_fu_3360_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_3356;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_3356;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_phi_fu_3372_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_3368;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_3368;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_phi_fu_3384_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_3380;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_3380;
wire   [63:0] zext_ln46_fu_3862_p1;
reg    w8_ce0_local;
wire   [5:0] a_fu_3879_p9;
wire   [5:0] a_fu_3879_p11;
wire  signed [5:0] w_fu_3903_p1;
wire   [5:0] a_5_fu_3915_p9;
wire   [5:0] a_5_fu_3915_p11;
wire  signed [5:0] w_9_fu_3939_p4;
wire   [5:0] mul_ln73_10_fu_3957_p1;
wire   [11:0] zext_ln73_7_fu_3949_p1;
wire  signed [11:0] mul_ln73_10_fu_3957_p2;
wire   [5:0] a_6_fu_3967_p9;
wire   [5:0] a_6_fu_3967_p11;
wire  signed [5:0] w_10_fu_3991_p4;
wire   [5:0] a_7_fu_4009_p9;
wire   [5:0] a_7_fu_4009_p11;
wire  signed [5:0] w_11_fu_4033_p4;
wire   [5:0] a_8_fu_4051_p9;
wire   [5:0] a_8_fu_4051_p11;
wire  signed [5:0] w_12_fu_4075_p4;
wire   [5:0] mul_ln73_13_fu_4093_p1;
wire   [11:0] zext_ln73_10_fu_4085_p1;
wire  signed [11:0] mul_ln73_13_fu_4093_p2;
wire   [5:0] a_9_fu_4103_p9;
wire   [5:0] a_9_fu_4103_p11;
wire  signed [5:0] w_13_fu_4127_p4;
wire   [5:0] a_10_fu_4145_p9;
wire   [5:0] a_10_fu_4145_p11;
wire  signed [5:0] w_14_fu_4169_p4;
wire   [5:0] a_11_fu_4187_p9;
wire   [5:0] a_11_fu_4187_p11;
wire  signed [5:0] w_15_fu_4211_p4;
wire   [5:0] mul_ln73_16_fu_4229_p1;
wire   [11:0] zext_ln73_13_fu_4221_p1;
wire  signed [11:0] mul_ln73_16_fu_4229_p2;
wire   [5:0] a_12_fu_4239_p9;
wire   [5:0] a_12_fu_4239_p11;
wire  signed [5:0] w_16_fu_4263_p4;
wire   [5:0] a_13_fu_4281_p9;
wire   [5:0] a_13_fu_4281_p11;
wire  signed [5:0] w_17_fu_4305_p4;
wire   [5:0] a_14_fu_4323_p9;
wire   [5:0] a_14_fu_4323_p11;
wire  signed [5:0] w_18_fu_4347_p4;
wire   [5:0] mul_ln73_19_fu_4365_p1;
wire   [11:0] zext_ln73_16_fu_4357_p1;
wire  signed [11:0] mul_ln73_19_fu_4365_p2;
wire   [5:0] a_15_fu_4375_p9;
wire   [5:0] a_15_fu_4375_p11;
wire  signed [5:0] w_19_fu_4399_p4;
wire   [5:0] a_16_fu_4417_p9;
wire   [5:0] a_16_fu_4417_p11;
wire  signed [5:0] w_20_fu_4441_p4;
wire   [5:0] a_17_fu_4459_p9;
wire   [5:0] a_17_fu_4459_p11;
wire  signed [5:0] w_21_fu_4483_p4;
wire   [5:0] mul_ln73_22_fu_4501_p1;
wire   [11:0] zext_ln73_19_fu_4493_p1;
wire  signed [11:0] mul_ln73_22_fu_4501_p2;
wire   [5:0] a_18_fu_4511_p9;
wire   [5:0] a_18_fu_4511_p11;
wire  signed [5:0] w_22_fu_4535_p4;
wire   [5:0] a_19_fu_4553_p9;
wire   [5:0] a_19_fu_4553_p11;
wire  signed [5:0] w_23_fu_4577_p4;
wire   [5:0] a_20_fu_4595_p9;
wire   [5:0] a_20_fu_4595_p11;
wire  signed [5:0] w_24_fu_4619_p4;
wire   [5:0] mul_ln73_25_fu_4637_p1;
wire   [11:0] zext_ln73_22_fu_4629_p1;
wire  signed [11:0] mul_ln73_25_fu_4637_p2;
wire   [5:0] a_21_fu_4647_p9;
wire   [5:0] a_21_fu_4647_p11;
wire  signed [5:0] w_25_fu_4671_p4;
wire   [5:0] a_22_fu_4689_p9;
wire   [5:0] a_22_fu_4689_p11;
wire  signed [5:0] w_26_fu_4713_p4;
wire   [5:0] a_23_fu_4731_p9;
wire   [5:0] a_23_fu_4731_p11;
wire  signed [5:0] w_27_fu_4755_p4;
wire   [5:0] mul_ln73_28_fu_4773_p1;
wire   [11:0] zext_ln73_25_fu_4765_p1;
wire  signed [11:0] mul_ln73_28_fu_4773_p2;
wire   [5:0] a_24_fu_4783_p9;
wire   [5:0] a_24_fu_4783_p11;
wire  signed [5:0] w_28_fu_4807_p4;
wire   [5:0] a_25_fu_4825_p9;
wire   [5:0] a_25_fu_4825_p11;
wire  signed [5:0] w_29_fu_4849_p4;
wire   [5:0] mul_ln73_30_fu_4867_p1;
wire   [11:0] zext_ln73_27_fu_4859_p1;
wire  signed [11:0] mul_ln73_30_fu_4867_p2;
wire   [5:0] a_26_fu_4877_p9;
wire   [5:0] a_26_fu_4877_p11;
wire  signed [5:0] w_30_fu_4901_p4;
wire   [5:0] a_27_fu_4919_p9;
wire   [5:0] a_27_fu_4919_p11;
wire  signed [5:0] w_31_fu_4943_p4;
wire   [5:0] mul_ln73_32_fu_4961_p1;
wire   [11:0] zext_ln73_29_fu_4953_p1;
wire  signed [11:0] mul_ln73_32_fu_4961_p2;
wire   [5:0] a_28_fu_4971_p9;
wire   [5:0] a_28_fu_4971_p11;
wire  signed [5:0] w_32_fu_4995_p4;
wire  signed [12:0] grp_fu_7490_p3;
wire  signed [13:0] grp_fu_7481_p3;
wire  signed [12:0] grp_fu_7508_p3;
wire  signed [13:0] grp_fu_7499_p3;
wire  signed [14:0] sext_ln58_12_fu_5026_p1;
wire  signed [14:0] sext_ln58_10_fu_5020_p1;
wire  signed [12:0] grp_fu_7526_p3;
wire  signed [13:0] grp_fu_7517_p3;
wire  signed [12:0] grp_fu_7544_p3;
wire  signed [13:0] grp_fu_7535_p3;
wire  signed [14:0] sext_ln58_17_fu_5044_p1;
wire  signed [14:0] sext_ln58_15_fu_5038_p1;
wire  signed [12:0] grp_fu_7562_p3;
wire  signed [13:0] grp_fu_7553_p3;
wire  signed [12:0] grp_fu_7580_p3;
wire  signed [13:0] grp_fu_7571_p3;
wire  signed [14:0] sext_ln58_23_fu_5062_p1;
wire  signed [14:0] sext_ln58_21_fu_5056_p1;
wire  signed [12:0] grp_fu_7598_p3;
wire  signed [13:0] grp_fu_7589_p3;
wire  signed [12:0] grp_fu_7607_p3;
wire  signed [12:0] grp_fu_7616_p3;
wire  signed [13:0] sext_ln58_28_fu_5080_p1;
wire  signed [13:0] sext_ln58_27_fu_5077_p1;
wire   [13:0] add_ln58_29_fu_5083_p2;
wire  signed [14:0] sext_ln58_29_fu_5089_p1;
wire  signed [14:0] sext_ln58_26_fu_5074_p1;
wire  signed [5:0] w_33_fu_5099_p4;
wire  signed [5:0] w_34_fu_5113_p4;
wire   [5:0] mul_ln73_35_fu_5127_p1;
wire  signed [11:0] mul_ln73_35_fu_5127_p2;
wire  signed [5:0] w_35_fu_5137_p4;
wire  signed [5:0] w_36_fu_5151_p4;
wire  signed [5:0] w_37_fu_5165_p4;
wire   [5:0] mul_ln73_38_fu_5179_p1;
wire  signed [11:0] mul_ln73_38_fu_5179_p2;
wire  signed [5:0] w_38_fu_5189_p4;
wire  signed [5:0] w_39_fu_5203_p4;
wire  signed [5:0] w_40_fu_5217_p4;
wire   [5:0] mul_ln73_41_fu_5231_p1;
wire  signed [11:0] mul_ln73_41_fu_5231_p2;
wire  signed [5:0] w_41_fu_5241_p4;
wire  signed [5:0] w_42_fu_5255_p4;
wire  signed [5:0] w_43_fu_5269_p4;
wire   [5:0] mul_ln73_44_fu_5283_p1;
wire  signed [11:0] mul_ln73_44_fu_5283_p2;
wire  signed [5:0] w_44_fu_5293_p4;
wire  signed [5:0] w_45_fu_5307_p4;
wire  signed [5:0] w_46_fu_5321_p4;
wire   [5:0] mul_ln73_47_fu_5335_p1;
wire  signed [11:0] mul_ln73_47_fu_5335_p2;
wire  signed [5:0] w_47_fu_5345_p4;
wire  signed [5:0] w_48_fu_5359_p4;
wire  signed [5:0] w_49_fu_5373_p4;
wire   [5:0] mul_ln73_50_fu_5387_p1;
wire  signed [11:0] mul_ln73_50_fu_5387_p2;
wire  signed [5:0] w_50_fu_5397_p4;
wire  signed [5:0] w_51_fu_5411_p4;
wire  signed [5:0] w_52_fu_5425_p4;
wire   [5:0] mul_ln73_53_fu_5439_p1;
wire  signed [11:0] mul_ln73_53_fu_5439_p2;
wire  signed [5:0] w_53_fu_5449_p4;
wire  signed [5:0] w_54_fu_5463_p4;
wire   [5:0] mul_ln73_55_fu_5477_p1;
wire  signed [11:0] mul_ln73_55_fu_5477_p2;
wire  signed [5:0] w_55_fu_5487_p4;
wire  signed [5:0] w_56_fu_5501_p4;
wire   [5:0] mul_ln73_57_fu_5515_p1;
wire  signed [11:0] mul_ln73_57_fu_5515_p2;
wire  signed [5:0] w_57_fu_5525_p4;
wire  signed [12:0] grp_fu_7634_p3;
wire  signed [13:0] grp_fu_7625_p3;
wire  signed [12:0] grp_fu_7652_p3;
wire  signed [13:0] grp_fu_7643_p3;
wire  signed [14:0] sext_ln58_37_fu_5548_p1;
wire  signed [14:0] sext_ln58_35_fu_5542_p1;
wire  signed [12:0] grp_fu_7670_p3;
wire  signed [13:0] grp_fu_7661_p3;
wire  signed [12:0] grp_fu_7688_p3;
wire  signed [13:0] grp_fu_7679_p3;
wire  signed [14:0] sext_ln58_42_fu_5566_p1;
wire  signed [14:0] sext_ln58_40_fu_5560_p1;
wire  signed [12:0] grp_fu_7706_p3;
wire  signed [13:0] grp_fu_7697_p3;
wire  signed [12:0] grp_fu_7724_p3;
wire  signed [13:0] grp_fu_7715_p3;
wire  signed [14:0] sext_ln58_48_fu_5584_p1;
wire  signed [14:0] sext_ln58_46_fu_5578_p1;
wire  signed [12:0] grp_fu_7742_p3;
wire  signed [13:0] grp_fu_7733_p3;
wire  signed [12:0] grp_fu_7751_p3;
wire  signed [12:0] grp_fu_7760_p3;
wire  signed [13:0] sext_ln58_53_fu_5602_p1;
wire  signed [13:0] sext_ln58_52_fu_5599_p1;
wire   [13:0] add_ln58_54_fu_5605_p2;
wire  signed [14:0] sext_ln58_54_fu_5611_p1;
wire  signed [14:0] sext_ln58_51_fu_5596_p1;
wire  signed [5:0] w_58_fu_5621_p4;
wire  signed [5:0] w_59_fu_5635_p4;
wire   [5:0] mul_ln73_60_fu_5649_p1;
wire  signed [11:0] mul_ln73_60_fu_5649_p2;
wire  signed [5:0] w_60_fu_5659_p4;
wire  signed [5:0] w_61_fu_5673_p4;
wire  signed [5:0] w_62_fu_5687_p4;
wire   [5:0] mul_ln73_63_fu_5701_p1;
wire  signed [11:0] mul_ln73_63_fu_5701_p2;
wire  signed [5:0] w_63_fu_5711_p4;
wire  signed [5:0] w_64_fu_5725_p4;
wire  signed [5:0] w_65_fu_5739_p4;
wire   [5:0] mul_ln73_66_fu_5753_p1;
wire  signed [11:0] mul_ln73_66_fu_5753_p2;
wire  signed [5:0] w_66_fu_5763_p4;
wire  signed [5:0] w_67_fu_5777_p4;
wire  signed [5:0] w_68_fu_5791_p4;
wire   [5:0] mul_ln73_69_fu_5805_p1;
wire  signed [11:0] mul_ln73_69_fu_5805_p2;
wire  signed [5:0] w_69_fu_5815_p4;
wire  signed [5:0] w_70_fu_5829_p4;
wire  signed [5:0] w_71_fu_5843_p4;
wire   [5:0] mul_ln73_72_fu_5857_p1;
wire  signed [11:0] mul_ln73_72_fu_5857_p2;
wire  signed [5:0] w_72_fu_5867_p4;
wire  signed [5:0] w_73_fu_5881_p4;
wire  signed [5:0] w_74_fu_5895_p4;
wire   [5:0] mul_ln73_75_fu_5909_p1;
wire  signed [11:0] mul_ln73_75_fu_5909_p2;
wire  signed [5:0] w_75_fu_5919_p4;
wire  signed [5:0] w_76_fu_5933_p4;
wire  signed [5:0] w_77_fu_5947_p4;
wire   [5:0] mul_ln73_78_fu_5961_p1;
wire  signed [11:0] mul_ln73_78_fu_5961_p2;
wire  signed [5:0] w_78_fu_5971_p4;
wire  signed [5:0] w_79_fu_5985_p4;
wire   [5:0] mul_ln73_80_fu_5999_p1;
wire  signed [11:0] mul_ln73_80_fu_5999_p2;
wire  signed [5:0] w_80_fu_6009_p4;
wire  signed [5:0] w_81_fu_6023_p4;
wire   [5:0] mul_ln73_82_fu_6037_p1;
wire  signed [11:0] mul_ln73_82_fu_6037_p2;
wire  signed [5:0] w_82_fu_6047_p4;
wire  signed [12:0] grp_fu_7778_p3;
wire  signed [13:0] grp_fu_7769_p3;
wire  signed [12:0] grp_fu_7796_p3;
wire  signed [13:0] grp_fu_7787_p3;
wire  signed [14:0] sext_ln58_62_fu_6070_p1;
wire  signed [14:0] sext_ln58_60_fu_6064_p1;
wire  signed [12:0] grp_fu_7814_p3;
wire  signed [13:0] grp_fu_7805_p3;
wire  signed [12:0] grp_fu_7832_p3;
wire  signed [13:0] grp_fu_7823_p3;
wire  signed [14:0] sext_ln58_67_fu_6088_p1;
wire  signed [14:0] sext_ln58_65_fu_6082_p1;
wire  signed [12:0] grp_fu_7850_p3;
wire  signed [13:0] grp_fu_7841_p3;
wire  signed [12:0] grp_fu_7868_p3;
wire  signed [13:0] grp_fu_7859_p3;
wire  signed [14:0] sext_ln58_73_fu_6106_p1;
wire  signed [14:0] sext_ln58_71_fu_6100_p1;
wire  signed [12:0] grp_fu_7886_p3;
wire  signed [13:0] grp_fu_7877_p3;
wire  signed [12:0] grp_fu_7895_p3;
wire  signed [12:0] grp_fu_7904_p3;
wire  signed [13:0] sext_ln58_78_fu_6124_p1;
wire  signed [13:0] sext_ln58_77_fu_6121_p1;
wire   [13:0] add_ln58_79_fu_6127_p2;
wire  signed [14:0] sext_ln58_79_fu_6133_p1;
wire  signed [14:0] sext_ln58_76_fu_6118_p1;
wire  signed [5:0] w_83_fu_6143_p4;
wire  signed [5:0] w_84_fu_6157_p4;
wire   [5:0] mul_ln73_85_fu_6171_p1;
wire  signed [11:0] mul_ln73_85_fu_6171_p2;
wire  signed [5:0] w_85_fu_6181_p4;
wire  signed [5:0] w_86_fu_6195_p4;
wire  signed [5:0] w_87_fu_6209_p4;
wire   [5:0] mul_ln73_88_fu_6223_p1;
wire  signed [11:0] mul_ln73_88_fu_6223_p2;
wire  signed [5:0] w_88_fu_6233_p4;
wire  signed [5:0] w_89_fu_6247_p4;
wire  signed [5:0] w_90_fu_6261_p4;
wire   [5:0] mul_ln73_91_fu_6275_p1;
wire  signed [11:0] mul_ln73_91_fu_6275_p2;
wire  signed [5:0] w_91_fu_6285_p4;
wire  signed [5:0] w_92_fu_6299_p4;
wire  signed [5:0] w_93_fu_6313_p4;
wire   [5:0] mul_ln73_94_fu_6327_p1;
wire  signed [11:0] mul_ln73_94_fu_6327_p2;
wire  signed [5:0] w_94_fu_6337_p4;
wire  signed [5:0] w_95_fu_6351_p4;
wire  signed [5:0] w_96_fu_6365_p4;
wire   [5:0] mul_ln73_97_fu_6379_p1;
wire  signed [11:0] mul_ln73_97_fu_6379_p2;
wire  signed [5:0] w_97_fu_6389_p4;
wire  signed [5:0] w_98_fu_6403_p4;
wire  signed [5:0] w_99_fu_6417_p4;
wire   [5:0] mul_ln73_100_fu_6431_p1;
wire  signed [11:0] mul_ln73_100_fu_6431_p2;
wire  signed [5:0] w_100_fu_6441_p4;
wire  signed [5:0] w_101_fu_6455_p4;
wire  signed [5:0] w_102_fu_6469_p4;
wire   [5:0] mul_ln73_103_fu_6483_p1;
wire  signed [11:0] mul_ln73_103_fu_6483_p2;
wire  signed [5:0] w_103_fu_6493_p4;
wire  signed [5:0] w_104_fu_6507_p4;
wire   [5:0] mul_ln73_105_fu_6521_p1;
wire  signed [11:0] mul_ln73_105_fu_6521_p2;
wire  signed [5:0] w_105_fu_6531_p4;
wire  signed [5:0] w_106_fu_6545_p4;
wire   [5:0] mul_ln73_107_fu_6559_p1;
wire  signed [11:0] mul_ln73_107_fu_6559_p2;
wire  signed [5:0] w_107_fu_6569_p4;
wire  signed [12:0] grp_fu_7922_p3;
wire  signed [13:0] grp_fu_7913_p3;
wire  signed [12:0] grp_fu_7940_p3;
wire  signed [13:0] grp_fu_7931_p3;
wire  signed [14:0] sext_ln58_87_fu_6592_p1;
wire  signed [14:0] sext_ln58_85_fu_6586_p1;
wire  signed [12:0] grp_fu_7958_p3;
wire  signed [13:0] grp_fu_7949_p3;
wire  signed [12:0] grp_fu_7976_p3;
wire  signed [13:0] grp_fu_7967_p3;
wire  signed [14:0] sext_ln58_92_fu_6610_p1;
wire  signed [14:0] sext_ln58_90_fu_6604_p1;
wire  signed [12:0] grp_fu_7994_p3;
wire  signed [13:0] grp_fu_7985_p3;
wire  signed [12:0] grp_fu_8012_p3;
wire  signed [13:0] grp_fu_8003_p3;
wire  signed [14:0] sext_ln58_98_fu_6628_p1;
wire  signed [14:0] sext_ln58_96_fu_6622_p1;
wire  signed [12:0] grp_fu_8030_p3;
wire  signed [13:0] grp_fu_8021_p3;
wire  signed [12:0] grp_fu_8039_p3;
wire  signed [12:0] grp_fu_8048_p3;
wire  signed [13:0] sext_ln58_103_fu_6646_p1;
wire  signed [13:0] sext_ln58_102_fu_6643_p1;
wire   [13:0] add_ln58_104_fu_6649_p2;
wire  signed [14:0] sext_ln58_104_fu_6655_p1;
wire  signed [14:0] sext_ln58_101_fu_6640_p1;
wire  signed [5:0] w_108_fu_6665_p4;
wire  signed [5:0] w_109_fu_6679_p4;
wire   [5:0] mul_ln73_110_fu_6693_p1;
wire  signed [11:0] mul_ln73_110_fu_6693_p2;
wire  signed [5:0] w_110_fu_6703_p4;
wire  signed [5:0] w_111_fu_6717_p4;
wire  signed [5:0] w_112_fu_6731_p4;
wire   [5:0] mul_ln73_113_fu_6745_p1;
wire  signed [11:0] mul_ln73_113_fu_6745_p2;
wire  signed [5:0] w_113_fu_6755_p4;
wire  signed [5:0] w_114_fu_6769_p4;
wire  signed [5:0] w_115_fu_6783_p4;
wire   [5:0] mul_ln73_116_fu_6797_p1;
wire  signed [11:0] mul_ln73_116_fu_6797_p2;
wire  signed [5:0] w_116_fu_6807_p4;
wire  signed [5:0] w_117_fu_6821_p4;
wire  signed [5:0] w_118_fu_6835_p4;
wire   [5:0] mul_ln73_119_fu_6849_p1;
wire  signed [11:0] mul_ln73_119_fu_6849_p2;
wire  signed [5:0] w_119_fu_6859_p4;
wire  signed [5:0] w_120_fu_6873_p4;
wire  signed [5:0] w_121_fu_6887_p4;
wire   [5:0] mul_ln73_122_fu_6901_p1;
wire  signed [11:0] mul_ln73_122_fu_6901_p2;
wire  signed [5:0] w_122_fu_6911_p4;
wire  signed [5:0] w_123_fu_6925_p4;
wire  signed [5:0] w_124_fu_6939_p4;
wire   [5:0] mul_ln73_125_fu_6953_p1;
wire  signed [11:0] mul_ln73_125_fu_6953_p2;
wire  signed [5:0] w_125_fu_6963_p4;
wire  signed [5:0] w_126_fu_6977_p4;
wire  signed [5:0] w_127_fu_6991_p4;
wire   [5:0] mul_ln73_128_fu_7005_p1;
wire  signed [11:0] mul_ln73_128_fu_7005_p2;
wire  signed [5:0] w_128_fu_7015_p4;
wire  signed [5:0] w_129_fu_7029_p4;
wire   [5:0] mul_ln73_130_fu_7043_p1;
wire  signed [11:0] mul_ln73_130_fu_7043_p2;
wire  signed [5:0] w_130_fu_7053_p4;
wire  signed [5:0] w_131_fu_7067_p4;
wire   [5:0] mul_ln73_132_fu_7081_p1;
wire  signed [11:0] mul_ln73_132_fu_7081_p2;
wire  signed [3:0] tmp_fu_7091_p4;
wire  signed [12:0] grp_fu_8066_p3;
wire  signed [13:0] grp_fu_8057_p3;
wire  signed [12:0] grp_fu_8084_p3;
wire  signed [13:0] grp_fu_8075_p3;
wire  signed [14:0] sext_ln58_112_fu_7114_p1;
wire  signed [14:0] sext_ln58_110_fu_7108_p1;
wire  signed [12:0] grp_fu_8102_p3;
wire  signed [13:0] grp_fu_8093_p3;
wire  signed [12:0] grp_fu_8120_p3;
wire  signed [13:0] grp_fu_8111_p3;
wire  signed [14:0] sext_ln58_117_fu_7132_p1;
wire  signed [14:0] sext_ln58_115_fu_7126_p1;
wire  signed [12:0] grp_fu_8138_p3;
wire  signed [13:0] grp_fu_8129_p3;
wire  signed [12:0] grp_fu_8156_p3;
wire  signed [13:0] grp_fu_8147_p3;
wire  signed [14:0] sext_ln58_123_fu_7150_p1;
wire  signed [14:0] sext_ln58_121_fu_7144_p1;
wire  signed [12:0] grp_fu_8174_p3;
wire  signed [13:0] grp_fu_8165_p3;
wire  signed [12:0] grp_fu_8183_p3;
wire  signed [12:0] grp_fu_8192_p3;
wire  signed [13:0] sext_ln58_128_fu_7168_p1;
wire  signed [13:0] sext_ln58_127_fu_7165_p1;
wire   [13:0] add_ln58_129_fu_7171_p2;
wire  signed [14:0] sext_ln58_129_fu_7177_p1;
wire  signed [14:0] sext_ln58_126_fu_7162_p1;
wire  signed [15:0] sext_ln58_18_fu_7190_p1;
wire  signed [15:0] sext_ln58_13_fu_7187_p1;
wire   [15:0] add_ln58_19_fu_7193_p2;
wire  signed [15:0] sext_ln58_30_fu_7206_p1;
wire  signed [15:0] sext_ln58_24_fu_7203_p1;
wire   [15:0] add_ln58_31_fu_7209_p2;
wire  signed [16:0] sext_ln58_31_fu_7215_p1;
wire  signed [16:0] sext_ln58_19_fu_7199_p1;
wire   [16:0] add_ln58_32_fu_7219_p2;
wire  signed [18:0] sext_ln58_32_fu_7225_p1;
wire  signed [15:0] sext_ln58_43_fu_7238_p1;
wire  signed [15:0] sext_ln58_38_fu_7235_p1;
wire   [15:0] add_ln58_44_fu_7241_p2;
wire  signed [15:0] sext_ln58_55_fu_7254_p1;
wire  signed [15:0] sext_ln58_49_fu_7251_p1;
wire   [15:0] add_ln58_56_fu_7257_p2;
wire  signed [16:0] sext_ln58_56_fu_7263_p1;
wire  signed [16:0] sext_ln58_44_fu_7247_p1;
wire   [16:0] add_ln58_57_fu_7267_p2;
wire  signed [18:0] sext_ln58_57_fu_7273_p1;
wire  signed [15:0] sext_ln58_68_fu_7286_p1;
wire  signed [15:0] sext_ln58_63_fu_7283_p1;
wire   [15:0] add_ln58_69_fu_7289_p2;
wire  signed [15:0] sext_ln58_80_fu_7302_p1;
wire  signed [15:0] sext_ln58_74_fu_7299_p1;
wire   [15:0] add_ln58_81_fu_7305_p2;
wire  signed [16:0] sext_ln58_81_fu_7311_p1;
wire  signed [16:0] sext_ln58_69_fu_7295_p1;
wire   [16:0] add_ln58_82_fu_7315_p2;
wire  signed [18:0] sext_ln58_82_fu_7321_p1;
wire  signed [15:0] sext_ln58_93_fu_7334_p1;
wire  signed [15:0] sext_ln58_88_fu_7331_p1;
wire   [15:0] add_ln58_94_fu_7337_p2;
wire  signed [15:0] sext_ln58_105_fu_7350_p1;
wire  signed [15:0] sext_ln58_99_fu_7347_p1;
wire   [15:0] add_ln58_106_fu_7353_p2;
wire  signed [16:0] sext_ln58_106_fu_7359_p1;
wire  signed [16:0] sext_ln58_94_fu_7343_p1;
wire   [16:0] add_ln58_107_fu_7363_p2;
wire  signed [18:0] sext_ln58_107_fu_7369_p1;
wire  signed [15:0] sext_ln58_118_fu_7382_p1;
wire  signed [15:0] sext_ln58_113_fu_7379_p1;
wire   [15:0] add_ln58_119_fu_7385_p2;
wire  signed [15:0] sext_ln58_130_fu_7398_p1;
wire  signed [15:0] sext_ln58_124_fu_7395_p1;
wire   [15:0] add_ln58_131_fu_7401_p2;
wire  signed [16:0] sext_ln58_131_fu_7407_p1;
wire  signed [16:0] sext_ln58_119_fu_7391_p1;
wire   [16:0] add_ln58_132_fu_7411_p2;
wire  signed [18:0] sext_ln58_132_fu_7417_p1;
wire  signed [19:0] sext_ln46_fu_7427_p1;
wire  signed [19:0] sext_ln46_2_fu_7431_p1;
wire  signed [19:0] sext_ln46_3_fu_7435_p1;
wire  signed [19:0] sext_ln46_4_fu_7439_p1;
wire  signed [19:0] sext_ln46_5_fu_7443_p1;
wire   [5:0] grp_fu_7481_p1;
wire   [11:0] zext_ln73_fu_3907_p1;
wire   [5:0] grp_fu_7490_p1;
wire   [11:0] zext_ln73_8_fu_4001_p1;
wire   [5:0] grp_fu_7499_p1;
wire   [11:0] zext_ln73_9_fu_4043_p1;
wire   [5:0] grp_fu_7508_p1;
wire   [11:0] zext_ln73_11_fu_4137_p1;
wire   [5:0] grp_fu_7517_p1;
wire   [11:0] zext_ln73_12_fu_4179_p1;
wire   [5:0] grp_fu_7526_p1;
wire   [11:0] zext_ln73_14_fu_4273_p1;
wire   [5:0] grp_fu_7535_p1;
wire   [11:0] zext_ln73_15_fu_4315_p1;
wire   [5:0] grp_fu_7544_p1;
wire   [11:0] zext_ln73_17_fu_4409_p1;
wire   [5:0] grp_fu_7553_p1;
wire   [11:0] zext_ln73_18_fu_4451_p1;
wire   [5:0] grp_fu_7562_p1;
wire   [11:0] zext_ln73_20_fu_4545_p1;
wire   [5:0] grp_fu_7571_p1;
wire   [11:0] zext_ln73_21_fu_4587_p1;
wire   [5:0] grp_fu_7580_p1;
wire   [11:0] zext_ln73_23_fu_4681_p1;
wire   [5:0] grp_fu_7589_p1;
wire   [11:0] zext_ln73_24_fu_4723_p1;
wire   [5:0] grp_fu_7598_p1;
wire   [11:0] zext_ln73_26_fu_4817_p1;
wire   [5:0] grp_fu_7607_p1;
wire   [11:0] zext_ln73_28_fu_4911_p1;
wire   [5:0] grp_fu_7616_p1;
wire   [11:0] zext_ln73_30_fu_5005_p1;
wire   [5:0] grp_fu_7625_p1;
wire   [5:0] grp_fu_7634_p1;
wire   [5:0] grp_fu_7643_p1;
wire   [5:0] grp_fu_7652_p1;
wire   [5:0] grp_fu_7661_p1;
wire   [5:0] grp_fu_7670_p1;
wire   [5:0] grp_fu_7679_p1;
wire   [5:0] grp_fu_7688_p1;
wire   [5:0] grp_fu_7697_p1;
wire   [5:0] grp_fu_7706_p1;
wire   [5:0] grp_fu_7715_p1;
wire   [5:0] grp_fu_7724_p1;
wire   [5:0] grp_fu_7733_p1;
wire   [5:0] grp_fu_7742_p1;
wire   [5:0] grp_fu_7751_p1;
wire   [5:0] grp_fu_7760_p1;
wire   [5:0] grp_fu_7769_p1;
wire   [5:0] grp_fu_7778_p1;
wire   [5:0] grp_fu_7787_p1;
wire   [5:0] grp_fu_7796_p1;
wire   [5:0] grp_fu_7805_p1;
wire   [5:0] grp_fu_7814_p1;
wire   [5:0] grp_fu_7823_p1;
wire   [5:0] grp_fu_7832_p1;
wire   [5:0] grp_fu_7841_p1;
wire   [5:0] grp_fu_7850_p1;
wire   [5:0] grp_fu_7859_p1;
wire   [5:0] grp_fu_7868_p1;
wire   [5:0] grp_fu_7877_p1;
wire   [5:0] grp_fu_7886_p1;
wire   [5:0] grp_fu_7895_p1;
wire   [5:0] grp_fu_7904_p1;
wire   [5:0] grp_fu_7913_p1;
wire   [5:0] grp_fu_7922_p1;
wire   [5:0] grp_fu_7931_p1;
wire   [5:0] grp_fu_7940_p1;
wire   [5:0] grp_fu_7949_p1;
wire   [5:0] grp_fu_7958_p1;
wire   [5:0] grp_fu_7967_p1;
wire   [5:0] grp_fu_7976_p1;
wire   [5:0] grp_fu_7985_p1;
wire   [5:0] grp_fu_7994_p1;
wire   [5:0] grp_fu_8003_p1;
wire   [5:0] grp_fu_8012_p1;
wire   [5:0] grp_fu_8021_p1;
wire   [5:0] grp_fu_8030_p1;
wire   [5:0] grp_fu_8039_p1;
wire   [5:0] grp_fu_8048_p1;
wire   [5:0] grp_fu_8057_p1;
wire   [5:0] grp_fu_8066_p1;
wire   [5:0] grp_fu_8075_p1;
wire   [5:0] grp_fu_8084_p1;
wire   [5:0] grp_fu_8093_p1;
wire   [5:0] grp_fu_8102_p1;
wire   [5:0] grp_fu_8111_p1;
wire   [5:0] grp_fu_8120_p1;
wire   [5:0] grp_fu_8129_p1;
wire   [5:0] grp_fu_8138_p1;
wire   [5:0] grp_fu_8147_p1;
wire   [5:0] grp_fu_8156_p1;
wire   [5:0] grp_fu_8165_p1;
wire   [5:0] grp_fu_8174_p1;
wire   [5:0] grp_fu_8183_p1;
wire   [5:0] grp_fu_8192_p0;
reg   [19:0] ap_return_0_preg;
reg   [19:0] ap_return_1_preg;
reg   [19:0] ap_return_2_preg;
reg   [19:0] ap_return_3_preg;
reg   [19:0] ap_return_4_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] grp_fu_8192_p00;
reg    ap_condition_849;
reg    ap_condition_37;
reg    ap_condition_843;
wire   [1:0] a_fu_3879_p1;
wire   [1:0] a_fu_3879_p3;
wire  signed [1:0] a_fu_3879_p5;
wire  signed [1:0] a_fu_3879_p7;
wire   [1:0] a_5_fu_3915_p1;
wire   [1:0] a_5_fu_3915_p3;
wire  signed [1:0] a_5_fu_3915_p5;
wire  signed [1:0] a_5_fu_3915_p7;
wire   [1:0] a_6_fu_3967_p1;
wire   [1:0] a_6_fu_3967_p3;
wire  signed [1:0] a_6_fu_3967_p5;
wire  signed [1:0] a_6_fu_3967_p7;
wire   [1:0] a_7_fu_4009_p1;
wire   [1:0] a_7_fu_4009_p3;
wire  signed [1:0] a_7_fu_4009_p5;
wire  signed [1:0] a_7_fu_4009_p7;
wire   [1:0] a_8_fu_4051_p1;
wire   [1:0] a_8_fu_4051_p3;
wire  signed [1:0] a_8_fu_4051_p5;
wire  signed [1:0] a_8_fu_4051_p7;
wire   [1:0] a_9_fu_4103_p1;
wire   [1:0] a_9_fu_4103_p3;
wire  signed [1:0] a_9_fu_4103_p5;
wire  signed [1:0] a_9_fu_4103_p7;
wire   [1:0] a_10_fu_4145_p1;
wire   [1:0] a_10_fu_4145_p3;
wire  signed [1:0] a_10_fu_4145_p5;
wire  signed [1:0] a_10_fu_4145_p7;
wire   [1:0] a_11_fu_4187_p1;
wire   [1:0] a_11_fu_4187_p3;
wire  signed [1:0] a_11_fu_4187_p5;
wire  signed [1:0] a_11_fu_4187_p7;
wire   [1:0] a_12_fu_4239_p1;
wire   [1:0] a_12_fu_4239_p3;
wire  signed [1:0] a_12_fu_4239_p5;
wire  signed [1:0] a_12_fu_4239_p7;
wire   [1:0] a_13_fu_4281_p1;
wire   [1:0] a_13_fu_4281_p3;
wire  signed [1:0] a_13_fu_4281_p5;
wire  signed [1:0] a_13_fu_4281_p7;
wire   [1:0] a_14_fu_4323_p1;
wire   [1:0] a_14_fu_4323_p3;
wire  signed [1:0] a_14_fu_4323_p5;
wire  signed [1:0] a_14_fu_4323_p7;
wire   [1:0] a_15_fu_4375_p1;
wire   [1:0] a_15_fu_4375_p3;
wire  signed [1:0] a_15_fu_4375_p5;
wire  signed [1:0] a_15_fu_4375_p7;
wire   [1:0] a_16_fu_4417_p1;
wire   [1:0] a_16_fu_4417_p3;
wire  signed [1:0] a_16_fu_4417_p5;
wire  signed [1:0] a_16_fu_4417_p7;
wire   [1:0] a_17_fu_4459_p1;
wire   [1:0] a_17_fu_4459_p3;
wire  signed [1:0] a_17_fu_4459_p5;
wire  signed [1:0] a_17_fu_4459_p7;
wire   [1:0] a_18_fu_4511_p1;
wire   [1:0] a_18_fu_4511_p3;
wire  signed [1:0] a_18_fu_4511_p5;
wire  signed [1:0] a_18_fu_4511_p7;
wire   [1:0] a_19_fu_4553_p1;
wire   [1:0] a_19_fu_4553_p3;
wire  signed [1:0] a_19_fu_4553_p5;
wire  signed [1:0] a_19_fu_4553_p7;
wire   [1:0] a_20_fu_4595_p1;
wire   [1:0] a_20_fu_4595_p3;
wire  signed [1:0] a_20_fu_4595_p5;
wire  signed [1:0] a_20_fu_4595_p7;
wire   [1:0] a_21_fu_4647_p1;
wire   [1:0] a_21_fu_4647_p3;
wire  signed [1:0] a_21_fu_4647_p5;
wire  signed [1:0] a_21_fu_4647_p7;
wire   [1:0] a_22_fu_4689_p1;
wire   [1:0] a_22_fu_4689_p3;
wire  signed [1:0] a_22_fu_4689_p5;
wire  signed [1:0] a_22_fu_4689_p7;
wire   [1:0] a_23_fu_4731_p1;
wire   [1:0] a_23_fu_4731_p3;
wire  signed [1:0] a_23_fu_4731_p5;
wire  signed [1:0] a_23_fu_4731_p7;
wire   [1:0] a_24_fu_4783_p1;
wire   [1:0] a_24_fu_4783_p3;
wire  signed [1:0] a_24_fu_4783_p5;
wire  signed [1:0] a_24_fu_4783_p7;
wire   [1:0] a_25_fu_4825_p1;
wire   [1:0] a_25_fu_4825_p3;
wire  signed [1:0] a_25_fu_4825_p5;
wire  signed [1:0] a_25_fu_4825_p7;
wire   [1:0] a_26_fu_4877_p1;
wire   [1:0] a_26_fu_4877_p3;
wire  signed [1:0] a_26_fu_4877_p5;
wire  signed [1:0] a_26_fu_4877_p7;
wire   [1:0] a_27_fu_4919_p1;
wire   [1:0] a_27_fu_4919_p3;
wire  signed [1:0] a_27_fu_4919_p5;
wire  signed [1:0] a_27_fu_4919_p7;
wire   [1:0] a_28_fu_4971_p1;
wire   [1:0] a_28_fu_4971_p3;
wire  signed [1:0] a_28_fu_4971_p5;
wire  signed [1:0] a_28_fu_4971_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_0_preg = 20'd0;
#0 ap_return_1_preg = 20'd0;
#0 ap_return_2_preg = 20'd0;
#0 ap_return_3_preg = 20'd0;
#0 ap_return_4_preg = 20'd0;
end

myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROFfa #(
    .DataWidth( 748 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
w8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w8_address0),
    .ce0(w8_ce0_local),
    .q0(w8_q0)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U352(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_phi_fu_3384_p4),
    .din1(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_phi_fu_3372_p4),
    .din2(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_phi_fu_3360_p4),
    .din3(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_phi_fu_3348_p4),
    .def(a_fu_3879_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_fu_3879_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U353(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_phi_fu_3336_p4),
    .din1(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_phi_fu_3324_p4),
    .din2(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_phi_fu_3312_p4),
    .din3(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_3300_p4),
    .def(a_5_fu_3915_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_5_fu_3915_p11)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U354(
    .din0(w_9_fu_3939_p4),
    .din1(mul_ln73_10_fu_3957_p1),
    .dout(mul_ln73_10_fu_3957_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U355(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_3288_p4),
    .din1(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_3276_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_phi_fu_3264_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_phi_fu_3252_p4),
    .def(a_6_fu_3967_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_6_fu_3967_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U356(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_phi_fu_3240_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_phi_fu_3228_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_phi_fu_3216_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_phi_fu_3204_p4),
    .def(a_7_fu_4009_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_7_fu_4009_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U357(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_phi_fu_3192_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_phi_fu_3180_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_phi_fu_3168_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_phi_fu_3156_p4),
    .def(a_8_fu_4051_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_8_fu_4051_p11)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U358(
    .din0(w_12_fu_4075_p4),
    .din1(mul_ln73_13_fu_4093_p1),
    .dout(mul_ln73_13_fu_4093_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U359(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_phi_fu_3144_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_phi_fu_3132_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_phi_fu_3120_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_phi_fu_3108_p4),
    .def(a_9_fu_4103_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_9_fu_4103_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U360(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_phi_fu_3096_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_phi_fu_3084_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_phi_fu_3072_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_phi_fu_3060_p4),
    .def(a_10_fu_4145_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_10_fu_4145_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U361(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_phi_fu_3048_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_phi_fu_3036_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_phi_fu_3024_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_phi_fu_3012_p4),
    .def(a_11_fu_4187_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_11_fu_4187_p11)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U362(
    .din0(w_15_fu_4211_p4),
    .din1(mul_ln73_16_fu_4229_p1),
    .dout(mul_ln73_16_fu_4229_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U363(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_phi_fu_3000_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_phi_fu_2988_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_phi_fu_2976_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_phi_fu_2964_p4),
    .def(a_12_fu_4239_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_12_fu_4239_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U364(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_phi_fu_2952_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_phi_fu_2940_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_phi_fu_2928_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_phi_fu_2916_p4),
    .def(a_13_fu_4281_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_13_fu_4281_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U365(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_phi_fu_2904_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_phi_fu_2892_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_phi_fu_2880_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_phi_fu_2868_p4),
    .def(a_14_fu_4323_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_14_fu_4323_p11)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U366(
    .din0(w_18_fu_4347_p4),
    .din1(mul_ln73_19_fu_4365_p1),
    .dout(mul_ln73_19_fu_4365_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U367(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_phi_fu_2856_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_phi_fu_2844_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_phi_fu_2832_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_phi_fu_2820_p4),
    .def(a_15_fu_4375_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_15_fu_4375_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U368(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_phi_fu_2808_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_phi_fu_2796_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_phi_fu_2784_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_phi_fu_2772_p4),
    .def(a_16_fu_4417_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_16_fu_4417_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U369(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_phi_fu_2760_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_phi_fu_2748_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_phi_fu_2736_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_phi_fu_2724_p4),
    .def(a_17_fu_4459_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_17_fu_4459_p11)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U370(
    .din0(w_21_fu_4483_p4),
    .din1(mul_ln73_22_fu_4501_p1),
    .dout(mul_ln73_22_fu_4501_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U371(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_phi_fu_2712_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_phi_fu_2700_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_phi_fu_2688_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_phi_fu_2676_p4),
    .def(a_18_fu_4511_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_18_fu_4511_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U372(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_phi_fu_2664_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_phi_fu_2652_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_phi_fu_2640_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_phi_fu_2628_p4),
    .def(a_19_fu_4553_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_19_fu_4553_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U373(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_phi_fu_2616_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_phi_fu_2604_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_phi_fu_2592_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_phi_fu_2580_p4),
    .def(a_20_fu_4595_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_20_fu_4595_p11)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U374(
    .din0(w_24_fu_4619_p4),
    .din1(mul_ln73_25_fu_4637_p1),
    .dout(mul_ln73_25_fu_4637_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U375(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_phi_fu_2568_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_phi_fu_2556_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_phi_fu_2544_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_phi_fu_2532_p4),
    .def(a_21_fu_4647_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_21_fu_4647_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U376(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_phi_fu_2520_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_phi_fu_2508_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_phi_fu_2496_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_phi_fu_2484_p4),
    .def(a_22_fu_4689_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_22_fu_4689_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U377(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_phi_fu_2472_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_phi_fu_2460_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_phi_fu_2448_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_phi_fu_2436_p4),
    .def(a_23_fu_4731_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_23_fu_4731_p11)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U378(
    .din0(w_27_fu_4755_p4),
    .din1(mul_ln73_28_fu_4773_p1),
    .dout(mul_ln73_28_fu_4773_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U379(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_phi_fu_2424_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_phi_fu_2412_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_phi_fu_2400_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_phi_fu_2388_p4),
    .def(a_24_fu_4783_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_24_fu_4783_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U380(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_phi_fu_2376_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_phi_fu_2364_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_phi_fu_2352_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_phi_fu_2340_p4),
    .def(a_25_fu_4825_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_25_fu_4825_p11)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U381(
    .din0(w_29_fu_4849_p4),
    .din1(mul_ln73_30_fu_4867_p1),
    .dout(mul_ln73_30_fu_4867_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U382(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_phi_fu_2328_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_phi_fu_2316_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_phi_fu_2304_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_phi_fu_2292_p4),
    .def(a_26_fu_4877_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_26_fu_4877_p11)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U383(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_phi_fu_2280_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_phi_fu_2268_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_phi_fu_2256_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_phi_fu_2244_p4),
    .def(a_27_fu_4919_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_27_fu_4919_p11)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U384(
    .din0(w_31_fu_4943_p4),
    .din1(mul_ln73_32_fu_4961_p1),
    .dout(mul_ln73_32_fu_4961_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_9_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_9_2_6_1_1_U385(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_phi_fu_2232_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_phi_fu_2220_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_phi_fu_2208_p4),
    .din3(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_phi_fu_2196_p4),
    .def(a_28_fu_4971_p9),
    .sel(phi_ln46_reg_777),
    .dout(a_28_fu_4971_p11)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U386(
    .din0(w_34_fu_5113_p4),
    .din1(mul_ln73_35_fu_5127_p1),
    .dout(mul_ln73_35_fu_5127_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U387(
    .din0(w_37_fu_5165_p4),
    .din1(mul_ln73_38_fu_5179_p1),
    .dout(mul_ln73_38_fu_5179_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U388(
    .din0(w_40_fu_5217_p4),
    .din1(mul_ln73_41_fu_5231_p1),
    .dout(mul_ln73_41_fu_5231_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U389(
    .din0(w_43_fu_5269_p4),
    .din1(mul_ln73_44_fu_5283_p1),
    .dout(mul_ln73_44_fu_5283_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U390(
    .din0(w_46_fu_5321_p4),
    .din1(mul_ln73_47_fu_5335_p1),
    .dout(mul_ln73_47_fu_5335_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U391(
    .din0(w_49_fu_5373_p4),
    .din1(mul_ln73_50_fu_5387_p1),
    .dout(mul_ln73_50_fu_5387_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U392(
    .din0(w_52_fu_5425_p4),
    .din1(mul_ln73_53_fu_5439_p1),
    .dout(mul_ln73_53_fu_5439_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U393(
    .din0(w_54_fu_5463_p4),
    .din1(mul_ln73_55_fu_5477_p1),
    .dout(mul_ln73_55_fu_5477_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U394(
    .din0(w_56_fu_5501_p4),
    .din1(mul_ln73_57_fu_5515_p1),
    .dout(mul_ln73_57_fu_5515_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U395(
    .din0(w_59_fu_5635_p4),
    .din1(mul_ln73_60_fu_5649_p1),
    .dout(mul_ln73_60_fu_5649_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U396(
    .din0(w_62_fu_5687_p4),
    .din1(mul_ln73_63_fu_5701_p1),
    .dout(mul_ln73_63_fu_5701_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U397(
    .din0(w_65_fu_5739_p4),
    .din1(mul_ln73_66_fu_5753_p1),
    .dout(mul_ln73_66_fu_5753_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U398(
    .din0(w_68_fu_5791_p4),
    .din1(mul_ln73_69_fu_5805_p1),
    .dout(mul_ln73_69_fu_5805_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U399(
    .din0(w_71_fu_5843_p4),
    .din1(mul_ln73_72_fu_5857_p1),
    .dout(mul_ln73_72_fu_5857_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U400(
    .din0(w_74_fu_5895_p4),
    .din1(mul_ln73_75_fu_5909_p1),
    .dout(mul_ln73_75_fu_5909_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U401(
    .din0(w_77_fu_5947_p4),
    .din1(mul_ln73_78_fu_5961_p1),
    .dout(mul_ln73_78_fu_5961_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U402(
    .din0(w_79_fu_5985_p4),
    .din1(mul_ln73_80_fu_5999_p1),
    .dout(mul_ln73_80_fu_5999_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U403(
    .din0(w_81_fu_6023_p4),
    .din1(mul_ln73_82_fu_6037_p1),
    .dout(mul_ln73_82_fu_6037_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U404(
    .din0(w_84_fu_6157_p4),
    .din1(mul_ln73_85_fu_6171_p1),
    .dout(mul_ln73_85_fu_6171_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U405(
    .din0(w_87_fu_6209_p4),
    .din1(mul_ln73_88_fu_6223_p1),
    .dout(mul_ln73_88_fu_6223_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U406(
    .din0(w_90_fu_6261_p4),
    .din1(mul_ln73_91_fu_6275_p1),
    .dout(mul_ln73_91_fu_6275_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U407(
    .din0(w_93_fu_6313_p4),
    .din1(mul_ln73_94_fu_6327_p1),
    .dout(mul_ln73_94_fu_6327_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U408(
    .din0(w_96_fu_6365_p4),
    .din1(mul_ln73_97_fu_6379_p1),
    .dout(mul_ln73_97_fu_6379_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U409(
    .din0(w_99_fu_6417_p4),
    .din1(mul_ln73_100_fu_6431_p1),
    .dout(mul_ln73_100_fu_6431_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U410(
    .din0(w_102_fu_6469_p4),
    .din1(mul_ln73_103_fu_6483_p1),
    .dout(mul_ln73_103_fu_6483_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U411(
    .din0(w_104_fu_6507_p4),
    .din1(mul_ln73_105_fu_6521_p1),
    .dout(mul_ln73_105_fu_6521_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U412(
    .din0(w_106_fu_6545_p4),
    .din1(mul_ln73_107_fu_6559_p1),
    .dout(mul_ln73_107_fu_6559_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U413(
    .din0(w_109_fu_6679_p4),
    .din1(mul_ln73_110_fu_6693_p1),
    .dout(mul_ln73_110_fu_6693_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U414(
    .din0(w_112_fu_6731_p4),
    .din1(mul_ln73_113_fu_6745_p1),
    .dout(mul_ln73_113_fu_6745_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U415(
    .din0(w_115_fu_6783_p4),
    .din1(mul_ln73_116_fu_6797_p1),
    .dout(mul_ln73_116_fu_6797_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U416(
    .din0(w_118_fu_6835_p4),
    .din1(mul_ln73_119_fu_6849_p1),
    .dout(mul_ln73_119_fu_6849_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U417(
    .din0(w_121_fu_6887_p4),
    .din1(mul_ln73_122_fu_6901_p1),
    .dout(mul_ln73_122_fu_6901_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U418(
    .din0(w_124_fu_6939_p4),
    .din1(mul_ln73_125_fu_6953_p1),
    .dout(mul_ln73_125_fu_6953_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U419(
    .din0(w_127_fu_6991_p4),
    .din1(mul_ln73_128_fu_7005_p1),
    .dout(mul_ln73_128_fu_7005_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U420(
    .din0(w_129_fu_7029_p4),
    .din1(mul_ln73_130_fu_7043_p1),
    .dout(mul_ln73_130_fu_7043_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U421(
    .din0(w_131_fu_7067_p4),
    .din1(mul_ln73_132_fu_7081_p1),
    .dout(mul_ln73_132_fu_7081_p2)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U422(
    .din0(w_fu_3903_p1),
    .din1(grp_fu_7481_p1),
    .din2(grp_fu_7490_p3),
    .dout(grp_fu_7481_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U423(
    .din0(w_10_fu_3991_p4),
    .din1(grp_fu_7490_p1),
    .din2(mul_ln73_10_fu_3957_p2),
    .dout(grp_fu_7490_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U424(
    .din0(w_11_fu_4033_p4),
    .din1(grp_fu_7499_p1),
    .din2(grp_fu_7508_p3),
    .dout(grp_fu_7499_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U425(
    .din0(w_13_fu_4127_p4),
    .din1(grp_fu_7508_p1),
    .din2(mul_ln73_13_fu_4093_p2),
    .dout(grp_fu_7508_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U426(
    .din0(w_14_fu_4169_p4),
    .din1(grp_fu_7517_p1),
    .din2(grp_fu_7526_p3),
    .dout(grp_fu_7517_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U427(
    .din0(w_16_fu_4263_p4),
    .din1(grp_fu_7526_p1),
    .din2(mul_ln73_16_fu_4229_p2),
    .dout(grp_fu_7526_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U428(
    .din0(w_17_fu_4305_p4),
    .din1(grp_fu_7535_p1),
    .din2(grp_fu_7544_p3),
    .dout(grp_fu_7535_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U429(
    .din0(w_19_fu_4399_p4),
    .din1(grp_fu_7544_p1),
    .din2(mul_ln73_19_fu_4365_p2),
    .dout(grp_fu_7544_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U430(
    .din0(w_20_fu_4441_p4),
    .din1(grp_fu_7553_p1),
    .din2(grp_fu_7562_p3),
    .dout(grp_fu_7553_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U431(
    .din0(w_22_fu_4535_p4),
    .din1(grp_fu_7562_p1),
    .din2(mul_ln73_22_fu_4501_p2),
    .dout(grp_fu_7562_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U432(
    .din0(w_23_fu_4577_p4),
    .din1(grp_fu_7571_p1),
    .din2(grp_fu_7580_p3),
    .dout(grp_fu_7571_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U433(
    .din0(w_25_fu_4671_p4),
    .din1(grp_fu_7580_p1),
    .din2(mul_ln73_25_fu_4637_p2),
    .dout(grp_fu_7580_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U434(
    .din0(w_26_fu_4713_p4),
    .din1(grp_fu_7589_p1),
    .din2(grp_fu_7598_p3),
    .dout(grp_fu_7589_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U435(
    .din0(w_28_fu_4807_p4),
    .din1(grp_fu_7598_p1),
    .din2(mul_ln73_28_fu_4773_p2),
    .dout(grp_fu_7598_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U436(
    .din0(w_30_fu_4901_p4),
    .din1(grp_fu_7607_p1),
    .din2(mul_ln73_30_fu_4867_p2),
    .dout(grp_fu_7607_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U437(
    .din0(w_32_fu_4995_p4),
    .din1(grp_fu_7616_p1),
    .din2(mul_ln73_32_fu_4961_p2),
    .dout(grp_fu_7616_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U438(
    .din0(w_33_fu_5099_p4),
    .din1(grp_fu_7625_p1),
    .din2(grp_fu_7634_p3),
    .dout(grp_fu_7625_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U439(
    .din0(w_35_fu_5137_p4),
    .din1(grp_fu_7634_p1),
    .din2(mul_ln73_35_fu_5127_p2),
    .dout(grp_fu_7634_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U440(
    .din0(w_36_fu_5151_p4),
    .din1(grp_fu_7643_p1),
    .din2(grp_fu_7652_p3),
    .dout(grp_fu_7643_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U441(
    .din0(w_38_fu_5189_p4),
    .din1(grp_fu_7652_p1),
    .din2(mul_ln73_38_fu_5179_p2),
    .dout(grp_fu_7652_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U442(
    .din0(w_39_fu_5203_p4),
    .din1(grp_fu_7661_p1),
    .din2(grp_fu_7670_p3),
    .dout(grp_fu_7661_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U443(
    .din0(w_41_fu_5241_p4),
    .din1(grp_fu_7670_p1),
    .din2(mul_ln73_41_fu_5231_p2),
    .dout(grp_fu_7670_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U444(
    .din0(w_42_fu_5255_p4),
    .din1(grp_fu_7679_p1),
    .din2(grp_fu_7688_p3),
    .dout(grp_fu_7679_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U445(
    .din0(w_44_fu_5293_p4),
    .din1(grp_fu_7688_p1),
    .din2(mul_ln73_44_fu_5283_p2),
    .dout(grp_fu_7688_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U446(
    .din0(w_45_fu_5307_p4),
    .din1(grp_fu_7697_p1),
    .din2(grp_fu_7706_p3),
    .dout(grp_fu_7697_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U447(
    .din0(w_47_fu_5345_p4),
    .din1(grp_fu_7706_p1),
    .din2(mul_ln73_47_fu_5335_p2),
    .dout(grp_fu_7706_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U448(
    .din0(w_48_fu_5359_p4),
    .din1(grp_fu_7715_p1),
    .din2(grp_fu_7724_p3),
    .dout(grp_fu_7715_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U449(
    .din0(w_50_fu_5397_p4),
    .din1(grp_fu_7724_p1),
    .din2(mul_ln73_50_fu_5387_p2),
    .dout(grp_fu_7724_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U450(
    .din0(w_51_fu_5411_p4),
    .din1(grp_fu_7733_p1),
    .din2(grp_fu_7742_p3),
    .dout(grp_fu_7733_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U451(
    .din0(w_53_fu_5449_p4),
    .din1(grp_fu_7742_p1),
    .din2(mul_ln73_53_fu_5439_p2),
    .dout(grp_fu_7742_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U452(
    .din0(w_55_fu_5487_p4),
    .din1(grp_fu_7751_p1),
    .din2(mul_ln73_55_fu_5477_p2),
    .dout(grp_fu_7751_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U453(
    .din0(w_57_fu_5525_p4),
    .din1(grp_fu_7760_p1),
    .din2(mul_ln73_57_fu_5515_p2),
    .dout(grp_fu_7760_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U454(
    .din0(w_58_fu_5621_p4),
    .din1(grp_fu_7769_p1),
    .din2(grp_fu_7778_p3),
    .dout(grp_fu_7769_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U455(
    .din0(w_60_fu_5659_p4),
    .din1(grp_fu_7778_p1),
    .din2(mul_ln73_60_fu_5649_p2),
    .dout(grp_fu_7778_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U456(
    .din0(w_61_fu_5673_p4),
    .din1(grp_fu_7787_p1),
    .din2(grp_fu_7796_p3),
    .dout(grp_fu_7787_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U457(
    .din0(w_63_fu_5711_p4),
    .din1(grp_fu_7796_p1),
    .din2(mul_ln73_63_fu_5701_p2),
    .dout(grp_fu_7796_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U458(
    .din0(w_64_fu_5725_p4),
    .din1(grp_fu_7805_p1),
    .din2(grp_fu_7814_p3),
    .dout(grp_fu_7805_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U459(
    .din0(w_66_fu_5763_p4),
    .din1(grp_fu_7814_p1),
    .din2(mul_ln73_66_fu_5753_p2),
    .dout(grp_fu_7814_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U460(
    .din0(w_67_fu_5777_p4),
    .din1(grp_fu_7823_p1),
    .din2(grp_fu_7832_p3),
    .dout(grp_fu_7823_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U461(
    .din0(w_69_fu_5815_p4),
    .din1(grp_fu_7832_p1),
    .din2(mul_ln73_69_fu_5805_p2),
    .dout(grp_fu_7832_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U462(
    .din0(w_70_fu_5829_p4),
    .din1(grp_fu_7841_p1),
    .din2(grp_fu_7850_p3),
    .dout(grp_fu_7841_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U463(
    .din0(w_72_fu_5867_p4),
    .din1(grp_fu_7850_p1),
    .din2(mul_ln73_72_fu_5857_p2),
    .dout(grp_fu_7850_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U464(
    .din0(w_73_fu_5881_p4),
    .din1(grp_fu_7859_p1),
    .din2(grp_fu_7868_p3),
    .dout(grp_fu_7859_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U465(
    .din0(w_75_fu_5919_p4),
    .din1(grp_fu_7868_p1),
    .din2(mul_ln73_75_fu_5909_p2),
    .dout(grp_fu_7868_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U466(
    .din0(w_76_fu_5933_p4),
    .din1(grp_fu_7877_p1),
    .din2(grp_fu_7886_p3),
    .dout(grp_fu_7877_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U467(
    .din0(w_78_fu_5971_p4),
    .din1(grp_fu_7886_p1),
    .din2(mul_ln73_78_fu_5961_p2),
    .dout(grp_fu_7886_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U468(
    .din0(w_80_fu_6009_p4),
    .din1(grp_fu_7895_p1),
    .din2(mul_ln73_80_fu_5999_p2),
    .dout(grp_fu_7895_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U469(
    .din0(w_82_fu_6047_p4),
    .din1(grp_fu_7904_p1),
    .din2(mul_ln73_82_fu_6037_p2),
    .dout(grp_fu_7904_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U470(
    .din0(w_83_fu_6143_p4),
    .din1(grp_fu_7913_p1),
    .din2(grp_fu_7922_p3),
    .dout(grp_fu_7913_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U471(
    .din0(w_85_fu_6181_p4),
    .din1(grp_fu_7922_p1),
    .din2(mul_ln73_85_fu_6171_p2),
    .dout(grp_fu_7922_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U472(
    .din0(w_86_fu_6195_p4),
    .din1(grp_fu_7931_p1),
    .din2(grp_fu_7940_p3),
    .dout(grp_fu_7931_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U473(
    .din0(w_88_fu_6233_p4),
    .din1(grp_fu_7940_p1),
    .din2(mul_ln73_88_fu_6223_p2),
    .dout(grp_fu_7940_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U474(
    .din0(w_89_fu_6247_p4),
    .din1(grp_fu_7949_p1),
    .din2(grp_fu_7958_p3),
    .dout(grp_fu_7949_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U475(
    .din0(w_91_fu_6285_p4),
    .din1(grp_fu_7958_p1),
    .din2(mul_ln73_91_fu_6275_p2),
    .dout(grp_fu_7958_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U476(
    .din0(w_92_fu_6299_p4),
    .din1(grp_fu_7967_p1),
    .din2(grp_fu_7976_p3),
    .dout(grp_fu_7967_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U477(
    .din0(w_94_fu_6337_p4),
    .din1(grp_fu_7976_p1),
    .din2(mul_ln73_94_fu_6327_p2),
    .dout(grp_fu_7976_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U478(
    .din0(w_95_fu_6351_p4),
    .din1(grp_fu_7985_p1),
    .din2(grp_fu_7994_p3),
    .dout(grp_fu_7985_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U479(
    .din0(w_97_fu_6389_p4),
    .din1(grp_fu_7994_p1),
    .din2(mul_ln73_97_fu_6379_p2),
    .dout(grp_fu_7994_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U480(
    .din0(w_98_fu_6403_p4),
    .din1(grp_fu_8003_p1),
    .din2(grp_fu_8012_p3),
    .dout(grp_fu_8003_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U481(
    .din0(w_100_fu_6441_p4),
    .din1(grp_fu_8012_p1),
    .din2(mul_ln73_100_fu_6431_p2),
    .dout(grp_fu_8012_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U482(
    .din0(w_101_fu_6455_p4),
    .din1(grp_fu_8021_p1),
    .din2(grp_fu_8030_p3),
    .dout(grp_fu_8021_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U483(
    .din0(w_103_fu_6493_p4),
    .din1(grp_fu_8030_p1),
    .din2(mul_ln73_103_fu_6483_p2),
    .dout(grp_fu_8030_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U484(
    .din0(w_105_fu_6531_p4),
    .din1(grp_fu_8039_p1),
    .din2(mul_ln73_105_fu_6521_p2),
    .dout(grp_fu_8039_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U485(
    .din0(w_107_fu_6569_p4),
    .din1(grp_fu_8048_p1),
    .din2(mul_ln73_107_fu_6559_p2),
    .dout(grp_fu_8048_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U486(
    .din0(w_108_fu_6665_p4),
    .din1(grp_fu_8057_p1),
    .din2(grp_fu_8066_p3),
    .dout(grp_fu_8057_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U487(
    .din0(w_110_fu_6703_p4),
    .din1(grp_fu_8066_p1),
    .din2(mul_ln73_110_fu_6693_p2),
    .dout(grp_fu_8066_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U488(
    .din0(w_111_fu_6717_p4),
    .din1(grp_fu_8075_p1),
    .din2(grp_fu_8084_p3),
    .dout(grp_fu_8075_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U489(
    .din0(w_113_fu_6755_p4),
    .din1(grp_fu_8084_p1),
    .din2(mul_ln73_113_fu_6745_p2),
    .dout(grp_fu_8084_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U490(
    .din0(w_114_fu_6769_p4),
    .din1(grp_fu_8093_p1),
    .din2(grp_fu_8102_p3),
    .dout(grp_fu_8093_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U491(
    .din0(w_116_fu_6807_p4),
    .din1(grp_fu_8102_p1),
    .din2(mul_ln73_116_fu_6797_p2),
    .dout(grp_fu_8102_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U492(
    .din0(w_117_fu_6821_p4),
    .din1(grp_fu_8111_p1),
    .din2(grp_fu_8120_p3),
    .dout(grp_fu_8111_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U493(
    .din0(w_119_fu_6859_p4),
    .din1(grp_fu_8120_p1),
    .din2(mul_ln73_119_fu_6849_p2),
    .dout(grp_fu_8120_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U494(
    .din0(w_120_fu_6873_p4),
    .din1(grp_fu_8129_p1),
    .din2(grp_fu_8138_p3),
    .dout(grp_fu_8129_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U495(
    .din0(w_122_fu_6911_p4),
    .din1(grp_fu_8138_p1),
    .din2(mul_ln73_122_fu_6901_p2),
    .dout(grp_fu_8138_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U496(
    .din0(w_123_fu_6925_p4),
    .din1(grp_fu_8147_p1),
    .din2(grp_fu_8156_p3),
    .dout(grp_fu_8147_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U497(
    .din0(w_125_fu_6963_p4),
    .din1(grp_fu_8156_p1),
    .din2(mul_ln73_125_fu_6953_p2),
    .dout(grp_fu_8156_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U498(
    .din0(w_126_fu_6977_p4),
    .din1(grp_fu_8165_p1),
    .din2(grp_fu_8174_p3),
    .dout(grp_fu_8165_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U499(
    .din0(w_128_fu_7015_p4),
    .din1(grp_fu_8174_p1),
    .din2(mul_ln73_128_fu_7005_p2),
    .dout(grp_fu_8174_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U500(
    .din0(w_130_fu_7053_p4),
    .din1(grp_fu_8183_p1),
    .din2(mul_ln73_130_fu_7043_p2),
    .dout(grp_fu_8183_p3)
);

myproject_mac_muladd_6ns_4s_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6ns_4s_12s_13_1_1_U501(
    .din0(grp_fu_8192_p0),
    .din1(tmp_fu_7091_p4),
    .din2(mul_ln73_132_fu_7081_p2),
    .dout(grp_fu_8192_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 20'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_0_preg <= sext_ln46_fu_7427_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 20'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_1_preg <= sext_ln46_2_fu_7431_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 20'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_2_preg <= sext_ln46_3_fu_7435_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 20'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_3_preg <= sext_ln46_4_fu_7439_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 20'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_4_preg <= sext_ln46_5_fu_7443_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_reg_2192 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_79;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_reg_2192 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_reg_2192;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_reg_2204 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_80;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_reg_2204 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_reg_2204;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_reg_2216 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_81;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_reg_2216 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_reg_2216;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_reg_2228 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_82;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_reg_2228 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_reg_2228;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_reg_2240 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_83;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_reg_2240 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_reg_2240;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_reg_2252 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_84;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_reg_2252 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_reg_2252;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_reg_2264 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_85;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_reg_2264 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_reg_2264;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_reg_2276 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_86;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_reg_2276 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_reg_2276;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_reg_2288 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_87;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_reg_2288 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_reg_2288;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_reg_2300 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_88;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_reg_2300 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_reg_2300;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_reg_2312 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_89;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_reg_2312 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_reg_2312;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_reg_2324 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_90;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_reg_2324 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_reg_2324;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_reg_2336 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_91;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_reg_2336 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_reg_2336;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_reg_2348 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_92;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_reg_2348 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_reg_2348;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_reg_2360 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_93;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_reg_2360 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_reg_2360;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_reg_2372 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_94;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_reg_2372 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_reg_2372;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_reg_2384 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_95;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_reg_2384 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_reg_2384;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_reg_2396 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_96;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_reg_2396 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_reg_2396;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_reg_2408 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_97;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_reg_2408 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_reg_2408;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_reg_2420 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_98;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_reg_2420 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_reg_2420;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_reg_2432 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_99;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_reg_2432 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_reg_2432;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_reg_2444 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_316;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_reg_2444 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_reg_2444;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_reg_2456 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_315;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_reg_2456 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_reg_2456;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_reg_2468 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_314;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_reg_2468 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_reg_2468;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_reg_2480 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_313;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_reg_2480 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_reg_2480;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_reg_2492 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_312;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_reg_2492 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_reg_2492;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_reg_2504 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_311;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_reg_2504 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_reg_2504;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_reg_2516 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_310;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_reg_2516 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_reg_2516;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_reg_2528 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_309;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_reg_2528 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_reg_2528;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_reg_2540 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_308;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_reg_2540 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_reg_2540;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_reg_2552 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_307;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_reg_2552 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_reg_2552;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_reg_2564 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_306;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_reg_2564 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_reg_2564;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_reg_2576 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_305;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_reg_2576 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_reg_2576;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_reg_2588 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_304;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_reg_2588 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_reg_2588;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_reg_2600 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_303;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_reg_2600 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_reg_2600;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_reg_2612 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_302;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_reg_2612 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_reg_2612;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_reg_2624 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_301;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_reg_2624 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_reg_2624;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_reg_2636 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_300;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_reg_2636 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_reg_2636;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_reg_2648 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_299;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_reg_2648 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_reg_2648;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_reg_2660 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_298;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_reg_2660 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_reg_2660;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_reg_2672 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_297;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_reg_2672 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_reg_2672;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_reg_2684 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_296;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_reg_2684 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_reg_2684;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_reg_2696 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_295;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_reg_2696 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_reg_2696;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_reg_2708 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_294;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_reg_2708 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_reg_2708;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_reg_2720 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_293;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_reg_2720 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_reg_2720;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_reg_2732 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_292;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_reg_2732 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_reg_2732;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_reg_2744 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_291;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_reg_2744 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_reg_2744;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_reg_2756 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_290;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_reg_2756 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_reg_2756;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_reg_2768 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_289;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_reg_2768 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_reg_2768;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_reg_2780 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_288;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_reg_2780 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_reg_2780;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_reg_2792 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_287;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_reg_2792 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_reg_2792;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_reg_2804 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_286;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_reg_2804 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_reg_2804;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_reg_2816 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_285;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_reg_2816 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_reg_2816;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_reg_2828 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_284;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_reg_2828 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_reg_2828;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_reg_2840 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_283;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_reg_2840 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_reg_2840;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_reg_2852 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_282;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_reg_2852 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_reg_2852;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_reg_2864 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_281;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_reg_2864 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_reg_2864;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_reg_2876 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_280;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_reg_2876 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_reg_2876;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_reg_2888 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_279;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_reg_2888 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_reg_2888;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_reg_2900 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_278;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_reg_2900 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_reg_2900;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_reg_2912 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_277;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_reg_2912 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_reg_2912;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_reg_2924 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_276;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_reg_2924 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_reg_2924;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_reg_2936 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_275;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_reg_2936 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_reg_2936;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_reg_2948 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_274;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_reg_2948 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_reg_2948;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_reg_2960 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_273;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_reg_2960 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_reg_2960;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_reg_2972 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_272;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_reg_2972 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_reg_2972;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_reg_2984 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_271;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_reg_2984 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_reg_2984;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_reg_2996 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_270;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_reg_2996 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_reg_2996;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_reg_3008 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_269;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_reg_3008 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_reg_3008;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_reg_3020 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_268;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_reg_3020 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_reg_3020;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_reg_3032 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_267;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_reg_3032 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_reg_3032;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_reg_3044 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_266;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_reg_3044 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_reg_3044;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_reg_3056 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_265;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_reg_3056 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_reg_3056;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_reg_3068 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_264;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_reg_3068 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_reg_3068;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_reg_3080 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_263;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_reg_3080 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_reg_3080;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_reg_3092 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_262;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_reg_3092 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_reg_3092;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_reg_3104 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_261;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_reg_3104 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_reg_3104;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_reg_3116 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_260;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_reg_3116 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_reg_3128 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_259;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_reg_3128 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_reg_3128;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_reg_3140 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_258;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_reg_3140 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_reg_3140;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_reg_3152 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_257;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_reg_3152 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_reg_3152;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_reg_3164 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_256;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_reg_3164 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_reg_3164;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_reg_3176 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_reg_3176 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_reg_3176;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_reg_3188 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_254;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_reg_3188 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_reg_3188;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_reg_3200 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_253;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_reg_3200 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_reg_3200;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_reg_3212 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_252;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_reg_3212 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_reg_3212;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_reg_3224 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_251;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_reg_3224 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_reg_3224;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_reg_3236 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_250;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_reg_3236 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_reg_3236;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_reg_3248 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_249;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_reg_3248 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_reg_3248;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_reg_3260 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_248;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_reg_3260 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_reg_3260;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_3272 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_3272 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_3272;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_3284 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_3284 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_3284;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_3296 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_3296 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_3296;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_3308 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_3308 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_3308;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_3320 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_3320 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_3320;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_3332 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_3332 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_3332;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_3344 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_3344 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_3344;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_3356 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_3356 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_3356;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_3368 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_3368 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_3368;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_765_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_3380 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_3380 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_3380;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_12413_i4_reg_3448 <= add_ln58_133_fu_7421_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_12413_i4_reg_3448 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_249_i8_reg_3392 <= add_ln58_33_fu_7229_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_249_i8_reg_3392 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_4910_i7_reg_3406 <= add_ln58_58_fu_7277_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_4910_i7_reg_3406 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_7411_i6_reg_3420 <= add_ln58_83_fu_7325_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_7411_i6_reg_3420 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_9912_i5_reg_3434 <= add_ln58_108_fu_7373_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_9912_i5_reg_3434 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_8711 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_761 <= 1'd0;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_8711 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_761 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_reg_2192 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_reg_2192;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_reg_2192 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_reg_2192;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_reg_2204 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_reg_2204;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_reg_2204 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_reg_2204;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_reg_2216 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_reg_2216;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_reg_2216 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_reg_2216;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_reg_2228 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_reg_2228;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_reg_2228 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_reg_2228;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_reg_2240 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_reg_2240;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_reg_2240 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_reg_2240;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_reg_2252 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_reg_2252;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_reg_2252 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_reg_2252;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_reg_2264 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_reg_2264;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_reg_2264 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_reg_2264;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_reg_2276 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_reg_2276;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_reg_2276 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_reg_2276;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_reg_2288 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_reg_2288;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_reg_2288 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_reg_2288;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_reg_2300 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_reg_2300;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_reg_2300 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_reg_2300;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_reg_2312 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_reg_2312;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_reg_2312 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_reg_2312;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_reg_2324 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_reg_2324;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_reg_2324 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_reg_2324;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_reg_2336 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_reg_2336;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_reg_2336 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_reg_2336;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_reg_2348 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_reg_2348;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_reg_2348 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_reg_2348;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_reg_2360 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_reg_2360;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_reg_2360 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_reg_2360;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_reg_2372 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_reg_2372;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_reg_2372 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_reg_2372;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_reg_2384 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_reg_2384;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_reg_2384 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_reg_2384;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_reg_2396 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_reg_2396;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_reg_2396 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_reg_2396;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_reg_2408 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_reg_2408;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_reg_2408 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_reg_2408;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_reg_2420 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_reg_2420;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_reg_2420 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_reg_2420;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_reg_2432 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_reg_2432;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_reg_2432 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_reg_2432;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_reg_2444 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_reg_2444;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_reg_2444 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_reg_2444;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_reg_2456 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_reg_2456;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_reg_2456 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_reg_2456;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_reg_2468 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_reg_2468;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_reg_2468 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_reg_2468;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_reg_2480 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_reg_2480;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_reg_2480 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_reg_2480;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_reg_2492 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_reg_2492;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_reg_2492 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_reg_2492;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_reg_2504 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_reg_2504;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_reg_2504 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_reg_2504;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_reg_2516 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_reg_2516;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_reg_2516 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_reg_2516;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_reg_2528 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_reg_2528;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_reg_2528 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_reg_2528;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_reg_2540 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_reg_2540;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_reg_2540 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_reg_2540;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_reg_2552 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_reg_2552;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_reg_2552 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_reg_2552;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_reg_2564 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_reg_2564;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_reg_2564 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_reg_2564;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_reg_2576 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_reg_2576;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_reg_2576 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_reg_2576;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_reg_2588 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_reg_2588;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_reg_2588 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_reg_2588;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_reg_2600 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_reg_2600;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_reg_2600 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_reg_2600;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_reg_2612 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_reg_2612;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_reg_2612 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_reg_2612;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_reg_2624 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_reg_2624;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_reg_2624 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_reg_2624;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_reg_2636 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_reg_2636;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_reg_2636 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_reg_2636;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_reg_2648 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_reg_2648;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_reg_2648 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_reg_2648;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_reg_2660 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_reg_2660;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_reg_2660 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_reg_2660;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_reg_2672 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_reg_2672;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_reg_2672 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_reg_2672;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_reg_2684 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_reg_2684;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_reg_2684 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_reg_2684;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_reg_2696 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_reg_2696;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_reg_2696 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_reg_2696;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_reg_2708 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_reg_2708;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_reg_2708 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_reg_2708;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_reg_2720 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_reg_2720;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_reg_2720 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_reg_2720;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_reg_2732 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_reg_2732;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_reg_2732 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_reg_2732;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_reg_2744 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_reg_2744;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_reg_2744 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_reg_2744;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_reg_2756 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_reg_2756;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_reg_2756 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_reg_2756;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_reg_2768 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_reg_2768;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_reg_2768 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_reg_2768;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_reg_2780 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_reg_2780;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_reg_2780 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_reg_2780;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_reg_2792 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_reg_2792;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_reg_2792 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_reg_2792;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_reg_2804 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_reg_2804;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_reg_2804 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_reg_2804;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_reg_2816 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_reg_2816;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_reg_2816 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_reg_2816;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_reg_2828 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_reg_2828;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_reg_2828 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_reg_2828;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_reg_2840 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_reg_2840;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_reg_2840 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_reg_2840;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_reg_2852 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_reg_2852;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_reg_2852 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_reg_2852;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_reg_2864 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_reg_2864;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_reg_2864 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_reg_2864;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_reg_2876 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_reg_2876;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_reg_2876 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_reg_2876;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_reg_2888 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_reg_2888;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_reg_2888 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_reg_2888;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_reg_2900 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_reg_2900;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_reg_2900 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_reg_2900;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_reg_2912 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_reg_2912;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_reg_2912 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_reg_2912;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_reg_2924 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_reg_2924;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_reg_2924 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_reg_2924;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_reg_2936 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_reg_2936;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_reg_2936 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_reg_2936;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_reg_2948 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_reg_2948;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_reg_2948 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_reg_2948;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_reg_2960 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_reg_2960;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_reg_2960 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_reg_2960;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_reg_2972 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_reg_2972;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_reg_2972 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_reg_2972;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_reg_2984 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_reg_2984;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_reg_2984 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_reg_2984;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_reg_2996 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_reg_2996;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_reg_2996 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_reg_2996;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_reg_3008 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_reg_3008;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_reg_3008 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_reg_3008;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_reg_3020 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_reg_3020;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_reg_3020 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_reg_3020;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_reg_3032 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_reg_3032;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_reg_3032 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_reg_3032;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_reg_3044 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_reg_3044;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_reg_3044 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_reg_3044;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_reg_3056 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_reg_3056;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_reg_3056 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_reg_3056;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_reg_3068 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_reg_3068;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_reg_3068 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_reg_3068;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_reg_3080 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_reg_3080;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_reg_3080 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_reg_3080;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_reg_3092 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_reg_3092;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_reg_3092 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_reg_3092;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_reg_3104 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_reg_3104;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_reg_3104 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_reg_3104;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_reg_3116 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_reg_3116;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_reg_3116 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_reg_3116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_reg_3128 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_reg_3128;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_reg_3128 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_reg_3128;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_reg_3140 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_reg_3140;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_reg_3140 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_reg_3140;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_reg_3152 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_reg_3152;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_reg_3152 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_reg_3152;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_reg_3164 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_reg_3164;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_reg_3164 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_reg_3164;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_reg_3176 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_reg_3176;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_reg_3176 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_reg_3176;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_reg_3188 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_reg_3188;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_reg_3188 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_reg_3188;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_reg_3200 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_reg_3200;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_reg_3200 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_reg_3200;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_reg_3212 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_reg_3212;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_reg_3212 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_reg_3212;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_reg_3224 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_reg_3224;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_reg_3224 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_reg_3224;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_reg_3236 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_reg_3236;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_reg_3236 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_reg_3236;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_reg_3248 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_reg_3248;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_reg_3248 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_reg_3248;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_reg_3260 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_reg_3260;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_reg_3260 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_reg_3260;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_8711 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_ln46_reg_777 <= w_index_reg_8706;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_8711 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        phi_ln46_reg_777 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_3272 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_3272;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_3272 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_3272;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_3284 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_3284;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_3284 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_3284;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_3296 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_3296;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_3296 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_3296;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_3308 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_3308;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_3308 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_3308;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_3320 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_3320;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_3320 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_3320;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_3332 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_3332;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_3332 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_3332;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_3344 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_3344;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_3344 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_3344;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_3356 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_3356;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_3356 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_3356;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_3368 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_3368;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_3368 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_3368;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_843)) begin
        if ((do_init_reg_761 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_3380 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_3380;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_3380 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_3380;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln58_105_reg_8790 <= add_ln58_105_fu_6659_p2;
        add_ln58_113_reg_8795 <= add_ln58_113_fu_7117_p2;
        add_ln58_118_reg_8800 <= add_ln58_118_fu_7135_p2;
        add_ln58_124_reg_8805 <= add_ln58_124_fu_7153_p2;
        add_ln58_130_reg_8810 <= add_ln58_130_fu_7181_p2;
        add_ln58_13_reg_8715 <= add_ln58_13_fu_5029_p2;
        add_ln58_18_reg_8720 <= add_ln58_18_fu_5047_p2;
        add_ln58_24_reg_8725 <= add_ln58_24_fu_5065_p2;
        add_ln58_30_reg_8730 <= add_ln58_30_fu_5093_p2;
        add_ln58_38_reg_8735 <= add_ln58_38_fu_5551_p2;
        add_ln58_43_reg_8740 <= add_ln58_43_fu_5569_p2;
        add_ln58_49_reg_8745 <= add_ln58_49_fu_5587_p2;
        add_ln58_55_reg_8750 <= add_ln58_55_fu_5615_p2;
        add_ln58_63_reg_8755 <= add_ln58_63_fu_6073_p2;
        add_ln58_68_reg_8760 <= add_ln58_68_fu_6091_p2;
        add_ln58_74_reg_8765 <= add_ln58_74_fu_6109_p2;
        add_ln58_80_reg_8770 <= add_ln58_80_fu_6137_p2;
        add_ln58_88_reg_8775 <= add_ln58_88_fu_6595_p2;
        add_ln58_93_reg_8780 <= add_ln58_93_fu_6613_p2;
        add_ln58_99_reg_8785 <= add_ln58_99_fu_6631_p2;
        icmp_ln46_reg_8711 <= icmp_ln46_fu_3873_p2;
        icmp_ln46_reg_8711_pp0_iter1_reg <= icmp_ln46_reg_8711;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_8706 <= w_index_fu_3867_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_849)) begin
        if ((icmp_ln46_reg_8711 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_765_p6 = 1'd1;
        end else if ((icmp_ln46_reg_8711 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_765_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_765_p6 = do_init_reg_761;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_765_p6 = do_init_reg_761;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_phi_fu_2196_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_reg_2192;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_phi_fu_2196_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_reg_2192;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_phi_fu_2208_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_reg_2204;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_phi_fu_2208_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_reg_2204;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_phi_fu_2220_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_reg_2216;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_phi_fu_2220_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_reg_2216;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_phi_fu_2232_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_reg_2228;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_phi_fu_2232_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_reg_2228;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_phi_fu_2244_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_reg_2240;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_phi_fu_2244_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_reg_2240;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_phi_fu_2256_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_reg_2252;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_phi_fu_2256_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_reg_2252;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_phi_fu_2268_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_reg_2264;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_phi_fu_2268_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_reg_2264;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_phi_fu_2280_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_reg_2276;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_phi_fu_2280_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_reg_2276;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_phi_fu_2292_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_reg_2288;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_phi_fu_2292_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_reg_2288;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_phi_fu_2304_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_reg_2300;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_phi_fu_2304_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_reg_2300;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_phi_fu_2316_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_reg_2312;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_phi_fu_2316_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_reg_2312;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_phi_fu_2328_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_reg_2324;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_phi_fu_2328_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_reg_2324;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_phi_fu_2340_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_reg_2336;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_phi_fu_2340_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_reg_2336;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_phi_fu_2352_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_reg_2348;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_phi_fu_2352_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_reg_2348;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_phi_fu_2364_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_reg_2360;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_phi_fu_2364_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_reg_2360;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_phi_fu_2376_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_reg_2372;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_phi_fu_2376_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_reg_2372;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_phi_fu_2388_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_reg_2384;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_phi_fu_2388_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_reg_2384;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_phi_fu_2400_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_reg_2396;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_phi_fu_2400_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_reg_2396;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_phi_fu_2412_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_reg_2408;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_phi_fu_2412_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_reg_2408;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_phi_fu_2424_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_reg_2420;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_phi_fu_2424_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_reg_2420;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_phi_fu_2436_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_reg_2432;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_phi_fu_2436_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_reg_2432;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_phi_fu_2448_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_reg_2444;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_phi_fu_2448_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_reg_2444;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_phi_fu_2460_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_reg_2456;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_phi_fu_2460_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_reg_2456;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_phi_fu_2472_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_reg_2468;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_phi_fu_2472_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_reg_2468;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_phi_fu_2484_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_reg_2480;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_phi_fu_2484_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_reg_2480;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_phi_fu_2496_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_reg_2492;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_phi_fu_2496_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_reg_2492;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_phi_fu_2508_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_reg_2504;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_phi_fu_2508_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_reg_2504;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_phi_fu_2520_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_reg_2516;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_phi_fu_2520_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_reg_2516;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_phi_fu_2532_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_reg_2528;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_phi_fu_2532_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_reg_2528;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_phi_fu_2544_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_reg_2540;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_phi_fu_2544_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_reg_2540;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_phi_fu_2556_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_reg_2552;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_phi_fu_2556_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_reg_2552;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_phi_fu_2568_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_reg_2564;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_phi_fu_2568_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_reg_2564;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_phi_fu_2580_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_reg_2576;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_phi_fu_2580_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_reg_2576;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_phi_fu_2592_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_reg_2588;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_phi_fu_2592_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_reg_2588;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_phi_fu_2604_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_reg_2600;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_phi_fu_2604_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_reg_2600;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_phi_fu_2616_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_reg_2612;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_phi_fu_2616_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_reg_2612;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_phi_fu_2628_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_reg_2624;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_phi_fu_2628_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_reg_2624;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_phi_fu_2640_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_reg_2636;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_phi_fu_2640_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_reg_2636;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_phi_fu_2652_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_reg_2648;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_phi_fu_2652_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_reg_2648;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_phi_fu_2664_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_reg_2660;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_phi_fu_2664_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_reg_2660;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_phi_fu_2676_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_reg_2672;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_phi_fu_2676_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_reg_2672;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_phi_fu_2688_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_reg_2684;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_phi_fu_2688_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_reg_2684;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_phi_fu_2700_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_reg_2696;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_phi_fu_2700_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_reg_2696;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_phi_fu_2712_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_reg_2708;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_phi_fu_2712_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_reg_2708;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_phi_fu_2724_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_reg_2720;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_phi_fu_2724_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_reg_2720;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_phi_fu_2736_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_reg_2732;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_phi_fu_2736_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_reg_2732;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_phi_fu_2748_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_reg_2744;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_phi_fu_2748_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_reg_2744;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_phi_fu_2760_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_reg_2756;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_phi_fu_2760_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_reg_2756;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_phi_fu_2772_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_reg_2768;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_phi_fu_2772_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_reg_2768;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_phi_fu_2784_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_reg_2780;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_phi_fu_2784_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_reg_2780;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_phi_fu_2796_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_reg_2792;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_phi_fu_2796_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_reg_2792;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_phi_fu_2808_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_reg_2804;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_phi_fu_2808_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_reg_2804;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_phi_fu_2820_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_reg_2816;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_phi_fu_2820_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_reg_2816;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_phi_fu_2832_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_reg_2828;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_phi_fu_2832_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_reg_2828;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_phi_fu_2844_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_reg_2840;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_phi_fu_2844_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_reg_2840;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_phi_fu_2856_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_reg_2852;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_phi_fu_2856_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_reg_2852;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_phi_fu_2868_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_reg_2864;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_phi_fu_2868_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_reg_2864;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_phi_fu_2880_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_reg_2876;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_phi_fu_2880_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_reg_2876;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_phi_fu_2892_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_reg_2888;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_phi_fu_2892_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_reg_2888;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_phi_fu_2904_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_reg_2900;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_phi_fu_2904_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_reg_2900;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_phi_fu_2916_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_reg_2912;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_phi_fu_2916_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_reg_2912;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_phi_fu_2928_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_reg_2924;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_phi_fu_2928_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_reg_2924;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_phi_fu_2940_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_reg_2936;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_phi_fu_2940_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_reg_2936;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_phi_fu_2952_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_reg_2948;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_phi_fu_2952_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_reg_2948;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_phi_fu_2964_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_reg_2960;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_phi_fu_2964_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_reg_2960;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_phi_fu_2976_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_reg_2972;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_phi_fu_2976_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_reg_2972;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_phi_fu_2988_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_reg_2984;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_phi_fu_2988_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_reg_2984;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_phi_fu_3000_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_reg_2996;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_phi_fu_3000_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_reg_2996;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_phi_fu_3012_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_reg_3008;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_phi_fu_3012_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_reg_3008;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_phi_fu_3024_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_reg_3020;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_phi_fu_3024_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_reg_3020;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_phi_fu_3036_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_reg_3032;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_phi_fu_3036_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_reg_3032;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_phi_fu_3048_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_reg_3044;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_phi_fu_3048_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_reg_3044;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_phi_fu_3060_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_reg_3056;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_phi_fu_3060_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_reg_3056;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_phi_fu_3072_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_reg_3068;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_phi_fu_3072_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_reg_3068;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_phi_fu_3084_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_reg_3080;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_phi_fu_3084_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_reg_3080;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_phi_fu_3096_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_reg_3092;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_phi_fu_3096_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_reg_3092;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_phi_fu_3108_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_reg_3104;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_phi_fu_3108_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_reg_3104;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_phi_fu_3120_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_reg_3116;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_phi_fu_3120_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_reg_3116;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_phi_fu_3132_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_reg_3128;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_phi_fu_3132_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_reg_3128;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_phi_fu_3144_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_reg_3140;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_phi_fu_3144_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_reg_3140;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_phi_fu_3156_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_reg_3152;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_phi_fu_3156_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_reg_3152;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_phi_fu_3168_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_reg_3164;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_phi_fu_3168_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_reg_3164;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_phi_fu_3180_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_reg_3176;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_phi_fu_3180_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_reg_3176;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_phi_fu_3192_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_reg_3188;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_phi_fu_3192_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_reg_3188;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_phi_fu_3204_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_reg_3200;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_phi_fu_3204_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_reg_3200;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_phi_fu_3216_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_reg_3212;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_phi_fu_3216_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_reg_3212;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_phi_fu_3228_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_reg_3224;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_phi_fu_3228_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_reg_3224;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_phi_fu_3240_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_reg_3236;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_phi_fu_3240_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_reg_3236;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_phi_fu_3252_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_reg_3248;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_phi_fu_3252_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_reg_3248;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_phi_fu_3264_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_reg_3260;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_phi_fu_3264_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_reg_3260;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_849)) begin
        if ((icmp_ln46_reg_8711 == 1'd1)) begin
            ap_phi_mux_phi_ln46_phi_fu_781_p6 = 2'd0;
        end else if ((icmp_ln46_reg_8711 == 1'd0)) begin
            ap_phi_mux_phi_ln46_phi_fu_781_p6 = w_index_reg_8706;
        end else begin
            ap_phi_mux_phi_ln46_phi_fu_781_p6 = phi_ln46_reg_777;
        end
    end else begin
        ap_phi_mux_phi_ln46_phi_fu_781_p6 = phi_ln46_reg_777;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_3276_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_3272;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_3276_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_3272;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_3288_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_3284;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_3288_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_3284;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_3300_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_3296;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_3300_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_3296;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_phi_fu_3312_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_3308;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_phi_fu_3312_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_3308;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_phi_fu_3324_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_3320;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_phi_fu_3324_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_3320;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_phi_fu_3336_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_3332;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_phi_fu_3336_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_3332;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_phi_fu_3348_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_3344;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_phi_fu_3348_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_3344;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_phi_fu_3360_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_3356;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_phi_fu_3360_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_3356;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_phi_fu_3372_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_3368;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_phi_fu_3372_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_3368;
    end
end

always @ (*) begin
    if ((do_init_reg_761 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_phi_fu_3384_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_3380;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_phi_fu_3384_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_3380;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_3873_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_0 = sext_ln46_fu_7427_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_1 = sext_ln46_2_fu_7431_p1;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_2 = sext_ln46_3_fu_7435_p1;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_3 = sext_ln46_4_fu_7439_p1;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_8711_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_4 = sext_ln46_5_fu_7443_p1;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w8_ce0_local = 1'b1;
    end else begin
        w8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_10_fu_4145_p9 = 'bx;

assign a_11_fu_4187_p9 = 'bx;

assign a_12_fu_4239_p9 = 'bx;

assign a_13_fu_4281_p9 = 'bx;

assign a_14_fu_4323_p9 = 'bx;

assign a_15_fu_4375_p9 = 'bx;

assign a_16_fu_4417_p9 = 'bx;

assign a_17_fu_4459_p9 = 'bx;

assign a_18_fu_4511_p9 = 'bx;

assign a_19_fu_4553_p9 = 'bx;

assign a_20_fu_4595_p9 = 'bx;

assign a_21_fu_4647_p9 = 'bx;

assign a_22_fu_4689_p9 = 'bx;

assign a_23_fu_4731_p9 = 'bx;

assign a_24_fu_4783_p9 = 'bx;

assign a_25_fu_4825_p9 = 'bx;

assign a_26_fu_4877_p9 = 'bx;

assign a_27_fu_4919_p9 = 'bx;

assign a_28_fu_4971_p9 = 'bx;

assign a_5_fu_3915_p9 = 'bx;

assign a_6_fu_3967_p9 = 'bx;

assign a_7_fu_4009_p9 = 'bx;

assign a_8_fu_4051_p9 = 'bx;

assign a_9_fu_4103_p9 = 'bx;

assign a_fu_3879_p9 = 'bx;

assign add_ln58_104_fu_6649_p2 = ($signed(sext_ln58_103_fu_6646_p1) + $signed(sext_ln58_102_fu_6643_p1));

assign add_ln58_105_fu_6659_p2 = ($signed(sext_ln58_104_fu_6655_p1) + $signed(sext_ln58_101_fu_6640_p1));

assign add_ln58_106_fu_7353_p2 = ($signed(sext_ln58_105_fu_7350_p1) + $signed(sext_ln58_99_fu_7347_p1));

assign add_ln58_107_fu_7363_p2 = ($signed(sext_ln58_106_fu_7359_p1) + $signed(sext_ln58_94_fu_7343_p1));

assign add_ln58_108_fu_7373_p2 = ($signed(conv_i_i22_9912_i5_reg_3434) + $signed(sext_ln58_107_fu_7369_p1));

assign add_ln58_113_fu_7117_p2 = ($signed(sext_ln58_112_fu_7114_p1) + $signed(sext_ln58_110_fu_7108_p1));

assign add_ln58_118_fu_7135_p2 = ($signed(sext_ln58_117_fu_7132_p1) + $signed(sext_ln58_115_fu_7126_p1));

assign add_ln58_119_fu_7385_p2 = ($signed(sext_ln58_118_fu_7382_p1) + $signed(sext_ln58_113_fu_7379_p1));

assign add_ln58_124_fu_7153_p2 = ($signed(sext_ln58_123_fu_7150_p1) + $signed(sext_ln58_121_fu_7144_p1));

assign add_ln58_129_fu_7171_p2 = ($signed(sext_ln58_128_fu_7168_p1) + $signed(sext_ln58_127_fu_7165_p1));

assign add_ln58_130_fu_7181_p2 = ($signed(sext_ln58_129_fu_7177_p1) + $signed(sext_ln58_126_fu_7162_p1));

assign add_ln58_131_fu_7401_p2 = ($signed(sext_ln58_130_fu_7398_p1) + $signed(sext_ln58_124_fu_7395_p1));

assign add_ln58_132_fu_7411_p2 = ($signed(sext_ln58_131_fu_7407_p1) + $signed(sext_ln58_119_fu_7391_p1));

assign add_ln58_133_fu_7421_p2 = ($signed(conv_i_i22_12413_i4_reg_3448) + $signed(sext_ln58_132_fu_7417_p1));

assign add_ln58_13_fu_5029_p2 = ($signed(sext_ln58_12_fu_5026_p1) + $signed(sext_ln58_10_fu_5020_p1));

assign add_ln58_18_fu_5047_p2 = ($signed(sext_ln58_17_fu_5044_p1) + $signed(sext_ln58_15_fu_5038_p1));

assign add_ln58_19_fu_7193_p2 = ($signed(sext_ln58_18_fu_7190_p1) + $signed(sext_ln58_13_fu_7187_p1));

assign add_ln58_24_fu_5065_p2 = ($signed(sext_ln58_23_fu_5062_p1) + $signed(sext_ln58_21_fu_5056_p1));

assign add_ln58_29_fu_5083_p2 = ($signed(sext_ln58_28_fu_5080_p1) + $signed(sext_ln58_27_fu_5077_p1));

assign add_ln58_30_fu_5093_p2 = ($signed(sext_ln58_29_fu_5089_p1) + $signed(sext_ln58_26_fu_5074_p1));

assign add_ln58_31_fu_7209_p2 = ($signed(sext_ln58_30_fu_7206_p1) + $signed(sext_ln58_24_fu_7203_p1));

assign add_ln58_32_fu_7219_p2 = ($signed(sext_ln58_31_fu_7215_p1) + $signed(sext_ln58_19_fu_7199_p1));

assign add_ln58_33_fu_7229_p2 = ($signed(conv_i_i22_249_i8_reg_3392) + $signed(sext_ln58_32_fu_7225_p1));

assign add_ln58_38_fu_5551_p2 = ($signed(sext_ln58_37_fu_5548_p1) + $signed(sext_ln58_35_fu_5542_p1));

assign add_ln58_43_fu_5569_p2 = ($signed(sext_ln58_42_fu_5566_p1) + $signed(sext_ln58_40_fu_5560_p1));

assign add_ln58_44_fu_7241_p2 = ($signed(sext_ln58_43_fu_7238_p1) + $signed(sext_ln58_38_fu_7235_p1));

assign add_ln58_49_fu_5587_p2 = ($signed(sext_ln58_48_fu_5584_p1) + $signed(sext_ln58_46_fu_5578_p1));

assign add_ln58_54_fu_5605_p2 = ($signed(sext_ln58_53_fu_5602_p1) + $signed(sext_ln58_52_fu_5599_p1));

assign add_ln58_55_fu_5615_p2 = ($signed(sext_ln58_54_fu_5611_p1) + $signed(sext_ln58_51_fu_5596_p1));

assign add_ln58_56_fu_7257_p2 = ($signed(sext_ln58_55_fu_7254_p1) + $signed(sext_ln58_49_fu_7251_p1));

assign add_ln58_57_fu_7267_p2 = ($signed(sext_ln58_56_fu_7263_p1) + $signed(sext_ln58_44_fu_7247_p1));

assign add_ln58_58_fu_7277_p2 = ($signed(conv_i_i22_4910_i7_reg_3406) + $signed(sext_ln58_57_fu_7273_p1));

assign add_ln58_63_fu_6073_p2 = ($signed(sext_ln58_62_fu_6070_p1) + $signed(sext_ln58_60_fu_6064_p1));

assign add_ln58_68_fu_6091_p2 = ($signed(sext_ln58_67_fu_6088_p1) + $signed(sext_ln58_65_fu_6082_p1));

assign add_ln58_69_fu_7289_p2 = ($signed(sext_ln58_68_fu_7286_p1) + $signed(sext_ln58_63_fu_7283_p1));

assign add_ln58_74_fu_6109_p2 = ($signed(sext_ln58_73_fu_6106_p1) + $signed(sext_ln58_71_fu_6100_p1));

assign add_ln58_79_fu_6127_p2 = ($signed(sext_ln58_78_fu_6124_p1) + $signed(sext_ln58_77_fu_6121_p1));

assign add_ln58_80_fu_6137_p2 = ($signed(sext_ln58_79_fu_6133_p1) + $signed(sext_ln58_76_fu_6118_p1));

assign add_ln58_81_fu_7305_p2 = ($signed(sext_ln58_80_fu_7302_p1) + $signed(sext_ln58_74_fu_7299_p1));

assign add_ln58_82_fu_7315_p2 = ($signed(sext_ln58_81_fu_7311_p1) + $signed(sext_ln58_69_fu_7295_p1));

assign add_ln58_83_fu_7325_p2 = ($signed(conv_i_i22_7411_i6_reg_3420) + $signed(sext_ln58_82_fu_7321_p1));

assign add_ln58_88_fu_6595_p2 = ($signed(sext_ln58_87_fu_6592_p1) + $signed(sext_ln58_85_fu_6586_p1));

assign add_ln58_93_fu_6613_p2 = ($signed(sext_ln58_92_fu_6610_p1) + $signed(sext_ln58_90_fu_6604_p1));

assign add_ln58_94_fu_7337_p2 = ($signed(sext_ln58_93_fu_7334_p1) + $signed(sext_ln58_88_fu_7331_p1));

assign add_ln58_99_fu_6631_p2 = ($signed(sext_ln58_98_fu_6628_p1) + $signed(sext_ln58_96_fu_6622_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_37 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_843 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_849 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_480_reg_2192 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_481_reg_2204 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_482_reg_2216 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_483_reg_2228 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_484_reg_2240 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_485_reg_2252 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_486_reg_2264 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_487_reg_2276 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_488_reg_2288 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_489_reg_2300 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_490_reg_2312 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_491_reg_2324 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_492_reg_2336 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_493_reg_2348 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_494_reg_2360 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_495_reg_2372 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_496_reg_2384 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_497_reg_2396 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_498_reg_2408 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_499_reg_2420 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_500_reg_2432 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_501_reg_2444 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_502_reg_2456 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_503_reg_2468 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_504_reg_2480 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_505_reg_2492 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_506_reg_2504 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_507_reg_2516 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_508_reg_2528 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_509_reg_2540 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_510_reg_2552 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_511_reg_2564 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_512_reg_2576 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_513_reg_2588 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_514_reg_2600 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_515_reg_2612 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_516_reg_2624 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_517_reg_2636 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_518_reg_2648 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_519_reg_2660 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_520_reg_2672 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_521_reg_2684 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_522_reg_2696 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_523_reg_2708 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_524_reg_2720 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_525_reg_2732 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_526_reg_2744 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_527_reg_2756 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_528_reg_2768 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_529_reg_2780 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_530_reg_2792 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_531_reg_2804 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_532_reg_2816 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_533_reg_2828 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_534_reg_2840 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_535_reg_2852 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_536_reg_2864 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_537_reg_2876 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_538_reg_2888 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_539_reg_2900 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_540_reg_2912 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_541_reg_2924 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_542_reg_2936 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_543_reg_2948 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_544_reg_2960 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_545_reg_2972 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_546_reg_2984 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_547_reg_2996 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_548_reg_3008 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_549_reg_3020 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_550_reg_3032 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_551_reg_3044 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_552_reg_3056 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_553_reg_3068 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_554_reg_3080 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_555_reg_3092 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_556_reg_3104 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_557_reg_3116 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_558_reg_3128 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_559_reg_3140 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_560_reg_3152 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_561_reg_3164 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_562_reg_3176 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_563_reg_3188 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_564_reg_3200 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_565_reg_3212 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_566_reg_3224 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_567_reg_3236 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_568_reg_3248 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_569_reg_3260 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_3272 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_3284 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_3296 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_114_reg_3308 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_115_reg_3320 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_116_reg_3332 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_117_reg_3344 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_118_reg_3356 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_119_reg_3368 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_120_reg_3380 = 'bx;

assign grp_fu_7481_p1 = zext_ln73_fu_3907_p1;

assign grp_fu_7490_p1 = zext_ln73_8_fu_4001_p1;

assign grp_fu_7499_p1 = zext_ln73_9_fu_4043_p1;

assign grp_fu_7508_p1 = zext_ln73_11_fu_4137_p1;

assign grp_fu_7517_p1 = zext_ln73_12_fu_4179_p1;

assign grp_fu_7526_p1 = zext_ln73_14_fu_4273_p1;

assign grp_fu_7535_p1 = zext_ln73_15_fu_4315_p1;

assign grp_fu_7544_p1 = zext_ln73_17_fu_4409_p1;

assign grp_fu_7553_p1 = zext_ln73_18_fu_4451_p1;

assign grp_fu_7562_p1 = zext_ln73_20_fu_4545_p1;

assign grp_fu_7571_p1 = zext_ln73_21_fu_4587_p1;

assign grp_fu_7580_p1 = zext_ln73_23_fu_4681_p1;

assign grp_fu_7589_p1 = zext_ln73_24_fu_4723_p1;

assign grp_fu_7598_p1 = zext_ln73_26_fu_4817_p1;

assign grp_fu_7607_p1 = zext_ln73_28_fu_4911_p1;

assign grp_fu_7616_p1 = zext_ln73_30_fu_5005_p1;

assign grp_fu_7625_p1 = zext_ln73_fu_3907_p1;

assign grp_fu_7634_p1 = zext_ln73_8_fu_4001_p1;

assign grp_fu_7643_p1 = zext_ln73_9_fu_4043_p1;

assign grp_fu_7652_p1 = zext_ln73_11_fu_4137_p1;

assign grp_fu_7661_p1 = zext_ln73_12_fu_4179_p1;

assign grp_fu_7670_p1 = zext_ln73_14_fu_4273_p1;

assign grp_fu_7679_p1 = zext_ln73_15_fu_4315_p1;

assign grp_fu_7688_p1 = zext_ln73_17_fu_4409_p1;

assign grp_fu_7697_p1 = zext_ln73_18_fu_4451_p1;

assign grp_fu_7706_p1 = zext_ln73_20_fu_4545_p1;

assign grp_fu_7715_p1 = zext_ln73_21_fu_4587_p1;

assign grp_fu_7724_p1 = zext_ln73_23_fu_4681_p1;

assign grp_fu_7733_p1 = zext_ln73_24_fu_4723_p1;

assign grp_fu_7742_p1 = zext_ln73_26_fu_4817_p1;

assign grp_fu_7751_p1 = zext_ln73_28_fu_4911_p1;

assign grp_fu_7760_p1 = zext_ln73_30_fu_5005_p1;

assign grp_fu_7769_p1 = zext_ln73_fu_3907_p1;

assign grp_fu_7778_p1 = zext_ln73_8_fu_4001_p1;

assign grp_fu_7787_p1 = zext_ln73_9_fu_4043_p1;

assign grp_fu_7796_p1 = zext_ln73_11_fu_4137_p1;

assign grp_fu_7805_p1 = zext_ln73_12_fu_4179_p1;

assign grp_fu_7814_p1 = zext_ln73_14_fu_4273_p1;

assign grp_fu_7823_p1 = zext_ln73_15_fu_4315_p1;

assign grp_fu_7832_p1 = zext_ln73_17_fu_4409_p1;

assign grp_fu_7841_p1 = zext_ln73_18_fu_4451_p1;

assign grp_fu_7850_p1 = zext_ln73_20_fu_4545_p1;

assign grp_fu_7859_p1 = zext_ln73_21_fu_4587_p1;

assign grp_fu_7868_p1 = zext_ln73_23_fu_4681_p1;

assign grp_fu_7877_p1 = zext_ln73_24_fu_4723_p1;

assign grp_fu_7886_p1 = zext_ln73_26_fu_4817_p1;

assign grp_fu_7895_p1 = zext_ln73_28_fu_4911_p1;

assign grp_fu_7904_p1 = zext_ln73_30_fu_5005_p1;

assign grp_fu_7913_p1 = zext_ln73_fu_3907_p1;

assign grp_fu_7922_p1 = zext_ln73_8_fu_4001_p1;

assign grp_fu_7931_p1 = zext_ln73_9_fu_4043_p1;

assign grp_fu_7940_p1 = zext_ln73_11_fu_4137_p1;

assign grp_fu_7949_p1 = zext_ln73_12_fu_4179_p1;

assign grp_fu_7958_p1 = zext_ln73_14_fu_4273_p1;

assign grp_fu_7967_p1 = zext_ln73_15_fu_4315_p1;

assign grp_fu_7976_p1 = zext_ln73_17_fu_4409_p1;

assign grp_fu_7985_p1 = zext_ln73_18_fu_4451_p1;

assign grp_fu_7994_p1 = zext_ln73_20_fu_4545_p1;

assign grp_fu_8003_p1 = zext_ln73_21_fu_4587_p1;

assign grp_fu_8012_p1 = zext_ln73_23_fu_4681_p1;

assign grp_fu_8021_p1 = zext_ln73_24_fu_4723_p1;

assign grp_fu_8030_p1 = zext_ln73_26_fu_4817_p1;

assign grp_fu_8039_p1 = zext_ln73_28_fu_4911_p1;

assign grp_fu_8048_p1 = zext_ln73_30_fu_5005_p1;

assign grp_fu_8057_p1 = zext_ln73_fu_3907_p1;

assign grp_fu_8066_p1 = zext_ln73_8_fu_4001_p1;

assign grp_fu_8075_p1 = zext_ln73_9_fu_4043_p1;

assign grp_fu_8084_p1 = zext_ln73_11_fu_4137_p1;

assign grp_fu_8093_p1 = zext_ln73_12_fu_4179_p1;

assign grp_fu_8102_p1 = zext_ln73_14_fu_4273_p1;

assign grp_fu_8111_p1 = zext_ln73_15_fu_4315_p1;

assign grp_fu_8120_p1 = zext_ln73_17_fu_4409_p1;

assign grp_fu_8129_p1 = zext_ln73_18_fu_4451_p1;

assign grp_fu_8138_p1 = zext_ln73_20_fu_4545_p1;

assign grp_fu_8147_p1 = zext_ln73_21_fu_4587_p1;

assign grp_fu_8156_p1 = zext_ln73_23_fu_4681_p1;

assign grp_fu_8165_p1 = zext_ln73_24_fu_4723_p1;

assign grp_fu_8174_p1 = zext_ln73_26_fu_4817_p1;

assign grp_fu_8183_p1 = zext_ln73_28_fu_4911_p1;

assign grp_fu_8192_p0 = grp_fu_8192_p00;

assign grp_fu_8192_p00 = a_28_fu_4971_p11;

assign icmp_ln46_fu_3873_p2 = ((ap_phi_mux_phi_ln46_phi_fu_781_p6 == 2'd3) ? 1'b1 : 1'b0);

assign mul_ln73_100_fu_6431_p1 = zext_ln73_22_fu_4629_p1;

assign mul_ln73_103_fu_6483_p1 = zext_ln73_25_fu_4765_p1;

assign mul_ln73_105_fu_6521_p1 = zext_ln73_27_fu_4859_p1;

assign mul_ln73_107_fu_6559_p1 = zext_ln73_29_fu_4953_p1;

assign mul_ln73_10_fu_3957_p1 = zext_ln73_7_fu_3949_p1;

assign mul_ln73_110_fu_6693_p1 = zext_ln73_7_fu_3949_p1;

assign mul_ln73_113_fu_6745_p1 = zext_ln73_10_fu_4085_p1;

assign mul_ln73_116_fu_6797_p1 = zext_ln73_13_fu_4221_p1;

assign mul_ln73_119_fu_6849_p1 = zext_ln73_16_fu_4357_p1;

assign mul_ln73_122_fu_6901_p1 = zext_ln73_19_fu_4493_p1;

assign mul_ln73_125_fu_6953_p1 = zext_ln73_22_fu_4629_p1;

assign mul_ln73_128_fu_7005_p1 = zext_ln73_25_fu_4765_p1;

assign mul_ln73_130_fu_7043_p1 = zext_ln73_27_fu_4859_p1;

assign mul_ln73_132_fu_7081_p1 = zext_ln73_29_fu_4953_p1;

assign mul_ln73_13_fu_4093_p1 = zext_ln73_10_fu_4085_p1;

assign mul_ln73_16_fu_4229_p1 = zext_ln73_13_fu_4221_p1;

assign mul_ln73_19_fu_4365_p1 = zext_ln73_16_fu_4357_p1;

assign mul_ln73_22_fu_4501_p1 = zext_ln73_19_fu_4493_p1;

assign mul_ln73_25_fu_4637_p1 = zext_ln73_22_fu_4629_p1;

assign mul_ln73_28_fu_4773_p1 = zext_ln73_25_fu_4765_p1;

assign mul_ln73_30_fu_4867_p1 = zext_ln73_27_fu_4859_p1;

assign mul_ln73_32_fu_4961_p1 = zext_ln73_29_fu_4953_p1;

assign mul_ln73_35_fu_5127_p1 = zext_ln73_7_fu_3949_p1;

assign mul_ln73_38_fu_5179_p1 = zext_ln73_10_fu_4085_p1;

assign mul_ln73_41_fu_5231_p1 = zext_ln73_13_fu_4221_p1;

assign mul_ln73_44_fu_5283_p1 = zext_ln73_16_fu_4357_p1;

assign mul_ln73_47_fu_5335_p1 = zext_ln73_19_fu_4493_p1;

assign mul_ln73_50_fu_5387_p1 = zext_ln73_22_fu_4629_p1;

assign mul_ln73_53_fu_5439_p1 = zext_ln73_25_fu_4765_p1;

assign mul_ln73_55_fu_5477_p1 = zext_ln73_27_fu_4859_p1;

assign mul_ln73_57_fu_5515_p1 = zext_ln73_29_fu_4953_p1;

assign mul_ln73_60_fu_5649_p1 = zext_ln73_7_fu_3949_p1;

assign mul_ln73_63_fu_5701_p1 = zext_ln73_10_fu_4085_p1;

assign mul_ln73_66_fu_5753_p1 = zext_ln73_13_fu_4221_p1;

assign mul_ln73_69_fu_5805_p1 = zext_ln73_16_fu_4357_p1;

assign mul_ln73_72_fu_5857_p1 = zext_ln73_19_fu_4493_p1;

assign mul_ln73_75_fu_5909_p1 = zext_ln73_22_fu_4629_p1;

assign mul_ln73_78_fu_5961_p1 = zext_ln73_25_fu_4765_p1;

assign mul_ln73_80_fu_5999_p1 = zext_ln73_27_fu_4859_p1;

assign mul_ln73_82_fu_6037_p1 = zext_ln73_29_fu_4953_p1;

assign mul_ln73_85_fu_6171_p1 = zext_ln73_7_fu_3949_p1;

assign mul_ln73_88_fu_6223_p1 = zext_ln73_10_fu_4085_p1;

assign mul_ln73_91_fu_6275_p1 = zext_ln73_13_fu_4221_p1;

assign mul_ln73_94_fu_6327_p1 = zext_ln73_16_fu_4357_p1;

assign mul_ln73_97_fu_6379_p1 = zext_ln73_19_fu_4493_p1;

assign sext_ln46_2_fu_7431_p1 = add_ln58_58_fu_7277_p2;

assign sext_ln46_3_fu_7435_p1 = add_ln58_83_fu_7325_p2;

assign sext_ln46_4_fu_7439_p1 = add_ln58_108_fu_7373_p2;

assign sext_ln46_5_fu_7443_p1 = add_ln58_133_fu_7421_p2;

assign sext_ln46_fu_7427_p1 = add_ln58_33_fu_7229_p2;

assign sext_ln58_101_fu_6640_p1 = grp_fu_8021_p3;

assign sext_ln58_102_fu_6643_p1 = grp_fu_8039_p3;

assign sext_ln58_103_fu_6646_p1 = grp_fu_8048_p3;

assign sext_ln58_104_fu_6655_p1 = $signed(add_ln58_104_fu_6649_p2);

assign sext_ln58_105_fu_7350_p1 = $signed(add_ln58_105_reg_8790);

assign sext_ln58_106_fu_7359_p1 = $signed(add_ln58_106_fu_7353_p2);

assign sext_ln58_107_fu_7369_p1 = $signed(add_ln58_107_fu_7363_p2);

assign sext_ln58_10_fu_5020_p1 = grp_fu_7481_p3;

assign sext_ln58_110_fu_7108_p1 = grp_fu_8057_p3;

assign sext_ln58_112_fu_7114_p1 = grp_fu_8075_p3;

assign sext_ln58_113_fu_7379_p1 = $signed(add_ln58_113_reg_8795);

assign sext_ln58_115_fu_7126_p1 = grp_fu_8093_p3;

assign sext_ln58_117_fu_7132_p1 = grp_fu_8111_p3;

assign sext_ln58_118_fu_7382_p1 = $signed(add_ln58_118_reg_8800);

assign sext_ln58_119_fu_7391_p1 = $signed(add_ln58_119_fu_7385_p2);

assign sext_ln58_121_fu_7144_p1 = grp_fu_8129_p3;

assign sext_ln58_123_fu_7150_p1 = grp_fu_8147_p3;

assign sext_ln58_124_fu_7395_p1 = $signed(add_ln58_124_reg_8805);

assign sext_ln58_126_fu_7162_p1 = grp_fu_8165_p3;

assign sext_ln58_127_fu_7165_p1 = grp_fu_8183_p3;

assign sext_ln58_128_fu_7168_p1 = grp_fu_8192_p3;

assign sext_ln58_129_fu_7177_p1 = $signed(add_ln58_129_fu_7171_p2);

assign sext_ln58_12_fu_5026_p1 = grp_fu_7499_p3;

assign sext_ln58_130_fu_7398_p1 = $signed(add_ln58_130_reg_8810);

assign sext_ln58_131_fu_7407_p1 = $signed(add_ln58_131_fu_7401_p2);

assign sext_ln58_132_fu_7417_p1 = $signed(add_ln58_132_fu_7411_p2);

assign sext_ln58_13_fu_7187_p1 = $signed(add_ln58_13_reg_8715);

assign sext_ln58_15_fu_5038_p1 = grp_fu_7517_p3;

assign sext_ln58_17_fu_5044_p1 = grp_fu_7535_p3;

assign sext_ln58_18_fu_7190_p1 = $signed(add_ln58_18_reg_8720);

assign sext_ln58_19_fu_7199_p1 = $signed(add_ln58_19_fu_7193_p2);

assign sext_ln58_21_fu_5056_p1 = grp_fu_7553_p3;

assign sext_ln58_23_fu_5062_p1 = grp_fu_7571_p3;

assign sext_ln58_24_fu_7203_p1 = $signed(add_ln58_24_reg_8725);

assign sext_ln58_26_fu_5074_p1 = grp_fu_7589_p3;

assign sext_ln58_27_fu_5077_p1 = grp_fu_7607_p3;

assign sext_ln58_28_fu_5080_p1 = grp_fu_7616_p3;

assign sext_ln58_29_fu_5089_p1 = $signed(add_ln58_29_fu_5083_p2);

assign sext_ln58_30_fu_7206_p1 = $signed(add_ln58_30_reg_8730);

assign sext_ln58_31_fu_7215_p1 = $signed(add_ln58_31_fu_7209_p2);

assign sext_ln58_32_fu_7225_p1 = $signed(add_ln58_32_fu_7219_p2);

assign sext_ln58_35_fu_5542_p1 = grp_fu_7625_p3;

assign sext_ln58_37_fu_5548_p1 = grp_fu_7643_p3;

assign sext_ln58_38_fu_7235_p1 = $signed(add_ln58_38_reg_8735);

assign sext_ln58_40_fu_5560_p1 = grp_fu_7661_p3;

assign sext_ln58_42_fu_5566_p1 = grp_fu_7679_p3;

assign sext_ln58_43_fu_7238_p1 = $signed(add_ln58_43_reg_8740);

assign sext_ln58_44_fu_7247_p1 = $signed(add_ln58_44_fu_7241_p2);

assign sext_ln58_46_fu_5578_p1 = grp_fu_7697_p3;

assign sext_ln58_48_fu_5584_p1 = grp_fu_7715_p3;

assign sext_ln58_49_fu_7251_p1 = $signed(add_ln58_49_reg_8745);

assign sext_ln58_51_fu_5596_p1 = grp_fu_7733_p3;

assign sext_ln58_52_fu_5599_p1 = grp_fu_7751_p3;

assign sext_ln58_53_fu_5602_p1 = grp_fu_7760_p3;

assign sext_ln58_54_fu_5611_p1 = $signed(add_ln58_54_fu_5605_p2);

assign sext_ln58_55_fu_7254_p1 = $signed(add_ln58_55_reg_8750);

assign sext_ln58_56_fu_7263_p1 = $signed(add_ln58_56_fu_7257_p2);

assign sext_ln58_57_fu_7273_p1 = $signed(add_ln58_57_fu_7267_p2);

assign sext_ln58_60_fu_6064_p1 = grp_fu_7769_p3;

assign sext_ln58_62_fu_6070_p1 = grp_fu_7787_p3;

assign sext_ln58_63_fu_7283_p1 = $signed(add_ln58_63_reg_8755);

assign sext_ln58_65_fu_6082_p1 = grp_fu_7805_p3;

assign sext_ln58_67_fu_6088_p1 = grp_fu_7823_p3;

assign sext_ln58_68_fu_7286_p1 = $signed(add_ln58_68_reg_8760);

assign sext_ln58_69_fu_7295_p1 = $signed(add_ln58_69_fu_7289_p2);

assign sext_ln58_71_fu_6100_p1 = grp_fu_7841_p3;

assign sext_ln58_73_fu_6106_p1 = grp_fu_7859_p3;

assign sext_ln58_74_fu_7299_p1 = $signed(add_ln58_74_reg_8765);

assign sext_ln58_76_fu_6118_p1 = grp_fu_7877_p3;

assign sext_ln58_77_fu_6121_p1 = grp_fu_7895_p3;

assign sext_ln58_78_fu_6124_p1 = grp_fu_7904_p3;

assign sext_ln58_79_fu_6133_p1 = $signed(add_ln58_79_fu_6127_p2);

assign sext_ln58_80_fu_7302_p1 = $signed(add_ln58_80_reg_8770);

assign sext_ln58_81_fu_7311_p1 = $signed(add_ln58_81_fu_7305_p2);

assign sext_ln58_82_fu_7321_p1 = $signed(add_ln58_82_fu_7315_p2);

assign sext_ln58_85_fu_6586_p1 = grp_fu_7913_p3;

assign sext_ln58_87_fu_6592_p1 = grp_fu_7931_p3;

assign sext_ln58_88_fu_7331_p1 = $signed(add_ln58_88_reg_8775);

assign sext_ln58_90_fu_6604_p1 = grp_fu_7949_p3;

assign sext_ln58_92_fu_6610_p1 = grp_fu_7967_p3;

assign sext_ln58_93_fu_7334_p1 = $signed(add_ln58_93_reg_8780);

assign sext_ln58_94_fu_7343_p1 = $signed(add_ln58_94_fu_7337_p2);

assign sext_ln58_96_fu_6622_p1 = grp_fu_7985_p3;

assign sext_ln58_98_fu_6628_p1 = grp_fu_8003_p3;

assign sext_ln58_99_fu_7347_p1 = $signed(add_ln58_99_reg_8785);

assign tmp_fu_7091_p4 = {{w8_q0[747:744]}};

assign w8_address0 = zext_ln46_fu_3862_p1;

assign w_100_fu_6441_p4 = {{w8_q0[557:552]}};

assign w_101_fu_6455_p4 = {{w8_q0[563:558]}};

assign w_102_fu_6469_p4 = {{w8_q0[569:564]}};

assign w_103_fu_6493_p4 = {{w8_q0[575:570]}};

assign w_104_fu_6507_p4 = {{w8_q0[581:576]}};

assign w_105_fu_6531_p4 = {{w8_q0[587:582]}};

assign w_106_fu_6545_p4 = {{w8_q0[593:588]}};

assign w_107_fu_6569_p4 = {{w8_q0[599:594]}};

assign w_108_fu_6665_p4 = {{w8_q0[605:600]}};

assign w_109_fu_6679_p4 = {{w8_q0[611:606]}};

assign w_10_fu_3991_p4 = {{w8_q0[17:12]}};

assign w_110_fu_6703_p4 = {{w8_q0[617:612]}};

assign w_111_fu_6717_p4 = {{w8_q0[623:618]}};

assign w_112_fu_6731_p4 = {{w8_q0[629:624]}};

assign w_113_fu_6755_p4 = {{w8_q0[635:630]}};

assign w_114_fu_6769_p4 = {{w8_q0[641:636]}};

assign w_115_fu_6783_p4 = {{w8_q0[647:642]}};

assign w_116_fu_6807_p4 = {{w8_q0[653:648]}};

assign w_117_fu_6821_p4 = {{w8_q0[659:654]}};

assign w_118_fu_6835_p4 = {{w8_q0[665:660]}};

assign w_119_fu_6859_p4 = {{w8_q0[671:666]}};

assign w_11_fu_4033_p4 = {{w8_q0[23:18]}};

assign w_120_fu_6873_p4 = {{w8_q0[677:672]}};

assign w_121_fu_6887_p4 = {{w8_q0[683:678]}};

assign w_122_fu_6911_p4 = {{w8_q0[689:684]}};

assign w_123_fu_6925_p4 = {{w8_q0[695:690]}};

assign w_124_fu_6939_p4 = {{w8_q0[701:696]}};

assign w_125_fu_6963_p4 = {{w8_q0[707:702]}};

assign w_126_fu_6977_p4 = {{w8_q0[713:708]}};

assign w_127_fu_6991_p4 = {{w8_q0[719:714]}};

assign w_128_fu_7015_p4 = {{w8_q0[725:720]}};

assign w_129_fu_7029_p4 = {{w8_q0[731:726]}};

assign w_12_fu_4075_p4 = {{w8_q0[29:24]}};

assign w_130_fu_7053_p4 = {{w8_q0[737:732]}};

assign w_131_fu_7067_p4 = {{w8_q0[743:738]}};

assign w_13_fu_4127_p4 = {{w8_q0[35:30]}};

assign w_14_fu_4169_p4 = {{w8_q0[41:36]}};

assign w_15_fu_4211_p4 = {{w8_q0[47:42]}};

assign w_16_fu_4263_p4 = {{w8_q0[53:48]}};

assign w_17_fu_4305_p4 = {{w8_q0[59:54]}};

assign w_18_fu_4347_p4 = {{w8_q0[65:60]}};

assign w_19_fu_4399_p4 = {{w8_q0[71:66]}};

assign w_20_fu_4441_p4 = {{w8_q0[77:72]}};

assign w_21_fu_4483_p4 = {{w8_q0[83:78]}};

assign w_22_fu_4535_p4 = {{w8_q0[89:84]}};

assign w_23_fu_4577_p4 = {{w8_q0[95:90]}};

assign w_24_fu_4619_p4 = {{w8_q0[101:96]}};

assign w_25_fu_4671_p4 = {{w8_q0[107:102]}};

assign w_26_fu_4713_p4 = {{w8_q0[113:108]}};

assign w_27_fu_4755_p4 = {{w8_q0[119:114]}};

assign w_28_fu_4807_p4 = {{w8_q0[125:120]}};

assign w_29_fu_4849_p4 = {{w8_q0[131:126]}};

assign w_30_fu_4901_p4 = {{w8_q0[137:132]}};

assign w_31_fu_4943_p4 = {{w8_q0[143:138]}};

assign w_32_fu_4995_p4 = {{w8_q0[149:144]}};

assign w_33_fu_5099_p4 = {{w8_q0[155:150]}};

assign w_34_fu_5113_p4 = {{w8_q0[161:156]}};

assign w_35_fu_5137_p4 = {{w8_q0[167:162]}};

assign w_36_fu_5151_p4 = {{w8_q0[173:168]}};

assign w_37_fu_5165_p4 = {{w8_q0[179:174]}};

assign w_38_fu_5189_p4 = {{w8_q0[185:180]}};

assign w_39_fu_5203_p4 = {{w8_q0[191:186]}};

assign w_40_fu_5217_p4 = {{w8_q0[197:192]}};

assign w_41_fu_5241_p4 = {{w8_q0[203:198]}};

assign w_42_fu_5255_p4 = {{w8_q0[209:204]}};

assign w_43_fu_5269_p4 = {{w8_q0[215:210]}};

assign w_44_fu_5293_p4 = {{w8_q0[221:216]}};

assign w_45_fu_5307_p4 = {{w8_q0[227:222]}};

assign w_46_fu_5321_p4 = {{w8_q0[233:228]}};

assign w_47_fu_5345_p4 = {{w8_q0[239:234]}};

assign w_48_fu_5359_p4 = {{w8_q0[245:240]}};

assign w_49_fu_5373_p4 = {{w8_q0[251:246]}};

assign w_50_fu_5397_p4 = {{w8_q0[257:252]}};

assign w_51_fu_5411_p4 = {{w8_q0[263:258]}};

assign w_52_fu_5425_p4 = {{w8_q0[269:264]}};

assign w_53_fu_5449_p4 = {{w8_q0[275:270]}};

assign w_54_fu_5463_p4 = {{w8_q0[281:276]}};

assign w_55_fu_5487_p4 = {{w8_q0[287:282]}};

assign w_56_fu_5501_p4 = {{w8_q0[293:288]}};

assign w_57_fu_5525_p4 = {{w8_q0[299:294]}};

assign w_58_fu_5621_p4 = {{w8_q0[305:300]}};

assign w_59_fu_5635_p4 = {{w8_q0[311:306]}};

assign w_60_fu_5659_p4 = {{w8_q0[317:312]}};

assign w_61_fu_5673_p4 = {{w8_q0[323:318]}};

assign w_62_fu_5687_p4 = {{w8_q0[329:324]}};

assign w_63_fu_5711_p4 = {{w8_q0[335:330]}};

assign w_64_fu_5725_p4 = {{w8_q0[341:336]}};

assign w_65_fu_5739_p4 = {{w8_q0[347:342]}};

assign w_66_fu_5763_p4 = {{w8_q0[353:348]}};

assign w_67_fu_5777_p4 = {{w8_q0[359:354]}};

assign w_68_fu_5791_p4 = {{w8_q0[365:360]}};

assign w_69_fu_5815_p4 = {{w8_q0[371:366]}};

assign w_70_fu_5829_p4 = {{w8_q0[377:372]}};

assign w_71_fu_5843_p4 = {{w8_q0[383:378]}};

assign w_72_fu_5867_p4 = {{w8_q0[389:384]}};

assign w_73_fu_5881_p4 = {{w8_q0[395:390]}};

assign w_74_fu_5895_p4 = {{w8_q0[401:396]}};

assign w_75_fu_5919_p4 = {{w8_q0[407:402]}};

assign w_76_fu_5933_p4 = {{w8_q0[413:408]}};

assign w_77_fu_5947_p4 = {{w8_q0[419:414]}};

assign w_78_fu_5971_p4 = {{w8_q0[425:420]}};

assign w_79_fu_5985_p4 = {{w8_q0[431:426]}};

assign w_80_fu_6009_p4 = {{w8_q0[437:432]}};

assign w_81_fu_6023_p4 = {{w8_q0[443:438]}};

assign w_82_fu_6047_p4 = {{w8_q0[449:444]}};

assign w_83_fu_6143_p4 = {{w8_q0[455:450]}};

assign w_84_fu_6157_p4 = {{w8_q0[461:456]}};

assign w_85_fu_6181_p4 = {{w8_q0[467:462]}};

assign w_86_fu_6195_p4 = {{w8_q0[473:468]}};

assign w_87_fu_6209_p4 = {{w8_q0[479:474]}};

assign w_88_fu_6233_p4 = {{w8_q0[485:480]}};

assign w_89_fu_6247_p4 = {{w8_q0[491:486]}};

assign w_90_fu_6261_p4 = {{w8_q0[497:492]}};

assign w_91_fu_6285_p4 = {{w8_q0[503:498]}};

assign w_92_fu_6299_p4 = {{w8_q0[509:504]}};

assign w_93_fu_6313_p4 = {{w8_q0[515:510]}};

assign w_94_fu_6337_p4 = {{w8_q0[521:516]}};

assign w_95_fu_6351_p4 = {{w8_q0[527:522]}};

assign w_96_fu_6365_p4 = {{w8_q0[533:528]}};

assign w_97_fu_6389_p4 = {{w8_q0[539:534]}};

assign w_98_fu_6403_p4 = {{w8_q0[545:540]}};

assign w_99_fu_6417_p4 = {{w8_q0[551:546]}};

assign w_9_fu_3939_p4 = {{w8_q0[11:6]}};

assign w_fu_3903_p1 = w8_q0[5:0];

assign w_index_fu_3867_p2 = (ap_phi_mux_phi_ln46_phi_fu_781_p6 + 2'd1);

assign zext_ln46_fu_3862_p1 = ap_phi_mux_phi_ln46_phi_fu_781_p6;

assign zext_ln73_10_fu_4085_p1 = a_8_fu_4051_p11;

assign zext_ln73_11_fu_4137_p1 = a_9_fu_4103_p11;

assign zext_ln73_12_fu_4179_p1 = a_10_fu_4145_p11;

assign zext_ln73_13_fu_4221_p1 = a_11_fu_4187_p11;

assign zext_ln73_14_fu_4273_p1 = a_12_fu_4239_p11;

assign zext_ln73_15_fu_4315_p1 = a_13_fu_4281_p11;

assign zext_ln73_16_fu_4357_p1 = a_14_fu_4323_p11;

assign zext_ln73_17_fu_4409_p1 = a_15_fu_4375_p11;

assign zext_ln73_18_fu_4451_p1 = a_16_fu_4417_p11;

assign zext_ln73_19_fu_4493_p1 = a_17_fu_4459_p11;

assign zext_ln73_20_fu_4545_p1 = a_18_fu_4511_p11;

assign zext_ln73_21_fu_4587_p1 = a_19_fu_4553_p11;

assign zext_ln73_22_fu_4629_p1 = a_20_fu_4595_p11;

assign zext_ln73_23_fu_4681_p1 = a_21_fu_4647_p11;

assign zext_ln73_24_fu_4723_p1 = a_22_fu_4689_p11;

assign zext_ln73_25_fu_4765_p1 = a_23_fu_4731_p11;

assign zext_ln73_26_fu_4817_p1 = a_24_fu_4783_p11;

assign zext_ln73_27_fu_4859_p1 = a_25_fu_4825_p11;

assign zext_ln73_28_fu_4911_p1 = a_26_fu_4877_p11;

assign zext_ln73_29_fu_4953_p1 = a_27_fu_4919_p11;

assign zext_ln73_30_fu_5005_p1 = a_28_fu_4971_p11;

assign zext_ln73_7_fu_3949_p1 = a_5_fu_3915_p11;

assign zext_ln73_8_fu_4001_p1 = a_6_fu_3967_p11;

assign zext_ln73_9_fu_4043_p1 = a_7_fu_4009_p11;

assign zext_ln73_fu_3907_p1 = a_fu_3879_p11;

endmodule //myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s
