
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bc_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401208 <.init>:
  401208:	stp	x29, x30, [sp, #-16]!
  40120c:	mov	x29, sp
  401210:	bl	4016ac <ferror@plt+0x11c>
  401214:	ldp	x29, x30, [sp], #16
  401218:	ret

Disassembly of section .plt:

0000000000401220 <memcpy@plt-0x20>:
  401220:	stp	x16, x30, [sp, #-16]!
  401224:	adrp	x16, 42b000 <ferror@plt+0x29a70>
  401228:	ldr	x17, [x16, #4088]
  40122c:	add	x16, x16, #0xff8
  401230:	br	x17
  401234:	nop
  401238:	nop
  40123c:	nop

0000000000401240 <memcpy@plt>:
  401240:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401244:	ldr	x17, [x16]
  401248:	add	x16, x16, #0x0
  40124c:	br	x17

0000000000401250 <memmove@plt>:
  401250:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401254:	ldr	x17, [x16, #8]
  401258:	add	x16, x16, #0x8
  40125c:	br	x17

0000000000401260 <strlen@plt>:
  401260:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401264:	ldr	x17, [x16, #16]
  401268:	add	x16, x16, #0x10
  40126c:	br	x17

0000000000401270 <fputs@plt>:
  401270:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401274:	ldr	x17, [x16, #24]
  401278:	add	x16, x16, #0x18
  40127c:	br	x17

0000000000401280 <exit@plt>:
  401280:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401284:	ldr	x17, [x16, #32]
  401288:	add	x16, x16, #0x20
  40128c:	br	x17

0000000000401290 <ftell@plt>:
  401290:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401294:	ldr	x17, [x16, #40]
  401298:	add	x16, x16, #0x28
  40129c:	br	x17

00000000004012a0 <fputc@plt>:
  4012a0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4012a4:	ldr	x17, [x16, #48]
  4012a8:	add	x16, x16, #0x30
  4012ac:	br	x17

00000000004012b0 <snprintf@plt>:
  4012b0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4012b4:	ldr	x17, [x16, #56]
  4012b8:	add	x16, x16, #0x38
  4012bc:	br	x17

00000000004012c0 <tcgetattr@plt>:
  4012c0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4012c4:	ldr	x17, [x16, #64]
  4012c8:	add	x16, x16, #0x40
  4012cc:	br	x17

00000000004012d0 <fileno@plt>:
  4012d0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4012d4:	ldr	x17, [x16, #72]
  4012d8:	add	x16, x16, #0x48
  4012dc:	br	x17

00000000004012e0 <fclose@plt>:
  4012e0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4012e4:	ldr	x17, [x16, #80]
  4012e8:	add	x16, x16, #0x50
  4012ec:	br	x17

00000000004012f0 <fopen@plt>:
  4012f0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4012f4:	ldr	x17, [x16, #88]
  4012f8:	add	x16, x16, #0x58
  4012fc:	br	x17

0000000000401300 <malloc@plt>:
  401300:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401304:	ldr	x17, [x16, #96]
  401308:	add	x16, x16, #0x60
  40130c:	br	x17

0000000000401310 <sigemptyset@plt>:
  401310:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401314:	ldr	x17, [x16, #104]
  401318:	add	x16, x16, #0x68
  40131c:	br	x17

0000000000401320 <strncmp@plt>:
  401320:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401324:	ldr	x17, [x16, #112]
  401328:	add	x16, x16, #0x70
  40132c:	br	x17

0000000000401330 <__libc_start_main@plt>:
  401330:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401334:	ldr	x17, [x16, #120]
  401338:	add	x16, x16, #0x78
  40133c:	br	x17

0000000000401340 <fgetc@plt>:
  401340:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401344:	ldr	x17, [x16, #128]
  401348:	add	x16, x16, #0x80
  40134c:	br	x17

0000000000401350 <memset@plt>:
  401350:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401354:	ldr	x17, [x16, #136]
  401358:	add	x16, x16, #0x88
  40135c:	br	x17

0000000000401360 <catclose@plt>:
  401360:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401364:	ldr	x17, [x16, #144]
  401368:	add	x16, x16, #0x90
  40136c:	br	x17

0000000000401370 <pselect@plt>:
  401370:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401374:	ldr	x17, [x16, #152]
  401378:	add	x16, x16, #0x98
  40137c:	br	x17

0000000000401380 <calloc@plt>:
  401380:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401384:	ldr	x17, [x16, #160]
  401388:	add	x16, x16, #0xa0
  40138c:	br	x17

0000000000401390 <strcasecmp@plt>:
  401390:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401394:	ldr	x17, [x16, #168]
  401398:	add	x16, x16, #0xa8
  40139c:	br	x17

00000000004013a0 <realloc@plt>:
  4013a0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4013a4:	ldr	x17, [x16, #176]
  4013a8:	add	x16, x16, #0xb0
  4013ac:	br	x17

00000000004013b0 <strdup@plt>:
  4013b0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4013b4:	ldr	x17, [x16, #184]
  4013b8:	add	x16, x16, #0xb8
  4013bc:	br	x17

00000000004013c0 <sigaction@plt>:
  4013c0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4013c4:	ldr	x17, [x16, #192]
  4013c8:	add	x16, x16, #0xc0
  4013cc:	br	x17

00000000004013d0 <strrchr@plt>:
  4013d0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4013d4:	ldr	x17, [x16, #200]
  4013d8:	add	x16, x16, #0xc8
  4013dc:	br	x17

00000000004013e0 <__gmon_start__@plt>:
  4013e0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4013e4:	ldr	x17, [x16, #208]
  4013e8:	add	x16, x16, #0xd0
  4013ec:	br	x17

00000000004013f0 <write@plt>:
  4013f0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4013f4:	ldr	x17, [x16, #216]
  4013f8:	add	x16, x16, #0xd8
  4013fc:	br	x17

0000000000401400 <fseek@plt>:
  401400:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401404:	ldr	x17, [x16, #224]
  401408:	add	x16, x16, #0xe0
  40140c:	br	x17

0000000000401410 <abort@plt>:
  401410:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401414:	ldr	x17, [x16, #232]
  401418:	add	x16, x16, #0xe8
  40141c:	br	x17

0000000000401420 <getopt_long@plt>:
  401420:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401424:	ldr	x17, [x16, #240]
  401428:	add	x16, x16, #0xf0
  40142c:	br	x17

0000000000401430 <strcmp@plt>:
  401430:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401434:	ldr	x17, [x16, #248]
  401438:	add	x16, x16, #0xf8
  40143c:	br	x17

0000000000401440 <__ctype_b_loc@plt>:
  401440:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401444:	ldr	x17, [x16, #256]
  401448:	add	x16, x16, #0x100
  40144c:	br	x17

0000000000401450 <strtol@plt>:
  401450:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401454:	ldr	x17, [x16, #264]
  401458:	add	x16, x16, #0x108
  40145c:	br	x17

0000000000401460 <fread@plt>:
  401460:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401464:	ldr	x17, [x16, #272]
  401468:	add	x16, x16, #0x110
  40146c:	br	x17

0000000000401470 <free@plt>:
  401470:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401474:	ldr	x17, [x16, #280]
  401478:	add	x16, x16, #0x118
  40147c:	br	x17

0000000000401480 <catgets@plt>:
  401480:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401484:	ldr	x17, [x16, #288]
  401488:	add	x16, x16, #0x120
  40148c:	br	x17

0000000000401490 <catopen@plt>:
  401490:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401494:	ldr	x17, [x16, #296]
  401498:	add	x16, x16, #0x128
  40149c:	br	x17

00000000004014a0 <strchr@plt>:
  4014a0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4014a4:	ldr	x17, [x16, #304]
  4014a8:	add	x16, x16, #0x130
  4014ac:	br	x17

00000000004014b0 <fwrite@plt>:
  4014b0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4014b4:	ldr	x17, [x16, #312]
  4014b8:	add	x16, x16, #0x138
  4014bc:	br	x17

00000000004014c0 <fflush@plt>:
  4014c0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4014c4:	ldr	x17, [x16, #320]
  4014c8:	add	x16, x16, #0x140
  4014cc:	br	x17

00000000004014d0 <read@plt>:
  4014d0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4014d4:	ldr	x17, [x16, #328]
  4014d8:	add	x16, x16, #0x148
  4014dc:	br	x17

00000000004014e0 <tcsetattr@plt>:
  4014e0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4014e4:	ldr	x17, [x16, #336]
  4014e8:	add	x16, x16, #0x150
  4014ec:	br	x17

00000000004014f0 <isatty@plt>:
  4014f0:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  4014f4:	ldr	x17, [x16, #344]
  4014f8:	add	x16, x16, #0x158
  4014fc:	br	x17

0000000000401500 <__fxstat@plt>:
  401500:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401504:	ldr	x17, [x16, #352]
  401508:	add	x16, x16, #0x160
  40150c:	br	x17

0000000000401510 <__isoc99_sscanf@plt>:
  401510:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401514:	ldr	x17, [x16, #360]
  401518:	add	x16, x16, #0x168
  40151c:	br	x17

0000000000401520 <sigaddset@plt>:
  401520:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401524:	ldr	x17, [x16, #368]
  401528:	add	x16, x16, #0x170
  40152c:	br	x17

0000000000401530 <vfprintf@plt>:
  401530:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401534:	ldr	x17, [x16, #376]
  401538:	add	x16, x16, #0x178
  40153c:	br	x17

0000000000401540 <__errno_location@plt>:
  401540:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401544:	ldr	x17, [x16, #384]
  401548:	add	x16, x16, #0x180
  40154c:	br	x17

0000000000401550 <getenv@plt>:
  401550:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401554:	ldr	x17, [x16, #392]
  401558:	add	x16, x16, #0x188
  40155c:	br	x17

0000000000401560 <fprintf@plt>:
  401560:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401564:	ldr	x17, [x16, #400]
  401568:	add	x16, x16, #0x190
  40156c:	br	x17

0000000000401570 <ioctl@plt>:
  401570:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401574:	ldr	x17, [x16, #408]
  401578:	add	x16, x16, #0x198
  40157c:	br	x17

0000000000401580 <setlocale@plt>:
  401580:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401584:	ldr	x17, [x16, #416]
  401588:	add	x16, x16, #0x1a0
  40158c:	br	x17

0000000000401590 <ferror@plt>:
  401590:	adrp	x16, 42c000 <ferror@plt+0x2aa70>
  401594:	ldr	x17, [x16, #424]
  401598:	add	x16, x16, #0x1a8
  40159c:	br	x17

Disassembly of section .text:

00000000004015a0 <.text>:
  4015a0:	stp	x29, x30, [sp, #-64]!
  4015a4:	mov	x29, sp
  4015a8:	stp	x21, x22, [sp, #32]
  4015ac:	adrp	x22, 42c000 <ferror@plt+0x2aa70>
  4015b0:	mov	x21, x1
  4015b4:	mov	x1, #0x8f0                 	// #2288
  4015b8:	str	x23, [sp, #48]
  4015bc:	mov	w23, w0
  4015c0:	mov	x0, #0x1                   	// #1
  4015c4:	bl	401380 <calloc@plt>
  4015c8:	str	x0, [x22, #584]
  4015cc:	cbz	x0, 401644 <ferror@plt+0xb4>
  4015d0:	stp	x19, x20, [sp, #16]
  4015d4:	mov	x19, x0
  4015d8:	adrp	x1, 413000 <ferror@plt+0x11a70>
  4015dc:	mov	w0, #0x6                   	// #6
  4015e0:	add	x1, x1, #0x3c8
  4015e4:	bl	401580 <setlocale@plt>
  4015e8:	str	x0, [x19, #2240]
  4015ec:	ldr	x20, [x21]
  4015f0:	mov	w1, #0x2f                  	// #47
  4015f4:	mov	x0, x20
  4015f8:	bl	4013d0 <strrchr@plt>
  4015fc:	ldr	x1, [x22, #584]
  401600:	cmp	x0, #0x0
  401604:	csinc	x20, x20, x0, eq  // eq = none
  401608:	str	x20, [x1, #1248]
  40160c:	mov	x1, x21
  401610:	ldrb	w0, [x20]
  401614:	ldp	x19, x20, [sp, #16]
  401618:	cmp	w0, #0x64
  40161c:	mov	w0, w23
  401620:	b.eq	401634 <ferror@plt+0xa4>  // b.none
  401624:	ldp	x21, x22, [sp, #32]
  401628:	ldr	x23, [sp, #48]
  40162c:	ldp	x29, x30, [sp], #64
  401630:	b	40e238 <ferror@plt+0xcca8>
  401634:	ldp	x21, x22, [sp, #32]
  401638:	ldr	x23, [sp, #48]
  40163c:	ldp	x29, x30, [sp], #64
  401640:	b	40d810 <ferror@plt+0xc280>
  401644:	ldp	x21, x22, [sp, #32]
  401648:	mov	x1, #0x0                   	// #0
  40164c:	ldr	x23, [sp, #48]
  401650:	mov	w0, #0x4                   	// #4
  401654:	ldp	x29, x30, [sp], #64
  401658:	b	402680 <ferror@plt+0x10f0>
  40165c:	mov	x29, #0x0                   	// #0
  401660:	mov	x30, #0x0                   	// #0
  401664:	mov	x5, x0
  401668:	ldr	x1, [sp]
  40166c:	add	x2, sp, #0x8
  401670:	mov	x6, sp
  401674:	movz	x0, #0x0, lsl #48
  401678:	movk	x0, #0x0, lsl #32
  40167c:	movk	x0, #0x40, lsl #16
  401680:	movk	x0, #0x15a0
  401684:	movz	x3, #0x0, lsl #48
  401688:	movk	x3, #0x0, lsl #32
  40168c:	movk	x3, #0x41, lsl #16
  401690:	movk	x3, #0x2e20
  401694:	movz	x4, #0x0, lsl #48
  401698:	movk	x4, #0x0, lsl #32
  40169c:	movk	x4, #0x41, lsl #16
  4016a0:	movk	x4, #0x2ea0
  4016a4:	bl	401330 <__libc_start_main@plt>
  4016a8:	bl	401410 <abort@plt>
  4016ac:	adrp	x0, 42b000 <ferror@plt+0x29a70>
  4016b0:	ldr	x0, [x0, #4064]
  4016b4:	cbz	x0, 4016bc <ferror@plt+0x12c>
  4016b8:	b	4013e0 <__gmon_start__@plt>
  4016bc:	ret
  4016c0:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  4016c4:	add	x0, x0, #0x218
  4016c8:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  4016cc:	add	x1, x1, #0x218
  4016d0:	cmp	x1, x0
  4016d4:	b.eq	4016ec <ferror@plt+0x15c>  // b.none
  4016d8:	adrp	x1, 412000 <ferror@plt+0x10a70>
  4016dc:	ldr	x1, [x1, #3776]
  4016e0:	cbz	x1, 4016ec <ferror@plt+0x15c>
  4016e4:	mov	x16, x1
  4016e8:	br	x16
  4016ec:	ret
  4016f0:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  4016f4:	add	x0, x0, #0x218
  4016f8:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  4016fc:	add	x1, x1, #0x218
  401700:	sub	x1, x1, x0
  401704:	lsr	x2, x1, #63
  401708:	add	x1, x2, x1, asr #3
  40170c:	cmp	xzr, x1, asr #1
  401710:	asr	x1, x1, #1
  401714:	b.eq	40172c <ferror@plt+0x19c>  // b.none
  401718:	adrp	x2, 412000 <ferror@plt+0x10a70>
  40171c:	ldr	x2, [x2, #3784]
  401720:	cbz	x2, 40172c <ferror@plt+0x19c>
  401724:	mov	x16, x2
  401728:	br	x16
  40172c:	ret
  401730:	stp	x29, x30, [sp, #-32]!
  401734:	mov	x29, sp
  401738:	str	x19, [sp, #16]
  40173c:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  401740:	ldrb	w0, [x19, #576]
  401744:	cbnz	w0, 401754 <ferror@plt+0x1c4>
  401748:	bl	4016c0 <ferror@plt+0x130>
  40174c:	mov	w0, #0x1                   	// #1
  401750:	strb	w0, [x19, #576]
  401754:	ldr	x19, [sp, #16]
  401758:	ldp	x29, x30, [sp], #32
  40175c:	ret
  401760:	b	4016f0 <ferror@plt+0x160>
  401764:	nop
  401768:	stp	x29, x30, [sp, #-48]!
  40176c:	mov	x29, sp
  401770:	str	x21, [sp, #32]
  401774:	mov	x21, x0
  401778:	ldr	x0, [x0, #8]
  40177c:	stp	x19, x20, [sp, #16]
  401780:	ldr	x19, [x21, #16]
  401784:	bl	402900 <ferror@plt+0x1370>
  401788:	cmp	x19, x0
  40178c:	b.cs	4017b0 <ferror@plt+0x220>  // b.hs, b.nlast
  401790:	mov	x20, x0
  401794:	nop
  401798:	mov	x1, x19
  40179c:	mov	x0, x19
  4017a0:	bl	402900 <ferror@plt+0x1370>
  4017a4:	mov	x19, x0
  4017a8:	cmp	x20, x0
  4017ac:	b.hi	401798 <ferror@plt+0x208>  // b.pmore
  4017b0:	ldr	x1, [x21, #24]
  4017b4:	mov	x0, x19
  4017b8:	ldr	x20, [x21]
  4017bc:	bl	4028c8 <ferror@plt+0x1338>
  4017c0:	mov	x1, x0
  4017c4:	mov	x0, x20
  4017c8:	bl	402950 <ferror@plt+0x13c0>
  4017cc:	str	x0, [x21]
  4017d0:	str	x19, [x21, #16]
  4017d4:	ldp	x19, x20, [sp, #16]
  4017d8:	ldr	x21, [sp, #32]
  4017dc:	ldp	x29, x30, [sp], #48
  4017e0:	ret
  4017e4:	nop
  4017e8:	stp	x29, x30, [sp, #-64]!
  4017ec:	mov	x29, sp
  4017f0:	stp	x21, x22, [sp, #32]
  4017f4:	ldr	x21, [x0, #8]
  4017f8:	stp	x19, x20, [sp, #16]
  4017fc:	cbz	x21, 401888 <ferror@plt+0x2f8>
  401800:	mov	x22, x0
  401804:	mov	x20, #0x0                   	// #0
  401808:	str	x23, [sp, #48]
  40180c:	mov	x23, x1
  401810:	b	401820 <ferror@plt+0x290>
  401814:	add	x20, x19, #0x1
  401818:	cmp	x21, x20
  40181c:	b.ls	401854 <ferror@plt+0x2c4>  // b.plast
  401820:	add	x19, x20, x21
  401824:	mov	x0, x23
  401828:	ldr	x2, [x22]
  40182c:	lsr	x19, x19, #1
  401830:	ldr	x1, [x22, #24]
  401834:	madd	x1, x19, x1, x2
  401838:	bl	40d368 <ferror@plt+0xbdd8>
  40183c:	cmp	w0, #0x0
  401840:	cbz	w0, 401870 <ferror@plt+0x2e0>
  401844:	b.ge	401814 <ferror@plt+0x284>  // b.tcont
  401848:	mov	x21, x19
  40184c:	cmp	x21, x20
  401850:	b.hi	401820 <ferror@plt+0x290>  // b.pmore
  401854:	mov	x19, x20
  401858:	mov	x0, x19
  40185c:	ldp	x19, x20, [sp, #16]
  401860:	ldp	x21, x22, [sp, #32]
  401864:	ldr	x23, [sp, #48]
  401868:	ldp	x29, x30, [sp], #64
  40186c:	ret
  401870:	ldr	x23, [sp, #48]
  401874:	mov	x0, x19
  401878:	ldp	x19, x20, [sp, #16]
  40187c:	ldp	x21, x22, [sp, #32]
  401880:	ldp	x29, x30, [sp], #64
  401884:	ret
  401888:	mov	x19, #0x0                   	// #0
  40188c:	b	401874 <ferror@plt+0x2e4>
  401890:	stp	x29, x30, [sp, #-32]!
  401894:	mov	x29, sp
  401898:	str	x19, [sp, #16]
  40189c:	mov	x19, x0
  4018a0:	mov	x0, #0x20                  	// #32
  4018a4:	stp	xzr, x0, [x19, #8]
  4018a8:	stp	x1, x2, [x19, #24]
  4018ac:	bl	4028c8 <ferror@plt+0x1338>
  4018b0:	bl	402930 <ferror@plt+0x13a0>
  4018b4:	str	x0, [x19]
  4018b8:	ldr	x19, [sp, #16]
  4018bc:	ldp	x29, x30, [sp], #32
  4018c0:	ret
  4018c4:	nop
  4018c8:	stp	x29, x30, [sp, #-48]!
  4018cc:	mov	x29, sp
  4018d0:	stp	x19, x20, [sp, #16]
  4018d4:	mov	x19, x0
  4018d8:	ldr	x0, [x0, #16]
  4018dc:	cmp	x0, x1
  4018e0:	b.cc	4018f0 <ferror@plt+0x360>  // b.lo, b.ul, b.last
  4018e4:	ldp	x19, x20, [sp, #16]
  4018e8:	ldp	x29, x30, [sp], #48
  4018ec:	ret
  4018f0:	mov	x20, x1
  4018f4:	mov	x0, x1
  4018f8:	ldr	x1, [x19, #24]
  4018fc:	str	x21, [sp, #32]
  401900:	ldr	x21, [x19]
  401904:	bl	4028c8 <ferror@plt+0x1338>
  401908:	mov	x1, x0
  40190c:	mov	x0, x21
  401910:	bl	402950 <ferror@plt+0x13c0>
  401914:	ldr	x21, [sp, #32]
  401918:	str	x0, [x19]
  40191c:	str	x20, [x19, #16]
  401920:	ldp	x19, x20, [sp, #16]
  401924:	ldp	x29, x30, [sp], #48
  401928:	ret
  40192c:	nop
  401930:	stp	x29, x30, [sp, #-32]!
  401934:	mov	x29, sp
  401938:	ldr	x3, [x0, #32]
  40193c:	stp	x19, x20, [sp, #16]
  401940:	mov	x19, x0
  401944:	ldr	x2, [x0, #8]
  401948:	sub	x20, x2, x1
  40194c:	cbz	x3, 401990 <ferror@plt+0x400>
  401950:	cmp	x2, x20
  401954:	b.hi	401960 <ferror@plt+0x3d0>  // b.pmore
  401958:	b	401984 <ferror@plt+0x3f4>
  40195c:	ldr	x3, [x19, #32]
  401960:	sub	x2, x2, #0x1
  401964:	ldr	x0, [x19]
  401968:	str	x2, [x19, #8]
  40196c:	ldr	x4, [x19, #24]
  401970:	madd	x0, x4, x2, x0
  401974:	blr	x3
  401978:	ldr	x2, [x19, #8]
  40197c:	cmp	x2, x20
  401980:	b.hi	40195c <ferror@plt+0x3cc>  // b.pmore
  401984:	ldp	x19, x20, [sp, #16]
  401988:	ldp	x29, x30, [sp], #32
  40198c:	ret
  401990:	str	x20, [x0, #8]
  401994:	ldp	x19, x20, [sp, #16]
  401998:	ldp	x29, x30, [sp], #32
  40199c:	ret
  4019a0:	stp	x29, x30, [sp, #-48]!
  4019a4:	mov	x29, sp
  4019a8:	ldr	x3, [x0, #8]
  4019ac:	str	x21, [sp, #32]
  4019b0:	mov	x21, x2
  4019b4:	stp	x19, x20, [sp, #16]
  4019b8:	add	x4, x3, x1
  4019bc:	ldr	x2, [x0, #16]
  4019c0:	mov	x19, x0
  4019c4:	mov	x20, x1
  4019c8:	cmp	x4, x2
  4019cc:	b.hi	401a04 <ferror@plt+0x474>  // b.pmore
  4019d0:	ldr	x0, [x19]
  4019d4:	mov	x1, x21
  4019d8:	ldr	x2, [x19, #24]
  4019dc:	madd	x0, x2, x3, x0
  4019e0:	mul	x2, x2, x20
  4019e4:	bl	401240 <memcpy@plt>
  4019e8:	ldr	x1, [x19, #8]
  4019ec:	ldr	x21, [sp, #32]
  4019f0:	add	x20, x1, x20
  4019f4:	str	x20, [x19, #8]
  4019f8:	ldp	x19, x20, [sp, #16]
  4019fc:	ldp	x29, x30, [sp], #48
  401a00:	ret
  401a04:	bl	401768 <ferror@plt+0x1d8>
  401a08:	ldr	x3, [x19, #8]
  401a0c:	b	4019d0 <ferror@plt+0x440>
  401a10:	mov	x2, x1
  401a14:	mov	x1, #0x1                   	// #1
  401a18:	b	4019a0 <ferror@plt+0x410>
  401a1c:	nop
  401a20:	stp	x29, x30, [sp, #-32]!
  401a24:	mov	x29, sp
  401a28:	add	x2, sp, #0x1f
  401a2c:	strb	w1, [sp, #31]
  401a30:	mov	x1, #0x1                   	// #1
  401a34:	bl	4019a0 <ferror@plt+0x410>
  401a38:	ldp	x29, x30, [sp], #32
  401a3c:	ret
  401a40:	stp	x29, x30, [sp, #-48]!
  401a44:	mov	w2, #0x0                   	// #0
  401a48:	mov	x29, sp
  401a4c:	stp	x19, x20, [sp, #16]
  401a50:	mov	x20, x0
  401a54:	add	x19, sp, #0x28
  401a58:	strb	wzr, [sp, #39]
  401a5c:	cbz	x1, 401a78 <ferror@plt+0x4e8>
  401a60:	strb	w1, [x19, w2, sxtw]
  401a64:	add	w2, w2, #0x1
  401a68:	and	w2, w2, #0xff
  401a6c:	lsr	x1, x1, #8
  401a70:	cbnz	x1, 401a60 <ferror@plt+0x4d0>
  401a74:	strb	w2, [sp, #39]
  401a78:	add	x2, sp, #0x27
  401a7c:	mov	x0, x20
  401a80:	mov	x1, #0x1                   	// #1
  401a84:	bl	4019a0 <ferror@plt+0x410>
  401a88:	ldrb	w1, [sp, #39]
  401a8c:	mov	x2, x19
  401a90:	mov	x0, x20
  401a94:	bl	4019a0 <ferror@plt+0x410>
  401a98:	ldp	x19, x20, [sp, #16]
  401a9c:	ldp	x29, x30, [sp], #48
  401aa0:	ret
  401aa4:	nop
  401aa8:	stp	x29, x30, [sp, #-80]!
  401aac:	mov	x29, sp
  401ab0:	stp	x19, x20, [sp, #16]
  401ab4:	mov	x20, x1
  401ab8:	mov	x19, x0
  401abc:	ldr	x1, [x0, #8]
  401ac0:	stp	x21, x22, [sp, #32]
  401ac4:	mov	x22, x2
  401ac8:	bl	401930 <ferror@plt+0x3a0>
  401acc:	mov	x1, #0x1                   	// #1
  401ad0:	mov	x0, x20
  401ad4:	bl	402900 <ferror@plt+0x1370>
  401ad8:	ldr	x1, [x19, #16]
  401adc:	cmp	x0, x1
  401ae0:	b.hi	401b1c <ferror@plt+0x58c>  // b.pmore
  401ae4:	ldr	x0, [x19]
  401ae8:	mov	x1, x22
  401aec:	mov	x2, x20
  401af0:	bl	401240 <memcpy@plt>
  401af4:	str	x20, [x19, #8]
  401af8:	mov	x0, x19
  401afc:	add	x2, sp, #0x4f
  401b00:	mov	x1, #0x1                   	// #1
  401b04:	strb	wzr, [sp, #79]
  401b08:	bl	4019a0 <ferror@plt+0x410>
  401b0c:	ldp	x19, x20, [sp, #16]
  401b10:	ldp	x21, x22, [sp, #32]
  401b14:	ldp	x29, x30, [sp], #80
  401b18:	ret
  401b1c:	ldr	x1, [x19, #24]
  401b20:	str	x23, [sp, #48]
  401b24:	ldr	x23, [x19]
  401b28:	mov	x21, x0
  401b2c:	bl	4028c8 <ferror@plt+0x1338>
  401b30:	mov	x1, x0
  401b34:	mov	x0, x23
  401b38:	bl	402950 <ferror@plt+0x13c0>
  401b3c:	ldr	x23, [sp, #48]
  401b40:	str	x0, [x19]
  401b44:	str	x21, [x19, #16]
  401b48:	b	401ae8 <ferror@plt+0x558>
  401b4c:	nop
  401b50:	stp	x29, x30, [sp, #-32]!
  401b54:	mov	x29, sp
  401b58:	stp	x19, x20, [sp, #16]
  401b5c:	mov	x20, x1
  401b60:	mov	x19, x0
  401b64:	ldr	x1, [x0, #8]
  401b68:	cbnz	x1, 401b8c <ferror@plt+0x5fc>
  401b6c:	mov	x0, x20
  401b70:	bl	401260 <strlen@plt>
  401b74:	mov	x2, x20
  401b78:	add	x1, x0, #0x1
  401b7c:	mov	x0, x19
  401b80:	ldp	x19, x20, [sp, #16]
  401b84:	ldp	x29, x30, [sp], #32
  401b88:	b	4019a0 <ferror@plt+0x410>
  401b8c:	mov	x1, #0x1                   	// #1
  401b90:	bl	401930 <ferror@plt+0x3a0>
  401b94:	mov	x0, x20
  401b98:	bl	401260 <strlen@plt>
  401b9c:	add	x1, x0, #0x1
  401ba0:	mov	x2, x20
  401ba4:	mov	x0, x19
  401ba8:	ldp	x19, x20, [sp, #16]
  401bac:	ldp	x29, x30, [sp], #32
  401bb0:	b	4019a0 <ferror@plt+0x410>
  401bb4:	nop
  401bb8:	stp	x29, x30, [sp, #-48]!
  401bbc:	mov	x29, sp
  401bc0:	ldr	x1, [x0, #8]
  401bc4:	str	x19, [sp, #16]
  401bc8:	mov	x19, x0
  401bcc:	bl	401930 <ferror@plt+0x3a0>
  401bd0:	strb	wzr, [sp, #47]
  401bd4:	mov	x0, x19
  401bd8:	add	x2, sp, #0x2f
  401bdc:	mov	x1, #0x1                   	// #1
  401be0:	bl	4019a0 <ferror@plt+0x410>
  401be4:	ldr	x19, [sp, #16]
  401be8:	ldp	x29, x30, [sp], #48
  401bec:	ret
  401bf0:	stp	x29, x30, [sp, #-48]!
  401bf4:	mov	x29, sp
  401bf8:	ldp	x3, x2, [x0, #24]
  401bfc:	stp	x19, x20, [sp, #16]
  401c00:	mov	x19, x0
  401c04:	ldr	x0, [x0]
  401c08:	str	x21, [sp, #32]
  401c0c:	mul	x20, x1, x3
  401c10:	add	x21, x3, x20
  401c14:	add	x20, x0, x20
  401c18:	add	x21, x0, x21
  401c1c:	cbz	x2, 401c2c <ferror@plt+0x69c>
  401c20:	mov	x0, x20
  401c24:	blr	x2
  401c28:	ldr	x3, [x19, #24]
  401c2c:	mov	x1, x21
  401c30:	ldr	x2, [x19, #8]
  401c34:	mov	x0, x20
  401c38:	ldr	x21, [sp, #32]
  401c3c:	sub	x2, x2, #0x1
  401c40:	str	x2, [x19, #8]
  401c44:	ldp	x19, x20, [sp, #16]
  401c48:	mul	x2, x2, x3
  401c4c:	ldp	x29, x30, [sp], #48
  401c50:	b	401250 <memmove@plt>
  401c54:	nop
  401c58:	stp	x29, x30, [sp, #-48]!
  401c5c:	mov	x29, sp
  401c60:	stp	x19, x20, [sp, #16]
  401c64:	mov	x19, x0
  401c68:	ldr	x0, [x0]
  401c6c:	ldr	x3, [x19, #32]
  401c70:	str	x21, [sp, #32]
  401c74:	mov	x21, x2
  401c78:	ldr	x2, [x19, #24]
  401c7c:	madd	x20, x1, x2, x0
  401c80:	cbz	x3, 401c90 <ferror@plt+0x700>
  401c84:	mov	x0, x20
  401c88:	blr	x3
  401c8c:	ldr	x2, [x19, #24]
  401c90:	mov	x1, x21
  401c94:	mov	x0, x20
  401c98:	ldp	x19, x20, [sp, #16]
  401c9c:	ldr	x21, [sp, #32]
  401ca0:	ldp	x29, x30, [sp], #48
  401ca4:	b	401240 <memcpy@plt>
  401ca8:	ldr	x2, [x0]
  401cac:	ldr	x0, [x0, #24]
  401cb0:	madd	x0, x1, x0, x2
  401cb4:	ret
  401cb8:	ldp	x2, x3, [x0]
  401cbc:	mvn	x1, x1
  401cc0:	ldr	x0, [x0, #24]
  401cc4:	add	x1, x1, x3
  401cc8:	madd	x0, x1, x0, x2
  401ccc:	ret
  401cd0:	stp	x29, x30, [sp, #-32]!
  401cd4:	mov	x29, sp
  401cd8:	ldr	x1, [x0, #8]
  401cdc:	str	x19, [sp, #16]
  401ce0:	mov	x19, x0
  401ce4:	bl	401930 <ferror@plt+0x3a0>
  401ce8:	ldr	x0, [x19]
  401cec:	ldr	x19, [sp, #16]
  401cf0:	ldp	x29, x30, [sp], #32
  401cf4:	b	401470 <free@plt>
  401cf8:	stp	x29, x30, [sp, #-48]!
  401cfc:	mov	x29, sp
  401d00:	stp	x19, x20, [sp, #16]
  401d04:	mov	x19, x0
  401d08:	mov	x20, x1
  401d0c:	str	x21, [sp, #32]
  401d10:	mov	x21, x2
  401d14:	bl	4017e8 <ferror@plt+0x258>
  401d18:	ldr	x1, [x19, #8]
  401d1c:	str	x0, [x21]
  401d20:	cmp	x0, x1
  401d24:	b.eq	401dc8 <ferror@plt+0x838>  // b.none
  401d28:	ldr	x1, [x19]
  401d2c:	mov	x3, x0
  401d30:	ldr	x2, [x19, #24]
  401d34:	mov	x0, x20
  401d38:	madd	x1, x3, x2, x1
  401d3c:	bl	40d368 <ferror@plt+0xbdd8>
  401d40:	mov	w1, #0x0                   	// #0
  401d44:	cbnz	w0, 401d5c <ferror@plt+0x7cc>
  401d48:	mov	w0, w1
  401d4c:	ldp	x19, x20, [sp, #16]
  401d50:	ldr	x21, [sp, #32]
  401d54:	ldp	x29, x30, [sp], #48
  401d58:	ret
  401d5c:	ldr	x21, [x21]
  401d60:	ldr	x1, [x19, #8]
  401d64:	cmp	x21, x1
  401d68:	b.eq	401dc8 <ferror@plt+0x838>  // b.none
  401d6c:	ldr	x0, [x19, #16]
  401d70:	cmp	x1, x0
  401d74:	b.eq	401df0 <ferror@plt+0x860>  // b.none
  401d78:	ldr	x0, [x19, #24]
  401d7c:	sub	x2, x1, x21
  401d80:	ldr	x3, [x19]
  401d84:	add	x1, x1, #0x1
  401d88:	mul	x2, x2, x0
  401d8c:	str	x1, [x19, #8]
  401d90:	madd	x21, x21, x0, x3
  401d94:	mov	x1, x21
  401d98:	add	x0, x21, x0
  401d9c:	bl	401250 <memmove@plt>
  401da0:	ldr	x2, [x19, #24]
  401da4:	mov	x1, x20
  401da8:	mov	x0, x21
  401dac:	bl	401250 <memmove@plt>
  401db0:	mov	w1, #0x1                   	// #1
  401db4:	mov	w0, w1
  401db8:	ldp	x19, x20, [sp, #16]
  401dbc:	ldr	x21, [sp, #32]
  401dc0:	ldp	x29, x30, [sp], #48
  401dc4:	ret
  401dc8:	mov	x2, x20
  401dcc:	mov	x0, x19
  401dd0:	mov	x1, #0x1                   	// #1
  401dd4:	bl	4019a0 <ferror@plt+0x410>
  401dd8:	mov	w1, #0x1                   	// #1
  401ddc:	mov	w0, w1
  401de0:	ldp	x19, x20, [sp, #16]
  401de4:	ldr	x21, [sp, #32]
  401de8:	ldp	x29, x30, [sp], #48
  401dec:	ret
  401df0:	mov	x1, #0x1                   	// #1
  401df4:	mov	x0, x19
  401df8:	bl	401768 <ferror@plt+0x1d8>
  401dfc:	ldr	x1, [x19, #8]
  401e00:	b	401d78 <ferror@plt+0x7e8>
  401e04:	nop
  401e08:	stp	x29, x30, [sp, #-48]!
  401e0c:	mov	x29, sp
  401e10:	stp	x19, x20, [sp, #16]
  401e14:	mov	x20, x0
  401e18:	str	x21, [sp, #32]
  401e1c:	mov	x21, x1
  401e20:	bl	4017e8 <ferror@plt+0x258>
  401e24:	mov	x19, x0
  401e28:	ldr	x0, [x20, #8]
  401e2c:	cmp	x0, x19
  401e30:	b.ls	401e60 <ferror@plt+0x8d0>  // b.plast
  401e34:	ldr	x1, [x20]
  401e38:	mov	x0, x21
  401e3c:	ldr	x2, [x20, #24]
  401e40:	madd	x1, x19, x2, x1
  401e44:	bl	40d368 <ferror@plt+0xbdd8>
  401e48:	cbnz	w0, 401e60 <ferror@plt+0x8d0>
  401e4c:	mov	x0, x19
  401e50:	ldp	x19, x20, [sp, #16]
  401e54:	ldr	x21, [sp, #32]
  401e58:	ldp	x29, x30, [sp], #48
  401e5c:	ret
  401e60:	mov	x19, #0xffffffffffffffff    	// #-1
  401e64:	mov	x0, x19
  401e68:	ldp	x19, x20, [sp, #16]
  401e6c:	ldr	x21, [sp, #32]
  401e70:	ldp	x29, x30, [sp], #48
  401e74:	ret
  401e78:	stp	x29, x30, [sp, #-112]!
  401e7c:	and	w1, w1, #0xff
  401e80:	cmp	w1, #0x2e
  401e84:	mov	x29, sp
  401e88:	stp	x21, x22, [sp, #32]
  401e8c:	mov	x21, x0
  401e90:	ldp	x1, x0, [x0]
  401e94:	stp	x19, x20, [sp, #16]
  401e98:	stp	x25, x26, [sp, #64]
  401e9c:	ldrb	w20, [x1, x0]
  401ea0:	add	x25, x1, x0
  401ea4:	strb	w20, [sp, #111]
  401ea8:	cbz	w20, 4020a0 <ferror@plt+0xb10>
  401eac:	stp	x23, x24, [sp, #48]
  401eb0:	and	w23, w2, #0xff
  401eb4:	mov	x19, #0x0                   	// #0
  401eb8:	stp	x27, x28, [sp, #80]
  401ebc:	cset	w28, eq  // eq = none
  401ec0:	bl	401440 <__ctype_b_loc@plt>
  401ec4:	mov	x22, x0
  401ec8:	mov	w24, #0x2e                  	// #46
  401ecc:	adrp	x27, 42c000 <ferror@plt+0x2aa70>
  401ed0:	mov	w26, #0x5a                  	// #90
  401ed4:	nop
  401ed8:	ldr	x0, [x22]
  401edc:	ubfiz	x1, x20, #1, #8
  401ee0:	ldrh	w1, [x0, x1]
  401ee4:	tbnz	w1, #11, 401f88 <ferror@plt+0x9f8>
  401ee8:	cmp	w20, #0x40
  401eec:	b.ls	401fcc <ferror@plt+0xa3c>  // b.plast
  401ef0:	ldr	x1, [x27, #584]
  401ef4:	ldr	x1, [x1, #1248]
  401ef8:	ldrb	w1, [x1]
  401efc:	cmp	w1, #0x64
  401f00:	mov	w1, #0x46                  	// #70
  401f04:	csel	w1, w26, w1, ne  // ne = any
  401f08:	cmp	w20, w1
  401f0c:	b.le	401f88 <ferror@plt+0x9f8>
  401f10:	cmp	w20, #0x5c
  401f14:	b.ne	401f68 <ferror@plt+0x9d8>  // b.any
  401f18:	add	x1, x25, x19
  401f1c:	ldrb	w1, [x1, #1]
  401f20:	cmp	w1, #0xa
  401f24:	b.ne	401f68 <ferror@plt+0x9d8>  // b.any
  401f28:	add	x19, x19, #0x2
  401f2c:	ldrb	w1, [x25, x19]
  401f30:	ubfiz	x2, x1, #1, #8
  401f34:	ldrh	w2, [x0, x2]
  401f38:	tbnz	w2, #13, 401f54 <ferror@plt+0x9c4>
  401f3c:	b	402008 <ferror@plt+0xa78>
  401f40:	add	x19, x19, #0x1
  401f44:	ldrb	w1, [x25, x19]
  401f48:	ubfiz	x2, x1, #1, #8
  401f4c:	ldrh	w2, [x0, x2]
  401f50:	tbz	w2, #13, 402008 <ferror@plt+0xa78>
  401f54:	cmp	w1, #0xa
  401f58:	b.ne	401f40 <ferror@plt+0x9b0>  // b.any
  401f5c:	strb	w1, [sp, #111]
  401f60:	tbnz	w2, #11, 401fac <ferror@plt+0xa1c>
  401f64:	nop
  401f68:	ldp	x23, x24, [sp, #48]
  401f6c:	ldp	x27, x28, [sp, #80]
  401f70:	mov	x0, x19
  401f74:	ldp	x19, x20, [sp, #16]
  401f78:	ldp	x21, x22, [sp, #32]
  401f7c:	ldp	x25, x26, [sp, #64]
  401f80:	ldp	x29, x30, [sp], #112
  401f84:	ret
  401f88:	cmp	w20, #0x5c
  401f8c:	b.eq	40208c <ferror@plt+0xafc>  // b.none
  401f90:	ldrb	w1, [sp, #111]
  401f94:	cmp	w1, #0x2e
  401f98:	cset	w0, eq  // eq = none
  401f9c:	cmp	w0, #0x0
  401fa0:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  401fa4:	b.ne	401f68 <ferror@plt+0x9d8>  // b.any
  401fa8:	orr	w28, w0, w28
  401fac:	add	x19, x19, #0x1
  401fb0:	add	x1, sp, #0x6f
  401fb4:	add	x0, x21, #0x28
  401fb8:	bl	401a10 <ferror@plt+0x480>
  401fbc:	ldrb	w20, [x25, x19]
  401fc0:	strb	w20, [sp, #111]
  401fc4:	cbnz	w20, 401ed8 <ferror@plt+0x948>
  401fc8:	b	401f68 <ferror@plt+0x9d8>
  401fcc:	cmp	w23, #0x0
  401fd0:	ccmp	w28, #0x0, #0x0, eq  // eq = none
  401fd4:	ccmp	w20, w24, #0x0, eq  // eq = none
  401fd8:	b.ne	401f68 <ferror@plt+0x9d8>  // b.any
  401fdc:	ldrb	w0, [sp, #111]
  401fe0:	add	x19, x19, #0x1
  401fe4:	add	x1, sp, #0x6f
  401fe8:	cmp	w0, #0x2e
  401fec:	add	x0, x21, #0x28
  401ff0:	cset	w28, eq  // eq = none
  401ff4:	bl	401a10 <ferror@plt+0x480>
  401ff8:	ldrb	w20, [x25, x19]
  401ffc:	strb	w20, [sp, #111]
  402000:	cbnz	w20, 401ed8 <ferror@plt+0x948>
  402004:	b	401f68 <ferror@plt+0x9d8>
  402008:	strb	w1, [sp, #111]
  40200c:	tbnz	w2, #11, 401f94 <ferror@plt+0xa04>
  402010:	cmp	w1, #0x40
  402014:	b.ls	402058 <ferror@plt+0xac8>  // b.plast
  402018:	ldr	x0, [x27, #584]
  40201c:	ldr	x0, [x0, #1248]
  402020:	ldrb	w0, [x0]
  402024:	cmp	w0, #0x64
  402028:	mov	w0, #0x46                  	// #70
  40202c:	csel	w0, w26, w0, ne  // ne = any
  402030:	cmp	w1, w0
  402034:	b.gt	401f68 <ferror@plt+0x9d8>
  402038:	add	x19, x19, #0x1
  40203c:	add	x1, sp, #0x6f
  402040:	add	x0, x21, #0x28
  402044:	bl	401a10 <ferror@plt+0x480>
  402048:	ldrb	w20, [x25, x19]
  40204c:	strb	w20, [sp, #111]
  402050:	cbnz	w20, 401ed8 <ferror@plt+0x948>
  402054:	b	401f68 <ferror@plt+0x9d8>
  402058:	cmp	w23, #0x0
  40205c:	ccmp	w28, #0x0, #0x0, eq  // eq = none
  402060:	ccmp	w1, w24, #0x0, eq  // eq = none
  402064:	b.ne	401f68 <ferror@plt+0x9d8>  // b.any
  402068:	add	x19, x19, #0x1
  40206c:	add	x1, sp, #0x6f
  402070:	add	x0, x21, #0x28
  402074:	bl	401a10 <ferror@plt+0x480>
  402078:	mov	w28, #0x1                   	// #1
  40207c:	ldrb	w20, [x25, x19]
  402080:	strb	w20, [sp, #111]
  402084:	cbnz	w20, 401ed8 <ferror@plt+0x948>
  402088:	b	401f68 <ferror@plt+0x9d8>
  40208c:	add	x1, x25, x19
  402090:	ldrb	w1, [x1, #1]
  402094:	cmp	w1, #0xa
  402098:	b.ne	401f68 <ferror@plt+0x9d8>  // b.any
  40209c:	b	401f28 <ferror@plt+0x998>
  4020a0:	mov	x19, #0x0                   	// #0
  4020a4:	b	401f70 <ferror@plt+0x9e0>
  4020a8:	mov	x3, x0
  4020ac:	and	w2, w1, #0xff
  4020b0:	mov	w4, #0x1                   	// #1
  4020b4:	mov	w0, #0x15                  	// #21
  4020b8:	ldr	x1, [x3, #16]
  4020bc:	str	w4, [x3, #32]
  4020c0:	b	402680 <ferror@plt+0x10f0>
  4020c4:	nop
  4020c8:	ldr	x1, [x0, #8]
  4020cc:	mov	w2, #0x23                  	// #35
  4020d0:	ldr	x3, [x0, #24]
  4020d4:	str	w2, [x0, #32]
  4020d8:	cmp	x1, x3
  4020dc:	b.cs	402104 <ferror@plt+0xb74>  // b.hs, b.nlast
  4020e0:	ldr	x4, [x0]
  4020e4:	b	4020f4 <ferror@plt+0xb64>
  4020e8:	str	x1, [x0, #8]
  4020ec:	cmp	x1, x3
  4020f0:	b.eq	402104 <ferror@plt+0xb74>  // b.none
  4020f4:	ldrb	w2, [x4, x1]
  4020f8:	add	x1, x1, #0x1
  4020fc:	cmp	w2, #0xa
  402100:	b.ne	4020e8 <ferror@plt+0xb58>  // b.any
  402104:	ret
  402108:	ldp	x6, x3, [x0]
  40210c:	mov	w1, #0x23                  	// #35
  402110:	str	w1, [x0, #32]
  402114:	mov	x5, #0x0                   	// #0
  402118:	add	x3, x3, #0x1
  40211c:	str	x3, [x0, #8]
  402120:	ldrb	w1, [x6, x3]
  402124:	cbz	w1, 40214c <ferror@plt+0xbbc>
  402128:	add	x2, x3, #0x1
  40212c:	cmp	w1, #0x2a
  402130:	ldrb	w4, [x6, x2]
  402134:	b.eq	40215c <ferror@plt+0xbcc>  // b.none
  402138:	cmp	w1, #0xa
  40213c:	mov	x3, x2
  402140:	cinc	x5, x5, eq  // eq = none
  402144:	mov	w1, w4
  402148:	cbnz	w1, 402128 <ferror@plt+0xb98>
  40214c:	ldr	x1, [x0, #16]
  402150:	str	x3, [x0, #8]
  402154:	mov	w0, #0x17                  	// #23
  402158:	b	402680 <ferror@plt+0x10f0>
  40215c:	cmp	w4, #0x2f
  402160:	cbz	w4, 40214c <ferror@plt+0xbbc>
  402164:	cinc	x3, x3, ne  // ne = any
  402168:	b.eq	402178 <ferror@plt+0xbe8>  // b.none
  40216c:	ldrb	w1, [x6, x3]
  402170:	cbnz	w1, 402128 <ferror@plt+0xb98>
  402174:	b	40214c <ferror@plt+0xbbc>
  402178:	ldr	x1, [x0, #16]
  40217c:	add	x3, x3, #0x2
  402180:	add	x5, x1, x5
  402184:	stp	x3, x5, [x0, #8]
  402188:	mov	w0, #0x0                   	// #0
  40218c:	ret
  402190:	stp	x29, x30, [sp, #-48]!
  402194:	mov	w1, #0x23                  	// #35
  402198:	mov	x29, sp
  40219c:	stp	x19, x20, [sp, #16]
  4021a0:	stp	x21, x22, [sp, #32]
  4021a4:	ldp	x22, x20, [x0]
  4021a8:	str	w1, [x0, #32]
  4021ac:	ldrb	w19, [x22, x20]
  4021b0:	cmp	w19, #0xa
  4021b4:	b.eq	4021e8 <ferror@plt+0xc58>  // b.none
  4021b8:	mov	x21, x0
  4021bc:	bl	401440 <__ctype_b_loc@plt>
  4021c0:	ldr	x0, [x0]
  4021c4:	b	4021d8 <ferror@plt+0xc48>
  4021c8:	str	x20, [x21, #8]
  4021cc:	ldrb	w19, [x22, x20]
  4021d0:	cmp	w19, #0xa
  4021d4:	b.eq	4021e8 <ferror@plt+0xc58>  // b.none
  4021d8:	ubfiz	x19, x19, #1, #8
  4021dc:	add	x20, x20, #0x1
  4021e0:	ldrh	w1, [x0, x19]
  4021e4:	tbnz	w1, #13, 4021c8 <ferror@plt+0xc38>
  4021e8:	ldp	x19, x20, [sp, #16]
  4021ec:	ldp	x21, x22, [sp, #32]
  4021f0:	ldp	x29, x30, [sp], #48
  4021f4:	ret
  4021f8:	ands	w1, w1, #0xff
  4021fc:	mov	x2, x0
  402200:	b.ne	40220c <ferror@plt+0xc7c>  // b.any
  402204:	str	wzr, [x0, #32]
  402208:	ret
  40220c:	cmp	w1, #0xa
  402210:	b.ne	402220 <ferror@plt+0xc90>  // b.any
  402214:	mov	w0, #0x22                  	// #34
  402218:	str	w0, [x2, #32]
  40221c:	ret
  402220:	b	402190 <ferror@plt+0xc00>
  402224:	nop
  402228:	stp	x29, x30, [sp, #-80]!
  40222c:	mov	w2, #0x2e                  	// #46
  402230:	mov	x29, sp
  402234:	stp	x19, x20, [sp, #16]
  402238:	mov	x19, x0
  40223c:	add	x20, x0, #0x28
  402240:	strb	w1, [sp, #63]
  402244:	mov	x0, x20
  402248:	ldr	x1, [x19, #48]
  40224c:	str	w2, [x19, #32]
  402250:	bl	401930 <ferror@plt+0x3a0>
  402254:	mov	x0, x20
  402258:	add	x1, sp, #0x3f
  40225c:	bl	401a10 <ferror@plt+0x480>
  402260:	ldrb	w1, [sp, #63]
  402264:	mov	w2, #0x0                   	// #0
  402268:	mov	x0, x19
  40226c:	bl	401e78 <ferror@plt+0x8e8>
  402270:	ldp	x1, x2, [x19]
  402274:	add	x0, x0, x2
  402278:	str	x0, [x19, #8]
  40227c:	ldrb	w0, [x1, x0]
  402280:	strb	w0, [sp, #79]
  402284:	cmp	w0, #0x65
  402288:	b.ne	402348 <ferror@plt+0xdb8>  // b.any
  40228c:	stp	x21, x22, [sp, #32]
  402290:	adrp	x22, 42c000 <ferror@plt+0x2aa70>
  402294:	ldr	x0, [x22, #584]
  402298:	ldrh	w0, [x0, #1138]
  40229c:	tst	w0, #0x6
  4022a0:	b.ne	402364 <ferror@plt+0xdd4>  // b.any
  4022a4:	mov	x0, x20
  4022a8:	add	x1, sp, #0x4f
  4022ac:	bl	401a10 <ferror@plt+0x480>
  4022b0:	ldp	x4, x0, [x19]
  4022b4:	mov	w1, #0x2d                  	// #45
  4022b8:	ldr	x2, [x22, #584]
  4022bc:	add	x0, x0, #0x1
  4022c0:	ldr	x3, [x2, #1248]
  4022c4:	str	x0, [x19, #8]
  4022c8:	mov	w2, #0x5f                  	// #95
  4022cc:	ldrb	w21, [x4, x0]
  4022d0:	strb	w21, [sp, #79]
  4022d4:	ldrb	w0, [x3]
  4022d8:	cmp	w0, #0x64
  4022dc:	csel	w0, w1, w2, ne  // ne = any
  4022e0:	cmp	w21, w0
  4022e4:	b.eq	40239c <ferror@plt+0xe0c>  // b.none
  4022e8:	bl	401440 <__ctype_b_loc@plt>
  4022ec:	ldr	x0, [x0]
  4022f0:	ubfiz	x1, x21, #1, #8
  4022f4:	ldrh	w0, [x0, x1]
  4022f8:	tbnz	w0, #11, 402328 <ferror@plt+0xd98>
  4022fc:	cmp	w21, #0x40
  402300:	b.ls	402384 <ferror@plt+0xdf4>  // b.plast
  402304:	ldr	x2, [x22, #584]
  402308:	mov	w0, #0x5a                  	// #90
  40230c:	mov	w1, #0x46                  	// #70
  402310:	ldr	x2, [x2, #1248]
  402314:	ldrb	w2, [x2]
  402318:	cmp	w2, #0x64
  40231c:	csel	w0, w0, w1, ne  // ne = any
  402320:	cmp	w0, w21
  402324:	b.lt	402384 <ferror@plt+0xdf4>  // b.tstop
  402328:	mov	w1, #0x0                   	// #0
  40232c:	mov	x0, x19
  402330:	mov	w2, #0x1                   	// #1
  402334:	bl	401e78 <ferror@plt+0x8e8>
  402338:	ldr	x1, [x19, #8]
  40233c:	ldp	x21, x22, [sp, #32]
  402340:	add	x1, x1, x0
  402344:	str	x1, [x19, #8]
  402348:	mov	x0, x20
  40234c:	mov	w1, #0x0                   	// #0
  402350:	bl	401a20 <ferror@plt+0x490>
  402354:	mov	w0, #0x0                   	// #0
  402358:	ldp	x19, x20, [sp, #16]
  40235c:	ldp	x29, x30, [sp], #80
  402360:	ret
  402364:	ldr	x1, [x19, #16]
  402368:	mov	w0, #0x2c                  	// #44
  40236c:	bl	402680 <ferror@plt+0x10f0>
  402370:	cbz	w0, 4022a4 <ferror@plt+0xd14>
  402374:	ldp	x21, x22, [sp, #32]
  402378:	ldp	x19, x20, [sp, #16]
  40237c:	ldp	x29, x30, [sp], #80
  402380:	ret
  402384:	ldr	x1, [x19, #16]
  402388:	mov	w2, w21
  40238c:	mov	w0, #0x15                  	// #21
  402390:	bl	402680 <ferror@plt+0x10f0>
  402394:	ldp	x21, x22, [sp, #32]
  402398:	b	402378 <ferror@plt+0xde8>
  40239c:	add	x1, sp, #0x4f
  4023a0:	mov	x0, x20
  4023a4:	bl	401a10 <ferror@plt+0x480>
  4023a8:	ldp	x1, x0, [x19]
  4023ac:	add	x0, x0, #0x1
  4023b0:	str	x0, [x19, #8]
  4023b4:	ldrb	w21, [x1, x0]
  4023b8:	strb	w21, [sp, #79]
  4023bc:	b	4022e8 <ferror@plt+0xd58>
  4023c0:	stp	x29, x30, [sp, #-48]!
  4023c4:	mov	w2, #0x2d                  	// #45
  4023c8:	mov	x29, sp
  4023cc:	stp	x21, x22, [sp, #32]
  4023d0:	mov	x22, x0
  4023d4:	ldr	x0, [x0, #8]
  4023d8:	stp	x19, x20, [sp, #16]
  4023dc:	mov	x20, #0x0                   	// #0
  4023e0:	ldr	x1, [x22]
  4023e4:	sub	x0, x0, #0x1
  4023e8:	add	x21, x1, x0
  4023ec:	ldrb	w19, [x1, x0]
  4023f0:	str	w2, [x22, #32]
  4023f4:	bl	401440 <__ctype_b_loc@plt>
  4023f8:	ldr	x2, [x0]
  4023fc:	b	402408 <ferror@plt+0xe78>
  402400:	add	x20, x20, #0x1
  402404:	ldrb	w19, [x21, x20]
  402408:	sub	w3, w19, #0x61
  40240c:	ubfiz	x1, x19, #1, #8
  402410:	and	w3, w3, #0xff
  402414:	cmp	w3, #0x19
  402418:	b.ls	402400 <ferror@plt+0xe70>  // b.plast
  40241c:	ldrh	w1, [x2, x1]
  402420:	cmp	w19, #0x5f
  402424:	and	w1, w1, #0x800
  402428:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  40242c:	b.ne	402400 <ferror@plt+0xe70>  // b.any
  402430:	mov	x2, x21
  402434:	mov	x1, x20
  402438:	add	x0, x22, #0x28
  40243c:	bl	401aa8 <ferror@plt+0x518>
  402440:	ldr	x0, [x22, #8]
  402444:	sub	x0, x0, #0x1
  402448:	add	x0, x0, x20
  40244c:	ldp	x19, x20, [sp, #16]
  402450:	str	x0, [x22, #8]
  402454:	ldp	x21, x22, [sp, #32]
  402458:	ldp	x29, x30, [sp], #48
  40245c:	ret
  402460:	add	x0, x0, #0x28
  402464:	mov	x2, #0x0                   	// #0
  402468:	mov	x1, #0x1                   	// #1
  40246c:	b	401890 <ferror@plt+0x300>
  402470:	add	x0, x0, #0x28
  402474:	b	401cd0 <ferror@plt+0x740>
  402478:	adrp	x2, 42c000 <ferror@plt+0x2aa70>
  40247c:	mov	x3, #0x1                   	// #1
  402480:	str	x3, [x0, #16]
  402484:	ldr	x2, [x2, #584]
  402488:	str	x1, [x2, #1112]
  40248c:	ret
  402490:	stp	x29, x30, [sp, #-32]!
  402494:	mov	x29, sp
  402498:	stp	x19, x20, [sp, #16]
  40249c:	mov	x19, x0
  4024a0:	ldr	w2, [x0, #32]
  4024a4:	ldr	x0, [x0, #8]
  4024a8:	str	w2, [x19, #36]
  4024ac:	ldr	x1, [x19, #16]
  4024b0:	cbz	x0, 4024c8 <ferror@plt+0xf38>
  4024b4:	ldr	x3, [x19]
  4024b8:	add	x3, x3, x0
  4024bc:	ldurb	w3, [x3, #-1]
  4024c0:	cmp	w3, #0xa
  4024c4:	cinc	x1, x1, eq  // eq = none
  4024c8:	str	x1, [x19, #16]
  4024cc:	cbz	w2, 402528 <ferror@plt+0xf98>
  4024d0:	ldr	x1, [x19, #24]
  4024d4:	str	wzr, [x19, #32]
  4024d8:	adrp	x20, 42c000 <ferror@plt+0x2aa70>
  4024dc:	add	x20, x20, #0x248
  4024e0:	cmp	x0, x1
  4024e4:	b.ne	4024f8 <ferror@plt+0xf68>  // b.any
  4024e8:	b	402518 <ferror@plt+0xf88>
  4024ec:	ldr	w0, [x19, #32]
  4024f0:	cmp	w0, #0x23
  4024f4:	b.ne	402518 <ferror@plt+0xf88>  // b.any
  4024f8:	ldr	x1, [x20]
  4024fc:	mov	x0, x19
  402500:	ldr	x1, [x1, #1784]
  402504:	blr	x1
  402508:	cbz	w0, 4024ec <ferror@plt+0xf5c>
  40250c:	ldp	x19, x20, [sp, #16]
  402510:	ldp	x29, x30, [sp], #32
  402514:	ret
  402518:	mov	w0, #0x0                   	// #0
  40251c:	ldp	x19, x20, [sp, #16]
  402520:	ldp	x29, x30, [sp], #32
  402524:	ret
  402528:	ldp	x19, x20, [sp, #16]
  40252c:	mov	w0, #0x14                  	// #20
  402530:	ldp	x29, x30, [sp], #32
  402534:	b	402680 <ferror@plt+0x10f0>
  402538:	stp	x29, x30, [sp, #-32]!
  40253c:	mov	x29, sp
  402540:	str	x19, [sp, #16]
  402544:	mov	x19, x0
  402548:	mov	x0, x1
  40254c:	stp	x1, xzr, [x19]
  402550:	bl	401260 <strlen@plt>
  402554:	mov	x1, #0x100000001           	// #4294967297
  402558:	stp	x0, x1, [x19, #24]
  40255c:	mov	x0, x19
  402560:	ldr	x19, [sp, #16]
  402564:	ldp	x29, x30, [sp], #32
  402568:	b	402490 <ferror@plt+0xf00>
  40256c:	nop
  402570:	stp	x29, x30, [sp, #-48]!
  402574:	mov	x29, sp
  402578:	stp	x21, x22, [sp, #32]
  40257c:	adrp	x21, 42c000 <ferror@plt+0x2aa70>
  402580:	stp	x19, x20, [sp, #16]
  402584:	mov	w20, w0
  402588:	bl	401540 <__errno_location@plt>
  40258c:	ldr	x2, [x21, #584]
  402590:	cmp	w20, #0x2
  402594:	ldr	w22, [x0]
  402598:	mov	x19, x0
  40259c:	b.eq	4025bc <ferror@plt+0x102c>  // b.none
  4025a0:	mov	w0, #0x7fffffff            	// #2147483647
  4025a4:	str	w0, [x2, #1128]
  4025a8:	str	w22, [x19]
  4025ac:	ldp	x19, x20, [sp, #16]
  4025b0:	ldp	x21, x22, [sp, #32]
  4025b4:	ldp	x29, x30, [sp], #48
  4025b8:	ret
  4025bc:	ldr	x1, [x2, #1120]
  4025c0:	mov	w0, w20
  4025c4:	ldrb	w20, [x2, #1136]
  4025c8:	mov	x2, x20
  4025cc:	bl	4013f0 <write@plt>
  4025d0:	cmp	x0, x20
  4025d4:	ldr	x0, [x21, #584]
  4025d8:	b.eq	4025f8 <ferror@plt+0x1068>  // b.none
  4025dc:	ldr	w2, [x0, #1128]
  4025e0:	mov	w1, #0x7fffffff            	// #2147483647
  4025e4:	cmp	w2, w1
  4025e8:	b.ne	4025a8 <ferror@plt+0x1018>  // b.any
  4025ec:	mov	w1, #0x1                   	// #1
  4025f0:	str	w1, [x0, #1128]
  4025f4:	b	4025a8 <ferror@plt+0x1018>
  4025f8:	ldr	w1, [x0, #1128]
  4025fc:	add	w1, w1, #0x1
  402600:	str	w1, [x0, #1128]
  402604:	b	4025dc <ferror@plt+0x104c>
  402608:	stp	x29, x30, [sp, #-48]!
  40260c:	mov	x29, sp
  402610:	stp	x19, x20, [sp, #16]
  402614:	adrp	x20, 42c000 <ferror@plt+0x2aa70>
  402618:	str	x21, [sp, #32]
  40261c:	mov	x21, x1
  402620:	mov	x1, x0
  402624:	ldr	x0, [x20, #584]
  402628:	bl	402478 <ferror@plt+0xee8>
  40262c:	ldr	x0, [x20, #584]
  402630:	mov	x1, x21
  402634:	bl	403c78 <ferror@plt+0x26e8>
  402638:	mov	w1, w0
  40263c:	cbnz	w0, 402668 <ferror@plt+0x10d8>
  402640:	add	x19, x20, #0x248
  402644:	b	402658 <ferror@plt+0x10c8>
  402648:	ldr	x1, [x2, #1792]
  40264c:	blr	x1
  402650:	mov	w1, w0
  402654:	cbnz	w0, 402668 <ferror@plt+0x10d8>
  402658:	ldr	x2, [x19]
  40265c:	mov	x0, x2
  402660:	ldr	w1, [x2, #32]
  402664:	cbnz	w1, 402648 <ferror@plt+0x10b8>
  402668:	mov	w0, w1
  40266c:	ldp	x19, x20, [sp, #16]
  402670:	ldr	x21, [sp, #32]
  402674:	ldp	x29, x30, [sp], #48
  402678:	ret
  40267c:	nop
  402680:	stp	x29, x30, [sp, #-304]!
  402684:	mov	x29, sp
  402688:	stp	x19, x20, [sp, #16]
  40268c:	mov	w19, w0
  402690:	adrp	x0, 415000 <ferror@plt+0x13a70>
  402694:	add	x0, x0, #0xc58
  402698:	stp	x23, x24, [sp, #48]
  40269c:	adrp	x24, 42c000 <ferror@plt+0x2aa70>
  4026a0:	str	q0, [sp, #128]
  4026a4:	mov	x20, x1
  4026a8:	ldrb	w0, [x0, w19, uxtw]
  4026ac:	ldr	x8, [x24, #584]
  4026b0:	str	q1, [sp, #144]
  4026b4:	cmp	w19, #0x22
  4026b8:	str	q2, [sp, #160]
  4026bc:	add	w23, w0, #0x1
  4026c0:	add	x9, x8, w0, sxtw #3
  4026c4:	str	q3, [sp, #176]
  4026c8:	str	q4, [sp, #192]
  4026cc:	str	q5, [sp, #208]
  4026d0:	str	q6, [sp, #224]
  4026d4:	str	q7, [sp, #240]
  4026d8:	stp	x2, x3, [sp, #256]
  4026dc:	stp	x4, x5, [sp, #272]
  4026e0:	stp	x6, x7, [sp, #288]
  4026e4:	ldrh	w1, [x8, #1138]
  4026e8:	stp	x21, x22, [sp, #32]
  4026ec:	and	w2, w1, #0x4
  4026f0:	ccmp	w2, #0x0, #0x0, hi  // hi = pmore
  4026f4:	ldr	x21, [x9, #1816]
  4026f8:	b.eq	402850 <ferror@plt+0x12c0>  // b.none
  4026fc:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  402700:	adrp	x22, 42c000 <ferror@plt+0x2aa70>
  402704:	ldr	x0, [x0, #560]
  402708:	bl	4014c0 <fflush@plt>
  40270c:	ldr	x0, [x22, #536]
  402710:	add	x5, sp, #0x100
  402714:	add	x6, sp, #0x130
  402718:	mov	w4, #0xffffffd0            	// #-48
  40271c:	mov	w3, #0xffffff80            	// #-128
  402720:	mov	x2, x21
  402724:	adrp	x1, 412000 <ferror@plt+0x10a70>
  402728:	add	x1, x1, #0xed0
  40272c:	stp	x6, x6, [sp, #96]
  402730:	str	x5, [sp, #112]
  402734:	stp	w4, w3, [sp, #120]
  402738:	bl	401560 <fprintf@plt>
  40273c:	ldr	x0, [x24, #584]
  402740:	add	x2, sp, #0x40
  402744:	ldp	x4, x5, [sp, #96]
  402748:	stp	x4, x5, [sp, #64]
  40274c:	add	x19, x0, w19, uxtw #3
  402750:	ldp	x0, x1, [sp, #112]
  402754:	stp	x0, x1, [sp, #80]
  402758:	ldr	x0, [x22, #536]
  40275c:	ldr	x1, [x19, #1856]
  402760:	bl	401530 <vfprintf@plt>
  402764:	ldr	x0, [x24, #584]
  402768:	ldr	x2, [x0, #1112]
  40276c:	cbz	x2, 402848 <ferror@plt+0x12b8>
  402770:	cbz	x20, 4027d0 <ferror@plt+0x1240>
  402774:	ldr	x0, [x22, #536]
  402778:	adrp	x1, 412000 <ferror@plt+0x10a70>
  40277c:	add	x1, x1, #0xed8
  402780:	bl	401560 <fprintf@plt>
  402784:	adrp	x1, 415000 <ferror@plt+0x13a70>
  402788:	mov	x2, x20
  40278c:	ldr	x0, [x22, #536]
  402790:	ldr	x1, [x1, #3208]
  402794:	bl	401560 <fprintf@plt>
  402798:	ldr	x3, [x22, #536]
  40279c:	adrp	x0, 412000 <ferror@plt+0x10a70>
  4027a0:	mov	x2, #0x2                   	// #2
  4027a4:	add	x0, x0, #0xef8
  4027a8:	mov	x1, #0x1                   	// #1
  4027ac:	bl	4014b0 <fwrite@plt>
  4027b0:	ldr	x0, [x22, #536]
  4027b4:	bl	4014c0 <fflush@plt>
  4027b8:	mov	w0, w23
  4027bc:	ldp	x19, x20, [sp, #16]
  4027c0:	ldp	x21, x22, [sp, #32]
  4027c4:	ldp	x23, x24, [sp, #48]
  4027c8:	ldp	x29, x30, [sp], #304
  4027cc:	ret
  4027d0:	mov	x1, #0x0                   	// #0
  4027d4:	add	x0, x0, #0x1f0
  4027d8:	bl	401cb8 <ferror@plt+0x728>
  4027dc:	mov	x19, x0
  4027e0:	ldr	x0, [x24, #584]
  4027e4:	ldr	x1, [x19]
  4027e8:	add	x0, x0, #0x218
  4027ec:	bl	401ca8 <ferror@plt+0x718>
  4027f0:	mov	x3, x0
  4027f4:	ldr	x2, [x24, #584]
  4027f8:	adrp	x1, 412000 <ferror@plt+0x10a70>
  4027fc:	ldr	x0, [x22, #536]
  402800:	add	x1, x1, #0xee0
  402804:	ldr	x3, [x3, #208]
  402808:	ldr	x2, [x2, #1808]
  40280c:	bl	401560 <fprintf@plt>
  402810:	ldr	x0, [x24, #584]
  402814:	ldr	x0, [x0, #1248]
  402818:	ldrb	w0, [x0]
  40281c:	cmp	w0, #0x64
  402820:	b.eq	402848 <ferror@plt+0x12b8>  // b.none
  402824:	ldr	x0, [x19]
  402828:	ldr	x3, [x22, #536]
  40282c:	cmp	x0, #0x1
  402830:	b.ls	40279c <ferror@plt+0x120c>  // b.plast
  402834:	adrp	x0, 412000 <ferror@plt+0x10a70>
  402838:	mov	x2, #0x2                   	// #2
  40283c:	add	x0, x0, #0xef0
  402840:	mov	x1, #0x1                   	// #1
  402844:	bl	4014b0 <fwrite@plt>
  402848:	ldr	x3, [x22, #536]
  40284c:	b	40279c <ferror@plt+0x120c>
  402850:	mov	w23, #0x0                   	// #0
  402854:	tbz	w1, #1, 4027b8 <ferror@plt+0x1228>
  402858:	mov	w23, #0x100                 	// #256
  40285c:	ldr	x21, [x8, #1848]
  402860:	b	4026fc <ferror@plt+0x116c>
  402864:	nop
  402868:	stp	x29, x30, [sp, #-32]!
  40286c:	mov	x29, sp
  402870:	str	x19, [sp, #16]
  402874:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  402878:	ldr	x1, [x19, #584]
  40287c:	ldr	x0, [x1, #2280]
  402880:	cmn	x0, #0x1
  402884:	b.eq	402890 <ferror@plt+0x1300>  // b.none
  402888:	bl	401360 <catclose@plt>
  40288c:	ldr	x1, [x19, #584]
  402890:	add	x0, x1, #0x4f0
  402894:	ldr	x19, [sp, #16]
  402898:	ldp	x29, x30, [sp], #32
  40289c:	b	412e10 <ferror@plt+0x11880>
  4028a0:	stp	x29, x30, [sp, #-32]!
  4028a4:	mov	x1, #0x0                   	// #0
  4028a8:	mov	x29, sp
  4028ac:	str	x19, [sp, #16]
  4028b0:	bl	402680 <ferror@plt+0x10f0>
  4028b4:	mov	w19, w0
  4028b8:	bl	402868 <ferror@plt+0x12d8>
  4028bc:	mov	w0, w19
  4028c0:	bl	401280 <exit@plt>
  4028c4:	nop
  4028c8:	mov	x2, x0
  4028cc:	mul	x0, x0, x1
  4028d0:	cmn	x0, #0x1
  4028d4:	b.eq	4028ec <ferror@plt+0x135c>  // b.none
  4028d8:	cbz	x2, 4028e8 <ferror@plt+0x1358>
  4028dc:	udiv	x2, x0, x2
  4028e0:	cmp	x2, x1
  4028e4:	b.ne	4028ec <ferror@plt+0x135c>  // b.any
  4028e8:	ret
  4028ec:	stp	x29, x30, [sp, #-16]!
  4028f0:	mov	w0, #0x4                   	// #4
  4028f4:	mov	x29, sp
  4028f8:	bl	4028a0 <ferror@plt+0x1310>
  4028fc:	nop
  402900:	adds	x0, x0, x1
  402904:	cset	x1, cs  // cs = hs, nlast
  402908:	cmp	x1, #0x0
  40290c:	ccmn	x0, #0x1, #0x4, eq  // eq = none
  402910:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  402914:	b.ne	40291c <ferror@plt+0x138c>  // b.any
  402918:	ret
  40291c:	stp	x29, x30, [sp, #-16]!
  402920:	mov	w0, #0x4                   	// #4
  402924:	mov	x29, sp
  402928:	bl	4028a0 <ferror@plt+0x1310>
  40292c:	nop
  402930:	stp	x29, x30, [sp, #-16]!
  402934:	mov	x29, sp
  402938:	bl	401300 <malloc@plt>
  40293c:	cbz	x0, 402948 <ferror@plt+0x13b8>
  402940:	ldp	x29, x30, [sp], #16
  402944:	ret
  402948:	mov	w0, #0x4                   	// #4
  40294c:	bl	4028a0 <ferror@plt+0x1310>
  402950:	stp	x29, x30, [sp, #-16]!
  402954:	mov	x29, sp
  402958:	bl	4013a0 <realloc@plt>
  40295c:	cbz	x0, 402968 <ferror@plt+0x13d8>
  402960:	ldp	x29, x30, [sp], #16
  402964:	ret
  402968:	mov	w0, #0x4                   	// #4
  40296c:	bl	4028a0 <ferror@plt+0x1310>
  402970:	stp	x29, x30, [sp, #-16]!
  402974:	mov	x29, sp
  402978:	bl	4013b0 <strdup@plt>
  40297c:	cbz	x0, 402988 <ferror@plt+0x13f8>
  402980:	ldp	x29, x30, [sp], #16
  402984:	ret
  402988:	mov	w0, #0x4                   	// #4
  40298c:	bl	4028a0 <ferror@plt+0x1310>
  402990:	stp	x29, x30, [sp, #-288]!
  402994:	mov	w9, #0xffffffc8            	// #-56
  402998:	mov	w8, #0xffffff80            	// #-128
  40299c:	mov	x29, sp
  4029a0:	add	x12, sp, #0x120
  4029a4:	add	x11, sp, #0xe0
  4029a8:	stp	x12, x12, [sp, #64]
  4029ac:	mov	x10, x0
  4029b0:	str	x11, [sp, #80]
  4029b4:	stp	w9, w8, [sp, #88]
  4029b8:	stp	x19, x20, [sp, #16]
  4029bc:	adrp	x20, 42c000 <ferror@plt+0x2aa70>
  4029c0:	ldp	x12, x13, [sp, #64]
  4029c4:	stp	x12, x13, [sp, #32]
  4029c8:	ldp	x8, x9, [sp, #80]
  4029cc:	stp	x8, x9, [sp, #48]
  4029d0:	ldr	x0, [x20, #560]
  4029d4:	str	q0, [sp, #96]
  4029d8:	str	q1, [sp, #112]
  4029dc:	str	q2, [sp, #128]
  4029e0:	str	q3, [sp, #144]
  4029e4:	str	q4, [sp, #160]
  4029e8:	str	q5, [sp, #176]
  4029ec:	str	q6, [sp, #192]
  4029f0:	str	q7, [sp, #208]
  4029f4:	stp	x1, x2, [sp, #232]
  4029f8:	mov	x1, x10
  4029fc:	add	x2, sp, #0x20
  402a00:	stp	x3, x4, [sp, #248]
  402a04:	stp	x5, x6, [sp, #264]
  402a08:	str	x7, [sp, #280]
  402a0c:	bl	401530 <vfprintf@plt>
  402a10:	tbnz	w0, #31, 402a40 <ferror@plt+0x14b0>
  402a14:	mov	w19, w0
  402a18:	ldr	x0, [x20, #560]
  402a1c:	bl	401590 <ferror@plt>
  402a20:	cbnz	w0, 402a40 <ferror@plt+0x14b0>
  402a24:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  402a28:	sxtw	x0, w19
  402a2c:	ldp	x19, x20, [sp, #16]
  402a30:	ldr	x1, [x1, #584]
  402a34:	str	xzr, [x1, #1104]
  402a38:	ldp	x29, x30, [sp], #288
  402a3c:	ret
  402a40:	mov	w0, #0x5                   	// #5
  402a44:	bl	4028a0 <ferror@plt+0x1310>
  402a48:	stp	x29, x30, [sp, #-32]!
  402a4c:	mov	x29, sp
  402a50:	str	x19, [sp, #16]
  402a54:	mov	x19, x1
  402a58:	bl	401270 <fputs@plt>
  402a5c:	tbnz	w0, #31, 402a78 <ferror@plt+0x14e8>
  402a60:	mov	x0, x19
  402a64:	bl	401590 <ferror@plt>
  402a68:	cbnz	w0, 402a78 <ferror@plt+0x14e8>
  402a6c:	ldr	x19, [sp, #16]
  402a70:	ldp	x29, x30, [sp], #32
  402a74:	ret
  402a78:	mov	w0, #0x5                   	// #5
  402a7c:	bl	4028a0 <ferror@plt+0x1310>
  402a80:	stp	x29, x30, [sp, #-32]!
  402a84:	mov	x29, sp
  402a88:	stp	x19, x20, [sp, #16]
  402a8c:	adrp	x20, 42c000 <ferror@plt+0x2aa70>
  402a90:	mov	w19, w0
  402a94:	ldr	x1, [x20, #560]
  402a98:	bl	4012a0 <fputc@plt>
  402a9c:	tbnz	w0, #31, 402ad8 <ferror@plt+0x1548>
  402aa0:	ldr	x0, [x20, #560]
  402aa4:	bl	401590 <ferror@plt>
  402aa8:	cbnz	w0, 402ad8 <ferror@plt+0x1548>
  402aac:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  402ab0:	cmp	w19, #0xa
  402ab4:	mov	x0, #0x0                   	// #0
  402ab8:	ldr	x1, [x1, #584]
  402abc:	b.eq	402ac8 <ferror@plt+0x1538>  // b.none
  402ac0:	ldr	x0, [x1, #1104]
  402ac4:	add	x0, x0, #0x1
  402ac8:	ldp	x19, x20, [sp, #16]
  402acc:	str	x0, [x1, #1104]
  402ad0:	ldp	x29, x30, [sp], #32
  402ad4:	ret
  402ad8:	mov	w0, #0x5                   	// #5
  402adc:	bl	4028a0 <ferror@plt+0x1310>
  402ae0:	stp	x29, x30, [sp, #-32]!
  402ae4:	adrp	x2, 412000 <ferror@plt+0x10a70>
  402ae8:	add	x2, x2, #0xf00
  402aec:	mov	x29, sp
  402af0:	stp	x19, x20, [sp, #16]
  402af4:	adrp	x20, 42c000 <ferror@plt+0x2aa70>
  402af8:	mov	x19, x0
  402afc:	ldr	x1, [x20, #584]
  402b00:	adrp	x0, 412000 <ferror@plt+0x10a70>
  402b04:	add	x0, x0, #0xf08
  402b08:	ldr	x1, [x1, #1248]
  402b0c:	bl	402990 <ferror@plt+0x1400>
  402b10:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  402b14:	adrp	x0, 415000 <ferror@plt+0x13a70>
  402b18:	add	x0, x0, #0xc98
  402b1c:	ldr	x1, [x1, #560]
  402b20:	bl	402a48 <ferror@plt+0x14b8>
  402b24:	cbz	x19, 402b4c <ferror@plt+0x15bc>
  402b28:	mov	w0, #0xa                   	// #10
  402b2c:	bl	402a80 <ferror@plt+0x14f0>
  402b30:	ldr	x1, [x20, #584]
  402b34:	mov	x0, x19
  402b38:	ldp	x19, x20, [sp, #16]
  402b3c:	ldp	x29, x30, [sp], #32
  402b40:	ldr	x2, [x1, #1248]
  402b44:	mov	x1, x2
  402b48:	b	402990 <ferror@plt+0x1400>
  402b4c:	ldp	x19, x20, [sp, #16]
  402b50:	ldp	x29, x30, [sp], #32
  402b54:	ret
  402b58:	stp	x29, x30, [sp, #-32]!
  402b5c:	mov	x29, sp
  402b60:	str	x19, [sp, #16]
  402b64:	mov	x19, x0
  402b68:	bl	4014c0 <fflush@plt>
  402b6c:	tbnz	w0, #31, 402b88 <ferror@plt+0x15f8>
  402b70:	mov	x0, x19
  402b74:	bl	401590 <ferror@plt>
  402b78:	cbnz	w0, 402b88 <ferror@plt+0x15f8>
  402b7c:	ldr	x19, [sp, #16]
  402b80:	ldp	x29, x30, [sp], #32
  402b84:	ret
  402b88:	mov	w0, #0x5                   	// #5
  402b8c:	bl	4028a0 <ferror@plt+0x1310>
  402b90:	stp	x29, x30, [sp, #-96]!
  402b94:	mov	x29, sp
  402b98:	stp	x19, x20, [sp, #16]
  402b9c:	adrp	x20, 42c000 <ferror@plt+0x2aa70>
  402ba0:	stp	x25, x26, [sp, #64]
  402ba4:	and	w26, w1, #0xff
  402ba8:	mov	x1, x0
  402bac:	ldr	x0, [x20, #584]
  402bb0:	stp	x21, x22, [sp, #32]
  402bb4:	add	x21, x20, #0x248
  402bb8:	stp	x23, x24, [sp, #48]
  402bbc:	bl	403c78 <ferror@plt+0x26e8>
  402bc0:	cbz	w0, 402bd8 <ferror@plt+0x1648>
  402bc4:	b	402c84 <ferror@plt+0x16f4>
  402bc8:	ldr	x1, [x1, #1792]
  402bcc:	blr	x1
  402bd0:	mov	w19, w0
  402bd4:	cbnz	w0, 402e18 <ferror@plt+0x1888>
  402bd8:	ldr	x1, [x21]
  402bdc:	mov	x0, x1
  402be0:	ldr	w19, [x1, #32]
  402be4:	cbnz	w19, 402bc8 <ferror@plt+0x1638>
  402be8:	ldr	x0, [x1, #1248]
  402bec:	ldrb	w0, [x0]
  402bf0:	cmp	w0, #0x64
  402bf4:	b.eq	402c58 <ferror@plt+0x16c8>  // b.none
  402bf8:	add	x0, x1, #0x50
  402bfc:	mov	x1, #0x0                   	// #0
  402c00:	bl	401cb8 <ferror@plt+0x728>
  402c04:	cbnz	w26, 402c30 <ferror@plt+0x16a0>
  402c08:	ldr	x21, [x21]
  402c0c:	ldr	x1, [x21, #88]
  402c10:	cmp	x1, #0x1
  402c14:	b.ne	402c8c <ferror@plt+0x16fc>  // b.any
  402c18:	ldrh	w0, [x0]
  402c1c:	cmp	w0, #0x100
  402c20:	b.ne	402c40 <ferror@plt+0x16b0>  // b.any
  402c24:	mov	x0, x21
  402c28:	bl	40ee88 <ferror@plt+0xd8f8>
  402c2c:	nop
  402c30:	ldr	x21, [x20, #584]
  402c34:	ldr	x0, [x21, #88]
  402c38:	cmp	x0, #0x1
  402c3c:	b.ne	402c8c <ferror@plt+0x16fc>  // b.any
  402c40:	add	x0, x21, #0x50
  402c44:	mov	x1, #0x0                   	// #0
  402c48:	bl	401cb8 <ferror@plt+0x728>
  402c4c:	ldrh	w0, [x0]
  402c50:	cbnz	w0, 402c7c <ferror@plt+0x16ec>
  402c54:	ldr	x1, [x20, #584]
  402c58:	add	x0, x1, #0x138
  402c5c:	bl	40b5b0 <ferror@plt+0xa020>
  402c60:	mov	w19, w0
  402c64:	ldr	x21, [x20, #584]
  402c68:	ldrh	w0, [x21, #1138]
  402c6c:	tbz	w0, #5, 402c8c <ferror@plt+0x16fc>
  402c70:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  402c74:	ldr	x0, [x0, #560]
  402c78:	bl	402b58 <ferror@plt+0x15c8>
  402c7c:	ldr	x21, [x20, #584]
  402c80:	b	402c8c <ferror@plt+0x16fc>
  402c84:	ldr	x21, [x20, #584]
  402c88:	mov	w19, w0
  402c8c:	add	x25, x21, #0x218
  402c90:	mov	x1, #0x0                   	// #0
  402c94:	mov	x0, x25
  402c98:	bl	401ca8 <ferror@plt+0x718>
  402c9c:	mov	x1, #0x0                   	// #0
  402ca0:	mov	x23, x0
  402ca4:	add	x0, x21, #0x1f0
  402ca8:	bl	401ca8 <ferror@plt+0x718>
  402cac:	ldr	x1, [x20, #584]
  402cb0:	mov	x24, x0
  402cb4:	ldr	x0, [x1, #1248]
  402cb8:	ldrb	w0, [x0]
  402cbc:	cmp	w0, #0x64
  402cc0:	b.eq	402d08 <ferror@plt+0x1778>  // b.none
  402cc4:	ldr	x22, [x1, #88]
  402cc8:	cmp	x22, #0x1
  402ccc:	b.eq	402e20 <ferror@plt+0x1890>  // b.none
  402cd0:	cmp	w19, #0x7
  402cd4:	b.eq	402cec <ferror@plt+0x175c>  // b.none
  402cd8:	ldr	x0, [x20, #584]
  402cdc:	ldrh	w0, [x0, #1138]
  402ce0:	tst	x0, #0x20
  402ce4:	ccmp	w26, #0x0, #0x4, ne  // ne = any
  402ce8:	csel	w19, w19, wzr, eq  // eq = none
  402cec:	mov	w0, w19
  402cf0:	ldp	x19, x20, [sp, #16]
  402cf4:	ldp	x21, x22, [sp, #32]
  402cf8:	ldp	x23, x24, [sp, #48]
  402cfc:	ldp	x25, x26, [sp, #64]
  402d00:	ldp	x29, x30, [sp], #96
  402d04:	ret
  402d08:	mov	w22, #0x0                   	// #0
  402d0c:	stp	x27, x28, [sp, #80]
  402d10:	ldr	x0, [x1, #624]
  402d14:	cbz	x0, 402e70 <ferror@plt+0x18e0>
  402d18:	mov	x27, #0x0                   	// #0
  402d1c:	b	402d34 <ferror@plt+0x17a4>
  402d20:	ldr	x1, [x20, #584]
  402d24:	add	x27, x27, #0x1
  402d28:	ldr	x0, [x1, #624]
  402d2c:	cmp	x27, x0
  402d30:	b.cs	402d70 <ferror@plt+0x17e0>  // b.hs, b.nlast
  402d34:	add	x0, x1, #0x268
  402d38:	mov	x1, x27
  402d3c:	bl	401ca8 <ferror@plt+0x718>
  402d40:	mov	x28, x0
  402d44:	mov	x1, #0x0                   	// #0
  402d48:	bl	401cb8 <ferror@plt+0x728>
  402d4c:	ldr	x1, [x28, #8]
  402d50:	cmp	x1, #0x1
  402d54:	b.ne	402d68 <ferror@plt+0x17d8>  // b.any
  402d58:	ldr	x1, [x0]
  402d5c:	cbnz	x1, 402d20 <ferror@plt+0x1790>
  402d60:	ldr	x0, [x0, #32]
  402d64:	cbnz	x0, 402d20 <ferror@plt+0x1790>
  402d68:	ldr	x1, [x20, #584]
  402d6c:	ldr	x0, [x1, #624]
  402d70:	cmp	x27, x0
  402d74:	b.eq	402e70 <ferror@plt+0x18e0>  // b.none
  402d78:	ldp	x27, x28, [sp, #80]
  402d7c:	cbz	w22, 402cd0 <ferror@plt+0x1740>
  402d80:	ldr	x0, [x21, #504]
  402d84:	add	x21, x21, #0x138
  402d88:	cmp	x0, #0x1
  402d8c:	b.ne	402cd0 <ferror@plt+0x1740>  // b.any
  402d90:	ldr	x0, [x21, #152]
  402d94:	cbnz	x0, 402cd0 <ferror@plt+0x1740>
  402d98:	ldr	x0, [x23, #8]
  402d9c:	ldr	x1, [x24, #8]
  402da0:	cmp	x1, x0
  402da4:	b.ne	402cd0 <ferror@plt+0x1740>  // b.any
  402da8:	ldr	x0, [x20, #584]
  402dac:	ldr	x0, [x0, #1248]
  402db0:	ldrb	w0, [x0]
  402db4:	cmp	w0, #0x64
  402db8:	b.eq	402dc8 <ferror@plt+0x1838>  // b.none
  402dbc:	ldr	x1, [x23, #48]
  402dc0:	add	x0, x23, #0x28
  402dc4:	bl	401930 <ferror@plt+0x3a0>
  402dc8:	ldr	x1, [x23, #136]
  402dcc:	add	x0, x23, #0x80
  402dd0:	bl	401930 <ferror@plt+0x3a0>
  402dd4:	ldr	x1, [x23, #176]
  402dd8:	add	x0, x23, #0xa8
  402ddc:	bl	401930 <ferror@plt+0x3a0>
  402de0:	ldr	x1, [x23, #8]
  402de4:	mov	x0, x23
  402de8:	bl	401930 <ferror@plt+0x3a0>
  402dec:	ldr	x0, [x20, #584]
  402df0:	ldr	x0, [x0, #1248]
  402df4:	str	xzr, [x24, #8]
  402df8:	ldrb	w0, [x0]
  402dfc:	cmp	w0, #0x64
  402e00:	b.ne	402cd0 <ferror@plt+0x1740>  // b.any
  402e04:	ldr	x1, [x25, #8]
  402e08:	mov	x0, x25
  402e0c:	sub	x1, x1, #0x2
  402e10:	bl	401930 <ferror@plt+0x3a0>
  402e14:	b	402cd0 <ferror@plt+0x1740>
  402e18:	ldr	x21, [x21]
  402e1c:	b	402c8c <ferror@plt+0x16fc>
  402e20:	add	x0, x1, #0x50
  402e24:	mov	x1, #0x0                   	// #0
  402e28:	bl	401cb8 <ferror@plt+0x728>
  402e2c:	ldrh	w0, [x0]
  402e30:	cbnz	w0, 402e50 <ferror@plt+0x18c0>
  402e34:	ldr	x1, [x20, #584]
  402e38:	ldr	x0, [x1, #1248]
  402e3c:	ldrb	w0, [x0]
  402e40:	cmp	w0, #0x64
  402e44:	b.ne	402d80 <ferror@plt+0x17f0>  // b.any
  402e48:	stp	x27, x28, [sp, #80]
  402e4c:	b	402d10 <ferror@plt+0x1780>
  402e50:	ldr	x1, [x20, #584]
  402e54:	mov	w22, #0x0                   	// #0
  402e58:	ldr	x0, [x1, #1248]
  402e5c:	ldrb	w0, [x0]
  402e60:	cmp	w0, #0x64
  402e64:	b.ne	402cd0 <ferror@plt+0x1740>  // b.any
  402e68:	stp	x27, x28, [sp, #80]
  402e6c:	b	402d10 <ferror@plt+0x1780>
  402e70:	ldr	x22, [x1, #704]
  402e74:	cbz	x22, 402f00 <ferror@plt+0x1970>
  402e78:	mov	x22, #0x0                   	// #0
  402e7c:	nop
  402e80:	add	x0, x1, #0x2b8
  402e84:	mov	x1, x22
  402e88:	bl	401ca8 <ferror@plt+0x718>
  402e8c:	mov	x1, #0x0                   	// #0
  402e90:	bl	401cb8 <ferror@plt+0x728>
  402e94:	mov	x28, x0
  402e98:	ldr	x0, [x0, #8]
  402e9c:	cbz	x0, 402ee0 <ferror@plt+0x1950>
  402ea0:	mov	x27, #0x0                   	// #0
  402ea4:	b	402eb8 <ferror@plt+0x1928>
  402ea8:	ldr	x0, [x28, #8]
  402eac:	add	x27, x27, #0x1
  402eb0:	cmp	x27, x0
  402eb4:	b.cs	402ed8 <ferror@plt+0x1948>  // b.hs, b.nlast
  402eb8:	mov	x1, x27
  402ebc:	mov	x0, x28
  402ec0:	bl	401ca8 <ferror@plt+0x718>
  402ec4:	ldr	x1, [x0]
  402ec8:	cbnz	x1, 402ea8 <ferror@plt+0x1918>
  402ecc:	ldr	x0, [x0, #32]
  402ed0:	cbnz	x0, 402ea8 <ferror@plt+0x1918>
  402ed4:	ldr	x0, [x28, #8]
  402ed8:	cmp	x0, x27
  402edc:	b.ne	402f00 <ferror@plt+0x1970>  // b.any
  402ee0:	ldr	x1, [x20, #584]
  402ee4:	add	x22, x22, #0x1
  402ee8:	ldr	x0, [x1, #704]
  402eec:	cmp	x22, x0
  402ef0:	b.cc	402e80 <ferror@plt+0x18f0>  // b.lo, b.ul, b.last
  402ef4:	cmp	x22, x0
  402ef8:	cset	w22, eq  // eq = none
  402efc:	b	402d78 <ferror@plt+0x17e8>
  402f00:	ldr	x0, [x20, #584]
  402f04:	ldr	x0, [x0, #704]
  402f08:	b	402ef4 <ferror@plt+0x1964>
  402f0c:	nop
  402f10:	stp	x29, x30, [sp, #-368]!
  402f14:	mov	x29, sp
  402f18:	stp	x19, x20, [sp, #16]
  402f1c:	adrp	x20, 42c000 <ferror@plt+0x2aa70>
  402f20:	stp	x21, x22, [sp, #32]
  402f24:	mov	x22, x1
  402f28:	stp	x23, x24, [sp, #48]
  402f2c:	mov	x23, x3
  402f30:	stp	x25, x26, [sp, #64]
  402f34:	mov	x25, x2
  402f38:	stp	x27, x28, [sp, #80]
  402f3c:	str	w0, [sp, #116]
  402f40:	add	x0, sp, #0xe0
  402f44:	str	x4, [sp, #120]
  402f48:	bl	401310 <sigemptyset@plt>
  402f4c:	adrp	x3, 402000 <ferror@plt+0xa70>
  402f50:	add	x3, x3, #0x570
  402f54:	add	x1, sp, #0xd8
  402f58:	mov	x2, #0x0                   	// #0
  402f5c:	mov	w0, #0x2                   	// #2
  402f60:	str	x3, [sp, #216]
  402f64:	str	wzr, [sp, #352]
  402f68:	bl	4013c0 <sigaction@plt>
  402f6c:	add	x1, sp, #0xd8
  402f70:	mov	x2, #0x0                   	// #0
  402f74:	mov	w0, #0xf                   	// #15
  402f78:	bl	4013c0 <sigaction@plt>
  402f7c:	add	x1, sp, #0xd8
  402f80:	mov	x2, #0x0                   	// #0
  402f84:	mov	w0, #0x3                   	// #3
  402f88:	bl	4013c0 <sigaction@plt>
  402f8c:	ldr	x19, [x20, #584]
  402f90:	adrp	x0, 415000 <ferror@plt+0x13a70>
  402f94:	ldr	x24, [x0, #3216]
  402f98:	str	xzr, [x19, #1112]
  402f9c:	ldr	x0, [x19, #2240]
  402fa0:	cbz	x0, 4034f8 <ferror@plt+0x1f68>
  402fa4:	adrp	x0, 417000 <ferror@plt+0x15a70>
  402fa8:	mov	w1, #0x1                   	// #1
  402fac:	add	x0, x0, #0x3d8
  402fb0:	bl	401490 <catopen@plt>
  402fb4:	ldr	x26, [x20, #584]
  402fb8:	str	x0, [x19, #2280]
  402fbc:	ldr	x0, [x26, #2280]
  402fc0:	cmn	x0, #0x1
  402fc4:	b.eq	403090 <ferror@plt+0x1b00>  // b.none
  402fc8:	mov	x3, x24
  402fcc:	adrp	x28, 42c000 <ferror@plt+0x2aa70>
  402fd0:	add	x24, x20, #0x248
  402fd4:	add	x28, x28, #0x1e0
  402fd8:	mov	w2, #0x1                   	// #1
  402fdc:	mov	x19, #0x0                   	// #0
  402fe0:	mov	w1, w2
  402fe4:	bl	401480 <catgets@plt>
  402fe8:	str	x0, [x26, #1808]
  402fec:	ldr	x27, [x24]
  402ff0:	add	w2, w19, #0x1
  402ff4:	ldr	x3, [x28, x19, lsl #3]
  402ff8:	mov	w1, #0x2                   	// #2
  402ffc:	ldr	x0, [x27, #2280]
  403000:	add	x27, x27, w19, sxtw #3
  403004:	add	x19, x19, #0x1
  403008:	bl	401480 <catgets@plt>
  40300c:	str	x0, [x27, #1816]
  403010:	cmp	x19, #0x5
  403014:	b.ne	402fec <ferror@plt+0x1a5c>  // b.any
  403018:	adrp	x0, 415000 <ferror@plt+0x13a70>
  40301c:	adrp	x27, 415000 <ferror@plt+0x13a70>
  403020:	add	x27, x27, #0xad8
  403024:	mov	x19, #0x0                   	// #0
  403028:	ldrb	w28, [x0, #3160]
  40302c:	mov	w2, #0x1                   	// #1
  403030:	add	w26, w28, #0x3
  403034:	nop
  403038:	ldr	x21, [x24]
  40303c:	mov	w1, w26
  403040:	ldr	x3, [x27, x19, lsl #3]
  403044:	str	w2, [sp, #104]
  403048:	ldr	x0, [x21, #2280]
  40304c:	bl	401480 <catgets@plt>
  403050:	add	x3, x19, #0xe8
  403054:	add	x19, x19, #0x1
  403058:	ldr	w2, [sp, #104]
  40305c:	cmp	x19, #0x30
  403060:	str	x0, [x21, x3, lsl #3]
  403064:	b.eq	4030ec <ferror@plt+0x1b5c>  // b.none
  403068:	adrp	x0, 415000 <ferror@plt+0x13a70>
  40306c:	add	x0, x0, #0xc58
  403070:	add	w2, w2, #0x1
  403074:	ldrb	w0, [x19, x0]
  403078:	cmp	w0, w28
  40307c:	b.eq	403088 <ferror@plt+0x1af8>  // b.none
  403080:	add	w26, w0, #0x3
  403084:	mov	w2, #0x1                   	// #1
  403088:	mov	w28, w0
  40308c:	b	403038 <ferror@plt+0x1aa8>
  403090:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  403094:	str	x24, [x26, #1808]
  403098:	add	x1, x0, #0x1e0
  40309c:	adrp	x27, 415000 <ferror@plt+0x13a70>
  4030a0:	ldr	x0, [x0, #480]
  4030a4:	str	x0, [x26, #1816]
  4030a8:	add	x2, x26, #0x740
  4030ac:	add	x27, x27, #0xad8
  4030b0:	ldr	x0, [x1, #8]
  4030b4:	str	x0, [x26, #1824]
  4030b8:	mov	x0, #0x0                   	// #0
  4030bc:	ldr	x3, [x1, #16]
  4030c0:	str	x3, [x26, #1832]
  4030c4:	ldr	x3, [x1, #24]
  4030c8:	str	x3, [x26, #1840]
  4030cc:	ldr	x1, [x1, #32]
  4030d0:	str	x1, [x26, #1848]
  4030d4:	nop
  4030d8:	ldr	x1, [x27, x0, lsl #3]
  4030dc:	str	x1, [x2, x0, lsl #3]
  4030e0:	add	x0, x0, #0x1
  4030e4:	cmp	x0, #0x30
  4030e8:	b.ne	4030d8 <ferror@plt+0x1b48>  // b.any
  4030ec:	mov	x0, x25
  4030f0:	bl	401550 <getenv@plt>
  4030f4:	mov	x19, x0
  4030f8:	cbz	x0, 403134 <ferror@plt+0x1ba4>
  4030fc:	bl	401260 <strlen@plt>
  403100:	mov	x24, x0
  403104:	cbz	x0, 403310 <ferror@plt+0x1d80>
  403108:	bl	401440 <__ctype_b_loc@plt>
  40310c:	ldr	x3, [x0]
  403110:	mov	x2, #0x0                   	// #0
  403114:	nop
  403118:	ldrb	w0, [x19, x2]
  40311c:	add	x2, x2, #0x1
  403120:	ldrh	w1, [x3, x0, lsl #1]
  403124:	ands	w1, w1, #0x800
  403128:	ccmp	x24, x2, #0x0, ne  // ne = any
  40312c:	b.hi	403118 <ferror@plt+0x1b88>  // b.pmore
  403130:	cbnz	w1, 403310 <ferror@plt+0x1d80>
  403134:	mov	w3, #0x45                  	// #69
  403138:	ldr	x4, [x20, #584]
  40313c:	mov	x2, #0x0                   	// #0
  403140:	mov	x1, #0x8                   	// #8
  403144:	add	x0, x4, #0x490
  403148:	strh	w3, [x4, #1142]
  40314c:	bl	401890 <ferror@plt+0x300>
  403150:	ldr	x0, [x20, #584]
  403154:	mov	x2, #0x0                   	// #0
  403158:	mov	x1, #0x1                   	// #1
  40315c:	add	x0, x0, #0x4b8
  403160:	bl	401890 <ferror@plt+0x300>
  403164:	ldr	x0, [x20, #584]
  403168:	add	x0, x0, #0x138
  40316c:	bl	40b288 <ferror@plt+0x9cf8>
  403170:	ldr	x0, [x20, #584]
  403174:	mov	x2, #0x0                   	// #0
  403178:	add	x1, x0, #0x138
  40317c:	bl	403dc8 <ferror@plt+0x2838>
  403180:	ldr	x0, [x20, #584]
  403184:	add	x0, x0, #0x4f0
  403188:	bl	412d18 <ferror@plt+0x11788>
  40318c:	ldr	x0, [x20, #584]
  403190:	ldr	x0, [x0, #1248]
  403194:	ldrb	w0, [x0]
  403198:	cmp	w0, #0x64
  40319c:	b.eq	4031c4 <ferror@plt+0x1c34>  // b.none
  4031a0:	adrp	x0, 412000 <ferror@plt+0x10a70>
  4031a4:	add	x0, x0, #0xf10
  4031a8:	bl	401550 <getenv@plt>
  4031ac:	cmp	x0, #0x0
  4031b0:	ldr	x1, [x20, #584]
  4031b4:	cset	w0, ne  // ne = any
  4031b8:	ldrh	w2, [x1, #1138]
  4031bc:	orr	w0, w2, w0, lsl #2
  4031c0:	strh	w0, [x1, #1138]
  4031c4:	mov	x0, x23
  4031c8:	str	x23, [sp, #128]
  4031cc:	bl	401550 <getenv@plt>
  4031d0:	cbz	x0, 403340 <ferror@plt+0x1db0>
  4031d4:	bl	4013b0 <strdup@plt>
  4031d8:	mov	x24, x0
  4031dc:	cbz	x0, 403a00 <ferror@plt+0x2470>
  4031e0:	add	x23, sp, #0xb0
  4031e4:	mov	x2, #0x0                   	// #0
  4031e8:	mov	x0, x23
  4031ec:	mov	x1, #0x8                   	// #8
  4031f0:	str	x24, [sp, #136]
  4031f4:	bl	401890 <ferror@plt+0x300>
  4031f8:	mov	x0, x23
  4031fc:	add	x1, sp, #0x80
  403200:	bl	401a10 <ferror@plt+0x480>
  403204:	add	x25, sp, #0x88
  403208:	ldr	x19, [sp, #136]
  40320c:	ldrb	w27, [x19]
  403210:	cbz	w27, 403298 <ferror@plt+0x1d08>
  403214:	bl	401440 <__ctype_b_loc@plt>
  403218:	add	x25, sp, #0x88
  40321c:	mov	x28, x0
  403220:	b	403234 <ferror@plt+0x1ca4>
  403224:	add	x19, x19, #0x1
  403228:	str	x19, [sp, #136]
  40322c:	ldrb	w27, [x19]
  403230:	cbz	w27, 403298 <ferror@plt+0x1d08>
  403234:	ldr	x0, [x28]
  403238:	ubfiz	x27, x27, #1, #8
  40323c:	ldrh	w0, [x0, x27]
  403240:	tbnz	w0, #13, 403224 <ferror@plt+0x1c94>
  403244:	mov	x1, x25
  403248:	mov	x0, x23
  40324c:	bl	401a10 <ferror@plt+0x480>
  403250:	ldr	x2, [sp, #136]
  403254:	ldrb	w1, [x2]
  403258:	cbz	w1, 403298 <ferror@plt+0x1d08>
  40325c:	ldr	x3, [x28]
  403260:	b	403274 <ferror@plt+0x1ce4>
  403264:	add	x2, x2, #0x1
  403268:	str	x2, [sp, #136]
  40326c:	ldrb	w1, [x2]
  403270:	cbz	w1, 403298 <ferror@plt+0x1d08>
  403274:	ubfiz	x1, x1, #1, #8
  403278:	ldrh	w0, [x3, x1]
  40327c:	tbz	w0, #13, 403264 <ferror@plt+0x1cd4>
  403280:	strb	wzr, [x2]
  403284:	ldr	x19, [sp, #136]
  403288:	add	x19, x19, #0x1
  40328c:	str	x19, [sp, #136]
  403290:	ldrb	w27, [x19]
  403294:	cbnz	w27, 403234 <ferror@plt+0x1ca4>
  403298:	mov	x1, x25
  40329c:	mov	x0, x23
  4032a0:	str	xzr, [sp, #136]
  4032a4:	bl	401a10 <ferror@plt+0x480>
  4032a8:	ldr	x19, [sp, #184]
  4032ac:	mov	x1, #0x0                   	// #0
  4032b0:	mov	x0, x23
  4032b4:	bl	401ca8 <ferror@plt+0x718>
  4032b8:	mov	x1, x0
  4032bc:	sub	w19, w19, #0x1
  4032c0:	mov	w0, w19
  4032c4:	bl	409a20 <ferror@plt+0x8490>
  4032c8:	mov	w19, w0
  4032cc:	mov	x0, x23
  4032d0:	bl	401cd0 <ferror@plt+0x740>
  4032d4:	mov	x0, x24
  4032d8:	sub	w24, w19, #0x1
  4032dc:	bl	401470 <free@plt>
  4032e0:	cbz	w19, 403340 <ferror@plt+0x1db0>
  4032e4:	bl	402868 <ferror@plt+0x12d8>
  4032e8:	cmp	w24, #0x4
  4032ec:	csel	w19, w19, wzr, cc  // cc = lo, ul, last
  4032f0:	mov	w0, w19
  4032f4:	ldp	x19, x20, [sp, #16]
  4032f8:	ldp	x21, x22, [sp, #32]
  4032fc:	ldp	x23, x24, [sp, #48]
  403300:	ldp	x25, x26, [sp, #64]
  403304:	ldp	x27, x28, [sp, #80]
  403308:	ldp	x29, x30, [sp], #368
  40330c:	ret
  403310:	mov	w2, #0xa                   	// #10
  403314:	mov	x1, #0x0                   	// #0
  403318:	mov	x0, x19
  40331c:	bl	401450 <strtol@plt>
  403320:	sxtw	x0, w0
  403324:	mov	x1, #0xfffc                	// #65532
  403328:	sub	x2, x0, #0x3
  40332c:	cmp	x2, x1
  403330:	b.hi	403134 <ferror@plt+0x1ba4>  // b.pmore
  403334:	sub	x0, x0, #0x1
  403338:	and	w3, w0, #0xffff
  40333c:	b	403138 <ferror@plt+0x1ba8>
  403340:	ldr	w0, [sp, #116]
  403344:	mov	x1, x22
  403348:	bl	409a20 <ferror@plt+0x8490>
  40334c:	mov	w19, w0
  403350:	cbnz	w0, 4034f0 <ferror@plt+0x1f60>
  403354:	bl	4014f0 <isatty@plt>
  403358:	mov	w19, w0
  40335c:	mov	w0, #0x1                   	// #1
  403360:	bl	4014f0 <isatty@plt>
  403364:	mov	w21, w0
  403368:	mov	w0, #0x2                   	// #2
  40336c:	bl	4014f0 <isatty@plt>
  403370:	ldr	x1, [x20, #584]
  403374:	mov	w3, #0x0                   	// #0
  403378:	ldrh	w2, [x1, #1138]
  40337c:	cbz	w19, 403398 <ferror@plt+0x1e08>
  403380:	cmp	w0, #0x0
  403384:	orr	w0, w2, #0x100
  403388:	cset	w3, ne  // ne = any
  40338c:	cbz	w21, 403a08 <ferror@plt+0x2478>
  403390:	mov	w0, #0x120                 	// #288
  403394:	orr	w2, w2, w0
  403398:	ldr	x4, [x1, #1248]
  40339c:	tst	w2, #0x6
  4033a0:	and	w0, w2, #0xffffffbf
  4033a4:	mov	x5, #0xca00                	// #51712
  4033a8:	csel	w2, w0, w2, ne  // ne = any
  4033ac:	mov	x6, #0x10                  	// #16
  4033b0:	mov	x0, #0xfffffffffffffffe    	// #-2
  4033b4:	movk	x5, #0x3b9a, lsl #16
  4033b8:	strh	w2, [x1, #1138]
  4033bc:	strb	w3, [x1, #1141]
  4033c0:	str	x6, [x1, #1144]
  4033c4:	str	x5, [x1, #1152]
  4033c8:	str	x0, [x1, #1160]
  4033cc:	ldrb	w0, [x4]
  4033d0:	cmp	w0, #0x64
  4033d4:	b.eq	403410 <ferror@plt+0x1e80>  // b.none
  4033d8:	and	w0, w2, #0xffff
  4033dc:	tst	w0, #0x6
  4033e0:	b.ne	4033f8 <ferror@plt+0x1e68>  // b.any
  4033e4:	mov	x2, #0x24                  	// #36
  4033e8:	str	x2, [x1, #1144]
  4033ec:	ldrb	w2, [x4]
  4033f0:	cmp	w2, #0x64
  4033f4:	b.eq	403410 <ferror@plt+0x1e80>  // b.none
  4033f8:	mov	w1, #0x28                  	// #40
  4033fc:	and	w1, w0, w1
  403400:	cmp	w1, #0x20
  403404:	b.eq	403900 <ferror@plt+0x2370>  // b.none
  403408:	tbnz	w0, #4, 4035a0 <ferror@plt+0x2010>
  40340c:	ldr	x1, [x20, #584]
  403410:	ldr	x0, [x1, #1216]
  403414:	cbnz	x0, 403560 <ferror@plt+0x1fd0>
  403418:	mov	w23, #0x0                   	// #0
  40341c:	mov	x21, #0x0                   	// #0
  403420:	adrp	x22, 42c000 <ferror@plt+0x2aa70>
  403424:	ldr	x0, [x1, #1176]
  403428:	cmp	x0, x21
  40342c:	b.ls	4035f0 <ferror@plt+0x2060>  // b.plast
  403430:	add	x24, x22, #0x248
  403434:	b	40344c <ferror@plt+0x1ebc>
  403438:	add	x21, x21, #0x1
  40343c:	ldr	x1, [x24]
  403440:	ldr	x0, [x1, #1176]
  403444:	cmp	x0, x21
  403448:	b.ls	4035f0 <ferror@plt+0x2060>  // b.plast
  40344c:	add	x0, x1, #0x490
  403450:	mov	x1, x21
  403454:	bl	401ca8 <ferror@plt+0x718>
  403458:	ldr	x19, [x0]
  40345c:	ldrb	w0, [x19]
  403460:	cbz	w0, 403438 <ferror@plt+0x1ea8>
  403464:	ldr	x0, [x24]
  403468:	mov	x1, x19
  40346c:	bl	402478 <ferror@plt+0xee8>
  403470:	mov	x0, x19
  403474:	add	x1, sp, #0xb0
  403478:	bl	404170 <ferror@plt+0x2be0>
  40347c:	mov	w19, w0
  403480:	cbnz	w0, 4034f0 <ferror@plt+0x1f60>
  403484:	ldr	x0, [sp, #176]
  403488:	mov	w1, #0x0                   	// #0
  40348c:	add	x21, x21, #0x1
  403490:	bl	402b90 <ferror@plt+0x1600>
  403494:	mov	w19, w0
  403498:	cbnz	w0, 4034e4 <ferror@plt+0x1f54>
  40349c:	ldr	x0, [x24]
  4034a0:	ldr	x1, [x0, #1248]
  4034a4:	ldrb	w1, [x1]
  4034a8:	cmp	w1, #0x64
  4034ac:	b.eq	4038f0 <ferror@plt+0x2360>  // b.none
  4034b0:	ldr	x23, [x0, #88]
  4034b4:	cmp	x23, #0x1
  4034b8:	b.eq	403928 <ferror@plt+0x2398>  // b.none
  4034bc:	ldr	x1, [x0, #16]
  4034c0:	mov	w0, #0x20                  	// #32
  4034c4:	bl	402680 <ferror@plt+0x10f0>
  4034c8:	mov	w19, w0
  4034cc:	ldr	x0, [sp, #176]
  4034d0:	bl	401470 <free@plt>
  4034d4:	cbnz	w19, 4034f0 <ferror@plt+0x1f60>
  4034d8:	ldr	x1, [x22, #584]
  4034dc:	mov	w23, #0x1                   	// #1
  4034e0:	b	403424 <ferror@plt+0x1e94>
  4034e4:	ldr	x0, [sp, #176]
  4034e8:	bl	401470 <free@plt>
  4034ec:	nop
  4034f0:	sub	w24, w19, #0x1
  4034f4:	b	4032e4 <ferror@plt+0x1d54>
  4034f8:	mov	x2, #0xffffffffffffffff    	// #-1
  4034fc:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  403500:	str	x24, [x19, #1808]
  403504:	add	x1, x0, #0x1e0
  403508:	str	x2, [x19, #2280]
  40350c:	adrp	x27, 415000 <ferror@plt+0x13a70>
  403510:	add	x2, x19, #0x740
  403514:	add	x27, x27, #0xad8
  403518:	ldr	x0, [x0, #480]
  40351c:	str	x0, [x19, #1816]
  403520:	mov	x0, #0x0                   	// #0
  403524:	ldr	x3, [x1, #8]
  403528:	str	x3, [x19, #1824]
  40352c:	ldr	x3, [x1, #16]
  403530:	str	x3, [x19, #1832]
  403534:	ldr	x3, [x1, #24]
  403538:	str	x3, [x19, #1840]
  40353c:	ldr	x1, [x1, #32]
  403540:	str	x1, [x19, #1848]
  403544:	nop
  403548:	ldr	x1, [x27, x0, lsl #3]
  40354c:	str	x1, [x2, x0, lsl #3]
  403550:	add	x0, x0, #0x1
  403554:	cmp	x0, #0x30
  403558:	b.ne	403548 <ferror@plt+0x1fb8>  // b.any
  40355c:	b	4030ec <ferror@plt+0x1b5c>
  403560:	mov	x0, x1
  403564:	adrp	x1, 413000 <ferror@plt+0x11a70>
  403568:	add	x1, x1, #0x998
  40356c:	bl	402478 <ferror@plt+0xee8>
  403570:	ldr	x0, [x20, #584]
  403574:	mov	w1, #0x0                   	// #0
  403578:	ldr	x0, [x0, #1208]
  40357c:	bl	402b90 <ferror@plt+0x1600>
  403580:	mov	w19, w0
  403584:	cbnz	w0, 4034f0 <ferror@plt+0x1f60>
  403588:	ldr	x0, [sp, #120]
  40358c:	bl	401550 <getenv@plt>
  403590:	cbz	x0, 4039a0 <ferror@plt+0x2410>
  403594:	mov	w19, #0x0                   	// #0
  403598:	bl	402868 <ferror@plt+0x12d8>
  40359c:	b	4032f0 <ferror@plt+0x1d60>
  4035a0:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  4035a4:	adrp	x1, 417000 <ferror@plt+0x15a70>
  4035a8:	add	x1, x1, #0x3e0
  4035ac:	ldr	x0, [x0, #520]
  4035b0:	bl	402608 <ferror@plt+0x1078>
  4035b4:	mov	w19, w0
  4035b8:	cbnz	w0, 4034f0 <ferror@plt+0x1f60>
  4035bc:	ldr	x1, [x20, #584]
  4035c0:	ldrh	w0, [x1, #1138]
  4035c4:	tst	w0, #0x6
  4035c8:	b.ne	403410 <ferror@plt+0x1e80>  // b.any
  4035cc:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  4035d0:	adrp	x1, 417000 <ferror@plt+0x15a70>
  4035d4:	add	x1, x1, #0xa30
  4035d8:	ldr	x0, [x0, #528]
  4035dc:	bl	402608 <ferror@plt+0x1078>
  4035e0:	mov	w19, w0
  4035e4:	cbnz	w0, 4034f0 <ferror@plt+0x1f60>
  4035e8:	ldr	x1, [x20, #584]
  4035ec:	b	403410 <ferror@plt+0x1e80>
  4035f0:	ldr	x0, [x1, #1248]
  4035f4:	ldrb	w0, [x0]
  4035f8:	cmp	w0, #0x64
  4035fc:	csel	w23, w23, wzr, eq  // eq = none
  403600:	cbnz	w23, 403594 <ferror@plt+0x2004>
  403604:	mov	x0, x1
  403608:	add	x23, sp, #0xb0
  40360c:	adrp	x1, 413000 <ferror@plt+0x11a70>
  403610:	add	x1, x1, #0x990
  403614:	bl	402478 <ferror@plt+0xee8>
  403618:	add	x25, sp, #0x88
  40361c:	mov	x0, x23
  403620:	mov	x2, #0x0                   	// #0
  403624:	mov	x1, #0x1                   	// #1
  403628:	bl	401890 <ferror@plt+0x300>
  40362c:	mov	x2, #0x0                   	// #0
  403630:	mov	x0, x25
  403634:	mov	x1, #0x1                   	// #1
  403638:	bl	401890 <ferror@plt+0x300>
  40363c:	mov	x0, x23
  403640:	mov	w1, #0x0                   	// #0
  403644:	bl	401a20 <ferror@plt+0x490>
  403648:	adrp	x26, 412000 <ferror@plt+0x10a70>
  40364c:	add	x0, x26, #0xf20
  403650:	mov	w21, #0x0                   	// #0
  403654:	mov	x1, x0
  403658:	mov	x0, x25
  40365c:	str	x1, [sp, #104]
  403660:	bl	4040e8 <ferror@plt+0x2b58>
  403664:	sub	w1, w0, #0x1
  403668:	mov	w19, w0
  40366c:	cmp	w1, #0x3
  403670:	mov	x22, #0x0                   	// #0
  403674:	b.ls	4037e8 <ferror@plt+0x2258>  // b.plast
  403678:	ldr	x26, [sp, #144]
  40367c:	cmp	x26, #0x1
  403680:	b.ls	4037e8 <ferror@plt+0x2258>  // b.plast
  403684:	ldr	x0, [x20, #584]
  403688:	add	x24, x20, #0x248
  40368c:	ldr	w3, [x0, #1128]
  403690:	ldr	w2, [x0, #1132]
  403694:	cmp	w3, w2
  403698:	b.ne	4037e8 <ferror@plt+0x2258>  // b.any
  40369c:	cmp	w19, #0x8
  4036a0:	b.eq	403960 <ferror@plt+0x23d0>  // b.none
  4036a4:	ldr	x27, [sp, #136]
  4036a8:	sub	x28, x26, #0x1
  4036ac:	ldr	x7, [x0, #1248]
  4036b0:	mov	x3, #0x0                   	// #0
  4036b4:	ldrb	w2, [x27]
  4036b8:	add	x0, x3, #0x1
  4036bc:	cbnz	w21, 403880 <ferror@plt+0x22f0>
  4036c0:	sub	x3, x3, #0x1
  4036c4:	cmp	x28, x3
  4036c8:	b.cc	4036d8 <ferror@plt+0x2148>  // b.lo, b.ul, b.last
  4036cc:	ldrb	w1, [x27, x3]
  4036d0:	cmp	w1, #0x5c
  4036d4:	b.eq	4038a0 <ferror@plt+0x2310>  // b.none
  4036d8:	ldrb	w1, [x7]
  4036dc:	cmp	w1, #0x64
  4036e0:	b.eq	403750 <ferror@plt+0x21c0>  // b.none
  4036e4:	cmp	w2, #0x22
  4036e8:	mov	w21, #0x0                   	// #0
  4036ec:	cset	x1, eq  // eq = none
  4036f0:	eor	x22, x22, x1
  4036f4:	cmp	x22, #0x0
  4036f8:	ccmp	x0, x28, #0x2, eq  // eq = none
  4036fc:	b.cs	40388c <ferror@plt+0x22fc>  // b.hs, b.nlast
  403700:	cmp	w2, #0x2f
  403704:	eor	w1, w21, #0x1
  403708:	cset	w3, eq  // eq = none
  40370c:	ldrb	w4, [x27, x0]
  403710:	ands	w1, w3, w1
  403714:	add	x5, x0, #0x1
  403718:	b.eq	403854 <ferror@plt+0x22c4>  // b.none
  40371c:	cmp	w4, #0x2a
  403720:	mov	x22, #0x0                   	// #0
  403724:	b.eq	4038a8 <ferror@plt+0x2318>  // b.none
  403728:	mov	x3, x0
  40372c:	mov	w2, w4
  403730:	sub	x3, x3, #0x1
  403734:	mov	x0, x5
  403738:	cmp	x28, x3
  40373c:	b.cs	4036cc <ferror@plt+0x213c>  // b.hs, b.nlast
  403740:	ldrb	w1, [x7]
  403744:	cmp	w1, #0x64
  403748:	b.ne	4036e4 <ferror@plt+0x2154>  // b.any
  40374c:	nop
  403750:	cmp	w2, #0x5d
  403754:	b.eq	4038b4 <ferror@plt+0x2324>  // b.none
  403758:	cmp	w2, #0x5b
  40375c:	mov	w21, #0x0                   	// #0
  403760:	cinc	x22, x22, eq  // eq = none
  403764:	cmp	x28, x0
  403768:	b.hi	403894 <ferror@plt+0x2304>  // b.pmore
  40376c:	nop
  403770:	mov	x1, x27
  403774:	mov	x0, x23
  403778:	bl	401b50 <ferror@plt+0x5c0>
  40377c:	cmp	x22, #0x0
  403780:	ccmp	w21, #0x0, #0x0, eq  // eq = none
  403784:	b.ne	4037cc <ferror@plt+0x223c>  // b.any
  403788:	cmp	x28, #0x1
  40378c:	b.eq	4037a0 <ferror@plt+0x2210>  // b.none
  403790:	add	x27, x27, x26
  403794:	ldurb	w0, [x27, #-3]
  403798:	cmp	w0, #0x5c
  40379c:	b.eq	4038e0 <ferror@plt+0x2350>  // b.none
  4037a0:	ldr	x0, [x20, #584]
  4037a4:	ldrb	w0, [x0, #1776]
  4037a8:	cbnz	w0, 4037cc <ferror@plt+0x223c>
  4037ac:	ldr	x0, [sp, #176]
  4037b0:	mov	w1, #0x1                   	// #1
  4037b4:	bl	402b90 <ferror@plt+0x1600>
  4037b8:	cbnz	w0, 4039c0 <ferror@plt+0x2430>
  4037bc:	mov	x0, x23
  4037c0:	bl	401bb8 <ferror@plt+0x628>
  4037c4:	cmp	w19, #0x5
  4037c8:	b.eq	403944 <ferror@plt+0x23b4>  // b.none
  4037cc:	ldr	x1, [sp, #104]
  4037d0:	mov	x0, x25
  4037d4:	bl	4040e8 <ferror@plt+0x2b58>
  4037d8:	sub	w1, w0, #0x1
  4037dc:	mov	w19, w0
  4037e0:	cmp	w1, #0x3
  4037e4:	b.hi	403678 <ferror@plt+0x20e8>  // b.pmore
  4037e8:	cmp	w19, #0x0
  4037ec:	mov	w24, w1
  4037f0:	ccmp	w19, #0x5, #0x4, ne  // ne = any
  4037f4:	b.ne	403840 <ferror@plt+0x22b0>  // b.any
  4037f8:	cbz	w19, 403988 <ferror@plt+0x23f8>
  4037fc:	cmp	w1, #0x3
  403800:	b.ls	403840 <ferror@plt+0x22b0>  // b.plast
  403804:	ldr	x1, [x20, #584]
  403808:	cbnz	w21, 4039a8 <ferror@plt+0x2418>
  40380c:	cbnz	x22, 4039cc <ferror@plt+0x243c>
  403810:	ldr	x0, [x1, #1248]
  403814:	ldrb	w0, [x0]
  403818:	cmp	w0, #0x64
  40381c:	b.eq	40383c <ferror@plt+0x22ac>  // b.none
  403820:	ldr	x0, [x1, #88]
  403824:	cmp	x0, #0x1
  403828:	b.eq	4039e4 <ferror@plt+0x2454>  // b.none
  40382c:	ldr	x1, [x1, #16]
  403830:	mov	w0, #0x20                  	// #32
  403834:	bl	402680 <ferror@plt+0x10f0>
  403838:	mov	w19, w0
  40383c:	sub	w24, w19, #0x1
  403840:	mov	x0, x25
  403844:	bl	401cd0 <ferror@plt+0x740>
  403848:	mov	x0, x23
  40384c:	bl	401cd0 <ferror@plt+0x740>
  403850:	b	4032e4 <ferror@plt+0x1d54>
  403854:	cmp	w2, #0x2a
  403858:	cset	w1, eq  // eq = none
  40385c:	ands	w1, w21, w1
  403860:	b.eq	4038d0 <ferror@plt+0x2340>  // b.none
  403864:	cmp	w4, #0x2f
  403868:	b.eq	4038c0 <ferror@plt+0x2330>  // b.none
  40386c:	mov	w21, w1
  403870:	mov	w2, w4
  403874:	mov	x0, x5
  403878:	mov	x22, #0x0                   	// #0
  40387c:	nop
  403880:	ldrb	w1, [x7]
  403884:	cmp	w1, #0x64
  403888:	b.ne	4036f4 <ferror@plt+0x2164>  // b.any
  40388c:	cmp	x28, x0
  403890:	b.ls	403770 <ferror@plt+0x21e0>  // b.plast
  403894:	ldrb	w2, [x27, x0]
  403898:	mov	x3, x0
  40389c:	b	4036b8 <ferror@plt+0x2128>
  4038a0:	mov	w21, #0x0                   	// #0
  4038a4:	b	403880 <ferror@plt+0x22f0>
  4038a8:	mov	x0, x5
  4038ac:	mov	w21, w1
  4038b0:	b	40388c <ferror@plt+0x22fc>
  4038b4:	sub	x22, x22, #0x1
  4038b8:	mov	w21, #0x0                   	// #0
  4038bc:	b	403764 <ferror@plt+0x21d4>
  4038c0:	mov	x0, x5
  4038c4:	mov	w21, #0x0                   	// #0
  4038c8:	mov	x22, #0x0                   	// #0
  4038cc:	b	40388c <ferror@plt+0x22fc>
  4038d0:	mov	w2, w4
  4038d4:	mov	x3, x0
  4038d8:	mov	x22, #0x0                   	// #0
  4038dc:	b	4036b8 <ferror@plt+0x2128>
  4038e0:	ldurb	w0, [x27, #-2]
  4038e4:	cmp	w0, #0xa
  4038e8:	b.ne	4037a0 <ferror@plt+0x2210>  // b.any
  4038ec:	b	4037cc <ferror@plt+0x223c>
  4038f0:	ldr	x0, [sp, #176]
  4038f4:	mov	w23, #0x1                   	// #1
  4038f8:	bl	401470 <free@plt>
  4038fc:	b	40343c <ferror@plt+0x1eac>
  403900:	mov	x0, #0x0                   	// #0
  403904:	bl	402ae0 <ferror@plt+0x1550>
  403908:	ldr	x1, [x20, #584]
  40390c:	ldr	x0, [x1, #1248]
  403910:	ldrb	w0, [x0]
  403914:	cmp	w0, #0x64
  403918:	b.eq	403410 <ferror@plt+0x1e80>  // b.none
  40391c:	ldrh	w0, [x1, #1138]
  403920:	tbz	w0, #4, 40340c <ferror@plt+0x1e7c>
  403924:	b	4035a0 <ferror@plt+0x2010>
  403928:	add	x0, x0, #0x50
  40392c:	mov	x1, #0x0                   	// #0
  403930:	bl	401cb8 <ferror@plt+0x728>
  403934:	ldrh	w0, [x0]
  403938:	cbz	w0, 40397c <ferror@plt+0x23ec>
  40393c:	ldr	x0, [x22, #584]
  403940:	b	4034bc <ferror@plt+0x1f2c>
  403944:	ldr	x1, [x24]
  403948:	mov	w19, #0x0                   	// #0
  40394c:	ldr	w2, [x1, #1128]
  403950:	ldr	w0, [x1, #1132]
  403954:	cmp	w2, w0
  403958:	b.eq	403810 <ferror@plt+0x2280>  // b.none
  40395c:	nop
  403960:	mov	x0, x25
  403964:	bl	401cd0 <ferror@plt+0x740>
  403968:	mov	x0, x23
  40396c:	mov	w19, #0x0                   	// #0
  403970:	bl	401cd0 <ferror@plt+0x740>
  403974:	bl	402868 <ferror@plt+0x12d8>
  403978:	b	4032f0 <ferror@plt+0x1d60>
  40397c:	ldr	x0, [sp, #176]
  403980:	bl	401470 <free@plt>
  403984:	b	40343c <ferror@plt+0x1eac>
  403988:	ldr	x1, [x20, #584]
  40398c:	ldr	w2, [x1, #1128]
  403990:	ldr	w0, [x1, #1132]
  403994:	cmp	w2, w0
  403998:	b.ne	403960 <ferror@plt+0x23d0>  // b.any
  40399c:	b	403808 <ferror@plt+0x2278>
  4039a0:	ldr	x1, [x20, #584]
  4039a4:	b	403418 <ferror@plt+0x1e88>
  4039a8:	ldr	x1, [x1, #16]
  4039ac:	mov	w0, #0x17                  	// #23
  4039b0:	bl	402680 <ferror@plt+0x10f0>
  4039b4:	mov	w19, w0
  4039b8:	sub	w24, w0, #0x1
  4039bc:	b	403840 <ferror@plt+0x22b0>
  4039c0:	sub	w24, w0, #0x1
  4039c4:	mov	w19, w0
  4039c8:	b	403840 <ferror@plt+0x22b0>
  4039cc:	ldr	x1, [x1, #16]
  4039d0:	mov	w0, #0x16                  	// #22
  4039d4:	bl	402680 <ferror@plt+0x10f0>
  4039d8:	mov	w19, w0
  4039dc:	sub	w24, w0, #0x1
  4039e0:	b	403840 <ferror@plt+0x22b0>
  4039e4:	add	x0, x1, #0x50
  4039e8:	mov	x1, #0x0                   	// #0
  4039ec:	bl	401cb8 <ferror@plt+0x728>
  4039f0:	ldrh	w0, [x0]
  4039f4:	cbz	w0, 40383c <ferror@plt+0x22ac>
  4039f8:	ldr	x1, [x20, #584]
  4039fc:	b	40382c <ferror@plt+0x229c>
  403a00:	mov	w0, #0x4                   	// #4
  403a04:	bl	4028a0 <ferror@plt+0x1310>
  403a08:	mov	w2, w0
  403a0c:	b	403398 <ferror@plt+0x1e08>
  403a10:	stp	x29, x30, [sp, #-32]!
  403a14:	mov	x29, sp
  403a18:	str	x19, [sp, #16]
  403a1c:	mov	x19, x0
  403a20:	ldr	x0, [x0, #280]
  403a24:	str	x1, [x19, #296]
  403a28:	add	x0, x0, #0xe0
  403a2c:	bl	401ca8 <ferror@plt+0x718>
  403a30:	str	x0, [x19, #288]
  403a34:	ldr	x19, [sp, #16]
  403a38:	ldp	x29, x30, [sp], #32
  403a3c:	ret
  403a40:	stp	x29, x30, [sp, #-32]!
  403a44:	mov	x29, sp
  403a48:	str	x19, [sp, #16]
  403a4c:	mov	x19, x0
  403a50:	ldr	x0, [x0, #280]
  403a54:	bl	40b040 <ferror@plt+0x9ab0>
  403a58:	mov	x1, x0
  403a5c:	ldr	x0, [x19, #288]
  403a60:	ldr	x19, [sp, #16]
  403a64:	ldp	x29, x30, [sp], #32
  403a68:	b	401a40 <ferror@plt+0x4b0>
  403a6c:	nop
  403a70:	stp	x29, x30, [sp, #-128]!
  403a74:	adrp	x3, 42c000 <ferror@plt+0x2aa70>
  403a78:	mov	x29, sp
  403a7c:	stp	x19, x20, [sp, #16]
  403a80:	mov	x19, x0
  403a84:	ldr	x0, [x3, #584]
  403a88:	stp	x21, x22, [sp, #32]
  403a8c:	mov	x21, x1
  403a90:	and	w22, w2, #0xff
  403a94:	ldr	x0, [x0, #1248]
  403a98:	str	x23, [sp, #48]
  403a9c:	ldrb	w0, [x0]
  403aa0:	cmp	w0, #0x64
  403aa4:	b.eq	403b78 <ferror@plt+0x25e8>  // b.none
  403aa8:	ldr	x0, [x19, #288]
  403aac:	cmp	w22, #0x2e
  403ab0:	b.eq	403b14 <ferror@plt+0x2584>  // b.none
  403ab4:	add	x20, x0, #0x80
  403ab8:	mov	x0, x21
  403abc:	ldr	x23, [x20, #8]
  403ac0:	bl	402970 <ferror@plt+0x13e0>
  403ac4:	mov	x2, x0
  403ac8:	add	x1, sp, #0x40
  403acc:	mov	x0, x20
  403ad0:	str	x2, [sp, #64]
  403ad4:	bl	401a10 <ferror@plt+0x480>
  403ad8:	ldr	x1, [x19, #296]
  403adc:	ldr	x0, [x19, #280]
  403ae0:	add	x0, x0, #0xe0
  403ae4:	bl	401ca8 <ferror@plt+0x718>
  403ae8:	str	x0, [x19, #288]
  403aec:	mov	w1, w22
  403af0:	bl	401a20 <ferror@plt+0x490>
  403af4:	ldr	x0, [x19, #288]
  403af8:	mov	x1, x23
  403afc:	bl	401a40 <ferror@plt+0x4b0>
  403b00:	ldp	x19, x20, [sp, #16]
  403b04:	ldp	x21, x22, [sp, #32]
  403b08:	ldr	x23, [sp, #48]
  403b0c:	ldp	x29, x30, [sp], #128
  403b10:	ret
  403b14:	adrp	x1, 413000 <ferror@plt+0x11a70>
  403b18:	add	x20, x0, #0xa8
  403b1c:	add	x2, x1, #0xab0
  403b20:	ldrb	w0, [x21]
  403b24:	ldrb	w1, [x1, #2736]
  403b28:	ldr	x23, [x20, #8]
  403b2c:	cmp	w1, w0
  403b30:	b.ne	403b44 <ferror@plt+0x25b4>  // b.any
  403b34:	ldrb	w1, [x2, #1]
  403b38:	ldrb	w0, [x21, #1]
  403b3c:	cmp	w1, w0
  403b40:	b.eq	403b8c <ferror@plt+0x25fc>  // b.none
  403b44:	mov	x0, x21
  403b48:	bl	402970 <ferror@plt+0x13e0>
  403b4c:	add	x2, sp, #0x50
  403b50:	mov	x4, x0
  403b54:	mov	x3, #0xffffffffffffffff    	// #-1
  403b58:	stp	x4, x3, [sp, #64]
  403b5c:	mov	x0, x20
  403b60:	stp	xzr, xzr, [sp, #80]
  403b64:	add	x1, sp, #0x40
  403b68:	stp	xzr, xzr, [x2, #16]
  403b6c:	stp	xzr, xzr, [x2, #32]
  403b70:	bl	401a10 <ferror@plt+0x480>
  403b74:	b	403ad8 <ferror@plt+0x2548>
  403b78:	ldr	x0, [x19, #280]
  403b7c:	mov	x1, #0x0                   	// #0
  403b80:	add	x0, x0, #0xe0
  403b84:	bl	401ca8 <ferror@plt+0x718>
  403b88:	b	403aac <ferror@plt+0x251c>
  403b8c:	ldr	x0, [x19, #288]
  403b90:	mov	w1, #0x32                  	// #50
  403b94:	bl	401a20 <ferror@plt+0x490>
  403b98:	b	403b00 <ferror@plt+0x2570>
  403b9c:	nop
  403ba0:	stp	x29, x30, [sp, #-48]!
  403ba4:	mov	w1, #0x65                  	// #101
  403ba8:	mov	x29, sp
  403bac:	stp	x21, x22, [sp, #32]
  403bb0:	ldr	x21, [x0, #40]
  403bb4:	stp	x19, x20, [sp, #16]
  403bb8:	mov	x20, x0
  403bbc:	mov	x0, x21
  403bc0:	bl	4014a0 <strchr@plt>
  403bc4:	cbz	x0, 403c5c <ferror@plt+0x26cc>
  403bc8:	strb	wzr, [x0]
  403bcc:	mov	x19, x0
  403bd0:	mov	w2, #0x2e                  	// #46
  403bd4:	sub	x19, x19, x21
  403bd8:	ldr	x1, [x20, #40]
  403bdc:	add	x22, x20, #0x28
  403be0:	mov	x0, x20
  403be4:	add	x19, x19, #0x1
  403be8:	bl	403a70 <ferror@plt+0x24e0>
  403bec:	mov	x1, x19
  403bf0:	mov	x0, x22
  403bf4:	bl	401ca8 <ferror@plt+0x718>
  403bf8:	mov	x2, x0
  403bfc:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  403c00:	mov	w3, #0x5f                  	// #95
  403c04:	mov	w1, #0x2d                  	// #45
  403c08:	ldr	x4, [x0, #584]
  403c0c:	mov	x0, x22
  403c10:	ldrb	w2, [x2]
  403c14:	ldr	x4, [x4, #1248]
  403c18:	ldrb	w4, [x4]
  403c1c:	cmp	w4, #0x64
  403c20:	csel	w1, w1, w3, ne  // ne = any
  403c24:	cmp	w2, w1
  403c28:	cinc	x1, x19, eq  // eq = none
  403c2c:	cset	w19, eq  // eq = none
  403c30:	bl	401ca8 <ferror@plt+0x718>
  403c34:	mov	x1, x0
  403c38:	mov	w2, #0x2e                  	// #46
  403c3c:	mov	x0, x20
  403c40:	bl	403a70 <ferror@plt+0x24e0>
  403c44:	add	w1, w19, #0xe
  403c48:	ldp	x21, x22, [sp, #32]
  403c4c:	ldr	x0, [x20, #288]
  403c50:	ldp	x19, x20, [sp, #16]
  403c54:	ldp	x29, x30, [sp], #48
  403c58:	b	401a20 <ferror@plt+0x490>
  403c5c:	mov	x1, x21
  403c60:	mov	x0, x20
  403c64:	ldp	x19, x20, [sp, #16]
  403c68:	mov	w2, #0x2e                  	// #46
  403c6c:	ldp	x21, x22, [sp, #32]
  403c70:	ldp	x29, x30, [sp], #48
  403c74:	b	403a70 <ferror@plt+0x24e0>
  403c78:	stp	x29, x30, [sp, #-32]!
  403c7c:	mov	x29, sp
  403c80:	stp	x19, x20, [sp, #16]
  403c84:	mov	x19, x0
  403c88:	mov	x20, x1
  403c8c:	ldr	x0, [x0, #280]
  403c90:	ldr	x1, [x19, #296]
  403c94:	add	x0, x0, #0xe0
  403c98:	bl	401ca8 <ferror@plt+0x718>
  403c9c:	str	x0, [x19, #288]
  403ca0:	mov	x1, x20
  403ca4:	mov	x0, x19
  403ca8:	ldp	x19, x20, [sp, #16]
  403cac:	ldp	x29, x30, [sp], #32
  403cb0:	b	402538 <ferror@plt+0xfa8>
  403cb4:	nop
  403cb8:	stp	x29, x30, [sp, #-32]!
  403cbc:	mov	x29, sp
  403cc0:	stp	x19, x20, [sp, #16]
  403cc4:	mov	x19, x0
  403cc8:	mov	w20, w1
  403ccc:	ldr	x0, [x0, #296]
  403cd0:	cbnz	x0, 403d44 <ferror@plt+0x27b4>
  403cd4:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  403cd8:	strb	wzr, [x19, #304]
  403cdc:	ldr	x1, [x19, #24]
  403ce0:	ldr	x0, [x0, #584]
  403ce4:	ldr	x0, [x0, #1248]
  403ce8:	str	x1, [x19, #8]
  403cec:	str	wzr, [x19, #32]
  403cf0:	ldrb	w0, [x0]
  403cf4:	cmp	w0, #0x64
  403cf8:	b.eq	403d30 <ferror@plt+0x27a0>  // b.none
  403cfc:	ldr	x1, [x19, #88]
  403d00:	add	x0, x19, #0x50
  403d04:	sub	x1, x1, #0x1
  403d08:	bl	401930 <ferror@plt+0x3a0>
  403d0c:	ldr	x1, [x19, #128]
  403d10:	add	x0, x19, #0x78
  403d14:	bl	401930 <ferror@plt+0x3a0>
  403d18:	ldr	x1, [x19, #168]
  403d1c:	add	x0, x19, #0xa0
  403d20:	bl	401930 <ferror@plt+0x3a0>
  403d24:	ldr	x1, [x19, #208]
  403d28:	add	x0, x19, #0xc8
  403d2c:	bl	401930 <ferror@plt+0x3a0>
  403d30:	mov	w1, w20
  403d34:	ldr	x0, [x19, #280]
  403d38:	ldp	x19, x20, [sp, #16]
  403d3c:	ldp	x29, x30, [sp], #32
  403d40:	b	40b498 <ferror@plt+0x9f08>
  403d44:	ldr	x0, [x19, #288]
  403d48:	bl	40d508 <ferror@plt+0xbf78>
  403d4c:	str	xzr, [x19, #296]
  403d50:	ldr	x0, [x19, #280]
  403d54:	mov	x1, #0x0                   	// #0
  403d58:	add	x0, x0, #0xe0
  403d5c:	bl	401ca8 <ferror@plt+0x718>
  403d60:	str	x0, [x19, #288]
  403d64:	b	403cd4 <ferror@plt+0x2744>
  403d68:	stp	x29, x30, [sp, #-32]!
  403d6c:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  403d70:	mov	x29, sp
  403d74:	str	x19, [sp, #16]
  403d78:	mov	x19, x0
  403d7c:	ldr	x0, [x1, #584]
  403d80:	ldr	x0, [x0, #1248]
  403d84:	ldrb	w0, [x0]
  403d88:	cmp	w0, #0x64
  403d8c:	b.eq	403db8 <ferror@plt+0x2828>  // b.none
  403d90:	add	x0, x19, #0x50
  403d94:	bl	401cd0 <ferror@plt+0x740>
  403d98:	add	x0, x19, #0x78
  403d9c:	bl	401cd0 <ferror@plt+0x740>
  403da0:	add	x0, x19, #0xa0
  403da4:	bl	401cd0 <ferror@plt+0x740>
  403da8:	add	x0, x19, #0xc8
  403dac:	bl	401cd0 <ferror@plt+0x740>
  403db0:	add	x0, x19, #0xf0
  403db4:	bl	401cd0 <ferror@plt+0x740>
  403db8:	mov	x0, x19
  403dbc:	ldr	x19, [sp, #16]
  403dc0:	ldp	x29, x30, [sp], #32
  403dc4:	b	402470 <ferror@plt+0xee0>
  403dc8:	stp	x29, x30, [sp, #-64]!
  403dcc:	adrp	x3, 42c000 <ferror@plt+0x2aa70>
  403dd0:	mov	x29, sp
  403dd4:	ldr	x3, [x3, #584]
  403dd8:	stp	x19, x20, [sp, #16]
  403ddc:	mov	x19, x0
  403de0:	stp	x21, x22, [sp, #32]
  403de4:	mov	x20, x1
  403de8:	mov	x21, x2
  403dec:	ldr	x0, [x3, #1248]
  403df0:	strh	wzr, [sp, #62]
  403df4:	ldrb	w0, [x0]
  403df8:	cmp	w0, #0x64
  403dfc:	b.eq	403e60 <ferror@plt+0x28d0>  // b.none
  403e00:	mov	x2, #0x0                   	// #0
  403e04:	add	x22, x19, #0x50
  403e08:	mov	x0, x22
  403e0c:	mov	x1, #0x2                   	// #2
  403e10:	bl	401890 <ferror@plt+0x300>
  403e14:	mov	x0, x22
  403e18:	add	x1, sp, #0x3e
  403e1c:	bl	401a10 <ferror@plt+0x480>
  403e20:	add	x0, x19, #0x78
  403e24:	mov	x2, #0x0                   	// #0
  403e28:	mov	x1, #0x18                  	// #24
  403e2c:	bl	401890 <ferror@plt+0x300>
  403e30:	add	x0, x19, #0xa0
  403e34:	mov	x2, #0x0                   	// #0
  403e38:	mov	x1, #0x8                   	// #8
  403e3c:	bl	401890 <ferror@plt+0x300>
  403e40:	add	x0, x19, #0xc8
  403e44:	mov	x2, #0x0                   	// #0
  403e48:	mov	x1, #0x4                   	// #4
  403e4c:	bl	401890 <ferror@plt+0x300>
  403e50:	add	x0, x19, #0xf0
  403e54:	mov	x2, #0x0                   	// #0
  403e58:	mov	x1, #0x1                   	// #1
  403e5c:	bl	401890 <ferror@plt+0x300>
  403e60:	mov	x0, x19
  403e64:	bl	402460 <ferror@plt+0xed0>
  403e68:	str	x20, [x19, #280]
  403e6c:	mov	x1, x21
  403e70:	str	x21, [x19, #296]
  403e74:	add	x0, x20, #0xe0
  403e78:	strb	wzr, [x19, #304]
  403e7c:	bl	401ca8 <ferror@plt+0x718>
  403e80:	ldp	x21, x22, [sp, #32]
  403e84:	str	x0, [x19, #288]
  403e88:	ldp	x19, x20, [sp, #16]
  403e8c:	ldp	x29, x30, [sp], #64
  403e90:	ret
  403e94:	nop
  403e98:	cbz	x1, 403f14 <ferror@plt+0x2984>
  403e9c:	stp	x29, x30, [sp, #-48]!
  403ea0:	mov	x29, sp
  403ea4:	stp	x19, x20, [sp, #16]
  403ea8:	mov	x19, x0
  403eac:	str	x21, [sp, #32]
  403eb0:	add	x21, x0, x1
  403eb4:	b	403ed4 <ferror@plt+0x2944>
  403eb8:	bl	401440 <__ctype_b_loc@plt>
  403ebc:	ubfiz	x20, x20, #1, #8
  403ec0:	ldr	x0, [x0]
  403ec4:	ldrh	w0, [x0, x20]
  403ec8:	tbz	w0, #13, 403eec <ferror@plt+0x295c>
  403ecc:	cmp	x21, x19
  403ed0:	b.eq	403f00 <ferror@plt+0x2970>  // b.none
  403ed4:	ldrb	w20, [x19]
  403ed8:	add	x19, x19, #0x1
  403edc:	cmp	w20, #0x1f
  403ee0:	b.ls	403eb8 <ferror@plt+0x2928>  // b.plast
  403ee4:	cmp	w20, #0x7e
  403ee8:	b.ls	403ecc <ferror@plt+0x293c>  // b.plast
  403eec:	mov	w0, #0x1                   	// #1
  403ef0:	ldp	x19, x20, [sp, #16]
  403ef4:	ldr	x21, [sp, #32]
  403ef8:	ldp	x29, x30, [sp], #48
  403efc:	ret
  403f00:	mov	w0, #0x0                   	// #0
  403f04:	ldp	x19, x20, [sp, #16]
  403f08:	ldr	x21, [sp, #32]
  403f0c:	ldp	x29, x30, [sp], #48
  403f10:	ret
  403f14:	mov	w0, #0x0                   	// #0
  403f18:	ret
  403f1c:	nop
  403f20:	stp	x29, x30, [sp, #-96]!
  403f24:	mov	x29, sp
  403f28:	stp	x23, x24, [sp, #48]
  403f2c:	mov	x23, x1
  403f30:	ldr	x1, [x0, #8]
  403f34:	stp	x19, x20, [sp, #16]
  403f38:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  403f3c:	mov	x20, x0
  403f40:	stp	x21, x22, [sp, #32]
  403f44:	strb	wzr, [sp, #95]
  403f48:	bl	401930 <ferror@plt+0x3a0>
  403f4c:	ldr	x0, [x19, #584]
  403f50:	ldrh	w1, [x0, #1138]
  403f54:	tbnz	w1, #7, 403f60 <ferror@plt+0x29d0>
  403f58:	ldrb	w2, [x0, #1141]
  403f5c:	cbnz	w2, 4040a0 <ferror@plt+0x2b10>
  403f60:	ldr	w1, [x0, #1128]
  403f64:	ldr	w0, [x0, #1132]
  403f68:	cmp	w0, w1
  403f6c:	b.ne	404054 <ferror@plt+0x2ac4>  // b.any
  403f70:	adrp	x21, 42c000 <ferror@plt+0x2aa70>
  403f74:	adrp	x22, 413000 <ferror@plt+0x11a70>
  403f78:	add	x21, x21, #0x248
  403f7c:	add	x22, x22, #0x978
  403f80:	ldrsb	w2, [sp, #95]
  403f84:	cmp	w2, #0xa
  403f88:	b.eq	404054 <ferror@plt+0x2ac4>  // b.none
  403f8c:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  403f90:	ldr	x0, [x0, #568]
  403f94:	bl	401340 <fgetc@plt>
  403f98:	mov	w2, w0
  403f9c:	cmn	w0, #0x1
  403fa0:	b.ne	40402c <ferror@plt+0x2a9c>  // b.any
  403fa4:	bl	401540 <__errno_location@plt>
  403fa8:	ldr	w0, [x0]
  403fac:	cmp	w0, #0x4
  403fb0:	b.ne	4040c8 <ferror@plt+0x2b38>  // b.any
  403fb4:	ldr	x2, [x19, #584]
  403fb8:	mov	w0, #0x7fffffff            	// #2147483647
  403fbc:	add	x24, x19, #0x248
  403fc0:	ldr	w1, [x2, #1128]
  403fc4:	cmp	w1, w0
  403fc8:	b.eq	4040dc <ferror@plt+0x2b4c>  // b.none
  403fcc:	ldr	w0, [x2, #1128]
  403fd0:	mov	w1, #0x120                 	// #288
  403fd4:	str	w0, [x2, #1132]
  403fd8:	ldrh	w0, [x2, #1138]
  403fdc:	tst	w1, w0
  403fe0:	b.ne	403ffc <ferror@plt+0x2a6c>  // b.any
  403fe4:	mov	w0, #0x8                   	// #8
  403fe8:	ldp	x19, x20, [sp, #16]
  403fec:	ldp	x21, x22, [sp, #32]
  403ff0:	ldp	x23, x24, [sp, #48]
  403ff4:	ldp	x29, x30, [sp], #96
  403ff8:	ret
  403ffc:	str	x25, [sp, #64]
  404000:	adrp	x25, 42c000 <ferror@plt+0x2aa70>
  404004:	mov	x0, x22
  404008:	ldr	x1, [x25, #536]
  40400c:	bl	402a48 <ferror@plt+0x14b8>
  404010:	ldr	x0, [x19, #584]
  404014:	ldrh	w2, [x0, #1138]
  404018:	tbz	w2, #7, 40407c <ferror@plt+0x2aec>
  40401c:	ldr	x0, [x25, #536]
  404020:	bl	402b58 <ferror@plt+0x15c8>
  404024:	ldr	x25, [sp, #64]
  404028:	b	404040 <ferror@plt+0x2ab0>
  40402c:	mov	x24, x21
  404030:	add	x1, sp, #0x5f
  404034:	mov	x0, x20
  404038:	strb	w2, [sp, #95]
  40403c:	bl	401a10 <ferror@plt+0x480>
  404040:	ldr	x2, [x24]
  404044:	ldr	w1, [x2, #1128]
  404048:	ldr	w0, [x2, #1132]
  40404c:	cmp	w1, w0
  404050:	b.eq	403f80 <ferror@plt+0x29f0>  // b.none
  404054:	mov	x0, x20
  404058:	mov	w1, #0x0                   	// #0
  40405c:	bl	401a20 <ferror@plt+0x490>
  404060:	ldr	x0, [x19, #584]
  404064:	ldr	w1, [x0, #1128]
  404068:	ldr	w0, [x0, #1132]
  40406c:	cmp	w1, w0
  404070:	b.ne	403fe4 <ferror@plt+0x2a54>  // b.any
  404074:	mov	w0, #0x0                   	// #0
  404078:	b	403fe8 <ferror@plt+0x2a58>
  40407c:	ldrb	w1, [x0, #1141]
  404080:	ldr	x0, [x25, #536]
  404084:	cbz	w1, 404020 <ferror@plt+0x2a90>
  404088:	tst	w2, #0x6
  40408c:	b.ne	404020 <ferror@plt+0x2a90>  // b.any
  404090:	mov	x1, x0
  404094:	mov	x0, x23
  404098:	bl	402a48 <ferror@plt+0x14b8>
  40409c:	b	40401c <ferror@plt+0x2a8c>
  4040a0:	tst	w1, #0x6
  4040a4:	b.ne	403f60 <ferror@plt+0x29d0>  // b.any
  4040a8:	adrp	x21, 42c000 <ferror@plt+0x2aa70>
  4040ac:	mov	x0, x23
  4040b0:	ldr	x1, [x21, #536]
  4040b4:	bl	402a48 <ferror@plt+0x14b8>
  4040b8:	ldr	x0, [x21, #536]
  4040bc:	bl	402b58 <ferror@plt+0x15c8>
  4040c0:	ldr	x0, [x19, #584]
  4040c4:	b	403f60 <ferror@plt+0x29d0>
  4040c8:	mov	x0, x20
  4040cc:	mov	w1, #0x0                   	// #0
  4040d0:	bl	401a20 <ferror@plt+0x490>
  4040d4:	mov	w0, #0x5                   	// #5
  4040d8:	b	403fe8 <ferror@plt+0x2a58>
  4040dc:	mov	w0, #0x7                   	// #7
  4040e0:	b	403fe8 <ferror@plt+0x2a58>
  4040e4:	nop
  4040e8:	stp	x29, x30, [sp, #-32]!
  4040ec:	adrp	x2, 42c000 <ferror@plt+0x2aa70>
  4040f0:	mov	x29, sp
  4040f4:	stp	x19, x20, [sp, #16]
  4040f8:	mov	x20, x0
  4040fc:	mov	x19, x1
  404100:	ldr	x0, [x2, #560]
  404104:	bl	402b58 <ferror@plt+0x15c8>
  404108:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40410c:	mov	x2, x19
  404110:	mov	x1, x20
  404114:	ldr	x0, [x0, #584]
  404118:	add	x0, x0, #0x4f0
  40411c:	bl	4123b0 <ferror@plt+0x10e20>
  404120:	cmp	w0, #0x0
  404124:	mov	w19, w0
  404128:	ccmp	w0, #0x5, #0x4, ne  // ne = any
  40412c:	b.ne	404144 <ferror@plt+0x2bb4>  // b.any
  404130:	ldp	x0, x1, [x20]
  404134:	sub	x1, x1, #0x1
  404138:	bl	403e98 <ferror@plt+0x2908>
  40413c:	tst	w0, #0xff
  404140:	b.ne	404154 <ferror@plt+0x2bc4>  // b.any
  404144:	mov	w0, w19
  404148:	ldp	x19, x20, [sp, #16]
  40414c:	ldp	x29, x30, [sp], #32
  404150:	ret
  404154:	ldp	x19, x20, [sp, #16]
  404158:	adrp	x2, 413000 <ferror@plt+0x11a70>
  40415c:	ldp	x29, x30, [sp], #32
  404160:	add	x2, x2, #0x990
  404164:	mov	x1, #0x0                   	// #0
  404168:	mov	w0, #0x7                   	// #7
  40416c:	b	402680 <ferror@plt+0x10f0>
  404170:	stp	x29, x30, [sp, #-192]!
  404174:	mov	x29, sp
  404178:	stp	x19, x20, [sp, #16]
  40417c:	mov	x20, x0
  404180:	stp	x21, x22, [sp, #32]
  404184:	mov	x21, x1
  404188:	adrp	x1, 412000 <ferror@plt+0x10a70>
  40418c:	add	x1, x1, #0xfd0
  404190:	bl	4012f0 <fopen@plt>
  404194:	cbz	x0, 40429c <ferror@plt+0x2d0c>
  404198:	mov	x19, x0
  40419c:	bl	4012d0 <fileno@plt>
  4041a0:	add	x2, sp, #0x40
  4041a4:	mov	w1, w0
  4041a8:	mov	w0, #0x0                   	// #0
  4041ac:	bl	401500 <__fxstat@plt>
  4041b0:	cmn	w0, #0x1
  4041b4:	b.eq	404294 <ferror@plt+0x2d04>  // b.none
  4041b8:	ldr	w2, [sp, #80]
  4041bc:	and	w2, w2, #0xf000
  4041c0:	cmp	w2, #0x4, lsl #12
  4041c4:	b.eq	404264 <ferror@plt+0x2cd4>  // b.none
  4041c8:	mov	x0, x19
  4041cc:	mov	w2, #0x2                   	// #2
  4041d0:	mov	x1, #0x0                   	// #0
  4041d4:	bl	401400 <fseek@plt>
  4041d8:	cmn	w0, #0x1
  4041dc:	b.eq	404294 <ferror@plt+0x2d04>  // b.none
  4041e0:	mov	x0, x19
  4041e4:	str	x23, [sp, #48]
  4041e8:	bl	401290 <ftell@plt>
  4041ec:	mov	x23, x0
  4041f0:	tbnz	x0, #63, 404290 <ferror@plt+0x2d00>
  4041f4:	mov	x0, x19
  4041f8:	mov	w2, #0x0                   	// #0
  4041fc:	mov	x1, #0x0                   	// #0
  404200:	bl	401400 <fseek@plt>
  404204:	cmn	w0, #0x1
  404208:	b.eq	404290 <ferror@plt+0x2d00>  // b.none
  40420c:	add	x0, x23, #0x1
  404210:	bl	402930 <ferror@plt+0x13a0>
  404214:	str	x0, [x21]
  404218:	mov	x3, x19
  40421c:	mov	x2, x23
  404220:	mov	x1, #0x1                   	// #1
  404224:	bl	401460 <fread@plt>
  404228:	cmp	x23, x0
  40422c:	b.ne	4042bc <ferror@plt+0x2d2c>  // b.any
  404230:	ldr	x0, [x21]
  404234:	mov	x1, x23
  404238:	mov	w22, #0x7                   	// #7
  40423c:	strb	wzr, [x0, x23]
  404240:	ldr	x21, [x21]
  404244:	mov	x0, x21
  404248:	bl	403e98 <ferror@plt+0x2908>
  40424c:	tst	w0, #0xff
  404250:	b.eq	4042c8 <ferror@plt+0x2d38>  // b.none
  404254:	mov	x0, x21
  404258:	bl	401470 <free@plt>
  40425c:	ldr	x23, [sp, #48]
  404260:	b	404268 <ferror@plt+0x2cd8>
  404264:	mov	w22, #0x8                   	// #8
  404268:	mov	x0, x19
  40426c:	bl	4012e0 <fclose@plt>
  404270:	mov	x2, x20
  404274:	mov	w0, w22
  404278:	mov	x1, #0x0                   	// #0
  40427c:	bl	402680 <ferror@plt+0x10f0>
  404280:	ldp	x19, x20, [sp, #16]
  404284:	ldp	x21, x22, [sp, #32]
  404288:	ldp	x29, x30, [sp], #192
  40428c:	ret
  404290:	ldr	x23, [sp, #48]
  404294:	mov	w22, #0x5                   	// #5
  404298:	b	404268 <ferror@plt+0x2cd8>
  40429c:	mov	x2, x20
  4042a0:	mov	x1, #0x0                   	// #0
  4042a4:	mov	w0, #0x6                   	// #6
  4042a8:	bl	402680 <ferror@plt+0x10f0>
  4042ac:	ldp	x19, x20, [sp, #16]
  4042b0:	ldp	x21, x22, [sp, #32]
  4042b4:	ldp	x29, x30, [sp], #192
  4042b8:	ret
  4042bc:	mov	w22, #0x5                   	// #5
  4042c0:	ldr	x21, [x21]
  4042c4:	b	404254 <ferror@plt+0x2cc4>
  4042c8:	mov	x0, x19
  4042cc:	bl	4012e0 <fclose@plt>
  4042d0:	mov	w0, #0x0                   	// #0
  4042d4:	ldr	x23, [sp, #48]
  4042d8:	b	404280 <ferror@plt+0x2cf0>
  4042dc:	nop
  4042e0:	ldr	x1, [x0, #24]
  4042e4:	cbz	x1, 40431c <ferror@plt+0x2d8c>
  4042e8:	ldr	x3, [x0]
  4042ec:	sub	x3, x3, #0x4
  4042f0:	b	404300 <ferror@plt+0x2d70>
  4042f4:	sub	x1, x1, #0x1
  4042f8:	str	x1, [x0, #24]
  4042fc:	cbz	x1, 40431c <ferror@plt+0x2d8c>
  404300:	ldr	w2, [x3, x1, lsl #2]
  404304:	cbz	w2, 4042f4 <ferror@plt+0x2d64>
  404308:	ldr	x2, [x0, #8]
  40430c:	cmp	x1, x2
  404310:	b.cs	404318 <ferror@plt+0x2d88>  // b.hs, b.nlast
  404314:	str	x2, [x0, #24]
  404318:	ret
  40431c:	str	xzr, [x0, #8]
  404320:	strb	wzr, [x0, #40]
  404324:	ret
  404328:	mov	x2, x0
  40432c:	ldr	x0, [x0, #24]
  404330:	cbz	x0, 40437c <ferror@plt+0x2dec>
  404334:	ldr	x1, [x2, #8]
  404338:	sub	x1, x0, x1
  40433c:	adds	x3, x1, x1, lsl #3
  404340:	b.eq	404380 <ferror@plt+0x2df0>  // b.none
  404344:	ldr	x1, [x2]
  404348:	add	x0, x1, x0, lsl #2
  40434c:	ldursw	x1, [x0, #-4]
  404350:	mov	x0, #0x1                   	// #1
  404354:	cbz	x1, 404374 <ferror@plt+0x2de4>
  404358:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  40435c:	movk	x4, #0xcccd
  404360:	umulh	x2, x1, x4
  404364:	cmp	x1, #0x9
  404368:	add	x0, x0, #0x1
  40436c:	lsr	x1, x2, #3
  404370:	b.hi	404360 <ferror@plt+0x2dd0>  // b.pmore
  404374:	sub	x1, x3, #0xa
  404378:	add	x0, x1, x0
  40437c:	ret
  404380:	mov	x0, #0x0                   	// #0
  404384:	ret
  404388:	adrp	x3, 42c000 <ferror@plt+0x2aa70>
  40438c:	cmp	x2, #0x0
  404390:	ldr	x6, [x3, #584]
  404394:	ldr	w3, [x6, #1128]
  404398:	ldr	w7, [x6, #1132]
  40439c:	ccmp	w3, w7, #0x0, ne  // ne = any
  4043a0:	b.ne	40445c <ferror@plt+0x2ecc>  // b.any
  4043a4:	mov	w8, #0xc9ff                	// #51711
  4043a8:	mov	w10, #0x3600                	// #13824
  4043ac:	mov	w5, #0x0                   	// #0
  4043b0:	mov	x3, #0x0                   	// #0
  4043b4:	movk	w8, #0x3b9a, lsl #16
  4043b8:	movk	w10, #0xc465, lsl #16
  4043bc:	nop
  4043c0:	ldr	w9, [x1, x3, lsl #2]
  4043c4:	ldr	w4, [x0, x3, lsl #2]
  4043c8:	add	w5, w5, w9
  4043cc:	add	w4, w5, w4
  4043d0:	cmp	w4, w8
  4043d4:	add	w9, w4, w10
  4043d8:	csel	w4, w9, w4, gt
  4043dc:	str	w4, [x0, x3, lsl #2]
  4043e0:	add	x3, x3, #0x1
  4043e4:	cset	w5, gt
  4043e8:	ldr	w4, [x6, #1128]
  4043ec:	cmp	x2, x3
  4043f0:	ccmp	w4, w7, #0x0, hi  // hi = pmore
  4043f4:	b.eq	4043c0 <ferror@plt+0x2e30>  // b.none
  4043f8:	ldr	w1, [x6, #1128]
  4043fc:	cmp	w5, #0x0
  404400:	ccmp	w7, w1, #0x0, ne  // ne = any
  404404:	b.ne	404434 <ferror@plt+0x2ea4>  // b.any
  404408:	mov	w1, #0xc9ff                	// #51711
  40440c:	add	x3, x0, x3, lsl #2
  404410:	movk	w1, #0x3b9a, lsl #16
  404414:	nop
  404418:	ldr	w0, [x3]
  40441c:	sub	w2, w0, w1
  404420:	add	w0, w0, #0x1
  404424:	cmp	w0, w1
  404428:	b.gt	404448 <ferror@plt+0x2eb8>
  40442c:	str	w0, [x3]
  404430:	ldr	w0, [x6, #1128]
  404434:	ldr	w0, [x6, #1128]
  404438:	cmp	w0, w7
  40443c:	cset	w0, ne  // ne = any
  404440:	lsl	w0, w0, #3
  404444:	ret
  404448:	str	w2, [x3], #4
  40444c:	ldr	w0, [x6, #1128]
  404450:	cmp	w0, w7
  404454:	b.eq	404418 <ferror@plt+0x2e88>  // b.none
  404458:	b	404434 <ferror@plt+0x2ea4>
  40445c:	ldr	w0, [x6, #1128]
  404460:	ldr	w0, [x6, #1128]
  404464:	cmp	w0, w7
  404468:	cset	w0, ne  // ne = any
  40446c:	lsl	w0, w0, #3
  404470:	ret
  404474:	nop
  404478:	adrp	x3, 42c000 <ferror@plt+0x2aa70>
  40447c:	cmp	x2, #0x0
  404480:	ldr	x6, [x3, #584]
  404484:	ldr	w3, [x6, #1128]
  404488:	ldr	w7, [x6, #1132]
  40448c:	ccmp	w7, w3, #0x0, ne  // ne = any
  404490:	b.ne	404544 <ferror@plt+0x2fb4>  // b.any
  404494:	mov	w10, #0xca00                	// #51712
  404498:	mov	w8, #0x0                   	// #0
  40449c:	mov	x3, #0x0                   	// #0
  4044a0:	movk	w10, #0x3b9a, lsl #16
  4044a4:	nop
  4044a8:	ldr	w5, [x1, x3, lsl #2]
  4044ac:	ldr	w4, [x0, x3, lsl #2]
  4044b0:	add	w5, w8, w5
  4044b4:	cmp	w4, w5
  4044b8:	add	w9, w4, w10
  4044bc:	csel	w4, w9, w4, lt  // lt = tstop
  4044c0:	cset	w8, lt  // lt = tstop
  4044c4:	sub	w4, w4, w5
  4044c8:	str	w4, [x0, x3, lsl #2]
  4044cc:	add	x3, x3, #0x1
  4044d0:	ldr	w4, [x6, #1128]
  4044d4:	cmp	x2, x3
  4044d8:	ccmp	w4, w7, #0x0, hi  // hi = pmore
  4044dc:	b.eq	4044a8 <ferror@plt+0x2f18>  // b.none
  4044e0:	ldr	w1, [x6, #1128]
  4044e4:	cmp	w8, #0x0
  4044e8:	ccmp	w7, w1, #0x0, ne  // ne = any
  4044ec:	b.ne	40451c <ferror@plt+0x2f8c>  // b.any
  4044f0:	mov	w2, #0xc9ff                	// #51711
  4044f4:	add	x3, x0, x3, lsl #2
  4044f8:	movk	w2, #0x3b9a, lsl #16
  4044fc:	nop
  404500:	ldr	w0, [x3]
  404504:	add	w1, w0, w2
  404508:	cmp	w0, #0x0
  40450c:	b.le	404530 <ferror@plt+0x2fa0>
  404510:	sub	w0, w0, #0x1
  404514:	str	w0, [x3]
  404518:	ldr	w0, [x6, #1128]
  40451c:	ldr	w0, [x6, #1128]
  404520:	cmp	w0, w7
  404524:	cset	w0, ne  // ne = any
  404528:	lsl	w0, w0, #3
  40452c:	ret
  404530:	str	w1, [x3], #4
  404534:	ldr	w0, [x6, #1128]
  404538:	cmp	w0, w7
  40453c:	b.eq	404500 <ferror@plt+0x2f70>  // b.none
  404540:	b	40451c <ferror@plt+0x2f8c>
  404544:	ldr	w0, [x6, #1128]
  404548:	ldr	w0, [x6, #1128]
  40454c:	cmp	w0, w7
  404550:	cset	w0, ne  // ne = any
  404554:	lsl	w0, w0, #3
  404558:	ret
  40455c:	nop
  404560:	adrp	x3, 42c000 <ferror@plt+0x2aa70>
  404564:	cmp	x2, #0x0
  404568:	ldr	x6, [x3, #584]
  40456c:	sub	x3, x2, #0x1
  404570:	ldr	w4, [x6, #1128]
  404574:	ldr	w7, [x6, #1132]
  404578:	ccmp	w7, w4, #0x0, ne  // ne = any
  40457c:	mov	w4, #0x0                   	// #0
  404580:	b.ne	4045ac <ferror@plt+0x301c>  // b.any
  404584:	nop
  404588:	ldr	w4, [x0, x3, lsl #2]
  40458c:	ldr	w5, [x1, x3, lsl #2]
  404590:	subs	w4, w4, w5
  404594:	b.ne	4045ac <ferror@plt+0x301c>  // b.any
  404598:	ldr	w5, [x6, #1128]
  40459c:	sub	x3, x3, #0x1
  4045a0:	cmp	x2, x3
  4045a4:	ccmp	w5, w7, #0x0, hi  // hi = pmore
  4045a8:	b.eq	404588 <ferror@plt+0x2ff8>  // b.none
  4045ac:	sbfx	x0, x4, #31, #1
  4045b0:	ldr	w1, [x6, #1128]
  4045b4:	add	x3, x3, #0x1
  4045b8:	lsr	w4, w4, #31
  4045bc:	eor	x3, x0, x3
  4045c0:	cmp	w1, w7
  4045c4:	add	x4, x3, x4
  4045c8:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  4045cc:	csel	x0, x4, x0, eq  // eq = none
  4045d0:	ret
  4045d4:	nop
  4045d8:	and	w0, w0, #0xff
  4045dc:	b	402a80 <ferror@plt+0x14f0>
  4045e0:	stp	x29, x30, [sp, #-112]!
  4045e4:	cmp	x5, #0x2
  4045e8:	mov	x29, sp
  4045ec:	stp	x19, x20, [sp, #16]
  4045f0:	mov	x20, #0x2                   	// #2
  4045f4:	mov	x19, x2
  4045f8:	stp	x21, x22, [sp, #32]
  4045fc:	csel	x20, x5, x20, cs  // cs = hs, nlast
  404600:	mov	x22, x1
  404604:	stp	x23, x24, [sp, #48]
  404608:	cmp	x2, x0
  40460c:	mov	x23, x3
  404610:	mov	x24, x4
  404614:	b.eq	404678 <ferror@plt+0x30e8>  // b.none
  404618:	mov	x21, x0
  40461c:	cmp	x2, x1
  404620:	b.eq	4046f0 <ferror@plt+0x3160>  // b.none
  404624:	ldr	x0, [x19, #32]
  404628:	cmp	x0, x20
  40462c:	b.cc	404660 <ferror@plt+0x30d0>  // b.lo, b.ul, b.last
  404630:	mov	x3, x23
  404634:	mov	x2, x19
  404638:	mov	x1, x22
  40463c:	mov	x0, x21
  404640:	blr	x24
  404644:	mov	w19, w0
  404648:	mov	w0, w19
  40464c:	ldp	x19, x20, [sp, #16]
  404650:	ldp	x21, x22, [sp, #32]
  404654:	ldp	x23, x24, [sp, #48]
  404658:	ldp	x29, x30, [sp], #112
  40465c:	ret
  404660:	ldr	x0, [x19]
  404664:	lsl	x1, x20, #2
  404668:	bl	402950 <ferror@plt+0x13c0>
  40466c:	str	x0, [x19]
  404670:	str	x20, [x19, #32]
  404674:	b	404630 <ferror@plt+0x30a0>
  404678:	ldp	x0, x1, [x2]
  40467c:	stp	x0, x1, [sp, #64]
  404680:	add	x21, sp, #0x40
  404684:	ldp	x0, x1, [x2, #16]
  404688:	stp	x0, x1, [sp, #80]
  40468c:	cmp	x2, x22
  404690:	ldp	x0, x1, [x2, #32]
  404694:	stp	x0, x1, [sp, #96]
  404698:	b.ne	4046a0 <ferror@plt+0x3110>  // b.any
  40469c:	mov	x22, x21
  4046a0:	lsl	x0, x20, #2
  4046a4:	bl	402930 <ferror@plt+0x13a0>
  4046a8:	stp	x0, xzr, [x19]
  4046ac:	mov	x3, x23
  4046b0:	mov	x2, x19
  4046b4:	stp	xzr, xzr, [x19, #16]
  4046b8:	mov	x1, x22
  4046bc:	mov	x0, x21
  4046c0:	str	x20, [x19, #32]
  4046c4:	strb	wzr, [x19, #40]
  4046c8:	blr	x24
  4046cc:	mov	w19, w0
  4046d0:	ldr	x0, [sp, #64]
  4046d4:	bl	401470 <free@plt>
  4046d8:	mov	w0, w19
  4046dc:	ldp	x19, x20, [sp, #16]
  4046e0:	ldp	x21, x22, [sp, #32]
  4046e4:	ldp	x23, x24, [sp, #48]
  4046e8:	ldp	x29, x30, [sp], #112
  4046ec:	ret
  4046f0:	ldp	x0, x1, [x19]
  4046f4:	stp	x0, x1, [sp, #64]
  4046f8:	add	x22, sp, #0x40
  4046fc:	ldp	x2, x3, [x19, #16]
  404700:	stp	x2, x3, [sp, #80]
  404704:	ldp	x0, x1, [x19, #32]
  404708:	stp	x0, x1, [sp, #96]
  40470c:	b	4046a0 <ferror@plt+0x3110>
  404710:	stp	x29, x30, [sp, #-32]!
  404714:	mov	x29, sp
  404718:	stp	x19, x20, [sp, #16]
  40471c:	and	w19, w0, #0xff
  404720:	mov	x20, x1
  404724:	bl	401440 <__ctype_b_loc@plt>
  404728:	ldr	x0, [x0]
  40472c:	ubfiz	x1, x19, #1, #8
  404730:	ldrh	w0, [x0, x1]
  404734:	tbz	w0, #8, 40475c <ferror@plt+0x31cc>
  404738:	sub	w19, w19, #0x37
  40473c:	sub	w1, w20, #0x1
  404740:	and	x0, x19, #0xff
  404744:	and	x1, x1, #0xff
  404748:	cmp	x20, w19, uxtb
  40474c:	csel	x0, x1, x0, ls  // ls = plast
  404750:	ldp	x19, x20, [sp, #16]
  404754:	ldp	x29, x30, [sp], #32
  404758:	ret
  40475c:	sub	w0, w19, #0x30
  404760:	and	x0, x0, #0xff
  404764:	ldp	x19, x20, [sp, #16]
  404768:	ldp	x29, x30, [sp], #32
  40476c:	ret
  404770:	stp	x29, x30, [sp, #-16]!
  404774:	adrp	x13, 42c000 <ferror@plt+0x2aa70>
  404778:	cmp	x1, #0x0
  40477c:	mov	x29, sp
  404780:	ldr	x8, [x13, #584]
  404784:	mov	x10, x0
  404788:	mov	x0, x3
  40478c:	ldr	w5, [x8, #1128]
  404790:	ldr	w7, [x8, #1132]
  404794:	ccmp	w7, w5, #0x0, ne  // ne = any
  404798:	b.ne	404808 <ferror@plt+0x3278>  // b.any
  40479c:	ldr	x12, [x3]
  4047a0:	mov	x11, #0xca00                	// #51712
  4047a4:	sub	x6, x1, #0x1
  4047a8:	mov	x5, #0x0                   	// #0
  4047ac:	movk	x11, #0x3b9a, lsl #16
  4047b0:	ldrsw	x7, [x10, x6, lsl #2]
  4047b4:	madd	x5, x5, x11, x7
  4047b8:	udiv	x7, x5, x2
  4047bc:	str	w7, [x12, x6, lsl #2]
  4047c0:	msub	x5, x7, x2, x5
  4047c4:	sub	x6, x6, #0x1
  4047c8:	ldr	w7, [x8, #1128]
  4047cc:	ldr	w9, [x8, #1132]
  4047d0:	cmp	w9, w7
  4047d4:	ccmp	x6, x1, #0x2, eq  // eq = none
  4047d8:	b.cc	4047b0 <ferror@plt+0x3220>  // b.lo, b.ul, b.last
  4047dc:	str	x1, [x0, #24]
  4047e0:	bl	4042e0 <ferror@plt+0x2d50>
  4047e4:	ldr	x0, [x13, #584]
  4047e8:	ldp	x29, x30, [sp], #16
  4047ec:	ldr	w1, [x0, #1128]
  4047f0:	ldr	w0, [x0, #1132]
  4047f4:	str	x5, [x4]
  4047f8:	cmp	w1, w0
  4047fc:	cset	w0, ne  // ne = any
  404800:	lsl	w0, w0, #3
  404804:	ret
  404808:	mov	x5, #0x0                   	// #0
  40480c:	b	4047dc <ferror@plt+0x324c>
  404810:	adrp	x3, 42c000 <ferror@plt+0x2aa70>
  404814:	mov	x5, #0x9                   	// #9
  404818:	adrp	x4, 413000 <ferror@plt+0x11a70>
  40481c:	sub	x5, x5, x2
  404820:	ldr	x7, [x3, #584]
  404824:	add	x4, x4, #0xa48
  404828:	cmp	x1, #0x0
  40482c:	sub	x3, x1, #0x1
  404830:	ldr	w6, [x7, #1128]
  404834:	ldr	w8, [x7, #1132]
  404838:	ldr	x9, [x4, x5, lsl #3]
  40483c:	ccmp	w6, w8, #0x0, ne  // ne = any
  404840:	ldr	x6, [x4, x2, lsl #3]
  404844:	b.ne	40487c <ferror@plt+0x32ec>  // b.any
  404848:	mov	x2, #0x0                   	// #0
  40484c:	nop
  404850:	ldrsw	x5, [x0, x3, lsl #2]
  404854:	mul	x2, x9, x2
  404858:	udiv	x4, x5, x6
  40485c:	add	w2, w4, w2
  404860:	str	w2, [x0, x3, lsl #2]
  404864:	msub	x2, x4, x6, x5
  404868:	sub	x3, x3, #0x1
  40486c:	ldr	w4, [x7, #1128]
  404870:	cmp	x3, x1
  404874:	ccmp	w4, w8, #0x0, cc  // cc = lo, ul, last
  404878:	b.eq	404850 <ferror@plt+0x32c0>  // b.none
  40487c:	ldr	w0, [x7, #1128]
  404880:	cmp	w0, w8
  404884:	cset	w0, ne  // ne = any
  404888:	lsl	w0, w0, #3
  40488c:	ret
  404890:	cmp	x3, x2
  404894:	ldr	w2, [x0, x3, lsl #2]
  404898:	b.cs	4048ac <ferror@plt+0x331c>  // b.hs, b.nlast
  40489c:	mov	x4, #0xffffffffffffffff    	// #-1
  4048a0:	cbnz	w2, 4048bc <ferror@plt+0x332c>
  4048a4:	mov	x0, x4
  4048a8:	ret
  4048ac:	mov	x4, #0x1                   	// #1
  4048b0:	cbnz	w2, 4048a4 <ferror@plt+0x3314>
  4048b4:	mov	x2, x3
  4048b8:	b	404560 <ferror@plt+0x2fd0>
  4048bc:	add	x2, x3, #0x1
  4048c0:	b	404560 <ferror@plt+0x2fd0>
  4048c4:	nop
  4048c8:	stp	x29, x30, [sp, #-80]!
  4048cc:	mov	x29, sp
  4048d0:	stp	x19, x20, [sp, #16]
  4048d4:	mov	x20, x3
  4048d8:	ldr	x3, [x1]
  4048dc:	stp	x21, x22, [sp, #32]
  4048e0:	mov	x22, x2
  4048e4:	ldr	x2, [x20, #32]
  4048e8:	mov	x21, x0
  4048ec:	ldr	x0, [x20]
  4048f0:	str	x23, [sp, #48]
  4048f4:	add	x3, x3, #0x1
  4048f8:	mov	x23, x1
  4048fc:	cmp	x3, x2
  404900:	b.ls	404918 <ferror@plt+0x3388>  // b.plast
  404904:	cmp	x3, #0x2
  404908:	mov	x19, #0x2                   	// #2
  40490c:	csel	x19, x3, x19, cs  // cs = hs, nlast
  404910:	cmp	x2, x19
  404914:	b.cc	404a00 <ferror@plt+0x3470>  // b.lo, b.ul, b.last
  404918:	lsl	x2, x2, #2
  40491c:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  404920:	mov	w1, #0x0                   	// #0
  404924:	bl	401350 <memset@plt>
  404928:	ldr	x7, [x19, #584]
  40492c:	mov	x8, #0x0                   	// #0
  404930:	mov	x5, #0x0                   	// #0
  404934:	ldr	w0, [x7, #1128]
  404938:	ldr	w4, [x7, #1132]
  40493c:	cmp	w4, w0
  404940:	b.ne	4049a8 <ferror@plt+0x3418>  // b.any
  404944:	mov	x3, #0x5a53                	// #23123
  404948:	mov	x2, #0xca00                	// #51712
  40494c:	movk	x3, #0xa09b, lsl #16
  404950:	movk	x2, #0x3b9a, lsl #16
  404954:	movk	x3, #0xb82f, lsl #32
  404958:	movk	x3, #0x44, lsl #48
  40495c:	ldr	x0, [x23]
  404960:	b	4049a0 <ferror@plt+0x3410>
  404964:	ldr	x4, [x21]
  404968:	ldr	x9, [x20]
  40496c:	ldrsw	x4, [x4, x5, lsl #2]
  404970:	madd	x6, x4, x22, x8
  404974:	lsr	x4, x6, #9
  404978:	umulh	x4, x4, x3
  40497c:	lsr	x4, x4, #11
  404980:	mov	x8, x4
  404984:	msub	x4, x4, x2, x6
  404988:	str	w4, [x9, x5, lsl #2]
  40498c:	add	x5, x5, #0x1
  404990:	ldr	w6, [x7, #1128]
  404994:	ldr	w4, [x7, #1132]
  404998:	cmp	w6, w4
  40499c:	b.ne	4049a8 <ferror@plt+0x3418>  // b.any
  4049a0:	cmp	x0, x5
  4049a4:	b.ne	404964 <ferror@plt+0x33d4>  // b.any
  4049a8:	ldr	w0, [x7, #1128]
  4049ac:	cmp	w0, w4
  4049b0:	b.ne	4049cc <ferror@plt+0x343c>  // b.any
  4049b4:	ldr	x1, [x20]
  4049b8:	cmp	x8, #0x0
  4049bc:	ldr	x0, [x23]
  4049c0:	str	w8, [x1, x5, lsl #2]
  4049c4:	cinc	x0, x0, ne  // ne = any
  4049c8:	str	x0, [x20, #24]
  4049cc:	mov	x0, x20
  4049d0:	bl	4042e0 <ferror@plt+0x2d50>
  4049d4:	ldr	x0, [x19, #584]
  4049d8:	ldp	x19, x20, [sp, #16]
  4049dc:	ldr	w1, [x0, #1128]
  4049e0:	ldr	w0, [x0, #1132]
  4049e4:	ldp	x21, x22, [sp, #32]
  4049e8:	cmp	w1, w0
  4049ec:	cset	w0, ne  // ne = any
  4049f0:	ldr	x23, [sp, #48]
  4049f4:	lsl	w0, w0, #3
  4049f8:	ldp	x29, x30, [sp], #80
  4049fc:	ret
  404a00:	lsl	x2, x19, #2
  404a04:	str	x2, [sp, #72]
  404a08:	mov	x1, x2
  404a0c:	bl	402950 <ferror@plt+0x13c0>
  404a10:	str	x0, [x20]
  404a14:	str	x19, [x20, #32]
  404a18:	ldr	x2, [sp, #72]
  404a1c:	b	40491c <ferror@plt+0x338c>
  404a20:	stp	x29, x30, [sp, #-48]!
  404a24:	mov	x29, sp
  404a28:	stp	x19, x20, [sp, #16]
  404a2c:	mov	x19, x0
  404a30:	ldr	x0, [x0, #16]
  404a34:	stp	x21, x22, [sp, #32]
  404a38:	mov	x21, x1
  404a3c:	add	x0, x21, x0
  404a40:	mov	x1, #0x8                   	// #8
  404a44:	bl	402900 <ferror@plt+0x1370>
  404a48:	mov	x1, #0xe38f                	// #58255
  404a4c:	movk	x1, #0x8e38, lsl #16
  404a50:	movk	x1, #0x38e3, lsl #32
  404a54:	movk	x1, #0xe38e, lsl #48
  404a58:	ldr	x2, [x19, #8]
  404a5c:	umulh	x0, x0, x1
  404a60:	lsr	x0, x0, #3
  404a64:	subs	x20, x0, x2
  404a68:	b.ne	404a90 <ferror@plt+0x3500>  // b.any
  404a6c:	ldp	x1, x2, [x19, #16]
  404a70:	add	x21, x1, x21
  404a74:	add	x2, x2, x20
  404a78:	stp	x0, x21, [x19, #8]
  404a7c:	str	x2, [x19, #24]
  404a80:	ldp	x19, x20, [sp, #16]
  404a84:	ldp	x21, x22, [sp, #32]
  404a88:	ldp	x29, x30, [sp], #48
  404a8c:	ret
  404a90:	ldr	x0, [x19, #24]
  404a94:	mov	x1, x20
  404a98:	mov	x22, #0x2                   	// #2
  404a9c:	bl	402900 <ferror@plt+0x1370>
  404aa0:	cmp	x0, x22
  404aa4:	ldr	x1, [x19, #32]
  404aa8:	csel	x22, x0, x22, cs  // cs = hs, nlast
  404aac:	cmp	x22, x1
  404ab0:	b.hi	404ae8 <ferror@plt+0x3558>  // b.pmore
  404ab4:	ldr	x1, [x19]
  404ab8:	lsl	x22, x20, #2
  404abc:	ldr	x2, [x19, #24]
  404ac0:	add	x0, x1, x22
  404ac4:	lsl	x2, x2, #2
  404ac8:	bl	401250 <memmove@plt>
  404acc:	ldr	x0, [x19]
  404ad0:	mov	x2, x22
  404ad4:	mov	w1, #0x0                   	// #0
  404ad8:	bl	401350 <memset@plt>
  404adc:	ldr	x0, [x19, #8]
  404ae0:	add	x0, x20, x0
  404ae4:	b	404a6c <ferror@plt+0x34dc>
  404ae8:	ldr	x0, [x19]
  404aec:	lsl	x1, x22, #2
  404af0:	bl	402950 <ferror@plt+0x13c0>
  404af4:	mov	x1, x0
  404af8:	str	x0, [x19]
  404afc:	str	x22, [x19, #32]
  404b00:	b	404ab8 <ferror@plt+0x3528>
  404b04:	nop
  404b08:	stp	x29, x30, [sp, #-80]!
  404b0c:	mov	x29, sp
  404b10:	stp	x23, x24, [sp, #48]
  404b14:	ldp	x3, x23, [x0, #16]
  404b18:	stp	x19, x20, [sp, #16]
  404b1c:	mov	x19, x0
  404b20:	stp	x21, x22, [sp, #32]
  404b24:	add	x21, x1, x3
  404b28:	cbz	x23, 404c90 <ferror@plt+0x3700>
  404b2c:	mov	x24, #0xe38f                	// #58255
  404b30:	mov	x0, x1
  404b34:	movk	x24, #0x8e38, lsl #16
  404b38:	mov	x2, #0x9                   	// #9
  404b3c:	movk	x24, #0x38e3, lsl #32
  404b40:	mov	x1, #0x8                   	// #8
  404b44:	movk	x24, #0xe38e, lsl #48
  404b48:	str	x25, [sp, #64]
  404b4c:	ldr	x25, [x19, #8]
  404b50:	umulh	x20, x3, x24
  404b54:	umulh	x22, x0, x24
  404b58:	and	x4, x20, #0xfffffffffffffff8
  404b5c:	add	x20, x4, x20, lsr #3
  404b60:	and	x4, x22, #0xfffffffffffffff8
  404b64:	subs	x20, x3, x20
  404b68:	add	x22, x4, x22, lsr #3
  404b6c:	csel	x20, x20, x2, ne  // ne = any
  404b70:	sub	x22, x0, x22
  404b74:	bl	402900 <ferror@plt+0x1370>
  404b78:	umulh	x2, x0, x24
  404b7c:	add	x3, x22, x20
  404b80:	sub	x1, x23, x25
  404b84:	cmp	x3, #0x9
  404b88:	lsr	x2, x2, #3
  404b8c:	b.ls	404c74 <ferror@plt+0x36e4>  // b.plast
  404b90:	sub	x2, x2, #0x1
  404b94:	cmp	x1, x2
  404b98:	b.cc	404cec <ferror@plt+0x375c>  // b.lo, b.ul, b.last
  404b9c:	ldr	x1, [x19, #24]
  404ba0:	mov	x24, #0x0                   	// #0
  404ba4:	mov	x23, #0x0                   	// #0
  404ba8:	cbnz	x1, 404d00 <ferror@plt+0x3770>
  404bac:	ldr	x0, [x19, #16]
  404bb0:	add	x0, x0, #0x9
  404bb4:	str	x0, [x19, #16]
  404bb8:	mov	x0, x23
  404bbc:	bl	402900 <ferror@plt+0x1370>
  404bc0:	ldr	x1, [x19, #32]
  404bc4:	mov	x20, #0x2                   	// #2
  404bc8:	cmp	x0, x20
  404bcc:	csel	x20, x0, x20, cs  // cs = hs, nlast
  404bd0:	cmp	x20, x1
  404bd4:	ldr	x0, [x19]
  404bd8:	b.hi	404da0 <ferror@plt+0x3810>  // b.pmore
  404bdc:	ldr	x3, [x19, #24]
  404be0:	mov	w1, #0x0                   	// #0
  404be4:	mov	x2, x24
  404be8:	add	x0, x0, x3, lsl #2
  404bec:	bl	401350 <memset@plt>
  404bf0:	ldr	x1, [x19, #24]
  404bf4:	stp	xzr, xzr, [x19, #8]
  404bf8:	add	x1, x23, x1
  404bfc:	str	x1, [x19, #24]
  404c00:	cbnz	x22, 404d20 <ferror@plt+0x3790>
  404c04:	str	x21, [x19, #16]
  404c08:	mov	x1, #0x8                   	// #8
  404c0c:	mov	x0, x21
  404c10:	bl	402900 <ferror@plt+0x1370>
  404c14:	mov	x1, x0
  404c18:	mov	x2, #0xe38f                	// #58255
  404c1c:	mov	x0, x19
  404c20:	movk	x2, #0x8e38, lsl #16
  404c24:	movk	x2, #0x38e3, lsl #32
  404c28:	movk	x2, #0xe38e, lsl #48
  404c2c:	umulh	x1, x1, x2
  404c30:	lsr	x1, x1, #3
  404c34:	str	x1, [x19, #8]
  404c38:	bl	4042e0 <ferror@plt+0x2d50>
  404c3c:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  404c40:	ldr	x0, [x0, #584]
  404c44:	ldr	w1, [x0, #1128]
  404c48:	ldr	w0, [x0, #1132]
  404c4c:	cmp	w1, w0
  404c50:	b.ne	404db4 <ferror@plt+0x3824>  // b.any
  404c54:	ldr	x25, [sp, #64]
  404c58:	mov	w20, #0x0                   	// #0
  404c5c:	mov	w0, w20
  404c60:	ldp	x19, x20, [sp, #16]
  404c64:	ldp	x21, x22, [sp, #32]
  404c68:	ldp	x23, x24, [sp, #48]
  404c6c:	ldp	x29, x30, [sp], #80
  404c70:	ret
  404c74:	cmp	x1, x2
  404c78:	ldr	x1, [x19, #24]
  404c7c:	b.cs	404d14 <ferror@plt+0x3784>  // b.hs, b.nlast
  404c80:	sub	x23, x25, x23
  404c84:	add	x23, x23, x2
  404c88:	lsl	x24, x23, #2
  404c8c:	b	404bb8 <ferror@plt+0x3628>
  404c90:	mov	x0, x21
  404c94:	str	x21, [x19, #16]
  404c98:	mov	x21, #0xe38f                	// #58255
  404c9c:	mov	x1, #0x8                   	// #8
  404ca0:	movk	x21, #0x8e38, lsl #16
  404ca4:	bl	402900 <ferror@plt+0x1370>
  404ca8:	movk	x21, #0x38e3, lsl #32
  404cac:	mov	x2, #0x2                   	// #2
  404cb0:	movk	x21, #0xe38e, lsl #48
  404cb4:	ldr	x1, [x19, #32]
  404cb8:	umulh	x21, x0, x21
  404cbc:	cmp	x21, #0xf
  404cc0:	lsr	x21, x21, #3
  404cc4:	csel	x21, x21, x2, hi  // hi = pmore
  404cc8:	cmp	x21, x1
  404ccc:	b.ls	404c58 <ferror@plt+0x36c8>  // b.plast
  404cd0:	ldr	x0, [x19]
  404cd4:	lsl	x1, x21, #2
  404cd8:	mov	w20, #0x0                   	// #0
  404cdc:	bl	402950 <ferror@plt+0x13c0>
  404ce0:	str	x0, [x19]
  404ce4:	str	x21, [x19, #32]
  404ce8:	b	404c5c <ferror@plt+0x36cc>
  404cec:	ldr	x1, [x19, #24]
  404cf0:	sub	x23, x25, x23
  404cf4:	add	x23, x23, x2
  404cf8:	lsl	x24, x23, #2
  404cfc:	cbz	x1, 404bac <ferror@plt+0x361c>
  404d00:	mov	x1, #0x9                   	// #9
  404d04:	mov	x0, x19
  404d08:	bl	404a20 <ferror@plt+0x3490>
  404d0c:	ldr	x1, [x19, #24]
  404d10:	b	404bb8 <ferror@plt+0x3628>
  404d14:	mov	x24, #0x0                   	// #0
  404d18:	mov	x23, #0x0                   	// #0
  404d1c:	b	404bb8 <ferror@plt+0x3628>
  404d20:	ldr	x0, [x19]
  404d24:	mov	x2, x22
  404d28:	bl	404810 <ferror@plt+0x3280>
  404d2c:	str	x21, [x19, #16]
  404d30:	mov	w20, w0
  404d34:	mov	x1, #0x8                   	// #8
  404d38:	mov	x0, x21
  404d3c:	bl	402900 <ferror@plt+0x1370>
  404d40:	mov	x2, #0xe38f                	// #58255
  404d44:	mov	x1, x0
  404d48:	movk	x2, #0x8e38, lsl #16
  404d4c:	mov	x0, x19
  404d50:	movk	x2, #0x38e3, lsl #32
  404d54:	movk	x2, #0xe38e, lsl #48
  404d58:	umulh	x1, x1, x2
  404d5c:	lsr	x1, x1, #3
  404d60:	str	x1, [x19, #8]
  404d64:	bl	4042e0 <ferror@plt+0x2d50>
  404d68:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  404d6c:	cmp	w20, #0x0
  404d70:	ldr	x0, [x0, #584]
  404d74:	ldr	w1, [x0, #1128]
  404d78:	ldr	w0, [x0, #1132]
  404d7c:	ccmp	w0, w1, #0x4, eq  // eq = none
  404d80:	b.ne	404db4 <ferror@plt+0x3824>  // b.any
  404d84:	mov	w0, w20
  404d88:	ldp	x19, x20, [sp, #16]
  404d8c:	ldp	x21, x22, [sp, #32]
  404d90:	ldp	x23, x24, [sp, #48]
  404d94:	ldr	x25, [sp, #64]
  404d98:	ldp	x29, x30, [sp], #80
  404d9c:	ret
  404da0:	lsl	x1, x20, #2
  404da4:	bl	402950 <ferror@plt+0x13c0>
  404da8:	str	x0, [x19]
  404dac:	str	x20, [x19, #32]
  404db0:	b	404bdc <ferror@plt+0x364c>
  404db4:	mov	w20, #0x8                   	// #8
  404db8:	mov	w0, w20
  404dbc:	ldp	x19, x20, [sp, #16]
  404dc0:	ldp	x21, x22, [sp, #32]
  404dc4:	ldp	x23, x24, [sp, #48]
  404dc8:	ldr	x25, [sp, #64]
  404dcc:	ldp	x29, x30, [sp], #80
  404dd0:	ret
  404dd4:	nop
  404dd8:	cbz	x1, 405050 <ferror@plt+0x3ac0>
  404ddc:	stp	x29, x30, [sp, #-64]!
  404de0:	mov	x29, sp
  404de4:	stp	x19, x20, [sp, #16]
  404de8:	mov	x19, x0
  404dec:	mov	x20, x1
  404df0:	ldr	x0, [x0, #16]
  404df4:	cmp	x0, x1
  404df8:	b.cc	404ea0 <ferror@plt+0x3910>  // b.lo, b.ul, b.last
  404dfc:	ldr	x1, [x19, #24]
  404e00:	cbz	x1, 404f54 <ferror@plt+0x39c4>
  404e04:	stp	x23, x24, [sp, #48]
  404e08:	mov	x23, #0xe38f                	// #58255
  404e0c:	movk	x23, #0x8e38, lsl #16
  404e10:	movk	x23, #0x38e3, lsl #32
  404e14:	stp	x21, x22, [sp, #32]
  404e18:	movk	x23, #0xe38e, lsl #48
  404e1c:	mov	x0, x20
  404e20:	mov	x1, #0x8                   	// #8
  404e24:	umulh	x21, x20, x23
  404e28:	and	x2, x21, #0xfffffffffffffff8
  404e2c:	add	x21, x2, x21, lsr #3
  404e30:	sub	x21, x20, x21
  404e34:	bl	402900 <ferror@plt+0x1370>
  404e38:	umulh	x22, x0, x23
  404e3c:	ldr	x2, [x19, #16]
  404e40:	lsr	x22, x22, #3
  404e44:	cbnz	x2, 404f00 <ferror@plt+0x3970>
  404e48:	lsl	x24, x22, #2
  404e4c:	cmp	x0, #0x8
  404e50:	b.hi	404f7c <ferror@plt+0x39ec>  // b.pmore
  404e54:	cmp	x20, x2
  404e58:	b.ls	404fd8 <ferror@plt+0x3a48>  // b.plast
  404e5c:	stp	xzr, xzr, [x19, #8]
  404e60:	cbnz	x21, 405008 <ferror@plt+0x3a78>
  404e64:	mov	x0, x19
  404e68:	bl	4042e0 <ferror@plt+0x2d50>
  404e6c:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  404e70:	ldr	x0, [x0, #584]
  404e74:	ldr	w1, [x0, #1128]
  404e78:	ldr	w0, [x0, #1132]
  404e7c:	cmp	w1, w0
  404e80:	b.eq	404f38 <ferror@plt+0x39a8>  // b.none
  404e84:	mov	w4, #0x8                   	// #8
  404e88:	mov	w0, w4
  404e8c:	ldp	x19, x20, [sp, #16]
  404e90:	ldp	x21, x22, [sp, #32]
  404e94:	ldp	x23, x24, [sp, #48]
  404e98:	ldp	x29, x30, [sp], #64
  404e9c:	ret
  404ea0:	sub	x0, x1, x0
  404ea4:	mov	x1, #0x8                   	// #8
  404ea8:	bl	402900 <ferror@plt+0x1370>
  404eac:	mov	x2, #0xe38f                	// #58255
  404eb0:	movk	x2, #0x8e38, lsl #16
  404eb4:	movk	x2, #0x38e3, lsl #32
  404eb8:	movk	x2, #0xe38e, lsl #48
  404ebc:	ldr	x1, [x19, #24]
  404ec0:	umulh	x0, x0, x2
  404ec4:	lsr	x0, x0, #3
  404ec8:	bl	402900 <ferror@plt+0x1370>
  404ecc:	cmn	x0, #0x1
  404ed0:	b.eq	405084 <ferror@plt+0x3af4>  // b.none
  404ed4:	ldr	x0, [x19, #24]
  404ed8:	cbnz	x0, 404e04 <ferror@plt+0x3874>
  404edc:	ldr	x0, [x19, #16]
  404ee0:	cmp	x0, x20
  404ee4:	b.cs	404f54 <ferror@plt+0x39c4>  // b.hs, b.nlast
  404ee8:	mov	w4, #0x0                   	// #0
  404eec:	str	xzr, [x19, #16]
  404ef0:	mov	w0, w4
  404ef4:	ldp	x19, x20, [sp, #16]
  404ef8:	ldp	x29, x30, [sp], #64
  404efc:	ret
  404f00:	ldr	x0, [x19, #8]
  404f04:	cmp	x22, x0
  404f08:	b.hi	40505c <ferror@plt+0x3acc>  // b.pmore
  404f0c:	umulh	x23, x2, x23
  404f10:	and	x0, x23, #0xfffffffffffffff8
  404f14:	add	x23, x0, x23, lsr #3
  404f18:	subs	x23, x2, x23
  404f1c:	b.eq	404f70 <ferror@plt+0x39e0>  // b.none
  404f20:	cbz	x21, 404e54 <ferror@plt+0x38c4>
  404f24:	add	x23, x23, #0x9
  404f28:	sub	x0, x23, x21
  404f2c:	cmp	x0, #0x9
  404f30:	b.hi	404f74 <ferror@plt+0x39e4>  // b.pmore
  404f34:	b	404e54 <ferror@plt+0x38c4>
  404f38:	mov	w4, #0x0                   	// #0
  404f3c:	mov	w0, w4
  404f40:	ldp	x19, x20, [sp, #16]
  404f44:	ldp	x21, x22, [sp, #32]
  404f48:	ldp	x23, x24, [sp, #48]
  404f4c:	ldp	x29, x30, [sp], #64
  404f50:	ret
  404f54:	sub	x20, x0, x20
  404f58:	str	x20, [x19, #16]
  404f5c:	mov	w4, #0x0                   	// #0
  404f60:	mov	w0, w4
  404f64:	ldp	x19, x20, [sp, #16]
  404f68:	ldp	x29, x30, [sp], #64
  404f6c:	ret
  404f70:	cbz	x21, 404e54 <ferror@plt+0x38c4>
  404f74:	mov	x24, #0x4                   	// #4
  404f78:	mov	x22, #0x1                   	// #1
  404f7c:	ldr	x0, [x19, #24]
  404f80:	mov	x1, x22
  404f84:	mov	x23, #0x2                   	// #2
  404f88:	bl	402900 <ferror@plt+0x1370>
  404f8c:	cmp	x0, x23
  404f90:	ldr	x1, [x19, #32]
  404f94:	csel	x23, x0, x23, cs  // cs = hs, nlast
  404f98:	cmp	x23, x1
  404f9c:	b.hi	405068 <ferror@plt+0x3ad8>  // b.pmore
  404fa0:	ldr	x1, [x19]
  404fa4:	add	x0, x1, x24
  404fa8:	ldr	x2, [x19, #24]
  404fac:	lsl	x2, x2, #2
  404fb0:	bl	401250 <memmove@plt>
  404fb4:	ldr	x0, [x19]
  404fb8:	mov	x2, x24
  404fbc:	mov	w1, #0x0                   	// #0
  404fc0:	bl	401350 <memset@plt>
  404fc4:	ldp	x2, x0, [x19, #16]
  404fc8:	add	x22, x0, x22
  404fcc:	str	x22, [x19, #24]
  404fd0:	cmp	x20, x2
  404fd4:	b.hi	404e5c <ferror@plt+0x38cc>  // b.pmore
  404fd8:	sub	x0, x2, x20
  404fdc:	str	x0, [x19, #16]
  404fe0:	mov	x1, #0x8                   	// #8
  404fe4:	bl	402900 <ferror@plt+0x1370>
  404fe8:	mov	x1, #0xe38f                	// #58255
  404fec:	movk	x1, #0x8e38, lsl #16
  404ff0:	movk	x1, #0x38e3, lsl #32
  404ff4:	movk	x1, #0xe38e, lsl #48
  404ff8:	umulh	x0, x0, x1
  404ffc:	lsr	x0, x0, #3
  405000:	str	x0, [x19, #8]
  405004:	cbz	x21, 404e64 <ferror@plt+0x38d4>
  405008:	ldr	x0, [x19]
  40500c:	mov	x2, #0x9                   	// #9
  405010:	ldr	x1, [x19, #24]
  405014:	sub	x2, x2, x21
  405018:	bl	404810 <ferror@plt+0x3280>
  40501c:	mov	w4, w0
  405020:	mov	x0, x19
  405024:	bl	4042e0 <ferror@plt+0x2d50>
  405028:	cmp	w4, #0x0
  40502c:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  405030:	ldr	x0, [x0, #584]
  405034:	ldr	w1, [x0, #1128]
  405038:	ldr	w0, [x0, #1132]
  40503c:	ccmp	w0, w1, #0x4, eq  // eq = none
  405040:	b.ne	404e84 <ferror@plt+0x38f4>  // b.any
  405044:	ldp	x21, x22, [sp, #32]
  405048:	ldp	x23, x24, [sp, #48]
  40504c:	b	404ef0 <ferror@plt+0x3960>
  405050:	mov	w4, #0x0                   	// #0
  405054:	mov	w0, w4
  405058:	ret
  40505c:	sub	x22, x22, x0
  405060:	lsl	x24, x22, #2
  405064:	b	404f7c <ferror@plt+0x39ec>
  405068:	ldr	x0, [x19]
  40506c:	lsl	x1, x23, #2
  405070:	bl	402950 <ferror@plt+0x13c0>
  405074:	mov	x1, x0
  405078:	str	x0, [x19]
  40507c:	str	x23, [x19, #32]
  405080:	b	404fa4 <ferror@plt+0x3a14>
  405084:	ldp	x19, x20, [sp, #16]
  405088:	mov	x1, #0x0                   	// #0
  40508c:	ldp	x29, x30, [sp], #64
  405090:	mov	w0, #0x2                   	// #2
  405094:	b	402680 <ferror@plt+0x10f0>
  405098:	stp	x29, x30, [sp, #-48]!
  40509c:	mov	x29, sp
  4050a0:	ldr	x3, [x0, #16]
  4050a4:	str	x21, [sp, #32]
  4050a8:	ldr	x21, [x0, #8]
  4050ac:	stp	x19, x20, [sp, #16]
  4050b0:	sub	x3, x3, x1
  4050b4:	mov	x19, x0
  4050b8:	mov	x0, #0x0                   	// #0
  4050bc:	cbnz	x21, 405160 <ferror@plt+0x3bd0>
  4050c0:	ldr	x2, [x19, #24]
  4050c4:	stp	x0, x3, [x19, #8]
  4050c8:	cbz	x2, 405150 <ferror@plt+0x3bc0>
  4050cc:	mov	x1, #0xe38f                	// #58255
  4050d0:	mov	x5, #0x9                   	// #9
  4050d4:	movk	x1, #0x8e38, lsl #16
  4050d8:	adrp	x4, 413000 <ferror@plt+0x11a70>
  4050dc:	movk	x1, #0x38e3, lsl #32
  4050e0:	add	x4, x4, #0xa48
  4050e4:	movk	x1, #0xe38e, lsl #48
  4050e8:	sub	x2, x2, x21
  4050ec:	ldr	x0, [x19]
  4050f0:	umulh	x1, x3, x1
  4050f4:	str	x2, [x19, #24]
  4050f8:	lsl	x2, x2, #2
  4050fc:	and	x6, x1, #0xfffffffffffffff8
  405100:	add	x1, x6, x1, lsr #3
  405104:	subs	x3, x3, x1
  405108:	add	x1, x0, x21, lsl #2
  40510c:	sub	x5, x5, x3
  405110:	csel	x3, x5, x3, ne  // ne = any
  405114:	ldr	x20, [x4, x3, lsl #3]
  405118:	bl	401250 <memmove@plt>
  40511c:	ldr	x0, [x19, #24]
  405120:	cbz	x0, 40513c <ferror@plt+0x3bac>
  405124:	ldr	x2, [x19]
  405128:	ldr	w0, [x2]
  40512c:	sdiv	w1, w0, w20
  405130:	msub	w1, w1, w20, w0
  405134:	sub	w0, w0, w1
  405138:	str	w0, [x2]
  40513c:	mov	x0, x19
  405140:	ldp	x19, x20, [sp, #16]
  405144:	ldr	x21, [sp, #32]
  405148:	ldp	x29, x30, [sp], #48
  40514c:	b	4042e0 <ferror@plt+0x2d50>
  405150:	ldp	x19, x20, [sp, #16]
  405154:	ldr	x21, [sp, #32]
  405158:	ldp	x29, x30, [sp], #48
  40515c:	ret
  405160:	mov	x20, x1
  405164:	mov	x0, x3
  405168:	mov	x1, #0x8                   	// #8
  40516c:	bl	402900 <ferror@plt+0x1370>
  405170:	mov	x1, #0xe38f                	// #58255
  405174:	movk	x1, #0x8e38, lsl #16
  405178:	movk	x1, #0x38e3, lsl #32
  40517c:	movk	x1, #0xe38e, lsl #48
  405180:	ldp	x2, x3, [x19, #8]
  405184:	umulh	x1, x0, x1
  405188:	lsr	x1, x1, #3
  40518c:	sub	x0, x1, x21
  405190:	sub	x21, x21, x1
  405194:	sub	x3, x3, x20
  405198:	add	x0, x0, x2
  40519c:	b	4050c0 <ferror@plt+0x3b30>
  4051a0:	stp	x29, x30, [sp, #-48]!
  4051a4:	mov	x29, sp
  4051a8:	stp	x19, x20, [sp, #16]
  4051ac:	and	w20, w2, #0xff
  4051b0:	mov	x19, x0
  4051b4:	ldr	x2, [x0, #16]
  4051b8:	str	x21, [sp, #32]
  4051bc:	and	w21, w3, #0xff
  4051c0:	cmp	x2, x1
  4051c4:	b.cs	4051fc <ferror@plt+0x3c6c>  // b.hs, b.nlast
  4051c8:	ldr	x3, [x0, #24]
  4051cc:	cbnz	x3, 40520c <ferror@plt+0x3c7c>
  4051d0:	str	x1, [x0, #16]
  4051d4:	mov	x0, x19
  4051d8:	bl	4042e0 <ferror@plt+0x2d50>
  4051dc:	ldr	x0, [x19, #24]
  4051e0:	cbz	x0, 4051ec <ferror@plt+0x3c5c>
  4051e4:	eor	w20, w20, w21
  4051e8:	strb	w20, [x19, #40]
  4051ec:	ldp	x19, x20, [sp, #16]
  4051f0:	ldr	x21, [sp, #32]
  4051f4:	ldp	x29, x30, [sp], #48
  4051f8:	ret
  4051fc:	subs	x1, x2, x1
  405200:	b.eq	4051d4 <ferror@plt+0x3c44>  // b.none
  405204:	bl	405098 <ferror@plt+0x3b08>
  405208:	b	4051d4 <ferror@plt+0x3c44>
  40520c:	sub	x1, x1, x2
  405210:	bl	404a20 <ferror@plt+0x3490>
  405214:	b	4051d4 <ferror@plt+0x3c44>
  405218:	stp	x29, x30, [sp, #-32]!
  40521c:	mov	x29, sp
  405220:	stp	x19, x20, [sp, #16]
  405224:	mov	x19, x1
  405228:	mov	x20, x0
  40522c:	ldr	x1, [x0, #32]
  405230:	ldr	x0, [x0]
  405234:	cmp	x1, #0x20
  405238:	b.ls	40529c <ferror@plt+0x3d0c>  // b.plast
  40523c:	mov	x1, #0x0                   	// #0
  405240:	cbz	x19, 40528c <ferror@plt+0x3cfc>
  405244:	mov	x6, #0x5a53                	// #23123
  405248:	mov	x5, #0xca00                	// #51712
  40524c:	movk	x6, #0xa09b, lsl #16
  405250:	mov	x4, #0xc9ff                	// #51711
  405254:	movk	x6, #0xb82f, lsl #32
  405258:	movk	x5, #0x3b9a, lsl #16
  40525c:	movk	x6, #0x44, lsl #48
  405260:	movk	x4, #0x3b9a, lsl #16
  405264:	nop
  405268:	lsr	x2, x19, #9
  40526c:	cmp	x19, x4
  405270:	umulh	x2, x2, x6
  405274:	lsr	x2, x2, #11
  405278:	msub	x3, x2, x5, x19
  40527c:	mov	x19, x2
  405280:	str	w3, [x0, x1, lsl #2]
  405284:	add	x1, x1, #0x1
  405288:	b.hi	405268 <ferror@plt+0x3cd8>  // b.pmore
  40528c:	str	x1, [x20, #24]
  405290:	ldp	x19, x20, [sp, #16]
  405294:	ldp	x29, x30, [sp], #32
  405298:	ret
  40529c:	mov	x1, #0x84                  	// #132
  4052a0:	bl	402950 <ferror@plt+0x13c0>
  4052a4:	mov	x1, #0x21                  	// #33
  4052a8:	str	x0, [x20]
  4052ac:	str	x1, [x20, #32]
  4052b0:	b	40523c <ferror@plt+0x3cac>
  4052b4:	nop
  4052b8:	stp	x29, x30, [sp, #-32]!
  4052bc:	cmp	w0, #0xa
  4052c0:	mov	x29, sp
  4052c4:	str	x19, [sp, #16]
  4052c8:	mov	w19, w0
  4052cc:	b.eq	4052ec <ferror@plt+0x3d5c>  // b.none
  4052d0:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  4052d4:	ldr	x1, [x0, #584]
  4052d8:	ldrh	w0, [x1, #1142]
  4052dc:	ldr	x1, [x1, #1104]
  4052e0:	sub	w0, w0, #0x1
  4052e4:	cmp	x1, w0, sxtw
  4052e8:	b.cs	4052fc <ferror@plt+0x3d6c>  // b.hs, b.nlast
  4052ec:	mov	w0, w19
  4052f0:	ldr	x19, [sp, #16]
  4052f4:	ldp	x29, x30, [sp], #32
  4052f8:	b	402a80 <ferror@plt+0x14f0>
  4052fc:	mov	w0, #0x5c                  	// #92
  405300:	bl	402a80 <ferror@plt+0x14f0>
  405304:	mov	w0, #0xa                   	// #10
  405308:	bl	402a80 <ferror@plt+0x14f0>
  40530c:	mov	w0, w19
  405310:	ldr	x19, [sp, #16]
  405314:	ldp	x29, x30, [sp], #32
  405318:	b	402a80 <ferror@plt+0x14f0>
  40531c:	nop
  405320:	stp	x29, x30, [sp, #-32]!
  405324:	tst	w2, #0xff
  405328:	mov	x29, sp
  40532c:	str	x19, [sp, #16]
  405330:	mov	x19, x0
  405334:	b.ne	405350 <ferror@plt+0x3dc0>  // b.any
  405338:	adrp	x0, 413000 <ferror@plt+0x11a70>
  40533c:	add	x0, x0, #0xa98
  405340:	ldrb	w0, [x0, x19]
  405344:	ldr	x19, [sp, #16]
  405348:	ldp	x29, x30, [sp], #32
  40534c:	b	4052b8 <ferror@plt+0x3d28>
  405350:	mov	w0, #0x2e                  	// #46
  405354:	bl	4052b8 <ferror@plt+0x3d28>
  405358:	adrp	x0, 413000 <ferror@plt+0x11a70>
  40535c:	add	x0, x0, #0xa98
  405360:	ldrb	w0, [x0, x19]
  405364:	ldr	x19, [sp, #16]
  405368:	ldp	x29, x30, [sp], #32
  40536c:	b	4052b8 <ferror@plt+0x3d28>
  405370:	stp	x29, x30, [sp, #-64]!
  405374:	tst	w2, #0xff
  405378:	mov	x29, sp
  40537c:	stp	x21, x22, [sp, #32]
  405380:	mov	x22, x1
  405384:	mov	w1, #0x2e                  	// #46
  405388:	stp	x19, x20, [sp, #16]
  40538c:	mov	x20, x0
  405390:	mov	w0, #0x20                  	// #32
  405394:	csel	w0, w1, w0, ne  // ne = any
  405398:	bl	4052b8 <ferror@plt+0x3d28>
  40539c:	subs	x1, x22, #0x1
  4053a0:	b.eq	405414 <ferror@plt+0x3e84>  // b.none
  4053a4:	mov	x19, #0x1                   	// #1
  4053a8:	mov	x0, #0x0                   	// #0
  4053ac:	nop
  4053b0:	add	x19, x19, x19, lsl #2
  4053b4:	add	x0, x0, #0x1
  4053b8:	cmp	x0, x1
  4053bc:	lsl	x19, x19, #1
  4053c0:	b.ne	4053b0 <ferror@plt+0x3e20>  // b.any
  4053c4:	cbz	x22, 405404 <ferror@plt+0x3e74>
  4053c8:	str	x23, [sp, #48]
  4053cc:	mov	x23, #0xcccccccccccccccc    	// #-3689348814741910324
  4053d0:	mov	x21, #0x0                   	// #0
  4053d4:	movk	x23, #0xcccd
  4053d8:	udiv	x2, x20, x19
  4053dc:	add	x21, x21, #0x1
  4053e0:	msub	x20, x2, x19, x20
  4053e4:	and	w0, w2, #0xff
  4053e8:	umulh	x19, x19, x23
  4053ec:	add	w0, w0, #0x30
  4053f0:	bl	4052b8 <ferror@plt+0x3d28>
  4053f4:	cmp	x22, x21
  4053f8:	lsr	x19, x19, #3
  4053fc:	b.hi	4053d8 <ferror@plt+0x3e48>  // b.pmore
  405400:	ldr	x23, [sp, #48]
  405404:	ldp	x19, x20, [sp, #16]
  405408:	ldp	x21, x22, [sp, #32]
  40540c:	ldp	x29, x30, [sp], #64
  405410:	ret
  405414:	and	w0, w20, #0xff
  405418:	ldp	x19, x20, [sp, #16]
  40541c:	add	w0, w0, #0x30
  405420:	ldp	x21, x22, [sp, #32]
  405424:	ldp	x29, x30, [sp], #64
  405428:	b	4052b8 <ferror@plt+0x3d28>
  40542c:	nop
  405430:	stp	x29, x30, [sp, #-176]!
  405434:	mov	x29, sp
  405438:	stp	x23, x24, [sp, #48]
  40543c:	mov	x23, x0
  405440:	ldrb	w0, [x0, #40]
  405444:	stp	x19, x20, [sp, #16]
  405448:	ldr	x24, [x23, #8]
  40544c:	cbnz	w0, 4055b4 <ferror@plt+0x4024>
  405450:	ldr	x0, [x23, #24]
  405454:	sub	x20, x0, #0x1
  405458:	cbz	x0, 405598 <ferror@plt+0x4008>
  40545c:	stp	x25, x26, [sp, #64]
  405460:	mov	x25, #0xe38f                	// #58255
  405464:	movk	x25, #0x8e38, lsl #16
  405468:	movk	x25, #0x38e3, lsl #32
  40546c:	sub	x24, x24, #0x1
  405470:	stp	x21, x22, [sp, #32]
  405474:	adrp	x22, 413000 <ferror@plt+0x11a70>
  405478:	add	x22, x22, #0xa98
  40547c:	stp	x27, x28, [sp, #80]
  405480:	add	x27, sp, #0x68
  405484:	mov	w5, #0x1                   	// #1
  405488:	movk	x25, #0xe38e, lsl #48
  40548c:	nop
  405490:	ldr	x0, [x23, #16]
  405494:	cmp	x20, x24
  405498:	ldr	x2, [x23]
  40549c:	cset	w21, eq  // eq = none
  4054a0:	umulh	x1, x0, x25
  4054a4:	csel	w5, w5, wzr, ne  // ne = any
  4054a8:	cmp	x20, #0x0
  4054ac:	stp	xzr, xzr, [x27]
  4054b0:	and	x3, x1, #0xfffffffffffffff8
  4054b4:	ldr	w2, [x2, x20, lsl #2]
  4054b8:	add	x1, x3, x1, lsr #3
  4054bc:	sub	x0, x0, x1
  4054c0:	stp	xzr, xzr, [x27, #16]
  4054c4:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4054c8:	stp	xzr, xzr, [x27, #32]
  4054cc:	mov	x19, #0x9                   	// #9
  4054d0:	sub	x19, x19, x0
  4054d4:	stp	xzr, xzr, [x27, #48]
  4054d8:	csel	x19, x19, xzr, ne  // ne = any
  4054dc:	str	xzr, [x27, #64]
  4054e0:	cbz	w2, 4055a8 <ferror@plt+0x4018>
  4054e4:	mov	w6, #0x6667                	// #26215
  4054e8:	mov	x3, #0x1                   	// #1
  4054ec:	movk	w6, #0x6666, lsl #16
  4054f0:	smull	x1, w2, w6
  4054f4:	add	x4, x27, x3, lsl #3
  4054f8:	asr	x1, x1, #34
  4054fc:	sub	w1, w1, w2, asr #31
  405500:	cmp	w1, #0x0
  405504:	add	w0, w1, w1, lsl #2
  405508:	sub	w0, w2, w0, lsl #1
  40550c:	mov	w2, w1
  405510:	cset	w1, ne  // ne = any
  405514:	cmp	x3, #0x8
  405518:	sxtw	x0, w0
  40551c:	stur	x0, [x4, #-8]
  405520:	cset	w0, ls  // ls = plast
  405524:	add	x3, x3, #0x1
  405528:	tst	w1, w0
  40552c:	b.ne	4054f0 <ferror@plt+0x3f60>  // b.any
  405530:	ldr	x28, [sp, #168]
  405534:	mov	x26, #0x8                   	// #8
  405538:	cbz	w5, 405540 <ferror@plt+0x3fb0>
  40553c:	cbz	x28, 405558 <ferror@plt+0x3fc8>
  405540:	cmp	w21, #0x0
  405544:	ccmp	x26, #0x8, #0x0, ne  // ne = any
  405548:	b.eq	405570 <ferror@plt+0x3fe0>  // b.none
  40554c:	ldrb	w0, [x22, x28]
  405550:	bl	4052b8 <ferror@plt+0x3d28>
  405554:	mov	w5, #0x0                   	// #0
  405558:	sub	x26, x26, #0x1
  40555c:	cmp	x26, #0x8
  405560:	ccmp	x19, x26, #0x2, ls  // ls = plast
  405564:	b.hi	40557c <ferror@plt+0x3fec>  // b.pmore
  405568:	ldr	x28, [x27, x26, lsl #3]
  40556c:	b	405538 <ferror@plt+0x3fa8>
  405570:	mov	w0, #0x2e                  	// #46
  405574:	bl	4052b8 <ferror@plt+0x3d28>
  405578:	b	40554c <ferror@plt+0x3fbc>
  40557c:	ldr	x0, [x23, #24]
  405580:	sub	x20, x20, #0x1
  405584:	cmp	x0, x20
  405588:	b.hi	405490 <ferror@plt+0x3f00>  // b.pmore
  40558c:	ldp	x21, x22, [sp, #32]
  405590:	ldp	x25, x26, [sp, #64]
  405594:	ldp	x27, x28, [sp, #80]
  405598:	ldp	x19, x20, [sp, #16]
  40559c:	ldp	x23, x24, [sp, #48]
  4055a0:	ldp	x29, x30, [sp], #176
  4055a4:	ret
  4055a8:	mov	x28, #0x0                   	// #0
  4055ac:	mov	x26, #0x8                   	// #8
  4055b0:	b	405538 <ferror@plt+0x3fa8>
  4055b4:	mov	w0, #0x2d                  	// #45
  4055b8:	bl	4052b8 <ferror@plt+0x3d28>
  4055bc:	b	405450 <ferror@plt+0x3ec0>
  4055c0:	ldr	x1, [x0, #24]
  4055c4:	ldrb	w2, [x0, #40]
  4055c8:	cmp	x1, #0x0
  4055cc:	cset	x1, ne  // ne = any
  4055d0:	neg	x0, x2
  4055d4:	eor	x0, x1, x0
  4055d8:	add	x0, x0, x2
  4055dc:	ret
  4055e0:	ldr	x2, [x0]
  4055e4:	mov	x1, #0x1                   	// #1
  4055e8:	stp	xzr, xzr, [x0, #8]
  4055ec:	str	w1, [x2]
  4055f0:	str	x1, [x0, #24]
  4055f4:	strb	wzr, [x0, #40]
  4055f8:	ret
  4055fc:	nop
  405600:	cmp	x0, x1
  405604:	b.eq	4057a0 <ferror@plt+0x4210>  // b.none
  405608:	ldr	x4, [x0, #24]
  40560c:	mov	x3, x0
  405610:	ldr	x5, [x1, #24]
  405614:	cbz	x4, 4056ec <ferror@plt+0x415c>
  405618:	ldrb	w0, [x0, #40]
  40561c:	cbz	x5, 40570c <ferror@plt+0x417c>
  405620:	ldrb	w10, [x1, #40]
  405624:	cbnz	w0, 405720 <ferror@plt+0x4190>
  405628:	mov	x0, #0x1                   	// #1
  40562c:	cbnz	w10, 405770 <ferror@plt+0x41e0>
  405630:	ldr	x2, [x1, #8]
  405634:	sub	x0, x4, x5
  405638:	ldr	x6, [x3, #8]
  40563c:	sub	x8, x2, x6
  405640:	add	x0, x0, x8
  405644:	cbnz	x0, 4057a4 <ferror@plt+0x4214>
  405648:	stp	x29, x30, [sp, #-16]!
  40564c:	cmp	x6, x2
  405650:	cset	w11, hi  // hi = pmore
  405654:	mov	x29, sp
  405658:	sub	x5, x5, x2
  40565c:	cmp	x6, x2
  405660:	ldr	x1, [x1]
  405664:	ldr	x0, [x3]
  405668:	b.ls	405744 <ferror@plt+0x41b4>  // b.plast
  40566c:	sub	x8, x6, x2
  405670:	add	x9, x0, x8, lsl #2
  405674:	add	x2, x2, x5
  405678:	mov	x0, x9
  40567c:	bl	404560 <ferror@plt+0x2fd0>
  405680:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  405684:	cmp	x0, x1
  405688:	b.eq	4056e4 <ferror@plt+0x4154>  // b.none
  40568c:	cbnz	x0, 405754 <ferror@plt+0x41c4>
  405690:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  405694:	cmp	x8, #0x0
  405698:	sub	x1, x8, #0x1
  40569c:	ldr	x3, [x0, #584]
  4056a0:	ldr	w0, [x3, #1128]
  4056a4:	ldr	w4, [x3, #1132]
  4056a8:	ccmp	w4, w0, #0x0, ne  // ne = any
  4056ac:	b.ne	4056d4 <ferror@plt+0x4144>  // b.any
  4056b0:	sub	x0, x9, x8, lsl #2
  4056b4:	nop
  4056b8:	ldr	w2, [x0, x1, lsl #2]
  4056bc:	sub	x1, x1, #0x1
  4056c0:	cbnz	w2, 405774 <ferror@plt+0x41e4>
  4056c4:	ldr	w2, [x3, #1128]
  4056c8:	cmp	w2, w4
  4056cc:	ccmp	x8, x1, #0x0, eq  // eq = none
  4056d0:	b.hi	4056b8 <ferror@plt+0x4128>  // b.pmore
  4056d4:	ldr	w0, [x3, #1128]
  4056d8:	cmp	w0, w4
  4056dc:	b.ne	405790 <ferror@plt+0x4200>  // b.any
  4056e0:	mov	x0, #0x0                   	// #0
  4056e4:	ldp	x29, x30, [sp], #16
  4056e8:	ret
  4056ec:	ldrb	w1, [x1, #40]
  4056f0:	cmp	x5, #0x0
  4056f4:	cset	x0, ne  // ne = any
  4056f8:	eor	x1, x1, #0x1
  4056fc:	neg	x2, x1
  405700:	eor	x0, x0, x2
  405704:	add	x0, x0, x1
  405708:	ret
  40570c:	and	x1, x0, #0xff
  405710:	neg	x0, x1
  405714:	eor	x0, x0, #0x1
  405718:	add	x0, x0, x1
  40571c:	ret
  405720:	cbz	w10, 405798 <ferror@plt+0x4208>
  405724:	ldr	x2, [x1, #8]
  405728:	sub	x4, x4, x5
  40572c:	ldr	x6, [x3, #8]
  405730:	sub	x8, x2, x6
  405734:	add	x4, x4, x8
  405738:	neg	x0, x4
  40573c:	cbz	x4, 405648 <ferror@plt+0x40b8>
  405740:	ret
  405744:	add	x9, x1, x8, lsl #2
  405748:	mov	x2, x6
  40574c:	mov	x1, x0
  405750:	b	405674 <ferror@plt+0x40e4>
  405754:	eor	w1, w10, w11
  405758:	eor	w1, w1, #0x1
  40575c:	and	x1, x1, #0xff
  405760:	neg	x2, x1
  405764:	eor	x0, x2, x0
  405768:	add	x0, x0, x1
  40576c:	b	4056e4 <ferror@plt+0x4154>
  405770:	ret
  405774:	eor	w10, w10, w11
  405778:	eor	w0, w10, #0x1
  40577c:	and	x1, x0, #0xff
  405780:	neg	x0, x1
  405784:	eor	x0, x0, #0x1
  405788:	add	x0, x0, x1
  40578c:	b	4056e4 <ferror@plt+0x4154>
  405790:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  405794:	b	4056e4 <ferror@plt+0x4154>
  405798:	mov	x0, #0xffffffffffffffff    	// #-1
  40579c:	ret
  4057a0:	mov	x0, #0x0                   	// #0
  4057a4:	ret
  4057a8:	cbz	x1, 4057b0 <ferror@plt+0x4220>
  4057ac:	b	405098 <ferror@plt+0x3b08>
  4057b0:	ret
  4057b4:	nop
  4057b8:	stp	x1, xzr, [x0]
  4057bc:	stp	xzr, xzr, [x0, #16]
  4057c0:	str	x2, [x0, #32]
  4057c4:	strb	wzr, [x0, #40]
  4057c8:	ret
  4057cc:	nop
  4057d0:	stp	x29, x30, [sp, #-32]!
  4057d4:	cmp	x1, #0x2
  4057d8:	mov	x29, sp
  4057dc:	stp	x19, x20, [sp, #16]
  4057e0:	mov	x19, x0
  4057e4:	mov	x20, #0x2                   	// #2
  4057e8:	csel	x20, x1, x20, cs  // cs = hs, nlast
  4057ec:	lsl	x0, x20, #2
  4057f0:	bl	402930 <ferror@plt+0x13a0>
  4057f4:	stp	x0, xzr, [x19]
  4057f8:	stp	xzr, xzr, [x19, #16]
  4057fc:	str	x20, [x19, #32]
  405800:	strb	wzr, [x19, #40]
  405804:	ldp	x19, x20, [sp, #16]
  405808:	ldp	x29, x30, [sp], #32
  40580c:	ret
  405810:	ldr	x0, [x0]
  405814:	b	401470 <free@plt>
  405818:	cmp	x0, x1
  40581c:	b.eq	4058a4 <ferror@plt+0x4314>  // b.none
  405820:	stp	x29, x30, [sp, #-48]!
  405824:	mov	x29, sp
  405828:	ldr	x2, [x1, #24]
  40582c:	stp	x19, x20, [sp, #16]
  405830:	mov	x19, x0
  405834:	ldr	x0, [x0, #32]
  405838:	str	x21, [sp, #32]
  40583c:	mov	x21, #0x2                   	// #2
  405840:	cmp	x2, x21
  405844:	csel	x21, x2, x21, cs  // cs = hs, nlast
  405848:	mov	x20, x1
  40584c:	cmp	x21, x0
  405850:	ldr	x0, [x19]
  405854:	b.hi	40588c <ferror@plt+0x42fc>  // b.pmore
  405858:	ldrb	w3, [x20, #40]
  40585c:	ldr	x1, [x20]
  405860:	strb	w3, [x19, #40]
  405864:	ldr	x3, [x20, #8]
  405868:	ldr	x21, [sp, #32]
  40586c:	str	x3, [x19, #8]
  405870:	ldr	x3, [x20, #16]
  405874:	str	x3, [x19, #16]
  405878:	str	x2, [x19, #24]
  40587c:	lsl	x2, x2, #2
  405880:	ldp	x19, x20, [sp, #16]
  405884:	ldp	x29, x30, [sp], #48
  405888:	b	401240 <memcpy@plt>
  40588c:	lsl	x1, x21, #2
  405890:	bl	402950 <ferror@plt+0x13c0>
  405894:	str	x21, [x19, #32]
  405898:	str	x0, [x19]
  40589c:	ldr	x2, [x20, #24]
  4058a0:	b	405858 <ferror@plt+0x42c8>
  4058a4:	ret
  4058a8:	stp	x29, x30, [sp, #-144]!
  4058ac:	mov	x29, sp
  4058b0:	stp	x19, x20, [sp, #16]
  4058b4:	ldr	x20, [x1, #24]
  4058b8:	stp	x23, x24, [sp, #48]
  4058bc:	mov	x23, x0
  4058c0:	mov	x24, x2
  4058c4:	cbz	x20, 405d6c <ferror@plt+0x47dc>
  4058c8:	ldr	x10, [x0, #24]
  4058cc:	stp	x21, x22, [sp, #32]
  4058d0:	mov	x19, x3
  4058d4:	mov	x22, x1
  4058d8:	cbz	x10, 405e10 <ferror@plt+0x4880>
  4058dc:	ldrb	w0, [x1, #40]
  4058e0:	stp	x25, x26, [sp, #64]
  4058e4:	cmp	x0, x3
  4058e8:	ldp	x19, x0, [x1]
  4058ec:	cset	w8, ne  // ne = any
  4058f0:	ldp	x9, x1, [x23]
  4058f4:	stp	x27, x28, [sp, #80]
  4058f8:	ldrb	w3, [x23, #40]
  4058fc:	sub	x4, x20, x0
  405900:	cmp	x1, x0
  405904:	sub	x2, x10, x1
  405908:	csel	x26, x1, x0, cs  // cs = hs, nlast
  40590c:	csel	x21, x1, x0, ls  // ls = plast
  405910:	cmp	x4, x2
  405914:	sub	x11, x26, x21
  405918:	csel	x25, x4, x2, cs  // cs = hs, nlast
  40591c:	cmp	w3, w8
  405920:	add	x25, x25, x26
  405924:	b.eq	40597c <ferror@plt+0x43ec>  // b.none
  405928:	cmp	x4, x2
  40592c:	b.eq	405e40 <ferror@plt+0x48b0>  // b.none
  405930:	cset	w27, hi  // hi = pmore
  405934:	ldr	x7, [x24]
  405938:	cbz	w27, 405984 <ferror@plt+0x43f4>
  40593c:	cbnz	x11, 405d8c <ferror@plt+0x47fc>
  405940:	adrp	x28, 42c000 <ferror@plt+0x2aa70>
  405944:	cmp	x20, x10
  405948:	csel	x1, x20, x10, ls  // ls = plast
  40594c:	mov	x0, x10
  405950:	ldr	x4, [x28, #584]
  405954:	mov	x2, x9
  405958:	cmp	x1, #0x0
  40595c:	mov	x9, x19
  405960:	mov	x10, x20
  405964:	mov	x19, x2
  405968:	mov	x20, x0
  40596c:	ldr	w5, [x4, #1132]
  405970:	cset	w0, ne  // ne = any
  405974:	mov	w6, #0x0                   	// #0
  405978:	b	4059b4 <ferror@plt+0x4424>
  40597c:	ldr	x7, [x24]
  405980:	add	x25, x25, #0x1
  405984:	cbnz	x11, 405b58 <ferror@plt+0x45c8>
  405988:	adrp	x28, 42c000 <ferror@plt+0x2aa70>
  40598c:	cmp	x10, x20
  405990:	csel	x1, x10, x20, ls  // ls = plast
  405994:	mov	w27, #0x0                   	// #0
  405998:	ldr	x4, [x28, #584]
  40599c:	cmp	x1, #0x0
  4059a0:	cset	w0, ne  // ne = any
  4059a4:	mov	w6, #0x0                   	// #0
  4059a8:	cmp	w3, w8
  4059ac:	ldr	w5, [x4, #1132]
  4059b0:	b.eq	405c10 <ferror@plt+0x4680>  // b.none
  4059b4:	ldr	w2, [x4, #1128]
  4059b8:	cmp	w0, #0x0
  4059bc:	mov	x3, #0x0                   	// #0
  4059c0:	ccmp	w2, w5, #0x0, ne  // ne = any
  4059c4:	b.ne	405a0c <ferror@plt+0x447c>  // b.any
  4059c8:	mov	w2, #0xca00                	// #51712
  4059cc:	movk	w2, #0x3b9a, lsl #16
  4059d0:	ldr	w8, [x19, x3, lsl #2]
  4059d4:	ldr	w5, [x9, x3, lsl #2]
  4059d8:	add	w8, w6, w8
  4059dc:	cmp	w5, w8
  4059e0:	add	w0, w5, w2
  4059e4:	csel	w5, w0, w5, lt  // lt = tstop
  4059e8:	cset	w6, lt  // lt = tstop
  4059ec:	sub	w5, w5, w8
  4059f0:	str	w5, [x7, x3, lsl #2]
  4059f4:	add	x3, x3, #0x1
  4059f8:	ldr	w0, [x4, #1128]
  4059fc:	ldr	w5, [x4, #1132]
  405a00:	cmp	w0, w5
  405a04:	ccmp	x1, x3, #0x0, eq  // eq = none
  405a08:	b.hi	4059d0 <ferror@plt+0x4440>  // b.pmore
  405a0c:	ldr	w0, [x4, #1128]
  405a10:	cmp	x10, x3
  405a14:	ccmp	w0, w5, #0x0, hi  // hi = pmore
  405a18:	b.ne	405a60 <ferror@plt+0x44d0>  // b.any
  405a1c:	mov	w2, #0xca00                	// #51712
  405a20:	movk	w2, #0x3b9a, lsl #16
  405a24:	nop
  405a28:	ldr	w5, [x9, x3, lsl #2]
  405a2c:	mov	w0, w6
  405a30:	cmp	w5, w6
  405a34:	add	w1, w5, w2
  405a38:	csel	w5, w1, w5, lt  // lt = tstop
  405a3c:	cset	w6, lt  // lt = tstop
  405a40:	sub	w5, w5, w0
  405a44:	str	w5, [x7, x3, lsl #2]
  405a48:	add	x3, x3, #0x1
  405a4c:	ldr	w0, [x4, #1128]
  405a50:	cmp	x10, x3
  405a54:	ldr	w5, [x4, #1132]
  405a58:	ccmp	w0, w5, #0x0, hi  // hi = pmore
  405a5c:	b.eq	405a28 <ferror@plt+0x4498>  // b.none
  405a60:	ldr	w0, [x4, #1128]
  405a64:	cmp	x20, x3
  405a68:	ccmp	w0, w5, #0x0, hi  // hi = pmore
  405a6c:	b.ne	405aac <ferror@plt+0x451c>  // b.any
  405a70:	mov	w1, #0xca00                	// #51712
  405a74:	movk	w1, #0x3b9a, lsl #16
  405a78:	ldr	w5, [x19, x3, lsl #2]
  405a7c:	add	w5, w6, w5
  405a80:	cmp	w5, #0x0
  405a84:	csel	w0, wzr, w1, le
  405a88:	cset	w6, gt
  405a8c:	sub	w5, w0, w5
  405a90:	str	w5, [x7, x3, lsl #2]
  405a94:	add	x3, x3, #0x1
  405a98:	ldr	w0, [x4, #1128]
  405a9c:	cmp	x20, x3
  405aa0:	ldr	w5, [x4, #1132]
  405aa4:	ccmp	w0, w5, #0x0, hi  // hi = pmore
  405aa8:	b.eq	405a78 <ferror@plt+0x44e8>  // b.none
  405aac:	ldr	w0, [x4, #1128]
  405ab0:	cmp	w0, w5
  405ab4:	b.ne	405b00 <ferror@plt+0x4570>  // b.any
  405ab8:	sub	x21, x21, x26
  405abc:	add	x21, x21, x25
  405ac0:	cmp	x21, x3
  405ac4:	b.ls	405b00 <ferror@plt+0x4570>  // b.plast
  405ac8:	cmp	w6, #0x0
  405acc:	mov	w0, #0xca00                	// #51712
  405ad0:	movk	w0, #0x3b9a, lsl #16
  405ad4:	csel	w0, w0, wzr, ne  // ne = any
  405ad8:	sub	w6, w0, w6
  405adc:	b	405ae8 <ferror@plt+0x4558>
  405ae0:	cmp	x3, x21
  405ae4:	b.eq	405b00 <ferror@plt+0x4570>  // b.none
  405ae8:	str	w6, [x7, x3, lsl #2]
  405aec:	add	x3, x3, #0x1
  405af0:	ldr	w0, [x4, #1128]
  405af4:	ldr	w5, [x4, #1132]
  405af8:	cmp	w0, w5
  405afc:	b.eq	405ae0 <ferror@plt+0x4550>  // b.none
  405b00:	ldr	w0, [x4, #1128]
  405b04:	cmp	w0, w5
  405b08:	b.eq	405e88 <ferror@plt+0x48f8>  // b.none
  405b0c:	ldr	w1, [x4, #1128]
  405b10:	mov	w0, #0x0                   	// #0
  405b14:	cmp	w1, w5
  405b18:	b.ne	405b38 <ferror@plt+0x45a8>  // b.any
  405b1c:	ldp	x19, x20, [sp, #16]
  405b20:	ldp	x21, x22, [sp, #32]
  405b24:	ldp	x23, x24, [sp, #48]
  405b28:	ldp	x25, x26, [sp, #64]
  405b2c:	ldp	x27, x28, [sp, #80]
  405b30:	ldp	x29, x30, [sp], #144
  405b34:	ret
  405b38:	mov	w0, #0x8                   	// #8
  405b3c:	ldp	x19, x20, [sp, #16]
  405b40:	ldp	x21, x22, [sp, #32]
  405b44:	ldp	x23, x24, [sp, #48]
  405b48:	ldp	x25, x26, [sp, #64]
  405b4c:	ldp	x27, x28, [sp, #80]
  405b50:	ldp	x29, x30, [sp], #144
  405b54:	ret
  405b58:	ldr	x0, [x22, #8]
  405b5c:	ldr	x1, [x23, #8]
  405b60:	cmp	x1, x0
  405b64:	b.hi	405e08 <ferror@plt+0x4878>  // b.pmore
  405b68:	cmp	w3, w8
  405b6c:	b.eq	405ee0 <ferror@plt+0x4950>  // b.none
  405b70:	mov	w27, #0x0                   	// #0
  405b74:	adrp	x28, 42c000 <ferror@plt+0x2aa70>
  405b78:	mov	w6, #0x0                   	// #0
  405b7c:	ldr	x4, [x28, #584]
  405b80:	ldr	w1, [x4, #1128]
  405b84:	ldr	w0, [x4, #1132]
  405b88:	cmp	w1, w0
  405b8c:	b.ne	405bd4 <ferror@plt+0x4644>  // b.any
  405b90:	mov	w5, #0xca00                	// #51712
  405b94:	mov	x1, #0x0                   	// #0
  405b98:	movk	w5, #0x3b9a, lsl #16
  405b9c:	nop
  405ba0:	ldr	w0, [x19, x1, lsl #2]
  405ba4:	add	w0, w6, w0
  405ba8:	cmp	w0, #0x0
  405bac:	csel	w2, wzr, w5, le
  405bb0:	cset	w6, gt
  405bb4:	sub	w0, w2, w0
  405bb8:	str	w0, [x7, x1, lsl #2]
  405bbc:	add	x1, x1, #0x1
  405bc0:	ldr	w2, [x4, #1128]
  405bc4:	cmp	x11, x1
  405bc8:	ldr	w0, [x4, #1132]
  405bcc:	ccmp	w2, w0, #0x0, hi  // hi = pmore
  405bd0:	b.eq	405ba0 <ferror@plt+0x4610>  // b.none
  405bd4:	ldr	w1, [x4, #1128]
  405bd8:	lsl	x2, x11, #2
  405bdc:	cmp	w1, w0
  405be0:	b.ne	405b38 <ferror@plt+0x45a8>  // b.any
  405be4:	sub	x0, x21, x26
  405be8:	add	x19, x19, x2
  405bec:	add	x20, x20, x0
  405bf0:	add	x7, x7, x2
  405bf4:	cmp	x10, x20
  405bf8:	ldr	w5, [x4, #1132]
  405bfc:	csel	x1, x10, x20, ls  // ls = plast
  405c00:	cmp	x1, #0x0
  405c04:	cset	w0, ne  // ne = any
  405c08:	cmp	w3, w8
  405c0c:	b.ne	4059b4 <ferror@plt+0x4424>  // b.any
  405c10:	ldr	w2, [x4, #1128]
  405c14:	cmp	w0, #0x0
  405c18:	mov	x3, #0x0                   	// #0
  405c1c:	ccmp	w2, w5, #0x0, ne  // ne = any
  405c20:	b.ne	405c74 <ferror@plt+0x46e4>  // b.any
  405c24:	mov	w2, #0xc9ff                	// #51711
  405c28:	mov	w8, #0x3600                	// #13824
  405c2c:	movk	w2, #0x3b9a, lsl #16
  405c30:	movk	w8, #0xc465, lsl #16
  405c34:	nop
  405c38:	ldr	w0, [x19, x3, lsl #2]
  405c3c:	ldr	w5, [x9, x3, lsl #2]
  405c40:	add	w6, w6, w0
  405c44:	add	w0, w6, w5
  405c48:	cmp	w0, w2
  405c4c:	add	w5, w0, w8
  405c50:	csel	w0, w5, w0, gt
  405c54:	str	w0, [x7, x3, lsl #2]
  405c58:	cset	w6, gt
  405c5c:	add	x3, x3, #0x1
  405c60:	ldr	w0, [x4, #1128]
  405c64:	ldr	w5, [x4, #1132]
  405c68:	cmp	w0, w5
  405c6c:	ccmp	x1, x3, #0x0, eq  // eq = none
  405c70:	b.hi	405c38 <ferror@plt+0x46a8>  // b.pmore
  405c74:	ldr	w0, [x4, #1128]
  405c78:	cmp	w0, w5
  405c7c:	ccmp	x10, x3, #0x0, eq  // eq = none
  405c80:	b.ls	405ccc <ferror@plt+0x473c>  // b.plast
  405c84:	mov	w1, #0xc9ff                	// #51711
  405c88:	mov	w8, #0x3600                	// #13824
  405c8c:	movk	w1, #0x3b9a, lsl #16
  405c90:	movk	w8, #0xc465, lsl #16
  405c94:	nop
  405c98:	ldr	w0, [x9, x3, lsl #2]
  405c9c:	add	w0, w6, w0
  405ca0:	cmp	w0, w1
  405ca4:	add	w2, w0, w8
  405ca8:	csel	w0, w2, w0, gt
  405cac:	str	w0, [x7, x3, lsl #2]
  405cb0:	add	x3, x3, #0x1
  405cb4:	cset	w6, gt
  405cb8:	ldr	w0, [x4, #1128]
  405cbc:	cmp	x10, x3
  405cc0:	ldr	w5, [x4, #1132]
  405cc4:	ccmp	w0, w5, #0x0, hi  // hi = pmore
  405cc8:	b.eq	405c98 <ferror@plt+0x4708>  // b.none
  405ccc:	ldr	w0, [x4, #1128]
  405cd0:	cmp	x20, x3
  405cd4:	ccmp	w0, w5, #0x0, hi  // hi = pmore
  405cd8:	b.ne	405d24 <ferror@plt+0x4794>  // b.any
  405cdc:	mov	w1, #0xc9ff                	// #51711
  405ce0:	mov	w8, #0x3600                	// #13824
  405ce4:	movk	w1, #0x3b9a, lsl #16
  405ce8:	movk	w8, #0xc465, lsl #16
  405cec:	nop
  405cf0:	ldr	w0, [x19, x3, lsl #2]
  405cf4:	add	w0, w6, w0
  405cf8:	cmp	w0, w1
  405cfc:	add	w2, w0, w8
  405d00:	csel	w0, w2, w0, gt
  405d04:	str	w0, [x7, x3, lsl #2]
  405d08:	cset	w6, gt
  405d0c:	add	x3, x3, #0x1
  405d10:	ldr	w0, [x4, #1128]
  405d14:	ldr	w5, [x4, #1132]
  405d18:	cmp	w0, w5
  405d1c:	ccmp	x20, x3, #0x0, eq  // eq = none
  405d20:	b.hi	405cf0 <ferror@plt+0x4760>  // b.pmore
  405d24:	ldr	w0, [x4, #1128]
  405d28:	cmp	w0, w5
  405d2c:	b.ne	405b00 <ferror@plt+0x4570>  // b.any
  405d30:	sub	x21, x21, x26
  405d34:	add	x21, x21, x25
  405d38:	cmp	x21, x3
  405d3c:	b.hi	405d4c <ferror@plt+0x47bc>  // b.pmore
  405d40:	b	405b00 <ferror@plt+0x4570>
  405d44:	cmp	x3, x21
  405d48:	b.eq	405b00 <ferror@plt+0x4570>  // b.none
  405d4c:	str	w6, [x7, x3, lsl #2]
  405d50:	add	x3, x3, #0x1
  405d54:	mov	w6, #0x0                   	// #0
  405d58:	ldr	w0, [x4, #1128]
  405d5c:	ldr	w5, [x4, #1132]
  405d60:	cmp	w0, w5
  405d64:	b.eq	405d44 <ferror@plt+0x47b4>  // b.none
  405d68:	b	405b00 <ferror@plt+0x4570>
  405d6c:	mov	x1, x0
  405d70:	mov	x0, x2
  405d74:	bl	405818 <ferror@plt+0x4288>
  405d78:	mov	w0, #0x0                   	// #0
  405d7c:	ldp	x19, x20, [sp, #16]
  405d80:	ldp	x23, x24, [sp, #48]
  405d84:	ldp	x29, x30, [sp], #144
  405d88:	ret
  405d8c:	ldr	x0, [x22, #8]
  405d90:	ldr	x1, [x23, #8]
  405d94:	cmp	x1, x0
  405d98:	mov	x1, x10
  405d9c:	mov	x0, x19
  405da0:	mov	x10, x20
  405da4:	mov	x19, x9
  405da8:	mov	x20, x1
  405dac:	mov	x9, x0
  405db0:	b.hi	405b74 <ferror@plt+0x45e4>  // b.pmore
  405db4:	lsl	x2, x11, #2
  405db8:	mov	x1, x9
  405dbc:	mov	x0, x7
  405dc0:	stp	x9, x2, [sp, #104]
  405dc4:	adrp	x28, 42c000 <ferror@plt+0x2aa70>
  405dc8:	str	w3, [sp, #120]
  405dcc:	str	x10, [sp, #128]
  405dd0:	str	w8, [sp, #140]
  405dd4:	bl	401240 <memcpy@plt>
  405dd8:	ldp	x9, x2, [sp, #104]
  405ddc:	mov	x7, x0
  405de0:	ldr	x10, [sp, #128]
  405de4:	sub	x0, x21, x26
  405de8:	ldr	x4, [x28, #584]
  405dec:	add	x10, x10, x0
  405df0:	ldr	w3, [sp, #120]
  405df4:	add	x9, x9, x2
  405df8:	ldr	w8, [sp, #140]
  405dfc:	add	x7, x7, x2
  405e00:	mov	w6, #0x0                   	// #0
  405e04:	b	405bf4 <ferror@plt+0x4664>
  405e08:	mov	w27, #0x0                   	// #0
  405e0c:	b	405db4 <ferror@plt+0x4824>
  405e10:	mov	x0, x2
  405e14:	bl	405818 <ferror@plt+0x4288>
  405e18:	ldrb	w1, [x22, #40]
  405e1c:	mov	w0, #0x0                   	// #0
  405e20:	ldp	x21, x22, [sp, #32]
  405e24:	cmp	x1, x19
  405e28:	cset	w1, ne  // ne = any
  405e2c:	strb	w1, [x24, #40]
  405e30:	ldp	x19, x20, [sp, #16]
  405e34:	ldp	x23, x24, [sp, #48]
  405e38:	ldp	x29, x30, [sp], #144
  405e3c:	ret
  405e40:	str	w3, [sp, #104]
  405e44:	cmp	x1, x0
  405e48:	str	w8, [sp, #112]
  405e4c:	lsl	x0, x11, #2
  405e50:	b.ls	405ec0 <ferror@plt+0x4930>  // b.plast
  405e54:	mov	x1, x19
  405e58:	mov	x2, x20
  405e5c:	add	x0, x9, x0
  405e60:	bl	404560 <ferror@plt+0x2fd0>
  405e64:	lsr	x27, x0, #63
  405e68:	ldr	x19, [x22]
  405e6c:	and	w27, w27, #0xff
  405e70:	ldr	w3, [sp, #104]
  405e74:	ldr	w8, [sp, #112]
  405e78:	ldr	x9, [x23]
  405e7c:	ldr	x20, [x22, #24]
  405e80:	ldr	x10, [x23, #24]
  405e84:	b	405934 <ferror@plt+0x43a4>
  405e88:	ldr	x1, [x22, #16]
  405e8c:	str	x25, [x24, #24]
  405e90:	ldr	x3, [x23, #16]
  405e94:	mov	x0, x24
  405e98:	ldrb	w2, [x23, #40]
  405e9c:	cmp	x1, x3
  405ea0:	csel	x1, x1, x3, cs  // cs = hs, nlast
  405ea4:	eor	w27, w27, w2
  405ea8:	stp	x26, x1, [x24, #8]
  405eac:	strb	w27, [x24, #40]
  405eb0:	bl	4042e0 <ferror@plt+0x2d50>
  405eb4:	ldr	x4, [x28, #584]
  405eb8:	ldr	w5, [x4, #1132]
  405ebc:	b	405b0c <ferror@plt+0x457c>
  405ec0:	add	x1, x19, x0
  405ec4:	mov	x2, x10
  405ec8:	mov	x0, x9
  405ecc:	bl	404560 <ferror@plt+0x2fd0>
  405ed0:	cmp	x0, #0x0
  405ed4:	cset	w27, le
  405ed8:	ldr	x19, [x22]
  405edc:	b	405e70 <ferror@plt+0x48e0>
  405ee0:	adrp	x28, 42c000 <ferror@plt+0x2aa70>
  405ee4:	lsl	x2, x11, #2
  405ee8:	mov	x0, x7
  405eec:	mov	x1, x19
  405ef0:	str	x2, [sp, #104]
  405ef4:	mov	w27, #0x0                   	// #0
  405ef8:	str	w3, [sp, #112]
  405efc:	stp	x9, x10, [sp, #120]
  405f00:	str	w8, [sp, #140]
  405f04:	bl	401240 <memcpy@plt>
  405f08:	ldr	x4, [x28, #584]
  405f0c:	mov	x7, x0
  405f10:	ldr	w3, [sp, #112]
  405f14:	mov	w6, #0x0                   	// #0
  405f18:	ldr	w8, [sp, #140]
  405f1c:	ldr	x2, [sp, #104]
  405f20:	ldp	x9, x10, [sp, #120]
  405f24:	b	405be4 <ferror@plt+0x4654>
  405f28:	stp	x29, x30, [sp, #-48]!
  405f2c:	mov	x4, x1
  405f30:	mov	x29, sp
  405f34:	ldr	x1, [x0, #24]
  405f38:	stp	x19, x20, [sp, #16]
  405f3c:	mov	x20, x0
  405f40:	mov	x19, x2
  405f44:	cmp	x1, x4
  405f48:	b.ls	405fac <ferror@plt+0x4a1c>  // b.plast
  405f4c:	stp	x21, x22, [sp, #32]
  405f50:	mov	x21, x3
  405f54:	sub	x3, x1, x4
  405f58:	ldr	x1, [x0]
  405f5c:	stp	xzr, xzr, [x19, #8]
  405f60:	lsl	x22, x4, #2
  405f64:	ldr	x0, [x21]
  405f68:	stp	xzr, xzr, [x21, #8]
  405f6c:	lsl	x2, x3, #2
  405f70:	str	x4, [x19, #24]
  405f74:	add	x1, x1, x22
  405f78:	str	x3, [x21, #24]
  405f7c:	bl	401240 <memcpy@plt>
  405f80:	ldr	x1, [x20]
  405f84:	mov	x2, x22
  405f88:	ldr	x0, [x19]
  405f8c:	bl	401240 <memcpy@plt>
  405f90:	mov	x0, x21
  405f94:	bl	4042e0 <ferror@plt+0x2d50>
  405f98:	mov	x0, x19
  405f9c:	ldp	x19, x20, [sp, #16]
  405fa0:	ldp	x21, x22, [sp, #32]
  405fa4:	ldp	x29, x30, [sp], #48
  405fa8:	b	4042e0 <ferror@plt+0x2d50>
  405fac:	mov	x1, x0
  405fb0:	mov	x0, x2
  405fb4:	bl	405818 <ferror@plt+0x4288>
  405fb8:	mov	x0, x19
  405fbc:	ldp	x19, x20, [sp, #16]
  405fc0:	ldp	x29, x30, [sp], #48
  405fc4:	b	4042e0 <ferror@plt+0x2d50>
  405fc8:	stp	x29, x30, [sp, #-48]!
  405fcc:	mov	x29, sp
  405fd0:	stp	x19, x20, [sp, #16]
  405fd4:	mov	x19, x0
  405fd8:	mov	x0, #0x2                   	// #2
  405fdc:	ldr	x20, [x1, #24]
  405fe0:	str	x21, [sp, #32]
  405fe4:	mov	x21, x1
  405fe8:	cmp	x20, x0
  405fec:	csel	x20, x20, x0, cs  // cs = hs, nlast
  405ff0:	lsl	x0, x20, #2
  405ff4:	bl	402930 <ferror@plt+0x13a0>
  405ff8:	mov	x1, x21
  405ffc:	strb	wzr, [x19, #40]
  406000:	ldr	x21, [sp, #32]
  406004:	stp	x0, xzr, [x19]
  406008:	mov	x0, x19
  40600c:	stp	xzr, xzr, [x19, #16]
  406010:	str	x20, [x19, #32]
  406014:	ldp	x19, x20, [sp, #16]
  406018:	ldp	x29, x30, [sp], #48
  40601c:	b	405818 <ferror@plt+0x4288>
  406020:	stp	x29, x30, [sp, #-32]!
  406024:	mov	x29, sp
  406028:	stp	x19, x20, [sp, #16]
  40602c:	mov	x19, x0
  406030:	mov	x20, x1
  406034:	mov	x0, #0x10                  	// #16
  406038:	bl	402930 <ferror@plt+0x13a0>
  40603c:	mov	x1, #0x4                   	// #4
  406040:	stp	x0, xzr, [x19]
  406044:	stp	xzr, xzr, [x19, #16]
  406048:	str	x1, [x19, #32]
  40604c:	strb	wzr, [x19, #40]
  406050:	cbz	x20, 406068 <ferror@plt+0x4ad8>
  406054:	mov	x1, x20
  406058:	mov	x0, x19
  40605c:	ldp	x19, x20, [sp, #16]
  406060:	ldp	x29, x30, [sp], #32
  406064:	b	405218 <ferror@plt+0x3c88>
  406068:	ldp	x19, x20, [sp, #16]
  40606c:	ldp	x29, x30, [sp], #32
  406070:	ret
  406074:	nop
  406078:	ldr	x0, [x0, #16]
  40607c:	ret
  406080:	ldr	x2, [x0, #24]
  406084:	cbz	x2, 406134 <ferror@plt+0x4ba4>
  406088:	ldr	x1, [x0, #8]
  40608c:	mov	x5, x0
  406090:	cmp	x1, x2
  406094:	b.ne	40613c <ferror@plt+0x4bac>  // b.any
  406098:	sub	x1, x2, #0x1
  40609c:	ldr	x0, [x0]
  4060a0:	b	4060ac <ferror@plt+0x4b1c>
  4060a4:	b.ls	4060c8 <ferror@plt+0x4b38>  // b.plast
  4060a8:	mov	x1, x3
  4060ac:	ldr	w4, [x0, x1, lsl #2]
  4060b0:	sub	x3, x1, #0x1
  4060b4:	lsl	x6, x1, #2
  4060b8:	cmp	x2, x3
  4060bc:	cbz	w4, 4060a4 <ferror@plt+0x4b14>
  4060c0:	add	x1, x1, #0x1
  4060c4:	lsl	x6, x1, #2
  4060c8:	mov	x3, #0xe38f                	// #58255
  4060cc:	add	x0, x0, x6
  4060d0:	movk	x3, #0x8e38, lsl #16
  4060d4:	mov	x4, #0x9                   	// #9
  4060d8:	ldr	x2, [x5, #16]
  4060dc:	movk	x3, #0x38e3, lsl #32
  4060e0:	movk	x3, #0xe38e, lsl #48
  4060e4:	ldursw	x0, [x0, #-4]
  4060e8:	umulh	x3, x2, x3
  4060ec:	and	x5, x3, #0xfffffffffffffff8
  4060f0:	add	x3, x5, x3, lsr #3
  4060f4:	subs	x2, x2, x3
  4060f8:	mov	x3, #0x1                   	// #1
  4060fc:	csel	x2, x2, x4, ne  // ne = any
  406100:	cbz	x0, 406124 <ferror@plt+0x4b94>
  406104:	mov	x5, #0xcccccccccccccccc    	// #-3689348814741910324
  406108:	movk	x5, #0xcccd
  40610c:	nop
  406110:	umulh	x4, x0, x5
  406114:	cmp	x0, #0x9
  406118:	add	x3, x3, #0x1
  40611c:	lsr	x0, x4, #3
  406120:	b.hi	406110 <ferror@plt+0x4b80>  // b.pmore
  406124:	add	x1, x1, x1, lsl #3
  406128:	add	x2, x2, x3
  40612c:	sub	x1, x1, #0x13
  406130:	add	x2, x1, x2
  406134:	mov	x0, x2
  406138:	ret
  40613c:	stp	x29, x30, [sp, #-16]!
  406140:	mov	x29, sp
  406144:	bl	404328 <ferror@plt+0x2d98>
  406148:	ldr	x1, [x5, #16]
  40614c:	ldp	x29, x30, [sp], #16
  406150:	add	x2, x0, x1
  406154:	mov	x0, x2
  406158:	ret
  40615c:	nop
  406160:	ldrb	w2, [x0, #40]
  406164:	cbnz	w2, 4061d8 <ferror@plt+0x4c48>
  406168:	mov	x8, #0x5a53                	// #23123
  40616c:	mov	x7, #0xca00                	// #51712
  406170:	movk	x8, #0xa09b, lsl #16
  406174:	mov	x2, #0x0                   	// #0
  406178:	movk	x8, #0xb82f, lsl #32
  40617c:	movk	x7, #0x3b9a, lsl #16
  406180:	movk	x8, #0x44, lsl #48
  406184:	ldr	x6, [x0, #8]
  406188:	ldr	x3, [x0, #24]
  40618c:	b	4061b0 <ferror@plt+0x4c20>
  406190:	lsr	x4, x5, #9
  406194:	umulh	x4, x4, x8
  406198:	cmp	x2, x4, lsr #11
  40619c:	b.ne	4061cc <ferror@plt+0x4c3c>  // b.any
  4061a0:	ldr	x2, [x0]
  4061a4:	ldrsw	x2, [x2, x3, lsl #2]
  4061a8:	adds	x2, x2, x5
  4061ac:	b.cs	4061cc <ferror@plt+0x4c3c>  // b.hs, b.nlast
  4061b0:	cmp	x6, x3
  4061b4:	mul	x5, x2, x7
  4061b8:	sub	x3, x3, #0x1
  4061bc:	b.cc	406190 <ferror@plt+0x4c00>  // b.lo, b.ul, b.last
  4061c0:	mov	w0, #0x0                   	// #0
  4061c4:	str	x2, [x1]
  4061c8:	ret
  4061cc:	mov	x1, #0x0                   	// #0
  4061d0:	mov	w0, #0x2                   	// #2
  4061d4:	b	402680 <ferror@plt+0x10f0>
  4061d8:	mov	x1, #0x0                   	// #0
  4061dc:	mov	w0, #0x0                   	// #0
  4061e0:	b	402680 <ferror@plt+0x10f0>
  4061e4:	nop
  4061e8:	stp	x29, x30, [sp, #-32]!
  4061ec:	mov	x29, sp
  4061f0:	stp	x19, x20, [sp, #16]
  4061f4:	mov	x19, x1
  4061f8:	mov	x1, x0
  4061fc:	mov	x0, x2
  406200:	ldr	x2, [x19, #8]
  406204:	cbnz	x2, 406224 <ferror@plt+0x4c94>
  406208:	mov	x20, x3
  40620c:	bl	405818 <ferror@plt+0x4288>
  406210:	mov	x1, x20
  406214:	mov	x0, x19
  406218:	ldp	x19, x20, [sp, #16]
  40621c:	ldp	x29, x30, [sp], #32
  406220:	b	406160 <ferror@plt+0x4bd0>
  406224:	ldp	x19, x20, [sp, #16]
  406228:	mov	x1, #0x0                   	// #0
  40622c:	ldp	x29, x30, [sp], #32
  406230:	mov	w0, #0x1                   	// #1
  406234:	b	402680 <ferror@plt+0x10f0>
  406238:	stp	x29, x30, [sp, #-48]!
  40623c:	mov	x29, sp
  406240:	add	x3, sp, #0x28
  406244:	str	x19, [sp, #16]
  406248:	mov	x19, x2
  40624c:	str	xzr, [sp, #40]
  406250:	bl	4061e8 <ferror@plt+0x4c58>
  406254:	cbnz	w0, 406270 <ferror@plt+0x4ce0>
  406258:	ldr	x1, [x19, #24]
  40625c:	cbz	x1, 406270 <ferror@plt+0x4ce0>
  406260:	ldr	x1, [sp, #40]
  406264:	cbz	x1, 406270 <ferror@plt+0x4ce0>
  406268:	mov	x0, x19
  40626c:	bl	404b08 <ferror@plt+0x3578>
  406270:	ldr	x19, [sp, #16]
  406274:	ldp	x29, x30, [sp], #48
  406278:	ret
  40627c:	nop
  406280:	stp	x29, x30, [sp, #-48]!
  406284:	mov	x29, sp
  406288:	add	x3, sp, #0x28
  40628c:	str	x19, [sp, #16]
  406290:	mov	x19, x2
  406294:	str	xzr, [sp, #40]
  406298:	bl	4061e8 <ferror@plt+0x4c58>
  40629c:	cbnz	w0, 4062ac <ferror@plt+0x4d1c>
  4062a0:	ldr	x1, [sp, #40]
  4062a4:	mov	x0, x19
  4062a8:	bl	404dd8 <ferror@plt+0x3848>
  4062ac:	ldr	x19, [sp, #16]
  4062b0:	ldp	x29, x30, [sp], #48
  4062b4:	ret
  4062b8:	stp	x29, x30, [sp, #-48]!
  4062bc:	mov	x29, sp
  4062c0:	add	x3, sp, #0x28
  4062c4:	stp	x19, x20, [sp, #16]
  4062c8:	mov	x20, x2
  4062cc:	str	xzr, [sp, #40]
  4062d0:	bl	4061e8 <ferror@plt+0x4c58>
  4062d4:	mov	w19, w0
  4062d8:	cbnz	w0, 4062fc <ferror@plt+0x4d6c>
  4062dc:	ldr	x1, [x20, #16]
  4062e0:	ldr	x0, [sp, #40]
  4062e4:	cmp	x1, x0
  4062e8:	b.hi	40630c <ferror@plt+0x4d7c>  // b.pmore
  4062ec:	b.cs	4062fc <ferror@plt+0x4d6c>  // b.hs, b.nlast
  4062f0:	ldr	x2, [x20, #24]
  4062f4:	cbnz	x2, 406328 <ferror@plt+0x4d98>
  4062f8:	str	x0, [x20, #16]
  4062fc:	mov	w0, w19
  406300:	ldp	x19, x20, [sp, #16]
  406304:	ldp	x29, x30, [sp], #48
  406308:	ret
  40630c:	sub	x1, x1, x0
  406310:	mov	x0, x20
  406314:	bl	405098 <ferror@plt+0x3b08>
  406318:	mov	w0, w19
  40631c:	ldp	x19, x20, [sp, #16]
  406320:	ldp	x29, x30, [sp], #48
  406324:	ret
  406328:	sub	x1, x0, x1
  40632c:	mov	x0, x20
  406330:	bl	404a20 <ferror@plt+0x3490>
  406334:	b	4062fc <ferror@plt+0x4d6c>
  406338:	stp	xzr, xzr, [x0, #8]
  40633c:	str	xzr, [x0, #24]
  406340:	strb	wzr, [x0, #40]
  406344:	cbz	x1, 40634c <ferror@plt+0x4dbc>
  406348:	b	405218 <ferror@plt+0x3c88>
  40634c:	ret
  406350:	mov	x2, x1
  406354:	stp	x29, x30, [sp, #-16]!
  406358:	mov	x29, sp
  40635c:	ldr	x3, [x0, #8]
  406360:	ldr	x1, [x0, #24]
  406364:	ldr	x4, [x2, #24]
  406368:	sub	x0, x1, x3
  40636c:	cmp	x1, #0x0
  406370:	csel	x1, x0, x1, ne  // ne = any
  406374:	ldr	x0, [x2, #8]
  406378:	cbz	x4, 406388 <ferror@plt+0x4df8>
  40637c:	sub	x4, x4, x0
  406380:	cmp	x1, x4
  406384:	csel	x1, x1, x4, cs  // cs = hs, nlast
  406388:	cmp	x3, x0
  40638c:	csel	x0, x3, x0, cs  // cs = hs, nlast
  406390:	bl	402900 <ferror@plt+0x1370>
  406394:	ldp	x29, x30, [sp], #16
  406398:	mov	x1, #0x1                   	// #1
  40639c:	b	402900 <ferror@plt+0x1370>
  4063a0:	stp	x29, x30, [sp, #-48]!
  4063a4:	mov	x29, sp
  4063a8:	stp	x19, x20, [sp, #16]
  4063ac:	mov	x20, x0
  4063b0:	mov	x19, x1
  4063b4:	ldr	x0, [x0, #8]
  4063b8:	stp	x21, x22, [sp, #32]
  4063bc:	mov	x22, x2
  4063c0:	ldr	x1, [x1, #8]
  4063c4:	bl	402900 <ferror@plt+0x1370>
  4063c8:	mov	x21, x0
  4063cc:	mov	x1, #0x8                   	// #8
  4063d0:	mov	x0, x22
  4063d4:	bl	402900 <ferror@plt+0x1370>
  4063d8:	mov	x2, x0
  4063dc:	mov	x0, #0xe38f                	// #58255
  4063e0:	mov	x1, #0x1                   	// #1
  4063e4:	movk	x0, #0x8e38, lsl #16
  4063e8:	movk	x0, #0x38e3, lsl #32
  4063ec:	movk	x0, #0xe38e, lsl #48
  4063f0:	umulh	x2, x2, x0
  4063f4:	lsr	x2, x2, #3
  4063f8:	cmp	x2, x21
  4063fc:	csel	x0, x2, x21, cs  // cs = hs, nlast
  406400:	bl	402900 <ferror@plt+0x1370>
  406404:	mov	x21, x0
  406408:	ldr	x1, [x20, #8]
  40640c:	ldr	x0, [x20, #24]
  406410:	ldr	x2, [x19, #24]
  406414:	sub	x3, x0, x1
  406418:	cmp	x0, #0x0
  40641c:	ldr	x1, [x19, #8]
  406420:	csel	x0, x3, x0, ne  // ne = any
  406424:	cmp	x2, #0x0
  406428:	sub	x1, x2, x1
  40642c:	csel	x1, x1, x2, ne  // ne = any
  406430:	bl	402900 <ferror@plt+0x1370>
  406434:	mov	x1, x21
  406438:	ldp	x19, x20, [sp, #16]
  40643c:	ldp	x21, x22, [sp, #32]
  406440:	ldp	x29, x30, [sp], #48
  406444:	b	402900 <ferror@plt+0x1370>
  406448:	stp	x29, x30, [sp, #-320]!
  40644c:	mov	x29, sp
  406450:	stp	x25, x26, [sp, #64]
  406454:	mov	x25, x0
  406458:	ldr	x0, [x1, #24]
  40645c:	cbz	x0, 406934 <ferror@plt+0x53a4>
  406460:	stp	x23, x24, [sp, #48]
  406464:	mov	x23, x1
  406468:	mov	x24, x3
  40646c:	ldr	x1, [x25, #24]
  406470:	stp	x21, x22, [sp, #32]
  406474:	mov	x21, x2
  406478:	cbz	x1, 406640 <ferror@plt+0x50b0>
  40647c:	cmp	x0, #0x1
  406480:	b.eq	406954 <ferror@plt+0x53c4>  // b.none
  406484:	mov	x2, x24
  406488:	mov	x1, x23
  40648c:	mov	x0, x25
  406490:	stp	x19, x20, [sp, #16]
  406494:	bl	4063a0 <ferror@plt+0x4e10>
  406498:	mov	x20, #0x2                   	// #2
  40649c:	cmp	x0, x20
  4064a0:	csel	x19, x0, x20, cs  // cs = hs, nlast
  4064a4:	lsl	x0, x19, #2
  4064a8:	bl	402930 <ferror@plt+0x13a0>
  4064ac:	mov	x2, x0
  4064b0:	mov	x1, x25
  4064b4:	add	x0, sp, #0xb0
  4064b8:	stp	x2, xzr, [sp, #176]
  4064bc:	stp	xzr, xzr, [sp, #192]
  4064c0:	str	x19, [sp, #208]
  4064c4:	strb	wzr, [sp, #216]
  4064c8:	bl	405818 <ferror@plt+0x4288>
  4064cc:	add	x0, sp, #0xe0
  4064d0:	mov	x1, x23
  4064d4:	bl	405fc8 <ferror@plt+0x4a38>
  4064d8:	ldr	x19, [x23, #24]
  4064dc:	ldr	x0, [sp, #200]
  4064e0:	cmp	x0, x19
  4064e4:	b.cc	4069b8 <ferror@plt+0x5428>  // b.lo, b.ul, b.last
  4064e8:	ldr	x2, [sp, #184]
  4064ec:	ldr	x0, [x23, #16]
  4064f0:	add	x2, x2, x2, lsl #3
  4064f4:	str	x2, [sp, #192]
  4064f8:	cbz	x0, 40650c <ferror@plt+0x4f7c>
  4064fc:	ldr	x1, [sp, #200]
  406500:	cbnz	x1, 4069f8 <ferror@plt+0x5468>
  406504:	add	x2, x2, x0
  406508:	str	x2, [sp, #192]
  40650c:	mov	x1, #0x8                   	// #8
  406510:	bl	402900 <ferror@plt+0x1370>
  406514:	mov	x2, #0xe38f                	// #58255
  406518:	movk	x2, #0x8e38, lsl #16
  40651c:	movk	x2, #0x38e3, lsl #32
  406520:	movk	x2, #0xe38e, lsl #48
  406524:	ldr	x1, [sp, #184]
  406528:	umulh	x0, x0, x2
  40652c:	sub	x1, x1, x0, lsr #3
  406530:	ldr	x0, [sp, #200]
  406534:	add	x2, x1, x1, lsl #3
  406538:	stp	x1, x2, [sp, #184]
  40653c:	cmp	x2, x24
  406540:	b.cs	40654c <ferror@plt+0x4fbc>  // b.hs, b.nlast
  406544:	cbnz	x0, 406a0c <ferror@plt+0x547c>
  406548:	str	x2, [sp, #192]
  40654c:	ldr	x2, [sp, #208]
  406550:	cmp	x2, x0
  406554:	b.eq	406a68 <ferror@plt+0x54d8>  // b.none
  406558:	ldr	x2, [sp, #176]
  40655c:	add	x3, x0, #0x1
  406560:	str	x3, [sp, #200]
  406564:	cmp	x3, x1
  406568:	str	wzr, [x2, x0, lsl #2]
  40656c:	b.eq	406ad8 <ferror@plt+0x5548>  // b.none
  406570:	ldr	x20, [sp, #248]
  406574:	ldr	x0, [sp, #232]
  406578:	lsl	x19, x20, #2
  40657c:	cmp	x0, x20
  406580:	b.eq	406a94 <ferror@plt+0x5504>  // b.none
  406584:	ldr	x2, [x21, #32]
  406588:	cmp	x3, #0x2
  40658c:	sub	x0, x3, x20
  406590:	str	x0, [sp, #136]
  406594:	stp	xzr, xzr, [sp, #232]
  406598:	mov	x26, #0x2                   	// #2
  40659c:	csel	x26, x3, x26, cs  // cs = hs, nlast
  4065a0:	lsl	x22, x2, #2
  4065a4:	cmp	x26, x2
  4065a8:	ldr	x0, [x21]
  4065ac:	b.hi	406b04 <ferror@plt+0x5574>  // b.pmore
  4065b0:	mov	w1, #0x0                   	// #0
  4065b4:	mov	x2, x22
  4065b8:	bl	401350 <memset@plt>
  4065bc:	ldr	x5, [sp, #224]
  4065c0:	cmp	x20, #0x1
  4065c4:	ldp	x1, x0, [sp, #184]
  4065c8:	add	x19, x5, x19
  4065cc:	ldr	x4, [sp, #200]
  4065d0:	ldursw	x26, [x19, #-4]
  4065d4:	stp	x1, x0, [x21, #8]
  4065d8:	str	x4, [x21, #24]
  4065dc:	b.ls	406668 <ferror@plt+0x50d8>  // b.plast
  4065e0:	sub	x6, x20, #0x1
  4065e4:	sub	x0, x20, #0x2
  4065e8:	cmp	x6, x0
  4065ec:	b.ls	406c6c <ferror@plt+0x56dc>  // b.plast
  4065f0:	ldr	w3, [x5, x0, lsl #2]
  4065f4:	sub	x0, x0, #0x1
  4065f8:	cmp	w3, #0x0
  4065fc:	cset	w2, eq  // eq = none
  406600:	cmp	x6, x0
  406604:	cset	w1, hi  // hi = pmore
  406608:	ands	w1, w2, w1
  40660c:	str	w1, [sp, #108]
  406610:	b.ne	4065f0 <ferror@plt+0x5060>  // b.any
  406614:	cbz	w3, 406a2c <ferror@plt+0x549c>
  406618:	cmp	x26, #0x10, lsl #12
  40661c:	b.ls	406b68 <ferror@plt+0x55d8>  // b.plast
  406620:	cmp	x4, #0x2
  406624:	mov	x19, #0x2                   	// #2
  406628:	mov	w0, #0x1                   	// #1
  40662c:	add	x26, x26, #0x1
  406630:	csel	x19, x4, x19, cs  // cs = hs, nlast
  406634:	stp	x27, x28, [sp, #80]
  406638:	str	w0, [sp, #108]
  40663c:	b	40667c <ferror@plt+0x50ec>
  406640:	ldp	x21, x22, [sp, #32]
  406644:	mov	w4, #0x0                   	// #0
  406648:	ldp	x23, x24, [sp, #48]
  40664c:	stp	xzr, x3, [x2, #8]
  406650:	str	xzr, [x2, #24]
  406654:	strb	wzr, [x2, #40]
  406658:	mov	w0, w4
  40665c:	ldp	x25, x26, [sp, #64]
  406660:	ldp	x29, x30, [sp], #320
  406664:	ret
  406668:	cmp	x4, #0x2
  40666c:	mov	x19, #0x2                   	// #2
  406670:	csel	x19, x4, x19, cs  // cs = hs, nlast
  406674:	stp	x27, x28, [sp, #80]
  406678:	str	wzr, [sp, #108]
  40667c:	ldr	x2, [x21, #32]
  406680:	ldr	x0, [x21]
  406684:	cmp	x2, x19
  406688:	lsl	x22, x2, #2
  40668c:	b.cc	406a50 <ferror@plt+0x54c0>  // b.lo, b.ul, b.last
  406690:	mov	x2, x22
  406694:	mov	w1, #0x0                   	// #0
  406698:	bl	401350 <memset@plt>
  40669c:	add	x19, x20, #0x1
  4066a0:	mov	x1, #0x8                   	// #8
  4066a4:	mov	x0, x24
  4066a8:	ldr	x22, [x21, #8]
  4066ac:	bl	402900 <ferror@plt+0x1370>
  4066b0:	mov	x1, #0xe38f                	// #58255
  4066b4:	cmp	x19, #0x2
  4066b8:	movk	x1, #0x8e38, lsl #16
  4066bc:	mov	x2, #0x2                   	// #2
  4066c0:	movk	x1, #0x38e3, lsl #32
  4066c4:	csel	x19, x19, x2, cs  // cs = hs, nlast
  4066c8:	movk	x1, #0xe38e, lsl #48
  4066cc:	ldr	x27, [sp, #136]
  4066d0:	umulh	x1, x0, x1
  4066d4:	lsl	x0, x19, #2
  4066d8:	sub	x28, x27, #0x1
  4066dc:	str	x28, [sp, #128]
  4066e0:	sub	x22, x22, x1, lsr #3
  4066e4:	str	x22, [sp, #168]
  4066e8:	bl	402930 <ferror@plt+0x13a0>
  4066ec:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  4066f0:	cmp	x27, #0x0
  4066f4:	cset	x4, ne  // ne = any
  4066f8:	ldr	x1, [x1, #584]
  4066fc:	ldr	w3, [x1, #1128]
  406700:	ldr	w2, [x1, #1132]
  406704:	stp	x0, xzr, [sp, #272]
  406708:	cmp	w2, w3
  40670c:	stp	xzr, xzr, [sp, #288]
  406710:	str	x19, [sp, #304]
  406714:	strb	wzr, [sp, #312]
  406718:	b.ne	406850 <ferror@plt+0x52c0>  // b.any
  40671c:	cmp	x4, #0x0
  406720:	ccmp	x22, x28, #0x2, ne  // ne = any
  406724:	b.hi	406850 <ferror@plt+0x52c0>  // b.pmore
  406728:	lsl	x0, x20, #2
  40672c:	str	x0, [sp, #144]
  406730:	sub	x0, x0, #0x4
  406734:	str	x0, [sp, #152]
  406738:	ldr	x0, [sp, #200]
  40673c:	cbz	x0, 406898 <ferror@plt+0x5308>
  406740:	ldr	x0, [sp, #128]
  406744:	mov	x3, x20
  406748:	ldr	x22, [sp, #176]
  40674c:	ldr	x1, [sp, #224]
  406750:	lsl	x0, x0, #2
  406754:	ldr	x2, [sp, #248]
  406758:	add	x22, x22, x0
  40675c:	str	x0, [sp, #160]
  406760:	mov	x0, x22
  406764:	bl	404890 <ferror@plt+0x3300>
  406768:	mov	x4, x0
  40676c:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  406770:	cmp	x4, x0
  406774:	b.eq	406898 <ferror@plt+0x5308>  // b.none
  406778:	ldr	x0, [sp, #144]
  40677c:	mov	x27, #0x0                   	// #0
  406780:	add	x28, x22, x0
  406784:	ldr	x0, [sp, #152]
  406788:	add	x0, x22, x0
  40678c:	str	x0, [sp, #112]
  406790:	add	x0, sp, #0xf8
  406794:	str	x0, [sp, #120]
  406798:	add	x3, sp, #0x110
  40679c:	add	x0, sp, #0xe0
  4067a0:	mov	x2, x20
  4067a4:	ldr	x1, [sp, #120]
  4067a8:	tbnz	x4, #63, 406804 <ferror@plt+0x5274>
  4067ac:	ldr	x4, [sp, #112]
  4067b0:	mov	w5, #0xca00                	// #51712
  4067b4:	ldr	w19, [x28]
  4067b8:	movk	w5, #0x3b9a, lsl #16
  4067bc:	ldrsw	x4, [x4]
  4067c0:	smaddl	x19, w19, w5, x4
  4067c4:	udiv	x19, x19, x26
  4067c8:	cmp	x19, #0x1
  4067cc:	b.ls	4068ac <ferror@plt+0x531c>  // b.plast
  4067d0:	mov	x2, x19
  4067d4:	bl	4048c8 <ferror@plt+0x3338>
  4067d8:	mov	w4, w0
  4067dc:	mov	x0, x22
  4067e0:	cbnz	w4, 4068c4 <ferror@plt+0x5334>
  4067e4:	ldr	x1, [sp, #272]
  4067e8:	ldr	x2, [sp, #296]
  4067ec:	bl	404478 <ferror@plt+0x2ee8>
  4067f0:	mov	w4, w0
  4067f4:	cbnz	w0, 4068c4 <ferror@plt+0x5334>
  4067f8:	ldr	w0, [sp, #108]
  4067fc:	add	x27, x27, x19
  406800:	cbnz	w0, 406874 <ferror@plt+0x52e4>
  406804:	ldr	x1, [sp, #128]
  406808:	ldr	x0, [x21]
  40680c:	sub	x1, x1, #0x1
  406810:	str	x1, [sp, #128]
  406814:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  406818:	ldr	x2, [sp, #160]
  40681c:	ldr	x1, [x1, #584]
  406820:	str	w27, [x0, x2]
  406824:	ldr	w0, [x1, #1128]
  406828:	ldr	w2, [x1, #1132]
  40682c:	cmp	w0, w2
  406830:	b.ne	406848 <ferror@plt+0x52b8>  // b.any
  406834:	ldp	x0, x3, [sp, #128]
  406838:	cmp	x3, x0
  40683c:	ldr	x3, [sp, #168]
  406840:	ccmp	x3, x0, #0x2, hi  // hi = pmore
  406844:	b.ls	406738 <ferror@plt+0x51a8>  // b.plast
  406848:	ldr	x0, [sp, #272]
  40684c:	nop
  406850:	ldr	w1, [x1, #1128]
  406854:	cmp	w1, w2
  406858:	b.eq	40690c <ferror@plt+0x537c>  // b.none
  40685c:	mov	w4, #0x8                   	// #8
  406860:	str	w4, [sp, #108]
  406864:	bl	401470 <free@plt>
  406868:	ldr	w4, [sp, #108]
  40686c:	ldp	x27, x28, [sp, #80]
  406870:	b	4068d8 <ferror@plt+0x5348>
  406874:	ldr	x1, [sp, #224]
  406878:	mov	x3, x20
  40687c:	ldr	x2, [sp, #248]
  406880:	mov	x0, x22
  406884:	bl	404890 <ferror@plt+0x3300>
  406888:	mov	x4, x0
  40688c:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  406890:	cmp	x4, x0
  406894:	b.ne	406798 <ferror@plt+0x5208>  // b.any
  406898:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40689c:	ldr	x1, [x0, #584]
  4068a0:	ldr	x0, [sp, #272]
  4068a4:	ldr	w2, [x1, #1132]
  4068a8:	b	406850 <ferror@plt+0x52c0>
  4068ac:	ldr	x1, [sp, #224]
  4068b0:	mov	x0, x22
  4068b4:	mov	x19, #0x1                   	// #1
  4068b8:	bl	404478 <ferror@plt+0x2ee8>
  4068bc:	mov	w4, w0
  4068c0:	cbz	w0, 4067f8 <ferror@plt+0x5268>
  4068c4:	ldr	x0, [sp, #272]
  4068c8:	str	w4, [sp, #108]
  4068cc:	bl	401470 <free@plt>
  4068d0:	ldp	x27, x28, [sp, #80]
  4068d4:	ldr	w4, [sp, #108]
  4068d8:	ldr	x0, [sp, #224]
  4068dc:	str	w4, [sp, #108]
  4068e0:	bl	401470 <free@plt>
  4068e4:	ldr	x0, [sp, #176]
  4068e8:	bl	401470 <free@plt>
  4068ec:	ldr	w4, [sp, #108]
  4068f0:	ldp	x19, x20, [sp, #16]
  4068f4:	mov	w0, w4
  4068f8:	ldp	x21, x22, [sp, #32]
  4068fc:	ldp	x23, x24, [sp, #48]
  406900:	ldp	x25, x26, [sp, #64]
  406904:	ldp	x29, x30, [sp], #320
  406908:	ret
  40690c:	bl	401470 <free@plt>
  406910:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  406914:	mov	w4, #0x8                   	// #8
  406918:	ldr	x0, [x0, #584]
  40691c:	ldr	w1, [x0, #1128]
  406920:	ldr	w0, [x0, #1132]
  406924:	cmp	w1, w0
  406928:	b.eq	406b40 <ferror@plt+0x55b0>  // b.none
  40692c:	ldp	x27, x28, [sp, #80]
  406930:	b	4068d8 <ferror@plt+0x5348>
  406934:	mov	x1, #0x0                   	// #0
  406938:	mov	w0, #0x3                   	// #3
  40693c:	bl	402680 <ferror@plt+0x10f0>
  406940:	mov	w4, w0
  406944:	mov	w0, w4
  406948:	ldp	x25, x26, [sp, #64]
  40694c:	ldp	x29, x30, [sp], #320
  406950:	ret
  406954:	ldr	x0, [x23, #8]
  406958:	cbnz	x0, 406484 <ferror@plt+0x4ef4>
  40695c:	ldr	x0, [x23]
  406960:	ldr	w2, [x0]
  406964:	cmp	w2, #0x1
  406968:	b.eq	406cb0 <ferror@plt+0x5720>  // b.none
  40696c:	ldr	x0, [x25, #8]
  406970:	orr	x0, x3, x0
  406974:	cbnz	x0, 406484 <ferror@plt+0x4ef4>
  406978:	ldr	x0, [x25]
  40697c:	mov	x3, x21
  406980:	sxtw	x2, w2
  406984:	add	x4, sp, #0x110
  406988:	bl	404770 <ferror@plt+0x31e0>
  40698c:	mov	w4, w0
  406990:	ldrb	w3, [x23, #40]
  406994:	mov	x0, x21
  406998:	ldrb	w2, [x25, #40]
  40699c:	mov	x1, #0x0                   	// #0
  4069a0:	str	w4, [sp, #108]
  4069a4:	bl	4051a0 <ferror@plt+0x3c10>
  4069a8:	ldr	w4, [sp, #108]
  4069ac:	ldp	x21, x22, [sp, #32]
  4069b0:	ldp	x23, x24, [sp, #48]
  4069b4:	b	406658 <ferror@plt+0x50c8>
  4069b8:	mov	x1, x20
  4069bc:	mov	x0, x19
  4069c0:	bl	402900 <ferror@plt+0x1370>
  4069c4:	cmp	x0, x20
  4069c8:	ldr	x1, [sp, #208]
  4069cc:	csel	x20, x0, x20, cs  // cs = hs, nlast
  4069d0:	cmp	x20, x1
  4069d4:	b.hi	406b28 <ferror@plt+0x5598>  // b.pmore
  4069d8:	ldr	x0, [sp, #200]
  4069dc:	sub	x19, x19, x0
  4069e0:	adds	x1, x19, x19, lsl #3
  4069e4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4069e8:	b.eq	4064e8 <ferror@plt+0x4f58>  // b.none
  4069ec:	add	x0, sp, #0xb0
  4069f0:	bl	404a20 <ferror@plt+0x3490>
  4069f4:	b	4064e8 <ferror@plt+0x4f58>
  4069f8:	mov	x1, x0
  4069fc:	add	x0, sp, #0xb0
  406a00:	bl	404a20 <ferror@plt+0x3490>
  406a04:	ldr	x0, [x23, #16]
  406a08:	b	40650c <ferror@plt+0x4f7c>
  406a0c:	mov	x1, x24
  406a10:	add	x0, sp, #0xb0
  406a14:	bl	404a20 <ferror@plt+0x3490>
  406a18:	ldr	x1, [sp, #184]
  406a1c:	ldr	x0, [sp, #200]
  406a20:	add	x2, x1, x1, lsl #3
  406a24:	str	x2, [sp, #192]
  406a28:	b	40654c <ferror@plt+0x4fbc>
  406a2c:	ldr	x2, [x21, #32]
  406a30:	cmp	x4, #0x2
  406a34:	stp	x27, x28, [sp, #80]
  406a38:	mov	x19, #0x2                   	// #2
  406a3c:	csel	x19, x4, x19, cs  // cs = hs, nlast
  406a40:	lsl	x22, x2, #2
  406a44:	cmp	x2, x19
  406a48:	ldr	x0, [x21]
  406a4c:	b.cs	406690 <ferror@plt+0x5100>  // b.hs, b.nlast
  406a50:	lsl	x22, x19, #2
  406a54:	mov	x1, x22
  406a58:	bl	402950 <ferror@plt+0x13c0>
  406a5c:	str	x0, [x21]
  406a60:	str	x19, [x21, #32]
  406a64:	b	406690 <ferror@plt+0x5100>
  406a68:	mov	x1, #0x1                   	// #1
  406a6c:	bl	402900 <ferror@plt+0x1370>
  406a70:	ldr	x1, [sp, #208]
  406a74:	mov	x19, #0x2                   	// #2
  406a78:	cmp	x0, x19
  406a7c:	csel	x19, x0, x19, cs  // cs = hs, nlast
  406a80:	cmp	x19, x1
  406a84:	b.hi	406c48 <ferror@plt+0x56b8>  // b.pmore
  406a88:	ldp	x2, x1, [sp, #176]
  406a8c:	ldr	x0, [sp, #200]
  406a90:	b	40655c <ferror@plt+0x4fcc>
  406a94:	cmp	x20, #0x0
  406a98:	sub	x0, x20, #0x1
  406a9c:	cset	x19, ne  // ne = any
  406aa0:	ldr	x4, [sp, #224]
  406aa4:	b.ne	406ab4 <ferror@plt+0x5524>  // b.any
  406aa8:	b	406ad0 <ferror@plt+0x5540>
  406aac:	b.ls	406b1c <ferror@plt+0x558c>  // b.plast
  406ab0:	mov	x0, x1
  406ab4:	ldr	w2, [x4, x0, lsl #2]
  406ab8:	sub	x1, x0, #0x1
  406abc:	lsl	x19, x0, #2
  406ac0:	cmp	x20, x1
  406ac4:	cbz	w2, 406aac <ferror@plt+0x551c>
  406ac8:	add	x20, x0, #0x1
  406acc:	lsl	x19, x20, #2
  406ad0:	str	x20, [sp, #248]
  406ad4:	b	406584 <ferror@plt+0x4ff4>
  406ad8:	cmp	x1, x0
  406adc:	b.ls	406ce8 <ferror@plt+0x5758>  // b.plast
  406ae0:	mov	x4, x0
  406ae4:	sub	x0, x0, #0x1
  406ae8:	cmp	x3, x0
  406aec:	b.ls	406af8 <ferror@plt+0x5568>  // b.plast
  406af0:	ldr	w1, [x2, x0, lsl #2]
  406af4:	cbz	w1, 406ae0 <ferror@plt+0x5550>
  406af8:	mov	x3, x4
  406afc:	str	x4, [sp, #200]
  406b00:	b	406570 <ferror@plt+0x4fe0>
  406b04:	lsl	x22, x26, #2
  406b08:	mov	x1, x22
  406b0c:	bl	402950 <ferror@plt+0x13c0>
  406b10:	str	x0, [x21]
  406b14:	str	x26, [x21, #32]
  406b18:	b	4065b0 <ferror@plt+0x5020>
  406b1c:	mov	x20, x0
  406b20:	str	x20, [sp, #248]
  406b24:	b	406584 <ferror@plt+0x4ff4>
  406b28:	ldr	x0, [sp, #176]
  406b2c:	lsl	x1, x20, #2
  406b30:	bl	402950 <ferror@plt+0x13c0>
  406b34:	str	x0, [sp, #176]
  406b38:	str	x20, [sp, #208]
  406b3c:	b	4069d8 <ferror@plt+0x5448>
  406b40:	ldrb	w3, [x23, #40]
  406b44:	mov	w4, #0x0                   	// #0
  406b48:	ldrb	w2, [x25, #40]
  406b4c:	mov	x1, x24
  406b50:	mov	x0, x21
  406b54:	str	w4, [sp, #108]
  406b58:	bl	4051a0 <ferror@plt+0x3c10>
  406b5c:	ldr	w4, [sp, #108]
  406b60:	ldp	x27, x28, [sp, #80]
  406b64:	b	4068d8 <ferror@plt+0x5348>
  406b68:	cbz	x26, 406cf0 <ferror@plt+0x5760>
  406b6c:	mov	x2, #0xcccccccccccccccc    	// #-3689348814741910324
  406b70:	mov	x0, #0x1                   	// #1
  406b74:	movk	x2, #0xcccd
  406b78:	umulh	x1, x26, x2
  406b7c:	cmp	x26, #0x9
  406b80:	add	x0, x0, #0x1
  406b84:	lsr	x26, x1, #3
  406b88:	b.hi	406b78 <ferror@plt+0x55e8>  // b.pmore
  406b8c:	mov	x19, #0xa                   	// #10
  406b90:	sub	x19, x19, x0
  406b94:	add	x0, sp, #0xb0
  406b98:	mov	x1, x19
  406b9c:	bl	404dd8 <ferror@plt+0x3848>
  406ba0:	mov	w4, w0
  406ba4:	cbnz	w0, 4068d8 <ferror@plt+0x5348>
  406ba8:	mov	x1, x19
  406bac:	add	x0, sp, #0xe0
  406bb0:	bl	404dd8 <ferror@plt+0x3848>
  406bb4:	mov	w4, w0
  406bb8:	cbnz	w0, 4068d8 <ferror@plt+0x5348>
  406bbc:	ldp	x1, x0, [sp, #200]
  406bc0:	mov	x4, #0x2                   	// #2
  406bc4:	ldr	x20, [sp, #248]
  406bc8:	stp	x27, x28, [sp, #80]
  406bcc:	cmp	x20, x1
  406bd0:	csel	x22, x20, x1, cs  // cs = hs, nlast
  406bd4:	add	x22, x22, #0x1
  406bd8:	cmp	x22, x4
  406bdc:	csel	x19, x22, x4, cs  // cs = hs, nlast
  406be0:	cmp	x19, x0
  406be4:	b.hi	406c90 <ferror@plt+0x5700>  // b.pmore
  406be8:	cmp	x22, x1
  406bec:	b.hi	406c84 <ferror@plt+0x56f4>  // b.pmore
  406bf0:	cmp	x1, #0x2
  406bf4:	mov	x4, #0x2                   	// #2
  406bf8:	csel	x19, x1, x4, cs  // cs = hs, nlast
  406bfc:	ldr	x2, [sp, #224]
  406c00:	sub	x1, x1, x20
  406c04:	str	x1, [sp, #136]
  406c08:	sub	x3, x20, #0x1
  406c0c:	sub	x0, x20, #0x2
  406c10:	add	x1, x2, x20, lsl #2
  406c14:	cmp	x3, x0
  406c18:	ldursw	x26, [x1, #-4]
  406c1c:	b.ls	40667c <ferror@plt+0x50ec>  // b.plast
  406c20:	ldr	w1, [x2, x0, lsl #2]
  406c24:	sub	x0, x0, #0x1
  406c28:	cmp	w1, #0x0
  406c2c:	ccmp	x3, x0, #0x0, eq  // eq = none
  406c30:	b.hi	406c20 <ferror@plt+0x5690>  // b.pmore
  406c34:	cmp	w1, #0x0
  406c38:	cset	w0, ne  // ne = any
  406c3c:	cinc	x26, x26, ne  // ne = any
  406c40:	str	w0, [sp, #108]
  406c44:	b	40667c <ferror@plt+0x50ec>
  406c48:	ldr	x0, [sp, #176]
  406c4c:	lsl	x1, x19, #2
  406c50:	bl	402950 <ferror@plt+0x13c0>
  406c54:	mov	x2, x0
  406c58:	str	x2, [sp, #176]
  406c5c:	str	x19, [sp, #208]
  406c60:	ldr	x1, [sp, #184]
  406c64:	ldr	x0, [sp, #200]
  406c68:	b	40655c <ferror@plt+0x4fcc>
  406c6c:	cmp	x4, #0x2
  406c70:	mov	x19, #0x2                   	// #2
  406c74:	csel	x19, x4, x19, cs  // cs = hs, nlast
  406c78:	stp	x27, x28, [sp, #80]
  406c7c:	str	wzr, [sp, #108]
  406c80:	b	40667c <ferror@plt+0x50ec>
  406c84:	mov	x1, x22
  406c88:	str	x22, [sp, #200]
  406c8c:	b	406bfc <ferror@plt+0x566c>
  406c90:	ldr	x0, [sp, #176]
  406c94:	lsl	x1, x19, #2
  406c98:	bl	402950 <ferror@plt+0x13c0>
  406c9c:	str	x0, [sp, #176]
  406ca0:	str	x19, [sp, #208]
  406ca4:	ldr	x1, [sp, #200]
  406ca8:	ldr	x20, [sp, #248]
  406cac:	b	406be8 <ferror@plt+0x5658>
  406cb0:	mov	x0, x21
  406cb4:	mov	x1, x25
  406cb8:	bl	405818 <ferror@plt+0x4288>
  406cbc:	ldrb	w3, [x23, #40]
  406cc0:	mov	w4, #0x0                   	// #0
  406cc4:	ldrb	w2, [x25, #40]
  406cc8:	mov	x1, x24
  406ccc:	mov	x0, x21
  406cd0:	str	w4, [sp, #108]
  406cd4:	bl	4051a0 <ferror@plt+0x3c10>
  406cd8:	ldr	w4, [sp, #108]
  406cdc:	ldp	x21, x22, [sp, #32]
  406ce0:	ldp	x23, x24, [sp, #48]
  406ce4:	b	406658 <ferror@plt+0x50c8>
  406ce8:	mov	x4, #0x0                   	// #0
  406cec:	b	406af8 <ferror@plt+0x5568>
  406cf0:	mov	x19, #0x9                   	// #9
  406cf4:	b	406b94 <ferror@plt+0x5604>
  406cf8:	stp	x29, x30, [sp, #-16]!
  406cfc:	mov	x29, sp
  406d00:	ldr	x1, [x1, #24]
  406d04:	ldr	x0, [x0, #24]
  406d08:	bl	402900 <ferror@plt+0x1370>
  406d0c:	ldp	x29, x30, [sp], #16
  406d10:	mov	x1, #0x1                   	// #1
  406d14:	b	402900 <ferror@plt+0x1370>
  406d18:	ldr	x4, [x1, #8]
  406d1c:	ldr	x3, [x0, #8]
  406d20:	ldr	x2, [x0, #24]
  406d24:	ldr	x1, [x1, #24]
  406d28:	sub	x2, x2, x4
  406d2c:	sub	x0, x1, x3
  406d30:	add	x0, x2, x0
  406d34:	ret
  406d38:	stp	x29, x30, [sp, #-48]!
  406d3c:	mov	x29, sp
  406d40:	stp	x19, x20, [sp, #16]
  406d44:	mov	x19, x0
  406d48:	mov	x20, x1
  406d4c:	str	x21, [sp, #32]
  406d50:	mov	x21, x2
  406d54:	mov	x2, x3
  406d58:	bl	406350 <ferror@plt+0x4dc0>
  406d5c:	mov	x2, x21
  406d60:	mov	x5, x0
  406d64:	mov	x1, x20
  406d68:	mov	x0, x19
  406d6c:	ldp	x19, x20, [sp, #16]
  406d70:	adrp	x4, 405000 <ferror@plt+0x3a70>
  406d74:	ldr	x21, [sp, #32]
  406d78:	add	x4, x4, #0x8a8
  406d7c:	ldp	x29, x30, [sp], #48
  406d80:	mov	x3, #0x0                   	// #0
  406d84:	b	4045e0 <ferror@plt+0x3050>
  406d88:	stp	x29, x30, [sp, #-48]!
  406d8c:	mov	x29, sp
  406d90:	stp	x19, x20, [sp, #16]
  406d94:	mov	x19, x0
  406d98:	mov	x20, x1
  406d9c:	str	x21, [sp, #32]
  406da0:	mov	x21, x2
  406da4:	mov	x2, x3
  406da8:	bl	406350 <ferror@plt+0x4dc0>
  406dac:	mov	x2, x21
  406db0:	mov	x5, x0
  406db4:	mov	x1, x20
  406db8:	mov	x0, x19
  406dbc:	ldp	x19, x20, [sp, #16]
  406dc0:	adrp	x4, 405000 <ferror@plt+0x3a70>
  406dc4:	ldr	x21, [sp, #32]
  406dc8:	add	x4, x4, #0x8a8
  406dcc:	ldp	x29, x30, [sp], #48
  406dd0:	mov	x3, #0x1                   	// #1
  406dd4:	b	4045e0 <ferror@plt+0x3050>
  406dd8:	sub	sp, sp, #0x270
  406ddc:	stp	x29, x30, [sp]
  406de0:	mov	x29, sp
  406de4:	stp	x23, x24, [sp, #48]
  406de8:	mov	x24, x0
  406dec:	ldr	x0, [x0, #24]
  406df0:	stp	x25, x26, [sp, #64]
  406df4:	mov	x25, x2
  406df8:	stp	x27, x28, [sp, #80]
  406dfc:	str	x3, [sp, #96]
  406e00:	str	xzr, [sp, #152]
  406e04:	cbnz	x0, 406e34 <ferror@plt+0x58a4>
  406e08:	mov	x1, x2
  406e0c:	mov	w27, #0x0                   	// #0
  406e10:	mov	w2, #0x0                   	// #0
  406e14:	blr	x3
  406e18:	mov	w0, w27
  406e1c:	ldp	x29, x30, [sp]
  406e20:	ldp	x23, x24, [sp, #48]
  406e24:	ldp	x25, x26, [sp, #64]
  406e28:	ldp	x27, x28, [sp, #80]
  406e2c:	add	sp, sp, #0x270
  406e30:	ret
  406e34:	mov	x2, #0x0                   	// #0
  406e38:	add	x0, sp, #0xa0
  406e3c:	stp	x19, x20, [sp, #16]
  406e40:	mov	x19, x1
  406e44:	mov	x1, #0x8                   	// #8
  406e48:	bl	401890 <ferror@plt+0x300>
  406e4c:	ldr	x20, [x24, #8]
  406e50:	mov	x0, #0x2                   	// #2
  406e54:	cmp	x20, x0
  406e58:	csel	x20, x20, x0, cs  // cs = hs, nlast
  406e5c:	lsl	x0, x20, #2
  406e60:	bl	402930 <ferror@plt+0x13a0>
  406e64:	mov	x2, x0
  406e68:	mov	x1, x24
  406e6c:	add	x0, sp, #0xc8
  406e70:	stp	x2, xzr, [sp, #248]
  406e74:	stp	xzr, xzr, [sp, #264]
  406e78:	str	x20, [sp, #280]
  406e7c:	strb	wzr, [sp, #288]
  406e80:	bl	405fc8 <ferror@plt+0x4a38>
  406e84:	ldr	x1, [sp, #216]
  406e88:	cbz	x1, 406e94 <ferror@plt+0x5904>
  406e8c:	add	x0, sp, #0xc8
  406e90:	bl	405098 <ferror@plt+0x3b08>
  406e94:	add	x1, sp, #0xc8
  406e98:	add	x2, sp, #0xf8
  406e9c:	mov	x0, x24
  406ea0:	mov	x3, #0x0                   	// #0
  406ea4:	bl	406d88 <ferror@plt+0x57f8>
  406ea8:	mov	w27, w0
  406eac:	cbnz	w0, 407004 <ferror@plt+0x5a74>
  406eb0:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  406eb4:	stp	x21, x22, [sp, #32]
  406eb8:	ldr	x2, [x0, #584]
  406ebc:	ldr	x0, [x2, #2248]
  406ec0:	cmp	x0, x19
  406ec4:	b.eq	4070b4 <ferror@plt+0x5b24>  // b.none
  406ec8:	mov	x1, #0x1                   	// #1
  406ecc:	str	x1, [x2, #2256]
  406ed0:	str	xzr, [x2, #2264]
  406ed4:	mov	x8, #0xca00                	// #51712
  406ed8:	movk	x8, #0x3b9a, lsl #16
  406edc:	mov	x0, x19
  406ee0:	cmp	x19, x8
  406ee4:	b.hi	4070c0 <ferror@plt+0x5b30>  // b.pmore
  406ee8:	mov	x3, x0
  406eec:	mul	x0, x0, x19
  406ef0:	mov	x22, x1
  406ef4:	add	x1, x1, #0x1
  406ef8:	cmp	x0, x8
  406efc:	b.ls	406ee8 <ferror@plt+0x5958>  // b.plast
  406f00:	add	x0, x2, #0x8c8
  406f04:	sub	x8, x8, x3
  406f08:	stp	x19, x3, [x0]
  406f0c:	stp	x22, x8, [x0, #16]
  406f10:	ldr	w5, [x2, #1132]
  406f14:	cbnz	x8, 4070dc <ferror@plt+0x5b4c>
  406f18:	ldr	w0, [x2, #1128]
  406f1c:	mov	x20, #0x0                   	// #0
  406f20:	cmp	w0, w5
  406f24:	b.ne	406fe4 <ferror@plt+0x5a54>  // b.any
  406f28:	sub	x23, x22, #0x1
  406f2c:	nop
  406f30:	ldr	x0, [sp, #224]
  406f34:	cmp	x0, x20
  406f38:	b.ls	406fe4 <ferror@plt+0x5a54>  // b.plast
  406f3c:	ldr	w1, [x2, #1128]
  406f40:	cmp	x22, #0x0
  406f44:	ldr	x3, [sp, #200]
  406f48:	ccmp	w1, w5, #0x0, ne  // ne = any
  406f4c:	ldrsw	x26, [x3, x20, lsl #2]
  406f50:	b.ne	406fd4 <ferror@plt+0x5a44>  // b.any
  406f54:	sub	x0, x0, #0x1
  406f58:	cmp	x26, #0x0
  406f5c:	ccmp	x0, x20, #0x2, eq  // eq = none
  406f60:	b.ls	406fd4 <ferror@plt+0x5a44>  // b.plast
  406f64:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  406f68:	mov	x28, #0x0                   	// #0
  406f6c:	add	x21, x0, #0x248
  406f70:	b	406fc0 <ferror@plt+0x5a30>
  406f74:	udiv	x0, x26, x19
  406f78:	msub	x2, x0, x19, x26
  406f7c:	mov	x26, x0
  406f80:	add	x0, sp, #0xa0
  406f84:	add	x1, sp, #0x98
  406f88:	str	x2, [sp, #152]
  406f8c:	bl	401a10 <ferror@plt+0x480>
  406f90:	ldr	x2, [x21]
  406f94:	add	x28, x28, #0x1
  406f98:	cmp	x28, x22
  406f9c:	ldr	w0, [x2, #1128]
  406fa0:	ldr	w5, [x2, #1132]
  406fa4:	ccmp	w0, w5, #0x0, cc  // cc = lo, ul, last
  406fa8:	b.ne	406fd4 <ferror@plt+0x5a44>  // b.any
  406fac:	ldr	x0, [sp, #224]
  406fb0:	cmp	x26, #0x0
  406fb4:	sub	x0, x0, #0x1
  406fb8:	ccmp	x0, x20, #0x2, eq  // eq = none
  406fbc:	b.ls	406fd4 <ferror@plt+0x5a44>  // b.plast
  406fc0:	cmp	x28, x23
  406fc4:	b.ne	406f74 <ferror@plt+0x59e4>  // b.any
  406fc8:	mov	x2, x26
  406fcc:	mov	x26, #0x0                   	// #0
  406fd0:	b	406f80 <ferror@plt+0x59f0>
  406fd4:	ldr	w0, [x2, #1128]
  406fd8:	add	x20, x20, #0x1
  406fdc:	cmp	w0, w5
  406fe0:	b.eq	406f30 <ferror@plt+0x59a0>  // b.none
  406fe4:	ldr	w0, [x2, #1128]
  406fe8:	cmp	w0, w5
  406fec:	b.eq	40703c <ferror@plt+0x5aac>  // b.none
  406ff0:	ldr	w0, [x2, #1128]
  406ff4:	cmp	w0, w5
  406ff8:	b.eq	4070ac <ferror@plt+0x5b1c>  // b.none
  406ffc:	ldp	x21, x22, [sp, #32]
  407000:	mov	w27, #0x8                   	// #8
  407004:	ldr	x0, [sp, #248]
  407008:	bl	401470 <free@plt>
  40700c:	ldr	x0, [sp, #200]
  407010:	bl	401470 <free@plt>
  407014:	add	x0, sp, #0xa0
  407018:	bl	401cd0 <ferror@plt+0x740>
  40701c:	ldp	x19, x20, [sp, #16]
  407020:	mov	w0, w27
  407024:	ldp	x29, x30, [sp]
  407028:	ldp	x23, x24, [sp, #48]
  40702c:	ldp	x25, x26, [sp, #64]
  407030:	ldp	x27, x28, [sp, #80]
  407034:	add	sp, sp, #0x270
  407038:	ret
  40703c:	ldr	w0, [x2, #1128]
  407040:	mov	x20, #0x0                   	// #0
  407044:	cmp	w0, w5
  407048:	b.eq	407084 <ferror@plt+0x5af4>  // b.none
  40704c:	b	407098 <ferror@plt+0x5b08>
  407050:	bl	401cb8 <ferror@plt+0x728>
  407054:	add	x20, x20, #0x1
  407058:	ldr	x0, [x0]
  40705c:	mov	w2, #0x0                   	// #0
  407060:	ldr	x3, [sp, #96]
  407064:	mov	x1, x25
  407068:	blr	x3
  40706c:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  407070:	ldr	x2, [x0, #584]
  407074:	ldr	w0, [x2, #1128]
  407078:	ldr	w5, [x2, #1132]
  40707c:	cmp	w0, w5
  407080:	b.ne	407098 <ferror@plt+0x5b08>  // b.any
  407084:	ldr	x3, [sp, #168]
  407088:	mov	x1, x20
  40708c:	add	x0, sp, #0xa0
  407090:	cmp	x3, x20
  407094:	b.hi	407050 <ferror@plt+0x5ac0>  // b.pmore
  407098:	ldr	w0, [x2, #1128]
  40709c:	cmp	w0, w5
  4070a0:	b.ne	4073e0 <ferror@plt+0x5e50>  // b.any
  4070a4:	ldr	x0, [x24, #16]
  4070a8:	cbnz	x0, 40740c <ferror@plt+0x5e7c>
  4070ac:	ldp	x21, x22, [sp, #32]
  4070b0:	b	407004 <ferror@plt+0x5a74>
  4070b4:	ldr	x22, [x2, #2264]
  4070b8:	ldr	x8, [x2, #2272]
  4070bc:	b	406f10 <ferror@plt+0x5980>
  4070c0:	mov	x0, #0xc9ff                	// #51711
  4070c4:	ldr	w5, [x2, #1132]
  4070c8:	movk	x0, #0x3b9a, lsl #16
  4070cc:	mov	x8, x0
  4070d0:	mov	x22, #0x0                   	// #0
  4070d4:	str	x19, [x2, #2248]
  4070d8:	str	x0, [x2, #2272]
  4070dc:	ldr	w0, [x2, #1128]
  4070e0:	ldr	x20, [x2, #2256]
  4070e4:	cmp	w0, w5
  4070e8:	b.ne	4072b0 <ferror@plt+0x5d20>  // b.any
  4070ec:	mov	x12, #0x5a53                	// #23123
  4070f0:	mov	x9, #0xc9ff                	// #51711
  4070f4:	movk	x12, #0xa09b, lsl #16
  4070f8:	mov	x11, #0xca00                	// #51712
  4070fc:	ldr	x0, [sp, #224]
  407100:	movk	x12, #0xb82f, lsl #32
  407104:	mov	x10, #0x0                   	// #0
  407108:	movk	x9, #0x3b9a, lsl #16
  40710c:	movk	x12, #0x44, lsl #48
  407110:	movk	x11, #0x3b9a, lsl #16
  407114:	nop
  407118:	cmp	x10, x0
  40711c:	b.cs	4072b0 <ferror@plt+0x5d20>  // b.hs, b.nlast
  407120:	ldr	w1, [x2, #1128]
  407124:	sub	x26, x0, x10
  407128:	cmp	x26, #0x1
  40712c:	b.eq	40729c <ferror@plt+0x5d0c>  // b.none
  407130:	sub	x23, x26, #0x1
  407134:	cmp	w1, w5
  407138:	b.ne	4071d0 <ferror@plt+0x5c40>  // b.any
  40713c:	ldr	x3, [sp, #200]
  407140:	lsl	x28, x10, #2
  407144:	adrp	x21, 42c000 <ferror@plt+0x2aa70>
  407148:	add	x21, x21, #0x248
  40714c:	add	x3, x3, x28
  407150:	lsl	x2, x23, #2
  407154:	ldrsw	x1, [x3, x23, lsl #2]
  407158:	sub	x4, x2, #0x4
  40715c:	sub	x14, x26, #0x1
  407160:	add	x5, x3, x2
  407164:	ldrsw	x0, [x3, x4]
  407168:	madd	x1, x1, x8, x0
  40716c:	udiv	x0, x1, x20
  407170:	msub	x1, x0, x20, x1
  407174:	str	w1, [x3, x4]
  407178:	ldrsw	x4, [x3, x23, lsl #2]
  40717c:	add	x4, x4, x0
  407180:	cmp	x4, x9
  407184:	b.ls	4071b0 <ferror@plt+0x5c20>  // b.plast
  407188:	cmp	x23, x14
  40718c:	b.eq	4071f4 <ferror@plt+0x5c64>  // b.none
  407190:	lsr	x0, x4, #9
  407194:	add	x2, x2, #0x4
  407198:	umulh	x0, x0, x12
  40719c:	ldr	w1, [x3, x2]
  4071a0:	lsr	x0, x0, #11
  4071a4:	add	w1, w1, w0
  4071a8:	str	w1, [x3, x2]
  4071ac:	msub	x4, x0, x11, x4
  4071b0:	ldr	x2, [x21]
  4071b4:	str	w4, [x5]
  4071b8:	subs	x23, x23, #0x1
  4071bc:	ldr	w0, [x2, #1128]
  4071c0:	ldr	w5, [x2, #1132]
  4071c4:	ccmp	w0, w5, #0x0, ne  // ne = any
  4071c8:	b.eq	407150 <ferror@plt+0x5bc0>  // b.none
  4071cc:	add	x0, x26, x10
  4071d0:	ldr	w1, [x2, #1128]
  4071d4:	str	x0, [sp, #224]
  4071d8:	cmp	w1, w5
  4071dc:	b.ne	407270 <ferror@plt+0x5ce0>  // b.any
  4071e0:	ldr	w1, [x2, #1128]
  4071e4:	cmp	w5, w1
  4071e8:	b.ne	4072a4 <ferror@plt+0x5d14>  // b.any
  4071ec:	add	x10, x10, #0x1
  4071f0:	b	407118 <ferror@plt+0x5b88>
  4071f4:	mov	x0, x26
  4071f8:	mov	x1, #0x1                   	// #1
  4071fc:	stp	x10, x4, [sp, #104]
  407200:	stp	x2, x8, [sp, #120]
  407204:	bl	402900 <ferror@plt+0x1370>
  407208:	mov	x26, x0
  40720c:	ldr	x10, [sp, #104]
  407210:	mov	x1, x10
  407214:	bl	402900 <ferror@plt+0x1370>
  407218:	cmp	x0, #0x2
  40721c:	mov	x12, #0x5a53                	// #23123
  407220:	mov	x2, #0x2                   	// #2
  407224:	ldr	x1, [sp, #232]
  407228:	movk	x12, #0xa09b, lsl #16
  40722c:	csel	x5, x0, x2, cs  // cs = hs, nlast
  407230:	mov	x9, #0xc9ff                	// #51711
  407234:	movk	x12, #0xb82f, lsl #32
  407238:	mov	x11, #0xca00                	// #51712
  40723c:	cmp	x5, x1
  407240:	movk	x9, #0x3b9a, lsl #16
  407244:	movk	x12, #0x44, lsl #48
  407248:	movk	x11, #0x3b9a, lsl #16
  40724c:	ldp	x10, x4, [sp, #104]
  407250:	ldp	x2, x8, [sp, #120]
  407254:	b.hi	407378 <ferror@plt+0x5de8>  // b.pmore
  407258:	ldr	x0, [sp, #200]
  40725c:	add	x3, x0, x28
  407260:	add	x0, x3, x26, lsl #2
  407264:	add	x5, x3, x2
  407268:	stur	wzr, [x0, #-4]
  40726c:	b	407190 <ferror@plt+0x5c00>
  407270:	ldr	w0, [x2, #1128]
  407274:	mov	w27, #0x8                   	// #8
  407278:	ldr	x0, [sp, #248]
  40727c:	ldp	x21, x22, [sp, #32]
  407280:	bl	401470 <free@plt>
  407284:	ldr	x0, [sp, #200]
  407288:	bl	401470 <free@plt>
  40728c:	add	x0, sp, #0xa0
  407290:	bl	401cd0 <ferror@plt+0x740>
  407294:	ldp	x19, x20, [sp, #16]
  407298:	b	407020 <ferror@plt+0x5a90>
  40729c:	cmp	w1, w5
  4072a0:	b.eq	4071ec <ferror@plt+0x5c5c>  // b.none
  4072a4:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  4072a8:	ldr	x2, [x0, #584]
  4072ac:	ldr	w5, [x2, #1132]
  4072b0:	ldr	w0, [x2, #1128]
  4072b4:	mov	x21, #0x0                   	// #0
  4072b8:	cmp	w0, w5
  4072bc:	b.eq	407300 <ferror@plt+0x5d70>  // b.none
  4072c0:	b	4073f0 <ferror@plt+0x5e60>
  4072c4:	add	x3, x1, x26
  4072c8:	ldr	w1, [x1, x26]
  4072cc:	sdiv	w0, w0, w20
  4072d0:	add	w0, w0, w1
  4072d4:	str	w0, [x3]
  4072d8:	ldr	w1, [x2]
  4072dc:	sdiv	w0, w1, w20
  4072e0:	msub	w0, w0, w20, w1
  4072e4:	str	w0, [x2]
  4072e8:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  4072ec:	ldr	x2, [x0, #584]
  4072f0:	ldr	w0, [x2, #1128]
  4072f4:	ldr	w5, [x2, #1132]
  4072f8:	cmp	w0, w5
  4072fc:	b.ne	4073f0 <ferror@plt+0x5e60>  // b.any
  407300:	ldr	x3, [sp, #224]
  407304:	lsl	x23, x21, #2
  407308:	add	x26, x23, #0x4
  40730c:	cmp	x3, x21
  407310:	b.ls	4073f0 <ferror@plt+0x5e60>  // b.plast
  407314:	ldr	x1, [sp, #200]
  407318:	add	x2, x1, x23
  40731c:	ldr	w0, [x1, x21, lsl #2]
  407320:	add	x21, x21, #0x1
  407324:	cmp	w0, w20
  407328:	b.lt	4072e8 <ferror@plt+0x5d58>  // b.tstop
  40732c:	cmp	x3, x21
  407330:	b.ne	4072c4 <ferror@plt+0x5d34>  // b.any
  407334:	mov	x1, #0x1                   	// #1
  407338:	mov	x0, x21
  40733c:	bl	402900 <ferror@plt+0x1370>
  407340:	cmp	x0, #0x2
  407344:	ldr	x1, [sp, #232]
  407348:	str	x0, [sp, #224]
  40734c:	mov	x2, #0x2                   	// #2
  407350:	csel	x28, x0, x2, cs  // cs = hs, nlast
  407354:	cmp	x28, x1
  407358:	ldr	x0, [sp, #200]
  40735c:	b.hi	40760c <ferror@plt+0x607c>  // b.pmore
  407360:	str	wzr, [x0, x26]
  407364:	add	x3, x0, x26
  407368:	add	x2, x0, x23
  40736c:	mov	w1, #0x0                   	// #0
  407370:	ldr	w0, [x0, x23]
  407374:	b	4072cc <ferror@plt+0x5d3c>
  407378:	ldr	x0, [sp, #200]
  40737c:	lsl	x1, x5, #2
  407380:	stp	x5, x4, [sp, #104]
  407384:	stp	x10, x2, [sp, #120]
  407388:	str	x8, [sp, #136]
  40738c:	bl	402950 <ferror@plt+0x13c0>
  407390:	mov	x12, #0x5a53                	// #23123
  407394:	mov	x11, #0xca00                	// #51712
  407398:	movk	x12, #0xa09b, lsl #16
  40739c:	mov	x9, #0xc9ff                	// #51711
  4073a0:	movk	x12, #0xb82f, lsl #32
  4073a4:	movk	x11, #0x3b9a, lsl #16
  4073a8:	ldp	x5, x4, [sp, #104]
  4073ac:	movk	x12, #0x44, lsl #48
  4073b0:	movk	x9, #0x3b9a, lsl #16
  4073b4:	str	x0, [sp, #200]
  4073b8:	str	x5, [sp, #232]
  4073bc:	ldp	x10, x2, [sp, #120]
  4073c0:	ldr	x8, [sp, #136]
  4073c4:	b	40725c <ferror@plt+0x5ccc>
  4073c8:	ldr	x0, [sp, #440]
  4073cc:	bl	401470 <free@plt>
  4073d0:	ldr	x0, [sp, #392]
  4073d4:	bl	401470 <free@plt>
  4073d8:	ldr	x0, [sp, #296]
  4073dc:	bl	401470 <free@plt>
  4073e0:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  4073e4:	ldr	x2, [x0, #584]
  4073e8:	ldr	w5, [x2, #1132]
  4073ec:	b	406ff0 <ferror@plt+0x5a60>
  4073f0:	ldr	w0, [x2, #1128]
  4073f4:	cmp	w5, w0
  4073f8:	b.ne	406ffc <ferror@plt+0x5a6c>  // b.any
  4073fc:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  407400:	ldr	x2, [x0, #584]
  407404:	ldr	w5, [x2, #1132]
  407408:	b	406f18 <ferror@plt+0x5988>
  40740c:	ldr	x1, [x24, #8]
  407410:	mov	x0, #0x2                   	// #2
  407414:	mov	x2, #0x1                   	// #1
  407418:	mov	w23, w2
  40741c:	cmp	x1, x0
  407420:	mov	x21, #0x22                  	// #34
  407424:	csel	x1, x1, x0, cs  // cs = hs, nlast
  407428:	str	x1, [sp, #104]
  40742c:	add	x22, sp, #0x1b8
  407430:	add	x20, sp, #0x188
  407434:	lsl	x0, x1, #2
  407438:	bl	402930 <ferror@plt+0x13a0>
  40743c:	mov	x4, x0
  407440:	add	x1, sp, #0x110
  407444:	add	x3, sp, #0x1e8
  407448:	mov	x26, x1
  40744c:	mov	x0, #0x88                  	// #136
  407450:	ldr	x1, [sp, #104]
  407454:	stp	x4, xzr, [sp, #296]
  407458:	stp	xzr, xzr, [sp, #312]
  40745c:	str	x1, [sp, #328]
  407460:	strb	wzr, [sp, #336]
  407464:	stp	x3, xzr, [sp, #344]
  407468:	stp	xzr, xzr, [sp, #360]
  40746c:	str	x21, [sp, #376]
  407470:	strb	wzr, [sp, #384]
  407474:	bl	402930 <ferror@plt+0x13a0>
  407478:	mov	x1, x0
  40747c:	mov	x0, #0x88                  	// #136
  407480:	stp	x1, xzr, [sp, #392]
  407484:	stp	xzr, xzr, [sp, #408]
  407488:	str	x21, [sp, #424]
  40748c:	strb	wzr, [sp, #432]
  407490:	bl	402930 <ferror@plt+0x13a0>
  407494:	ldr	x3, [sp, #392]
  407498:	stp	x0, xzr, [sp, #440]
  40749c:	mov	x2, #0x1                   	// #1
  4074a0:	ldr	x0, [x24, #16]
  4074a4:	stp	xzr, xzr, [sp, #400]
  4074a8:	mov	x1, #0x8                   	// #8
  4074ac:	str	x2, [sp, #416]
  4074b0:	strb	wzr, [sp, #432]
  4074b4:	stp	xzr, xzr, [sp, #456]
  4074b8:	str	x21, [sp, #472]
  4074bc:	adrp	x21, 42c000 <ferror@plt+0x2aa70>
  4074c0:	strb	wzr, [sp, #480]
  4074c4:	add	x21, x21, #0x248
  4074c8:	str	w2, [x3]
  4074cc:	str	x0, [sp, #312]
  4074d0:	bl	402900 <ferror@plt+0x1370>
  4074d4:	mov	x1, #0xe38f                	// #58255
  4074d8:	movk	x1, #0x8e38, lsl #16
  4074dc:	movk	x1, #0x38e3, lsl #32
  4074e0:	movk	x1, #0xe38e, lsl #48
  4074e4:	umulh	x0, x0, x1
  4074e8:	lsr	x0, x0, #3
  4074ec:	str	x0, [sp, #304]
  4074f0:	b	4075a0 <ferror@plt+0x6010>
  4074f4:	add	x3, sp, #0x128
  4074f8:	mov	x2, x19
  4074fc:	mov	x1, x26
  407500:	add	x0, sp, #0xf8
  407504:	bl	4048c8 <ferror@plt+0x3338>
  407508:	cbnz	w0, 407620 <ferror@plt+0x6090>
  40750c:	ldr	x0, [sp, #304]
  407510:	ldr	x1, [sp, #320]
  407514:	cmp	x1, x0
  407518:	b.cs	407520 <ferror@plt+0x5f90>  // b.hs, b.nlast
  40751c:	str	x0, [sp, #320]
  407520:	add	x1, sp, #0x98
  407524:	add	x0, sp, #0x128
  407528:	bl	406160 <ferror@plt+0x4bd0>
  40752c:	cbnz	w0, 407620 <ferror@plt+0x6090>
  407530:	ldr	x1, [sp, #152]
  407534:	stp	xzr, xzr, [sp, #352]
  407538:	str	xzr, [sp, #368]
  40753c:	strb	wzr, [sp, #384]
  407540:	cbz	x1, 40754c <ferror@plt+0x5fbc>
  407544:	add	x0, sp, #0x158
  407548:	bl	405218 <ferror@plt+0x3c88>
  40754c:	add	x2, sp, #0xf8
  407550:	add	x1, sp, #0x158
  407554:	add	x0, sp, #0x128
  407558:	mov	x3, #0x0                   	// #0
  40755c:	bl	406d88 <ferror@plt+0x57f8>
  407560:	cbnz	w0, 407620 <ferror@plt+0x6090>
  407564:	ldr	x3, [sp, #96]
  407568:	mov	w2, w23
  40756c:	ldr	x0, [sp, #152]
  407570:	mov	x1, x25
  407574:	mov	w23, #0x0                   	// #0
  407578:	blr	x3
  40757c:	mov	x3, x22
  407580:	add	x1, x20, #0x18
  407584:	mov	x2, x19
  407588:	mov	x0, x20
  40758c:	bl	4048c8 <ferror@plt+0x3338>
  407590:	mov	x1, x22
  407594:	mov	x22, x20
  407598:	cbnz	w0, 407620 <ferror@plt+0x6090>
  40759c:	mov	x20, x1
  4075a0:	ldr	x0, [x21]
  4075a4:	ldr	w1, [x0, #1128]
  4075a8:	ldr	w0, [x0, #1132]
  4075ac:	cmp	w1, w0
  4075b0:	b.ne	4073c8 <ferror@plt+0x5e38>  // b.any
  4075b4:	mov	x0, x20
  4075b8:	bl	404328 <ferror@plt+0x2d98>
  4075bc:	ldr	x1, [x24, #16]
  4075c0:	add	x1, x1, #0x1
  4075c4:	cmp	x0, x1
  4075c8:	b.cs	4073c8 <ferror@plt+0x5e38>  // b.hs, b.nlast
  4075cc:	ldr	x2, [sp, #272]
  4075d0:	mov	x1, #0x2                   	// #2
  4075d4:	ldr	x0, [sp, #328]
  4075d8:	add	x2, x2, #0x1
  4075dc:	cmp	x2, #0x2
  4075e0:	csel	x2, x2, x1, cs  // cs = hs, nlast
  4075e4:	cmp	x2, x0
  4075e8:	b.ls	4074f4 <ferror@plt+0x5f64>  // b.plast
  4075ec:	ldr	x0, [sp, #296]
  4075f0:	lsl	x1, x2, #2
  4075f4:	str	x2, [sp, #104]
  4075f8:	bl	402950 <ferror@plt+0x13c0>
  4075fc:	str	x0, [sp, #296]
  407600:	ldr	x2, [sp, #104]
  407604:	str	x2, [sp, #328]
  407608:	b	4074f4 <ferror@plt+0x5f64>
  40760c:	lsl	x1, x28, #2
  407610:	bl	402950 <ferror@plt+0x13c0>
  407614:	str	x0, [sp, #200]
  407618:	str	x28, [sp, #232]
  40761c:	b	407360 <ferror@plt+0x5dd0>
  407620:	mov	w27, w0
  407624:	ldr	x0, [sp, #440]
  407628:	bl	401470 <free@plt>
  40762c:	ldr	x0, [sp, #392]
  407630:	bl	401470 <free@plt>
  407634:	ldr	x0, [sp, #296]
  407638:	bl	401470 <free@plt>
  40763c:	ldp	x21, x22, [sp, #32]
  407640:	b	407004 <ferror@plt+0x5a74>
  407644:	nop
  407648:	adrp	x3, 404000 <ferror@plt+0x2a70>
  40764c:	mov	x2, #0x1                   	// #1
  407650:	add	x3, x3, #0x5d8
  407654:	b	406dd8 <ferror@plt+0x5848>
  407658:	stp	x29, x30, [sp, #-304]!
  40765c:	mov	x29, sp
  407660:	stp	x21, x22, [sp, #32]
  407664:	adrp	x22, 42c000 <ferror@plt+0x2aa70>
  407668:	and	w21, w2, #0xff
  40766c:	ldr	x3, [x22, #584]
  407670:	stp	x19, x20, [sp, #16]
  407674:	mov	x19, x0
  407678:	mov	x20, x1
  40767c:	stp	x23, x24, [sp, #48]
  407680:	ldrh	w0, [x3, #1142]
  407684:	ldr	x1, [x3, #1104]
  407688:	sub	w0, w0, #0x1
  40768c:	cmp	x1, w0, sxtw
  407690:	b.cs	40787c <ferror@plt+0x62ec>  // b.hs, b.nlast
  407694:	ldr	x23, [x19, #24]
  407698:	cbz	x23, 407868 <ferror@plt+0x62d8>
  40769c:	cmp	x20, #0xa
  4076a0:	b.eq	4078f8 <ferror@plt+0x6368>  // b.none
  4076a4:	cmp	x20, #0x1
  4076a8:	b.ls	407734 <ferror@plt+0x61a4>  // b.plast
  4076ac:	ldrb	w22, [x19, #40]
  4076b0:	cbnz	w22, 407908 <ferror@plt+0x6378>
  4076b4:	strb	wzr, [x19, #40]
  4076b8:	cmp	x20, #0x10
  4076bc:	b.ls	407890 <ferror@plt+0x6300>  // b.plast
  4076c0:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  4076c4:	sub	x0, x20, #0x1
  4076c8:	mov	x1, #0x1                   	// #1
  4076cc:	movk	x4, #0xcccd
  4076d0:	umulh	x3, x0, x4
  4076d4:	mov	x2, x1
  4076d8:	cmp	x0, #0x9
  4076dc:	add	x1, x1, #0x1
  4076e0:	lsr	x0, x3, #3
  4076e4:	b.hi	4076d0 <ferror@plt+0x6140>  // b.pmore
  4076e8:	adrp	x3, 405000 <ferror@plt+0x3a70>
  4076ec:	add	x3, x3, #0x370
  4076f0:	mov	x1, x20
  4076f4:	mov	x0, x19
  4076f8:	bl	406dd8 <ferror@plt+0x5848>
  4076fc:	cmp	w0, #0x0
  407700:	mov	w20, w0
  407704:	cset	w0, eq  // eq = none
  407708:	and	w21, w21, w0
  40770c:	strb	w22, [x19, #40]
  407710:	cbz	w21, 40771c <ferror@plt+0x618c>
  407714:	mov	w0, #0xa                   	// #10
  407718:	bl	402a80 <ferror@plt+0x14f0>
  40771c:	mov	w0, w20
  407720:	ldp	x19, x20, [sp, #16]
  407724:	ldp	x21, x22, [sp, #32]
  407728:	ldp	x23, x24, [sp, #48]
  40772c:	ldp	x29, x30, [sp], #304
  407730:	ret
  407734:	ldr	x24, [x19, #8]
  407738:	add	x0, sp, #0x48
  40773c:	mov	x1, x19
  407740:	bl	405fc8 <ferror@plt+0x4a38>
  407744:	and	w20, w20, #0x1
  407748:	cmp	x23, x24
  40774c:	b.hi	4078a0 <ferror@plt+0x6310>  // b.pmore
  407750:	ldr	x1, [x19, #24]
  407754:	ldr	x3, [x19]
  407758:	sub	x2, x1, #0x1
  40775c:	ldr	w0, [x3, x2, lsl #2]
  407760:	cbz	x1, 407934 <ferror@plt+0x63a4>
  407764:	nop
  407768:	cbnz	w0, 40777c <ferror@plt+0x61ec>
  40776c:	sub	x2, x2, #0x1
  407770:	cmp	x1, x2
  407774:	ldr	w0, [x3, x2, lsl #2]
  407778:	b.hi	407768 <ferror@plt+0x61d8>  // b.pmore
  40777c:	adrp	x3, 413000 <ferror@plt+0x11a70>
  407780:	sxtw	x0, w0
  407784:	add	x3, x3, #0xa88
  407788:	mov	x1, #0x1                   	// #1
  40778c:	nop
  407790:	ldr	x4, [x3]
  407794:	sub	x3, x3, #0x8
  407798:	cmp	x4, x0
  40779c:	b.ls	4077ac <ferror@plt+0x621c>  // b.plast
  4077a0:	add	x1, x1, #0x1
  4077a4:	cmp	x1, #0xa
  4077a8:	b.ne	407790 <ferror@plt+0x6200>  // b.any
  4077ac:	ldr	x3, [x19, #8]
  4077b0:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4077b4:	movk	x4, #0xaaab
  4077b8:	add	x0, sp, #0x48
  4077bc:	sub	x2, x3, x2
  4077c0:	add	x2, x2, x2, lsl #3
  4077c4:	sub	x19, x2, #0x9
  4077c8:	add	x19, x19, x1
  4077cc:	add	x2, x19, #0x3
  4077d0:	umulh	x1, x19, x4
  4077d4:	and	x3, x1, #0xfffffffffffffffe
  4077d8:	add	x1, x3, x1, lsr #1
  4077dc:	subs	x1, x19, x1
  4077e0:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4077e4:	sub	x1, x2, x1
  4077e8:	csel	x19, x19, x1, eq  // eq = none
  4077ec:	mov	x1, x19
  4077f0:	bl	404dd8 <ferror@plt+0x3848>
  4077f4:	cbnz	w0, 407840 <ferror@plt+0x62b0>
  4077f8:	add	x0, sp, #0x48
  4077fc:	bl	405430 <ferror@plt+0x3ea0>
  407800:	mov	w0, #0x65                  	// #101
  407804:	bl	4052b8 <ferror@plt+0x3d28>
  407808:	cbz	x19, 407924 <ferror@plt+0x6394>
  40780c:	mov	w0, #0x2d                  	// #45
  407810:	bl	4052b8 <ferror@plt+0x3d28>
  407814:	add	x3, sp, #0xa8
  407818:	mov	x2, #0x21                  	// #33
  40781c:	mov	x1, x19
  407820:	add	x0, sp, #0x78
  407824:	stp	x3, xzr, [sp, #120]
  407828:	stp	xzr, xzr, [sp, #136]
  40782c:	str	x2, [sp, #152]
  407830:	strb	wzr, [sp, #160]
  407834:	bl	405218 <ferror@plt+0x3c88>
  407838:	add	x0, sp, #0x78
  40783c:	bl	405430 <ferror@plt+0x3ea0>
  407840:	ldr	x0, [sp, #72]
  407844:	mov	w20, #0x8                   	// #8
  407848:	bl	401470 <free@plt>
  40784c:	ldr	x0, [x22, #584]
  407850:	ldr	w1, [x0, #1128]
  407854:	ldr	w0, [x0, #1132]
  407858:	cmp	w1, w0
  40785c:	b.ne	40771c <ferror@plt+0x618c>  // b.any
  407860:	mov	w20, #0x0                   	// #0
  407864:	b	407710 <ferror@plt+0x6180>
  407868:	adrp	x0, 413000 <ferror@plt+0x11a70>
  40786c:	mov	w20, #0x0                   	// #0
  407870:	ldrb	w0, [x0, #2712]
  407874:	bl	4052b8 <ferror@plt+0x3d28>
  407878:	b	407710 <ferror@plt+0x6180>
  40787c:	mov	w0, #0x5c                  	// #92
  407880:	bl	402a80 <ferror@plt+0x14f0>
  407884:	mov	w0, #0xa                   	// #10
  407888:	bl	402a80 <ferror@plt+0x14f0>
  40788c:	b	407694 <ferror@plt+0x6104>
  407890:	adrp	x3, 405000 <ferror@plt+0x3a70>
  407894:	mov	x2, #0x1                   	// #1
  407898:	add	x3, x3, #0x320
  40789c:	b	4076f0 <ferror@plt+0x6160>
  4078a0:	mov	x0, x19
  4078a4:	bl	404328 <ferror@plt+0x2d98>
  4078a8:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4078ac:	sub	x19, x0, #0x1
  4078b0:	movk	x1, #0xaaab
  4078b4:	umulh	x0, x19, x1
  4078b8:	and	x1, x0, #0xfffffffffffffffe
  4078bc:	add	x0, x1, x0, lsr #1
  4078c0:	subs	x0, x19, x0
  4078c4:	sub	x0, x19, x0
  4078c8:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4078cc:	csel	x19, x0, x19, ne  // ne = any
  4078d0:	cbz	x19, 407914 <ferror@plt+0x6384>
  4078d4:	mov	x1, x19
  4078d8:	add	x0, sp, #0x48
  4078dc:	bl	404b08 <ferror@plt+0x3578>
  4078e0:	cbnz	w0, 407840 <ferror@plt+0x62b0>
  4078e4:	add	x0, sp, #0x48
  4078e8:	bl	405430 <ferror@plt+0x3ea0>
  4078ec:	mov	w0, #0x65                  	// #101
  4078f0:	bl	4052b8 <ferror@plt+0x3d28>
  4078f4:	b	407814 <ferror@plt+0x6284>
  4078f8:	mov	x0, x19
  4078fc:	mov	w20, #0x0                   	// #0
  407900:	bl	405430 <ferror@plt+0x3ea0>
  407904:	b	407710 <ferror@plt+0x6180>
  407908:	mov	w0, #0x2d                  	// #45
  40790c:	bl	4052b8 <ferror@plt+0x3d28>
  407910:	b	4076b4 <ferror@plt+0x6124>
  407914:	add	x0, sp, #0x48
  407918:	bl	405430 <ferror@plt+0x3ea0>
  40791c:	mov	w0, #0x65                  	// #101
  407920:	bl	4052b8 <ferror@plt+0x3d28>
  407924:	adrp	x0, 413000 <ferror@plt+0x11a70>
  407928:	ldrb	w0, [x0, #2712]
  40792c:	bl	4052b8 <ferror@plt+0x3d28>
  407930:	b	407840 <ferror@plt+0x62b0>
  407934:	mov	x2, #0xffffffffffffffff    	// #-1
  407938:	b	40777c <ferror@plt+0x61ec>
  40793c:	nop
  407940:	sub	sp, sp, #0x2c0
  407944:	stp	x29, x30, [sp]
  407948:	mov	x29, sp
  40794c:	stp	x19, x20, [sp, #16]
  407950:	mov	x19, x0
  407954:	stp	x23, x24, [sp, #48]
  407958:	mov	x23, x1
  40795c:	stp	x27, x28, [sp, #80]
  407960:	mov	x27, x2
  407964:	str	xzr, [x2, #24]
  407968:	str	xzr, [x2, #8]
  40796c:	ldr	x20, [x0, #24]
  407970:	str	xzr, [x2, #16]
  407974:	strb	wzr, [x2, #40]
  407978:	ldr	x0, [x0, #16]
  40797c:	str	x0, [sp, #96]
  407980:	ldr	x0, [x1, #16]
  407984:	str	x0, [sp, #104]
  407988:	str	x3, [sp, #112]
  40798c:	cmp	x20, #0x1
  407990:	b.eq	407a7c <ferror@plt+0x64ec>  // b.none
  407994:	ldr	x1, [x1, #24]
  407998:	ldr	x0, [x19, #8]
  40799c:	cmp	x1, #0x1
  4079a0:	b.eq	407a80 <ferror@plt+0x64f0>  // b.none
  4079a4:	add	x20, x20, x0
  4079a8:	stp	x21, x22, [sp, #32]
  4079ac:	mov	x22, #0x2                   	// #2
  4079b0:	cmp	x20, x22
  4079b4:	csel	x20, x20, x22, cs  // cs = hs, nlast
  4079b8:	lsl	x0, x20, #2
  4079bc:	bl	402930 <ferror@plt+0x13a0>
  4079c0:	stp	x0, xzr, [sp, #176]
  4079c4:	ldr	x0, [x23, #8]
  4079c8:	stp	xzr, xzr, [sp, #192]
  4079cc:	ldr	x21, [x23, #24]
  4079d0:	str	x20, [sp, #208]
  4079d4:	strb	wzr, [sp, #216]
  4079d8:	add	x21, x21, x0
  4079dc:	cmp	x21, x22
  4079e0:	csel	x21, x21, x22, cs  // cs = hs, nlast
  4079e4:	lsl	x0, x21, #2
  4079e8:	bl	402930 <ferror@plt+0x13a0>
  4079ec:	mov	x2, x0
  4079f0:	mov	x1, x19
  4079f4:	add	x0, sp, #0xb0
  4079f8:	stp	x2, xzr, [sp, #224]
  4079fc:	stp	xzr, xzr, [sp, #240]
  407a00:	str	x21, [sp, #256]
  407a04:	strb	wzr, [sp, #264]
  407a08:	bl	405818 <ferror@plt+0x4288>
  407a0c:	add	x0, sp, #0xe0
  407a10:	mov	x1, x23
  407a14:	bl	405818 <ferror@plt+0x4288>
  407a18:	strb	wzr, [sp, #216]
  407a1c:	ldr	x22, [sp, #184]
  407a20:	add	x0, sp, #0xb0
  407a24:	strb	wzr, [sp, #264]
  407a28:	add	x22, x22, x22, lsl #3
  407a2c:	mov	x1, x22
  407a30:	bl	404dd8 <ferror@plt+0x3848>
  407a34:	mov	w24, w0
  407a38:	cbz	w0, 407ad0 <ferror@plt+0x6540>
  407a3c:	mov	x21, #0x0                   	// #0
  407a40:	mov	x20, #0x0                   	// #0
  407a44:	ldr	x0, [sp, #224]
  407a48:	add	x0, x0, x21
  407a4c:	bl	401470 <free@plt>
  407a50:	ldr	x0, [sp, #176]
  407a54:	add	x0, x0, x20
  407a58:	bl	401470 <free@plt>
  407a5c:	ldp	x21, x22, [sp, #32]
  407a60:	mov	w0, w24
  407a64:	ldp	x29, x30, [sp]
  407a68:	ldp	x19, x20, [sp, #16]
  407a6c:	ldp	x23, x24, [sp, #48]
  407a70:	ldp	x27, x28, [sp, #80]
  407a74:	add	sp, sp, #0x2c0
  407a78:	ret
  407a7c:	ldr	x0, [x19, #8]
  407a80:	cbnz	x0, 4079a4 <ferror@plt+0x6414>
  407a84:	ldr	x1, [x23, #8]
  407a88:	cbnz	x1, 4079a4 <ferror@plt+0x6414>
  407a8c:	cmp	x20, #0x1
  407a90:	b.eq	408178 <ferror@plt+0x6be8>  // b.none
  407a94:	ldr	x1, [x23]
  407a98:	mov	x0, x19
  407a9c:	ldrsw	x2, [x1]
  407aa0:	mov	x3, x27
  407aa4:	add	x1, x0, #0x18
  407aa8:	bl	4048c8 <ferror@plt+0x3338>
  407aac:	mov	w24, w0
  407ab0:	cbnz	w0, 407a60 <ferror@plt+0x64d0>
  407ab4:	ldr	x0, [x27, #24]
  407ab8:	cbz	x0, 407a60 <ferror@plt+0x64d0>
  407abc:	ldrb	w0, [x19, #40]
  407ac0:	ldrb	w1, [x23, #40]
  407ac4:	eor	w0, w0, w1
  407ac8:	strb	w0, [x27, #40]
  407acc:	b	407a60 <ferror@plt+0x64d0>
  407ad0:	add	x0, sp, #0xb0
  407ad4:	bl	4042e0 <ferror@plt+0x2d50>
  407ad8:	ldr	x28, [sp, #200]
  407adc:	cbz	x28, 4081a0 <ferror@plt+0x6c10>
  407ae0:	ldr	x4, [sp, #176]
  407ae4:	mov	x0, #0x0                   	// #0
  407ae8:	mov	x1, x4
  407aec:	b	407afc <ferror@plt+0x656c>
  407af0:	add	x0, x0, #0x1
  407af4:	cmp	x0, x28
  407af8:	b.eq	407e50 <ferror@plt+0x68c0>  // b.none
  407afc:	ldr	w3, [x1]
  407b00:	mov	x2, x1
  407b04:	lsl	x20, x0, #2
  407b08:	add	x1, x1, #0x4
  407b0c:	cbz	w3, 407af0 <ferror@plt+0x6560>
  407b10:	sub	x1, x28, x0
  407b14:	neg	x20, x20
  407b18:	mov	x28, x0
  407b1c:	ldr	x3, [sp, #232]
  407b20:	add	x0, sp, #0xe0
  407b24:	mov	x21, #0x0                   	// #0
  407b28:	str	x2, [sp, #176]
  407b2c:	str	x1, [sp, #200]
  407b30:	add	x1, x3, x3, lsl #3
  407b34:	str	x1, [sp, #128]
  407b38:	bl	404dd8 <ferror@plt+0x3848>
  407b3c:	mov	w24, w0
  407b40:	cbnz	w0, 407a44 <ferror@plt+0x64b4>
  407b44:	ldr	x8, [sp, #248]
  407b48:	mov	x0, #0x0                   	// #0
  407b4c:	ldr	x4, [sp, #224]
  407b50:	mov	x1, x4
  407b54:	cbnz	x8, 407b68 <ferror@plt+0x65d8>
  407b58:	b	4081d0 <ferror@plt+0x6c40>
  407b5c:	add	x0, x0, #0x1
  407b60:	cmp	x0, x8
  407b64:	b.eq	407f6c <ferror@plt+0x69dc>  // b.none
  407b68:	ldr	w3, [x1]
  407b6c:	mov	x2, x1
  407b70:	lsl	x21, x0, #2
  407b74:	add	x1, x1, #0x4
  407b78:	cbz	w3, 407b5c <ferror@plt+0x65cc>
  407b7c:	sub	x1, x8, x0
  407b80:	neg	x21, x21
  407b84:	mov	x8, x0
  407b88:	add	x0, sp, #0xe0
  407b8c:	str	x8, [sp, #120]
  407b90:	str	x2, [sp, #224]
  407b94:	str	x1, [sp, #248]
  407b98:	bl	4042e0 <ferror@plt+0x2d50>
  407b9c:	ldr	x24, [sp, #200]
  407ba0:	adrp	x3, 42c000 <ferror@plt+0x2aa70>
  407ba4:	ldr	x8, [sp, #120]
  407ba8:	cmp	x24, #0x1
  407bac:	b.eq	407e64 <ferror@plt+0x68d4>  // b.none
  407bb0:	ldr	x0, [x3, #584]
  407bb4:	ldr	w1, [x0, #1128]
  407bb8:	ldr	w0, [x0, #1132]
  407bbc:	cmp	w1, w0
  407bc0:	b.ne	407f80 <ferror@plt+0x69f0>  // b.any
  407bc4:	stp	x25, x26, [sp, #64]
  407bc8:	cbz	x24, 407ec8 <ferror@plt+0x6938>
  407bcc:	ldr	x25, [sp, #248]
  407bd0:	cbz	x25, 407ec8 <ferror@plt+0x6938>
  407bd4:	cmp	x25, #0x1
  407bd8:	b.eq	407fa8 <ferror@plt+0x6a18>  // b.none
  407bdc:	cmp	x24, #0x3f
  407be0:	mov	x0, #0x3f                  	// #63
  407be4:	ccmp	x25, x0, #0x0, hi  // hi = pmore
  407be8:	b.ls	4081e0 <ferror@plt+0x6c50>  // b.plast
  407bec:	cmp	x24, x25
  407bf0:	mov	x0, #0x6                   	// #6
  407bf4:	csel	x24, x24, x25, cs  // cs = hs, nlast
  407bf8:	add	x2, x24, #0x1
  407bfc:	mov	x1, x24
  407c00:	mov	x25, x2
  407c04:	stp	x8, x2, [sp, #152]
  407c08:	bl	4028c8 <ferror@plt+0x1338>
  407c0c:	lsl	x0, x0, #2
  407c10:	bl	402930 <ferror@plt+0x13a0>
  407c14:	str	x0, [sp, #120]
  407c18:	lsl	x1, x24, #2
  407c1c:	stp	x0, xzr, [sp, #272]
  407c20:	add	x0, x0, x1
  407c24:	add	x9, x0, x1
  407c28:	add	x2, sp, #0x208
  407c2c:	add	x4, x9, x1
  407c30:	stp	xzr, xzr, [sp, #288]
  407c34:	add	x3, x4, x1
  407c38:	stp	xzr, xzr, [x2]
  407c3c:	lsr	x25, x25, #1
  407c40:	stp	xzr, x24, [x2, #16]
  407c44:	add	x2, x3, x1
  407c48:	mov	x1, #0x1                   	// #1
  407c4c:	str	x24, [sp, #304]
  407c50:	strb	wzr, [sp, #312]
  407c54:	str	x0, [sp, #320]
  407c58:	mov	x0, x24
  407c5c:	stp	xzr, xzr, [sp, #328]
  407c60:	stp	xzr, x24, [sp, #344]
  407c64:	strb	wzr, [sp, #360]
  407c68:	str	x9, [sp, #368]
  407c6c:	stp	xzr, xzr, [sp, #376]
  407c70:	stp	xzr, x24, [sp, #392]
  407c74:	strb	wzr, [sp, #408]
  407c78:	str	x4, [sp, #416]
  407c7c:	stp	xzr, xzr, [sp, #424]
  407c80:	stp	xzr, x24, [sp, #440]
  407c84:	strb	wzr, [sp, #456]
  407c88:	str	x2, [sp, #464]
  407c8c:	str	x24, [sp, #496]
  407c90:	str	x3, [sp, #512]
  407c94:	strb	wzr, [sp, #552]
  407c98:	stp	xzr, xzr, [sp, #472]
  407c9c:	str	xzr, [sp, #488]
  407ca0:	strb	wzr, [sp, #504]
  407ca4:	bl	402900 <ferror@plt+0x1370>
  407ca8:	mov	x1, x0
  407cac:	cmp	x0, #0x2
  407cb0:	mov	x0, #0x2                   	// #2
  407cb4:	csel	x26, x1, x0, cs  // cs = hs, nlast
  407cb8:	str	x1, [sp, #136]
  407cbc:	lsl	x24, x26, #2
  407cc0:	mov	x0, x24
  407cc4:	bl	402930 <ferror@plt+0x13a0>
  407cc8:	add	x4, sp, #0x230
  407ccc:	mov	x3, x0
  407cd0:	mov	x0, x24
  407cd4:	str	x26, [sp, #592]
  407cd8:	strb	wzr, [sp, #600]
  407cdc:	stp	x3, xzr, [x4]
  407ce0:	stp	xzr, xzr, [x4, #16]
  407ce4:	bl	402930 <ferror@plt+0x13a0>
  407ce8:	mov	x3, x0
  407cec:	add	x5, sp, #0x260
  407cf0:	mov	x0, x24
  407cf4:	str	x26, [sp, #640]
  407cf8:	strb	wzr, [sp, #648]
  407cfc:	stp	x3, xzr, [x5]
  407d00:	stp	xzr, xzr, [x5, #16]
  407d04:	bl	402930 <ferror@plt+0x13a0>
  407d08:	mov	x2, x0
  407d0c:	add	x6, sp, #0x290
  407d10:	str	x26, [sp, #688]
  407d14:	ldr	x1, [sp, #136]
  407d18:	strb	wzr, [sp, #696]
  407d1c:	stp	x2, xzr, [x6]
  407d20:	mov	x0, x1
  407d24:	stp	xzr, xzr, [x6, #16]
  407d28:	bl	402900 <ferror@plt+0x1370>
  407d2c:	add	x4, x0, #0x1
  407d30:	cmp	x4, #0x2
  407d34:	mov	x0, #0x2                   	// #2
  407d38:	csel	x24, x4, x0, cs  // cs = hs, nlast
  407d3c:	lsl	x9, x24, #2
  407d40:	stp	x9, x4, [sp, #136]
  407d44:	mov	x0, x9
  407d48:	bl	402930 <ferror@plt+0x13a0>
  407d4c:	mov	x26, x0
  407d50:	mov	x1, x25
  407d54:	add	x0, sp, #0xb0
  407d58:	add	x3, sp, #0x140
  407d5c:	add	x2, sp, #0x110
  407d60:	bl	405f28 <ferror@plt+0x4998>
  407d64:	add	x0, sp, #0xe0
  407d68:	mov	x1, x25
  407d6c:	add	x3, sp, #0x1a0
  407d70:	add	x2, sp, #0x170
  407d74:	bl	405f28 <ferror@plt+0x4998>
  407d78:	ldr	x0, [x27, #32]
  407d7c:	ldp	x9, x4, [sp, #136]
  407d80:	cmp	x24, x0
  407d84:	ldr	x8, [sp, #152]
  407d88:	b.hi	408230 <ferror@plt+0x6ca0>  // b.pmore
  407d8c:	ldr	x0, [x27]
  407d90:	str	x4, [x27, #24]
  407d94:	lsl	x2, x4, #2
  407d98:	mov	w1, #0x0                   	// #0
  407d9c:	str	x8, [sp, #136]
  407da0:	bl	401350 <memset@plt>
  407da4:	add	x2, sp, #0x200
  407da8:	add	x1, sp, #0x110
  407dac:	add	x0, sp, #0x140
  407db0:	mov	x3, #0x0                   	// #0
  407db4:	bl	406d88 <ferror@plt+0x57f8>
  407db8:	mov	w24, w0
  407dbc:	ldr	x8, [sp, #136]
  407dc0:	cbnz	w0, 407e14 <ferror@plt+0x6884>
  407dc4:	add	x2, sp, #0x1d0
  407dc8:	add	x1, sp, #0x1a0
  407dcc:	add	x0, sp, #0x170
  407dd0:	mov	x3, #0x0                   	// #0
  407dd4:	bl	406d88 <ferror@plt+0x57f8>
  407dd8:	mov	w24, w0
  407ddc:	ldr	x8, [sp, #136]
  407de0:	cbnz	w0, 407e14 <ferror@plt+0x6884>
  407de4:	ldr	x0, [sp, #344]
  407de8:	cbz	x0, 407df4 <ferror@plt+0x6864>
  407dec:	ldr	x0, [sp, #440]
  407df0:	cbnz	x0, 408250 <ferror@plt+0x6cc0>
  407df4:	ldr	x0, [sp, #296]
  407df8:	cbz	x0, 407e04 <ferror@plt+0x6874>
  407dfc:	ldr	x0, [sp, #392]
  407e00:	cbnz	x0, 4082c0 <ferror@plt+0x6d30>
  407e04:	ldr	x0, [sp, #536]
  407e08:	cbz	x0, 407e14 <ferror@plt+0x6884>
  407e0c:	ldr	x0, [sp, #488]
  407e10:	cbnz	x0, 408324 <ferror@plt+0x6d94>
  407e14:	ldr	x0, [sp, #120]
  407e18:	str	x8, [sp, #136]
  407e1c:	bl	401470 <free@plt>
  407e20:	mov	x0, x26
  407e24:	bl	401470 <free@plt>
  407e28:	ldr	x0, [sp, #656]
  407e2c:	bl	401470 <free@plt>
  407e30:	ldr	x0, [sp, #608]
  407e34:	bl	401470 <free@plt>
  407e38:	ldr	x0, [sp, #560]
  407e3c:	bl	401470 <free@plt>
  407e40:	ldr	x8, [sp, #136]
  407e44:	cbz	w24, 407ec8 <ferror@plt+0x6938>
  407e48:	ldp	x25, x26, [sp, #64]
  407e4c:	b	407a44 <ferror@plt+0x64b4>
  407e50:	lsl	x20, x28, #2
  407e54:	mov	x1, #0x0                   	// #0
  407e58:	add	x2, x4, x20
  407e5c:	neg	x20, x20
  407e60:	b	407b1c <ferror@plt+0x658c>
  407e64:	ldr	x0, [x3, #584]
  407e68:	ldr	x1, [sp, #184]
  407e6c:	ldr	w2, [x0, #1132]
  407e70:	cbnz	x1, 407f88 <ferror@plt+0x69f8>
  407e74:	ldr	x1, [sp, #176]
  407e78:	ldr	w1, [x1]
  407e7c:	cmp	w1, #0x1
  407e80:	b.ne	407f88 <ferror@plt+0x69f8>  // b.any
  407e84:	ldr	w0, [x0, #1128]
  407e88:	cmp	w0, w2
  407e8c:	b.ne	407f80 <ferror@plt+0x69f0>  // b.any
  407e90:	ldr	x0, [sp, #248]
  407e94:	stp	x25, x26, [sp, #64]
  407e98:	cbz	x0, 407ec8 <ferror@plt+0x6938>
  407e9c:	mov	x0, x27
  407ea0:	add	x1, sp, #0xe0
  407ea4:	str	x8, [sp, #120]
  407ea8:	bl	405818 <ferror@plt+0x4288>
  407eac:	ldrb	w0, [sp, #216]
  407eb0:	ldr	x8, [sp, #120]
  407eb4:	cbz	w0, 4081c4 <ferror@plt+0x6c34>
  407eb8:	ldrb	w0, [x27, #40]
  407ebc:	eor	w0, w0, #0x1
  407ec0:	strb	w0, [x27, #40]
  407ec4:	nop
  407ec8:	mov	x1, x8
  407ecc:	mov	x0, x28
  407ed0:	bl	402900 <ferror@plt+0x1370>
  407ed4:	mov	x1, x0
  407ed8:	ldr	x0, [x27, #24]
  407edc:	mov	x25, #0x2                   	// #2
  407ee0:	bl	402900 <ferror@plt+0x1370>
  407ee4:	cmp	x0, x25
  407ee8:	csel	x25, x0, x25, cs  // cs = hs, nlast
  407eec:	mov	x24, x0
  407ef0:	ldr	x0, [x27, #32]
  407ef4:	cmp	x25, x0
  407ef8:	b.hi	408188 <ferror@plt+0x6bf8>  // b.pmore
  407efc:	ldr	x1, [x27, #24]
  407f00:	mov	x0, x27
  407f04:	sub	x1, x24, x1
  407f08:	add	x1, x1, x1, lsl #3
  407f0c:	bl	404dd8 <ferror@plt+0x3848>
  407f10:	mov	w24, w0
  407f14:	cbnz	w0, 407e48 <ferror@plt+0x68b8>
  407f18:	ldr	x0, [sp, #128]
  407f1c:	adds	x1, x22, x0
  407f20:	b.eq	407f30 <ferror@plt+0x69a0>  // b.none
  407f24:	mov	x0, x27
  407f28:	bl	404b08 <ferror@plt+0x3578>
  407f2c:	cbnz	w0, 407f9c <ferror@plt+0x6a0c>
  407f30:	ldp	x1, x0, [sp, #96]
  407f34:	ldr	x2, [sp, #112]
  407f38:	ldrb	w3, [x23, #40]
  407f3c:	cmp	x0, x2
  407f40:	add	x4, x1, x0
  407f44:	csel	x0, x0, x2, cs  // cs = hs, nlast
  407f48:	ldrb	w2, [x19, #40]
  407f4c:	cmp	x1, x0
  407f50:	csel	x1, x1, x0, cs  // cs = hs, nlast
  407f54:	mov	x0, x27
  407f58:	cmp	x4, x1
  407f5c:	csel	x1, x4, x1, ls  // ls = plast
  407f60:	bl	4051a0 <ferror@plt+0x3c10>
  407f64:	ldp	x25, x26, [sp, #64]
  407f68:	b	407a44 <ferror@plt+0x64b4>
  407f6c:	lsl	x21, x8, #2
  407f70:	mov	x1, #0x0                   	// #0
  407f74:	add	x2, x4, x21
  407f78:	neg	x21, x21
  407f7c:	b	407b88 <ferror@plt+0x65f8>
  407f80:	mov	w24, #0x8                   	// #8
  407f84:	b	407a44 <ferror@plt+0x64b4>
  407f88:	ldr	w0, [x0, #1128]
  407f8c:	cmp	w0, w2
  407f90:	b.ne	407f80 <ferror@plt+0x69f0>  // b.any
  407f94:	stp	x25, x26, [sp, #64]
  407f98:	b	407bcc <ferror@plt+0x663c>
  407f9c:	mov	w24, w0
  407fa0:	ldp	x25, x26, [sp, #64]
  407fa4:	b	407a44 <ferror@plt+0x64b4>
  407fa8:	ldp	x26, x0, [sp, #224]
  407fac:	cbnz	x0, 407fbc <ferror@plt+0x6a2c>
  407fb0:	ldr	w0, [x26]
  407fb4:	cmp	w0, #0x1
  407fb8:	b.eq	4081b0 <ferror@plt+0x6c20>  // b.none
  407fbc:	ldr	x6, [sp, #176]
  407fc0:	mov	x1, x25
  407fc4:	mov	x0, x24
  407fc8:	stp	x6, x8, [sp, #136]
  407fcc:	str	x3, [sp, #152]
  407fd0:	bl	402900 <ferror@plt+0x1370>
  407fd4:	mov	x1, #0x1                   	// #1
  407fd8:	str	x0, [sp, #120]
  407fdc:	bl	402900 <ferror@plt+0x1370>
  407fe0:	ldr	x1, [x27, #32]
  407fe4:	mov	x4, #0x2                   	// #2
  407fe8:	cmp	x0, x4
  407fec:	csel	x4, x0, x4, cs  // cs = hs, nlast
  407ff0:	cmp	x4, x1
  407ff4:	ldr	x5, [sp, #120]
  407ff8:	ldp	x6, x8, [sp, #136]
  407ffc:	ldr	x3, [sp, #152]
  408000:	b.hi	4081f0 <ferror@plt+0x6c60>  // b.pmore
  408004:	ldr	x18, [x27]
  408008:	lsl	x2, x1, #2
  40800c:	mov	x0, x18
  408010:	mov	w1, #0x0                   	// #0
  408014:	str	x5, [sp, #120]
  408018:	stp	x8, x3, [sp, #136]
  40801c:	str	x6, [sp, #152]
  408020:	bl	401350 <memset@plt>
  408024:	ldp	x8, x3, [sp, #136]
  408028:	mov	x18, x0
  40802c:	ldr	x5, [sp, #120]
  408030:	cmp	x5, #0x0
  408034:	ldr	x9, [x3, #584]
  408038:	ldr	w0, [x9, #1128]
  40803c:	ldr	w10, [x9, #1132]
  408040:	ccmp	w0, w10, #0x0, ne  // ne = any
  408044:	b.ne	408150 <ferror@plt+0x6bc0>  // b.any
  408048:	mov	x15, #0x5a53                	// #23123
  40804c:	mov	x12, #0xffffffffa763ffff    	// #-1486618625
  408050:	movk	x15, #0xa09b, lsl #16
  408054:	mov	x17, #0x1                   	// #1
  408058:	ldr	x6, [sp, #152]
  40805c:	movk	x12, #0xb6b3, lsl #32
  408060:	movk	x15, #0xb82f, lsl #32
  408064:	mov	x14, #0xca00                	// #51712
  408068:	mov	x30, #0xc9ff                	// #51711
  40806c:	sub	x16, x25, #0x1
  408070:	sub	x17, x17, x25
  408074:	mov	x0, #0x0                   	// #0
  408078:	mov	x13, #0x0                   	// #0
  40807c:	movk	x12, #0xde0, lsl #48
  408080:	movk	x15, #0x44, lsl #48
  408084:	movk	x14, #0x3b9a, lsl #16
  408088:	movk	x30, #0x3b9a, lsl #16
  40808c:	nop
  408090:	ldr	w3, [x9, #1128]
  408094:	adds	x1, x13, x17
  408098:	csel	x1, x1, xzr, pl  // pl = nfrst
  40809c:	cmp	x13, x16
  4080a0:	csel	x2, x13, x16, ls  // ls = plast
  4080a4:	cmp	w3, w10
  4080a8:	b.ne	4081e8 <ferror@plt+0x6c58>  // b.any
  4080ac:	cmp	x2, x25
  4080b0:	mov	x4, #0x0                   	// #0
  4080b4:	ccmp	x24, x1, #0x0, cc  // cc = lo, ul, last
  4080b8:	b.hi	4080cc <ferror@plt+0x6b3c>  // b.pmore
  4080bc:	b	408108 <ferror@plt+0x6b78>
  4080c0:	cmp	x24, x1
  4080c4:	ccmp	x25, x2, #0x0, hi  // hi = pmore
  4080c8:	b.ls	408108 <ferror@plt+0x6b78>  // b.plast
  4080cc:	ldr	w7, [x6, x1, lsl #2]
  4080d0:	add	x1, x1, #0x1
  4080d4:	ldr	w3, [x26, x2, lsl #2]
  4080d8:	sub	x2, x2, #0x1
  4080dc:	smaddl	x0, w7, w3, x0
  4080e0:	cmp	x0, x12
  4080e4:	b.ls	4080fc <ferror@plt+0x6b6c>  // b.plast
  4080e8:	lsr	x3, x0, #9
  4080ec:	umulh	x3, x3, x15
  4080f0:	lsr	x3, x3, #11
  4080f4:	add	x4, x4, x3
  4080f8:	msub	x0, x3, x14, x0
  4080fc:	ldr	w3, [x9, #1128]
  408100:	cmp	w3, w10
  408104:	b.eq	4080c0 <ferror@plt+0x6b30>  // b.none
  408108:	cmp	x0, x30
  40810c:	b.ls	40816c <ferror@plt+0x6bdc>  // b.plast
  408110:	lsr	x1, x0, #9
  408114:	umulh	x1, x1, x15
  408118:	lsr	x1, x1, #11
  40811c:	msub	x2, x1, x14, x0
  408120:	add	x0, x1, x4
  408124:	str	w2, [x18, x13, lsl #2]
  408128:	add	x13, x13, #0x1
  40812c:	cmp	x5, x13
  408130:	ldr	w1, [x9, #1128]
  408134:	ldr	w10, [x9, #1132]
  408138:	ccmp	w10, w1, #0x0, hi  // hi = pmore
  40813c:	b.eq	408090 <ferror@plt+0x6b00>  // b.none
  408140:	cbz	x0, 408150 <ferror@plt+0x6bc0>
  408144:	str	w0, [x18, x5, lsl #2]
  408148:	add	x5, x5, #0x1
  40814c:	ldr	w10, [x9, #1132]
  408150:	ldr	w0, [x9, #1128]
  408154:	str	x5, [x27, #24]
  408158:	cmp	w0, w10
  40815c:	b.eq	407ec8 <ferror@plt+0x6938>  // b.none
  408160:	mov	w24, #0x8                   	// #8
  408164:	ldp	x25, x26, [sp, #64]
  408168:	b	407a44 <ferror@plt+0x64b4>
  40816c:	mov	x2, x0
  408170:	mov	x0, x4
  408174:	b	408124 <ferror@plt+0x6b94>
  408178:	ldr	x1, [x19]
  40817c:	mov	x0, x23
  408180:	ldrsw	x2, [x1]
  408184:	b	407aa0 <ferror@plt+0x6510>
  408188:	ldr	x0, [x27]
  40818c:	lsl	x1, x25, #2
  408190:	bl	402950 <ferror@plt+0x13c0>
  408194:	str	x0, [x27]
  408198:	str	x25, [x27, #32]
  40819c:	b	407efc <ferror@plt+0x696c>
  4081a0:	mov	x20, #0x0                   	// #0
  4081a4:	mov	x1, #0x0                   	// #0
  4081a8:	ldr	x2, [sp, #176]
  4081ac:	b	407b1c <ferror@plt+0x658c>
  4081b0:	add	x1, sp, #0xb0
  4081b4:	mov	x0, x27
  4081b8:	str	x8, [sp, #120]
  4081bc:	bl	405818 <ferror@plt+0x4288>
  4081c0:	ldr	x8, [sp, #120]
  4081c4:	ldrb	w0, [sp, #264]
  4081c8:	cbz	w0, 407ec8 <ferror@plt+0x6938>
  4081cc:	b	407eb8 <ferror@plt+0x6928>
  4081d0:	mov	x2, x4
  4081d4:	mov	x21, x8
  4081d8:	mov	x1, #0x0                   	// #0
  4081dc:	b	407b88 <ferror@plt+0x65f8>
  4081e0:	ldr	x26, [sp, #224]
  4081e4:	b	407fbc <ferror@plt+0x6a2c>
  4081e8:	mov	x4, #0x0                   	// #0
  4081ec:	b	408108 <ferror@plt+0x6b78>
  4081f0:	ldr	x0, [x27]
  4081f4:	lsl	x2, x4, #2
  4081f8:	mov	x1, x2
  4081fc:	str	x2, [sp, #120]
  408200:	stp	x4, x6, [sp, #136]
  408204:	stp	x5, x8, [sp, #152]
  408208:	str	x3, [sp, #168]
  40820c:	bl	402950 <ferror@plt+0x13c0>
  408210:	ldp	x4, x6, [sp, #136]
  408214:	mov	x18, x0
  408218:	str	x0, [x27]
  40821c:	str	x4, [x27, #32]
  408220:	ldr	x2, [sp, #120]
  408224:	ldp	x5, x8, [sp, #152]
  408228:	ldr	x3, [sp, #168]
  40822c:	b	40800c <ferror@plt+0x6a7c>
  408230:	ldr	x0, [x27]
  408234:	mov	x1, x9
  408238:	stp	x4, x8, [sp, #136]
  40823c:	bl	402950 <ferror@plt+0x13c0>
  408240:	str	x0, [x27]
  408244:	str	x24, [x27, #32]
  408248:	ldp	x4, x8, [sp, #136]
  40824c:	b	407d90 <ferror@plt+0x6800>
  408250:	add	x1, sp, #0x1a0
  408254:	add	x0, sp, #0x140
  408258:	add	x2, sp, #0x290
  40825c:	mov	x3, #0x0                   	// #0
  408260:	str	x8, [sp, #136]
  408264:	bl	407940 <ferror@plt+0x63b0>
  408268:	ldr	x8, [sp, #136]
  40826c:	cbnz	w0, 4082b8 <ferror@plt+0x6d28>
  408270:	add	x0, sp, #0x290
  408274:	bl	4042e0 <ferror@plt+0x2d50>
  408278:	ldr	x0, [sp, #160]
  40827c:	ldr	x3, [x27]
  408280:	and	x0, x0, #0xfffffffffffffffe
  408284:	ldr	x1, [sp, #656]
  408288:	ldr	x2, [sp, #680]
  40828c:	add	x0, x3, x0, lsl #2
  408290:	bl	404388 <ferror@plt+0x2df8>
  408294:	ldr	x8, [sp, #136]
  408298:	cbnz	w0, 4082b8 <ferror@plt+0x6d28>
  40829c:	ldr	x0, [x27]
  4082a0:	ldr	x1, [sp, #656]
  4082a4:	ldr	x2, [sp, #680]
  4082a8:	add	x0, x0, x25, lsl #2
  4082ac:	bl	404388 <ferror@plt+0x2df8>
  4082b0:	ldr	x8, [sp, #136]
  4082b4:	cbz	w0, 407df4 <ferror@plt+0x6864>
  4082b8:	mov	w24, w0
  4082bc:	b	407e14 <ferror@plt+0x6884>
  4082c0:	add	x1, sp, #0x170
  4082c4:	add	x0, sp, #0x110
  4082c8:	add	x2, sp, #0x230
  4082cc:	mov	x3, #0x0                   	// #0
  4082d0:	str	x8, [sp, #136]
  4082d4:	bl	407940 <ferror@plt+0x63b0>
  4082d8:	ldr	x8, [sp, #136]
  4082dc:	cbnz	w0, 4082b8 <ferror@plt+0x6d28>
  4082e0:	add	x0, sp, #0x230
  4082e4:	bl	4042e0 <ferror@plt+0x2d50>
  4082e8:	ldr	x0, [x27]
  4082ec:	ldr	x1, [sp, #560]
  4082f0:	ldr	x2, [sp, #584]
  4082f4:	add	x0, x0, x25, lsl #2
  4082f8:	bl	404388 <ferror@plt+0x2df8>
  4082fc:	ldr	x8, [sp, #136]
  408300:	cbnz	w0, 4082b8 <ferror@plt+0x6d28>
  408304:	ldr	x0, [x27]
  408308:	ldr	x1, [sp, #560]
  40830c:	ldr	x2, [sp, #584]
  408310:	bl	404388 <ferror@plt+0x2df8>
  408314:	ldr	x8, [sp, #136]
  408318:	cbz	w0, 407e04 <ferror@plt+0x6874>
  40831c:	mov	w24, w0
  408320:	b	407e14 <ferror@plt+0x6884>
  408324:	add	x1, sp, #0x1d0
  408328:	add	x0, sp, #0x200
  40832c:	add	x2, sp, #0x260
  408330:	mov	x3, #0x0                   	// #0
  408334:	str	x8, [sp, #136]
  408338:	bl	407940 <ferror@plt+0x63b0>
  40833c:	mov	w24, w0
  408340:	ldr	x8, [sp, #136]
  408344:	cbnz	w0, 407e14 <ferror@plt+0x6884>
  408348:	add	x0, sp, #0x260
  40834c:	bl	4042e0 <ferror@plt+0x2d50>
  408350:	ldrb	w2, [sp, #552]
  408354:	adrp	x3, 404000 <ferror@plt+0x2a70>
  408358:	ldrb	w0, [sp, #504]
  40835c:	add	x4, x3, #0x388
  408360:	ldr	x1, [sp, #608]
  408364:	cmp	w2, w0
  408368:	ldr	x0, [x27]
  40836c:	adrp	x3, 404000 <ferror@plt+0x2a70>
  408370:	ldr	x2, [sp, #632]
  408374:	add	x3, x3, #0x478
  408378:	csel	x3, x3, x4, ne  // ne = any
  40837c:	add	x0, x0, x25, lsl #2
  408380:	blr	x3
  408384:	mov	w24, w0
  408388:	ldr	x8, [sp, #136]
  40838c:	b	407e14 <ferror@plt+0x6884>
  408390:	stp	x29, x30, [sp, #-128]!
  408394:	mov	x6, #0x2                   	// #2
  408398:	mov	x29, sp
  40839c:	stp	x19, x20, [sp, #16]
  4083a0:	mov	x20, x4
  4083a4:	ldr	x19, [x3, #32]
  4083a8:	stp	x21, x22, [sp, #32]
  4083ac:	mov	x22, x0
  4083b0:	cmp	x19, x6
  4083b4:	mov	x21, x1
  4083b8:	csel	x19, x19, x6, cs  // cs = hs, nlast
  4083bc:	stp	x23, x24, [sp, #48]
  4083c0:	mov	x23, x3
  4083c4:	mov	x24, x5
  4083c8:	lsl	x0, x19, #2
  4083cc:	str	x25, [sp, #64]
  4083d0:	mov	x25, x2
  4083d4:	bl	402930 <ferror@plt+0x13a0>
  4083d8:	mov	x4, x0
  4083dc:	mov	x3, x20
  4083e0:	mov	x2, x25
  4083e4:	mov	x1, x21
  4083e8:	mov	x0, x22
  4083ec:	stp	x4, xzr, [sp, #80]
  4083f0:	stp	xzr, xzr, [sp, #96]
  4083f4:	str	x19, [sp, #112]
  4083f8:	strb	wzr, [sp, #120]
  4083fc:	bl	406448 <ferror@plt+0x4eb8>
  408400:	mov	w19, w0
  408404:	cbnz	w0, 40842c <ferror@plt+0x6e9c>
  408408:	cmp	x20, #0x0
  40840c:	mov	x0, x25
  408410:	csinc	x20, x20, x24, eq  // eq = none
  408414:	add	x2, sp, #0x50
  408418:	mov	x3, x20
  40841c:	mov	x1, x21
  408420:	bl	407940 <ferror@plt+0x63b0>
  408424:	mov	w19, w0
  408428:	cbz	w0, 408450 <ferror@plt+0x6ec0>
  40842c:	ldr	x0, [sp, #80]
  408430:	bl	401470 <free@plt>
  408434:	mov	w0, w19
  408438:	ldp	x19, x20, [sp, #16]
  40843c:	ldp	x21, x22, [sp, #32]
  408440:	ldp	x23, x24, [sp, #48]
  408444:	ldr	x25, [sp, #64]
  408448:	ldp	x29, x30, [sp], #128
  40844c:	ret
  408450:	mov	x3, x20
  408454:	add	x1, sp, #0x50
  408458:	mov	x2, x23
  40845c:	mov	x0, x22
  408460:	bl	406d88 <ferror@plt+0x57f8>
  408464:	mov	w19, w0
  408468:	cbnz	w0, 40842c <ferror@plt+0x6e9c>
  40846c:	ldr	x1, [x23, #16]
  408470:	cmp	x24, x1
  408474:	b.ls	408480 <ferror@plt+0x6ef0>  // b.plast
  408478:	ldr	x0, [x23, #24]
  40847c:	cbnz	x0, 4084b0 <ferror@plt+0x6f20>
  408480:	ldrb	w3, [x21, #40]
  408484:	mov	x0, x23
  408488:	ldrb	w2, [x22, #40]
  40848c:	mov	x1, x24
  408490:	ldrb	w20, [x23, #40]
  408494:	bl	4051a0 <ferror@plt+0x3c10>
  408498:	ldr	x0, [x23, #24]
  40849c:	cmp	x0, #0x0
  4084a0:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4084a4:	cset	w0, ne  // ne = any
  4084a8:	strb	w0, [x23, #40]
  4084ac:	b	40842c <ferror@plt+0x6e9c>
  4084b0:	sub	x1, x24, x1
  4084b4:	mov	x0, x23
  4084b8:	bl	404a20 <ferror@plt+0x3490>
  4084bc:	b	408480 <ferror@plt+0x6ef0>
  4084c0:	stp	x29, x30, [sp, #-112]!
  4084c4:	mov	x29, sp
  4084c8:	stp	x19, x20, [sp, #16]
  4084cc:	mov	x20, x1
  4084d0:	mov	x19, #0x2                   	// #2
  4084d4:	ldr	x1, [x1, #16]
  4084d8:	stp	x21, x22, [sp, #32]
  4084dc:	mov	x21, x0
  4084e0:	mov	x0, x3
  4084e4:	stp	x23, x24, [sp, #48]
  4084e8:	mov	x24, x3
  4084ec:	mov	x23, x2
  4084f0:	bl	402900 <ferror@plt+0x1370>
  4084f4:	ldr	x5, [x21, #16]
  4084f8:	mov	x22, x0
  4084fc:	mov	x1, x20
  408500:	mov	x0, x21
  408504:	cmp	x5, x22
  408508:	csel	x22, x5, x22, cs  // cs = hs, nlast
  40850c:	mov	x2, x22
  408510:	bl	4063a0 <ferror@plt+0x4e10>
  408514:	cmp	x0, x19
  408518:	csel	x19, x0, x19, cs  // cs = hs, nlast
  40851c:	lsl	x0, x19, #2
  408520:	bl	402930 <ferror@plt+0x13a0>
  408524:	ldr	x1, [x20, #24]
  408528:	stp	x0, xzr, [sp, #64]
  40852c:	stp	xzr, xzr, [sp, #80]
  408530:	str	x19, [sp, #96]
  408534:	strb	wzr, [sp, #104]
  408538:	cbz	x1, 4085b0 <ferror@plt+0x7020>
  40853c:	ldr	x1, [x21, #24]
  408540:	cbnz	x1, 408570 <ferror@plt+0x6fe0>
  408544:	stp	xzr, x22, [x23, #8]
  408548:	mov	w19, #0x0                   	// #0
  40854c:	str	xzr, [x23, #24]
  408550:	strb	wzr, [x23, #40]
  408554:	bl	401470 <free@plt>
  408558:	mov	w0, w19
  40855c:	ldp	x19, x20, [sp, #16]
  408560:	ldp	x21, x22, [sp, #32]
  408564:	ldp	x23, x24, [sp, #48]
  408568:	ldp	x29, x30, [sp], #112
  40856c:	ret
  408570:	mov	x5, x22
  408574:	mov	x4, x24
  408578:	mov	x3, x23
  40857c:	mov	x1, x20
  408580:	add	x2, sp, #0x40
  408584:	mov	x0, x21
  408588:	bl	408390 <ferror@plt+0x6e00>
  40858c:	mov	w19, w0
  408590:	ldr	x0, [sp, #64]
  408594:	bl	401470 <free@plt>
  408598:	mov	w0, w19
  40859c:	ldp	x19, x20, [sp, #16]
  4085a0:	ldp	x21, x22, [sp, #32]
  4085a4:	ldp	x23, x24, [sp, #48]
  4085a8:	ldp	x29, x30, [sp], #112
  4085ac:	ret
  4085b0:	mov	w0, #0x3                   	// #3
  4085b4:	bl	402680 <ferror@plt+0x10f0>
  4085b8:	mov	w19, w0
  4085bc:	ldr	x0, [sp, #64]
  4085c0:	bl	401470 <free@plt>
  4085c4:	mov	w0, w19
  4085c8:	ldp	x19, x20, [sp, #16]
  4085cc:	ldp	x21, x22, [sp, #32]
  4085d0:	ldp	x23, x24, [sp, #48]
  4085d4:	ldp	x29, x30, [sp], #112
  4085d8:	ret
  4085dc:	nop
  4085e0:	stp	x29, x30, [sp, #-48]!
  4085e4:	mov	x29, sp
  4085e8:	stp	x19, x20, [sp, #16]
  4085ec:	mov	x19, x3
  4085f0:	mov	x20, x0
  4085f4:	stp	x21, x22, [sp, #32]
  4085f8:	mov	x22, x2
  4085fc:	mov	x21, x1
  408600:	mov	x2, x3
  408604:	bl	4063a0 <ferror@plt+0x4e10>
  408608:	mov	x3, x19
  40860c:	mov	x5, x0
  408610:	mov	x2, x22
  408614:	mov	x1, x21
  408618:	mov	x0, x20
  40861c:	adrp	x4, 407000 <ferror@plt+0x5a70>
  408620:	ldp	x19, x20, [sp, #16]
  408624:	add	x4, x4, #0x940
  408628:	ldp	x21, x22, [sp, #32]
  40862c:	ldp	x29, x30, [sp], #48
  408630:	b	4045e0 <ferror@plt+0x3050>
  408634:	nop
  408638:	stp	x29, x30, [sp, #-48]!
  40863c:	mov	x29, sp
  408640:	stp	x19, x20, [sp, #16]
  408644:	mov	x19, x3
  408648:	mov	x20, x0
  40864c:	stp	x21, x22, [sp, #32]
  408650:	mov	x22, x2
  408654:	mov	x21, x1
  408658:	mov	x2, x3
  40865c:	bl	4063a0 <ferror@plt+0x4e10>
  408660:	mov	x3, x19
  408664:	mov	x5, x0
  408668:	mov	x2, x22
  40866c:	mov	x1, x21
  408670:	mov	x0, x20
  408674:	adrp	x4, 406000 <ferror@plt+0x4a70>
  408678:	ldp	x19, x20, [sp, #16]
  40867c:	add	x4, x4, #0x448
  408680:	ldp	x21, x22, [sp, #32]
  408684:	ldp	x29, x30, [sp], #48
  408688:	b	4045e0 <ferror@plt+0x3050>
  40868c:	nop
  408690:	stp	x29, x30, [sp, #-352]!
  408694:	mov	x29, sp
  408698:	stp	x19, x20, [sp, #16]
  40869c:	mov	x20, x0
  4086a0:	mov	x19, x1
  4086a4:	stp	x21, x22, [sp, #32]
  4086a8:	ands	w22, w3, #0xff
  4086ac:	stp	x27, x28, [sp, #80]
  4086b0:	b.eq	4086f8 <ferror@plt+0x7168>  // b.none
  4086b4:	ldrb	w0, [x1]
  4086b8:	mov	x1, #0x65                  	// #101
  4086bc:	bl	404710 <ferror@plt+0x3180>
  4086c0:	stp	xzr, xzr, [x20, #8]
  4086c4:	mov	x1, x0
  4086c8:	str	xzr, [x20, #24]
  4086cc:	strb	wzr, [x20, #40]
  4086d0:	cbz	x0, 408b04 <ferror@plt+0x7574>
  4086d4:	mov	x0, x20
  4086d8:	mov	w27, #0x0                   	// #0
  4086dc:	bl	405218 <ferror@plt+0x3c88>
  4086e0:	mov	w0, w27
  4086e4:	ldp	x19, x20, [sp, #16]
  4086e8:	ldp	x21, x22, [sp, #32]
  4086ec:	ldp	x27, x28, [sp, #80]
  4086f0:	ldp	x29, x30, [sp], #352
  4086f4:	ret
  4086f8:	mov	x21, x2
  4086fc:	cmp	x2, #0xa
  408700:	b.eq	408b20 <ferror@plt+0x7590>  // b.none
  408704:	mov	x0, x1
  408708:	stp	x23, x24, [sp, #48]
  40870c:	bl	401260 <strlen@plt>
  408710:	mov	x24, x0
  408714:	cbz	x0, 408cc8 <ferror@plt+0x7738>
  408718:	mov	x1, #0x0                   	// #0
  40871c:	stp	x25, x26, [sp, #64]
  408720:	ldrb	w0, [x19, x1]
  408724:	add	x1, x1, #0x1
  408728:	sub	w0, w0, #0x2e
  40872c:	and	w0, w0, #0xfffffffd
  408730:	ands	w0, w0, #0xff
  408734:	ccmp	x24, x1, #0x0, eq  // eq = none
  408738:	b.hi	408720 <ferror@plt+0x7190>  // b.pmore
  40873c:	mov	w27, #0x0                   	// #0
  408740:	cbz	w0, 408c78 <ferror@plt+0x76e8>
  408744:	mov	x0, #0x84                  	// #132
  408748:	bl	402930 <ferror@plt+0x13a0>
  40874c:	mov	x1, x0
  408750:	mov	x22, #0x21                  	// #33
  408754:	mov	x0, #0x84                  	// #132
  408758:	add	x25, x20, #0x18
  40875c:	mov	x23, #0x0                   	// #0
  408760:	stp	x1, xzr, [sp, #112]
  408764:	stp	xzr, xzr, [sp, #128]
  408768:	str	x22, [sp, #144]
  40876c:	strb	wzr, [sp, #152]
  408770:	bl	402930 <ferror@plt+0x13a0>
  408774:	stp	x0, xzr, [sp, #160]
  408778:	stp	xzr, xzr, [sp, #176]
  40877c:	str	x22, [sp, #192]
  408780:	strb	wzr, [sp, #200]
  408784:	b	4087f0 <ferror@plt+0x7260>
  408788:	bl	404710 <ferror@plt+0x3180>
  40878c:	mov	x22, x0
  408790:	mov	x1, x25
  408794:	add	x3, sp, #0xa0
  408798:	mov	x2, x21
  40879c:	mov	x0, x20
  4087a0:	bl	4048c8 <ferror@plt+0x3338>
  4087a4:	add	x23, x23, #0x1
  4087a8:	mov	x1, x22
  4087ac:	mov	w27, w0
  4087b0:	cbnz	w0, 408a20 <ferror@plt+0x7490>
  4087b4:	stp	xzr, xzr, [sp, #120]
  4087b8:	add	x0, sp, #0x70
  4087bc:	str	xzr, [sp, #136]
  4087c0:	strb	wzr, [sp, #152]
  4087c4:	cbz	x22, 4087cc <ferror@plt+0x723c>
  4087c8:	bl	405218 <ferror@plt+0x3c88>
  4087cc:	mov	x2, x20
  4087d0:	add	x1, sp, #0x70
  4087d4:	add	x0, sp, #0xa0
  4087d8:	mov	x3, #0x0                   	// #0
  4087dc:	bl	406d38 <ferror@plt+0x57a8>
  4087e0:	mov	w27, w0
  4087e4:	cbnz	w0, 408a20 <ferror@plt+0x7490>
  4087e8:	cmp	x24, x23
  4087ec:	b.eq	408ca4 <ferror@plt+0x7714>  // b.none
  4087f0:	ldrb	w2, [x19, x23]
  4087f4:	mov	x1, x21
  4087f8:	cmp	w2, #0x2e
  4087fc:	mov	w0, w2
  408800:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  408804:	b.ne	408788 <ferror@plt+0x71f8>  // b.any
  408808:	mov	x0, #0x84                  	// #132
  40880c:	bl	402930 <ferror@plt+0x13a0>
  408810:	mov	x2, x0
  408814:	mov	x1, #0x21                  	// #33
  408818:	mov	x0, #0x8                   	// #8
  40881c:	stp	x2, xzr, [sp, #208]
  408820:	mov	x22, #0x2                   	// #2
  408824:	stp	xzr, xzr, [sp, #224]
  408828:	add	x23, x23, #0x1
  40882c:	mov	x25, #0x0                   	// #0
  408830:	str	x1, [sp, #240]
  408834:	strb	wzr, [sp, #248]
  408838:	bl	402930 <ferror@plt+0x13a0>
  40883c:	mov	x1, x0
  408840:	mov	x0, #0x8                   	// #8
  408844:	stp	x1, xzr, [sp, #256]
  408848:	stp	xzr, xzr, [sp, #272]
  40884c:	str	x22, [sp, #288]
  408850:	strb	wzr, [sp, #296]
  408854:	bl	402930 <ferror@plt+0x13a0>
  408858:	adrp	x2, 42c000 <ferror@plt+0x2aa70>
  40885c:	mov	x1, #0x1                   	// #1
  408860:	ldr	x3, [sp, #160]
  408864:	stp	xzr, xzr, [sp, #168]
  408868:	ldr	x2, [x2, #584]
  40886c:	str	x1, [sp, #184]
  408870:	strb	wzr, [sp, #200]
  408874:	stp	x0, xzr, [sp, #304]
  408878:	stp	xzr, xzr, [sp, #320]
  40887c:	str	x22, [sp, #336]
  408880:	add	x22, sp, #0xa0
  408884:	strb	wzr, [sp, #344]
  408888:	str	w1, [x3]
  40888c:	ldr	w0, [x2, #1128]
  408890:	ldr	w5, [x2, #1132]
  408894:	cmp	w0, w5
  408898:	ccmp	x24, x23, #0x0, eq  // eq = none
  40889c:	b.ls	40898c <ferror@plt+0x73fc>  // b.plast
  4088a0:	add	x0, x19, x23
  4088a4:	add	x26, sp, #0xa0
  4088a8:	add	x28, sp, #0x118
  4088ac:	add	x22, sp, #0xd0
  4088b0:	mov	x25, #0x0                   	// #0
  4088b4:	str	x0, [sp, #104]
  4088b8:	b	4088c0 <ferror@plt+0x7330>
  4088bc:	mov	x22, x6
  4088c0:	ldr	x0, [sp, #104]
  4088c4:	mov	x1, x21
  4088c8:	ldrb	w3, [x0, x25]
  4088cc:	mov	w0, w3
  4088d0:	cbz	w3, 408cd4 <ferror@plt+0x7744>
  4088d4:	bl	404710 <ferror@plt+0x3180>
  4088d8:	add	x25, x25, #0x1
  4088dc:	add	x3, sp, #0x130
  4088e0:	mov	x19, x0
  4088e4:	mov	x2, x21
  4088e8:	mov	x1, x28
  4088ec:	add	x0, sp, #0x100
  4088f0:	bl	4048c8 <ferror@plt+0x3338>
  4088f4:	mov	w27, w0
  4088f8:	cbnz	w0, 408a08 <ferror@plt+0x7478>
  4088fc:	stp	xzr, xzr, [sp, #120]
  408900:	mov	x1, x19
  408904:	add	x0, sp, #0x70
  408908:	str	xzr, [sp, #136]
  40890c:	strb	wzr, [sp, #152]
  408910:	cbz	x19, 408918 <ferror@plt+0x7388>
  408914:	bl	405218 <ferror@plt+0x3c88>
  408918:	add	x2, sp, #0x100
  40891c:	add	x1, sp, #0x70
  408920:	mov	x3, #0x0                   	// #0
  408924:	add	x0, sp, #0x130
  408928:	bl	406d38 <ferror@plt+0x57a8>
  40892c:	mov	w27, w0
  408930:	mov	x3, x22
  408934:	add	x1, x26, #0x18
  408938:	mov	x2, x21
  40893c:	mov	x0, x26
  408940:	cbnz	w27, 408a08 <ferror@plt+0x7478>
  408944:	bl	4048c8 <ferror@plt+0x3338>
  408948:	mov	w27, w0
  40894c:	add	x1, x23, x25
  408950:	mov	x6, x26
  408954:	cbnz	w0, 408a08 <ferror@plt+0x7478>
  408958:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40895c:	mov	x26, x22
  408960:	ldr	x3, [x22, #24]
  408964:	ldr	x2, [x0, #584]
  408968:	ldr	x0, [x22, #8]
  40896c:	cmp	x3, x0
  408970:	b.cs	408978 <ferror@plt+0x73e8>  // b.hs, b.nlast
  408974:	str	x0, [x22, #24]
  408978:	ldr	w0, [x2, #1128]
  40897c:	cmp	x24, x1
  408980:	ldr	w5, [x2, #1132]
  408984:	ccmp	w0, w5, #0x0, hi  // hi = pmore
  408988:	b.eq	4088bc <ferror@plt+0x732c>  // b.none
  40898c:	ldr	w0, [x2, #1128]
  408990:	mov	w27, #0x8                   	// #8
  408994:	cmp	w0, w5
  408998:	b.ne	408a08 <ferror@plt+0x7478>  // b.any
  40899c:	mov	x1, x22
  4089a0:	add	x2, sp, #0x130
  4089a4:	lsl	x3, x25, #1
  4089a8:	add	x0, sp, #0x100
  4089ac:	bl	408638 <ferror@plt+0x70a8>
  4089b0:	mov	w27, w0
  4089b4:	cbnz	w0, 408a08 <ferror@plt+0x7478>
  4089b8:	cbz	x25, 4089c8 <ferror@plt+0x7438>
  4089bc:	mov	x1, x25
  4089c0:	add	x0, sp, #0x130
  4089c4:	bl	405098 <ferror@plt+0x3b08>
  4089c8:	add	x1, sp, #0x130
  4089cc:	mov	x3, x25
  4089d0:	mov	x2, x20
  4089d4:	mov	x0, x20
  4089d8:	bl	406d38 <ferror@plt+0x57a8>
  4089dc:	mov	w27, w0
  4089e0:	cbnz	w0, 408a08 <ferror@plt+0x7478>
  4089e4:	ldr	x0, [x20, #24]
  4089e8:	cbz	x0, 408cdc <ferror@plt+0x774c>
  4089ec:	ldr	x1, [x20, #16]
  4089f0:	cmp	x1, x25
  4089f4:	b.cs	408a08 <ferror@plt+0x7478>  // b.hs, b.nlast
  4089f8:	sub	x1, x25, x1
  4089fc:	mov	x0, x20
  408a00:	bl	404a20 <ferror@plt+0x3490>
  408a04:	nop
  408a08:	ldr	x0, [sp, #304]
  408a0c:	bl	401470 <free@plt>
  408a10:	ldr	x0, [sp, #256]
  408a14:	bl	401470 <free@plt>
  408a18:	ldr	x0, [sp, #208]
  408a1c:	bl	401470 <free@plt>
  408a20:	ldr	x0, [sp, #160]
  408a24:	bl	401470 <free@plt>
  408a28:	ldr	x0, [sp, #112]
  408a2c:	bl	401470 <free@plt>
  408a30:	mov	w0, w27
  408a34:	ldp	x19, x20, [sp, #16]
  408a38:	ldp	x21, x22, [sp, #32]
  408a3c:	ldp	x23, x24, [sp, #48]
  408a40:	ldp	x25, x26, [sp, #64]
  408a44:	ldp	x27, x28, [sp, #80]
  408a48:	ldp	x29, x30, [sp], #352
  408a4c:	ret
  408a50:	adrp	x0, 413000 <ferror@plt+0x11a70>
  408a54:	add	x0, x0, #0xa48
  408a58:	sub	x23, x27, #0x1
  408a5c:	ldr	x24, [x0, x28, lsl #3]
  408a60:	cbz	x27, 408afc <ferror@plt+0x756c>
  408a64:	mov	x22, #0xe38f                	// #58255
  408a68:	mov	w26, #0x9                   	// #9
  408a6c:	movk	x22, #0x8e38, lsl #16
  408a70:	movk	x22, #0x38e3, lsl #32
  408a74:	movk	x22, #0xe38e, lsl #48
  408a78:	ldrb	w21, [x19, x23]
  408a7c:	umulh	x2, x28, x22
  408a80:	sub	x23, x23, #0x1
  408a84:	cmp	w21, #0x2e
  408a88:	b.eq	408af4 <ferror@plt+0x7564>  // b.none
  408a8c:	lsr	x25, x2, #3
  408a90:	bl	401440 <__ctype_b_loc@plt>
  408a94:	ldr	x8, [x0]
  408a98:	ubfiz	x7, x21, #1, #8
  408a9c:	mov	x0, #0x8e39                	// #36409
  408aa0:	add	x28, x28, #0x1
  408aa4:	movk	x0, #0x38e3, lsl #16
  408aa8:	sub	w21, w21, #0x30
  408aac:	ldr	x5, [x20]
  408ab0:	movk	x0, #0xe38e, lsl #32
  408ab4:	ldrh	w7, [x8, x7]
  408ab8:	movk	x0, #0x8e38, lsl #48
  408abc:	mov	x1, #0x1c71                	// #7281
  408ac0:	add	x4, x24, x24, lsl #2
  408ac4:	mul	x6, x28, x0
  408ac8:	ldr	w0, [x5, x25, lsl #2]
  408acc:	tst	x7, #0x100
  408ad0:	movk	x1, #0x71c7, lsl #16
  408ad4:	csel	w21, w21, w26, eq  // eq = none
  408ad8:	movk	x1, #0xc71c, lsl #32
  408adc:	lsl	x4, x4, #1
  408ae0:	movk	x1, #0x1c71, lsl #48
  408ae4:	cmp	x6, x1
  408ae8:	madd	w21, w21, w24, w0
  408aec:	csinc	x24, x4, xzr, hi  // hi = pmore
  408af0:	str	w21, [x5, x25, lsl #2]
  408af4:	cmp	x27, x23
  408af8:	b.hi	408a78 <ferror@plt+0x74e8>  // b.pmore
  408afc:	ldp	x23, x24, [sp, #48]
  408b00:	ldp	x25, x26, [sp, #64]
  408b04:	mov	w27, #0x0                   	// #0
  408b08:	mov	w0, w27
  408b0c:	ldp	x19, x20, [sp, #16]
  408b10:	ldp	x21, x22, [sp, #32]
  408b14:	ldp	x27, x28, [sp, #80]
  408b18:	ldp	x29, x30, [sp], #352
  408b1c:	ret
  408b20:	ldrb	w1, [x1]
  408b24:	cmp	w1, #0x30
  408b28:	b.ne	408b40 <ferror@plt+0x75b0>  // b.any
  408b2c:	add	x0, x19, #0x1
  408b30:	mov	x19, x0
  408b34:	ldrb	w1, [x0], #1
  408b38:	cmp	w1, #0x30
  408b3c:	b.eq	408b30 <ferror@plt+0x75a0>  // b.none
  408b40:	cbz	w1, 408b04 <ferror@plt+0x7574>
  408b44:	mov	x0, x19
  408b48:	stp	x23, x24, [sp, #48]
  408b4c:	mov	x21, #0x0                   	// #0
  408b50:	stp	x25, x26, [sp, #64]
  408b54:	bl	401260 <strlen@plt>
  408b58:	mov	w1, #0x2e                  	// #46
  408b5c:	mov	x27, x0
  408b60:	mov	x0, x19
  408b64:	bl	4014a0 <strchr@plt>
  408b68:	cmp	x0, #0x0
  408b6c:	mov	x25, x0
  408b70:	cset	w24, ne  // ne = any
  408b74:	cbnz	x27, 408b88 <ferror@plt+0x75f8>
  408b78:	b	408c98 <ferror@plt+0x7708>
  408b7c:	add	x21, x21, #0x1
  408b80:	cmp	x27, x21
  408b84:	b.eq	408c98 <ferror@plt+0x7708>  // b.none
  408b88:	ldrb	w1, [x19, x21]
  408b8c:	mov	w2, #0xfd                  	// #253
  408b90:	sub	w1, w1, #0x2e
  408b94:	tst	w1, w2
  408b98:	b.eq	408b7c <ferror@plt+0x75ec>  // b.none
  408b9c:	add	x0, x25, #0x1
  408ba0:	add	x2, x19, x27
  408ba4:	sub	x2, x2, x0
  408ba8:	and	x24, x24, #0xff
  408bac:	mov	x23, #0xe38f                	// #58255
  408bb0:	mov	x1, #0x8                   	// #8
  408bb4:	movk	x23, #0x8e38, lsl #16
  408bb8:	mul	x0, x2, x24
  408bbc:	movk	x23, #0x38e3, lsl #32
  408bc0:	str	x0, [x20, #16]
  408bc4:	movk	x23, #0xe38e, lsl #48
  408bc8:	bl	402900 <ferror@plt+0x1370>
  408bcc:	mov	x2, x0
  408bd0:	cmp	x25, x19
  408bd4:	sub	x0, x27, x24
  408bd8:	csel	x21, x21, xzr, ne  // ne = any
  408bdc:	mov	x1, #0x8                   	// #8
  408be0:	umulh	x2, x2, x23
  408be4:	sub	x0, x0, x21
  408be8:	lsr	x2, x2, #3
  408bec:	str	x2, [x20, #8]
  408bf0:	bl	402900 <ferror@plt+0x1370>
  408bf4:	ldr	x28, [x20, #16]
  408bf8:	umulh	x23, x28, x23
  408bfc:	and	x1, x23, #0xfffffffffffffff8
  408c00:	add	x23, x1, x23, lsr #3
  408c04:	subs	x28, x28, x23
  408c08:	b.eq	408c18 <ferror@plt+0x7688>  // b.none
  408c0c:	mov	x1, #0x9                   	// #9
  408c10:	sub	x28, x1, x28
  408c14:	add	x0, x0, x28
  408c18:	mov	x2, #0xe38f                	// #58255
  408c1c:	mov	x21, #0x2                   	// #2
  408c20:	movk	x2, #0x8e38, lsl #16
  408c24:	movk	x2, #0x38e3, lsl #32
  408c28:	movk	x2, #0xe38e, lsl #48
  408c2c:	ldr	x1, [x20, #32]
  408c30:	umulh	x2, x0, x2
  408c34:	ldr	x0, [x20]
  408c38:	lsr	x2, x2, #3
  408c3c:	str	x2, [x20, #24]
  408c40:	cmp	x2, x21
  408c44:	csel	x21, x2, x21, cs  // cs = hs, nlast
  408c48:	cmp	x21, x1
  408c4c:	b.hi	408cb0 <ferror@plt+0x7720>  // b.pmore
  408c50:	lsl	x2, x2, #2
  408c54:	mov	w1, #0x0                   	// #0
  408c58:	bl	401350 <memset@plt>
  408c5c:	cbz	w22, 408a50 <ferror@plt+0x74c0>
  408c60:	mov	w27, #0x0                   	// #0
  408c64:	ldp	x23, x24, [sp, #48]
  408c68:	ldp	x25, x26, [sp, #64]
  408c6c:	str	xzr, [x20, #8]
  408c70:	str	xzr, [x20, #24]
  408c74:	b	4086e0 <ferror@plt+0x7150>
  408c78:	mov	w0, w27
  408c7c:	ldp	x19, x20, [sp, #16]
  408c80:	ldp	x21, x22, [sp, #32]
  408c84:	ldp	x23, x24, [sp, #48]
  408c88:	ldp	x25, x26, [sp, #64]
  408c8c:	ldp	x27, x28, [sp, #80]
  408c90:	ldp	x29, x30, [sp], #352
  408c94:	ret
  408c98:	mov	x21, x27
  408c9c:	mov	w22, #0x1                   	// #1
  408ca0:	b	408b9c <ferror@plt+0x760c>
  408ca4:	ldrb	w0, [x19, x24]
  408ca8:	cbnz	w0, 408808 <ferror@plt+0x7278>
  408cac:	b	408a20 <ferror@plt+0x7490>
  408cb0:	lsl	x1, x21, #2
  408cb4:	bl	402950 <ferror@plt+0x13c0>
  408cb8:	str	x0, [x20]
  408cbc:	str	x21, [x20, #32]
  408cc0:	ldr	x2, [x20, #24]
  408cc4:	b	408c50 <ferror@plt+0x76c0>
  408cc8:	mov	w27, #0x0                   	// #0
  408ccc:	ldp	x23, x24, [sp, #48]
  408cd0:	b	4086e0 <ferror@plt+0x7150>
  408cd4:	mov	x22, x26
  408cd8:	b	40898c <ferror@plt+0x73fc>
  408cdc:	stp	xzr, xzr, [x20, #8]
  408ce0:	strb	wzr, [x20, #40]
  408ce4:	b	408a08 <ferror@plt+0x7478>
  408ce8:	stp	x29, x30, [sp, #-192]!
  408cec:	mov	x29, sp
  408cf0:	stp	x21, x22, [sp, #32]
  408cf4:	ldr	x21, [x1, #8]
  408cf8:	stp	x19, x20, [sp, #16]
  408cfc:	str	xzr, [sp, #80]
  408d00:	cbnz	x21, 408dd8 <ferror@plt+0x7848>
  408d04:	ldr	x4, [x1, #24]
  408d08:	stp	x23, x24, [sp, #48]
  408d0c:	mov	x19, x1
  408d10:	mov	x24, x2
  408d14:	cbz	x4, 408da4 <ferror@plt+0x7814>
  408d18:	mov	x23, x0
  408d1c:	ldrb	w22, [x1, #40]
  408d20:	ldr	x0, [x0, #24]
  408d24:	mov	x20, x3
  408d28:	cbnz	x0, 408d58 <ferror@plt+0x77c8>
  408d2c:	cbnz	w22, 408ebc <ferror@plt+0x792c>
  408d30:	stp	xzr, x3, [x2, #8]
  408d34:	mov	w19, #0x0                   	// #0
  408d38:	mov	w0, w19
  408d3c:	str	xzr, [x2, #24]
  408d40:	strb	wzr, [x2, #40]
  408d44:	ldp	x19, x20, [sp, #16]
  408d48:	ldp	x21, x22, [sp, #32]
  408d4c:	ldp	x23, x24, [sp, #48]
  408d50:	ldp	x29, x30, [sp], #192
  408d54:	ret
  408d58:	cmp	x4, #0x1
  408d5c:	b.ne	408d70 <ferror@plt+0x77e0>  // b.any
  408d60:	ldr	x0, [x1]
  408d64:	ldr	w0, [x0]
  408d68:	cmp	w0, #0x1
  408d6c:	b.eq	408ef4 <ferror@plt+0x7964>  // b.none
  408d70:	strb	wzr, [x19, #40]
  408d74:	mov	x0, x19
  408d78:	add	x1, sp, #0x50
  408d7c:	bl	406160 <ferror@plt+0x4bd0>
  408d80:	strb	w22, [x19, #40]
  408d84:	mov	w19, w0
  408d88:	cbz	w0, 408dfc <ferror@plt+0x786c>
  408d8c:	mov	w0, w19
  408d90:	ldp	x19, x20, [sp, #16]
  408d94:	ldp	x21, x22, [sp, #32]
  408d98:	ldp	x23, x24, [sp, #48]
  408d9c:	ldp	x29, x30, [sp], #192
  408da0:	ret
  408da4:	ldr	x1, [x2]
  408da8:	stp	xzr, xzr, [x2, #8]
  408dac:	mov	x0, #0x1                   	// #1
  408db0:	strb	wzr, [x2, #40]
  408db4:	mov	w19, #0x0                   	// #0
  408db8:	str	x0, [x2, #24]
  408dbc:	ldp	x23, x24, [sp, #48]
  408dc0:	str	w0, [x1]
  408dc4:	mov	w0, w19
  408dc8:	ldp	x19, x20, [sp, #16]
  408dcc:	ldp	x21, x22, [sp, #32]
  408dd0:	ldp	x29, x30, [sp], #192
  408dd4:	ret
  408dd8:	mov	x1, #0x0                   	// #0
  408ddc:	mov	w0, #0x1                   	// #1
  408de0:	bl	402680 <ferror@plt+0x10f0>
  408de4:	mov	w19, w0
  408de8:	mov	w0, w19
  408dec:	ldp	x19, x20, [sp, #16]
  408df0:	ldp	x21, x22, [sp, #32]
  408df4:	ldp	x29, x30, [sp], #192
  408df8:	ret
  408dfc:	mov	x1, x23
  408e00:	add	x0, sp, #0x60
  408e04:	str	x25, [sp, #64]
  408e08:	bl	405fc8 <ferror@plt+0x4a38>
  408e0c:	cbz	w22, 408ed4 <ferror@plt+0x7944>
  408e10:	ldr	x25, [x23, #16]
  408e14:	adrp	x23, 42c000 <ferror@plt+0x2aa70>
  408e18:	ldr	x4, [x23, #584]
  408e1c:	ldr	w0, [x4, #1128]
  408e20:	ldr	w5, [x4, #1132]
  408e24:	cmp	w5, w0
  408e28:	b.ne	408e74 <ferror@plt+0x78e4>  // b.any
  408e2c:	ldr	x3, [sp, #80]
  408e30:	b	408e64 <ferror@plt+0x78d4>
  408e34:	lsl	x25, x25, #1
  408e38:	mov	x3, x25
  408e3c:	bl	4085e0 <ferror@plt+0x7050>
  408e40:	cbnz	w0, 408fa0 <ferror@plt+0x7a10>
  408e44:	ldr	x4, [x23, #584]
  408e48:	ldr	x3, [sp, #80]
  408e4c:	ldr	w0, [x4, #1128]
  408e50:	ldr	w5, [x4, #1132]
  408e54:	lsr	x3, x3, #1
  408e58:	str	x3, [sp, #80]
  408e5c:	cmp	w0, w5
  408e60:	b.ne	408e74 <ferror@plt+0x78e4>  // b.any
  408e64:	add	x2, sp, #0x60
  408e68:	mov	x1, x2
  408e6c:	mov	x0, x2
  408e70:	tbz	w3, #0, 408e34 <ferror@plt+0x78a4>
  408e74:	ldr	w0, [x4, #1128]
  408e78:	cmp	w0, w5
  408e7c:	b.eq	408f10 <ferror@plt+0x7980>  // b.none
  408e80:	ldr	x0, [x23, #584]
  408e84:	mov	w19, #0x8                   	// #8
  408e88:	ldr	w1, [x0, #1128]
  408e8c:	ldr	w0, [x0, #1132]
  408e90:	cmp	w1, w0
  408e94:	csel	w19, wzr, w19, eq  // eq = none
  408e98:	ldr	x0, [sp, #96]
  408e9c:	bl	401470 <free@plt>
  408ea0:	mov	w0, w19
  408ea4:	ldp	x19, x20, [sp, #16]
  408ea8:	ldp	x21, x22, [sp, #32]
  408eac:	ldp	x23, x24, [sp, #48]
  408eb0:	ldr	x25, [sp, #64]
  408eb4:	ldp	x29, x30, [sp], #192
  408eb8:	ret
  408ebc:	mov	x1, #0x0                   	// #0
  408ec0:	mov	w0, #0x3                   	// #3
  408ec4:	bl	402680 <ferror@plt+0x10f0>
  408ec8:	mov	w19, w0
  408ecc:	ldp	x23, x24, [sp, #48]
  408ed0:	b	408dc4 <ferror@plt+0x7834>
  408ed4:	ldr	x25, [x23, #16]
  408ed8:	ldr	x0, [sp, #80]
  408edc:	cmp	x25, x20
  408ee0:	csel	x20, x25, x20, cs  // cs = hs, nlast
  408ee4:	mul	x0, x25, x0
  408ee8:	cmp	x0, x20
  408eec:	csel	x20, x0, x20, ls  // ls = plast
  408ef0:	b	408e14 <ferror@plt+0x7884>
  408ef4:	mov	x1, x23
  408ef8:	cbnz	w22, 409004 <ferror@plt+0x7a74>
  408efc:	mov	x0, x2
  408f00:	mov	w19, #0x0                   	// #0
  408f04:	bl	405818 <ferror@plt+0x4288>
  408f08:	ldp	x23, x24, [sp, #48]
  408f0c:	b	408dc4 <ferror@plt+0x7834>
  408f10:	mov	x0, x24
  408f14:	add	x1, sp, #0x60
  408f18:	bl	405818 <ferror@plt+0x4288>
  408f1c:	mov	x19, x25
  408f20:	ldr	x5, [x23, #584]
  408f24:	ldr	w0, [x5, #1128]
  408f28:	ldr	w6, [x5, #1132]
  408f2c:	cmp	w6, w0
  408f30:	b.eq	408f4c <ferror@plt+0x79bc>  // b.none
  408f34:	b	408fa8 <ferror@plt+0x7a18>
  408f38:	ldr	x5, [x23, #584]
  408f3c:	ldr	w0, [x5, #1128]
  408f40:	ldr	w6, [x5, #1132]
  408f44:	cmp	w0, w6
  408f48:	b.ne	408fa8 <ferror@plt+0x7a18>  // b.any
  408f4c:	ldr	x4, [sp, #80]
  408f50:	add	x2, sp, #0x60
  408f54:	lsl	x25, x25, #1
  408f58:	mov	x1, x2
  408f5c:	mov	x3, x25
  408f60:	mov	x0, x2
  408f64:	lsr	x4, x4, #1
  408f68:	str	x4, [sp, #80]
  408f6c:	cbz	x4, 408fa8 <ferror@plt+0x7a18>
  408f70:	bl	4085e0 <ferror@plt+0x7050>
  408f74:	cbnz	w0, 408fa0 <ferror@plt+0x7a10>
  408f78:	ldr	x0, [sp, #80]
  408f7c:	tbz	w0, #0, 408f38 <ferror@plt+0x79a8>
  408f80:	add	x19, x19, x25
  408f84:	mov	x2, x24
  408f88:	mov	x3, x19
  408f8c:	add	x1, sp, #0x60
  408f90:	mov	x0, x24
  408f94:	bl	4085e0 <ferror@plt+0x7050>
  408f98:	cbz	w0, 408f38 <ferror@plt+0x79a8>
  408f9c:	nop
  408fa0:	mov	w19, w0
  408fa4:	b	408e98 <ferror@plt+0x7908>
  408fa8:	ldr	w0, [x5, #1128]
  408fac:	cmp	w0, w6
  408fb0:	b.ne	408e80 <ferror@plt+0x78f0>  // b.any
  408fb4:	cbnz	w22, 409034 <ferror@plt+0x7aa4>
  408fb8:	ldr	x1, [x24, #16]
  408fbc:	cmp	x1, x20
  408fc0:	b.hi	408ff4 <ferror@plt+0x7a64>  // b.pmore
  408fc4:	ldr	x1, [x24, #24]
  408fc8:	b	408fdc <ferror@plt+0x7a4c>
  408fcc:	ldr	x0, [x24]
  408fd0:	ldr	w0, [x0, x21, lsl #2]
  408fd4:	add	x21, x21, #0x1
  408fd8:	cbnz	w0, 408e80 <ferror@plt+0x78f0>
  408fdc:	cmp	x1, x21
  408fe0:	b.ne	408fcc <ferror@plt+0x7a3c>  // b.any
  408fe4:	stp	xzr, x20, [x24, #8]
  408fe8:	str	xzr, [x24, #24]
  408fec:	strb	wzr, [x24, #40]
  408ff0:	b	408e80 <ferror@plt+0x78f0>
  408ff4:	sub	x1, x1, x20
  408ff8:	mov	x0, x24
  408ffc:	bl	405098 <ferror@plt+0x3b08>
  409000:	b	408fc4 <ferror@plt+0x7a34>
  409004:	add	x6, sp, #0x60
  409008:	mov	x5, #0x2                   	// #2
  40900c:	add	x0, sp, #0x90
  409010:	str	w4, [sp, #96]
  409014:	stp	x6, xzr, [sp, #144]
  409018:	stp	xzr, x4, [sp, #160]
  40901c:	str	x5, [sp, #176]
  409020:	strb	wzr, [sp, #184]
  409024:	bl	408638 <ferror@plt+0x70a8>
  409028:	mov	w19, w0
  40902c:	ldp	x23, x24, [sp, #48]
  409030:	b	408dc4 <ferror@plt+0x7834>
  409034:	add	x6, sp, #0x58
  409038:	mov	x4, #0x1                   	// #1
  40903c:	mov	x5, #0x2                   	// #2
  409040:	mov	x3, x20
  409044:	mov	x2, x24
  409048:	mov	x1, x24
  40904c:	add	x0, sp, #0x90
  409050:	str	w4, [sp, #88]
  409054:	stp	x6, xzr, [sp, #144]
  409058:	stp	xzr, x4, [sp, #160]
  40905c:	str	x5, [sp, #176]
  409060:	strb	wzr, [sp, #184]
  409064:	bl	408638 <ferror@plt+0x70a8>
  409068:	mov	w19, w0
  40906c:	cbz	w0, 408fb8 <ferror@plt+0x7a28>
  409070:	b	408e98 <ferror@plt+0x7908>
  409074:	nop
  409078:	stp	x29, x30, [sp, #-48]!
  40907c:	mov	x29, sp
  409080:	stp	x19, x20, [sp, #16]
  409084:	mov	x19, x3
  409088:	mov	x20, x0
  40908c:	stp	x21, x22, [sp, #32]
  409090:	mov	x22, x2
  409094:	mov	x21, x1
  409098:	mov	x2, x3
  40909c:	bl	4063a0 <ferror@plt+0x4e10>
  4090a0:	mov	x3, x19
  4090a4:	mov	x5, x0
  4090a8:	mov	x2, x22
  4090ac:	mov	x1, x21
  4090b0:	mov	x0, x20
  4090b4:	adrp	x4, 408000 <ferror@plt+0x6a70>
  4090b8:	ldp	x19, x20, [sp, #16]
  4090bc:	add	x4, x4, #0x4c0
  4090c0:	ldp	x21, x22, [sp, #32]
  4090c4:	ldp	x29, x30, [sp], #48
  4090c8:	b	4045e0 <ferror@plt+0x3050>
  4090cc:	nop
  4090d0:	stp	x29, x30, [sp, #-48]!
  4090d4:	mov	x29, sp
  4090d8:	stp	x19, x20, [sp, #16]
  4090dc:	mov	x19, x0
  4090e0:	mov	x20, x1
  4090e4:	ldr	x0, [x0, #24]
  4090e8:	stp	x21, x22, [sp, #32]
  4090ec:	mov	x21, x2
  4090f0:	ldr	x1, [x1, #24]
  4090f4:	mov	x22, x3
  4090f8:	bl	402900 <ferror@plt+0x1370>
  4090fc:	mov	x1, #0x1                   	// #1
  409100:	bl	402900 <ferror@plt+0x1370>
  409104:	mov	x3, x22
  409108:	mov	x5, x0
  40910c:	mov	x2, x21
  409110:	mov	x1, x20
  409114:	mov	x0, x19
  409118:	adrp	x4, 408000 <ferror@plt+0x6a70>
  40911c:	ldp	x19, x20, [sp, #16]
  409120:	add	x4, x4, #0xce8
  409124:	ldp	x21, x22, [sp, #32]
  409128:	ldp	x29, x30, [sp], #48
  40912c:	b	4045e0 <ferror@plt+0x3050>
  409130:	ldr	x8, [x1, #8]
  409134:	adrp	x4, 406000 <ferror@plt+0x4a70>
  409138:	ldr	x5, [x0, #8]
  40913c:	add	x4, x4, #0x2b8
  409140:	ldr	x6, [x1, #24]
  409144:	ldr	x7, [x0, #24]
  409148:	sub	x5, x6, x5
  40914c:	sub	x7, x7, x8
  409150:	add	x5, x7, x5
  409154:	b	4045e0 <ferror@plt+0x3050>
  409158:	ldr	x8, [x1, #8]
  40915c:	adrp	x4, 406000 <ferror@plt+0x4a70>
  409160:	ldr	x5, [x0, #8]
  409164:	add	x4, x4, #0x280
  409168:	ldr	x6, [x1, #24]
  40916c:	ldr	x7, [x0, #24]
  409170:	sub	x5, x6, x5
  409174:	sub	x7, x7, x8
  409178:	add	x5, x7, x5
  40917c:	b	4045e0 <ferror@plt+0x3050>
  409180:	ldr	x8, [x1, #8]
  409184:	adrp	x4, 406000 <ferror@plt+0x4a70>
  409188:	ldr	x5, [x0, #8]
  40918c:	add	x4, x4, #0x238
  409190:	ldr	x6, [x1, #24]
  409194:	ldr	x7, [x0, #24]
  409198:	sub	x5, x6, x5
  40919c:	sub	x7, x7, x8
  4091a0:	add	x5, x7, x5
  4091a4:	b	4045e0 <ferror@plt+0x3050>
  4091a8:	stp	x29, x30, [sp, #-336]!
  4091ac:	mov	x29, sp
  4091b0:	stp	x23, x24, [sp, #48]
  4091b4:	mov	x24, x1
  4091b8:	ldrb	w1, [x0, #40]
  4091bc:	stp	x19, x20, [sp, #16]
  4091c0:	cbnz	w1, 409480 <ferror@plt+0x7ef0>
  4091c4:	stp	x25, x26, [sp, #64]
  4091c8:	ldr	x25, [x0, #16]
  4091cc:	stp	x21, x22, [sp, #32]
  4091d0:	mov	x22, x0
  4091d4:	cmp	x25, x2
  4091d8:	csel	x25, x25, x2, cs  // cs = hs, nlast
  4091dc:	bl	404328 <ferror@plt+0x2d98>
  4091e0:	mov	x1, #0x1                   	// #1
  4091e4:	bl	402900 <ferror@plt+0x1370>
  4091e8:	mov	x1, #0x8                   	// #8
  4091ec:	mov	x19, x0
  4091f0:	mov	x0, x25
  4091f4:	bl	402900 <ferror@plt+0x1370>
  4091f8:	mov	x3, #0xe38f                	// #58255
  4091fc:	lsr	x1, x19, #1
  409200:	movk	x3, #0x8e38, lsl #16
  409204:	mov	x19, #0x2                   	// #2
  409208:	movk	x3, #0x38e3, lsl #32
  40920c:	movk	x3, #0xe38e, lsl #48
  409210:	ldr	x2, [x22, #8]
  409214:	umulh	x0, x0, x3
  409218:	lsr	x0, x0, #3
  40921c:	cmp	x2, x0
  409220:	csel	x0, x2, x0, cs  // cs = hs, nlast
  409224:	bl	402900 <ferror@plt+0x1370>
  409228:	mov	x1, #0x1                   	// #1
  40922c:	bl	402900 <ferror@plt+0x1370>
  409230:	cmp	x0, x19
  409234:	csel	x19, x0, x19, cs  // cs = hs, nlast
  409238:	lsl	x0, x19, #2
  40923c:	bl	402930 <ferror@plt+0x13a0>
  409240:	ldr	x1, [x22, #24]
  409244:	stp	x0, xzr, [x24]
  409248:	stp	xzr, xzr, [x24, #16]
  40924c:	str	x19, [x24, #32]
  409250:	strb	wzr, [x24, #40]
  409254:	cbz	x1, 40945c <ferror@plt+0x7ecc>
  409258:	cmp	x1, #0x1
  40925c:	b.ne	409268 <ferror@plt+0x7cd8>  // b.any
  409260:	ldr	x2, [x22, #8]
  409264:	cbz	x2, 4094dc <ferror@plt+0x7f4c>
  409268:	mov	x1, #0x8                   	// #8
  40926c:	mov	x0, x25
  409270:	bl	402900 <ferror@plt+0x1370>
  409274:	mov	x21, #0x2                   	// #2
  409278:	mov	x1, #0xe38f                	// #58255
  40927c:	mov	x20, #0x1                   	// #1
  409280:	movk	x1, #0x8e38, lsl #16
  409284:	movk	x1, #0x38e3, lsl #32
  409288:	movk	x1, #0xe38e, lsl #48
  40928c:	ldr	x2, [x22, #8]
  409290:	umulh	x1, x0, x1
  409294:	ldr	x0, [x22, #24]
  409298:	lsr	x1, x1, #3
  40929c:	cmp	x2, x1
  4092a0:	csel	x1, x2, x1, cs  // cs = hs, nlast
  4092a4:	bl	402900 <ferror@plt+0x1370>
  4092a8:	cmp	x0, x21
  4092ac:	csel	x19, x0, x21, cs  // cs = hs, nlast
  4092b0:	lsl	x23, x19, #2
  4092b4:	mov	x0, x23
  4092b8:	bl	402930 <ferror@plt+0x13a0>
  4092bc:	mov	x1, x0
  4092c0:	mov	x0, x23
  4092c4:	stp	x1, xzr, [sp, #96]
  4092c8:	stp	xzr, xzr, [sp, #112]
  4092cc:	str	x19, [sp, #128]
  4092d0:	strb	wzr, [sp, #136]
  4092d4:	bl	402930 <ferror@plt+0x13a0>
  4092d8:	add	x1, sp, #0x58
  4092dc:	mov	x2, x0
  4092e0:	mov	w3, #0x6500                	// #25856
  4092e4:	mov	x0, x23
  4092e8:	movk	w3, #0x1dcd, lsl #16
  4092ec:	str	w3, [sp, #88]
  4092f0:	stp	x2, xzr, [sp, #144]
  4092f4:	stp	xzr, xzr, [sp, #160]
  4092f8:	str	x19, [sp, #176]
  4092fc:	strb	wzr, [sp, #184]
  409300:	stp	x1, x20, [sp, #192]
  409304:	stp	x20, x20, [sp, #208]
  409308:	str	x20, [sp, #224]
  40930c:	strb	wzr, [sp, #232]
  409310:	bl	402930 <ferror@plt+0x13a0>
  409314:	mov	x1, x0
  409318:	mov	x0, x23
  40931c:	stp	x1, xzr, [sp, #240]
  409320:	stp	xzr, xzr, [sp, #256]
  409324:	str	x19, [sp, #272]
  409328:	strb	wzr, [sp, #280]
  40932c:	bl	402930 <ferror@plt+0x13a0>
  409330:	ldr	x5, [sp, #96]
  409334:	mov	x1, x0
  409338:	stp	xzr, xzr, [sp, #104]
  40933c:	mov	x0, x22
  409340:	str	x20, [sp, #120]
  409344:	strb	wzr, [sp, #136]
  409348:	stp	x1, xzr, [sp, #288]
  40934c:	stp	xzr, xzr, [sp, #304]
  409350:	str	x19, [sp, #320]
  409354:	strb	wzr, [sp, #328]
  409358:	str	w20, [x5]
  40935c:	bl	404328 <ferror@plt+0x2d98>
  409360:	cbnz	x0, 4094a4 <ferror@plt+0x7f14>
  409364:	add	x20, sp, #0x60
  409368:	adrp	x26, 42c000 <ferror@plt+0x2aa70>
  40936c:	add	x23, x25, #0xb
  409370:	add	x26, x26, #0x248
  409374:	add	x21, sp, #0x90
  409378:	stp	xzr, xzr, [sp, #104]
  40937c:	b	4093ec <ferror@plt+0x7e5c>
  409380:	bl	405600 <ferror@plt+0x4070>
  409384:	mov	x4, x0
  409388:	mov	x1, x20
  40938c:	mov	x3, x23
  409390:	add	x2, sp, #0xf0
  409394:	mov	x0, x22
  409398:	cbz	x4, 409514 <ferror@plt+0x7f84>
  40939c:	bl	408638 <ferror@plt+0x70a8>
  4093a0:	mov	w19, w0
  4093a4:	mov	x3, x23
  4093a8:	add	x2, sp, #0x120
  4093ac:	add	x1, sp, #0xf0
  4093b0:	mov	x0, x20
  4093b4:	cbnz	w19, 409418 <ferror@plt+0x7e88>
  4093b8:	bl	406d38 <ferror@plt+0x57a8>
  4093bc:	mov	w19, w0
  4093c0:	mov	x2, x21
  4093c4:	mov	x3, x23
  4093c8:	add	x1, sp, #0xc0
  4093cc:	add	x0, sp, #0x120
  4093d0:	cbnz	w19, 409418 <ferror@plt+0x7e88>
  4093d4:	bl	4085e0 <ferror@plt+0x7050>
  4093d8:	mov	w19, w0
  4093dc:	mov	x0, x21
  4093e0:	mov	x21, x20
  4093e4:	mov	x20, x0
  4093e8:	cbnz	w19, 409418 <ferror@plt+0x7e88>
  4093ec:	ldr	x2, [x26]
  4093f0:	mov	x1, x20
  4093f4:	mov	x0, x21
  4093f8:	ldr	w4, [x2, #1128]
  4093fc:	ldr	w3, [x2, #1132]
  409400:	cmp	w4, w3
  409404:	b.eq	409380 <ferror@plt+0x7df0>  // b.none
  409408:	ldr	w0, [x2, #1128]
  40940c:	mov	w19, #0x8                   	// #8
  409410:	cmp	w0, w3
  409414:	b.eq	409520 <ferror@plt+0x7f90>  // b.none
  409418:	ldr	x0, [x24]
  40941c:	bl	401470 <free@plt>
  409420:	ldr	x0, [sp, #288]
  409424:	bl	401470 <free@plt>
  409428:	ldr	x0, [sp, #240]
  40942c:	bl	401470 <free@plt>
  409430:	ldr	x0, [sp, #144]
  409434:	bl	401470 <free@plt>
  409438:	ldr	x0, [sp, #96]
  40943c:	bl	401470 <free@plt>
  409440:	mov	w0, w19
  409444:	ldp	x19, x20, [sp, #16]
  409448:	ldp	x21, x22, [sp, #32]
  40944c:	ldp	x23, x24, [sp, #48]
  409450:	ldp	x25, x26, [sp, #64]
  409454:	ldp	x29, x30, [sp], #336
  409458:	ret
  40945c:	ldp	x21, x22, [sp, #32]
  409460:	str	x25, [x24, #16]
  409464:	ldp	x25, x26, [sp, #64]
  409468:	mov	w19, #0x0                   	// #0
  40946c:	mov	w0, w19
  409470:	ldp	x19, x20, [sp, #16]
  409474:	ldp	x23, x24, [sp, #48]
  409478:	ldp	x29, x30, [sp], #336
  40947c:	ret
  409480:	mov	x1, #0x0                   	// #0
  409484:	mov	w0, #0x0                   	// #0
  409488:	bl	402680 <ferror@plt+0x10f0>
  40948c:	mov	w19, w0
  409490:	mov	w0, w19
  409494:	ldp	x19, x20, [sp, #16]
  409498:	ldp	x23, x24, [sp, #48]
  40949c:	ldp	x29, x30, [sp], #336
  4094a0:	ret
  4094a4:	add	x1, x0, #0x1
  4094a8:	tst	x0, #0x1
  4094ac:	and	x1, x1, #0xfffffffffffffffe
  4094b0:	mov	w0, #0x6                   	// #6
  4094b4:	sub	x1, x1, #0x2
  4094b8:	csel	w21, w21, w0, ne  // ne = any
  4094bc:	str	w21, [x5]
  4094c0:	add	x20, sp, #0x60
  4094c4:	lsr	x1, x1, #1
  4094c8:	mov	x0, x20
  4094cc:	bl	404dd8 <ferror@plt+0x3848>
  4094d0:	mov	w19, w0
  4094d4:	cbz	w0, 409368 <ferror@plt+0x7dd8>
  4094d8:	b	409418 <ferror@plt+0x7e88>
  4094dc:	ldr	x2, [x22]
  4094e0:	ldr	w2, [x2]
  4094e4:	cmp	w2, #0x1
  4094e8:	b.ne	409268 <ferror@plt+0x7cd8>  // b.any
  4094ec:	str	w1, [x0]
  4094f0:	mov	w19, #0x0                   	// #0
  4094f4:	str	x1, [x24, #24]
  4094f8:	cbz	x25, 40954c <ferror@plt+0x7fbc>
  4094fc:	mov	x1, x25
  409500:	mov	x0, x24
  409504:	bl	404a20 <ferror@plt+0x3490>
  409508:	ldp	x21, x22, [sp, #32]
  40950c:	ldp	x25, x26, [sp, #64]
  409510:	b	40946c <ferror@plt+0x7edc>
  409514:	ldr	x2, [x26]
  409518:	ldr	w3, [x2, #1132]
  40951c:	b	409408 <ferror@plt+0x7e78>
  409520:	mov	x1, x20
  409524:	mov	x0, x24
  409528:	bl	405818 <ferror@plt+0x4288>
  40952c:	mov	w19, #0x0                   	// #0
  409530:	ldr	x1, [x24, #16]
  409534:	cmp	x1, x25
  409538:	b.ls	409420 <ferror@plt+0x7e90>  // b.plast
  40953c:	sub	x1, x1, x25
  409540:	mov	x0, x24
  409544:	bl	405098 <ferror@plt+0x3b08>
  409548:	b	409420 <ferror@plt+0x7e90>
  40954c:	ldp	x21, x22, [sp, #32]
  409550:	ldp	x25, x26, [sp, #64]
  409554:	b	40946c <ferror@plt+0x7edc>
  409558:	stp	x29, x30, [sp, #-144]!
  40955c:	mov	x29, sp
  409560:	stp	x19, x20, [sp, #16]
  409564:	mov	x19, x0
  409568:	ldr	x20, [x1, #16]
  40956c:	stp	x23, x24, [sp, #48]
  409570:	mov	x23, x2
  409574:	ldr	x2, [x0, #16]
  409578:	add	x20, x4, x20
  40957c:	mov	x24, x1
  409580:	stp	x21, x22, [sp, #32]
  409584:	cmp	x20, x2
  409588:	csel	x20, x20, x2, cs  // cs = hs, nlast
  40958c:	stp	x25, x26, [sp, #64]
  409590:	mov	x2, x20
  409594:	mov	x26, x4
  409598:	mov	x25, x3
  40959c:	bl	4063a0 <ferror@plt+0x4e10>
  4095a0:	cmp	x19, x23
  4095a4:	b.eq	4096ec <ferror@plt+0x815c>  // b.none
  4095a8:	ldr	x1, [x23, #32]
  4095ac:	cmp	x0, #0x2
  4095b0:	mov	x21, #0x2                   	// #2
  4095b4:	csel	x21, x0, x21, cs  // cs = hs, nlast
  4095b8:	mov	x6, x19
  4095bc:	cmp	x21, x1
  4095c0:	mov	w22, #0x0                   	// #0
  4095c4:	b.hi	4096bc <ferror@plt+0x812c>  // b.pmore
  4095c8:	ldr	x1, [x19, #24]
  4095cc:	ldr	x0, [x24, #24]
  4095d0:	cbz	x1, 4095dc <ferror@plt+0x804c>
  4095d4:	ldr	x1, [x19, #8]
  4095d8:	cbz	x1, 40966c <ferror@plt+0x80dc>
  4095dc:	cbz	x0, 4096d8 <ferror@plt+0x8148>
  4095e0:	ldr	x0, [x6, #24]
  4095e4:	cbnz	x0, 409624 <ferror@plt+0x8094>
  4095e8:	stp	xzr, x20, [x23, #8]
  4095ec:	mov	w19, #0x0                   	// #0
  4095f0:	str	xzr, [x23, #24]
  4095f4:	strb	wzr, [x23, #40]
  4095f8:	stp	xzr, x20, [x25, #8]
  4095fc:	str	xzr, [x25, #24]
  409600:	strb	wzr, [x25, #40]
  409604:	cbnz	w22, 409648 <ferror@plt+0x80b8>
  409608:	mov	w0, w19
  40960c:	ldp	x19, x20, [sp, #16]
  409610:	ldp	x21, x22, [sp, #32]
  409614:	ldp	x23, x24, [sp, #48]
  409618:	ldp	x25, x26, [sp, #64]
  40961c:	ldp	x29, x30, [sp], #144
  409620:	ret
  409624:	mov	x5, x20
  409628:	mov	x4, x26
  40962c:	mov	x3, x25
  409630:	mov	x2, x23
  409634:	mov	x1, x24
  409638:	mov	x0, x6
  40963c:	bl	408390 <ferror@plt+0x6e00>
  409640:	mov	w19, w0
  409644:	cbz	w22, 409608 <ferror@plt+0x8078>
  409648:	ldr	x0, [sp, #96]
  40964c:	bl	401470 <free@plt>
  409650:	mov	w0, w19
  409654:	ldp	x19, x20, [sp, #16]
  409658:	ldp	x21, x22, [sp, #32]
  40965c:	ldp	x23, x24, [sp, #48]
  409660:	ldp	x25, x26, [sp, #64]
  409664:	ldp	x29, x30, [sp], #144
  409668:	ret
  40966c:	ldr	x1, [x24, #8]
  409670:	orr	x1, x26, x1
  409674:	cbnz	x1, 4095dc <ferror@plt+0x804c>
  409678:	cmp	x0, #0x1
  40967c:	b.ne	4095dc <ferror@plt+0x804c>  // b.any
  409680:	ldr	x1, [x24]
  409684:	mov	x3, x23
  409688:	ldr	x0, [x6]
  40968c:	add	x4, sp, #0x58
  409690:	ldrsw	x2, [x1]
  409694:	ldr	x1, [x6, #24]
  409698:	bl	404770 <ferror@plt+0x31e0>
  40969c:	mov	w19, w0
  4096a0:	ldr	x1, [x25]
  4096a4:	ldr	x0, [sp, #88]
  4096a8:	str	w0, [x1]
  4096ac:	cmp	x0, #0x0
  4096b0:	cset	x0, ne  // ne = any
  4096b4:	str	x0, [x25, #24]
  4096b8:	b	409604 <ferror@plt+0x8074>
  4096bc:	ldr	x0, [x23]
  4096c0:	lsl	x1, x21, #2
  4096c4:	bl	402950 <ferror@plt+0x13c0>
  4096c8:	str	x0, [x23]
  4096cc:	mov	x6, x19
  4096d0:	str	x21, [x23, #32]
  4096d4:	b	4095c8 <ferror@plt+0x8038>
  4096d8:	mov	x1, #0x0                   	// #0
  4096dc:	mov	w0, #0x3                   	// #3
  4096e0:	bl	402680 <ferror@plt+0x10f0>
  4096e4:	mov	w19, w0
  4096e8:	b	409604 <ferror@plt+0x8074>
  4096ec:	ldp	x10, x11, [x19]
  4096f0:	cmp	x0, #0x2
  4096f4:	ldp	x8, x9, [x19, #16]
  4096f8:	mov	x21, #0x2                   	// #2
  4096fc:	ldp	x6, x7, [x19, #32]
  409700:	csel	x21, x0, x21, cs  // cs = hs, nlast
  409704:	stp	x10, x11, [sp, #96]
  409708:	mov	w22, #0x1                   	// #1
  40970c:	lsl	x0, x21, #2
  409710:	stp	x8, x9, [sp, #112]
  409714:	stp	x6, x7, [sp, #128]
  409718:	bl	402930 <ferror@plt+0x13a0>
  40971c:	add	x6, sp, #0x60
  409720:	stp	x0, xzr, [x19]
  409724:	stp	xzr, xzr, [x19, #16]
  409728:	str	x21, [x19, #32]
  40972c:	strb	wzr, [x19, #40]
  409730:	b	4095c8 <ferror@plt+0x8038>
  409734:	nop
  409738:	stp	x29, x30, [sp, #-288]!
  40973c:	mov	x29, sp
  409740:	stp	x21, x22, [sp, #32]
  409744:	mov	x22, x1
  409748:	ldr	x1, [x2, #24]
  40974c:	stp	x19, x20, [sp, #16]
  409750:	cbz	x1, 40989c <ferror@plt+0x830c>
  409754:	stp	x23, x24, [sp, #48]
  409758:	mov	x23, x0
  40975c:	ldrb	w0, [x22, #40]
  409760:	cbnz	w0, 4099e4 <ferror@plt+0x8454>
  409764:	ldr	x0, [x23, #8]
  409768:	cbnz	x0, 409874 <ferror@plt+0x82e4>
  40976c:	ldr	x0, [x22, #8]
  409770:	cbnz	x0, 409874 <ferror@plt+0x82e4>
  409774:	ldr	x0, [x2, #8]
  409778:	mov	x20, x2
  40977c:	cbnz	x0, 409874 <ferror@plt+0x82e4>
  409780:	cmp	x1, #0x2
  409784:	mov	x24, #0x2                   	// #2
  409788:	ldr	x0, [x3, #32]
  40978c:	csel	x19, x1, x24, cs  // cs = hs, nlast
  409790:	str	x25, [sp, #64]
  409794:	mov	x21, x3
  409798:	lsl	x1, x19, #2
  40979c:	cmp	x19, x0
  4097a0:	b.hi	4099c0 <ferror@plt+0x8430>  // b.pmore
  4097a4:	mov	x0, x1
  4097a8:	bl	402930 <ferror@plt+0x13a0>
  4097ac:	ldr	x24, [x22, #24]
  4097b0:	mov	x25, #0x2                   	// #2
  4097b4:	add	x1, sp, #0x58
  4097b8:	stp	x0, xzr, [sp, #96]
  4097bc:	add	x24, x24, #0x1
  4097c0:	cmp	x24, x25
  4097c4:	stp	xzr, xzr, [sp, #112]
  4097c8:	csel	x24, x24, x25, cs  // cs = hs, nlast
  4097cc:	str	x19, [sp, #128]
  4097d0:	lsl	x0, x24, #2
  4097d4:	strb	wzr, [sp, #136]
  4097d8:	stp	x1, xzr, [sp, #192]
  4097dc:	stp	xzr, xzr, [sp, #208]
  4097e0:	str	x25, [sp, #224]
  4097e4:	strb	wzr, [sp, #232]
  4097e8:	bl	402930 <ferror@plt+0x13a0>
  4097ec:	ldr	x6, [sp, #192]
  4097f0:	mov	x4, #0x1                   	// #1
  4097f4:	ldr	x5, [x21]
  4097f8:	mov	x1, x0
  4097fc:	stp	xzr, xzr, [sp, #200]
  409800:	mov	x0, x23
  409804:	add	x2, sp, #0x60
  409808:	str	x4, [sp, #216]
  40980c:	mov	x3, #0x0                   	// #0
  409810:	strb	wzr, [sp, #232]
  409814:	stp	x1, xzr, [sp, #240]
  409818:	mov	x1, x20
  40981c:	stp	xzr, xzr, [sp, #256]
  409820:	str	x24, [sp, #272]
  409824:	strb	wzr, [sp, #280]
  409828:	str	w25, [x6]
  40982c:	stp	xzr, xzr, [x21, #8]
  409830:	strb	wzr, [x21, #40]
  409834:	str	w4, [x5]
  409838:	str	x4, [x21, #24]
  40983c:	bl	4084c0 <ferror@plt+0x6f30>
  409840:	mov	w19, w0
  409844:	cbz	w0, 4098bc <ferror@plt+0x832c>
  409848:	ldr	x0, [sp, #240]
  40984c:	bl	401470 <free@plt>
  409850:	ldr	x0, [sp, #96]
  409854:	bl	401470 <free@plt>
  409858:	ldp	x23, x24, [sp, #48]
  40985c:	ldr	x25, [sp, #64]
  409860:	mov	w0, w19
  409864:	ldp	x19, x20, [sp, #16]
  409868:	ldp	x21, x22, [sp, #32]
  40986c:	ldp	x29, x30, [sp], #288
  409870:	ret
  409874:	mov	x1, #0x0                   	// #0
  409878:	mov	w0, #0x1                   	// #1
  40987c:	bl	402680 <ferror@plt+0x10f0>
  409880:	mov	w19, w0
  409884:	mov	w0, w19
  409888:	ldp	x19, x20, [sp, #16]
  40988c:	ldp	x21, x22, [sp, #32]
  409890:	ldp	x23, x24, [sp, #48]
  409894:	ldp	x29, x30, [sp], #288
  409898:	ret
  40989c:	mov	w0, #0x3                   	// #3
  4098a0:	bl	402680 <ferror@plt+0x10f0>
  4098a4:	mov	w19, w0
  4098a8:	mov	w0, w19
  4098ac:	ldp	x19, x20, [sp, #16]
  4098b0:	ldp	x21, x22, [sp, #32]
  4098b4:	ldp	x29, x30, [sp], #288
  4098b8:	ret
  4098bc:	mov	x1, x22
  4098c0:	add	x0, sp, #0x90
  4098c4:	adrp	x22, 42c000 <ferror@plt+0x2aa70>
  4098c8:	bl	405fc8 <ferror@plt+0x4a38>
  4098cc:	add	x22, x22, #0x248
  4098d0:	b	409904 <ferror@plt+0x8374>
  4098d4:	add	x1, sp, #0x60
  4098d8:	add	x2, sp, #0xf0
  4098dc:	mov	x0, x1
  4098e0:	mov	x3, #0x0                   	// #0
  4098e4:	bl	4085e0 <ferror@plt+0x7050>
  4098e8:	cbnz	w0, 409998 <ferror@plt+0x8408>
  4098ec:	add	x2, sp, #0x60
  4098f0:	mov	x1, x20
  4098f4:	add	x0, sp, #0xf0
  4098f8:	mov	x3, #0x0                   	// #0
  4098fc:	bl	4084c0 <ferror@plt+0x6f30>
  409900:	cbnz	w0, 409998 <ferror@plt+0x8408>
  409904:	ldr	x0, [x22]
  409908:	ldr	w2, [x0, #1128]
  40990c:	ldr	w1, [x0, #1132]
  409910:	cmp	w2, w1
  409914:	b.ne	409a0c <ferror@plt+0x847c>  // b.any
  409918:	ldr	x2, [sp, #168]
  40991c:	cbz	x2, 409a0c <ferror@plt+0x847c>
  409920:	add	x2, sp, #0x90
  409924:	add	x3, sp, #0xf0
  409928:	add	x1, sp, #0xc0
  40992c:	mov	x0, x2
  409930:	mov	x4, #0x0                   	// #0
  409934:	bl	409558 <ferror@plt+0x7fc8>
  409938:	cbnz	w0, 409998 <ferror@plt+0x8408>
  40993c:	ldr	x0, [sp, #264]
  409940:	cmp	x0, #0x1
  409944:	b.ne	4098d4 <ferror@plt+0x8344>  // b.any
  409948:	ldr	x0, [sp, #248]
  40994c:	cbnz	x0, 4098d4 <ferror@plt+0x8344>
  409950:	ldr	x0, [sp, #240]
  409954:	ldr	w0, [x0]
  409958:	cmp	w0, #0x1
  40995c:	b.ne	4098d4 <ferror@plt+0x8344>  // b.any
  409960:	ldrb	w0, [sp, #280]
  409964:	cbnz	w0, 4098d4 <ferror@plt+0x8344>
  409968:	add	x2, sp, #0xf0
  40996c:	add	x1, sp, #0x60
  409970:	mov	x0, x21
  409974:	mov	x3, #0x0                   	// #0
  409978:	bl	4085e0 <ferror@plt+0x7050>
  40997c:	cbnz	w0, 409998 <ferror@plt+0x8408>
  409980:	mov	x2, x21
  409984:	mov	x1, x20
  409988:	add	x0, sp, #0xf0
  40998c:	mov	x3, #0x0                   	// #0
  409990:	bl	4084c0 <ferror@plt+0x6f30>
  409994:	cbz	w0, 4098d4 <ferror@plt+0x8344>
  409998:	mov	w19, w0
  40999c:	ldr	x0, [sp, #144]
  4099a0:	bl	401470 <free@plt>
  4099a4:	ldr	x0, [sp, #240]
  4099a8:	bl	401470 <free@plt>
  4099ac:	ldr	x0, [sp, #96]
  4099b0:	bl	401470 <free@plt>
  4099b4:	ldp	x23, x24, [sp, #48]
  4099b8:	ldr	x25, [sp, #64]
  4099bc:	b	409860 <ferror@plt+0x82d0>
  4099c0:	ldr	x0, [x3]
  4099c4:	bl	402950 <ferror@plt+0x13c0>
  4099c8:	str	x19, [x21, #32]
  4099cc:	ldr	x1, [x20, #24]
  4099d0:	str	x0, [x21]
  4099d4:	cmp	x1, x24
  4099d8:	csel	x19, x1, x24, cs  // cs = hs, nlast
  4099dc:	lsl	x1, x19, #2
  4099e0:	b	4097a4 <ferror@plt+0x8214>
  4099e4:	mov	x1, #0x0                   	// #0
  4099e8:	mov	w0, #0x0                   	// #0
  4099ec:	bl	402680 <ferror@plt+0x10f0>
  4099f0:	mov	w19, w0
  4099f4:	mov	w0, w19
  4099f8:	ldp	x19, x20, [sp, #16]
  4099fc:	ldp	x21, x22, [sp, #32]
  409a00:	ldp	x23, x24, [sp, #48]
  409a04:	ldp	x29, x30, [sp], #288
  409a08:	ret
  409a0c:	ldr	w0, [x0, #1128]
  409a10:	mov	w19, #0x8                   	// #8
  409a14:	cmp	w1, w0
  409a18:	csel	w19, wzr, w19, eq  // eq = none
  409a1c:	b	40999c <ferror@plt+0x840c>
  409a20:	stp	x29, x30, [sp, #-112]!
  409a24:	mov	x29, sp
  409a28:	stp	x25, x26, [sp, #64]
  409a2c:	adrp	x25, 42c000 <ferror@plt+0x2aa70>
  409a30:	adrp	x26, 412000 <ferror@plt+0x10a70>
  409a34:	add	x26, x26, #0xf28
  409a38:	stp	x21, x22, [sp, #32]
  409a3c:	adrp	x21, 412000 <ferror@plt+0x10a70>
  409a40:	mov	w22, w0
  409a44:	add	x21, x21, #0xfd8
  409a48:	stp	x23, x24, [sp, #48]
  409a4c:	adrp	x24, 412000 <ferror@plt+0x10a70>
  409a50:	mov	x23, x1
  409a54:	add	x24, x24, #0xf30
  409a58:	str	wzr, [x25, #552]
  409a5c:	stp	x19, x20, [sp, #16]
  409a60:	mov	w19, #0x0                   	// #0
  409a64:	mov	w20, #0x0                   	// #0
  409a68:	str	x27, [sp, #80]
  409a6c:	str	wzr, [sp, #100]
  409a70:	add	x4, sp, #0x64
  409a74:	mov	x3, x21
  409a78:	mov	x2, x24
  409a7c:	mov	x1, x23
  409a80:	mov	w0, w22
  409a84:	bl	401420 <getopt_long@plt>
  409a88:	cmn	w0, #0x1
  409a8c:	b.eq	409af0 <ferror@plt+0x8560>  // b.none
  409a90:	cmp	w0, #0x69
  409a94:	b.eq	409d48 <ferror@plt+0x87b8>  // b.none
  409a98:	b.gt	409b94 <ferror@plt+0x8604>
  409a9c:	cmp	w0, #0x65
  409aa0:	b.eq	409d88 <ferror@plt+0x87f8>  // b.none
  409aa4:	b.le	409c70 <ferror@plt+0x86e0>
  409aa8:	cmp	w0, #0x67
  409aac:	b.eq	409d60 <ferror@plt+0x87d0>  // b.none
  409ab0:	cmp	w0, #0x68
  409ab4:	b.ne	409c20 <ferror@plt+0x8690>  // b.any
  409ab8:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  409abc:	mov	w20, #0x1                   	// #1
  409ac0:	ldr	x0, [x0, #584]
  409ac4:	ldr	x0, [x0, #1256]
  409ac8:	bl	402ae0 <ferror@plt+0x1550>
  409acc:	add	x4, sp, #0x64
  409ad0:	mov	x3, x21
  409ad4:	mov	x2, x24
  409ad8:	mov	x1, x23
  409adc:	mov	w0, w22
  409ae0:	bl	401420 <getopt_long@plt>
  409ae4:	cmn	w0, #0x1
  409ae8:	b.ne	409a90 <ferror@plt+0x8500>  // b.any
  409aec:	nop
  409af0:	cbnz	w19, 409df0 <ferror@plt+0x8860>
  409af4:	cbnz	w20, 409e10 <ferror@plt+0x8880>
  409af8:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  409afc:	ldr	x0, [x19, #584]
  409b00:	ldr	x1, [x0, #1216]
  409b04:	cmp	x1, #0x1
  409b08:	b.ls	409ddc <ferror@plt+0x884c>  // b.plast
  409b0c:	ldrh	w1, [x0, #1138]
  409b10:	orr	w1, w1, #0x8
  409b14:	strh	w1, [x0, #1138]
  409b18:	ldr	w1, [x25, #552]
  409b1c:	ldr	x2, [x23, w1, sxtw #3]
  409b20:	cbz	x2, 409b40 <ferror@plt+0x85b0>
  409b24:	ldrb	w3, [x2]
  409b28:	cmp	w3, #0x2d
  409b2c:	b.ne	409b40 <ferror@plt+0x85b0>  // b.any
  409b30:	ldrb	w3, [x2, #1]
  409b34:	cmp	w3, #0x2d
  409b38:	b.eq	409dfc <ferror@plt+0x886c>  // b.none
  409b3c:	nop
  409b40:	str	w1, [sp, #100]
  409b44:	cmp	w22, w1
  409b48:	b.gt	409b54 <ferror@plt+0x85c4>
  409b4c:	b	409b74 <ferror@plt+0x85e4>
  409b50:	ldr	x0, [x19, #584]
  409b54:	add	x1, x23, w1, sxtw #3
  409b58:	add	x0, x0, #0x490
  409b5c:	bl	401a10 <ferror@plt+0x480>
  409b60:	ldr	w1, [sp, #100]
  409b64:	add	w1, w1, #0x1
  409b68:	str	w1, [sp, #100]
  409b6c:	cmp	w1, w22
  409b70:	b.lt	409b50 <ferror@plt+0x85c0>  // b.tstop
  409b74:	mov	w0, #0x0                   	// #0
  409b78:	ldp	x19, x20, [sp, #16]
  409b7c:	ldp	x21, x22, [sp, #32]
  409b80:	ldp	x23, x24, [sp, #48]
  409b84:	ldp	x25, x26, [sp, #64]
  409b88:	ldr	x27, [sp, #80]
  409b8c:	ldp	x29, x30, [sp], #112
  409b90:	ret
  409b94:	cmp	w0, #0x73
  409b98:	b.eq	409ce0 <ferror@plt+0x8750>  // b.none
  409b9c:	b.le	409c9c <ferror@plt+0x870c>
  409ba0:	cmp	w0, #0x77
  409ba4:	b.eq	409db4 <ferror@plt+0x8824>  // b.none
  409ba8:	cmp	w0, #0x78
  409bac:	b.ne	409c8c <ferror@plt+0x86fc>  // b.any
  409bb0:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  409bb4:	ldr	x1, [x1, #584]
  409bb8:	ldr	x3, [x1, #1248]
  409bbc:	ldrh	w2, [x1, #1138]
  409bc0:	ldrb	w3, [x3]
  409bc4:	orr	w2, w2, #0x1
  409bc8:	strh	w2, [x1, #1138]
  409bcc:	cmp	w3, #0x64
  409bd0:	b.eq	409a70 <ferror@plt+0x84e0>  // b.none
  409bd4:	mov	w1, #0x0                   	// #0
  409bd8:	ldr	x3, [x21, #32]!
  409bdc:	add	w1, w1, #0x1
  409be0:	cbz	x3, 409bf0 <ferror@plt+0x8660>
  409be4:	ldr	w2, [x21, #24]
  409be8:	cmp	w2, w0
  409bec:	b.ne	409bd8 <ferror@plt+0x8648>  // b.any
  409bf0:	mov	w2, w0
  409bf4:	mov	w0, #0x9                   	// #9
  409bf8:	str	w1, [sp, #100]
  409bfc:	mov	x1, #0x0                   	// #0
  409c00:	bl	402680 <ferror@plt+0x10f0>
  409c04:	ldp	x19, x20, [sp, #16]
  409c08:	ldp	x21, x22, [sp, #32]
  409c0c:	ldp	x23, x24, [sp, #48]
  409c10:	ldp	x25, x26, [sp, #64]
  409c14:	ldr	x27, [sp, #80]
  409c18:	ldp	x29, x30, [sp], #112
  409c1c:	ret
  409c20:	cmp	w0, #0x66
  409c24:	b.ne	409c94 <ferror@plt+0x8704>  // b.any
  409c28:	adrp	x2, 42c000 <ferror@plt+0x2aa70>
  409c2c:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  409c30:	add	x1, sp, #0x68
  409c34:	ldr	x2, [x2, #584]
  409c38:	ldr	x0, [x0, #544]
  409c3c:	add	x27, x2, #0x4b8
  409c40:	str	x0, [x2, #1112]
  409c44:	bl	404170 <ferror@plt+0x2be0>
  409c48:	cbnz	w0, 409b78 <ferror@plt+0x85e8>
  409c4c:	ldr	x1, [sp, #104]
  409c50:	mov	x0, x27
  409c54:	bl	401b50 <ferror@plt+0x5c0>
  409c58:	mov	x0, x27
  409c5c:	mov	x1, x26
  409c60:	bl	401b50 <ferror@plt+0x5c0>
  409c64:	ldr	x0, [sp, #104]
  409c68:	bl	401470 <free@plt>
  409c6c:	b	409a70 <ferror@plt+0x84e0>
  409c70:	cmp	w0, #0x50
  409c74:	b.eq	409d08 <ferror@plt+0x8778>  // b.none
  409c78:	cmp	w0, #0x56
  409c7c:	b.ne	409cd4 <ferror@plt+0x8744>  // b.any
  409c80:	mov	w19, #0x1                   	// #1
  409c84:	mov	w20, w19
  409c88:	b	409a70 <ferror@plt+0x84e0>
  409c8c:	cmp	w0, #0x76
  409c90:	b.eq	409c80 <ferror@plt+0x86f0>  // b.none
  409c94:	mov	w0, #0x4                   	// #4
  409c98:	b	409b78 <ferror@plt+0x85e8>
  409c9c:	cmp	w0, #0x6c
  409ca0:	b.eq	409d20 <ferror@plt+0x8790>  // b.none
  409ca4:	cmp	w0, #0x71
  409ca8:	b.ne	409c94 <ferror@plt+0x8704>  // b.any
  409cac:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  409cb0:	ldr	x1, [x1, #584]
  409cb4:	ldr	x3, [x1, #1248]
  409cb8:	ldrh	w2, [x1, #1138]
  409cbc:	ldrb	w3, [x3]
  409cc0:	orr	w2, w2, #0x8
  409cc4:	strh	w2, [x1, #1138]
  409cc8:	cmp	w3, #0x64
  409ccc:	b.ne	409a70 <ferror@plt+0x84e0>  // b.any
  409cd0:	b	409bd4 <ferror@plt+0x8644>
  409cd4:	cbz	w0, 409a70 <ferror@plt+0x84e0>
  409cd8:	mov	w0, #0x4                   	// #4
  409cdc:	b	409b78 <ferror@plt+0x85e8>
  409ce0:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  409ce4:	ldr	x1, [x1, #584]
  409ce8:	ldr	x3, [x1, #1248]
  409cec:	ldrh	w2, [x1, #1138]
  409cf0:	ldrb	w3, [x3]
  409cf4:	orr	w2, w2, #0x4
  409cf8:	strh	w2, [x1, #1138]
  409cfc:	cmp	w3, #0x64
  409d00:	b.ne	409a70 <ferror@plt+0x84e0>  // b.any
  409d04:	b	409bd4 <ferror@plt+0x8644>
  409d08:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  409d0c:	ldr	x1, [x0, #584]
  409d10:	ldrh	w0, [x1, #1138]
  409d14:	orr	w0, w0, #0x80
  409d18:	strh	w0, [x1, #1138]
  409d1c:	b	409a70 <ferror@plt+0x84e0>
  409d20:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  409d24:	ldr	x1, [x1, #584]
  409d28:	ldr	x3, [x1, #1248]
  409d2c:	ldrh	w2, [x1, #1138]
  409d30:	ldrb	w3, [x3]
  409d34:	orr	w2, w2, #0x10
  409d38:	strh	w2, [x1, #1138]
  409d3c:	cmp	w3, #0x64
  409d40:	b.ne	409a70 <ferror@plt+0x84e0>  // b.any
  409d44:	b	409bd4 <ferror@plt+0x8644>
  409d48:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  409d4c:	ldr	x1, [x0, #584]
  409d50:	ldrh	w0, [x1, #1138]
  409d54:	orr	w0, w0, #0x20
  409d58:	strh	w0, [x1, #1138]
  409d5c:	b	409a70 <ferror@plt+0x84e0>
  409d60:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  409d64:	ldr	x1, [x1, #584]
  409d68:	ldr	x3, [x1, #1248]
  409d6c:	ldrh	w2, [x1, #1138]
  409d70:	ldrb	w3, [x3]
  409d74:	orr	w2, w2, #0x40
  409d78:	strh	w2, [x1, #1138]
  409d7c:	cmp	w3, #0x64
  409d80:	b.ne	409a70 <ferror@plt+0x84e0>  // b.any
  409d84:	b	409bd4 <ferror@plt+0x8644>
  409d88:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  409d8c:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  409d90:	ldr	x27, [x1, #584]
  409d94:	ldr	x1, [x0, #544]
  409d98:	add	x27, x27, #0x4b8
  409d9c:	mov	x0, x27
  409da0:	bl	401b50 <ferror@plt+0x5c0>
  409da4:	mov	x1, x26
  409da8:	mov	x0, x27
  409dac:	bl	401b50 <ferror@plt+0x5c0>
  409db0:	b	409a70 <ferror@plt+0x84e0>
  409db4:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  409db8:	ldr	x1, [x1, #584]
  409dbc:	ldr	x3, [x1, #1248]
  409dc0:	ldrh	w2, [x1, #1138]
  409dc4:	ldrb	w3, [x3]
  409dc8:	orr	w2, w2, #0x2
  409dcc:	strh	w2, [x1, #1138]
  409dd0:	cmp	w3, #0x64
  409dd4:	b.ne	409a70 <ferror@plt+0x84e0>  // b.any
  409dd8:	b	409bd4 <ferror@plt+0x8644>
  409ddc:	ldr	x1, [x0, #1248]
  409de0:	ldrb	w1, [x1]
  409de4:	cmp	w1, #0x64
  409de8:	b.ne	409b18 <ferror@plt+0x8588>  // b.any
  409dec:	b	409b0c <ferror@plt+0x857c>
  409df0:	mov	x0, #0x0                   	// #0
  409df4:	bl	402ae0 <ferror@plt+0x1550>
  409df8:	b	409af4 <ferror@plt+0x8564>
  409dfc:	ldrb	w2, [x2, #2]
  409e00:	cbnz	w2, 409b40 <ferror@plt+0x85b0>
  409e04:	add	w1, w1, #0x1
  409e08:	str	w1, [x25, #552]
  409e0c:	b	409b40 <ferror@plt+0x85b0>
  409e10:	mov	w0, #0x0                   	// #0
  409e14:	bl	401280 <exit@plt>
  409e18:	stp	x29, x30, [sp, #-32]!
  409e1c:	mov	x1, x0
  409e20:	mov	x29, sp
  409e24:	str	x19, [sp, #16]
  409e28:	mov	x19, x0
  409e2c:	add	x0, x0, #0x18
  409e30:	bl	401a10 <ferror@plt+0x480>
  409e34:	add	x1, x19, #0x8
  409e38:	add	x0, x19, #0x40
  409e3c:	bl	401a10 <ferror@plt+0x480>
  409e40:	add	x1, x19, #0x10
  409e44:	add	x0, x19, #0x68
  409e48:	ldr	x19, [sp, #16]
  409e4c:	ldp	x29, x30, [sp], #32
  409e50:	b	401a10 <ferror@plt+0x480>
  409e54:	nop
  409e58:	stp	x29, x30, [sp, #-32]!
  409e5c:	mov	w2, #0x5                   	// #5
  409e60:	mov	x29, sp
  409e64:	stp	x19, x20, [sp, #16]
  409e68:	mov	x20, x1
  409e6c:	add	x19, x0, #0x90
  409e70:	mov	x0, x19
  409e74:	mov	x1, #0x1                   	// #1
  409e78:	str	w2, [x20]
  409e7c:	bl	401930 <ferror@plt+0x3a0>
  409e80:	mov	x0, x19
  409e84:	mov	x1, #0x1                   	// #1
  409e88:	bl	401930 <ferror@plt+0x3a0>
  409e8c:	mov	x1, x20
  409e90:	mov	x0, x19
  409e94:	ldp	x19, x20, [sp, #16]
  409e98:	ldp	x29, x30, [sp], #32
  409e9c:	b	401a10 <ferror@plt+0x480>
  409ea0:	stp	x29, x30, [sp, #-32]!
  409ea4:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  409ea8:	mov	x29, sp
  409eac:	str	x19, [sp, #16]
  409eb0:	mov	x19, x0
  409eb4:	ldr	x0, [x1, #584]
  409eb8:	mov	x1, #0x0                   	// #0
  409ebc:	ldr	x0, [x0, #1248]
  409ec0:	ldrb	w0, [x0]
  409ec4:	cmp	w0, #0x64
  409ec8:	b.eq	409ed8 <ferror@plt+0x8948>  // b.none
  409ecc:	add	x0, x19, #0xb8
  409ed0:	bl	401cb8 <ferror@plt+0x728>
  409ed4:	ldr	x1, [x0]
  409ed8:	add	x0, x19, #0xe0
  409edc:	ldr	x19, [sp, #16]
  409ee0:	ldp	x29, x30, [sp], #32
  409ee4:	b	401ca8 <ferror@plt+0x718>
  409ee8:	stp	x29, x30, [sp, #-32]!
  409eec:	adrp	x1, 412000 <ferror@plt+0x10a70>
  409ef0:	mov	x29, sp
  409ef4:	str	x19, [sp, #16]
  409ef8:	mov	x19, x0
  409efc:	add	x0, x1, #0xee8
  409f00:	mov	x1, x19
  409f04:	bl	402990 <ferror@plt+0x1400>
  409f08:	mov	x3, x0
  409f0c:	adrp	x2, 42c000 <ferror@plt+0x2aa70>
  409f10:	mov	x0, x19
  409f14:	mov	w1, #0xa                   	// #10
  409f18:	ldr	x19, [x2, #584]
  409f1c:	ldr	x2, [x19, #1104]
  409f20:	add	x2, x2, x3
  409f24:	str	x2, [x19, #1104]
  409f28:	bl	4013d0 <strrchr@plt>
  409f2c:	cbz	x0, 409f3c <ferror@plt+0x89ac>
  409f30:	add	x0, x0, #0x1
  409f34:	bl	401260 <strlen@plt>
  409f38:	str	x0, [x19, #1104]
  409f3c:	ldr	x19, [sp, #16]
  409f40:	ldp	x29, x30, [sp], #32
  409f44:	ret
  409f48:	stp	x29, x30, [sp, #-32]!
  409f4c:	mov	x6, x1
  409f50:	mov	x29, sp
  409f54:	str	x19, [sp, #16]
  409f58:	ldrb	w4, [x1]
  409f5c:	cbz	w4, 409fe4 <ferror@plt+0x8a54>
  409f60:	add	x7, x1, #0x1
  409f64:	mov	x2, #0x0                   	// #0
  409f68:	mov	x1, #0x0                   	// #0
  409f6c:	nop
  409f70:	ldrb	w3, [x7, x2]
  409f74:	lsl	w5, w2, #3
  409f78:	add	x2, x2, #0x1
  409f7c:	lsl	x3, x3, x5
  409f80:	cmp	w4, w2, uxtb
  409f84:	orr	x1, x1, x3
  409f88:	b.hi	409f70 <ferror@plt+0x89e0>  // b.pmore
  409f8c:	sub	w4, w4, #0x1
  409f90:	and	x4, x4, #0xff
  409f94:	add	x2, x4, #0x2
  409f98:	add	x4, x4, #0x3
  409f9c:	ldrb	w7, [x6, x2]
  409fa0:	cbz	w7, 409ff8 <ferror@plt+0x8a68>
  409fa4:	add	x4, x6, x4
  409fa8:	mov	x2, #0x0                   	// #0
  409fac:	mov	x19, #0x0                   	// #0
  409fb0:	ldrb	w3, [x4, x2]
  409fb4:	lsl	w5, w2, #3
  409fb8:	add	x2, x2, #0x1
  409fbc:	lsl	x3, x3, x5
  409fc0:	cmp	w7, w2, uxtb
  409fc4:	orr	x19, x19, x3
  409fc8:	b.hi	409fb0 <ferror@plt+0x8a20>  // b.pmore
  409fcc:	add	x0, x0, #0x180
  409fd0:	bl	401ca8 <ferror@plt+0x718>
  409fd4:	mov	x1, x19
  409fd8:	ldr	x19, [sp, #16]
  409fdc:	ldp	x29, x30, [sp], #32
  409fe0:	b	401ca8 <ferror@plt+0x718>
  409fe4:	mov	x2, #0x1                   	// #1
  409fe8:	mov	x4, #0x2                   	// #2
  409fec:	mov	x1, #0x0                   	// #0
  409ff0:	ldrb	w7, [x6, x2]
  409ff4:	cbnz	w7, 409fa4 <ferror@plt+0x8a14>
  409ff8:	mov	x19, #0x0                   	// #0
  409ffc:	add	x0, x0, #0x180
  40a000:	bl	401ca8 <ferror@plt+0x718>
  40a004:	mov	x1, x19
  40a008:	ldr	x19, [sp, #16]
  40a00c:	ldp	x29, x30, [sp], #32
  40a010:	b	401ca8 <ferror@plt+0x718>
  40a014:	nop
  40a018:	stp	x29, x30, [sp, #-64]!
  40a01c:	mov	x29, sp
  40a020:	ldr	w3, [x1]
  40a024:	stp	x19, x20, [sp, #16]
  40a028:	mov	x20, x1
  40a02c:	cmp	w3, #0x5
  40a030:	stp	x21, x22, [sp, #32]
  40a034:	mov	x22, x2
  40a038:	b.eq	40a060 <ferror@plt+0x8ad0>  // b.none
  40a03c:	mov	x19, x0
  40a040:	b.ls	40a080 <ferror@plt+0x8af0>  // b.plast
  40a044:	cmp	w3, #0x7
  40a048:	add	x21, x0, #0x260
  40a04c:	b.eq	40a068 <ferror@plt+0x8ad8>  // b.none
  40a050:	b.ls	40a110 <ferror@plt+0x8b80>  // b.plast
  40a054:	sub	w3, w3, #0x8
  40a058:	cmp	w3, #0x3
  40a05c:	b.hi	40a068 <ferror@plt+0x8ad8>  // b.pmore
  40a060:	add	x21, x20, #0x8
  40a064:	nop
  40a068:	mov	w0, #0x0                   	// #0
  40a06c:	str	x21, [x22]
  40a070:	ldp	x19, x20, [sp, #16]
  40a074:	ldp	x21, x22, [sp, #32]
  40a078:	ldp	x29, x30, [sp], #64
  40a07c:	ret
  40a080:	cmp	w3, #0x3
  40a084:	b.eq	40a060 <ferror@plt+0x8ad0>  // b.none
  40a088:	cmp	w3, #0x4
  40a08c:	b.ne	40a120 <ferror@plt+0x8b90>  // b.any
  40a090:	ldr	x21, [x1, #8]
  40a094:	str	x23, [sp, #48]
  40a098:	bl	409ea0 <ferror@plt+0x8910>
  40a09c:	add	x0, x0, #0xa8
  40a0a0:	mov	x1, x21
  40a0a4:	bl	401ca8 <ferror@plt+0x718>
  40a0a8:	mov	x21, x0
  40a0ac:	ldr	x23, [x19]
  40a0b0:	add	x19, x21, #0x10
  40a0b4:	ldr	x0, [x0, #8]
  40a0b8:	cmp	x0, x23
  40a0bc:	b.eq	40a0f0 <ferror@plt+0x8b60>  // b.none
  40a0c0:	ldr	x0, [x21, #16]
  40a0c4:	mov	x19, x21
  40a0c8:	ldr	x1, [x19], #16
  40a0cc:	cbz	x0, 40a19c <ferror@plt+0x8c0c>
  40a0d0:	ldrb	w3, [x1, #1]
  40a0d4:	mov	x2, x23
  40a0d8:	mov	x0, x19
  40a0dc:	cmp	w3, #0x0
  40a0e0:	cset	w3, eq  // eq = none
  40a0e4:	bl	408690 <ferror@plt+0x7100>
  40a0e8:	cbnz	w0, 40a194 <ferror@plt+0x8c04>
  40a0ec:	str	x23, [x21, #8]
  40a0f0:	add	x21, x20, #0x8
  40a0f4:	mov	x1, x19
  40a0f8:	mov	x0, x21
  40a0fc:	bl	405fc8 <ferror@plt+0x4a38>
  40a100:	mov	w0, #0x5                   	// #5
  40a104:	ldr	x23, [sp, #48]
  40a108:	str	w0, [x20]
  40a10c:	b	40a068 <ferror@plt+0x8ad8>
  40a110:	add	x19, x0, #0x230
  40a114:	cmp	w3, #0x6
  40a118:	csel	x21, x19, x21, eq  // eq = none
  40a11c:	b	40a068 <ferror@plt+0x8ad8>
  40a120:	cmp	w3, #0x3
  40a124:	b.eq	40a068 <ferror@plt+0x8ad8>  // b.none
  40a128:	ldr	x1, [x1, #8]
  40a12c:	cmp	w3, #0x0
  40a130:	add	x2, x19, #0x180
  40a134:	add	x0, x0, #0x130
  40a138:	csel	x0, x2, x0, ne  // ne = any
  40a13c:	bl	401ca8 <ferror@plt+0x718>
  40a140:	ldr	w1, [x20]
  40a144:	cmp	w1, #0x1
  40a148:	mov	x1, #0x0                   	// #0
  40a14c:	b.eq	40a15c <ferror@plt+0x8bcc>  // b.none
  40a150:	bl	401cb8 <ferror@plt+0x728>
  40a154:	mov	x21, x0
  40a158:	b	40a068 <ferror@plt+0x8ad8>
  40a15c:	ldr	x21, [x20, #16]
  40a160:	bl	401cb8 <ferror@plt+0x728>
  40a164:	mov	x20, x0
  40a168:	ldr	x0, [x0, #24]
  40a16c:	cmp	x0, #0x1
  40a170:	b.eq	40a1f4 <ferror@plt+0x8c64>  // b.none
  40a174:	ldr	x0, [x20, #8]
  40a178:	cmp	x0, x21
  40a17c:	b.ls	40a1d8 <ferror@plt+0x8c48>  // b.plast
  40a180:	mov	x1, x21
  40a184:	mov	x0, x20
  40a188:	bl	401ca8 <ferror@plt+0x718>
  40a18c:	mov	x21, x0
  40a190:	b	40a068 <ferror@plt+0x8ad8>
  40a194:	ldr	x23, [sp, #48]
  40a198:	b	40a070 <ferror@plt+0x8ae0>
  40a19c:	mov	x0, x1
  40a1a0:	bl	401260 <strlen@plt>
  40a1a4:	mov	x1, #0x8                   	// #8
  40a1a8:	bl	402900 <ferror@plt+0x1370>
  40a1ac:	mov	x2, #0xe38f                	// #58255
  40a1b0:	mov	x1, x0
  40a1b4:	movk	x2, #0x8e38, lsl #16
  40a1b8:	mov	x0, x19
  40a1bc:	movk	x2, #0x38e3, lsl #32
  40a1c0:	movk	x2, #0xe38e, lsl #48
  40a1c4:	umulh	x1, x1, x2
  40a1c8:	lsr	x1, x1, #3
  40a1cc:	bl	4057d0 <ferror@plt+0x4240>
  40a1d0:	ldr	x1, [x21]
  40a1d4:	b	40a0d0 <ferror@plt+0x8b40>
  40a1d8:	mov	x0, x21
  40a1dc:	mov	x1, #0x1                   	// #1
  40a1e0:	bl	402900 <ferror@plt+0x1370>
  40a1e4:	mov	x1, x0
  40a1e8:	mov	x0, x20
  40a1ec:	bl	40d668 <ferror@plt+0xc0d8>
  40a1f0:	b	40a180 <ferror@plt+0x8bf0>
  40a1f4:	ldr	x1, [x20]
  40a1f8:	mov	x0, x19
  40a1fc:	bl	409f48 <ferror@plt+0x89b8>
  40a200:	mov	x20, x0
  40a204:	b	40a174 <ferror@plt+0x8be4>
  40a208:	mov	x1, #0x0                   	// #0
  40a20c:	mov	w0, #0xf                   	// #15
  40a210:	b	402680 <ferror@plt+0x10f0>
  40a214:	nop
  40a218:	mov	x1, #0x0                   	// #0
  40a21c:	mov	w0, #0x10                  	// #16
  40a220:	b	402680 <ferror@plt+0x10f0>
  40a224:	nop
  40a228:	stp	x29, x30, [sp, #-128]!
  40a22c:	and	w3, w3, #0xff
  40a230:	mov	x29, sp
  40a234:	ldr	x10, [x2]
  40a238:	stp	x19, x20, [sp, #16]
  40a23c:	mov	x19, x0
  40a240:	stp	x21, x22, [sp, #32]
  40a244:	add	x0, x10, #0x1
  40a248:	and	w20, w4, #0xff
  40a24c:	ldrb	w9, [x1, x10]
  40a250:	add	x1, x1, x10
  40a254:	str	x0, [x2]
  40a258:	cbz	w9, 40a378 <ferror@plt+0x8de8>
  40a25c:	add	x8, x1, #0x1
  40a260:	mov	x5, #0x0                   	// #0
  40a264:	mov	x1, #0x0                   	// #0
  40a268:	ldrb	w6, [x8, x5]
  40a26c:	lsl	w7, w5, #3
  40a270:	add	x5, x5, #0x1
  40a274:	lsl	x6, x6, x7
  40a278:	cmp	w9, w5, uxtb
  40a27c:	orr	x1, x1, x6
  40a280:	b.hi	40a268 <ferror@plt+0x8cd8>  // b.pmore
  40a284:	sub	w9, w9, #0x1
  40a288:	add	x10, x10, #0x2
  40a28c:	add	x9, x10, w9, uxtb
  40a290:	str	x9, [x2]
  40a294:	str	wzr, [sp, #72]
  40a298:	cmp	w3, #0x0
  40a29c:	str	x1, [sp, #80]
  40a2a0:	ccmp	w20, #0x0, #0x0, eq  // eq = none
  40a2a4:	add	x21, sp, #0x48
  40a2a8:	b.eq	40a2fc <ferror@plt+0x8d6c>  // b.none
  40a2ac:	add	x0, x19, #0x130
  40a2b0:	bl	401ca8 <ferror@plt+0x718>
  40a2b4:	mov	x1, #0x0                   	// #0
  40a2b8:	mov	x22, x0
  40a2bc:	bl	401cb8 <ferror@plt+0x728>
  40a2c0:	mov	x1, x0
  40a2c4:	adrp	x2, 42c000 <ferror@plt+0x2aa70>
  40a2c8:	ldr	x0, [x2, #584]
  40a2cc:	ldr	x0, [x0, #1248]
  40a2d0:	ldrb	w0, [x0]
  40a2d4:	cmp	w0, #0x64
  40a2d8:	b.eq	40a340 <ferror@plt+0x8db0>  // b.none
  40a2dc:	ldr	x0, [x1]
  40a2e0:	cbz	x0, 40a31c <ferror@plt+0x8d8c>
  40a2e4:	mov	w2, #0x5                   	// #5
  40a2e8:	add	x21, sp, #0x48
  40a2ec:	add	x0, x21, #0x8
  40a2f0:	str	w2, [sp, #72]
  40a2f4:	bl	405fc8 <ferror@plt+0x4a38>
  40a2f8:	cbz	w20, 40a368 <ferror@plt+0x8dd8>
  40a2fc:	add	x0, x19, #0x90
  40a300:	mov	x1, x21
  40a304:	bl	401a10 <ferror@plt+0x480>
  40a308:	mov	w0, #0x0                   	// #0
  40a30c:	ldp	x19, x20, [sp, #16]
  40a310:	ldp	x21, x22, [sp, #32]
  40a314:	ldp	x29, x30, [sp], #128
  40a318:	ret
  40a31c:	ldr	x0, [x1, #32]
  40a320:	cbnz	x0, 40a2e4 <ferror@plt+0x8d54>
  40a324:	ldr	x0, [x1, #16]
  40a328:	mov	w2, #0x3                   	// #3
  40a32c:	str	w2, [sp, #72]
  40a330:	add	x21, sp, #0x48
  40a334:	str	x0, [sp, #80]
  40a338:	cbnz	w20, 40a2fc <ferror@plt+0x8d6c>
  40a33c:	b	40a368 <ferror@plt+0x8dd8>
  40a340:	ldr	x2, [x22, #8]
  40a344:	mov	w0, #0x2                   	// #2
  40a348:	sub	w0, w0, w20
  40a34c:	cmp	x2, w0, sxtw
  40a350:	b.cs	40a2dc <ferror@plt+0x8d4c>  // b.hs, b.nlast
  40a354:	str	x1, [sp, #56]
  40a358:	bl	40a218 <ferror@plt+0x8c88>
  40a35c:	ldr	x1, [sp, #56]
  40a360:	cbz	w0, 40a2dc <ferror@plt+0x8d4c>
  40a364:	b	40a30c <ferror@plt+0x8d7c>
  40a368:	mov	x0, x22
  40a36c:	mov	x1, #0x1                   	// #1
  40a370:	bl	401930 <ferror@plt+0x3a0>
  40a374:	b	40a2fc <ferror@plt+0x8d6c>
  40a378:	mov	x1, #0x0                   	// #0
  40a37c:	b	40a294 <ferror@plt+0x8d04>
  40a380:	stp	x29, x30, [sp, #-128]!
  40a384:	mov	x29, sp
  40a388:	stp	x23, x24, [sp, #48]
  40a38c:	adrp	x23, 42c000 <ferror@plt+0x2aa70>
  40a390:	and	w24, w1, #0xff
  40a394:	stp	x19, x20, [sp, #16]
  40a398:	mov	x19, x0
  40a39c:	ldr	x0, [x23, #584]
  40a3a0:	stp	x21, x22, [sp, #32]
  40a3a4:	ldr	x0, [x0, #1248]
  40a3a8:	ldrb	w0, [x0]
  40a3ac:	cmp	w0, #0x64
  40a3b0:	b.eq	40a474 <ferror@plt+0x8ee4>  // b.none
  40a3b4:	add	x22, x19, #0x90
  40a3b8:	mov	x1, x2
  40a3bc:	mov	x0, x22
  40a3c0:	bl	401cb8 <ferror@plt+0x728>
  40a3c4:	mov	x20, x0
  40a3c8:	ldr	w0, [x0]
  40a3cc:	cmp	w0, #0x8
  40a3d0:	b.ne	40a404 <ferror@plt+0x8e74>  // b.any
  40a3d4:	cmp	w24, #0x3f
  40a3d8:	b.eq	40a524 <ferror@plt+0x8f94>  // b.none
  40a3dc:	mov	x1, #0x0                   	// #0
  40a3e0:	mov	w0, #0x13                  	// #19
  40a3e4:	bl	402680 <ferror@plt+0x10f0>
  40a3e8:	mov	w21, w0
  40a3ec:	mov	w0, w21
  40a3f0:	ldp	x19, x20, [sp, #16]
  40a3f4:	ldp	x21, x22, [sp, #32]
  40a3f8:	ldp	x23, x24, [sp, #48]
  40a3fc:	ldp	x29, x30, [sp], #128
  40a400:	ret
  40a404:	add	x2, sp, #0x78
  40a408:	mov	x1, x20
  40a40c:	mov	x0, x19
  40a410:	bl	40a018 <ferror@plt+0x8a88>
  40a414:	mov	w21, w0
  40a418:	cbnz	w0, 40a3ec <ferror@plt+0x8e5c>
  40a41c:	ldr	w0, [x20]
  40a420:	sub	w1, w0, #0x2
  40a424:	cmp	w1, #0x1
  40a428:	b.ls	40a49c <ferror@plt+0x8f0c>  // b.plast
  40a42c:	ldr	x0, [sp, #120]
  40a430:	ldr	x1, [x0]
  40a434:	cbz	x1, 40a54c <ferror@plt+0x8fbc>
  40a438:	ldr	x1, [x19, #8]
  40a43c:	cmp	w24, #0x3f
  40a440:	cset	w2, eq  // eq = none
  40a444:	bl	407658 <ferror@plt+0x60c8>
  40a448:	cbnz	w0, 40a558 <ferror@plt+0x8fc8>
  40a44c:	ldr	x0, [x23, #584]
  40a450:	ldr	x0, [x0, #1248]
  40a454:	ldrb	w0, [x0]
  40a458:	cmp	w0, #0x64
  40a45c:	b.ne	40a610 <ferror@plt+0x9080>  // b.any
  40a460:	cmp	w24, #0x3f
  40a464:	mov	w1, #0x64                  	// #100
  40a468:	ccmp	w0, w1, #0x0, eq  // eq = none
  40a46c:	b.eq	40a3ec <ferror@plt+0x8e5c>  // b.none
  40a470:	b	40a500 <ferror@plt+0x8f70>
  40a474:	ldr	x0, [x19, #152]
  40a478:	add	x1, x2, #0x1
  40a47c:	cmp	x1, x0
  40a480:	b.ls	40a3b4 <ferror@plt+0x8e24>  // b.plast
  40a484:	str	x2, [sp, #104]
  40a488:	bl	40a218 <ferror@plt+0x8c88>
  40a48c:	mov	w21, w0
  40a490:	ldr	x2, [sp, #104]
  40a494:	cbz	w0, 40a3b4 <ferror@plt+0x8e24>
  40a498:	b	40a3ec <ferror@plt+0x8e5c>
  40a49c:	cmp	w0, #0x3
  40a4a0:	b.eq	40a560 <ferror@plt+0x8fd0>  // b.none
  40a4a4:	ldr	x0, [sp, #120]
  40a4a8:	ldr	x20, [x0, #16]
  40a4ac:	mov	x0, x19
  40a4b0:	bl	409ea0 <ferror@plt+0x8910>
  40a4b4:	add	x0, x0, #0x80
  40a4b8:	mov	x1, x20
  40a4bc:	bl	401ca8 <ferror@plt+0x718>
  40a4c0:	cmp	w24, #0x42
  40a4c4:	ldr	x20, [x0]
  40a4c8:	b.eq	40a568 <ferror@plt+0x8fd8>  // b.none
  40a4cc:	mov	x0, x20
  40a4d0:	stp	x25, x26, [sp, #64]
  40a4d4:	bl	401260 <strlen@plt>
  40a4d8:	mov	x25, x0
  40a4dc:	cbnz	x0, 40a574 <ferror@plt+0x8fe4>
  40a4e0:	ldr	x0, [x23, #584]
  40a4e4:	ldr	x0, [x0, #1248]
  40a4e8:	ldrb	w0, [x0]
  40a4ec:	cmp	w0, #0x64
  40a4f0:	b.eq	40a654 <ferror@plt+0x90c4>  // b.none
  40a4f4:	cmp	w24, #0x3f
  40a4f8:	b.eq	40a638 <ferror@plt+0x90a8>  // b.none
  40a4fc:	ldp	x25, x26, [sp, #64]
  40a500:	mov	x0, x22
  40a504:	mov	x1, #0x1                   	// #1
  40a508:	bl	401930 <ferror@plt+0x3a0>
  40a50c:	mov	w0, w21
  40a510:	ldp	x19, x20, [sp, #16]
  40a514:	ldp	x21, x22, [sp, #32]
  40a518:	ldp	x23, x24, [sp, #48]
  40a51c:	ldp	x29, x30, [sp], #128
  40a520:	ret
  40a524:	mov	x0, x22
  40a528:	mov	x1, #0x1                   	// #1
  40a52c:	mov	w21, #0x0                   	// #0
  40a530:	bl	401930 <ferror@plt+0x3a0>
  40a534:	mov	w0, w21
  40a538:	ldp	x19, x20, [sp, #16]
  40a53c:	ldp	x21, x22, [sp, #32]
  40a540:	ldp	x23, x24, [sp, #48]
  40a544:	ldp	x29, x30, [sp], #128
  40a548:	ret
  40a54c:	ldr	x1, [x0, #32]
  40a550:	cbz	x1, 40a4a8 <ferror@plt+0x8f18>
  40a554:	b	40a438 <ferror@plt+0x8ea8>
  40a558:	mov	w21, w0
  40a55c:	b	40a3ec <ferror@plt+0x8e5c>
  40a560:	ldr	x20, [x20, #8]
  40a564:	b	40a4ac <ferror@plt+0x8f1c>
  40a568:	mov	x0, x20
  40a56c:	bl	409ee8 <ferror@plt+0x8958>
  40a570:	b	40a500 <ferror@plt+0x8f70>
  40a574:	adrp	x26, 413000 <ferror@plt+0x11a70>
  40a578:	mov	x19, #0x0                   	// #0
  40a57c:	add	x26, x26, #0x960
  40a580:	stp	x27, x28, [sp, #80]
  40a584:	adrp	x28, 413000 <ferror@plt+0x11a70>
  40a588:	sub	x27, x25, #0x1
  40a58c:	add	x0, x28, #0x950
  40a590:	str	x0, [sp, #104]
  40a594:	b	40a5ac <ferror@plt+0x901c>
  40a598:	add	x19, x19, #0x1
  40a59c:	mov	w0, w28
  40a5a0:	bl	402a80 <ferror@plt+0x14f0>
  40a5a4:	cmp	x25, x19
  40a5a8:	b.ls	40a660 <ferror@plt+0x90d0>  // b.plast
  40a5ac:	ldrb	w28, [x20, x19]
  40a5b0:	cmp	w28, #0x5c
  40a5b4:	b.ne	40a598 <ferror@plt+0x9008>  // b.any
  40a5b8:	add	x2, x20, x19
  40a5bc:	mov	x0, x26
  40a5c0:	cmp	x27, x19
  40a5c4:	b.eq	40a600 <ferror@plt+0x9070>  // b.none
  40a5c8:	ldrb	w28, [x2, #1]
  40a5cc:	add	x19, x19, #0x2
  40a5d0:	mov	w1, w28
  40a5d4:	bl	4014a0 <strchr@plt>
  40a5d8:	cmp	w28, #0x6e
  40a5dc:	cbz	x0, 40a62c <ferror@plt+0x909c>
  40a5e0:	sub	x0, x0, x26
  40a5e4:	b.ne	40a5f4 <ferror@plt+0x9064>  // b.any
  40a5e8:	ldr	x1, [x23, #584]
  40a5ec:	mov	x2, #0xffffffffffffffff    	// #-1
  40a5f0:	str	x2, [x1, #1104]
  40a5f4:	ldr	x1, [sp, #104]
  40a5f8:	ldrb	w28, [x1, x0]
  40a5fc:	b	40a59c <ferror@plt+0x900c>
  40a600:	mov	w0, w28
  40a604:	bl	402a80 <ferror@plt+0x14f0>
  40a608:	ldp	x27, x28, [sp, #80]
  40a60c:	b	40a4f4 <ferror@plt+0x8f64>
  40a610:	ldr	x1, [sp, #120]
  40a614:	add	x0, x19, #0x260
  40a618:	bl	405818 <ferror@plt+0x4288>
  40a61c:	ldr	x0, [x23, #584]
  40a620:	ldr	x0, [x0, #1248]
  40a624:	ldrb	w0, [x0]
  40a628:	b	40a460 <ferror@plt+0x8ed0>
  40a62c:	mov	w0, #0x5c                  	// #92
  40a630:	bl	402a80 <ferror@plt+0x14f0>
  40a634:	b	40a59c <ferror@plt+0x900c>
  40a638:	mov	w0, #0xa                   	// #10
  40a63c:	bl	402a80 <ferror@plt+0x14f0>
  40a640:	ldr	x0, [x23, #584]
  40a644:	ldp	x25, x26, [sp, #64]
  40a648:	ldr	x0, [x0, #1248]
  40a64c:	ldrb	w0, [x0]
  40a650:	b	40a460 <ferror@plt+0x8ed0>
  40a654:	mov	w0, #0x0                   	// #0
  40a658:	bl	402a80 <ferror@plt+0x14f0>
  40a65c:	b	40a4f4 <ferror@plt+0x8f64>
  40a660:	ldp	x27, x28, [sp, #80]
  40a664:	b	40a4f4 <ferror@plt+0x8f64>
  40a668:	stp	x29, x30, [sp, #-64]!
  40a66c:	adrp	x4, 42c000 <ferror@plt+0x2aa70>
  40a670:	mov	x29, sp
  40a674:	ldr	x4, [x4, #584]
  40a678:	stp	x19, x20, [sp, #16]
  40a67c:	mov	x19, x0
  40a680:	mov	x20, x1
  40a684:	mov	x1, x3
  40a688:	ldr	x0, [x4, #1248]
  40a68c:	str	x21, [sp, #32]
  40a690:	mov	x21, x2
  40a694:	ldrb	w0, [x0]
  40a698:	cmp	w0, #0x64
  40a69c:	b.eq	40a6d4 <ferror@plt+0x9144>  // b.none
  40a6a0:	add	x0, x19, #0x90
  40a6a4:	bl	401cb8 <ferror@plt+0x728>
  40a6a8:	mov	x1, x0
  40a6ac:	ldr	w0, [x0]
  40a6b0:	str	x1, [x20]
  40a6b4:	cmp	w0, #0x8
  40a6b8:	b.eq	40a704 <ferror@plt+0x9174>  // b.none
  40a6bc:	mov	x2, x21
  40a6c0:	mov	x0, x19
  40a6c4:	ldp	x19, x20, [sp, #16]
  40a6c8:	ldr	x21, [sp, #32]
  40a6cc:	ldp	x29, x30, [sp], #64
  40a6d0:	b	40a018 <ferror@plt+0x8a88>
  40a6d4:	ldr	x0, [x19, #152]
  40a6d8:	add	x2, x3, #0x1
  40a6dc:	cmp	x2, x0
  40a6e0:	b.ls	40a6a0 <ferror@plt+0x9110>  // b.plast
  40a6e4:	str	x3, [sp, #56]
  40a6e8:	bl	40a218 <ferror@plt+0x8c88>
  40a6ec:	ldr	x1, [sp, #56]
  40a6f0:	cbz	w0, 40a6a0 <ferror@plt+0x9110>
  40a6f4:	ldp	x19, x20, [sp, #16]
  40a6f8:	ldr	x21, [sp, #32]
  40a6fc:	ldp	x29, x30, [sp], #64
  40a700:	ret
  40a704:	ldp	x19, x20, [sp, #16]
  40a708:	mov	x1, #0x0                   	// #0
  40a70c:	ldr	x21, [sp, #32]
  40a710:	mov	w0, #0x13                  	// #19
  40a714:	ldp	x29, x30, [sp], #64
  40a718:	b	402680 <ferror@plt+0x10f0>
  40a71c:	nop
  40a720:	ldr	x0, [x0]
  40a724:	ldr	x1, [x1]
  40a728:	ldr	w0, [x0]
  40a72c:	sub	w0, w0, #0x2
  40a730:	cmp	w0, #0x1
  40a734:	b.ls	40a750 <ferror@plt+0x91c0>  // b.plast
  40a738:	ldr	x0, [x1]
  40a73c:	cbz	x0, 40a748 <ferror@plt+0x91b8>
  40a740:	mov	w0, #0x0                   	// #0
  40a744:	ret
  40a748:	ldr	x0, [x1, #32]
  40a74c:	cbnz	x0, 40a740 <ferror@plt+0x91b0>
  40a750:	b	40a208 <ferror@plt+0x8c78>
  40a754:	nop
  40a758:	stp	x29, x30, [sp, #-32]!
  40a75c:	mov	x3, #0x0                   	// #0
  40a760:	mov	x29, sp
  40a764:	stp	x19, x20, [sp, #16]
  40a768:	mov	x19, x1
  40a76c:	mov	x20, x2
  40a770:	bl	40a668 <ferror@plt+0x90d8>
  40a774:	cbnz	w0, 40a78c <ferror@plt+0x91fc>
  40a778:	mov	x1, x20
  40a77c:	mov	x0, x19
  40a780:	ldp	x19, x20, [sp, #16]
  40a784:	ldp	x29, x30, [sp], #32
  40a788:	b	40a720 <ferror@plt+0x9190>
  40a78c:	ldp	x19, x20, [sp, #16]
  40a790:	ldp	x29, x30, [sp], #32
  40a794:	ret
  40a798:	stp	x29, x30, [sp, #-64]!
  40a79c:	mov	x29, sp
  40a7a0:	stp	x19, x20, [sp, #16]
  40a7a4:	mov	x19, x3
  40a7a8:	mov	x20, x4
  40a7ac:	mov	x3, #0x1                   	// #1
  40a7b0:	stp	x21, x22, [sp, #32]
  40a7b4:	mov	x21, x1
  40a7b8:	mov	x22, x2
  40a7bc:	str	x23, [sp, #48]
  40a7c0:	mov	x23, x0
  40a7c4:	bl	40a668 <ferror@plt+0x90d8>
  40a7c8:	cbz	w0, 40a7e0 <ferror@plt+0x9250>
  40a7cc:	ldp	x19, x20, [sp, #16]
  40a7d0:	ldp	x21, x22, [sp, #32]
  40a7d4:	ldr	x23, [sp, #48]
  40a7d8:	ldp	x29, x30, [sp], #64
  40a7dc:	ret
  40a7e0:	mov	x2, x20
  40a7e4:	mov	x1, x19
  40a7e8:	mov	x0, x23
  40a7ec:	mov	x3, #0x0                   	// #0
  40a7f0:	bl	40a668 <ferror@plt+0x90d8>
  40a7f4:	cbnz	w0, 40a7cc <ferror@plt+0x923c>
  40a7f8:	ldr	x3, [x19]
  40a7fc:	ldr	x1, [x21]
  40a800:	ldr	w3, [x3]
  40a804:	ldr	w2, [x1]
  40a808:	cmp	w3, w2
  40a80c:	ccmp	w2, #0x1, #0x2, eq  // eq = none
  40a810:	b.ls	40a830 <ferror@plt+0x92a0>  // b.plast
  40a814:	cmp	w2, #0x3
  40a818:	b.ne	40a7cc <ferror@plt+0x923c>  // b.any
  40a81c:	ldp	x19, x20, [sp, #16]
  40a820:	ldp	x21, x22, [sp, #32]
  40a824:	ldr	x23, [sp, #48]
  40a828:	ldp	x29, x30, [sp], #64
  40a82c:	b	40a208 <ferror@plt+0x8c78>
  40a830:	mov	x2, x22
  40a834:	mov	x0, x23
  40a838:	ldp	x19, x20, [sp, #16]
  40a83c:	ldp	x21, x22, [sp, #32]
  40a840:	ldr	x23, [sp, #48]
  40a844:	ldp	x29, x30, [sp], #64
  40a848:	b	40a018 <ferror@plt+0x8a88>
  40a84c:	nop
  40a850:	stp	x29, x30, [sp, #-144]!
  40a854:	mov	x29, sp
  40a858:	add	x4, sp, #0x50
  40a85c:	add	x3, sp, #0x40
  40a860:	add	x2, sp, #0x48
  40a864:	stp	x19, x20, [sp, #16]
  40a868:	and	w20, w1, #0xff
  40a86c:	add	x1, sp, #0x38
  40a870:	stp	x21, x22, [sp, #32]
  40a874:	mov	x21, x0
  40a878:	bl	40a798 <ferror@plt+0x9208>
  40a87c:	mov	w19, w0
  40a880:	cbnz	w0, 40a99c <ferror@plt+0x940c>
  40a884:	ldr	x3, [sp, #56]
  40a888:	ldr	w2, [x3]
  40a88c:	sub	w0, w2, #0x4
  40a890:	cmp	w0, #0x2
  40a894:	b.ls	40aa90 <ferror@plt+0x9500>  // b.plast
  40a898:	cmp	w2, #0x2
  40a89c:	b.eq	40aa90 <ferror@plt+0x9500>  // b.none
  40a8a0:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40a8a4:	ldr	x1, [sp, #64]
  40a8a8:	ldr	x4, [x0, #584]
  40a8ac:	ldr	w0, [x1]
  40a8b0:	ldr	x4, [x4, #1248]
  40a8b4:	ldrb	w4, [x4]
  40a8b8:	cmp	w4, #0x64
  40a8bc:	b.eq	40aa38 <ferror@plt+0x94a8>  // b.none
  40a8c0:	ldr	x1, [sp, #80]
  40a8c4:	sub	w0, w0, #0x2
  40a8c8:	cmp	w0, #0x1
  40a8cc:	b.ls	40ab64 <ferror@plt+0x95d4>  // b.plast
  40a8d0:	ldr	x0, [x1]
  40a8d4:	cbz	x0, 40ab5c <ferror@plt+0x95cc>
  40a8d8:	cmp	w20, #0x21
  40a8dc:	mov	w0, #0x2d                  	// #45
  40a8e0:	ccmp	w20, w0, #0x4, ne  // ne = any
  40a8e4:	ldr	x2, [sp, #72]
  40a8e8:	b.eq	40aac8 <ferror@plt+0x9538>  // b.none
  40a8ec:	sub	w4, w20, #0xc
  40a8f0:	cmp	w20, #0x21
  40a8f4:	and	w4, w4, #0xff
  40a8f8:	adrp	x5, 413000 <ferror@plt+0x11a70>
  40a8fc:	csel	w4, w4, w20, hi  // hi = pmore
  40a900:	add	x5, x5, #0xa00
  40a904:	sub	w4, w4, #0x18
  40a908:	mov	x0, x2
  40a90c:	ldr	x3, [x21, #16]
  40a910:	ldr	x4, [x5, w4, sxtw #3]
  40a914:	blr	x4
  40a918:	cbnz	w0, 40a9c4 <ferror@plt+0x9434>
  40a91c:	ldr	x0, [sp, #56]
  40a920:	ldr	w22, [x0]
  40a924:	sub	w0, w22, #0x9
  40a928:	cmp	w0, #0x2
  40a92c:	b.hi	40aa04 <ferror@plt+0x9474>  // b.pmore
  40a930:	ldr	x0, [sp, #72]
  40a934:	add	x1, sp, #0x58
  40a938:	bl	406160 <ferror@plt+0x4bd0>
  40a93c:	cbnz	w0, 40a9c4 <ferror@plt+0x9434>
  40a940:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40a944:	cmp	w22, #0xb
  40a948:	ldr	x1, [sp, #88]
  40a94c:	ldr	x2, [x0, #584]
  40a950:	b.eq	40ab78 <ferror@plt+0x95e8>  // b.none
  40a954:	cmp	w22, #0xa
  40a958:	cset	w4, eq  // eq = none
  40a95c:	b.eq	40abc0 <ferror@plt+0x9630>  // b.none
  40a960:	sxtw	x0, w4
  40a964:	add	x0, x0, #0x8e
  40a968:	add	x0, x2, x0, lsl #3
  40a96c:	ldr	x3, [x0, #8]
  40a970:	cmp	x3, x1
  40a974:	b.cc	40abf4 <ferror@plt+0x9664>  // b.lo, b.ul, b.last
  40a978:	cmp	x1, #0x1
  40a97c:	mov	x2, #0x2                   	// #2
  40a980:	b.hi	40a9dc <ferror@plt+0x944c>  // b.pmore
  40a984:	ldr	x0, [sp, #56]
  40a988:	mov	x1, #0x0                   	// #0
  40a98c:	ldr	w0, [x0]
  40a990:	add	w0, w0, #0x1
  40a994:	bl	402680 <ferror@plt+0x10f0>
  40a998:	mov	w19, w0
  40a99c:	mov	w0, w19
  40a9a0:	ldp	x19, x20, [sp, #16]
  40a9a4:	ldp	x21, x22, [sp, #32]
  40a9a8:	ldp	x29, x30, [sp], #144
  40a9ac:	ret
  40a9b0:	ldr	x0, [x21, #152]
  40a9b4:	cmp	x0, #0x1
  40a9b8:	b.hi	40ab24 <ferror@plt+0x9594>  // b.pmore
  40a9bc:	bl	40a218 <ferror@plt+0x8c88>
  40a9c0:	cbz	w0, 40ab24 <ferror@plt+0x9594>
  40a9c4:	mov	w19, w0
  40a9c8:	mov	w0, w19
  40a9cc:	ldp	x19, x20, [sp, #16]
  40a9d0:	ldp	x21, x22, [sp, #32]
  40a9d4:	ldp	x29, x30, [sp], #144
  40a9d8:	ret
  40a9dc:	and	x0, x4, #0xff
  40a9e0:	add	x1, x21, #0x18
  40a9e4:	mov	x2, #0x28                  	// #40
  40a9e8:	add	x22, x21, x0, lsl #3
  40a9ec:	madd	x0, x0, x2, x1
  40a9f0:	mov	x1, #0x0                   	// #0
  40a9f4:	bl	401cb8 <ferror@plt+0x728>
  40a9f8:	ldr	x1, [sp, #88]
  40a9fc:	str	x1, [x0]
  40aa00:	str	x1, [x22]
  40aa04:	cmp	w20, #0x21
  40aa08:	b.hi	40aa60 <ferror@plt+0x94d0>  // b.pmore
  40aa0c:	ldr	x1, [sp, #72]
  40aa10:	add	x0, sp, #0x60
  40aa14:	bl	405fc8 <ferror@plt+0x4a38>
  40aa18:	add	x1, sp, #0x58
  40aa1c:	mov	x0, x21
  40aa20:	bl	409e58 <ferror@plt+0x88c8>
  40aa24:	mov	w0, w19
  40aa28:	ldp	x19, x20, [sp, #16]
  40aa2c:	ldp	x21, x22, [sp, #32]
  40aa30:	ldp	x29, x30, [sp], #144
  40aa34:	ret
  40aa38:	cmp	w0, #0x3
  40aa3c:	b.eq	40ab6c <ferror@plt+0x95dc>  // b.none
  40aa40:	ldr	x1, [sp, #80]
  40aa44:	ldr	x3, [x1]
  40aa48:	cbnz	x3, 40a8c4 <ferror@plt+0x9334>
  40aa4c:	ldr	x3, [x1, #32]
  40aa50:	cbnz	x3, 40a8c4 <ferror@plt+0x9334>
  40aa54:	cmp	w2, #0x1
  40aa58:	b.hi	40a8c4 <ferror@plt+0x9334>  // b.pmore
  40aa5c:	b	40a8d8 <ferror@plt+0x9348>
  40aa60:	add	x21, x21, #0x90
  40aa64:	mov	x1, #0x1                   	// #1
  40aa68:	mov	x0, x21
  40aa6c:	bl	401930 <ferror@plt+0x3a0>
  40aa70:	mov	x0, x21
  40aa74:	mov	x1, #0x1                   	// #1
  40aa78:	bl	401930 <ferror@plt+0x3a0>
  40aa7c:	mov	w0, w19
  40aa80:	ldp	x19, x20, [sp, #16]
  40aa84:	ldp	x21, x22, [sp, #32]
  40aa88:	ldp	x29, x30, [sp], #144
  40aa8c:	ret
  40aa90:	mov	x1, #0x0                   	// #0
  40aa94:	mov	w0, #0xf                   	// #15
  40aa98:	bl	402680 <ferror@plt+0x10f0>
  40aa9c:	cbnz	w0, 40a9c4 <ferror@plt+0x9434>
  40aaa0:	ldr	x1, [sp, #64]
  40aaa4:	ldr	w0, [x1]
  40aaa8:	cmp	w0, #0x3
  40aaac:	b.eq	40aad4 <ferror@plt+0x9544>  // b.none
  40aab0:	cmp	w20, #0x21
  40aab4:	mov	w0, #0x2d                  	// #45
  40aab8:	ccmp	w20, w0, #0x4, ne  // ne = any
  40aabc:	ldr	x2, [sp, #72]
  40aac0:	ldr	x1, [sp, #80]
  40aac4:	b.ne	40a8ec <ferror@plt+0x935c>  // b.any
  40aac8:	mov	x0, x2
  40aacc:	bl	405818 <ferror@plt+0x4288>
  40aad0:	b	40a91c <ferror@plt+0x938c>
  40aad4:	ldr	x3, [sp, #56]
  40aad8:	ldr	w2, [x3]
  40aadc:	cmp	w2, #0x1
  40aae0:	b.eq	40ab94 <ferror@plt+0x9604>  // b.none
  40aae4:	ldr	x1, [x3, #8]
  40aae8:	add	x0, x21, #0x130
  40aaec:	bl	401ca8 <ferror@plt+0x718>
  40aaf0:	mov	x20, x0
  40aaf4:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  40aaf8:	stp	xzr, xzr, [sp, #88]
  40aafc:	ldr	x0, [x1, #584]
  40ab00:	stp	xzr, xzr, [sp, #104]
  40ab04:	ldr	x1, [sp, #64]
  40ab08:	stp	xzr, xzr, [sp, #120]
  40ab0c:	ldr	x0, [x0, #1248]
  40ab10:	ldr	x1, [x1, #8]
  40ab14:	str	x1, [sp, #104]
  40ab18:	ldrb	w0, [x0]
  40ab1c:	cmp	w0, #0x64
  40ab20:	b.eq	40a9b0 <ferror@plt+0x9420>  // b.none
  40ab24:	add	x21, x21, #0x90
  40ab28:	mov	x0, x20
  40ab2c:	mov	x1, #0x1                   	// #1
  40ab30:	bl	401930 <ferror@plt+0x3a0>
  40ab34:	mov	x0, x21
  40ab38:	mov	x1, #0x1                   	// #1
  40ab3c:	bl	401930 <ferror@plt+0x3a0>
  40ab40:	mov	x0, x21
  40ab44:	mov	x1, #0x1                   	// #1
  40ab48:	bl	401930 <ferror@plt+0x3a0>
  40ab4c:	mov	x0, x20
  40ab50:	add	x1, sp, #0x58
  40ab54:	bl	401a10 <ferror@plt+0x480>
  40ab58:	b	40a99c <ferror@plt+0x940c>
  40ab5c:	ldr	x0, [x1, #32]
  40ab60:	cbnz	x0, 40a8d8 <ferror@plt+0x9348>
  40ab64:	bl	40a208 <ferror@plt+0x8c78>
  40ab68:	b	40aa9c <ferror@plt+0x950c>
  40ab6c:	cmp	w2, #0x1
  40ab70:	b.hi	40a8c0 <ferror@plt+0x9330>  // b.pmore
  40ab74:	b	40aadc <ferror@plt+0x954c>
  40ab78:	ldr	x3, [x2, #1160]
  40ab7c:	add	x0, x21, #0x68
  40ab80:	add	x22, x21, #0x10
  40ab84:	cmp	x3, x1
  40ab88:	b.cs	40a9f0 <ferror@plt+0x9460>  // b.hs, b.nlast
  40ab8c:	mov	x2, #0x0                   	// #0
  40ab90:	b	40a984 <ferror@plt+0x93f4>
  40ab94:	ldr	x0, [sp, #72]
  40ab98:	ldr	x20, [x1, #8]
  40ab9c:	bl	405810 <ferror@plt+0x4280>
  40aba0:	ldr	x0, [sp, #72]
  40aba4:	stp	xzr, xzr, [x0]
  40aba8:	ldr	x1, [sp, #72]
  40abac:	stp	xzr, xzr, [x0, #16]
  40abb0:	stp	xzr, xzr, [x0, #32]
  40abb4:	str	xzr, [x1]
  40abb8:	str	x20, [x1, #16]
  40abbc:	b	40a99c <ferror@plt+0x940c>
  40abc0:	ldr	x0, [x2, #1248]
  40abc4:	ldrb	w0, [x0]
  40abc8:	cmp	w0, #0x64
  40abcc:	b.eq	40abdc <ferror@plt+0x964c>  // b.none
  40abd0:	ldrh	w0, [x2, #1138]
  40abd4:	tst	w0, #0x6
  40abd8:	b.ne	40a960 <ferror@plt+0x93d0>  // b.any
  40abdc:	ldr	x3, [x2, #1152]
  40abe0:	add	x0, x21, #0x40
  40abe4:	add	x22, x21, #0x8
  40abe8:	cmp	x1, x3
  40abec:	b.ls	40a9f0 <ferror@plt+0x9460>  // b.plast
  40abf0:	b	40ab8c <ferror@plt+0x95fc>
  40abf4:	mov	x2, #0x2                   	// #2
  40abf8:	b	40a984 <ferror@plt+0x93f4>
  40abfc:	nop
  40ac00:	stp	x29, x30, [sp, #-48]!
  40ac04:	mov	x29, sp
  40ac08:	stp	x19, x20, [sp, #16]
  40ac0c:	mov	x20, x1
  40ac10:	mov	x19, x2
  40ac14:	stp	x21, x22, [sp, #32]
  40ac18:	mov	x22, x3
  40ac1c:	mov	x21, x4
  40ac20:	bl	40a798 <ferror@plt+0x9208>
  40ac24:	cbnz	w0, 40ac70 <ferror@plt+0x96e0>
  40ac28:	ldr	x0, [x20]
  40ac2c:	ldr	x1, [x19]
  40ac30:	ldr	w0, [x0]
  40ac34:	sub	w0, w0, #0x2
  40ac38:	cmp	w0, #0x1
  40ac3c:	b.ls	40ac68 <ferror@plt+0x96d8>  // b.plast
  40ac40:	ldr	x0, [x1]
  40ac44:	cbz	x0, 40ac60 <ferror@plt+0x96d0>
  40ac48:	mov	x1, x21
  40ac4c:	mov	x0, x22
  40ac50:	ldp	x19, x20, [sp, #16]
  40ac54:	ldp	x21, x22, [sp, #32]
  40ac58:	ldp	x29, x30, [sp], #48
  40ac5c:	b	40a720 <ferror@plt+0x9190>
  40ac60:	ldr	x0, [x1, #32]
  40ac64:	cbnz	x0, 40ac48 <ferror@plt+0x96b8>
  40ac68:	bl	40a208 <ferror@plt+0x8c78>
  40ac6c:	cbz	w0, 40ac48 <ferror@plt+0x96b8>
  40ac70:	ldp	x19, x20, [sp, #16]
  40ac74:	ldp	x21, x22, [sp, #32]
  40ac78:	ldp	x29, x30, [sp], #48
  40ac7c:	ret
  40ac80:	stp	x29, x30, [sp, #-256]!
  40ac84:	mov	x29, sp
  40ac88:	str	x19, [sp, #16]
  40ac8c:	mov	x19, x0
  40ac90:	add	x0, sp, #0x20
  40ac94:	bl	40d470 <ferror@plt+0xbee0>
  40ac98:	add	x1, sp, #0x20
  40ac9c:	add	x0, x19, #0xe0
  40aca0:	bl	401a10 <ferror@plt+0x480>
  40aca4:	ldr	x19, [sp, #16]
  40aca8:	ldp	x29, x30, [sp], #256
  40acac:	ret
  40acb0:	stp	x29, x30, [sp, #-176]!
  40acb4:	adrp	x4, 42c000 <ferror@plt+0x2aa70>
  40acb8:	mov	x29, sp
  40acbc:	ldr	x4, [x4, #584]
  40acc0:	stp	x21, x22, [sp, #32]
  40acc4:	mov	x21, x1
  40acc8:	stp	x19, x20, [sp, #16]
  40accc:	and	w22, w3, #0xff
  40acd0:	mov	w20, w2
  40acd4:	ldr	x1, [x4, #1248]
  40acd8:	stp	x23, x24, [sp, #48]
  40acdc:	mov	x19, x0
  40ace0:	str	xzr, [sp, #112]
  40ace4:	ldrb	w1, [x1]
  40ace8:	cmp	w1, #0x64
  40acec:	b.eq	40ae10 <ferror@plt+0x9880>  // b.none
  40acf0:	mov	x1, #0x0                   	// #0
  40acf4:	add	x24, x0, #0x90
  40acf8:	mov	x0, x24
  40acfc:	bl	401cb8 <ferror@plt+0x728>
  40ad00:	ldr	w1, [x0]
  40ad04:	cmp	w20, #0x0
  40ad08:	cset	w2, eq  // eq = none
  40ad0c:	str	x0, [sp, #104]
  40ad10:	cmp	w1, #0x2
  40ad14:	cset	w1, ne  // ne = any
  40ad18:	cmp	w2, w1
  40ad1c:	b.ne	40ad74 <ferror@plt+0x97e4>  // b.any
  40ad20:	cbnz	w22, 40af18 <ferror@plt+0x9988>
  40ad24:	cbz	w20, 40ad90 <ferror@plt+0x9800>
  40ad28:	stp	x25, x26, [sp, #64]
  40ad2c:	add	x26, x19, #0x180
  40ad30:	mov	x1, x21
  40ad34:	mov	x0, x26
  40ad38:	bl	401ca8 <ferror@plt+0x718>
  40ad3c:	ldr	x1, [sp, #104]
  40ad40:	mov	x23, x0
  40ad44:	ldr	w0, [x1]
  40ad48:	cmp	w0, #0x3
  40ad4c:	b.ne	40ae90 <ferror@plt+0x9900>  // b.any
  40ad50:	mov	x1, #0x0                   	// #0
  40ad54:	mov	w0, #0xf                   	// #15
  40ad58:	bl	402680 <ferror@plt+0x10f0>
  40ad5c:	ldp	x25, x26, [sp, #64]
  40ad60:	ldp	x19, x20, [sp, #16]
  40ad64:	ldp	x21, x22, [sp, #32]
  40ad68:	ldp	x23, x24, [sp, #48]
  40ad6c:	ldp	x29, x30, [sp], #176
  40ad70:	ret
  40ad74:	mov	x1, #0x0                   	// #0
  40ad78:	mov	w0, #0xf                   	// #15
  40ad7c:	bl	402680 <ferror@plt+0x10f0>
  40ad80:	cbnz	w0, 40ad60 <ferror@plt+0x97d0>
  40ad84:	cbnz	w22, 40af18 <ferror@plt+0x9988>
  40ad88:	cbnz	w20, 40ad28 <ferror@plt+0x9798>
  40ad8c:	ldr	x0, [sp, #104]
  40ad90:	add	x19, x19, #0x130
  40ad94:	ldr	x1, [x0, #8]
  40ad98:	mov	x0, x19
  40ad9c:	bl	401ca8 <ferror@plt+0x718>
  40ada0:	mov	x1, #0x1                   	// #1
  40ada4:	bl	401cb8 <ferror@plt+0x728>
  40ada8:	mov	x1, x21
  40adac:	str	x0, [sp, #112]
  40adb0:	mov	x0, x19
  40adb4:	bl	401ca8 <ferror@plt+0x718>
  40adb8:	ldr	x2, [sp, #104]
  40adbc:	mov	x23, x0
  40adc0:	ldr	w0, [x2]
  40adc4:	cmp	w0, #0x3
  40adc8:	b.ne	40ae50 <ferror@plt+0x98c0>  // b.any
  40adcc:	stp	xzr, xzr, [sp, #120]
  40add0:	mov	x0, x24
  40add4:	mov	x1, #0x1                   	// #1
  40add8:	stp	xzr, xzr, [sp, #136]
  40addc:	stp	xzr, xzr, [sp, #152]
  40ade0:	ldr	x2, [x2, #8]
  40ade4:	str	x2, [sp, #136]
  40ade8:	bl	401930 <ferror@plt+0x3a0>
  40adec:	add	x1, sp, #0x78
  40adf0:	mov	x0, x23
  40adf4:	bl	401a10 <ferror@plt+0x480>
  40adf8:	mov	w0, #0x0                   	// #0
  40adfc:	ldp	x19, x20, [sp, #16]
  40ae00:	ldp	x21, x22, [sp, #32]
  40ae04:	ldp	x23, x24, [sp, #48]
  40ae08:	ldp	x29, x30, [sp], #176
  40ae0c:	ret
  40ae10:	add	x2, sp, #0x70
  40ae14:	add	x1, sp, #0x68
  40ae18:	mov	x3, #0x0                   	// #0
  40ae1c:	bl	40a668 <ferror@plt+0x90d8>
  40ae20:	cbnz	w0, 40ad60 <ferror@plt+0x97d0>
  40ae24:	cbnz	w20, 40afd4 <ferror@plt+0x9a44>
  40ae28:	add	x24, x19, #0x90
  40ae2c:	add	x19, x19, #0x130
  40ae30:	mov	x1, x21
  40ae34:	mov	x0, x19
  40ae38:	bl	401ca8 <ferror@plt+0x718>
  40ae3c:	mov	x23, x0
  40ae40:	ldr	x2, [sp, #104]
  40ae44:	ldr	w0, [x2]
  40ae48:	cmp	w0, #0x3
  40ae4c:	b.eq	40adcc <ferror@plt+0x983c>  // b.none
  40ae50:	ldr	x1, [sp, #112]
  40ae54:	add	x19, sp, #0x78
  40ae58:	add	x0, x19, #0x8
  40ae5c:	bl	405fc8 <ferror@plt+0x4a38>
  40ae60:	add	x1, x19, #0x8
  40ae64:	mov	x0, x23
  40ae68:	bl	401a10 <ferror@plt+0x480>
  40ae6c:	mov	x0, x24
  40ae70:	mov	x1, #0x1                   	// #1
  40ae74:	bl	401930 <ferror@plt+0x3a0>
  40ae78:	mov	w0, #0x0                   	// #0
  40ae7c:	ldp	x19, x20, [sp, #16]
  40ae80:	ldp	x21, x22, [sp, #32]
  40ae84:	ldp	x23, x24, [sp, #48]
  40ae88:	ldp	x29, x30, [sp], #176
  40ae8c:	ret
  40ae90:	ldr	x1, [x1, #8]
  40ae94:	mov	x0, x26
  40ae98:	str	x27, [sp, #80]
  40ae9c:	bl	401ca8 <ferror@plt+0x718>
  40aea0:	mov	x27, x0
  40aea4:	mov	x0, x27
  40aea8:	mov	x1, #0x1                   	// #1
  40aeac:	bl	401cb8 <ferror@plt+0x728>
  40aeb0:	mov	x25, x0
  40aeb4:	ldr	x1, [x25, #24]
  40aeb8:	cmp	w20, #0x2
  40aebc:	cset	w0, eq  // eq = none
  40aec0:	cmp	x1, #0x30
  40aec4:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40aec8:	b.ne	40af7c <ferror@plt+0x99ec>  // b.any
  40aecc:	cmp	x1, #0x1
  40aed0:	cset	w1, eq  // eq = none
  40aed4:	cmp	w1, #0x0
  40aed8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40aedc:	b.ne	40af30 <ferror@plt+0x99a0>  // b.any
  40aee0:	cmp	w1, #0x0
  40aee4:	ccmp	w20, #0x2, #0x4, ne  // ne = any
  40aee8:	b.ne	40b020 <ferror@plt+0x9a90>  // b.any
  40aeec:	add	x20, sp, #0x80
  40aef0:	mov	w1, #0x1                   	// #1
  40aef4:	mov	x0, x20
  40aef8:	bl	40d720 <ferror@plt+0xc190>
  40aefc:	mov	x1, x25
  40af00:	mov	x0, x20
  40af04:	add	x19, sp, #0x78
  40af08:	bl	40d5e0 <ferror@plt+0xc050>
  40af0c:	ldp	x25, x26, [sp, #64]
  40af10:	ldr	x27, [sp, #80]
  40af14:	b	40ae60 <ferror@plt+0x98d0>
  40af18:	ldr	x1, [sp, #104]
  40af1c:	add	x2, sp, #0x70
  40af20:	mov	x0, x19
  40af24:	bl	40a018 <ferror@plt+0x8a88>
  40af28:	cbnz	w0, 40ad60 <ferror@plt+0x97d0>
  40af2c:	b	40ae24 <ferror@plt+0x9894>
  40af30:	add	x19, sp, #0x78
  40af34:	mov	x2, #0x0                   	// #0
  40af38:	add	x20, x19, #0x8
  40af3c:	mov	x1, #0x1                   	// #1
  40af40:	mov	x0, x20
  40af44:	bl	401890 <ferror@plt+0x300>
  40af48:	ldp	x2, x1, [x25]
  40af4c:	mov	x0, x20
  40af50:	bl	4019a0 <ferror@plt+0x410>
  40af54:	add	x1, x19, #0x8
  40af58:	mov	x0, x23
  40af5c:	bl	401a10 <ferror@plt+0x480>
  40af60:	mov	x0, x24
  40af64:	mov	x1, #0x1                   	// #1
  40af68:	bl	401930 <ferror@plt+0x3a0>
  40af6c:	mov	w0, #0x0                   	// #0
  40af70:	ldp	x25, x26, [sp, #64]
  40af74:	ldr	x27, [sp, #80]
  40af78:	b	40ad60 <ferror@plt+0x97d0>
  40af7c:	add	x19, sp, #0x78
  40af80:	mov	x2, #0x0                   	// #0
  40af84:	add	x20, x19, #0x8
  40af88:	mov	x1, #0x1                   	// #1
  40af8c:	mov	x0, x20
  40af90:	bl	401890 <ferror@plt+0x300>
  40af94:	mov	x1, x21
  40af98:	mov	x0, x26
  40af9c:	bl	401ca8 <ferror@plt+0x718>
  40afa0:	mov	x23, x0
  40afa4:	ldr	x1, [sp, #104]
  40afa8:	mov	x0, x20
  40afac:	ldr	x1, [x1, #8]
  40afb0:	bl	401a40 <ferror@plt+0x4b0>
  40afb4:	ldr	x2, [x27, #8]
  40afb8:	eor	w1, w22, #0x1
  40afbc:	and	x1, x1, #0xff
  40afc0:	mov	x0, x20
  40afc4:	mvn	x1, x1
  40afc8:	add	x1, x1, x2
  40afcc:	bl	401a40 <ferror@plt+0x4b0>
  40afd0:	b	40af54 <ferror@plt+0x99c4>
  40afd4:	stp	x25, x26, [sp, #64]
  40afd8:	add	x26, x19, #0x180
  40afdc:	mov	x1, x21
  40afe0:	mov	x0, x26
  40afe4:	str	x27, [sp, #80]
  40afe8:	bl	401ca8 <ferror@plt+0x718>
  40afec:	mov	x23, x0
  40aff0:	ldr	x1, [sp, #104]
  40aff4:	ldr	w0, [x1]
  40aff8:	cmp	w0, #0x3
  40affc:	b.eq	40b034 <ferror@plt+0x9aa4>  // b.none
  40b000:	ldr	x1, [x1, #8]
  40b004:	mov	x0, x26
  40b008:	add	x24, x19, #0x90
  40b00c:	ldr	x25, [sp, #112]
  40b010:	bl	401ca8 <ferror@plt+0x718>
  40b014:	mov	x27, x0
  40b018:	cbnz	w22, 40aeb4 <ferror@plt+0x9924>
  40b01c:	b	40aea4 <ferror@plt+0x9914>
  40b020:	ldr	x1, [x25]
  40b024:	mov	x0, x19
  40b028:	bl	409f48 <ferror@plt+0x89b8>
  40b02c:	mov	x25, x0
  40b030:	b	40aeec <ferror@plt+0x995c>
  40b034:	ldr	x27, [sp, #80]
  40b038:	b	40ad50 <ferror@plt+0x97c0>
  40b03c:	nop
  40b040:	stp	x29, x30, [sp, #-128]!
  40b044:	mov	x3, x1
  40b048:	mov	x29, sp
  40b04c:	stp	x19, x20, [sp, #16]
  40b050:	str	x21, [sp, #32]
  40b054:	ands	w21, w2, #0xff
  40b058:	b.eq	40b0a8 <ferror@plt+0x9b18>  // b.none
  40b05c:	ldr	x4, [x0, #312]
  40b060:	add	x19, x0, #0x158
  40b064:	add	x20, x0, #0x130
  40b068:	add	x2, sp, #0x38
  40b06c:	add	x1, sp, #0x40
  40b070:	mov	x0, x19
  40b074:	stp	x3, x4, [sp, #64]
  40b078:	bl	401cf8 <ferror@plt+0x768>
  40b07c:	tst	w0, #0xff
  40b080:	b.ne	40b0d0 <ferror@plt+0x9b40>  // b.any
  40b084:	ldr	x1, [sp, #56]
  40b088:	mov	x0, x19
  40b08c:	bl	401ca8 <ferror@plt+0x718>
  40b090:	mov	x19, x0
  40b094:	ldr	x21, [sp, #32]
  40b098:	ldr	x0, [x19, #8]
  40b09c:	ldp	x19, x20, [sp, #16]
  40b0a0:	ldp	x29, x30, [sp], #128
  40b0a4:	ret
  40b0a8:	ldr	x4, [x0, #392]
  40b0ac:	add	x19, x0, #0x1a8
  40b0b0:	add	x20, x0, #0x180
  40b0b4:	add	x2, sp, #0x38
  40b0b8:	add	x1, sp, #0x40
  40b0bc:	mov	x0, x19
  40b0c0:	stp	x3, x4, [sp, #64]
  40b0c4:	bl	401cf8 <ferror@plt+0x768>
  40b0c8:	tst	w0, #0xff
  40b0cc:	b.eq	40b084 <ferror@plt+0x9af4>  // b.none
  40b0d0:	mov	w1, w21
  40b0d4:	add	x0, sp, #0x50
  40b0d8:	bl	40d720 <ferror@plt+0xc190>
  40b0dc:	add	x1, sp, #0x50
  40b0e0:	mov	x0, x20
  40b0e4:	bl	401a10 <ferror@plt+0x480>
  40b0e8:	ldr	x1, [sp, #56]
  40b0ec:	mov	x0, x19
  40b0f0:	bl	401ca8 <ferror@plt+0x718>
  40b0f4:	mov	x19, x0
  40b0f8:	ldr	x0, [sp, #64]
  40b0fc:	bl	402970 <ferror@plt+0x13e0>
  40b100:	str	x0, [x19]
  40b104:	ldr	x0, [x19, #8]
  40b108:	ldp	x19, x20, [sp, #16]
  40b10c:	ldr	x21, [sp, #32]
  40b110:	ldp	x29, x30, [sp], #128
  40b114:	ret
  40b118:	stp	x29, x30, [sp, #-32]!
  40b11c:	mov	x29, sp
  40b120:	str	x19, [sp, #16]
  40b124:	add	x19, x0, #0x8
  40b128:	mov	x0, x19
  40b12c:	bl	405818 <ferror@plt+0x4288>
  40b130:	ldr	x0, [x19, #24]
  40b134:	cbz	x0, 40b144 <ferror@plt+0x9bb4>
  40b138:	ldrb	w0, [x19, #40]
  40b13c:	eor	w0, w0, #0x1
  40b140:	strb	w0, [x19, #40]
  40b144:	ldr	x19, [sp, #16]
  40b148:	ldp	x29, x30, [sp], #32
  40b14c:	ret
  40b150:	stp	x29, x30, [sp, #-32]!
  40b154:	mov	x29, sp
  40b158:	str	x19, [sp, #16]
  40b15c:	mov	x19, x0
  40b160:	mov	x0, x1
  40b164:	bl	4055c0 <ferror@plt+0x4030>
  40b168:	cbz	x0, 40b178 <ferror@plt+0x9be8>
  40b16c:	ldr	x19, [sp, #16]
  40b170:	ldp	x29, x30, [sp], #32
  40b174:	ret
  40b178:	add	x0, x19, #0x8
  40b17c:	ldr	x19, [sp, #16]
  40b180:	ldp	x29, x30, [sp], #32
  40b184:	b	4055e0 <ferror@plt+0x4050>
  40b188:	stp	x29, x30, [sp, #-32]!
  40b18c:	mov	x29, sp
  40b190:	stp	x19, x20, [sp, #16]
  40b194:	mov	x20, x1
  40b198:	add	x19, x0, #0x8
  40b19c:	mov	x0, x19
  40b1a0:	bl	405818 <ferror@plt+0x4288>
  40b1a4:	mov	x0, x19
  40b1a8:	ldr	x1, [x20, #16]
  40b1ac:	ldp	x19, x20, [sp, #16]
  40b1b0:	ldp	x29, x30, [sp], #32
  40b1b4:	b	4057a8 <ferror@plt+0x4218>
  40b1b8:	stp	x29, x30, [sp, #-32]!
  40b1bc:	mov	x29, sp
  40b1c0:	stp	x19, x20, [sp, #16]
  40b1c4:	mov	x19, x1
  40b1c8:	mov	x20, x0
  40b1cc:	mov	x1, x2
  40b1d0:	mov	x0, x19
  40b1d4:	bl	40d470 <ferror@plt+0xbee0>
  40b1d8:	mov	x1, x19
  40b1dc:	add	x0, x20, #0xe0
  40b1e0:	ldp	x19, x20, [sp, #16]
  40b1e4:	ldp	x29, x30, [sp], #32
  40b1e8:	b	401a10 <ferror@plt+0x480>
  40b1ec:	nop
  40b1f0:	stp	x29, x30, [sp, #-80]!
  40b1f4:	mov	x29, sp
  40b1f8:	stp	x19, x20, [sp, #16]
  40b1fc:	mov	x19, x0
  40b200:	mov	x20, x1
  40b204:	stp	x21, x22, [sp, #32]
  40b208:	add	x22, x0, #0x108
  40b20c:	add	x2, sp, #0x38
  40b210:	ldr	x3, [x19, #232]
  40b214:	add	x1, sp, #0x40
  40b218:	mov	x0, x22
  40b21c:	stp	x20, x3, [sp, #64]
  40b220:	bl	401cf8 <ferror@plt+0x768>
  40b224:	and	w21, w0, #0xff
  40b228:	ldr	x1, [sp, #56]
  40b22c:	mov	x0, x22
  40b230:	bl	401ca8 <ferror@plt+0x718>
  40b234:	ldr	x1, [x0, #8]
  40b238:	str	x1, [sp, #56]
  40b23c:	cbnz	w21, 40b268 <ferror@plt+0x9cd8>
  40b240:	add	x0, x19, #0xe0
  40b244:	bl	401ca8 <ferror@plt+0x718>
  40b248:	bl	40d508 <ferror@plt+0xbf78>
  40b24c:	mov	x0, x20
  40b250:	bl	401470 <free@plt>
  40b254:	ldp	x19, x20, [sp, #16]
  40b258:	ldp	x21, x22, [sp, #32]
  40b25c:	ldr	x0, [sp, #56]
  40b260:	ldp	x29, x30, [sp], #80
  40b264:	ret
  40b268:	mov	x1, x20
  40b26c:	mov	x0, x19
  40b270:	bl	40ac80 <ferror@plt+0x96f0>
  40b274:	ldp	x19, x20, [sp, #16]
  40b278:	ldp	x21, x22, [sp, #32]
  40b27c:	ldr	x0, [sp, #56]
  40b280:	ldp	x29, x30, [sp], #80
  40b284:	ret
  40b288:	stp	x29, x30, [sp, #-96]!
  40b28c:	mov	x3, #0xa                   	// #10
  40b290:	mov	x2, #0x318                 	// #792
  40b294:	mov	x29, sp
  40b298:	mov	w1, #0x0                   	// #0
  40b29c:	stp	x19, x20, [sp, #16]
  40b2a0:	mov	x19, x0
  40b2a4:	add	x20, x0, #0x18
  40b2a8:	str	x21, [sp, #32]
  40b2ac:	str	x3, [sp, #64]
  40b2b0:	bl	401350 <memset@plt>
  40b2b4:	mov	x0, #0x0                   	// #0
  40b2b8:	str	xzr, [sp, #56]
  40b2bc:	stp	xzr, xzr, [sp, #72]
  40b2c0:	str	xzr, [sp, #88]
  40b2c4:	nop
  40b2c8:	add	x0, x0, x0, lsl #2
  40b2cc:	mov	x2, #0x0                   	// #0
  40b2d0:	mov	x1, #0x8                   	// #8
  40b2d4:	add	x0, x20, x0, lsl #3
  40b2d8:	bl	401890 <ferror@plt+0x300>
  40b2dc:	ldp	x0, x2, [sp, #56]
  40b2e0:	add	x1, sp, #0x40
  40b2e4:	cmp	x0, #0x2
  40b2e8:	add	x0, x0, x0, lsl #2
  40b2ec:	csel	x2, x2, xzr, ne  // ne = any
  40b2f0:	str	x2, [sp, #64]
  40b2f4:	add	x0, x20, x0, lsl #3
  40b2f8:	bl	401a10 <ferror@plt+0x480>
  40b2fc:	ldp	x1, x2, [sp, #56]
  40b300:	str	x2, [x19, x1, lsl #3]
  40b304:	add	x0, x1, #0x1
  40b308:	str	x0, [sp, #56]
  40b30c:	cmp	x0, #0x2
  40b310:	b.ls	40b2c8 <ferror@plt+0x9d38>  // b.plast
  40b314:	adrp	x20, 42c000 <ferror@plt+0x2aa70>
  40b318:	ldr	x0, [x20, #584]
  40b31c:	ldr	x0, [x0, #1248]
  40b320:	ldrb	w0, [x0]
  40b324:	cmp	w0, #0x64
  40b328:	b.eq	40b448 <ferror@plt+0x9eb8>  // b.none
  40b32c:	add	x1, x19, #0x314
  40b330:	add	x21, x19, #0x230
  40b334:	mov	x2, #0x1                   	// #1
  40b338:	mov	x0, x21
  40b33c:	bl	4057b8 <ferror@plt+0x4228>
  40b340:	mov	x0, x21
  40b344:	bl	4055e0 <ferror@plt+0x4050>
  40b348:	ldr	x0, [x20, #584]
  40b34c:	ldr	x0, [x0, #1248]
  40b350:	ldrb	w0, [x0]
  40b354:	cmp	w0, #0x64
  40b358:	b.eq	40b368 <ferror@plt+0x9dd8>  // b.none
  40b35c:	add	x0, x19, #0x260
  40b360:	mov	x1, #0x2                   	// #2
  40b364:	bl	4057d0 <ferror@plt+0x4240>
  40b368:	mov	x1, #0xe0                  	// #224
  40b36c:	adrp	x2, 40d000 <ferror@plt+0xba70>
  40b370:	add	x0, x19, x1
  40b374:	add	x2, x2, #0x580
  40b378:	bl	401890 <ferror@plt+0x300>
  40b37c:	adrp	x20, 401000 <memcpy@plt-0x240>
  40b380:	mov	x2, #0x0                   	// #0
  40b384:	mov	x1, #0x10                  	// #16
  40b388:	add	x0, x19, #0x108
  40b38c:	bl	401890 <ferror@plt+0x300>
  40b390:	adrp	x0, 413000 <ferror@plt+0x11a70>
  40b394:	add	x0, x0, #0xd00
  40b398:	bl	402970 <ferror@plt+0x13e0>
  40b39c:	mov	x1, x0
  40b3a0:	mov	x0, x19
  40b3a4:	bl	40b1f0 <ferror@plt+0x9c60>
  40b3a8:	adrp	x0, 413000 <ferror@plt+0x11a70>
  40b3ac:	add	x0, x0, #0xcf8
  40b3b0:	bl	402970 <ferror@plt+0x13e0>
  40b3b4:	add	x20, x20, #0xcd0
  40b3b8:	mov	x1, x0
  40b3bc:	mov	x0, x19
  40b3c0:	bl	40b1f0 <ferror@plt+0x9c60>
  40b3c4:	add	x21, x19, #0xb8
  40b3c8:	mov	x2, x20
  40b3cc:	add	x0, x19, #0x130
  40b3d0:	mov	x1, #0x28                  	// #40
  40b3d4:	bl	401890 <ferror@plt+0x300>
  40b3d8:	add	x0, x19, #0x158
  40b3dc:	mov	x2, #0x0                   	// #0
  40b3e0:	mov	x1, #0x10                  	// #16
  40b3e4:	bl	401890 <ferror@plt+0x300>
  40b3e8:	mov	x2, x20
  40b3ec:	add	x0, x19, #0x180
  40b3f0:	mov	x1, #0x28                  	// #40
  40b3f4:	bl	401890 <ferror@plt+0x300>
  40b3f8:	add	x0, x19, #0x1a8
  40b3fc:	mov	x2, #0x0                   	// #0
  40b400:	mov	x1, #0x10                  	// #16
  40b404:	bl	401890 <ferror@plt+0x300>
  40b408:	add	x0, x19, #0x90
  40b40c:	mov	x1, #0x38                  	// #56
  40b410:	adrp	x2, 40d000 <ferror@plt+0xba70>
  40b414:	add	x2, x2, #0x7e8
  40b418:	bl	401890 <ferror@plt+0x300>
  40b41c:	mov	x2, #0x0                   	// #0
  40b420:	mov	x0, x21
  40b424:	mov	x1, #0x18                  	// #24
  40b428:	bl	401890 <ferror@plt+0x300>
  40b42c:	mov	x0, x21
  40b430:	add	x1, sp, #0x48
  40b434:	bl	401a10 <ferror@plt+0x480>
  40b438:	ldp	x19, x20, [sp, #16]
  40b43c:	ldr	x21, [sp, #32]
  40b440:	ldp	x29, x30, [sp], #96
  40b444:	ret
  40b448:	add	x21, x19, #0x1d0
  40b44c:	mov	x2, #0x0                   	// #0
  40b450:	mov	x0, x21
  40b454:	mov	x1, #0x8                   	// #8
  40b458:	bl	401890 <ferror@plt+0x300>
  40b45c:	str	xzr, [sp, #56]
  40b460:	mov	x0, x21
  40b464:	add	x1, sp, #0x38
  40b468:	bl	401a10 <ferror@plt+0x480>
  40b46c:	add	x21, x19, #0x200
  40b470:	mov	x0, #0x100                 	// #256
  40b474:	str	x0, [x19, #504]
  40b478:	add	x1, x19, #0x290
  40b47c:	mov	x0, x21
  40b480:	mov	x2, #0x21                  	// #33
  40b484:	bl	4057b8 <ferror@plt+0x4228>
  40b488:	ldr	x1, [x19, #504]
  40b48c:	mov	x0, x21
  40b490:	bl	406338 <ferror@plt+0x4da8>
  40b494:	b	40b32c <ferror@plt+0x9d9c>
  40b498:	stp	x29, x30, [sp, #-48]!
  40b49c:	mov	x29, sp
  40b4a0:	stp	x19, x20, [sp, #16]
  40b4a4:	mov	w20, w1
  40b4a8:	mov	x19, x0
  40b4ac:	ldr	x1, [x0, #192]
  40b4b0:	str	x21, [sp, #32]
  40b4b4:	add	x21, x0, #0xb8
  40b4b8:	sub	x1, x1, #0x1
  40b4bc:	mov	x0, x21
  40b4c0:	bl	401930 <ferror@plt+0x3a0>
  40b4c4:	ldr	x1, [x19, #152]
  40b4c8:	add	x0, x19, #0x90
  40b4cc:	bl	401930 <ferror@plt+0x3a0>
  40b4d0:	add	x0, x19, #0xe0
  40b4d4:	mov	x1, #0x0                   	// #0
  40b4d8:	bl	401ca8 <ferror@plt+0x718>
  40b4dc:	mov	x19, x0
  40b4e0:	mov	x1, #0x0                   	// #0
  40b4e4:	mov	x0, x21
  40b4e8:	bl	401cb8 <ferror@plt+0x728>
  40b4ec:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  40b4f0:	mov	w2, #0x7fffffff            	// #2147483647
  40b4f4:	ldr	x3, [x19, #8]
  40b4f8:	str	x3, [x0, #8]
  40b4fc:	ldr	x1, [x1, #584]
  40b500:	ldr	w0, [x1, #1128]
  40b504:	cmp	w0, w2
  40b508:	b.eq	40b594 <ferror@plt+0xa004>  // b.none
  40b50c:	cbnz	w20, 40b570 <ferror@plt+0x9fe0>
  40b510:	ldr	w3, [x1, #1128]
  40b514:	ldrh	w0, [x1, #1138]
  40b518:	cbz	w3, 40b52c <ferror@plt+0x9f9c>
  40b51c:	ldr	w3, [x1, #1128]
  40b520:	cmp	w3, w2
  40b524:	b.eq	40b52c <ferror@plt+0x9f9c>  // b.none
  40b528:	tbnz	w0, #5, 40b594 <ferror@plt+0xa004>
  40b52c:	ldr	w2, [x1, #1128]
  40b530:	str	w2, [x1, #1132]
  40b534:	mov	w1, #0x120                 	// #288
  40b538:	tst	w0, w1
  40b53c:	b.eq	40b594 <ferror@plt+0xa004>  // b.none
  40b540:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40b544:	adrp	x0, 413000 <ferror@plt+0x11a70>
  40b548:	add	x0, x0, #0x978
  40b54c:	ldr	x1, [x19, #536]
  40b550:	bl	402a48 <ferror@plt+0x14b8>
  40b554:	ldr	x0, [x19, #536]
  40b558:	bl	402b58 <ferror@plt+0x15c8>
  40b55c:	mov	w0, #0x0                   	// #0
  40b560:	ldp	x19, x20, [sp, #16]
  40b564:	ldr	x21, [sp, #32]
  40b568:	ldp	x29, x30, [sp], #48
  40b56c:	ret
  40b570:	ldr	w0, [x1, #1128]
  40b574:	cmp	w20, #0x8
  40b578:	str	w0, [x1, #1132]
  40b57c:	mov	w0, w20
  40b580:	b.eq	40b5a8 <ferror@plt+0xa018>  // b.none
  40b584:	ldp	x19, x20, [sp, #16]
  40b588:	ldr	x21, [sp, #32]
  40b58c:	ldp	x29, x30, [sp], #48
  40b590:	ret
  40b594:	mov	w0, #0x7                   	// #7
  40b598:	ldp	x19, x20, [sp, #16]
  40b59c:	ldr	x21, [sp, #32]
  40b5a0:	ldp	x29, x30, [sp], #48
  40b5a4:	ret
  40b5a8:	ldrh	w0, [x1, #1138]
  40b5ac:	b	40b534 <ferror@plt+0x9fa4>
  40b5b0:	sub	sp, sp, #0x2a0
  40b5b4:	mov	x1, #0x0                   	// #0
  40b5b8:	stp	x29, x30, [sp]
  40b5bc:	mov	x29, sp
  40b5c0:	stp	x23, x24, [sp, #48]
  40b5c4:	add	x23, x0, #0xb8
  40b5c8:	add	x24, x0, #0xe0
  40b5cc:	stp	x19, x20, [sp, #16]
  40b5d0:	mov	x20, x0
  40b5d4:	mov	x0, x23
  40b5d8:	stp	x21, x22, [sp, #32]
  40b5dc:	stp	x25, x26, [sp, #64]
  40b5e0:	stp	x27, x28, [sp, #80]
  40b5e4:	bl	401cb8 <ferror@plt+0x728>
  40b5e8:	mov	x22, x0
  40b5ec:	mov	x0, x24
  40b5f0:	str	wzr, [sp, #116]
  40b5f4:	ldr	x1, [x22]
  40b5f8:	bl	401ca8 <ferror@plt+0x718>
  40b5fc:	mov	x21, x0
  40b600:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  40b604:	ldr	x1, [x1, #584]
  40b608:	ldr	x25, [x21]
  40b60c:	ldr	w0, [x1, #1128]
  40b610:	ldr	w2, [x1, #1132]
  40b614:	cmp	w0, w2
  40b618:	b.ne	40c844 <ferror@plt+0xb2b4>  // b.any
  40b61c:	add	x0, sp, #0x138
  40b620:	str	x0, [sp, #136]
  40b624:	add	x0, sp, #0x170
  40b628:	str	x0, [sp, #96]
  40b62c:	nop
  40b630:	ldr	x26, [x21, #8]
  40b634:	ldr	x0, [x22, #8]
  40b638:	cmp	x0, x26
  40b63c:	b.cs	40c844 <ferror@plt+0xb2b4>  // b.hs, b.nlast
  40b640:	add	x2, x0, #0x1
  40b644:	str	x2, [x22, #8]
  40b648:	add	x4, x25, x0
  40b64c:	ldrb	w27, [x25, x0]
  40b650:	cmp	w27, #0x5b
  40b654:	b.ls	40b6cc <ferror@plt+0xa13c>  // b.plast
  40b658:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40b65c:	add	x19, x19, #0x248
  40b660:	mov	w26, #0x1                   	// #1
  40b664:	mov	w28, #0x0                   	// #0
  40b668:	ldr	x1, [x19]
  40b66c:	cmp	w26, #0x0
  40b670:	ldr	w0, [x1, #1128]
  40b674:	ldr	w2, [x1, #1132]
  40b678:	ccmp	w0, w2, #0x0, ne  // ne = any
  40b67c:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40b680:	cmp	w28, #0x0
  40b684:	cset	w0, ne  // ne = any
  40b688:	cmp	w28, #0x7
  40b68c:	csel	w0, w0, wzr, ne  // ne = any
  40b690:	cbz	w0, 40c848 <ferror@plt+0xb2b8>
  40b694:	nop
  40b698:	mov	w1, w28
  40b69c:	mov	x0, x20
  40b6a0:	bl	40b498 <ferror@plt+0x9f08>
  40b6a4:	mov	w28, w0
  40b6a8:	mov	w0, w28
  40b6ac:	ldp	x29, x30, [sp]
  40b6b0:	ldp	x19, x20, [sp, #16]
  40b6b4:	ldp	x21, x22, [sp, #32]
  40b6b8:	ldp	x23, x24, [sp, #48]
  40b6bc:	ldp	x25, x26, [sp, #64]
  40b6c0:	ldp	x27, x28, [sp, #80]
  40b6c4:	add	sp, sp, #0x2a0
  40b6c8:	ret
  40b6cc:	adrp	x3, 415000 <ferror@plt+0x13a70>
  40b6d0:	add	x3, x3, #0xd8c
  40b6d4:	ldrh	w3, [x3, w27, uxtw #1]
  40b6d8:	adr	x5, 40b6e4 <ferror@plt+0xa154>
  40b6dc:	add	x3, x5, w3, sxth #2
  40b6e0:	br	x3
  40b6e4:	mov	w1, w27
  40b6e8:	mov	x0, x20
  40b6ec:	bl	40a850 <ferror@plt+0x92c0>
  40b6f0:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40b6f4:	add	x19, x19, #0x248
  40b6f8:	cmp	w0, #0x0
  40b6fc:	mov	w28, w0
  40b700:	cset	w26, eq  // eq = none
  40b704:	ldr	x1, [x19]
  40b708:	cmp	w26, #0x0
  40b70c:	ldr	w0, [x1, #1128]
  40b710:	ldr	w2, [x1, #1132]
  40b714:	ccmp	w0, w2, #0x0, ne  // ne = any
  40b718:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40b71c:	b	40b680 <ferror@plt+0xa0f0>
  40b720:	add	x4, sp, #0x130
  40b724:	add	x3, sp, #0xc0
  40b728:	add	x2, sp, #0xc8
  40b72c:	add	x1, sp, #0xb8
  40b730:	mov	x0, x20
  40b734:	bl	40ac00 <ferror@plt+0x9670>
  40b738:	mov	w28, w0
  40b73c:	cbnz	w0, 40bc90 <ferror@plt+0xa700>
  40b740:	sub	w5, w27, #0x7
  40b744:	adrp	x2, 413000 <ferror@plt+0x11a70>
  40b748:	add	x2, x2, #0x9b8
  40b74c:	sxtw	x19, w5
  40b750:	ldr	x0, [sp, #200]
  40b754:	ldr	x3, [x2, x19, lsl #3]
  40b758:	ldr	x2, [x20, #16]
  40b75c:	ldr	x1, [sp, #304]
  40b760:	blr	x3
  40b764:	mov	x1, x0
  40b768:	ldr	x26, [sp, #96]
  40b76c:	mov	x0, x26
  40b770:	bl	4057d0 <ferror@plt+0x4240>
  40b774:	adrp	x3, 413000 <ferror@plt+0x11a70>
  40b778:	add	x3, x3, #0xa00
  40b77c:	ldr	x0, [sp, #200]
  40b780:	mov	x2, x26
  40b784:	ldr	x4, [x3, x19, lsl #3]
  40b788:	ldr	x3, [x20, #16]
  40b78c:	ldr	x1, [sp, #304]
  40b790:	blr	x4
  40b794:	mov	w28, w0
  40b798:	cbnz	w0, 40cb90 <ferror@plt+0xb600>
  40b79c:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40b7a0:	add	x19, x19, #0x248
  40b7a4:	add	x1, sp, #0x168
  40b7a8:	mov	x0, x20
  40b7ac:	bl	409e58 <ferror@plt+0x88c8>
  40b7b0:	mov	w26, #0x1                   	// #1
  40b7b4:	ldr	x1, [x19]
  40b7b8:	cmp	w26, #0x0
  40b7bc:	ldr	w0, [x1, #1128]
  40b7c0:	ldr	w2, [x1, #1132]
  40b7c4:	ccmp	w0, w2, #0x0, ne  // ne = any
  40b7c8:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40b7cc:	b	40b680 <ferror@plt+0xa0f0>
  40b7d0:	add	x4, sp, #0x130
  40b7d4:	add	x3, sp, #0xc0
  40b7d8:	add	x2, sp, #0xc8
  40b7dc:	add	x1, sp, #0xb8
  40b7e0:	mov	x0, x20
  40b7e4:	bl	40ac00 <ferror@plt+0x9670>
  40b7e8:	mov	w28, w0
  40b7ec:	cbnz	w0, 40bc90 <ferror@plt+0xa700>
  40b7f0:	cmp	w27, #0x17
  40b7f4:	ldr	x0, [sp, #200]
  40b7f8:	b.eq	40d06c <ferror@plt+0xbadc>  // b.none
  40b7fc:	cmp	w27, #0x16
  40b800:	b.eq	40cc6c <ferror@plt+0xb6dc>  // b.none
  40b804:	ldr	x1, [sp, #304]
  40b808:	bl	405600 <ferror@plt+0x4070>
  40b80c:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  40b810:	cmp	x0, x1
  40b814:	b.eq	40d258 <ferror@plt+0xbcc8>  // b.none
  40b818:	cmp	w27, #0x13
  40b81c:	b.eq	40d24c <ferror@plt+0xbcbc>  // b.none
  40b820:	b.hi	40cd7c <ferror@plt+0xb7ec>  // b.pmore
  40b824:	cmp	w27, #0x11
  40b828:	b.eq	40d240 <ferror@plt+0xbcb0>  // b.none
  40b82c:	cmp	w27, #0x12
  40b830:	b.ne	40d234 <ferror@plt+0xbca4>  // b.any
  40b834:	mvn	x19, x0
  40b838:	lsr	x19, x19, #63
  40b83c:	and	w19, w19, #0xff
  40b840:	ldr	x0, [sp, #96]
  40b844:	mov	x1, #0x2                   	// #2
  40b848:	bl	4057d0 <ferror@plt+0x4240>
  40b84c:	cbz	w19, 40b79c <ferror@plt+0xa20c>
  40b850:	add	x0, sp, #0x170
  40b854:	bl	4055e0 <ferror@plt+0x4050>
  40b858:	b	40b79c <ferror@plt+0xa20c>
  40b85c:	add	x2, sp, #0xc8
  40b860:	add	x1, sp, #0xc0
  40b864:	mov	x0, x20
  40b868:	bl	40a758 <ferror@plt+0x91c8>
  40b86c:	mov	w28, w0
  40b870:	cbnz	w0, 40bc90 <ferror@plt+0xa700>
  40b874:	cmp	w27, #0x1
  40b878:	add	x19, x20, #0x90
  40b87c:	b.ls	40cbc0 <ferror@plt+0xb630>  // b.plast
  40b880:	mov	w1, #0x6                   	// #6
  40b884:	sub	w0, w27, #0x22
  40b888:	str	w1, [sp, #304]
  40b88c:	and	w0, w0, #0xff
  40b890:	cmp	w0, #0x1
  40b894:	add	x1, sp, #0x130
  40b898:	mov	x0, x19
  40b89c:	b.hi	40d200 <ferror@plt+0xbc70>  // b.pmore
  40b8a0:	bl	401a10 <ferror@plt+0x480>
  40b8a4:	cmp	w27, #0x23
  40b8a8:	mov	x0, x20
  40b8ac:	cset	w1, eq  // eq = none
  40b8b0:	add	w1, w1, #0x28
  40b8b4:	bl	40a850 <ferror@plt+0x92c0>
  40b8b8:	b	40bb0c <ferror@plt+0xa57c>
  40b8bc:	add	x2, sp, #0x130
  40b8c0:	add	x1, sp, #0xc8
  40b8c4:	mov	x0, x20
  40b8c8:	mov	x3, #0x0                   	// #0
  40b8cc:	bl	40a668 <ferror@plt+0x90d8>
  40b8d0:	mov	w28, w0
  40b8d4:	cbnz	w0, 40bc90 <ferror@plt+0xa700>
  40b8d8:	sub	w0, w27, #0x37
  40b8dc:	and	w0, w0, #0xff
  40b8e0:	cmp	w0, #0x1
  40b8e4:	b.ls	40be50 <ferror@plt+0xa8c0>  // b.plast
  40b8e8:	ldr	x0, [sp, #200]
  40b8ec:	ldr	x1, [sp, #304]
  40b8f0:	ldr	w0, [x0]
  40b8f4:	sub	w0, w0, #0x2
  40b8f8:	cmp	w0, #0x1
  40b8fc:	b.ls	40d194 <ferror@plt+0xbc04>  // b.plast
  40b900:	ldr	x0, [x1]
  40b904:	cbz	x0, 40d18c <ferror@plt+0xbbfc>
  40b908:	cmp	w27, #0x39
  40b90c:	b.ne	40be50 <ferror@plt+0xa8c0>  // b.any
  40b910:	ldr	x2, [x20, #16]
  40b914:	ldr	x1, [sp, #96]
  40b918:	ldr	x0, [sp, #304]
  40b91c:	bl	4091a8 <ferror@plt+0x7c18>
  40b920:	cbnz	w0, 40d19c <ferror@plt+0xbc0c>
  40b924:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40b928:	add	x19, x19, #0x248
  40b92c:	b	40be94 <ferror@plt+0xa904>
  40b930:	add	x2, sp, #0x130
  40b934:	add	x1, sp, #0xc8
  40b938:	mov	x0, x20
  40b93c:	bl	40a758 <ferror@plt+0x91c8>
  40b940:	mov	w28, w0
  40b944:	cbnz	w0, 40b998 <ferror@plt+0xa408>
  40b948:	ldr	x1, [sp, #304]
  40b94c:	add	x19, x20, #0x90
  40b950:	ldr	x0, [sp, #96]
  40b954:	ldr	x1, [x1, #24]
  40b958:	bl	4057d0 <ferror@plt+0x4240>
  40b95c:	sub	w5, w27, #0x4
  40b960:	adrp	x2, 413000 <ferror@plt+0x11a70>
  40b964:	add	x2, x2, #0x9a0
  40b968:	add	x0, sp, #0x168
  40b96c:	ldr	x1, [sp, #304]
  40b970:	ldr	x2, [x2, w5, sxtw #3]
  40b974:	blr	x2
  40b978:	mov	w2, #0x5                   	// #5
  40b97c:	mov	x0, x19
  40b980:	mov	x1, #0x1                   	// #1
  40b984:	str	w2, [sp, #360]
  40b988:	bl	401930 <ferror@plt+0x3a0>
  40b98c:	add	x1, sp, #0x168
  40b990:	mov	x0, x19
  40b994:	bl	401a10 <ferror@plt+0x480>
  40b998:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40b99c:	add	x19, x19, #0x248
  40b9a0:	cmp	w28, #0x0
  40b9a4:	cset	w26, eq  // eq = none
  40b9a8:	ldr	x1, [x19]
  40b9ac:	cmp	w26, #0x0
  40b9b0:	ldr	w0, [x1, #1128]
  40b9b4:	ldr	w2, [x1, #1132]
  40b9b8:	ccmp	w0, w2, #0x0, ne  // ne = any
  40b9bc:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40b9c0:	b	40b680 <ferror@plt+0xa0f0>
  40b9c4:	mov	x1, #0x0                   	// #0
  40b9c8:	mov	x0, x23
  40b9cc:	bl	401cb8 <ferror@plt+0x728>
  40b9d0:	str	x0, [sp, #104]
  40b9d4:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  40b9d8:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40b9dc:	add	x19, x0, #0x248
  40b9e0:	ldr	x1, [x1, #584]
  40b9e4:	ldr	x0, [x1, #1248]
  40b9e8:	ldrb	w0, [x0]
  40b9ec:	cmp	w0, #0x64
  40b9f0:	b.eq	40ccf0 <ferror@plt+0xb760>  // b.none
  40b9f4:	ldr	x0, [sp, #104]
  40b9f8:	ldr	x1, [x0]
  40b9fc:	mov	x0, x24
  40ba00:	bl	401ca8 <ferror@plt+0x718>
  40ba04:	mov	x21, x0
  40ba08:	mov	w1, #0x5                   	// #5
  40ba0c:	str	w1, [sp, #360]
  40ba10:	cmp	w27, #0x46
  40ba14:	b.eq	40cd98 <ferror@plt+0xb808>  // b.none
  40ba18:	cmp	w27, #0x48
  40ba1c:	b.ne	40c9ac <ferror@plt+0xb41c>  // b.any
  40ba20:	mov	w0, #0x8                   	// #8
  40ba24:	str	w0, [sp, #360]
  40ba28:	ldr	x0, [x21, #88]
  40ba2c:	add	x25, x21, #0x50
  40ba30:	add	x22, x20, #0x130
  40ba34:	add	x27, x20, #0x180
  40ba38:	mov	x26, #0x0                   	// #0
  40ba3c:	cbz	x0, 40ba74 <ferror@plt+0xa4e4>
  40ba40:	mov	x1, x26
  40ba44:	mov	x0, x25
  40ba48:	bl	401ca8 <ferror@plt+0x718>
  40ba4c:	add	x26, x26, #0x1
  40ba50:	ldp	x1, x3, [x0]
  40ba54:	cmp	w3, #0x0
  40ba58:	csel	x0, x27, x22, ne  // ne = any
  40ba5c:	bl	401ca8 <ferror@plt+0x718>
  40ba60:	mov	x1, #0x1                   	// #1
  40ba64:	bl	401930 <ferror@plt+0x3a0>
  40ba68:	ldr	x1, [x21, #88]
  40ba6c:	cmp	x26, x1
  40ba70:	b.cc	40ba40 <ferror@plt+0xa4b0>  // b.lo, b.ul, b.last
  40ba74:	ldr	x0, [sp, #104]
  40ba78:	add	x22, x20, #0x90
  40ba7c:	ldr	x2, [x20, #152]
  40ba80:	ldr	x1, [x0, #16]
  40ba84:	mov	x0, x22
  40ba88:	sub	x1, x2, x1
  40ba8c:	bl	401930 <ferror@plt+0x3a0>
  40ba90:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40ba94:	ldr	x0, [x0, #584]
  40ba98:	ldrh	w0, [x0, #1138]
  40ba9c:	tbz	w0, #6, 40bad8 <ferror@plt+0xa548>
  40baa0:	add	x25, x20, #0x18
  40baa4:	mov	x21, #0x0                   	// #0
  40baa8:	mov	x0, x25
  40baac:	mov	x1, #0x1                   	// #1
  40bab0:	bl	401930 <ferror@plt+0x3a0>
  40bab4:	mov	x0, x25
  40bab8:	mov	x1, #0x0                   	// #0
  40babc:	bl	401cb8 <ferror@plt+0x728>
  40bac0:	add	x25, x25, #0x28
  40bac4:	ldr	x0, [x0]
  40bac8:	str	x0, [x20, x21, lsl #3]
  40bacc:	add	x21, x21, #0x1
  40bad0:	cmp	x21, #0x3
  40bad4:	b.ne	40baa8 <ferror@plt+0xa518>  // b.any
  40bad8:	mov	x0, x22
  40badc:	add	x1, sp, #0x168
  40bae0:	bl	401a10 <ferror@plt+0x480>
  40bae4:	mov	w26, #0x1                   	// #1
  40bae8:	mov	x0, x23
  40baec:	mov	x1, #0x1                   	// #1
  40baf0:	mov	w28, #0x0                   	// #0
  40baf4:	bl	401930 <ferror@plt+0x3a0>
  40baf8:	b	40c1b4 <ferror@plt+0xac24>
  40bafc:	mov	w1, w27
  40bb00:	mov	x0, x20
  40bb04:	mov	x2, #0x0                   	// #0
  40bb08:	bl	40a380 <ferror@plt+0x8df0>
  40bb0c:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40bb10:	add	x19, x19, #0x248
  40bb14:	cmp	w0, #0x0
  40bb18:	mov	w28, w0
  40bb1c:	cset	w26, eq  // eq = none
  40bb20:	ldr	x1, [x19]
  40bb24:	cmp	w26, #0x0
  40bb28:	ldr	w0, [x1, #1128]
  40bb2c:	ldr	w2, [x1, #1132]
  40bb30:	ccmp	w0, w2, #0x0, ne  // ne = any
  40bb34:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40bb38:	b	40b680 <ferror@plt+0xa0f0>
  40bb3c:	sub	w5, w27, #0x3c
  40bb40:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40bb44:	ldr	x0, [sp, #96]
  40bb48:	add	x1, x1, w5, sxtw #3
  40bb4c:	add	x19, x19, #0x248
  40bb50:	mov	w26, #0x1                   	// #1
  40bb54:	mov	w28, #0x0                   	// #0
  40bb58:	ldr	x1, [x1, #1144]
  40bb5c:	bl	406020 <ferror@plt+0x4a90>
  40bb60:	mov	w3, #0x5                   	// #5
  40bb64:	add	x1, sp, #0x168
  40bb68:	add	x0, x20, #0x90
  40bb6c:	str	w3, [sp, #360]
  40bb70:	bl	401a10 <ferror@plt+0x480>
  40bb74:	ldr	x1, [x19]
  40bb78:	cmp	w26, #0x0
  40bb7c:	ldr	w0, [x1, #1128]
  40bb80:	ldr	w2, [x1, #1132]
  40bb84:	ccmp	w0, w2, #0x0, ne  // ne = any
  40bb88:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40bb8c:	b	40b680 <ferror@plt+0xa0f0>
  40bb90:	sub	w1, w27, #0x34
  40bb94:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40bb98:	ldr	x0, [sp, #96]
  40bb9c:	add	x19, x19, #0x248
  40bba0:	ldr	x1, [x20, w1, sxtw #3]
  40bba4:	mov	w26, #0x1                   	// #1
  40bba8:	mov	w28, #0x0                   	// #0
  40bbac:	bl	406020 <ferror@plt+0x4a90>
  40bbb0:	sub	w5, w27, #0x2b
  40bbb4:	add	x1, sp, #0x168
  40bbb8:	add	x0, x20, #0x90
  40bbbc:	str	w5, [sp, #360]
  40bbc0:	bl	401a10 <ferror@plt+0x480>
  40bbc4:	ldr	x1, [x19]
  40bbc8:	cmp	w26, #0x0
  40bbcc:	ldr	w0, [x1, #1128]
  40bbd0:	ldr	w2, [x1, #1132]
  40bbd4:	ccmp	w0, w2, #0x0, ne  // ne = any
  40bbd8:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40bbdc:	b	40b680 <ferror@plt+0xa0f0>
  40bbe0:	sub	w5, w27, #0x2c
  40bbe4:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40bbe8:	add	x19, x19, #0x248
  40bbec:	add	x1, sp, #0xf8
  40bbf0:	add	x0, x20, #0x90
  40bbf4:	str	w5, [sp, #248]
  40bbf8:	bl	401a10 <ferror@plt+0x480>
  40bbfc:	mov	w26, #0x1                   	// #1
  40bc00:	ldr	x1, [x19]
  40bc04:	cmp	w26, #0x0
  40bc08:	mov	w28, #0x0                   	// #0
  40bc0c:	ldr	w0, [x1, #1128]
  40bc10:	ldr	w2, [x1, #1132]
  40bc14:	ccmp	w0, w2, #0x0, ne  // ne = any
  40bc18:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40bc1c:	b	40b680 <ferror@plt+0xa0f0>
  40bc20:	ldrb	w7, [x25, x2]
  40bc24:	add	x1, x0, #0x2
  40bc28:	str	x1, [x22, #8]
  40bc2c:	cbz	w7, 40d1b8 <ferror@plt+0xbc28>
  40bc30:	add	x2, x4, #0x2
  40bc34:	mov	x1, #0x0                   	// #0
  40bc38:	mov	x4, #0x0                   	// #0
  40bc3c:	nop
  40bc40:	ldrb	w3, [x2, x1]
  40bc44:	lsl	w6, w1, #3
  40bc48:	add	x1, x1, #0x1
  40bc4c:	lsl	x3, x3, x6
  40bc50:	cmp	w7, w1, uxtb
  40bc54:	orr	x4, x4, x3
  40bc58:	b.hi	40bc40 <ferror@plt+0xa6b0>  // b.pmore
  40bc5c:	sub	w7, w7, #0x1
  40bc60:	add	x0, x0, #0x3
  40bc64:	add	x0, x0, w7, uxtb
  40bc68:	str	x0, [x22, #8]
  40bc6c:	str	x4, [sp, #368]
  40bc70:	cmp	w27, #0x31
  40bc74:	b.eq	40cde0 <ferror@plt+0xb850>  // b.none
  40bc78:	add	x2, sp, #0xc8
  40bc7c:	add	x1, sp, #0xc0
  40bc80:	mov	x0, x20
  40bc84:	bl	40a758 <ferror@plt+0x91c8>
  40bc88:	mov	w28, w0
  40bc8c:	cbz	w0, 40c944 <ferror@plt+0xb3b4>
  40bc90:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40bc94:	add	x19, x19, #0x248
  40bc98:	mov	w26, #0x0                   	// #0
  40bc9c:	cmp	w26, #0x0
  40bca0:	ldr	x1, [x19]
  40bca4:	ldr	w0, [x1, #1128]
  40bca8:	ldr	w2, [x1, #1132]
  40bcac:	ccmp	w0, w2, #0x0, ne  // ne = any
  40bcb0:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40bcb4:	b	40b680 <ferror@plt+0xa0f0>
  40bcb8:	cmp	w27, #0x5a
  40bcbc:	b.ne	40cca8 <ferror@plt+0xb718>  // b.any
  40bcc0:	mov	x0, #0x2                   	// #2
  40bcc4:	str	x0, [sp, #360]
  40bcc8:	add	x19, x20, #0x1d0
  40bccc:	mov	x21, #0x0                   	// #0
  40bcd0:	ldr	x0, [x20, #472]
  40bcd4:	cmp	x0, x21
  40bcd8:	b.ls	40bd04 <ferror@plt+0xa774>  // b.plast
  40bcdc:	mov	x1, x21
  40bce0:	mov	x0, x19
  40bce4:	bl	401cb8 <ferror@plt+0x728>
  40bce8:	add	x21, x21, #0x1
  40bcec:	ldr	x0, [x0]
  40bcf0:	ldr	x2, [sp, #360]
  40bcf4:	add	x0, x0, #0x1
  40bcf8:	cmp	x0, x2
  40bcfc:	b.cc	40c838 <ferror@plt+0xb2a8>  // b.lo, b.ul, b.last
  40bd00:	str	xzr, [sp, #360]
  40bd04:	ldr	x0, [x20, #192]
  40bd08:	cmp	x0, x21
  40bd0c:	b.eq	40cb84 <ferror@plt+0xb5f4>  // b.none
  40bd10:	mov	x1, x21
  40bd14:	mov	x0, x23
  40bd18:	bl	401930 <ferror@plt+0x3a0>
  40bd1c:	mov	w26, #0x1                   	// #1
  40bd20:	mov	x1, x21
  40bd24:	add	x0, x20, #0x1d0
  40bd28:	mov	w28, #0x0                   	// #0
  40bd2c:	bl	401930 <ferror@plt+0x3a0>
  40bd30:	b	40c404 <ferror@plt+0xae74>
  40bd34:	cmp	w27, #0x57
  40bd38:	add	x2, x22, #0x8
  40bd3c:	cset	w4, eq  // eq = none
  40bd40:	mov	x1, x25
  40bd44:	mov	x0, x20
  40bd48:	mov	w3, #0x1                   	// #1
  40bd4c:	bl	40a228 <ferror@plt+0x8c98>
  40bd50:	b	40b6f0 <ferror@plt+0xa160>
  40bd54:	cmp	w27, #0x4f
  40bd58:	add	x2, sp, #0xc8
  40bd5c:	cset	w0, eq  // eq = none
  40bd60:	add	x1, sp, #0xc0
  40bd64:	mov	x3, #0x0                   	// #0
  40bd68:	str	w0, [sp, #116]
  40bd6c:	mov	x0, x20
  40bd70:	bl	40a668 <ferror@plt+0x90d8>
  40bd74:	mov	w28, w0
  40bd78:	cbnz	w0, 40cd20 <ferror@plt+0xb790>
  40bd7c:	cmp	w27, #0x4f
  40bd80:	ldr	x8, [sp, #192]
  40bd84:	b.ne	40c9bc <ferror@plt+0xb42c>  // b.any
  40bd88:	ldr	x7, [x22, #8]
  40bd8c:	add	x9, x7, #0x1
  40bd90:	str	x9, [x22, #8]
  40bd94:	ldrb	w5, [x25, x7]
  40bd98:	add	x6, x25, x7
  40bd9c:	cbz	w5, 40d2d4 <ferror@plt+0xbd44>
  40bda0:	add	x6, x6, #0x1
  40bda4:	mov	x0, #0x0                   	// #0
  40bda8:	mov	x1, #0x0                   	// #0
  40bdac:	nop
  40bdb0:	ldrb	w2, [x6, x0]
  40bdb4:	lsl	w3, w0, #3
  40bdb8:	add	x0, x0, #0x1
  40bdbc:	lsl	x2, x2, x3
  40bdc0:	cmp	w5, w0, uxtb
  40bdc4:	orr	x1, x1, x2
  40bdc8:	b.hi	40bdb0 <ferror@plt+0xa820>  // b.pmore
  40bdcc:	sub	w5, w5, #0x1
  40bdd0:	add	x7, x7, #0x2
  40bdd4:	add	x9, x7, w5, uxtb
  40bdd8:	ldrb	w6, [x25, x9]
  40bddc:	add	x0, x9, #0x1
  40bde0:	str	x0, [x22, #8]
  40bde4:	add	x7, x25, x9
  40bde8:	add	x7, x7, #0x1
  40bdec:	mov	x3, #0x0                   	// #0
  40bdf0:	mov	x0, #0x0                   	// #0
  40bdf4:	cbz	w6, 40d2dc <ferror@plt+0xbd4c>
  40bdf8:	ldrb	w2, [x7, x0]
  40bdfc:	lsl	w5, w0, #3
  40be00:	add	x0, x0, #0x1
  40be04:	lsl	x2, x2, x5
  40be08:	cmp	w6, w0, uxtb
  40be0c:	orr	x3, x3, x2
  40be10:	b.hi	40bdf8 <ferror@plt+0xa868>  // b.pmore
  40be14:	sub	w0, w6, #0x1
  40be18:	add	x5, x9, #0x2
  40be1c:	add	x0, x5, w0, uxtb
  40be20:	str	x0, [x22, #8]
  40be24:	ldr	x0, [x8, #32]
  40be28:	cbnz	x0, 40cfc8 <ferror@plt+0xba38>
  40be2c:	cmn	x3, #0x1
  40be30:	b.ne	40cfc4 <ferror@plt+0xba34>  // b.any
  40be34:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40be38:	add	x19, x19, #0x248
  40be3c:	mov	w26, #0x1                   	// #1
  40be40:	add	x0, x20, #0x90
  40be44:	mov	x1, #0x1                   	// #1
  40be48:	bl	401930 <ferror@plt+0x3a0>
  40be4c:	b	40c1b4 <ferror@plt+0xac24>
  40be50:	cmp	w27, #0x3a
  40be54:	b.eq	40d108 <ferror@plt+0xbb78>  // b.none
  40be58:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40be5c:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  40be60:	cmp	w27, #0x37
  40be64:	add	x19, x1, #0x248
  40be68:	ldr	x0, [x0, #584]
  40be6c:	ldr	x0, [x0, #1248]
  40be70:	ldrb	w0, [x0]
  40be74:	b.eq	40cff4 <ferror@plt+0xba64>  // b.none
  40be78:	cmp	w0, #0x64
  40be7c:	b.eq	40d030 <ferror@plt+0xbaa0>  // b.none
  40be80:	ldr	x0, [sp, #304]
  40be84:	bl	406078 <ferror@plt+0x4ae8>
  40be88:	mov	x1, x0
  40be8c:	ldr	x0, [sp, #96]
  40be90:	bl	406020 <ferror@plt+0x4a90>
  40be94:	mov	w3, #0x5                   	// #5
  40be98:	add	x26, x20, #0x90
  40be9c:	mov	x0, x26
  40bea0:	mov	x27, x26
  40bea4:	mov	x1, #0x1                   	// #1
  40bea8:	str	w3, [sp, #360]
  40beac:	bl	401930 <ferror@plt+0x3a0>
  40beb0:	mov	w26, #0x1                   	// #1
  40beb4:	add	x1, sp, #0x168
  40beb8:	mov	x0, x27
  40bebc:	bl	401a10 <ferror@plt+0x480>
  40bec0:	ldr	x1, [x19]
  40bec4:	cmp	w26, #0x0
  40bec8:	ldr	w0, [x1, #1128]
  40becc:	ldr	w2, [x1, #1132]
  40bed0:	ccmp	w0, w2, #0x0, ne  // ne = any
  40bed4:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40bed8:	b	40b680 <ferror@plt+0xa0f0>
  40bedc:	ldr	x0, [x1, #1248]
  40bee0:	ldrb	w0, [x0]
  40bee4:	cmp	w0, #0x64
  40bee8:	b.eq	40cd64 <ferror@plt+0xb7d4>  // b.none
  40beec:	add	x19, x20, #0x90
  40bef0:	mov	x1, #0x0                   	// #0
  40bef4:	mov	x0, x19
  40bef8:	bl	401cb8 <ferror@plt+0x728>
  40befc:	mov	x1, x0
  40bf00:	add	x0, sp, #0xf8
  40bf04:	str	x1, [sp, #152]
  40bf08:	bl	40d780 <ferror@plt+0xc1f0>
  40bf0c:	mov	x0, x19
  40bf10:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40bf14:	add	x19, x19, #0x248
  40bf18:	add	x1, sp, #0xf8
  40bf1c:	bl	401a10 <ferror@plt+0x480>
  40bf20:	mov	w26, #0x1                   	// #1
  40bf24:	cmp	w26, #0x0
  40bf28:	mov	w28, #0x0                   	// #0
  40bf2c:	ldr	x1, [x19]
  40bf30:	ldr	w0, [x1, #1128]
  40bf34:	ldr	w2, [x1, #1132]
  40bf38:	ccmp	w0, w2, #0x0, ne  // ne = any
  40bf3c:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40bf40:	b	40b680 <ferror@plt+0xa0f0>
  40bf44:	ldr	x0, [sp, #96]
  40bf48:	mov	w2, #0x5                   	// #5
  40bf4c:	ldr	x1, [x20, #152]
  40bf50:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40bf54:	add	x19, x19, #0x248
  40bf58:	str	w2, [sp, #360]
  40bf5c:	mov	w26, #0x1                   	// #1
  40bf60:	mov	w28, #0x0                   	// #0
  40bf64:	bl	406020 <ferror@plt+0x4a90>
  40bf68:	add	x1, sp, #0x168
  40bf6c:	add	x0, x20, #0x90
  40bf70:	bl	401a10 <ferror@plt+0x480>
  40bf74:	ldr	x1, [x19]
  40bf78:	cmp	w26, #0x0
  40bf7c:	ldr	w0, [x1, #1128]
  40bf80:	ldr	w2, [x1, #1132]
  40bf84:	ccmp	w0, w2, #0x0, ne  // ne = any
  40bf88:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40bf8c:	b	40b680 <ferror@plt+0xa0f0>
  40bf90:	add	x2, x22, #0x8
  40bf94:	mov	x1, x25
  40bf98:	mov	x0, x20
  40bf9c:	mov	w4, #0x0                   	// #0
  40bfa0:	mov	w3, #0x0                   	// #0
  40bfa4:	bl	40a228 <ferror@plt+0x8c98>
  40bfa8:	b	40bb0c <ferror@plt+0xa57c>
  40bfac:	mov	w1, #0x4                   	// #4
  40bfb0:	str	w1, [sp, #248]
  40bfb4:	add	x1, x0, #0x2
  40bfb8:	str	x1, [x22, #8]
  40bfbc:	ldrb	w6, [x25, x2]
  40bfc0:	cbz	w6, 40cdd0 <ferror@plt+0xb840>
  40bfc4:	add	x2, x4, #0x2
  40bfc8:	mov	x1, #0x0                   	// #0
  40bfcc:	mov	x5, #0x0                   	// #0
  40bfd0:	ldrb	w3, [x2, x1]
  40bfd4:	lsl	w4, w1, #3
  40bfd8:	add	x1, x1, #0x1
  40bfdc:	lsl	x3, x3, x4
  40bfe0:	cmp	w6, w1, uxtb
  40bfe4:	orr	x5, x5, x3
  40bfe8:	b.hi	40bfd0 <ferror@plt+0xaa40>  // b.pmore
  40bfec:	sub	w6, w6, #0x1
  40bff0:	add	x0, x0, #0x3
  40bff4:	add	x0, x0, w6, uxtb
  40bff8:	str	x0, [x22, #8]
  40bffc:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40c000:	add	x19, x19, #0x248
  40c004:	add	x1, sp, #0xf8
  40c008:	add	x0, x20, #0x90
  40c00c:	str	x5, [sp, #256]
  40c010:	bl	401a10 <ferror@plt+0x480>
  40c014:	ldr	x1, [x19]
  40c018:	mov	w26, #0x1                   	// #1
  40c01c:	cmp	w26, #0x0
  40c020:	mov	w28, #0x0                   	// #0
  40c024:	ldr	w0, [x1, #1128]
  40c028:	ldr	w2, [x1, #1132]
  40c02c:	ccmp	w0, w2, #0x0, ne  // ne = any
  40c030:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40c034:	b	40b680 <ferror@plt+0xa0f0>
  40c038:	ldrb	w6, [x25, x2]
  40c03c:	add	x1, x0, #0x2
  40c040:	str	x1, [x22, #8]
  40c044:	cbz	w6, 40d1d0 <ferror@plt+0xbc40>
  40c048:	add	x2, x4, #0x2
  40c04c:	mov	x3, #0x0                   	// #0
  40c050:	mov	x1, #0x0                   	// #0
  40c054:	nop
  40c058:	ldrb	w4, [x2, x3]
  40c05c:	lsl	w5, w3, #3
  40c060:	add	x3, x3, #0x1
  40c064:	lsl	x4, x4, x5
  40c068:	cmp	w6, w3, uxtb
  40c06c:	orr	x1, x1, x4
  40c070:	b.hi	40c058 <ferror@plt+0xaac8>  // b.pmore
  40c074:	sub	w6, w6, #0x1
  40c078:	add	x0, x0, #0x3
  40c07c:	add	x0, x0, w6, uxtb
  40c080:	str	x0, [x22, #8]
  40c084:	mov	x0, x20
  40c088:	mov	w3, #0x1                   	// #1
  40c08c:	mov	w2, #0x0                   	// #0
  40c090:	bl	40acb0 <ferror@plt+0x9720>
  40c094:	b	40b6f0 <ferror@plt+0xa160>
  40c098:	add	x4, sp, #0xc8
  40c09c:	add	x3, sp, #0xb8
  40c0a0:	add	x2, sp, #0xc0
  40c0a4:	add	x1, sp, #0xb0
  40c0a8:	mov	x0, x20
  40c0ac:	bl	40ac00 <ferror@plt+0x9670>
  40c0b0:	mov	w28, w0
  40c0b4:	cbnz	w0, 40bc90 <ferror@plt+0xa700>
  40c0b8:	ldp	x0, x1, [sp, #192]
  40c0bc:	ldr	x2, [x20, #16]
  40c0c0:	bl	4063a0 <ferror@plt+0x4e10>
  40c0c4:	mov	x19, x0
  40c0c8:	ldr	x26, [sp, #136]
  40c0cc:	mov	x1, x0
  40c0d0:	mov	x0, x26
  40c0d4:	bl	4057d0 <ferror@plt+0x4240>
  40c0d8:	mov	x1, x19
  40c0dc:	ldr	x19, [sp, #96]
  40c0e0:	mov	x0, x19
  40c0e4:	bl	4057d0 <ferror@plt+0x4240>
  40c0e8:	ldp	x0, x1, [sp, #192]
  40c0ec:	mov	x3, x26
  40c0f0:	ldr	x4, [x20, #16]
  40c0f4:	mov	x2, x19
  40c0f8:	bl	409558 <ferror@plt+0x7fc8>
  40c0fc:	mov	w28, w0
  40c100:	cbnz	w0, 40cfa4 <ferror@plt+0xba14>
  40c104:	add	x1, sp, #0x168
  40c108:	mov	x0, x20
  40c10c:	bl	409e58 <ferror@plt+0x88c8>
  40c110:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40c114:	mov	w3, #0x5                   	// #5
  40c118:	add	x19, x19, #0x248
  40c11c:	add	x1, sp, #0x130
  40c120:	add	x0, x20, #0x90
  40c124:	str	w3, [sp, #304]
  40c128:	bl	401a10 <ferror@plt+0x480>
  40c12c:	ldr	x1, [x19]
  40c130:	mov	w26, #0x1                   	// #1
  40c134:	cmp	w26, #0x0
  40c138:	ldr	w0, [x1, #1128]
  40c13c:	ldr	w2, [x1, #1132]
  40c140:	ccmp	w0, w2, #0x0, ne  // ne = any
  40c144:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40c148:	b	40b680 <ferror@plt+0xa0f0>
  40c14c:	mov	x1, #0x1                   	// #1
  40c150:	mov	x0, x24
  40c154:	bl	401ca8 <ferror@plt+0x718>
  40c158:	mov	x19, #0x0                   	// #0
  40c15c:	ldr	x1, [x20, #192]
  40c160:	mov	x22, x0
  40c164:	cbnz	x1, 40c17c <ferror@plt+0xabec>
  40c168:	b	40c8a8 <ferror@plt+0xb318>
  40c16c:	ldr	x0, [x20, #192]
  40c170:	add	x19, x19, #0x1
  40c174:	cmp	x19, x0
  40c178:	b.cs	40c8a8 <ferror@plt+0xb318>  // b.hs, b.nlast
  40c17c:	mov	x1, x19
  40c180:	mov	x0, x23
  40c184:	bl	401ca8 <ferror@plt+0x718>
  40c188:	ldr	x0, [x0]
  40c18c:	cmp	x0, #0x1
  40c190:	b.ne	40c16c <ferror@plt+0xabdc>  // b.any
  40c194:	mov	x1, #0x0                   	// #0
  40c198:	mov	w0, #0xe                   	// #14
  40c19c:	bl	402680 <ferror@plt+0x10f0>
  40c1a0:	cmp	w0, #0x0
  40c1a4:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40c1a8:	mov	w28, w0
  40c1ac:	add	x19, x19, #0x248
  40c1b0:	cset	w26, eq  // eq = none
  40c1b4:	mov	x1, #0x0                   	// #0
  40c1b8:	mov	x0, x23
  40c1bc:	bl	401cb8 <ferror@plt+0x728>
  40c1c0:	mov	x22, x0
  40c1c4:	mov	x0, x24
  40c1c8:	ldr	x1, [x22]
  40c1cc:	bl	401ca8 <ferror@plt+0x718>
  40c1d0:	mov	x21, x0
  40c1d4:	ldr	x1, [x19]
  40c1d8:	cmp	w26, #0x0
  40c1dc:	ldr	x25, [x0]
  40c1e0:	ldr	w0, [x1, #1128]
  40c1e4:	ldr	w2, [x1, #1132]
  40c1e8:	ccmp	w0, w2, #0x0, ne  // ne = any
  40c1ec:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40c1f0:	b	40b680 <ferror@plt+0xa0f0>
  40c1f4:	ldr	x0, [x1, #1248]
  40c1f8:	ldrb	w0, [x0]
  40c1fc:	cmp	w0, #0x64
  40c200:	b.eq	40cd4c <ferror@plt+0xb7bc>  // b.none
  40c204:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40c208:	add	x19, x19, #0x248
  40c20c:	add	x0, x20, #0x90
  40c210:	mov	x1, #0x1                   	// #1
  40c214:	bl	401930 <ferror@plt+0x3a0>
  40c218:	mov	w26, #0x1                   	// #1
  40c21c:	ldr	x1, [x19]
  40c220:	cmp	w26, #0x0
  40c224:	mov	w28, #0x0                   	// #0
  40c228:	ldr	w0, [x1, #1128]
  40c22c:	ldr	w2, [x1, #1132]
  40c230:	ccmp	w0, w2, #0x0, ne  // ne = any
  40c234:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40c238:	b	40b680 <ferror@plt+0xa0f0>
  40c23c:	ldr	x0, [x1, #1248]
  40c240:	ldrb	w0, [x0]
  40c244:	cmp	w0, #0x64
  40c248:	b.eq	40cd30 <ferror@plt+0xb7a0>  // b.none
  40c24c:	add	x19, x20, #0x90
  40c250:	mov	x1, #0x0                   	// #0
  40c254:	mov	x0, x19
  40c258:	bl	401cb8 <ferror@plt+0x728>
  40c25c:	mov	x2, x0
  40c260:	mov	x1, #0x1                   	// #1
  40c264:	mov	x0, x19
  40c268:	str	x2, [sp, #152]
  40c26c:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40c270:	add	x19, x19, #0x248
  40c274:	bl	401cb8 <ferror@plt+0x728>
  40c278:	mov	w26, #0x1                   	// #1
  40c27c:	ldr	x1, [sp, #152]
  40c280:	add	x2, sp, #0x200
  40c284:	cmp	w26, #0x0
  40c288:	mov	w28, #0x0                   	// #0
  40c28c:	ldp	x6, x7, [x1]
  40c290:	stp	x6, x7, [sp, #248]
  40c294:	ldp	x6, x7, [x1, #16]
  40c298:	stp	x6, x7, [x2, #-248]
  40c29c:	ldp	x6, x7, [x1, #32]
  40c2a0:	stp	x6, x7, [x2, #-232]
  40c2a4:	ldr	x3, [x1, #48]
  40c2a8:	str	x3, [sp, #296]
  40c2ac:	ldp	x6, x7, [x0]
  40c2b0:	stp	x6, x7, [x1]
  40c2b4:	ldp	x6, x7, [x0, #16]
  40c2b8:	stp	x6, x7, [x1, #16]
  40c2bc:	ldp	x6, x7, [x0, #32]
  40c2c0:	stp	x6, x7, [x1, #32]
  40c2c4:	ldr	x3, [x0, #48]
  40c2c8:	str	x3, [x1, #48]
  40c2cc:	ldp	x6, x7, [sp, #248]
  40c2d0:	stp	x6, x7, [x0]
  40c2d4:	ldp	x6, x7, [x2, #-248]
  40c2d8:	stp	x6, x7, [x0, #16]
  40c2dc:	ldp	x6, x7, [x2, #-232]
  40c2e0:	stp	x6, x7, [x0, #32]
  40c2e4:	ldr	x1, [sp, #296]
  40c2e8:	str	x1, [x0, #48]
  40c2ec:	ldr	x1, [x19]
  40c2f0:	ldr	w0, [x1, #1128]
  40c2f4:	ldr	w2, [x1, #1132]
  40c2f8:	ccmp	w0, w2, #0x0, ne  // ne = any
  40c2fc:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40c300:	b	40b680 <ferror@plt+0xa0f0>
  40c304:	add	x2, sp, #0xc0
  40c308:	add	x1, sp, #0xa8
  40c30c:	mov	x0, x20
  40c310:	mov	x3, #0x2                   	// #2
  40c314:	bl	40a668 <ferror@plt+0x90d8>
  40c318:	mov	w28, w0
  40c31c:	cbnz	w0, 40bc90 <ferror@plt+0xa700>
  40c320:	ldr	x0, [sp, #168]
  40c324:	ldr	x1, [sp, #192]
  40c328:	ldr	w0, [x0]
  40c32c:	sub	w0, w0, #0x2
  40c330:	cmp	w0, #0x1
  40c334:	b.ls	40cc98 <ferror@plt+0xb708>  // b.plast
  40c338:	ldr	x0, [x1]
  40c33c:	cbz	x0, 40cc90 <ferror@plt+0xb700>
  40c340:	add	x4, sp, #0x130
  40c344:	add	x3, sp, #0xb8
  40c348:	add	x2, sp, #0xc8
  40c34c:	add	x1, sp, #0xb0
  40c350:	mov	x0, x20
  40c354:	bl	40ac00 <ferror@plt+0x9670>
  40c358:	mov	w28, w0
  40c35c:	cbnz	w0, 40bc90 <ferror@plt+0xa700>
  40c360:	ldr	x1, [sp, #168]
  40c364:	ldr	w0, [x1]
  40c368:	cmp	w0, #0x1
  40c36c:	b.ne	40c390 <ferror@plt+0xae00>  // b.any
  40c370:	ldr	x0, [sp, #176]
  40c374:	ldr	w0, [x0]
  40c378:	cmp	w0, #0x1
  40c37c:	b.eq	40d174 <ferror@plt+0xbbe4>  // b.none
  40c380:	ldr	x0, [sp, #184]
  40c384:	ldr	w0, [x0]
  40c388:	cmp	w0, #0x1
  40c38c:	b.eq	40d174 <ferror@plt+0xbbe4>  // b.none
  40c390:	ldr	x1, [sp, #304]
  40c394:	ldr	x19, [sp, #96]
  40c398:	ldr	x1, [x1, #24]
  40c39c:	mov	x0, x19
  40c3a0:	bl	4057d0 <ferror@plt+0x4240>
  40c3a4:	ldp	x0, x1, [sp, #192]
  40c3a8:	mov	x3, x19
  40c3ac:	ldr	x2, [sp, #304]
  40c3b0:	bl	409738 <ferror@plt+0x81a8>
  40c3b4:	mov	w28, w0
  40c3b8:	cbnz	w0, 40cb90 <ferror@plt+0xb600>
  40c3bc:	add	x0, x20, #0x90
  40c3c0:	mov	x1, #0x1                   	// #1
  40c3c4:	bl	401930 <ferror@plt+0x3a0>
  40c3c8:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40c3cc:	add	x1, sp, #0x168
  40c3d0:	mov	x0, x20
  40c3d4:	add	x19, x19, #0x248
  40c3d8:	mov	w26, #0x1                   	// #1
  40c3dc:	bl	409e58 <ferror@plt+0x88c8>
  40c3e0:	b	40b668 <ferror@plt+0xa0d8>
  40c3e4:	mov	w26, #0x1                   	// #1
  40c3e8:	mov	w28, #0x0                   	// #0
  40c3ec:	mov	x0, x23
  40c3f0:	mov	x1, #0x1                   	// #1
  40c3f4:	bl	401930 <ferror@plt+0x3a0>
  40c3f8:	add	x0, x20, #0x1d0
  40c3fc:	mov	x1, #0x1                   	// #1
  40c400:	bl	401930 <ferror@plt+0x3a0>
  40c404:	mov	x1, #0x0                   	// #0
  40c408:	mov	x0, x23
  40c40c:	bl	401cb8 <ferror@plt+0x728>
  40c410:	mov	x22, x0
  40c414:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40c418:	add	x19, x19, #0x248
  40c41c:	mov	x0, x24
  40c420:	ldr	x1, [x22]
  40c424:	bl	401ca8 <ferror@plt+0x718>
  40c428:	mov	x21, x0
  40c42c:	ldr	x1, [x19]
  40c430:	cmp	w26, #0x0
  40c434:	ldr	x25, [x0]
  40c438:	ldr	w0, [x1, #1128]
  40c43c:	ldr	w2, [x1, #1132]
  40c440:	ccmp	w0, w2, #0x0, ne  // ne = any
  40c444:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40c448:	b	40b680 <ferror@plt+0xa0f0>
  40c44c:	ldr	x1, [x20, #152]
  40c450:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40c454:	add	x19, x19, #0x248
  40c458:	add	x0, x20, #0x90
  40c45c:	mov	w26, #0x1                   	// #1
  40c460:	mov	w28, #0x0                   	// #0
  40c464:	bl	401930 <ferror@plt+0x3a0>
  40c468:	ldr	x1, [x19]
  40c46c:	cmp	w26, #0x0
  40c470:	ldr	w0, [x1, #1128]
  40c474:	ldr	w2, [x1, #1132]
  40c478:	ccmp	w0, w2, #0x0, ne  // ne = any
  40c47c:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40c480:	b	40b680 <ferror@plt+0xa0f0>
  40c484:	add	x2, sp, #0x168
  40c488:	add	x1, sp, #0x130
  40c48c:	mov	x0, x20
  40c490:	mov	x3, #0x0                   	// #0
  40c494:	bl	40a668 <ferror@plt+0x90d8>
  40c498:	mov	w28, w0
  40c49c:	cbnz	w0, 40bc90 <ferror@plt+0xa700>
  40c4a0:	ldr	x1, [sp, #304]
  40c4a4:	ldr	w0, [x1]
  40c4a8:	sub	w2, w0, #0x2
  40c4ac:	cmp	w2, #0x1
  40c4b0:	b.ls	40ca5c <ferror@plt+0xb4cc>  // b.plast
  40c4b4:	ldr	x0, [sp, #360]
  40c4b8:	ldr	x1, [x0]
  40c4bc:	cbz	x1, 40cf6c <ferror@plt+0xb9dc>
  40c4c0:	ldr	x1, [x20, #504]
  40c4c4:	bl	407648 <ferror@plt+0x60b8>
  40c4c8:	b	40b6f0 <ferror@plt+0xa160>
  40c4cc:	add	x2, sp, #0xb0
  40c4d0:	add	x1, sp, #0xa8
  40c4d4:	mov	x0, x20
  40c4d8:	mov	x3, #0x0                   	// #0
  40c4dc:	mov	w26, #0x0                   	// #0
  40c4e0:	bl	40a668 <ferror@plt+0x90d8>
  40c4e4:	mov	w28, w0
  40c4e8:	cbnz	w0, 40c404 <ferror@plt+0xae74>
  40c4ec:	mov	x1, #0x0                   	// #0
  40c4f0:	mov	x0, x24
  40c4f4:	bl	401ca8 <ferror@plt+0x718>
  40c4f8:	ldr	x2, [sp, #168]
  40c4fc:	ldr	x19, [x0, #136]
  40c500:	ldr	w1, [x2]
  40c504:	sub	w3, w1, #0x2
  40c508:	cmp	w3, #0x1
  40c50c:	b.ls	40ce20 <ferror@plt+0xb890>  // b.plast
  40c510:	ldr	x1, [sp, #176]
  40c514:	ldr	x2, [x1]
  40c518:	cbz	x2, 40d060 <ferror@plt+0xbad0>
  40c51c:	add	x0, sp, #0xc8
  40c520:	bl	405fc8 <ferror@plt+0x4a38>
  40c524:	ldr	x1, [sp, #216]
  40c528:	add	x0, sp, #0xc8
  40c52c:	bl	4057a8 <ferror@plt+0x4218>
  40c530:	strb	wzr, [sp, #240]
  40c534:	add	x2, sp, #0xc8
  40c538:	add	x1, x20, #0x200
  40c53c:	mov	x0, x2
  40c540:	mov	x3, #0x0                   	// #0
  40c544:	bl	409078 <ferror@plt+0x7ae8>
  40c548:	cbz	w0, 40d0e8 <ferror@plt+0xbb58>
  40c54c:	mov	w28, w0
  40c550:	mov	w26, #0x0                   	// #0
  40c554:	add	x0, sp, #0xc8
  40c558:	bl	405810 <ferror@plt+0x4280>
  40c55c:	b	40c404 <ferror@plt+0xae74>
  40c560:	ldrb	w5, [x25, x2]
  40c564:	add	x1, x0, #0x2
  40c568:	str	x1, [x22, #8]
  40c56c:	cbz	w5, 40d1c0 <ferror@plt+0xbc30>
  40c570:	add	x2, x4, #0x2
  40c574:	mov	x1, #0x0                   	// #0
  40c578:	mov	x21, #0x0                   	// #0
  40c57c:	nop
  40c580:	ldrb	w3, [x2, x1]
  40c584:	lsl	w4, w1, #3
  40c588:	add	x1, x1, #0x1
  40c58c:	lsl	x3, x3, x4
  40c590:	cmp	w5, w1, uxtb
  40c594:	orr	x21, x21, x3
  40c598:	b.hi	40c580 <ferror@plt+0xaff0>  // b.pmore
  40c59c:	sub	w5, w5, #0x1
  40c5a0:	add	x0, x0, #0x3
  40c5a4:	add	x0, x0, w5, uxtb
  40c5a8:	str	x0, [x22, #8]
  40c5ac:	str	xzr, [sp, #312]
  40c5b0:	ldr	x6, [x22, #8]
  40c5b4:	add	x0, x6, #0x1
  40c5b8:	str	x0, [x22, #8]
  40c5bc:	ldrb	w4, [x25, x6]
  40c5c0:	add	x25, x25, x6
  40c5c4:	cbz	w4, 40d1c8 <ferror@plt+0xbc38>
  40c5c8:	add	x5, x25, #0x1
  40c5cc:	mov	x0, #0x0                   	// #0
  40c5d0:	mov	x1, #0x0                   	// #0
  40c5d4:	nop
  40c5d8:	ldrb	w2, [x5, x0]
  40c5dc:	lsl	w3, w0, #3
  40c5e0:	add	x0, x0, #0x1
  40c5e4:	lsl	x2, x2, x3
  40c5e8:	cmp	w4, w0, uxtb
  40c5ec:	orr	x1, x1, x2
  40c5f0:	b.hi	40c5d8 <ferror@plt+0xb048>  // b.pmore
  40c5f4:	sub	w0, w4, #0x1
  40c5f8:	add	x6, x6, #0x2
  40c5fc:	add	x0, x6, w0, uxtb
  40c600:	str	x0, [x22, #8]
  40c604:	mov	x0, x24
  40c608:	str	x1, [sp, #304]
  40c60c:	bl	401ca8 <ferror@plt+0x718>
  40c610:	str	x0, [sp, #128]
  40c614:	ldr	x0, [x0, #8]
  40c618:	cbz	x0, 40ce08 <ferror@plt+0xb878>
  40c61c:	ldr	x0, [sp, #128]
  40c620:	ldr	x2, [x0, #120]
  40c624:	cmp	x2, x21
  40c628:	b.ne	40cdbc <ferror@plt+0xb82c>  // b.any
  40c62c:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40c630:	add	x19, x0, #0x248
  40c634:	ldr	x1, [x0, #584]
  40c638:	ldr	x0, [x20, #152]
  40c63c:	ldrh	w1, [x1, #1138]
  40c640:	sub	x0, x0, x21
  40c644:	str	x0, [sp, #320]
  40c648:	tbnz	w1, #6, 40cc84 <ferror@plt+0xb6f4>
  40c64c:	add	x0, x20, #0x90
  40c650:	str	x0, [sp, #120]
  40c654:	ldr	x0, [sp, #128]
  40c658:	sub	x25, x21, #0x1
  40c65c:	mov	x22, #0x0                   	// #0
  40c660:	add	x26, x0, #0x50
  40c664:	cbnz	x21, 40c694 <ferror@plt+0xb104>
  40c668:	b	40cec0 <ferror@plt+0xb930>
  40c66c:	ldr	x0, [sp, #104]
  40c670:	ldr	w2, [x0, #8]
  40c674:	ldr	x1, [x0]
  40c678:	mov	x0, x20
  40c67c:	bl	40acb0 <ferror@plt+0x9720>
  40c680:	mov	w28, w0
  40c684:	cbnz	w0, 40cdb4 <ferror@plt+0xb824>
  40c688:	add	x22, x22, #0x1
  40c68c:	cmp	x22, x21
  40c690:	b.eq	40cec0 <ferror@plt+0xb930>  // b.none
  40c694:	ldr	x0, [sp, #120]
  40c698:	mov	x1, #0x0                   	// #0
  40c69c:	bl	401cb8 <ferror@plt+0x728>
  40c6a0:	mov	x28, x0
  40c6a4:	ldr	w0, [x0]
  40c6a8:	cmp	w0, #0x8
  40c6ac:	b.eq	40cf78 <ferror@plt+0xb9e8>  // b.none
  40c6b0:	sub	x1, x25, x22
  40c6b4:	mov	x0, x26
  40c6b8:	bl	401ca8 <ferror@plt+0x718>
  40c6bc:	str	x0, [sp, #104]
  40c6c0:	ldr	w1, [x28]
  40c6c4:	mov	w3, #0x1                   	// #1
  40c6c8:	tst	w1, #0xfffffffd
  40c6cc:	b.ne	40c66c <ferror@plt+0xb0dc>  // b.any
  40c6d0:	cbz	x22, 40c66c <ferror@plt+0xb0dc>
  40c6d4:	mov	x27, #0x0                   	// #0
  40c6d8:	sub	x1, x25, x27
  40c6dc:	mov	x0, x26
  40c6e0:	bl	401ca8 <ferror@plt+0x718>
  40c6e4:	ldr	x1, [x0]
  40c6e8:	mov	w3, #0x1                   	// #1
  40c6ec:	ldr	x5, [x28, #8]
  40c6f0:	cmp	x5, x1
  40c6f4:	b.ne	40c714 <ferror@plt+0xb184>  // b.any
  40c6f8:	ldr	x1, [x0, #8]
  40c6fc:	ldr	w0, [x28]
  40c700:	cmp	x1, #0x0
  40c704:	cset	w3, eq  // eq = none
  40c708:	cmp	w0, #0x0
  40c70c:	cset	w0, eq  // eq = none
  40c710:	eor	w3, w3, w0
  40c714:	add	x27, x27, #0x1
  40c718:	cmp	w3, #0x0
  40c71c:	ccmp	x27, x22, #0x2, ne  // ne = any
  40c720:	b.cc	40c6d8 <ferror@plt+0xb148>  // b.lo, b.ul, b.last
  40c724:	b	40c66c <ferror@plt+0xb0dc>
  40c728:	mov	w1, #0x3                   	// #3
  40c72c:	str	w1, [sp, #248]
  40c730:	add	x1, x0, #0x2
  40c734:	str	x1, [x22, #8]
  40c738:	ldrb	w6, [x25, x2]
  40c73c:	cbz	w6, 40cdd0 <ferror@plt+0xb840>
  40c740:	add	x2, x4, #0x2
  40c744:	mov	x1, #0x0                   	// #0
  40c748:	mov	x5, #0x0                   	// #0
  40c74c:	nop
  40c750:	ldrb	w3, [x2, x1]
  40c754:	lsl	w4, w1, #3
  40c758:	add	x1, x1, #0x1
  40c75c:	lsl	x3, x3, x4
  40c760:	cmp	w6, w1, uxtb
  40c764:	orr	x5, x5, x3
  40c768:	b.hi	40c750 <ferror@plt+0xb1c0>  // b.pmore
  40c76c:	b	40bfec <ferror@plt+0xaa5c>
  40c770:	add	x2, sp, #0xa0
  40c774:	add	x1, sp, #0x98
  40c778:	mov	x0, x20
  40c77c:	bl	40a758 <ferror@plt+0x91c8>
  40c780:	mov	w28, w0
  40c784:	cbnz	w0, 40b6a8 <ferror@plt+0xa118>
  40c788:	ldr	x0, [sp, #160]
  40c78c:	bl	4055c0 <ferror@plt+0x4030>
  40c790:	cmp	x0, #0x0
  40c794:	cset	w28, eq  // eq = none
  40c798:	add	x0, x20, #0x90
  40c79c:	mov	x1, #0x1                   	// #1
  40c7a0:	bl	401930 <ferror@plt+0x3a0>
  40c7a4:	ldr	x2, [x22, #8]
  40c7a8:	add	x0, x2, #0x1
  40c7ac:	ldrb	w6, [x25, x2]
  40c7b0:	add	x7, x25, x2
  40c7b4:	str	x0, [x22, #8]
  40c7b8:	cbz	w6, 40cdd8 <ferror@plt+0xb848>
  40c7bc:	add	x7, x7, #0x1
  40c7c0:	mov	x0, #0x0                   	// #0
  40c7c4:	mov	x1, #0x0                   	// #0
  40c7c8:	ldrb	w3, [x7, x0]
  40c7cc:	lsl	w4, w0, #3
  40c7d0:	add	x0, x0, #0x1
  40c7d4:	lsl	x3, x3, x4
  40c7d8:	cmp	w6, w0, uxtb
  40c7dc:	orr	x1, x1, x3
  40c7e0:	b.hi	40c7c8 <ferror@plt+0xb238>  // b.pmore
  40c7e4:	sub	w6, w6, #0x1
  40c7e8:	add	x2, x2, #0x2
  40c7ec:	add	x2, x2, w6, uxtb
  40c7f0:	str	x2, [x22, #8]
  40c7f4:	cmp	w27, #0x43
  40c7f8:	cset	w0, eq  // eq = none
  40c7fc:	orr	w0, w28, w0
  40c800:	ands	w0, w0, #0xff
  40c804:	str	w0, [sp, #116]
  40c808:	b.ne	40c868 <ferror@plt+0xb2d8>  // b.any
  40c80c:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40c810:	add	x19, x19, #0x248
  40c814:	mov	w26, #0x1                   	// #1
  40c818:	cmp	w26, #0x0
  40c81c:	mov	w28, #0x0                   	// #0
  40c820:	ldr	x1, [x19]
  40c824:	ldr	w0, [x1, #1128]
  40c828:	ldr	w2, [x1, #1132]
  40c82c:	ccmp	w0, w2, #0x0, ne  // ne = any
  40c830:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40c834:	b	40b680 <ferror@plt+0xa0f0>
  40c838:	sub	x0, x2, x0
  40c83c:	str	x0, [sp, #360]
  40c840:	b	40bcd0 <ferror@plt+0xa740>
  40c844:	mov	w28, #0x0                   	// #0
  40c848:	ldr	w0, [x1, #1128]
  40c84c:	cmp	w0, w2
  40c850:	b.eq	40b6a8 <ferror@plt+0xa118>  // b.none
  40c854:	mov	w1, w28
  40c858:	mov	x0, x20
  40c85c:	bl	40b498 <ferror@plt+0x9f08>
  40c860:	mov	w28, w0
  40c864:	b	40b6a8 <ferror@plt+0xa118>
  40c868:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40c86c:	add	x19, x19, #0x248
  40c870:	add	x0, x21, #0x28
  40c874:	bl	401ca8 <ferror@plt+0x718>
  40c878:	ldr	x0, [x0]
  40c87c:	str	x0, [x22, #8]
  40c880:	ldr	x1, [x19]
  40c884:	ldr	w26, [sp, #116]
  40c888:	str	w28, [sp, #116]
  40c88c:	mov	w28, #0x0                   	// #0
  40c890:	ldr	w0, [x1, #1128]
  40c894:	cmp	w26, #0x0
  40c898:	ldr	w2, [x1, #1132]
  40c89c:	ccmp	w0, w2, #0x0, ne  // ne = any
  40c8a0:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40c8a4:	b	40b680 <ferror@plt+0xa0f0>
  40c8a8:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40c8ac:	adrp	x3, 42c000 <ferror@plt+0x2aa70>
  40c8b0:	adrp	x1, 413000 <ferror@plt+0x11a70>
  40c8b4:	add	x19, x3, #0x248
  40c8b8:	ldr	x2, [x0, #584]
  40c8bc:	add	x1, x1, #0x990
  40c8c0:	add	x0, sp, #0x168
  40c8c4:	ldr	x21, [x2, #1112]
  40c8c8:	bl	402478 <ferror@plt+0xee8>
  40c8cc:	ldr	x1, [x22, #8]
  40c8d0:	mov	x0, x22
  40c8d4:	bl	401930 <ferror@plt+0x3a0>
  40c8d8:	add	x0, sp, #0x130
  40c8dc:	mov	x2, #0x0                   	// #0
  40c8e0:	mov	x1, #0x1                   	// #1
  40c8e4:	bl	401890 <ferror@plt+0x300>
  40c8e8:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40c8ec:	adrp	x2, 415000 <ferror@plt+0x13a70>
  40c8f0:	add	x2, x2, #0xd80
  40c8f4:	adrp	x1, 415000 <ferror@plt+0x13a70>
  40c8f8:	ldr	x3, [x0, #584]
  40c8fc:	add	x1, x1, #0xd88
  40c900:	add	x0, sp, #0x130
  40c904:	ldr	x3, [x3, #1248]
  40c908:	ldrb	w3, [x3]
  40c90c:	cmp	w3, #0x64
  40c910:	csel	x1, x2, x1, ne  // ne = any
  40c914:	bl	4040e8 <ferror@plt+0x2b58>
  40c918:	mov	w28, w0
  40c91c:	cbz	w0, 40cab0 <ferror@plt+0xb520>
  40c920:	cmp	w0, #0x5
  40c924:	mov	w26, #0x0                   	// #0
  40c928:	b.eq	40d218 <ferror@plt+0xbc88>  // b.none
  40c92c:	add	x0, sp, #0x130
  40c930:	bl	401cd0 <ferror@plt+0x740>
  40c934:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40c938:	ldr	x0, [x0, #584]
  40c93c:	str	x21, [x0, #1112]
  40c940:	b	40c1b4 <ferror@plt+0xac24>
  40c944:	ldr	x0, [sp, #200]
  40c948:	add	x1, sp, #0x130
  40c94c:	bl	406160 <ferror@plt+0x4bd0>
  40c950:	mov	w28, w0
  40c954:	cbnz	w0, 40bc90 <ferror@plt+0xa700>
  40c958:	add	x19, x20, #0x90
  40c95c:	mov	w3, #0x1                   	// #1
  40c960:	mov	x0, x19
  40c964:	mov	w26, w3
  40c968:	ldr	x5, [sp, #304]
  40c96c:	mov	x1, #0x1                   	// #1
  40c970:	str	w3, [sp, #360]
  40c974:	str	x5, [sp, #376]
  40c978:	bl	401930 <ferror@plt+0x3a0>
  40c97c:	mov	x0, x19
  40c980:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40c984:	add	x19, x19, #0x248
  40c988:	add	x1, sp, #0x168
  40c98c:	bl	401a10 <ferror@plt+0x480>
  40c990:	cmp	w26, #0x0
  40c994:	ldr	x1, [x19]
  40c998:	ldr	w0, [x1, #1128]
  40c99c:	ldr	w2, [x1, #1132]
  40c9a0:	ccmp	w0, w2, #0x0, ne  // ne = any
  40c9a4:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40c9a8:	b	40b680 <ferror@plt+0xa0f0>
  40c9ac:	ldr	x0, [sp, #96]
  40c9b0:	mov	x1, #0x2                   	// #2
  40c9b4:	bl	4057d0 <ferror@plt+0x4240>
  40c9b8:	b	40ba28 <ferror@plt+0xa498>
  40c9bc:	ldr	w0, [x8]
  40c9c0:	cmp	w0, #0x3
  40c9c4:	b.ne	40cf94 <ferror@plt+0xba04>  // b.any
  40c9c8:	ldr	x27, [x8, #8]
  40c9cc:	mov	x0, x20
  40c9d0:	bl	409ea0 <ferror@plt+0x8910>
  40c9d4:	add	x0, x0, #0x80
  40c9d8:	mov	x1, x27
  40c9dc:	bl	401ca8 <ferror@plt+0x718>
  40c9e0:	mov	x3, x0
  40c9e4:	add	x27, x27, #0x2
  40c9e8:	mov	x0, x24
  40c9ec:	mov	x1, x27
  40c9f0:	ldr	x21, [x3]
  40c9f4:	bl	401ca8 <ferror@plt+0x718>
  40c9f8:	ldr	x0, [x0, #8]
  40c9fc:	cbz	x0, 40d084 <ferror@plt+0xbaf4>
  40ca00:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40ca04:	add	x19, x19, #0x248
  40ca08:	ldr	x3, [x20, #152]
  40ca0c:	add	x0, x20, #0x90
  40ca10:	mov	x1, #0x1                   	// #1
  40ca14:	stp	x27, xzr, [sp, #304]
  40ca18:	str	x3, [sp, #320]
  40ca1c:	bl	401930 <ferror@plt+0x3a0>
  40ca20:	ldr	x1, [x20, #192]
  40ca24:	add	x0, x20, #0x1d0
  40ca28:	cmp	x1, #0x1
  40ca2c:	b.ls	40ca40 <ferror@plt+0xb4b0>  // b.plast
  40ca30:	ldr	x1, [x22, #8]
  40ca34:	sub	x26, x26, #0x1
  40ca38:	cmp	x1, x26
  40ca3c:	b.eq	40d2a0 <ferror@plt+0xbd10>  // b.none
  40ca40:	ldr	x1, [sp, #136]
  40ca44:	bl	401a10 <ferror@plt+0x480>
  40ca48:	add	x1, sp, #0x130
  40ca4c:	mov	x0, x23
  40ca50:	mov	w26, #0x1                   	// #1
  40ca54:	bl	401a10 <ferror@plt+0x480>
  40ca58:	b	40c1b4 <ferror@plt+0xac24>
  40ca5c:	cmp	w0, #0x3
  40ca60:	b.eq	40d1b0 <ferror@plt+0xbc20>  // b.none
  40ca64:	ldr	x0, [sp, #360]
  40ca68:	ldr	x19, [x0, #16]
  40ca6c:	mov	x0, x20
  40ca70:	bl	409ea0 <ferror@plt+0x8910>
  40ca74:	add	x0, x0, #0x80
  40ca78:	mov	x1, x19
  40ca7c:	bl	401ca8 <ferror@plt+0x718>
  40ca80:	ldr	x0, [x0]
  40ca84:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40ca88:	add	x19, x19, #0x248
  40ca8c:	mov	w26, #0x1                   	// #1
  40ca90:	bl	409ee8 <ferror@plt+0x8958>
  40ca94:	ldr	x1, [x19]
  40ca98:	cmp	w26, #0x0
  40ca9c:	ldr	w0, [x1, #1128]
  40caa0:	ldr	w2, [x1, #1132]
  40caa4:	ccmp	w0, w2, #0x0, ne  // ne = any
  40caa8:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40caac:	b	40b680 <ferror@plt+0xa0f0>
  40cab0:	mov	x1, x20
  40cab4:	add	x0, sp, #0x168
  40cab8:	mov	x2, #0x1                   	// #1
  40cabc:	bl	403dc8 <ferror@plt+0x2838>
  40cac0:	ldr	x1, [sp, #304]
  40cac4:	add	x0, sp, #0x168
  40cac8:	mov	w26, #0x0                   	// #0
  40cacc:	bl	403c78 <ferror@plt+0x26e8>
  40cad0:	mov	w28, w0
  40cad4:	cbnz	w0, 40cb78 <ferror@plt+0xb5e8>
  40cad8:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40cadc:	mov	w1, #0x28                  	// #40
  40cae0:	ldr	x3, [x0, #584]
  40cae4:	add	x0, sp, #0x168
  40cae8:	ldr	x3, [x3, #1800]
  40caec:	blr	x3
  40caf0:	mov	w28, w0
  40caf4:	cbnz	w0, 40cb78 <ferror@plt+0xb5e8>
  40caf8:	ldr	w0, [sp, #392]
  40cafc:	cmp	w0, #0x22
  40cb00:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40cb04:	b.ne	40d310 <ferror@plt+0xbd80>  // b.any
  40cb08:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40cb0c:	ldr	x0, [x0, #584]
  40cb10:	ldrh	w0, [x0, #1138]
  40cb14:	tbnz	w0, #6, 40d304 <ferror@plt+0xbd74>
  40cb18:	ldr	x3, [x20, #152]
  40cb1c:	mov	x1, #0x1                   	// #1
  40cb20:	mov	x0, x24
  40cb24:	mov	w26, w1
  40cb28:	stp	x1, xzr, [sp, #200]
  40cb2c:	str	x3, [sp, #216]
  40cb30:	bl	401ca8 <ferror@plt+0x718>
  40cb34:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  40cb38:	ldr	x1, [x1, #584]
  40cb3c:	ldrb	w1, [x1, #1140]
  40cb40:	bl	401a20 <ferror@plt+0x490>
  40cb44:	mov	x0, x23
  40cb48:	add	x1, sp, #0xc8
  40cb4c:	bl	401a10 <ferror@plt+0x480>
  40cb50:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40cb54:	ldr	x0, [x0, #584]
  40cb58:	ldr	x0, [x0, #1248]
  40cb5c:	ldrb	w0, [x0]
  40cb60:	cmp	w0, #0x64
  40cb64:	b.ne	40cb78 <ferror@plt+0xb5e8>  // b.any
  40cb68:	add	x1, sp, #0xc0
  40cb6c:	add	x0, x20, #0x1d0
  40cb70:	str	xzr, [sp, #192]
  40cb74:	bl	401a10 <ferror@plt+0x480>
  40cb78:	add	x0, sp, #0x168
  40cb7c:	bl	403d68 <ferror@plt+0x27d8>
  40cb80:	b	40c92c <ferror@plt+0xb39c>
  40cb84:	mov	w26, #0x0                   	// #0
  40cb88:	mov	w28, #0x7                   	// #7
  40cb8c:	b	40c404 <ferror@plt+0xae74>
  40cb90:	ldr	x0, [sp, #96]
  40cb94:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40cb98:	add	x19, x19, #0x248
  40cb9c:	mov	w26, #0x0                   	// #0
  40cba0:	bl	405810 <ferror@plt+0x4280>
  40cba4:	ldr	x1, [x19]
  40cba8:	cmp	w26, #0x0
  40cbac:	ldr	w0, [x1, #1128]
  40cbb0:	ldr	w2, [x1, #1132]
  40cbb4:	ccmp	w0, w2, #0x0, ne  // ne = any
  40cbb8:	b.eq	40b630 <ferror@plt+0xa0a0>  // b.none
  40cbbc:	b	40b680 <ferror@plt+0xa0f0>
  40cbc0:	ldr	x0, [sp, #96]
  40cbc4:	mov	w2, #0x5                   	// #5
  40cbc8:	ldr	x1, [sp, #200]
  40cbcc:	str	w2, [sp, #360]
  40cbd0:	bl	405fc8 <ferror@plt+0x4a38>
  40cbd4:	mov	w2, #0x6                   	// #6
  40cbd8:	add	x1, sp, #0x130
  40cbdc:	mov	x0, x19
  40cbe0:	str	w2, [sp, #304]
  40cbe4:	bl	401a10 <ferror@plt+0x480>
  40cbe8:	add	w1, w27, #0x1c
  40cbec:	mov	x0, x20
  40cbf0:	bl	40a850 <ferror@plt+0x92c0>
  40cbf4:	mov	w28, w0
  40cbf8:	cbnz	w0, 40cb90 <ferror@plt+0xb600>
  40cbfc:	mov	x0, x19
  40cc00:	mov	x1, #0x1                   	// #1
  40cc04:	mov	w26, #0x1                   	// #1
  40cc08:	b	40c978 <ferror@plt+0xb3e8>
  40cc0c:	mov	x19, #0x0                   	// #0
  40cc10:	ldr	x0, [x20, #152]
  40cc14:	cmp	x0, x19
  40cc18:	b.ls	40b658 <ferror@plt+0xa0c8>  // b.plast
  40cc1c:	mov	x2, x19
  40cc20:	mov	x0, x20
  40cc24:	mov	w1, #0x3f                  	// #63
  40cc28:	add	x19, x19, #0x1
  40cc2c:	bl	40a380 <ferror@plt+0x8df0>
  40cc30:	mov	w28, w0
  40cc34:	cbz	w0, 40cc10 <ferror@plt+0xb680>
  40cc38:	cmp	w28, #0x7
  40cc3c:	cset	w0, ne  // ne = any
  40cc40:	adrp	x1, 42c000 <ferror@plt+0x2aa70>
  40cc44:	ldr	x1, [x1, #584]
  40cc48:	ldr	w2, [x1, #1128]
  40cc4c:	ldr	w2, [x1, #1132]
  40cc50:	cbnz	w0, 40b698 <ferror@plt+0xa108>
  40cc54:	b	40c848 <ferror@plt+0xb2b8>
  40cc58:	mov	w0, #0x0                   	// #0
  40cc5c:	mov	w28, #0x7                   	// #7
  40cc60:	b	40cc40 <ferror@plt+0xb6b0>
  40cc64:	ldr	w28, [sp, #116]
  40cc68:	b	40c7a8 <ferror@plt+0xb218>
  40cc6c:	bl	4055c0 <ferror@plt+0x4030>
  40cc70:	cbz	x0, 40d160 <ferror@plt+0xbbd0>
  40cc74:	ldr	x0, [sp, #96]
  40cc78:	mov	x1, #0x2                   	// #2
  40cc7c:	bl	4057d0 <ferror@plt+0x4240>
  40cc80:	b	40b850 <ferror@plt+0xa2c0>
  40cc84:	mov	x0, x20
  40cc88:	bl	409e18 <ferror@plt+0x8888>
  40cc8c:	b	40c64c <ferror@plt+0xb0bc>
  40cc90:	ldr	x0, [x1, #32]
  40cc94:	cbnz	x0, 40c340 <ferror@plt+0xadb0>
  40cc98:	bl	40a208 <ferror@plt+0x8c78>
  40cc9c:	mov	w28, w0
  40cca0:	cbz	w0, 40c340 <ferror@plt+0xadb0>
  40cca4:	b	40bc90 <ferror@plt+0xa700>
  40cca8:	add	x2, sp, #0x130
  40ccac:	add	x1, sp, #0xc8
  40ccb0:	mov	x0, x20
  40ccb4:	mov	w26, #0x0                   	// #0
  40ccb8:	bl	40a758 <ferror@plt+0x91c8>
  40ccbc:	mov	w28, w0
  40ccc0:	cbnz	w0, 40c404 <ferror@plt+0xae74>
  40ccc4:	ldr	x0, [sp, #304]
  40ccc8:	add	x1, sp, #0x168
  40cccc:	bl	406160 <ferror@plt+0x4bd0>
  40ccd0:	mov	w28, w0
  40ccd4:	cbnz	w0, 40c404 <ferror@plt+0xae74>
  40ccd8:	add	x0, x20, #0x90
  40ccdc:	mov	x1, #0x1                   	// #1
  40cce0:	bl	401930 <ferror@plt+0x3a0>
  40cce4:	ldr	x21, [sp, #360]
  40cce8:	cbnz	x21, 40bcc8 <ferror@plt+0xa738>
  40ccec:	b	40bd04 <ferror@plt+0xa774>
  40ccf0:	ldr	x0, [sp, #104]
  40ccf4:	cmp	w27, #0x46
  40ccf8:	ldr	x1, [x20, #152]
  40ccfc:	ldr	x0, [x0, #16]
  40cd00:	cinc	x0, x0, eq  // eq = none
  40cd04:	cmp	x0, x1
  40cd08:	b.ls	40b9f4 <ferror@plt+0xa464>  // b.plast
  40cd0c:	bl	40a218 <ferror@plt+0x8c88>
  40cd10:	mov	w26, #0x0                   	// #0
  40cd14:	mov	w28, w0
  40cd18:	cbz	w0, 40b9f4 <ferror@plt+0xa464>
  40cd1c:	b	40c1b4 <ferror@plt+0xac24>
  40cd20:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40cd24:	mov	w26, #0x0                   	// #0
  40cd28:	add	x19, x19, #0x248
  40cd2c:	b	40c1b4 <ferror@plt+0xac24>
  40cd30:	ldr	x0, [x20, #152]
  40cd34:	cmp	x0, #0x1
  40cd38:	b.hi	40c24c <ferror@plt+0xacbc>  // b.pmore
  40cd3c:	bl	40a218 <ferror@plt+0x8c88>
  40cd40:	mov	w28, w0
  40cd44:	cbz	w0, 40c24c <ferror@plt+0xacbc>
  40cd48:	b	40cc38 <ferror@plt+0xb6a8>
  40cd4c:	ldr	x0, [x20, #152]
  40cd50:	cbnz	x0, 40c204 <ferror@plt+0xac74>
  40cd54:	bl	40a218 <ferror@plt+0x8c88>
  40cd58:	mov	w28, w0
  40cd5c:	cbz	w0, 40c204 <ferror@plt+0xac74>
  40cd60:	b	40b6a8 <ferror@plt+0xa118>
  40cd64:	ldr	x0, [x20, #152]
  40cd68:	cbnz	x0, 40beec <ferror@plt+0xa95c>
  40cd6c:	bl	40a218 <ferror@plt+0x8c88>
  40cd70:	mov	w28, w0
  40cd74:	cbz	w0, 40beec <ferror@plt+0xa95c>
  40cd78:	b	40cc38 <ferror@plt+0xb6a8>
  40cd7c:	cmp	x0, #0x0
  40cd80:	cset	w19, gt
  40cd84:	cmp	w27, #0x14
  40cd88:	b.ne	40b840 <ferror@plt+0xa2b0>  // b.any
  40cd8c:	lsr	x0, x0, #63
  40cd90:	and	w19, w0, #0xff
  40cd94:	b	40b840 <ferror@plt+0xa2b0>
  40cd98:	add	x2, sp, #0xc8
  40cd9c:	add	x1, sp, #0x130
  40cda0:	mov	x0, x20
  40cda4:	mov	x3, #0x0                   	// #0
  40cda8:	bl	40a668 <ferror@plt+0x90d8>
  40cdac:	mov	w28, w0
  40cdb0:	cbz	w0, 40d124 <ferror@plt+0xbb94>
  40cdb4:	mov	w26, #0x0                   	// #0
  40cdb8:	b	40c1b4 <ferror@plt+0xac24>
  40cdbc:	mov	x3, x21
  40cdc0:	mov	x1, #0x0                   	// #0
  40cdc4:	mov	w0, #0x11                  	// #17
  40cdc8:	bl	402680 <ferror@plt+0x10f0>
  40cdcc:	b	40c1a0 <ferror@plt+0xac10>
  40cdd0:	mov	x5, #0x0                   	// #0
  40cdd4:	b	40bffc <ferror@plt+0xaa6c>
  40cdd8:	mov	x1, #0x0                   	// #0
  40cddc:	b	40c7f4 <ferror@plt+0xb264>
  40cde0:	mov	w3, #0x2                   	// #2
  40cde4:	add	x1, sp, #0x168
  40cde8:	add	x0, x20, #0x90
  40cdec:	mov	w26, #0x1                   	// #1
  40cdf0:	mov	w28, #0x0                   	// #0
  40cdf4:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40cdf8:	add	x19, x19, #0x248
  40cdfc:	str	w3, [sp, #360]
  40ce00:	bl	401a10 <ferror@plt+0x480>
  40ce04:	b	40b668 <ferror@plt+0xa0d8>
  40ce08:	ldr	x0, [sp, #128]
  40ce0c:	mov	x1, #0x0                   	// #0
  40ce10:	ldr	x2, [x0, #208]
  40ce14:	mov	w0, #0x12                  	// #18
  40ce18:	bl	402680 <ferror@plt+0x10f0>
  40ce1c:	b	40c1a0 <ferror@plt+0xac10>
  40ce20:	cmp	w1, #0x3
  40ce24:	b.eq	40d134 <ferror@plt+0xbba4>  // b.none
  40ce28:	ldr	x1, [sp, #176]
  40ce2c:	ldr	x1, [x1, #16]
  40ce30:	add	x0, x0, #0x80
  40ce34:	bl	401ca8 <ferror@plt+0x718>
  40ce38:	ldr	x0, [x0]
  40ce3c:	str	x0, [sp, #184]
  40ce40:	ldrb	w21, [x0]
  40ce44:	add	x0, sp, #0x168
  40ce48:	adrp	x1, 413000 <ferror@plt+0x11a70>
  40ce4c:	add	x1, x1, #0xd00
  40ce50:	strb	w21, [sp, #144]
  40ce54:	strb	wzr, [sp, #145]
  40ce58:	bl	40d470 <ferror@plt+0xbee0>
  40ce5c:	add	x1, sp, #0x168
  40ce60:	mov	x0, x24
  40ce64:	bl	401a10 <ferror@plt+0x480>
  40ce68:	add	x21, x20, #0x90
  40ce6c:	add	x0, sp, #0x90
  40ce70:	mov	w26, #0x1                   	// #1
  40ce74:	bl	402970 <ferror@plt+0x13e0>
  40ce78:	mov	x3, x0
  40ce7c:	mov	x1, #0x0                   	// #0
  40ce80:	mov	x0, x24
  40ce84:	str	x3, [sp, #184]
  40ce88:	bl	401ca8 <ferror@plt+0x718>
  40ce8c:	add	x0, x0, #0x80
  40ce90:	add	x1, sp, #0xb8
  40ce94:	bl	401a10 <ferror@plt+0x480>
  40ce98:	mov	w3, #0x3                   	// #3
  40ce9c:	mov	x0, x21
  40cea0:	mov	x1, #0x1                   	// #1
  40cea4:	str	w3, [sp, #304]
  40cea8:	str	x19, [sp, #312]
  40ceac:	bl	401930 <ferror@plt+0x3a0>
  40ceb0:	add	x1, sp, #0x130
  40ceb4:	mov	x0, x21
  40ceb8:	bl	401a10 <ferror@plt+0x480>
  40cebc:	b	40c404 <ferror@plt+0xae74>
  40cec0:	ldr	x1, [sp, #128]
  40cec4:	add	x25, x20, #0x130
  40cec8:	add	x26, x20, #0x180
  40cecc:	add	x22, x1, #0x50
  40ced0:	ldr	x0, [x1, #88]
  40ced4:	cmp	x21, x0
  40ced8:	b.cc	40cf0c <ferror@plt+0xb97c>  // b.lo, b.ul, b.last
  40cedc:	b	40cf54 <ferror@plt+0xb9c4>
  40cee0:	add	x0, sp, #0x168
  40cee4:	mov	x1, #0x2                   	// #2
  40cee8:	bl	4057d0 <ferror@plt+0x4240>
  40ceec:	add	x1, sp, #0x168
  40cef0:	mov	x0, x27
  40cef4:	bl	401a10 <ferror@plt+0x480>
  40cef8:	ldr	x0, [sp, #128]
  40cefc:	add	x21, x21, #0x1
  40cf00:	ldr	x0, [x0, #88]
  40cf04:	cmp	x21, x0
  40cf08:	b.cs	40cf54 <ferror@plt+0xb9c4>  // b.hs, b.nlast
  40cf0c:	mov	x1, x21
  40cf10:	mov	x0, x22
  40cf14:	bl	401ca8 <ferror@plt+0x718>
  40cf18:	mov	x27, x0
  40cf1c:	ldp	x1, x0, [x0]
  40cf20:	cmp	w0, #0x0
  40cf24:	csel	x0, x26, x25, ne  // ne = any
  40cf28:	bl	401ca8 <ferror@plt+0x718>
  40cf2c:	ldr	x1, [x27, #8]
  40cf30:	mov	x27, x0
  40cf34:	cbz	x1, 40cee0 <ferror@plt+0xb950>
  40cf38:	add	x0, sp, #0x168
  40cf3c:	mov	w1, #0x1                   	// #1
  40cf40:	bl	40d720 <ferror@plt+0xc190>
  40cf44:	add	x1, sp, #0x168
  40cf48:	mov	x0, x27
  40cf4c:	bl	401a10 <ferror@plt+0x480>
  40cf50:	b	40cef8 <ferror@plt+0xb968>
  40cf54:	add	x1, sp, #0x130
  40cf58:	mov	x0, x23
  40cf5c:	mov	w26, #0x1                   	// #1
  40cf60:	mov	w28, #0x0                   	// #0
  40cf64:	bl	401a10 <ferror@plt+0x480>
  40cf68:	b	40c1b4 <ferror@plt+0xac24>
  40cf6c:	ldr	x1, [x0, #32]
  40cf70:	cbz	x1, 40ca68 <ferror@plt+0xb4d8>
  40cf74:	b	40c4c0 <ferror@plt+0xaf30>
  40cf78:	mov	x1, #0x0                   	// #0
  40cf7c:	mov	w0, #0x13                  	// #19
  40cf80:	bl	402680 <ferror@plt+0x10f0>
  40cf84:	cmp	w0, #0x0
  40cf88:	mov	w28, w0
  40cf8c:	cset	w26, eq  // eq = none
  40cf90:	b	40c1b4 <ferror@plt+0xac24>
  40cf94:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40cf98:	mov	w26, #0x1                   	// #1
  40cf9c:	add	x19, x19, #0x248
  40cfa0:	b	40c1b4 <ferror@plt+0xac24>
  40cfa4:	ldr	x0, [sp, #96]
  40cfa8:	mov	w26, #0x0                   	// #0
  40cfac:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40cfb0:	add	x19, x19, #0x248
  40cfb4:	bl	405810 <ferror@plt+0x4280>
  40cfb8:	ldr	x0, [sp, #136]
  40cfbc:	bl	405810 <ferror@plt+0x4280>
  40cfc0:	b	40b668 <ferror@plt+0xa0d8>
  40cfc4:	mov	x1, x3
  40cfc8:	add	x0, x20, #0x130
  40cfcc:	bl	401ca8 <ferror@plt+0x718>
  40cfd0:	mov	x1, #0x0                   	// #0
  40cfd4:	bl	401cb8 <ferror@plt+0x728>
  40cfd8:	ldr	x1, [x0]
  40cfdc:	str	x0, [sp, #200]
  40cfe0:	cbnz	x1, 40d13c <ferror@plt+0xbbac>
  40cfe4:	ldr	x1, [x0, #32]
  40cfe8:	cbnz	x1, 40d13c <ferror@plt+0xbbac>
  40cfec:	ldr	x27, [x0, #16]
  40cff0:	b	40c9cc <ferror@plt+0xb43c>
  40cff4:	ldr	x1, [sp, #200]
  40cff8:	cmp	w0, #0x64
  40cffc:	ldr	w0, [x1]
  40d000:	b.eq	40d00c <ferror@plt+0xba7c>  // b.none
  40d004:	cmp	w0, #0x2
  40d008:	b.eq	40d2f8 <ferror@plt+0xbd68>  // b.none
  40d00c:	sub	w2, w0, #0x2
  40d010:	cmp	w2, #0x1
  40d014:	b.ls	40d26c <ferror@plt+0xbcdc>  // b.plast
  40d018:	ldr	x0, [sp, #304]
  40d01c:	ldr	x1, [x0]
  40d020:	cbz	x1, 40d2ec <ferror@plt+0xbd5c>
  40d024:	bl	406080 <ferror@plt+0x4af0>
  40d028:	mov	x1, x0
  40d02c:	b	40be8c <ferror@plt+0xa8fc>
  40d030:	ldr	x0, [sp, #200]
  40d034:	mov	x1, #0x0                   	// #0
  40d038:	ldr	w0, [x0]
  40d03c:	sub	w0, w0, #0x2
  40d040:	cmp	w0, #0x1
  40d044:	b.ls	40be8c <ferror@plt+0xa8fc>  // b.plast
  40d048:	ldr	x0, [sp, #304]
  40d04c:	ldr	x1, [x0]
  40d050:	cbnz	x1, 40be84 <ferror@plt+0xa8f4>
  40d054:	ldr	x1, [x0, #32]
  40d058:	cbz	x1, 40be8c <ferror@plt+0xa8fc>
  40d05c:	b	40be84 <ferror@plt+0xa8f4>
  40d060:	ldr	x2, [x1, #32]
  40d064:	cbz	x2, 40ce2c <ferror@plt+0xb89c>
  40d068:	b	40c51c <ferror@plt+0xaf8c>
  40d06c:	bl	4055c0 <ferror@plt+0x4030>
  40d070:	cbnz	x0, 40d160 <ferror@plt+0xbbd0>
  40d074:	ldr	x0, [sp, #96]
  40d078:	mov	x1, #0x2                   	// #2
  40d07c:	bl	4057d0 <ferror@plt+0x4240>
  40d080:	b	40b79c <ferror@plt+0xa20c>
  40d084:	mov	x2, x27
  40d088:	mov	x1, x20
  40d08c:	add	x0, sp, #0x168
  40d090:	bl	403dc8 <ferror@plt+0x2838>
  40d094:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40d098:	adrp	x2, 42c000 <ferror@plt+0x2aa70>
  40d09c:	add	x19, x2, #0x248
  40d0a0:	ldr	x1, [x0, #584]
  40d0a4:	add	x0, sp, #0x168
  40d0a8:	ldr	x1, [x1, #1112]
  40d0ac:	bl	402478 <ferror@plt+0xee8>
  40d0b0:	mov	x1, x21
  40d0b4:	add	x0, sp, #0x168
  40d0b8:	bl	403c78 <ferror@plt+0x26e8>
  40d0bc:	cbnz	w0, 40d1d8 <ferror@plt+0xbc48>
  40d0c0:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40d0c4:	mov	w1, #0x4                   	// #4
  40d0c8:	ldr	x3, [x0, #584]
  40d0cc:	add	x0, sp, #0x168
  40d0d0:	ldr	x3, [x3, #1800]
  40d0d4:	blr	x3
  40d0d8:	cbnz	w0, 40d1d8 <ferror@plt+0xbc48>
  40d0dc:	add	x0, sp, #0x168
  40d0e0:	bl	403d68 <ferror@plt+0x27d8>
  40d0e4:	b	40ca08 <ferror@plt+0xb478>
  40d0e8:	add	x1, sp, #0xc0
  40d0ec:	add	x0, sp, #0xc8
  40d0f0:	bl	406160 <ferror@plt+0x4bd0>
  40d0f4:	cbnz	w0, 40c54c <ferror@plt+0xafbc>
  40d0f8:	ldrb	w21, [sp, #192]
  40d0fc:	add	x0, sp, #0xc8
  40d100:	bl	405810 <ferror@plt+0x4280>
  40d104:	b	40ce44 <ferror@plt+0xb8b4>
  40d108:	ldr	x0, [sp, #96]
  40d10c:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40d110:	ldr	x1, [sp, #304]
  40d114:	add	x19, x19, #0x248
  40d118:	bl	405fc8 <ferror@plt+0x4a38>
  40d11c:	strb	wzr, [sp, #408]
  40d120:	b	40be94 <ferror@plt+0xa904>
  40d124:	ldr	x0, [sp, #96]
  40d128:	ldr	x1, [sp, #200]
  40d12c:	bl	405fc8 <ferror@plt+0x4a38>
  40d130:	b	40ba28 <ferror@plt+0xa498>
  40d134:	ldr	x1, [x2, #8]
  40d138:	b	40ce30 <ferror@plt+0xb8a0>
  40d13c:	mov	x1, #0x0                   	// #0
  40d140:	mov	w0, #0xf                   	// #15
  40d144:	bl	402680 <ferror@plt+0x10f0>
  40d148:	cmp	w0, #0x0
  40d14c:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40d150:	mov	w28, w0
  40d154:	add	x19, x19, #0x248
  40d158:	cset	w26, eq  // eq = none
  40d15c:	b	40be40 <ferror@plt+0xa8b0>
  40d160:	ldr	x0, [sp, #304]
  40d164:	bl	4055c0 <ferror@plt+0x4030>
  40d168:	cmp	x0, #0x0
  40d16c:	cset	w19, ne  // ne = any
  40d170:	b	40b840 <ferror@plt+0xa2b0>
  40d174:	add	x2, sp, #0xc0
  40d178:	mov	x0, x20
  40d17c:	bl	40a018 <ferror@plt+0x8a88>
  40d180:	mov	w28, w0
  40d184:	cbz	w0, 40c390 <ferror@plt+0xae00>
  40d188:	b	40bc90 <ferror@plt+0xa700>
  40d18c:	ldr	x0, [x1, #32]
  40d190:	cbnz	x0, 40b908 <ferror@plt+0xa378>
  40d194:	bl	40a208 <ferror@plt+0x8c78>
  40d198:	cbz	w0, 40b908 <ferror@plt+0xa378>
  40d19c:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40d1a0:	mov	w28, w0
  40d1a4:	add	x19, x19, #0x248
  40d1a8:	mov	w26, #0x0                   	// #0
  40d1ac:	b	40b668 <ferror@plt+0xa0d8>
  40d1b0:	ldr	x19, [x1, #8]
  40d1b4:	b	40ca6c <ferror@plt+0xb4dc>
  40d1b8:	mov	x4, #0x0                   	// #0
  40d1bc:	b	40bc6c <ferror@plt+0xa6dc>
  40d1c0:	mov	x21, #0x0                   	// #0
  40d1c4:	b	40c5ac <ferror@plt+0xb01c>
  40d1c8:	mov	x1, #0x0                   	// #0
  40d1cc:	b	40c604 <ferror@plt+0xb074>
  40d1d0:	mov	x1, #0x0                   	// #0
  40d1d4:	b	40c084 <ferror@plt+0xaaf4>
  40d1d8:	mov	w28, w0
  40d1dc:	add	x0, sp, #0x168
  40d1e0:	bl	403d68 <ferror@plt+0x27d8>
  40d1e4:	mov	w26, #0x0                   	// #0
  40d1e8:	mov	x1, x27
  40d1ec:	mov	x0, x24
  40d1f0:	bl	401ca8 <ferror@plt+0x718>
  40d1f4:	ldr	x1, [x0, #8]
  40d1f8:	bl	401930 <ferror@plt+0x3a0>
  40d1fc:	b	40be40 <ferror@plt+0xa8b0>
  40d200:	bl	401a10 <ferror@plt+0x480>
  40d204:	and	w1, w27, #0x1
  40d208:	mov	x0, x20
  40d20c:	add	w1, w1, #0x1c
  40d210:	bl	40a850 <ferror@plt+0x92c0>
  40d214:	b	40bb0c <ferror@plt+0xa57c>
  40d218:	mov	x1, #0x0                   	// #0
  40d21c:	mov	w0, #0xd                   	// #13
  40d220:	bl	402680 <ferror@plt+0x10f0>
  40d224:	cmp	w0, #0x0
  40d228:	mov	w28, w0
  40d22c:	cset	w26, eq  // eq = none
  40d230:	b	40c92c <ferror@plt+0xb39c>
  40d234:	cmp	x0, #0x0
  40d238:	cset	w19, eq  // eq = none
  40d23c:	b	40b840 <ferror@plt+0xa2b0>
  40d240:	cmp	x0, #0x0
  40d244:	cset	w19, le
  40d248:	b	40b840 <ferror@plt+0xa2b0>
  40d24c:	cmp	x0, #0x0
  40d250:	cset	w19, ne  // ne = any
  40d254:	b	40b840 <ferror@plt+0xa2b0>
  40d258:	adrp	x19, 42c000 <ferror@plt+0x2aa70>
  40d25c:	mov	w26, #0x0                   	// #0
  40d260:	add	x19, x19, #0x248
  40d264:	mov	w28, #0x8                   	// #8
  40d268:	b	40b668 <ferror@plt+0xa0d8>
  40d26c:	cmp	w0, #0x3
  40d270:	b.eq	40d32c <ferror@plt+0xbd9c>  // b.none
  40d274:	ldr	x0, [sp, #304]
  40d278:	ldr	x26, [x0, #16]
  40d27c:	mov	x0, x20
  40d280:	bl	409ea0 <ferror@plt+0x8910>
  40d284:	add	x0, x0, #0x80
  40d288:	mov	x1, x26
  40d28c:	bl	401ca8 <ferror@plt+0x718>
  40d290:	ldr	x0, [x0]
  40d294:	bl	401260 <strlen@plt>
  40d298:	mov	x1, x0
  40d29c:	b	40be8c <ferror@plt+0xa8fc>
  40d2a0:	ldrb	w1, [x25, x1]
  40d2a4:	cmp	w1, #0x4b
  40d2a8:	b.ne	40ca40 <ferror@plt+0xb4b0>  // b.any
  40d2ac:	mov	x1, #0x0                   	// #0
  40d2b0:	bl	401cb8 <ferror@plt+0x728>
  40d2b4:	mov	x2, x0
  40d2b8:	mov	x1, #0x1                   	// #1
  40d2bc:	mov	x0, x23
  40d2c0:	ldr	x3, [x2]
  40d2c4:	add	x3, x3, x1
  40d2c8:	str	x3, [x2]
  40d2cc:	bl	401930 <ferror@plt+0x3a0>
  40d2d0:	b	40ca48 <ferror@plt+0xb4b8>
  40d2d4:	mov	x1, #0x0                   	// #0
  40d2d8:	b	40bdd8 <ferror@plt+0xa848>
  40d2dc:	ldr	x0, [x8, #32]
  40d2e0:	cmp	x0, #0x0
  40d2e4:	csel	x1, x1, xzr, ne  // ne = any
  40d2e8:	b	40cfc8 <ferror@plt+0xba38>
  40d2ec:	ldr	x1, [x0, #32]
  40d2f0:	cbz	x1, 40d278 <ferror@plt+0xbce8>
  40d2f4:	b	40d024 <ferror@plt+0xba94>
  40d2f8:	ldr	x0, [sp, #304]
  40d2fc:	ldr	x1, [x0, #8]
  40d300:	b	40be8c <ferror@plt+0xa8fc>
  40d304:	mov	x0, x20
  40d308:	bl	409e18 <ferror@plt+0x8888>
  40d30c:	b	40cb18 <ferror@plt+0xb588>
  40d310:	mov	x1, #0x0                   	// #0
  40d314:	mov	w0, #0xd                   	// #13
  40d318:	bl	402680 <ferror@plt+0x10f0>
  40d31c:	cmp	w0, #0x0
  40d320:	mov	w28, w0
  40d324:	cset	w26, eq  // eq = none
  40d328:	b	40cb78 <ferror@plt+0xb5e8>
  40d32c:	ldr	x26, [x1, #8]
  40d330:	b	40d27c <ferror@plt+0xbcec>
  40d334:	nop
  40d338:	ldr	x0, [x0]
  40d33c:	b	401470 <free@plt>
  40d340:	stp	x29, x30, [sp, #-32]!
  40d344:	mov	x29, sp
  40d348:	str	x19, [sp, #16]
  40d34c:	mov	x19, x0
  40d350:	ldr	x0, [x19], #16
  40d354:	bl	401470 <free@plt>
  40d358:	mov	x0, x19
  40d35c:	ldr	x19, [sp, #16]
  40d360:	ldp	x29, x30, [sp], #32
  40d364:	b	405810 <ferror@plt+0x4280>
  40d368:	ldr	x0, [x0]
  40d36c:	ldr	x1, [x1]
  40d370:	b	401430 <strcmp@plt>
  40d374:	nop
  40d378:	stp	x29, x30, [sp, #-96]!
  40d37c:	mov	x29, sp
  40d380:	stp	x21, x22, [sp, #32]
  40d384:	mov	w22, w3
  40d388:	cmp	w22, #0x0
  40d38c:	str	x25, [sp, #64]
  40d390:	mov	x25, x0
  40d394:	stp	x23, x24, [sp, #48]
  40d398:	mov	x23, x2
  40d39c:	mov	x0, x1
  40d3a0:	mov	x24, x4
  40d3a4:	mov	x1, x23
  40d3a8:	cset	w2, eq  // eq = none
  40d3ac:	stp	x19, x20, [sp, #16]
  40d3b0:	bl	40b040 <ferror@plt+0x9ab0>
  40d3b4:	ldr	x1, [x25, #88]
  40d3b8:	add	x21, x25, #0x50
  40d3bc:	mov	x20, x0
  40d3c0:	mov	x19, #0x0                   	// #0
  40d3c4:	cbnz	x1, 40d3d8 <ferror@plt+0xbe48>
  40d3c8:	b	40d440 <ferror@plt+0xbeb0>
  40d3cc:	ldr	x1, [x25, #88]
  40d3d0:	cmp	x1, x19
  40d3d4:	b.ls	40d440 <ferror@plt+0xbeb0>  // b.plast
  40d3d8:	mov	x1, x19
  40d3dc:	mov	x0, x21
  40d3e0:	bl	401ca8 <ferror@plt+0x718>
  40d3e4:	add	x19, x19, #0x1
  40d3e8:	ldr	x1, [x0]
  40d3ec:	cmp	x1, x20
  40d3f0:	b.ne	40d3cc <ferror@plt+0xbe3c>  // b.any
  40d3f4:	ldr	x0, [x0, #8]
  40d3f8:	cmp	w22, w0
  40d3fc:	b.ne	40d3cc <ferror@plt+0xbe3c>  // b.any
  40d400:	cmp	w22, #0x1
  40d404:	adrp	x0, 413000 <ferror@plt+0x11a70>
  40d408:	adrp	x3, 415000 <ferror@plt+0x13a70>
  40d40c:	add	x0, x0, #0x3c8
  40d410:	add	x3, x3, #0xe48
  40d414:	mov	x2, x23
  40d418:	mov	x1, x24
  40d41c:	csel	x3, x3, x0, eq  // eq = none
  40d420:	mov	w0, #0x1f                  	// #31
  40d424:	bl	402680 <ferror@plt+0x10f0>
  40d428:	ldp	x19, x20, [sp, #16]
  40d42c:	ldp	x21, x22, [sp, #32]
  40d430:	ldp	x23, x24, [sp, #48]
  40d434:	ldr	x25, [sp, #64]
  40d438:	ldp	x29, x30, [sp], #96
  40d43c:	ret
  40d440:	mov	x0, x21
  40d444:	add	x1, sp, #0x50
  40d448:	stp	x20, x22, [sp, #80]
  40d44c:	bl	401a10 <ferror@plt+0x480>
  40d450:	mov	w0, #0x0                   	// #0
  40d454:	ldp	x19, x20, [sp, #16]
  40d458:	ldp	x21, x22, [sp, #32]
  40d45c:	ldp	x23, x24, [sp, #48]
  40d460:	ldr	x25, [sp, #64]
  40d464:	ldp	x29, x30, [sp], #96
  40d468:	ret
  40d46c:	nop
  40d470:	stp	x29, x30, [sp, #-32]!
  40d474:	mov	x2, #0x0                   	// #0
  40d478:	mov	x29, sp
  40d47c:	stp	x19, x20, [sp, #16]
  40d480:	mov	x19, x0
  40d484:	mov	x20, x1
  40d488:	mov	x1, #0x1                   	// #1
  40d48c:	bl	401890 <ferror@plt+0x300>
  40d490:	add	x0, x19, #0x80
  40d494:	mov	x1, #0x8                   	// #8
  40d498:	adrp	x2, 40d000 <ferror@plt+0xba70>
  40d49c:	add	x2, x2, #0x338
  40d4a0:	bl	401890 <ferror@plt+0x300>
  40d4a4:	add	x0, x19, #0xa8
  40d4a8:	adrp	x2, 40d000 <ferror@plt+0xba70>
  40d4ac:	mov	x1, #0x40                  	// #64
  40d4b0:	add	x2, x2, #0x340
  40d4b4:	bl	401890 <ferror@plt+0x300>
  40d4b8:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40d4bc:	ldr	x0, [x0, #584]
  40d4c0:	ldr	x0, [x0, #1248]
  40d4c4:	ldrb	w0, [x0]
  40d4c8:	cmp	w0, #0x64
  40d4cc:	b.eq	40d4f8 <ferror@plt+0xbf68>  // b.none
  40d4d0:	add	x0, x19, #0x50
  40d4d4:	mov	x2, #0x0                   	// #0
  40d4d8:	mov	x1, #0x10                  	// #16
  40d4dc:	bl	401890 <ferror@plt+0x300>
  40d4e0:	add	x0, x19, #0x28
  40d4e4:	mov	x2, #0x0                   	// #0
  40d4e8:	mov	x1, #0x8                   	// #8
  40d4ec:	bl	401890 <ferror@plt+0x300>
  40d4f0:	str	xzr, [x19, #120]
  40d4f4:	strb	wzr, [x19, #216]
  40d4f8:	str	x20, [x19, #208]
  40d4fc:	ldp	x19, x20, [sp, #16]
  40d500:	ldp	x29, x30, [sp], #32
  40d504:	ret
  40d508:	stp	x29, x30, [sp, #-32]!
  40d50c:	mov	x29, sp
  40d510:	ldr	x1, [x0, #8]
  40d514:	str	x19, [sp, #16]
  40d518:	mov	x19, x0
  40d51c:	bl	401930 <ferror@plt+0x3a0>
  40d520:	ldr	x1, [x19, #136]
  40d524:	add	x0, x19, #0x80
  40d528:	bl	401930 <ferror@plt+0x3a0>
  40d52c:	ldr	x1, [x19, #176]
  40d530:	add	x0, x19, #0xa8
  40d534:	bl	401930 <ferror@plt+0x3a0>
  40d538:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40d53c:	ldr	x0, [x0, #584]
  40d540:	ldr	x0, [x0, #1248]
  40d544:	ldrb	w0, [x0]
  40d548:	cmp	w0, #0x64
  40d54c:	b.eq	40d570 <ferror@plt+0xbfe0>  // b.none
  40d550:	ldr	x1, [x19, #88]
  40d554:	add	x0, x19, #0x50
  40d558:	bl	401930 <ferror@plt+0x3a0>
  40d55c:	ldr	x1, [x19, #48]
  40d560:	add	x0, x19, #0x28
  40d564:	bl	401930 <ferror@plt+0x3a0>
  40d568:	str	xzr, [x19, #120]
  40d56c:	strb	wzr, [x19, #216]
  40d570:	ldr	x19, [sp, #16]
  40d574:	ldp	x29, x30, [sp], #32
  40d578:	ret
  40d57c:	nop
  40d580:	stp	x29, x30, [sp, #-32]!
  40d584:	mov	x29, sp
  40d588:	str	x19, [sp, #16]
  40d58c:	mov	x19, x0
  40d590:	bl	401cd0 <ferror@plt+0x740>
  40d594:	add	x0, x19, #0x80
  40d598:	bl	401cd0 <ferror@plt+0x740>
  40d59c:	add	x0, x19, #0xa8
  40d5a0:	bl	401cd0 <ferror@plt+0x740>
  40d5a4:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40d5a8:	ldr	x0, [x0, #584]
  40d5ac:	ldr	x0, [x0, #1248]
  40d5b0:	ldrb	w0, [x0]
  40d5b4:	cmp	w0, #0x64
  40d5b8:	b.ne	40d5c8 <ferror@plt+0xc038>  // b.any
  40d5bc:	ldr	x19, [sp, #16]
  40d5c0:	ldp	x29, x30, [sp], #32
  40d5c4:	ret
  40d5c8:	add	x0, x19, #0x50
  40d5cc:	bl	401cd0 <ferror@plt+0x740>
  40d5d0:	add	x0, x19, #0x28
  40d5d4:	ldr	x19, [sp, #16]
  40d5d8:	ldp	x29, x30, [sp], #32
  40d5dc:	b	401cd0 <ferror@plt+0x740>
  40d5e0:	stp	x29, x30, [sp, #-48]!
  40d5e4:	mov	x29, sp
  40d5e8:	stp	x21, x22, [sp, #32]
  40d5ec:	mov	x21, x1
  40d5f0:	mov	x22, x0
  40d5f4:	ldr	x1, [x0, #8]
  40d5f8:	bl	401930 <ferror@plt+0x3a0>
  40d5fc:	ldr	x1, [x21, #16]
  40d600:	mov	x0, x22
  40d604:	bl	4018c8 <ferror@plt+0x338>
  40d608:	ldr	x0, [x21, #8]
  40d60c:	str	x0, [x22, #8]
  40d610:	ldr	x0, [x21, #8]
  40d614:	cbz	x0, 40d65c <ferror@plt+0xc0cc>
  40d618:	stp	x19, x20, [sp, #16]
  40d61c:	mov	x19, #0x0                   	// #0
  40d620:	mov	x1, x19
  40d624:	mov	x0, x22
  40d628:	bl	401ca8 <ferror@plt+0x718>
  40d62c:	mov	x1, x19
  40d630:	mov	x20, x0
  40d634:	mov	x0, x21
  40d638:	bl	401ca8 <ferror@plt+0x718>
  40d63c:	mov	x1, x0
  40d640:	mov	x0, x20
  40d644:	bl	405fc8 <ferror@plt+0x4a38>
  40d648:	add	x19, x19, #0x1
  40d64c:	ldr	x1, [x21, #8]
  40d650:	cmp	x1, x19
  40d654:	b.hi	40d620 <ferror@plt+0xc090>  // b.pmore
  40d658:	ldp	x19, x20, [sp, #16]
  40d65c:	ldp	x21, x22, [sp, #32]
  40d660:	ldp	x29, x30, [sp], #48
  40d664:	ret
  40d668:	stp	x29, x30, [sp, #-96]!
  40d66c:	mov	x29, sp
  40d670:	stp	x19, x20, [sp, #16]
  40d674:	mov	x19, x0
  40d678:	str	x21, [sp, #32]
  40d67c:	mov	x21, x1
  40d680:	bl	4018c8 <ferror@plt+0x338>
  40d684:	ldr	x0, [x19, #24]
  40d688:	cmp	x0, #0x30
  40d68c:	b.eq	40d6d4 <ferror@plt+0xc144>  // b.none
  40d690:	ldr	x0, [x19, #8]
  40d694:	cmp	x21, x0
  40d698:	add	x20, sp, #0x30
  40d69c:	b.ls	40d6c4 <ferror@plt+0xc134>  // b.plast
  40d6a0:	mov	x0, x20
  40d6a4:	mov	w1, #0x1                   	// #1
  40d6a8:	bl	40d720 <ferror@plt+0xc190>
  40d6ac:	mov	x0, x19
  40d6b0:	mov	x1, x20
  40d6b4:	bl	401a10 <ferror@plt+0x480>
  40d6b8:	ldr	x0, [x19, #8]
  40d6bc:	cmp	x0, x21
  40d6c0:	b.cc	40d6a0 <ferror@plt+0xc110>  // b.lo, b.ul, b.last
  40d6c4:	ldp	x19, x20, [sp, #16]
  40d6c8:	ldr	x21, [sp, #32]
  40d6cc:	ldp	x29, x30, [sp], #96
  40d6d0:	ret
  40d6d4:	ldr	x1, [x19, #32]
  40d6d8:	adrp	x0, 405000 <ferror@plt+0x3a70>
  40d6dc:	add	x0, x0, #0x810
  40d6e0:	cmp	x1, x0
  40d6e4:	ldr	x0, [x19, #8]
  40d6e8:	b.ne	40d694 <ferror@plt+0xc104>  // b.any
  40d6ec:	cmp	x21, x0
  40d6f0:	add	x20, sp, #0x30
  40d6f4:	b.ls	40d6c4 <ferror@plt+0xc134>  // b.plast
  40d6f8:	mov	x0, x20
  40d6fc:	mov	x1, #0x2                   	// #2
  40d700:	bl	4057d0 <ferror@plt+0x4240>
  40d704:	mov	x0, x19
  40d708:	mov	x1, x20
  40d70c:	bl	401a10 <ferror@plt+0x480>
  40d710:	ldr	x0, [x19, #8]
  40d714:	cmp	x21, x0
  40d718:	b.hi	40d6f8 <ferror@plt+0xc168>  // b.pmore
  40d71c:	b	40d6c4 <ferror@plt+0xc134>
  40d720:	stp	x29, x30, [sp, #-32]!
  40d724:	tst	w1, #0xff
  40d728:	mov	x29, sp
  40d72c:	str	x19, [sp, #16]
  40d730:	mov	x19, x0
  40d734:	b.eq	40d75c <ferror@plt+0xc1cc>  // b.none
  40d738:	mov	x1, #0x30                  	// #48
  40d73c:	adrp	x2, 405000 <ferror@plt+0x3a70>
  40d740:	add	x2, x2, #0x810
  40d744:	bl	401890 <ferror@plt+0x300>
  40d748:	mov	x0, x19
  40d74c:	mov	x1, #0x1                   	// #1
  40d750:	ldr	x19, [sp, #16]
  40d754:	ldp	x29, x30, [sp], #32
  40d758:	b	40d668 <ferror@plt+0xc0d8>
  40d75c:	mov	x1, #0x28                  	// #40
  40d760:	adrp	x2, 401000 <memcpy@plt-0x240>
  40d764:	add	x2, x2, #0xcd0
  40d768:	bl	401890 <ferror@plt+0x300>
  40d76c:	mov	x0, x19
  40d770:	mov	x1, #0x1                   	// #1
  40d774:	ldr	x19, [sp, #16]
  40d778:	ldp	x29, x30, [sp], #32
  40d77c:	b	40d668 <ferror@plt+0xc0d8>
  40d780:	ldr	w2, [x1]
  40d784:	str	w2, [x0]
  40d788:	cmp	w2, #0x4
  40d78c:	b.hi	40d7a4 <ferror@plt+0xc214>  // b.pmore
  40d790:	cmp	w2, #0x2
  40d794:	b.hi	40d7c4 <ferror@plt+0xc234>  // b.pmore
  40d798:	ldp	x2, x3, [x1, #8]
  40d79c:	stp	x2, x3, [x0, #8]
  40d7a0:	ret
  40d7a4:	cmp	w2, #0x5
  40d7a8:	b.eq	40d7b8 <ferror@plt+0xc228>  // b.none
  40d7ac:	sub	w2, w2, #0x9
  40d7b0:	cmp	w2, #0x2
  40d7b4:	b.hi	40d7a0 <ferror@plt+0xc210>  // b.pmore
  40d7b8:	add	x1, x1, #0x8
  40d7bc:	add	x0, x0, #0x8
  40d7c0:	b	405fc8 <ferror@plt+0x4a38>
  40d7c4:	ldp	x4, x5, [x1, #8]
  40d7c8:	add	x2, x0, #0x8
  40d7cc:	stp	x4, x5, [x0, #8]
  40d7d0:	add	x3, x1, #0x8
  40d7d4:	ldp	x0, x1, [x1, #24]
  40d7d8:	stp	x0, x1, [x2, #16]
  40d7dc:	ldp	x0, x1, [x3, #32]
  40d7e0:	stp	x0, x1, [x2, #32]
  40d7e4:	ret
  40d7e8:	ldr	w1, [x0]
  40d7ec:	cmp	w1, #0x5
  40d7f0:	b.eq	40d800 <ferror@plt+0xc270>  // b.none
  40d7f4:	sub	w1, w1, #0x9
  40d7f8:	cmp	w1, #0x2
  40d7fc:	b.hi	40d808 <ferror@plt+0xc278>  // b.pmore
  40d800:	add	x0, x0, #0x8
  40d804:	b	405810 <ferror@plt+0x4280>
  40d808:	ret
  40d80c:	nop
  40d810:	stp	x29, x30, [sp, #-48]!
  40d814:	adrp	x5, 42c000 <ferror@plt+0x2aa70>
  40d818:	adrp	x3, 416000 <ferror@plt+0x14a70>
  40d81c:	mov	x29, sp
  40d820:	stp	x19, x20, [sp, #16]
  40d824:	add	x3, x3, #0xb78
  40d828:	adrp	x2, 415000 <ferror@plt+0x13a70>
  40d82c:	ldr	x19, [x5, #584]
  40d830:	add	x2, x2, #0xd38
  40d834:	str	x21, [sp, #32]
  40d838:	mov	w4, #0x4b                  	// #75
  40d83c:	mov	w20, w0
  40d840:	mov	x21, x1
  40d844:	str	x2, [x19, #1120]
  40d848:	mov	x0, x2
  40d84c:	strb	w4, [x19, #1140]
  40d850:	str	x3, [x19, #1256]
  40d854:	bl	401260 <strlen@plt>
  40d858:	strb	w0, [x19, #1136]
  40d85c:	mov	x1, x21
  40d860:	adrp	x4, 40d000 <ferror@plt+0xba70>
  40d864:	adrp	x3, 40e000 <ferror@plt+0xca70>
  40d868:	add	x4, x4, #0x938
  40d86c:	add	x3, x3, #0x1c0
  40d870:	adrp	x2, 40d000 <ferror@plt+0xba70>
  40d874:	add	x2, x2, #0xe08
  40d878:	mov	w0, w20
  40d87c:	ldr	x21, [sp, #32]
  40d880:	str	x4, [x19, #1784]
  40d884:	str	x3, [x19, #1792]
  40d888:	adrp	x4, 415000 <ferror@plt+0x13a70>
  40d88c:	str	x2, [x19, #1800]
  40d890:	add	x4, x4, #0xe50
  40d894:	ldp	x19, x20, [sp, #16]
  40d898:	adrp	x3, 415000 <ferror@plt+0x13a70>
  40d89c:	ldp	x29, x30, [sp], #48
  40d8a0:	add	x3, x3, #0xe60
  40d8a4:	adrp	x2, 415000 <ferror@plt+0x13a70>
  40d8a8:	add	x2, x2, #0xe70
  40d8ac:	b	402f10 <ferror@plt+0x1980>
  40d8b0:	stp	x29, x30, [sp, #-32]!
  40d8b4:	mov	x29, sp
  40d8b8:	ldp	x1, x0, [x0]
  40d8bc:	str	x19, [sp, #16]
  40d8c0:	ldrb	w19, [x1, x0]
  40d8c4:	bl	401440 <__ctype_b_loc@plt>
  40d8c8:	ldr	x0, [x0]
  40d8cc:	ubfiz	x1, x19, #1, #8
  40d8d0:	ldrh	w0, [x0, x1]
  40d8d4:	tbnz	w0, #11, 40d8f4 <ferror@plt+0xc364>
  40d8d8:	cmp	w19, #0x40
  40d8dc:	b.hi	40d904 <ferror@plt+0xc374>  // b.pmore
  40d8e0:	cmp	w19, #0x2e
  40d8e4:	cset	w0, ne  // ne = any
  40d8e8:	ldr	x19, [sp, #16]
  40d8ec:	ldp	x29, x30, [sp], #32
  40d8f0:	ret
  40d8f4:	mov	w0, #0x0                   	// #0
  40d8f8:	ldr	x19, [sp, #16]
  40d8fc:	ldp	x29, x30, [sp], #32
  40d900:	ret
  40d904:	adrp	x2, 42c000 <ferror@plt+0x2aa70>
  40d908:	mov	w1, #0x46                  	// #70
  40d90c:	mov	w0, #0x5a                  	// #90
  40d910:	ldr	x2, [x2, #584]
  40d914:	ldr	x2, [x2, #1248]
  40d918:	ldrb	w2, [x2]
  40d91c:	cmp	w2, #0x64
  40d920:	csel	w0, w0, w1, ne  // ne = any
  40d924:	cmp	w19, w0
  40d928:	cset	w0, gt
  40d92c:	ldr	x19, [sp, #16]
  40d930:	ldp	x29, x30, [sp], #32
  40d934:	ret
  40d938:	stp	x29, x30, [sp, #-80]!
  40d93c:	adrp	x1, 413000 <ferror@plt+0x11a70>
  40d940:	mov	x29, sp
  40d944:	ldr	x4, [x1, #2936]
  40d948:	stp	x19, x20, [sp, #16]
  40d94c:	mov	x19, x0
  40d950:	ldp	x5, x1, [x0]
  40d954:	stp	x21, x22, [sp, #32]
  40d958:	add	x21, x1, #0x1
  40d95c:	str	x21, [x0, #8]
  40d960:	ldrb	w20, [x5, x1]
  40d964:	cbz	x4, 40da08 <ferror@plt+0xc478>
  40d968:	adrp	x2, 413000 <ferror@plt+0x11a70>
  40d96c:	add	x2, x2, #0xb80
  40d970:	ldr	w0, [x0, #36]
  40d974:	add	x4, x2, x4
  40d978:	b	40d984 <ferror@plt+0xc3f4>
  40d97c:	cmp	x4, x2
  40d980:	b.eq	40da08 <ferror@plt+0xc478>  // b.none
  40d984:	ldrb	w3, [x2]
  40d988:	add	x2, x2, #0x1
  40d98c:	cmp	w0, w3
  40d990:	b.ne	40d97c <ferror@plt+0xc3ec>  // b.any
  40d994:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40d998:	ldr	x0, [x0, #584]
  40d99c:	ldrh	w0, [x0, #1138]
  40d9a0:	tbz	w0, #0, 40d9bc <ferror@plt+0xc42c>
  40d9a4:	bl	401440 <__ctype_b_loc@plt>
  40d9a8:	mov	x21, x0
  40d9ac:	ldr	x0, [x0]
  40d9b0:	ubfiz	x20, x20, #1, #8
  40d9b4:	ldrh	w0, [x0, x20]
  40d9b8:	tbnz	w0, #13, 40dc28 <ferror@plt+0xc698>
  40d9bc:	ldr	x1, [x19, #48]
  40d9c0:	add	x20, x19, #0x28
  40d9c4:	mov	x0, x20
  40d9c8:	bl	401930 <ferror@plt+0x3a0>
  40d9cc:	ldp	x1, x2, [x19]
  40d9d0:	mov	x0, x20
  40d9d4:	add	x1, x1, x2
  40d9d8:	ldurb	w1, [x1, #-1]
  40d9dc:	bl	401a20 <ferror@plt+0x490>
  40d9e0:	mov	x0, x20
  40d9e4:	mov	w1, #0x0                   	// #0
  40d9e8:	bl	401a20 <ferror@plt+0x490>
  40d9ec:	mov	w1, #0x2d                  	// #45
  40d9f0:	mov	w0, #0x0                   	// #0
  40d9f4:	str	w1, [x19, #32]
  40d9f8:	ldp	x19, x20, [sp, #16]
  40d9fc:	ldp	x21, x22, [sp, #32]
  40da00:	ldp	x29, x30, [sp], #80
  40da04:	ret
  40da08:	sub	w2, w20, #0x24
  40da0c:	and	w0, w2, #0xff
  40da10:	cmp	w0, #0x5a
  40da14:	b.ls	40da44 <ferror@plt+0xc4b4>  // b.plast
  40da18:	cmp	w20, #0x2e
  40da1c:	b.hi	40daec <ferror@plt+0xc55c>  // b.pmore
  40da20:	cmp	w20, #0x21
  40da24:	b.eq	40dc6c <ferror@plt+0xc6dc>  // b.none
  40da28:	b.ls	40dac0 <ferror@plt+0xc530>  // b.plast
  40da2c:	cmp	w20, #0x23
  40da30:	b.ne	40dbc8 <ferror@plt+0xc638>  // b.any
  40da34:	mov	x0, x19
  40da38:	bl	4020c8 <ferror@plt+0xb38>
  40da3c:	mov	w0, #0x0                   	// #0
  40da40:	b	40d9f8 <ferror@plt+0xc468>
  40da44:	adrp	x3, 413000 <ferror@plt+0x11a70>
  40da48:	add	x3, x3, #0xb18
  40da4c:	mov	w0, #0x0                   	// #0
  40da50:	ldrb	w2, [x3, w2, sxtw]
  40da54:	str	w2, [x19, #32]
  40da58:	cmp	w2, #0x1
  40da5c:	b.ne	40d9f8 <ferror@plt+0xc468>  // b.any
  40da60:	cmp	w20, #0x2e
  40da64:	b.ne	40da18 <ferror@plt+0xc488>  // b.any
  40da68:	ldrb	w20, [x5, x21]
  40da6c:	bl	401440 <__ctype_b_loc@plt>
  40da70:	ldr	x0, [x0]
  40da74:	ubfiz	x1, x20, #1, #8
  40da78:	ldrh	w0, [x0, x1]
  40da7c:	tbnz	w0, #11, 40dcac <ferror@plt+0xc71c>
  40da80:	cmp	w20, #0x40
  40da84:	b.ls	40dab0 <ferror@plt+0xc520>  // b.plast
  40da88:	adrp	x2, 42c000 <ferror@plt+0x2aa70>
  40da8c:	mov	w0, #0x5a                  	// #90
  40da90:	mov	w1, #0x46                  	// #70
  40da94:	ldr	x2, [x2, #584]
  40da98:	ldr	x2, [x2, #1248]
  40da9c:	ldrb	w2, [x2]
  40daa0:	cmp	w2, #0x64
  40daa4:	csel	w0, w0, w1, ne  // ne = any
  40daa8:	cmp	w20, w0
  40daac:	b.le	40dcac <ferror@plt+0xc71c>
  40dab0:	mov	x0, x19
  40dab4:	mov	w1, #0x2e                  	// #46
  40dab8:	bl	4020a8 <ferror@plt+0xb18>
  40dabc:	b	40d9f8 <ferror@plt+0xc468>
  40dac0:	cmp	w20, #0xd
  40dac4:	b.hi	40dbc0 <ferror@plt+0xc630>  // b.pmore
  40dac8:	sub	w0, w20, #0x1
  40dacc:	and	w0, w0, #0xff
  40dad0:	cmp	w0, #0x7
  40dad4:	b.ls	40dbc8 <ferror@plt+0xc638>  // b.plast
  40dad8:	mov	x0, x19
  40dadc:	mov	w1, w20
  40dae0:	bl	4021f8 <ferror@plt+0xc68>
  40dae4:	mov	w0, #0x0                   	// #0
  40dae8:	b	40d9f8 <ferror@plt+0xc468>
  40daec:	cmp	w20, #0x46
  40daf0:	b.hi	40db1c <ferror@plt+0xc58c>  // b.pmore
  40daf4:	cmp	w20, #0x40
  40daf8:	b.hi	40db0c <ferror@plt+0xc57c>  // b.pmore
  40dafc:	sub	w0, w20, #0x30
  40db00:	and	w0, w0, #0xff
  40db04:	cmp	w0, #0x9
  40db08:	b.hi	40dbc8 <ferror@plt+0xc638>  // b.pmore
  40db0c:	mov	w1, w20
  40db10:	mov	x0, x19
  40db14:	bl	402228 <ferror@plt+0xc98>
  40db18:	b	40d9f8 <ferror@plt+0xc468>
  40db1c:	cmp	w20, #0x5b
  40db20:	b.ne	40dbc8 <ferror@plt+0xc638>  // b.any
  40db24:	ldr	x1, [x19, #48]
  40db28:	stp	x23, x24, [sp, #48]
  40db2c:	mov	w0, #0x2c                  	// #44
  40db30:	str	w0, [x19, #32]
  40db34:	add	x24, x19, #0x28
  40db38:	mov	x0, x24
  40db3c:	bl	401930 <ferror@plt+0x3a0>
  40db40:	ldr	x2, [x19]
  40db44:	ldrb	w0, [x2, x21]
  40db48:	strb	w0, [sp, #79]
  40db4c:	cbz	w0, 40dc0c <ferror@plt+0xc67c>
  40db50:	mov	x22, #0x0                   	// #0
  40db54:	mov	x20, #0x1                   	// #1
  40db58:	cmp	w0, #0x5c
  40db5c:	add	x23, x21, #0x1
  40db60:	b.eq	40dbd8 <ferror@plt+0xc648>  // b.none
  40db64:	cmp	w0, #0x5b
  40db68:	ldrb	w3, [sp, #79]
  40db6c:	cinc	x1, x20, eq  // eq = none
  40db70:	cmp	w0, #0x5d
  40db74:	cset	x20, eq  // eq = none
  40db78:	cmp	w3, #0xa
  40db7c:	cinc	x22, x22, eq  // eq = none
  40db80:	subs	x20, x1, x20
  40db84:	b.ne	40dcd8 <ferror@plt+0xc748>  // b.any
  40db88:	ldrb	w2, [x2, x23]
  40db8c:	mov	x0, x24
  40db90:	mov	w1, #0x0                   	// #0
  40db94:	strb	w2, [sp, #79]
  40db98:	bl	401a20 <ferror@plt+0x490>
  40db9c:	ldr	x1, [x19, #16]
  40dba0:	mov	w0, #0x0                   	// #0
  40dba4:	add	x22, x1, x22
  40dba8:	stp	x23, x22, [x19, #8]
  40dbac:	ldp	x19, x20, [sp, #16]
  40dbb0:	ldp	x21, x22, [sp, #32]
  40dbb4:	ldp	x23, x24, [sp, #48]
  40dbb8:	ldp	x29, x30, [sp], #80
  40dbbc:	ret
  40dbc0:	cmp	w20, #0x20
  40dbc4:	b.eq	40dad8 <ferror@plt+0xc548>  // b.none
  40dbc8:	mov	w1, w20
  40dbcc:	mov	x0, x19
  40dbd0:	bl	4020a8 <ferror@plt+0xb18>
  40dbd4:	b	40d9f8 <ferror@plt+0xc468>
  40dbd8:	ldrb	w2, [x2, x23]
  40dbdc:	add	x1, sp, #0x4f
  40dbe0:	strb	w2, [sp, #79]
  40dbe4:	mov	x0, x24
  40dbe8:	cmp	w2, #0xa
  40dbec:	add	x21, x21, #0x2
  40dbf0:	cinc	x22, x22, eq  // eq = none
  40dbf4:	cbz	w2, 40dc10 <ferror@plt+0xc680>
  40dbf8:	bl	401a10 <ferror@plt+0x480>
  40dbfc:	ldr	x2, [x19]
  40dc00:	ldrb	w0, [x2, x21]
  40dc04:	strb	w0, [sp, #79]
  40dc08:	cbnz	w0, 40db58 <ferror@plt+0xc5c8>
  40dc0c:	mov	x23, x21
  40dc10:	ldr	x1, [x19, #16]
  40dc14:	str	x23, [x19, #8]
  40dc18:	mov	w0, #0x16                  	// #22
  40dc1c:	bl	402680 <ferror@plt+0x10f0>
  40dc20:	ldp	x23, x24, [sp, #48]
  40dc24:	b	40d9f8 <ferror@plt+0xc468>
  40dc28:	mov	x0, x19
  40dc2c:	bl	402190 <ferror@plt+0xc00>
  40dc30:	ldp	x1, x0, [x19]
  40dc34:	ldr	x3, [x21]
  40dc38:	ldrb	w2, [x1, x0]
  40dc3c:	cmp	w2, #0x5f
  40dc40:	ubfiz	x1, x2, #1, #8
  40dc44:	ldrh	w1, [x3, x1]
  40dc48:	and	w1, w1, #0x8
  40dc4c:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  40dc50:	b.eq	40dcbc <ferror@plt+0xc72c>  // b.none
  40dc54:	add	x0, x0, #0x1
  40dc58:	str	x0, [x19, #8]
  40dc5c:	mov	x0, x19
  40dc60:	bl	4023c0 <ferror@plt+0xe30>
  40dc64:	mov	w0, #0x0                   	// #0
  40dc68:	b	40d9f8 <ferror@plt+0xc468>
  40dc6c:	ldrb	w0, [x5, x21]
  40dc70:	cmp	w0, #0x3d
  40dc74:	b.eq	40dca0 <ferror@plt+0xc710>  // b.none
  40dc78:	cmp	w0, #0x3c
  40dc7c:	b.eq	40dccc <ferror@plt+0xc73c>  // b.none
  40dc80:	cmp	w0, #0x3e
  40dc84:	b.ne	40dbc8 <ferror@plt+0xc638>  // b.any
  40dc88:	mov	w0, #0x12                  	// #18
  40dc8c:	str	w0, [x19, #32]
  40dc90:	add	x1, x1, #0x2
  40dc94:	mov	w0, #0x0                   	// #0
  40dc98:	str	x1, [x19, #8]
  40dc9c:	b	40d9f8 <ferror@plt+0xc468>
  40dca0:	mov	w0, #0x13                  	// #19
  40dca4:	str	w0, [x19, #32]
  40dca8:	b	40dc90 <ferror@plt+0xc700>
  40dcac:	mov	x0, x19
  40dcb0:	mov	w1, #0x2e                  	// #46
  40dcb4:	bl	402228 <ferror@plt+0xc98>
  40dcb8:	b	40d9f8 <ferror@plt+0xc468>
  40dcbc:	ldr	x1, [x19, #16]
  40dcc0:	mov	w0, #0x15                  	// #21
  40dcc4:	bl	402680 <ferror@plt+0x10f0>
  40dcc8:	b	40d9f8 <ferror@plt+0xc468>
  40dccc:	mov	w0, #0x11                  	// #17
  40dcd0:	str	w0, [x19, #32]
  40dcd4:	b	40dc90 <ferror@plt+0xc700>
  40dcd8:	mov	x0, x24
  40dcdc:	add	x1, sp, #0x4f
  40dce0:	bl	401a10 <ferror@plt+0x480>
  40dce4:	mov	x21, x23
  40dce8:	ldr	x2, [x19]
  40dcec:	ldrb	w0, [x2, x23]
  40dcf0:	strb	w0, [sp, #79]
  40dcf4:	cbnz	w0, 40db58 <ferror@plt+0xc5c8>
  40dcf8:	b	40dc0c <ferror@plt+0xc67c>
  40dcfc:	nop
  40dd00:	stp	x29, x30, [sp, #-48]!
  40dd04:	mov	x29, sp
  40dd08:	stp	x19, x20, [sp, #16]
  40dd0c:	mov	x20, x0
  40dd10:	str	x21, [sp, #32]
  40dd14:	and	w21, w1, #0xff
  40dd18:	bl	402490 <ferror@plt+0xf00>
  40dd1c:	mov	w19, w0
  40dd20:	cbnz	w0, 40dd58 <ferror@plt+0xc7c8>
  40dd24:	ldr	w0, [x20, #32]
  40dd28:	cmp	w0, #0x2d
  40dd2c:	b.eq	40dd48 <ferror@plt+0xc7b8>  // b.none
  40dd30:	ldr	x1, [x20, #16]
  40dd34:	mov	w0, #0x18                  	// #24
  40dd38:	ldp	x19, x20, [sp, #16]
  40dd3c:	ldr	x21, [sp, #32]
  40dd40:	ldp	x29, x30, [sp], #48
  40dd44:	b	402680 <ferror@plt+0x10f0>
  40dd48:	ldr	x1, [x20, #40]
  40dd4c:	mov	w2, w21
  40dd50:	mov	x0, x20
  40dd54:	bl	403a40 <ferror@plt+0x24b0>
  40dd58:	mov	w0, w19
  40dd5c:	ldp	x19, x20, [sp, #16]
  40dd60:	ldr	x21, [sp, #32]
  40dd64:	ldp	x29, x30, [sp], #48
  40dd68:	ret
  40dd6c:	nop
  40dd70:	stp	x29, x30, [sp, #-48]!
  40dd74:	mov	x29, sp
  40dd78:	stp	x19, x20, [sp, #16]
  40dd7c:	mov	x19, x0
  40dd80:	and	w20, w1, #0xff
  40dd84:	ldr	x0, [x0, #288]
  40dd88:	mov	w1, w20
  40dd8c:	stp	x21, x22, [sp, #32]
  40dd90:	and	w21, w2, #0xff
  40dd94:	and	w22, w3, #0xff
  40dd98:	bl	401a20 <ferror@plt+0x490>
  40dd9c:	cbnz	w21, 40ddb8 <ferror@plt+0xc828>
  40dda0:	cbnz	w22, 40dddc <ferror@plt+0xc84c>
  40dda4:	mov	x0, x19
  40dda8:	ldp	x19, x20, [sp, #16]
  40ddac:	ldp	x21, x22, [sp, #32]
  40ddb0:	ldp	x29, x30, [sp], #48
  40ddb4:	b	402490 <ferror@plt+0xf00>
  40ddb8:	cmp	w20, #0x30
  40ddbc:	mov	x0, x19
  40ddc0:	cset	w1, ne  // ne = any
  40ddc4:	bl	40dd00 <ferror@plt+0xc770>
  40ddc8:	cbz	w0, 40dda0 <ferror@plt+0xc810>
  40ddcc:	ldp	x19, x20, [sp, #16]
  40ddd0:	ldp	x21, x22, [sp, #32]
  40ddd4:	ldp	x29, x30, [sp], #48
  40ddd8:	ret
  40dddc:	ldr	x0, [x19, #288]
  40dde0:	mov	w1, #0x56                  	// #86
  40dde4:	bl	401a20 <ferror@plt+0x490>
  40dde8:	ldr	x0, [x19, #288]
  40ddec:	mov	w1, #0x2d                  	// #45
  40ddf0:	bl	401a20 <ferror@plt+0x490>
  40ddf4:	mov	x0, x19
  40ddf8:	ldp	x19, x20, [sp, #16]
  40ddfc:	ldp	x21, x22, [sp, #32]
  40de00:	ldp	x29, x30, [sp], #48
  40de04:	b	402490 <ferror@plt+0xf00>
  40de08:	stp	x29, x30, [sp, #-304]!
  40de0c:	mov	x29, sp
  40de10:	stp	x21, x22, [sp, #32]
  40de14:	adrp	x21, 42c000 <ferror@plt+0x2aa70>
  40de18:	stp	x19, x20, [sp, #16]
  40de1c:	mov	x20, x0
  40de20:	ldr	x0, [x21, #584]
  40de24:	stp	x23, x24, [sp, #48]
  40de28:	and	w24, w1, #0x8
  40de2c:	stp	x25, x26, [sp, #64]
  40de30:	and	w25, w1, #0xff
  40de34:	ldr	w2, [x0, #1128]
  40de38:	ldr	w1, [x0, #1132]
  40de3c:	mov	w26, #0x0                   	// #0
  40de40:	cmp	w1, w2
  40de44:	b.ne	40df14 <ferror@plt+0xc984>  // b.any
  40de48:	adrp	x22, 413000 <ferror@plt+0x11a70>
  40de4c:	adrp	x23, 413000 <ferror@plt+0x11a70>
  40de50:	add	x22, x22, #0xab8
  40de54:	add	x23, x23, #0xd00
  40de58:	b	40de8c <ferror@plt+0xc8fc>
  40de5c:	ldr	x0, [x20, #288]
  40de60:	mov	w26, #0x1                   	// #1
  40de64:	bl	401a20 <ferror@plt+0x490>
  40de68:	mov	x0, x20
  40de6c:	bl	402490 <ferror@plt+0xf00>
  40de70:	mov	w19, w0
  40de74:	ldr	x0, [x21, #584]
  40de78:	ldr	w2, [x0, #1128]
  40de7c:	ldr	w1, [x0, #1132]
  40de80:	cmp	w2, w1
  40de84:	b.ne	40df10 <ferror@plt+0xc980>  // b.any
  40de88:	cbnz	w19, 40df40 <ferror@plt+0xc9b0>
  40de8c:	ldr	w19, [x20, #32]
  40de90:	cbz	w19, 40df14 <ferror@plt+0xc984>
  40de94:	cmp	w19, #0x22
  40de98:	b.eq	40de68 <ferror@plt+0xc8d8>  // b.none
  40de9c:	ldrb	w1, [x22, w19, uxtw]
  40dea0:	cmp	w1, #0xff
  40dea4:	b.ne	40de5c <ferror@plt+0xc8cc>  // b.any
  40dea8:	cmp	w19, #0x2e
  40deac:	b.eq	40e0f0 <ferror@plt+0xcb60>  // b.none
  40deb0:	b.hi	40df5c <ferror@plt+0xc9cc>  // b.pmore
  40deb4:	cmp	w19, #0x21
  40deb8:	b.eq	40e0e4 <ferror@plt+0xcb54>  // b.none
  40debc:	b.hi	40e020 <ferror@plt+0xca90>  // b.pmore
  40dec0:	cmp	w19, #0x4
  40dec4:	b.eq	40e11c <ferror@plt+0xcb8c>  // b.none
  40dec8:	sub	w0, w19, #0x10
  40decc:	cmp	w0, #0x5
  40ded0:	b.ls	40dfb0 <ferror@plt+0xca20>  // b.plast
  40ded4:	ldr	x1, [x20, #16]
  40ded8:	mov	w0, #0x18                  	// #24
  40dedc:	bl	402680 <ferror@plt+0x10f0>
  40dee0:	mov	w19, w0
  40dee4:	cbnz	w19, 40df8c <ferror@plt+0xc9fc>
  40dee8:	mov	x0, x20
  40deec:	bl	402490 <ferror@plt+0xf00>
  40def0:	mov	w19, w0
  40def4:	mov	w26, #0x1                   	// #1
  40def8:	ldr	x0, [x21, #584]
  40defc:	ldr	w2, [x0, #1128]
  40df00:	ldr	w1, [x0, #1132]
  40df04:	cmp	w2, w1
  40df08:	b.eq	40de88 <ferror@plt+0xc8f8>  // b.none
  40df0c:	nop
  40df10:	cbnz	w19, 40df40 <ferror@plt+0xc9b0>
  40df14:	ldr	w0, [x0, #1128]
  40df18:	mov	w19, #0x8                   	// #8
  40df1c:	cmp	w0, w1
  40df20:	b.ne	40df40 <ferror@plt+0xc9b0>  // b.any
  40df24:	eor	w0, w26, #0x1
  40df28:	cmp	w24, #0x0
  40df2c:	csel	w0, w0, wzr, ne  // ne = any
  40df30:	cbnz	w0, 40e164 <ferror@plt+0xcbd4>
  40df34:	ldr	w19, [x20, #32]
  40df38:	cbnz	w19, 40e178 <ferror@plt+0xcbe8>
  40df3c:	tbnz	w25, #2, 40e180 <ferror@plt+0xcbf0>
  40df40:	mov	w0, w19
  40df44:	ldp	x19, x20, [sp, #16]
  40df48:	ldp	x21, x22, [sp, #32]
  40df4c:	ldp	x23, x24, [sp, #48]
  40df50:	ldp	x25, x26, [sp, #64]
  40df54:	ldp	x29, x30, [sp], #304
  40df58:	ret
  40df5c:	cmp	w19, #0x56
  40df60:	b.hi	40e090 <ferror@plt+0xcb00>  // b.pmore
  40df64:	cmp	w19, #0x53
  40df68:	b.hi	40e0fc <ferror@plt+0xcb6c>  // b.pmore
  40df6c:	cmp	w19, #0x42
  40df70:	b.ne	40e064 <ferror@plt+0xcad4>  // b.any
  40df74:	cbz	w24, 40e154 <ferror@plt+0xcbc4>
  40df78:	ldr	x1, [x20, #16]
  40df7c:	mov	w0, #0xe                   	// #14
  40df80:	bl	402680 <ferror@plt+0x10f0>
  40df84:	mov	w19, w0
  40df88:	cbz	w19, 40dee8 <ferror@plt+0xc958>
  40df8c:	ldr	x0, [x21, #584]
  40df90:	ldp	x21, x22, [sp, #32]
  40df94:	ldr	w0, [x0, #1128]
  40df98:	mov	w0, w19
  40df9c:	ldp	x19, x20, [sp, #16]
  40dfa0:	ldp	x23, x24, [sp, #48]
  40dfa4:	ldp	x25, x26, [sp, #64]
  40dfa8:	ldp	x29, x30, [sp], #304
  40dfac:	ret
  40dfb0:	ldr	x0, [x20, #288]
  40dfb4:	mov	w1, w19
  40dfb8:	bl	401a20 <ferror@plt+0x490>
  40dfbc:	ldr	x0, [x20, #288]
  40dfc0:	mov	w1, #0x4f                  	// #79
  40dfc4:	bl	401a20 <ferror@plt+0x490>
  40dfc8:	mov	x0, x20
  40dfcc:	mov	w1, #0x1                   	// #1
  40dfd0:	bl	40dd00 <ferror@plt+0xc770>
  40dfd4:	mov	w19, w0
  40dfd8:	cbnz	w0, 40df8c <ferror@plt+0xc9fc>
  40dfdc:	mov	x0, x20
  40dfe0:	bl	402490 <ferror@plt+0xf00>
  40dfe4:	mov	w19, w0
  40dfe8:	cbnz	w0, 40df8c <ferror@plt+0xc9fc>
  40dfec:	ldr	w0, [x20, #32]
  40dff0:	cmp	w0, #0x46
  40dff4:	b.eq	40e190 <ferror@plt+0xcc00>  // b.none
  40dff8:	ldr	x0, [x20, #288]
  40dffc:	mov	x1, #0xffffffffffffffff    	// #-1
  40e000:	bl	401a40 <ferror@plt+0x4b0>
  40e004:	ldr	x0, [x21, #584]
  40e008:	ldr	w1, [x0, #1128]
  40e00c:	ldr	w2, [x0, #1132]
  40e010:	cmp	w2, w1
  40e014:	b.ne	40e1a8 <ferror@plt+0xcc18>  // b.any
  40e018:	mov	w26, #0x1                   	// #1
  40e01c:	b	40de8c <ferror@plt+0xc8fc>
  40e020:	cmp	w19, #0x2a
  40e024:	b.eq	40e06c <ferror@plt+0xcadc>  // b.none
  40e028:	cmp	w19, #0x2c
  40e02c:	b.ne	40ded4 <ferror@plt+0xc944>  // b.any
  40e030:	ldr	x0, [x20, #280]
  40e034:	mov	x2, x23
  40e038:	add	x1, sp, #0x50
  40e03c:	mov	w26, #0x1                   	// #1
  40e040:	bl	40b1b8 <ferror@plt+0x9c28>
  40e044:	ldr	x1, [x20, #40]
  40e048:	mov	w2, #0x41                  	// #65
  40e04c:	mov	x0, x20
  40e050:	bl	403a70 <ferror@plt+0x24e0>
  40e054:	mov	x0, x20
  40e058:	bl	402490 <ferror@plt+0xf00>
  40e05c:	mov	w19, w0
  40e060:	b	40de74 <ferror@plt+0xc8e4>
  40e064:	cmp	w19, #0x4a
  40e068:	b.ne	40ded4 <ferror@plt+0xc944>  // b.any
  40e06c:	cmp	w19, #0x4a
  40e070:	mov	x0, x20
  40e074:	cset	w3, eq  // eq = none
  40e078:	mov	w2, #0x1                   	// #1
  40e07c:	mov	w1, #0x30                  	// #48
  40e080:	mov	w26, #0x1                   	// #1
  40e084:	bl	40dd70 <ferror@plt+0xc7e0>
  40e088:	mov	w19, w0
  40e08c:	b	40de74 <ferror@plt+0xc8e4>
  40e090:	cmp	w19, #0x58
  40e094:	b.hi	40e0bc <ferror@plt+0xcb2c>  // b.pmore
  40e098:	cset	w1, eq  // eq = none
  40e09c:	mov	w3, #0x0                   	// #0
  40e0a0:	add	w1, w1, #0x57
  40e0a4:	mov	x0, x20
  40e0a8:	mov	w2, #0x1                   	// #1
  40e0ac:	mov	w26, #0x1                   	// #1
  40e0b0:	bl	40dd70 <ferror@plt+0xc7e0>
  40e0b4:	mov	w19, w0
  40e0b8:	b	40de74 <ferror@plt+0xc8e4>
  40e0bc:	cmp	w19, #0x59
  40e0c0:	mov	w3, #0x0                   	// #0
  40e0c4:	mov	w1, #0x59                  	// #89
  40e0c8:	b.ne	40ded4 <ferror@plt+0xc944>  // b.any
  40e0cc:	mov	x0, x20
  40e0d0:	mov	w2, #0x1                   	// #1
  40e0d4:	mov	w26, #0x1                   	// #1
  40e0d8:	bl	40dd70 <ferror@plt+0xc7e0>
  40e0dc:	mov	w19, w0
  40e0e0:	b	40de74 <ferror@plt+0xc8e4>
  40e0e4:	mov	w3, #0x1                   	// #1
  40e0e8:	mov	w1, #0x2f                  	// #47
  40e0ec:	b	40e0a4 <ferror@plt+0xcb14>
  40e0f0:	mov	x0, x20
  40e0f4:	bl	403ba0 <ferror@plt+0x2610>
  40e0f8:	b	40dee8 <ferror@plt+0xc958>
  40e0fc:	sub	w1, w19, #0x20
  40e100:	mov	x0, x20
  40e104:	mov	w3, #0x1                   	// #1
  40e108:	mov	w2, #0x0                   	// #0
  40e10c:	mov	w26, #0x1                   	// #1
  40e110:	bl	40dd70 <ferror@plt+0xc7e0>
  40e114:	mov	w19, w0
  40e118:	b	40de74 <ferror@plt+0xc8e4>
  40e11c:	mov	x0, x20
  40e120:	bl	40d8b0 <ferror@plt+0xc320>
  40e124:	tst	w0, #0xff
  40e128:	b.ne	40e144 <ferror@plt+0xcbb4>  // b.any
  40e12c:	mov	x0, x20
  40e130:	bl	402490 <ferror@plt+0xf00>
  40e134:	mov	w19, w0
  40e138:	cbnz	w0, 40df8c <ferror@plt+0xc9fc>
  40e13c:	mov	x0, x20
  40e140:	bl	403ba0 <ferror@plt+0x2610>
  40e144:	ldr	x0, [x20, #288]
  40e148:	mov	w1, #0x4                   	// #4
  40e14c:	bl	401a20 <ferror@plt+0x490>
  40e150:	b	40dee8 <ferror@plt+0xc958>
  40e154:	ldr	x0, [x20, #288]
  40e158:	mov	w1, #0x3b                  	// #59
  40e15c:	bl	401a20 <ferror@plt+0x490>
  40e160:	b	40dee8 <ferror@plt+0xc958>
  40e164:	mov	x1, #0x0                   	// #0
  40e168:	mov	w0, #0xd                   	// #13
  40e16c:	bl	402680 <ferror@plt+0x10f0>
  40e170:	mov	w19, w0
  40e174:	b	40df40 <ferror@plt+0xc9b0>
  40e178:	mov	w19, #0x0                   	// #0
  40e17c:	b	40df40 <ferror@plt+0xc9b0>
  40e180:	ldr	x0, [x20, #288]
  40e184:	mov	w1, #0x4b                  	// #75
  40e188:	bl	401a20 <ferror@plt+0x490>
  40e18c:	b	40df40 <ferror@plt+0xc9b0>
  40e190:	mov	x0, x20
  40e194:	mov	w1, #0x1                   	// #1
  40e198:	bl	40dd00 <ferror@plt+0xc770>
  40e19c:	mov	w19, w0
  40e1a0:	cbnz	w0, 40df8c <ferror@plt+0xc9fc>
  40e1a4:	b	40dee8 <ferror@plt+0xc958>
  40e1a8:	ldr	w0, [x0, #1128]
  40e1ac:	mov	w19, #0x8                   	// #8
  40e1b0:	cmp	w0, w2
  40e1b4:	b.ne	40df40 <ferror@plt+0xc9b0>  // b.any
  40e1b8:	b	40df34 <ferror@plt+0xc9a4>
  40e1bc:	nop
  40e1c0:	stp	x29, x30, [sp, #-32]!
  40e1c4:	mov	x29, sp
  40e1c8:	ldr	w1, [x0, #32]
  40e1cc:	str	x19, [sp, #16]
  40e1d0:	mov	x19, x0
  40e1d4:	cbnz	w1, 40e224 <ferror@plt+0xcc94>
  40e1d8:	ldr	x1, [x19, #16]
  40e1dc:	mov	w0, #0x14                  	// #20
  40e1e0:	bl	402680 <ferror@plt+0x10f0>
  40e1e4:	mov	w1, w0
  40e1e8:	cbnz	w1, 40e204 <ferror@plt+0xcc74>
  40e1ec:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  40e1f0:	ldr	x0, [x0, #584]
  40e1f4:	ldr	w2, [x0, #1128]
  40e1f8:	ldr	w0, [x0, #1132]
  40e1fc:	cmp	w2, w0
  40e200:	b.eq	40e214 <ferror@plt+0xcc84>  // b.none
  40e204:	mov	x0, x19
  40e208:	ldr	x19, [sp, #16]
  40e20c:	ldp	x29, x30, [sp], #32
  40e210:	b	403cb8 <ferror@plt+0x2728>
  40e214:	mov	w0, #0x0                   	// #0
  40e218:	ldr	x19, [sp, #16]
  40e21c:	ldp	x29, x30, [sp], #32
  40e220:	ret
  40e224:	mov	w1, #0x0                   	// #0
  40e228:	bl	40de08 <ferror@plt+0xc878>
  40e22c:	mov	w1, w0
  40e230:	b	40e1e8 <ferror@plt+0xcc58>
  40e234:	nop
  40e238:	stp	x29, x30, [sp, #-48]!
  40e23c:	adrp	x5, 42c000 <ferror@plt+0x2aa70>
  40e240:	adrp	x3, 416000 <ferror@plt+0x14a70>
  40e244:	mov	x29, sp
  40e248:	stp	x19, x20, [sp, #16]
  40e24c:	add	x3, x3, #0x2c0
  40e250:	adrp	x2, 415000 <ferror@plt+0x13a70>
  40e254:	ldr	x19, [x5, #584]
  40e258:	add	x2, x2, #0xd58
  40e25c:	str	x21, [sp, #32]
  40e260:	mov	w4, #0x46                  	// #70
  40e264:	mov	w20, w0
  40e268:	mov	x21, x1
  40e26c:	str	x2, [x19, #1120]
  40e270:	mov	x0, x2
  40e274:	strb	w4, [x19, #1140]
  40e278:	str	x3, [x19, #1256]
  40e27c:	bl	401260 <strlen@plt>
  40e280:	strb	w0, [x19, #1136]
  40e284:	mov	x1, x21
  40e288:	adrp	x4, 40e000 <ferror@plt+0xca70>
  40e28c:	adrp	x3, 411000 <ferror@plt+0xfa70>
  40e290:	add	x4, x4, #0x2d8
  40e294:	add	x3, x3, #0x18
  40e298:	adrp	x2, 411000 <ferror@plt+0xfa70>
  40e29c:	add	x2, x2, #0x488
  40e2a0:	mov	w0, w20
  40e2a4:	ldr	x21, [sp, #32]
  40e2a8:	str	x4, [x19, #1784]
  40e2ac:	str	x3, [x19, #1792]
  40e2b0:	adrp	x4, 415000 <ferror@plt+0x13a70>
  40e2b4:	str	x2, [x19, #1800]
  40e2b8:	add	x4, x4, #0xe80
  40e2bc:	ldp	x19, x20, [sp, #16]
  40e2c0:	adrp	x3, 415000 <ferror@plt+0x13a70>
  40e2c4:	ldp	x29, x30, [sp], #48
  40e2c8:	add	x3, x3, #0xe90
  40e2cc:	adrp	x2, 415000 <ferror@plt+0x13a70>
  40e2d0:	add	x2, x2, #0xea0
  40e2d4:	b	402f10 <ferror@plt+0x1980>
  40e2d8:	stp	x29, x30, [sp, #-96]!
  40e2dc:	mov	x29, sp
  40e2e0:	stp	x19, x20, [sp, #16]
  40e2e4:	mov	x19, x0
  40e2e8:	ldr	x20, [x0, #8]
  40e2ec:	stp	x21, x22, [sp, #32]
  40e2f0:	ldr	x0, [x0]
  40e2f4:	add	x3, x20, #0x1
  40e2f8:	str	x3, [x19, #8]
  40e2fc:	add	x22, x0, x20
  40e300:	ldrb	w1, [x0, x20]
  40e304:	cmp	w1, #0x7d
  40e308:	b.ls	40e320 <ferror@plt+0xcd90>  // b.plast
  40e30c:	mov	x0, x19
  40e310:	ldp	x19, x20, [sp, #16]
  40e314:	ldp	x21, x22, [sp, #32]
  40e318:	ldp	x29, x30, [sp], #96
  40e31c:	b	4020a8 <ferror@plt+0xb18>
  40e320:	adrp	x2, 415000 <ferror@plt+0x13a70>
  40e324:	add	x2, x2, #0xec4
  40e328:	ldrh	w2, [x2, w1, uxtw #1]
  40e32c:	adr	x4, 40e338 <ferror@plt+0xcda8>
  40e330:	add	x2, x4, w2, sxth #2
  40e334:	br	x2
  40e338:	mov	x0, x19
  40e33c:	ldp	x19, x20, [sp, #16]
  40e340:	ldp	x21, x22, [sp, #32]
  40e344:	ldp	x29, x30, [sp], #96
  40e348:	b	402228 <ferror@plt+0xc98>
  40e34c:	adrp	x0, 413000 <ferror@plt+0x11a70>
  40e350:	stp	x25, x26, [sp, #64]
  40e354:	adrp	x21, 413000 <ferror@plt+0x11a70>
  40e358:	ldr	x26, [x0, #3072]
  40e35c:	stp	x23, x24, [sp, #48]
  40e360:	add	x21, x21, #0xc09
  40e364:	mov	x23, #0x0                   	// #0
  40e368:	cbz	x26, 40e3c8 <ferror@plt+0xce38>
  40e36c:	str	x27, [sp, #80]
  40e370:	ldurb	w24, [x21, #-1]
  40e374:	mov	x1, x21
  40e378:	mov	x0, x22
  40e37c:	and	x25, x24, #0x7f
  40e380:	and	w27, w24, #0xffffff7f
  40e384:	mov	x2, x25
  40e388:	bl	401320 <strncmp@plt>
  40e38c:	cbnz	w0, 40e3b4 <ferror@plt+0xce24>
  40e390:	bl	401440 <__ctype_b_loc@plt>
  40e394:	ldrb	w1, [x22, w27, sxtw]
  40e398:	ldr	x2, [x0]
  40e39c:	cmp	w1, #0x5f
  40e3a0:	ubfiz	x0, x1, #1, #8
  40e3a4:	ldrh	w0, [x2, x0]
  40e3a8:	and	w0, w0, #0x8
  40e3ac:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  40e3b0:	b.eq	40e9a4 <ferror@plt+0xd414>  // b.none
  40e3b4:	add	x23, x23, #0x1
  40e3b8:	add	x21, x21, #0xa
  40e3bc:	cmp	x23, x26
  40e3c0:	b.ne	40e370 <ferror@plt+0xcde0>  // b.any
  40e3c4:	ldr	x27, [sp, #80]
  40e3c8:	mov	x0, x19
  40e3cc:	bl	4023c0 <ferror@plt+0xe30>
  40e3d0:	mov	w21, #0x0                   	// #0
  40e3d4:	ldr	x0, [x19, #48]
  40e3d8:	sub	x0, x0, #0x1
  40e3dc:	cmp	x0, #0x1
  40e3e0:	b.hi	40e8f4 <ferror@plt+0xd364>  // b.pmore
  40e3e4:	ldp	x23, x24, [sp, #48]
  40e3e8:	ldp	x25, x26, [sp, #64]
  40e3ec:	b	40e3fc <ferror@plt+0xce6c>
  40e3f0:	mov	x0, x19
  40e3f4:	mov	w21, #0x0                   	// #0
  40e3f8:	bl	4021f8 <ferror@plt+0xc68>
  40e3fc:	mov	w0, w21
  40e400:	ldp	x19, x20, [sp, #16]
  40e404:	ldp	x21, x22, [sp, #32]
  40e408:	ldp	x29, x30, [sp], #96
  40e40c:	ret
  40e410:	sub	w1, w1, #0x52
  40e414:	mov	w21, #0x0                   	// #0
  40e418:	str	w1, [x19, #32]
  40e41c:	b	40e3fc <ferror@plt+0xce6c>
  40e420:	sub	w1, w1, #0x4
  40e424:	mov	w21, #0x0                   	// #0
  40e428:	str	w1, [x19, #32]
  40e42c:	b	40e3fc <ferror@plt+0xce6c>
  40e430:	sub	w1, w1, #0x35
  40e434:	mov	w21, #0x0                   	// #0
  40e438:	str	w1, [x19, #32]
  40e43c:	b	40e3fc <ferror@plt+0xce6c>
  40e440:	ldrb	w0, [x0, x3]
  40e444:	cmp	w0, #0x3d
  40e448:	b.eq	40e780 <ferror@plt+0xd1f0>  // b.none
  40e44c:	mov	w0, #0x5                   	// #5
  40e450:	adrp	x2, 415000 <ferror@plt+0x13a70>
  40e454:	ldp	x21, x22, [sp, #32]
  40e458:	str	w0, [x19, #32]
  40e45c:	ldr	x1, [x19, #16]
  40e460:	add	x2, x2, #0xeb0
  40e464:	ldp	x19, x20, [sp, #16]
  40e468:	mov	w0, #0x28                  	// #40
  40e46c:	ldp	x29, x30, [sp], #96
  40e470:	b	402680 <ferror@plt+0x10f0>
  40e474:	ldrb	w0, [x0, x3]
  40e478:	cmp	w0, #0x2b
  40e47c:	b.eq	40e798 <ferror@plt+0xd208>  // b.none
  40e480:	cmp	w0, #0x3d
  40e484:	b.eq	40e930 <ferror@plt+0xd3a0>  // b.none
  40e488:	mov	w0, #0xb                   	// #11
  40e48c:	mov	w21, #0x0                   	// #0
  40e490:	str	w0, [x19, #32]
  40e494:	b	40e3fc <ferror@plt+0xce6c>
  40e498:	mov	w1, #0x2c                  	// #44
  40e49c:	str	w1, [x19, #32]
  40e4a0:	add	x2, x0, x3
  40e4a4:	mov	x20, x3
  40e4a8:	ldrb	w4, [x0, x3]
  40e4ac:	mov	x22, #0x0                   	// #0
  40e4b0:	cbnz	w4, 40e4c8 <ferror@plt+0xcf38>
  40e4b4:	b	40e7b0 <ferror@plt+0xd220>
  40e4b8:	cmp	w4, #0xa
  40e4bc:	ldrb	w4, [x0, x20]
  40e4c0:	cinc	x22, x22, eq  // eq = none
  40e4c4:	cbz	w4, 40e7b0 <ferror@plt+0xd220>
  40e4c8:	mov	x1, x20
  40e4cc:	cmp	w4, #0x22
  40e4d0:	add	x20, x20, #0x1
  40e4d4:	b.ne	40e4b8 <ferror@plt+0xcf28>  // b.any
  40e4d8:	add	x0, x19, #0x28
  40e4dc:	sub	x1, x1, x3
  40e4e0:	bl	401aa8 <ferror@plt+0x518>
  40e4e4:	mov	w21, #0x0                   	// #0
  40e4e8:	ldr	x0, [x19, #16]
  40e4ec:	add	x22, x0, x22
  40e4f0:	stp	x20, x22, [x19, #8]
  40e4f4:	b	40e3fc <ferror@plt+0xce6c>
  40e4f8:	mov	w0, #0x6                   	// #6
  40e4fc:	mov	w21, #0x0                   	// #0
  40e500:	str	w0, [x19, #32]
  40e504:	b	40e3fc <ferror@plt+0xce6c>
  40e508:	ldrb	w0, [x0, x3]
  40e50c:	cmp	w0, #0x3d
  40e510:	b.eq	40e8c4 <ferror@plt+0xd334>  // b.none
  40e514:	mov	w0, #0x8                   	// #8
  40e518:	mov	w21, #0x0                   	// #0
  40e51c:	str	w0, [x19, #32]
  40e520:	b	40e3fc <ferror@plt+0xce6c>
  40e524:	ldrb	w0, [x0, x3]
  40e528:	cmp	w0, #0x3d
  40e52c:	b.eq	40e7e4 <ferror@plt+0xd254>  // b.none
  40e530:	mov	w0, #0xd                   	// #13
  40e534:	mov	w21, #0x0                   	// #0
  40e538:	str	w0, [x19, #32]
  40e53c:	b	40e3fc <ferror@plt+0xce6c>
  40e540:	ldrb	w0, [x0, x3]
  40e544:	cmp	w0, #0x3d
  40e548:	b.eq	40e768 <ferror@plt+0xd1d8>  // b.none
  40e54c:	mov	w0, #0x7                   	// #7
  40e550:	mov	w21, #0x0                   	// #0
  40e554:	str	w0, [x19, #32]
  40e558:	b	40e3fc <ferror@plt+0xce6c>
  40e55c:	ldrb	w0, [x0, x3]
  40e560:	cmp	w0, #0x7c
  40e564:	b.eq	40e7fc <ferror@plt+0xd26c>  // b.none
  40e568:	mov	x0, x19
  40e56c:	mov	w1, #0x7c                  	// #124
  40e570:	ldp	x19, x20, [sp, #16]
  40e574:	ldp	x21, x22, [sp, #32]
  40e578:	ldp	x29, x30, [sp], #96
  40e57c:	b	4020a8 <ferror@plt+0xb18>
  40e580:	ldrb	w1, [x0, x3]
  40e584:	cmp	w1, #0x3e
  40e588:	b.eq	40e87c <ferror@plt+0xd2ec>  // b.none
  40e58c:	cmp	w1, #0x3d
  40e590:	b.eq	40e948 <ferror@plt+0xd3b8>  // b.none
  40e594:	mov	w0, #0x15                  	// #21
  40e598:	mov	w21, #0x0                   	// #0
  40e59c:	str	w0, [x19, #32]
  40e5a0:	b	40e3fc <ferror@plt+0xce6c>
  40e5a4:	ldrb	w20, [x0, x3]
  40e5a8:	bl	401440 <__ctype_b_loc@plt>
  40e5ac:	ldr	x0, [x0]
  40e5b0:	ubfiz	x1, x20, #1, #8
  40e5b4:	ldrh	w0, [x0, x1]
  40e5b8:	tbnz	w0, #11, 40e738 <ferror@plt+0xd1a8>
  40e5bc:	cmp	w20, #0x40
  40e5c0:	b.ls	40e5ec <ferror@plt+0xd05c>  // b.plast
  40e5c4:	adrp	x2, 42c000 <ferror@plt+0x2aa70>
  40e5c8:	mov	w0, #0x5a                  	// #90
  40e5cc:	mov	w1, #0x46                  	// #70
  40e5d0:	ldr	x2, [x2, #584]
  40e5d4:	ldr	x2, [x2, #1248]
  40e5d8:	ldrb	w2, [x2]
  40e5dc:	cmp	w2, #0x64
  40e5e0:	csel	w0, w0, w1, ne  // ne = any
  40e5e4:	cmp	w20, w0
  40e5e8:	b.le	40e738 <ferror@plt+0xd1a8>
  40e5ec:	mov	w0, #0x39                  	// #57
  40e5f0:	ldp	x21, x22, [sp, #32]
  40e5f4:	str	w0, [x19, #32]
  40e5f8:	ldr	x1, [x19, #16]
  40e5fc:	mov	w0, #0x26                  	// #38
  40e600:	ldp	x19, x20, [sp, #16]
  40e604:	ldp	x29, x30, [sp], #96
  40e608:	b	402680 <ferror@plt+0x10f0>
  40e60c:	ldrb	w0, [x0, x3]
  40e610:	cmp	w0, #0x2d
  40e614:	b.eq	40e7cc <ferror@plt+0xd23c>  // b.none
  40e618:	cmp	w0, #0x3d
  40e61c:	b.eq	40e978 <ferror@plt+0xd3e8>  // b.none
  40e620:	mov	w0, #0xc                   	// #12
  40e624:	mov	w21, #0x0                   	// #0
  40e628:	str	w0, [x19, #32]
  40e62c:	b	40e3fc <ferror@plt+0xce6c>
  40e630:	ldrb	w0, [x0, x3]
  40e634:	cmp	w0, #0xa
  40e638:	b.ne	40e750 <ferror@plt+0xd1c0>  // b.any
  40e63c:	add	x20, x20, #0x2
  40e640:	mov	w0, #0x23                  	// #35
  40e644:	mov	w21, #0x0                   	// #0
  40e648:	str	x20, [x19, #8]
  40e64c:	str	w0, [x19, #32]
  40e650:	b	40e3fc <ferror@plt+0xce6c>
  40e654:	ldrb	w0, [x0, x3]
  40e658:	cmp	w0, #0x26
  40e65c:	b.eq	40e830 <ferror@plt+0xd2a0>  // b.none
  40e660:	mov	x0, x19
  40e664:	mov	w1, #0x26                  	// #38
  40e668:	ldp	x19, x20, [sp, #16]
  40e66c:	ldp	x21, x22, [sp, #32]
  40e670:	ldp	x29, x30, [sp], #96
  40e674:	b	4020a8 <ferror@plt+0xb18>
  40e678:	ldrb	w1, [x0, x3]
  40e67c:	cmp	w1, #0x3c
  40e680:	b.eq	40e8a0 <ferror@plt+0xd310>  // b.none
  40e684:	cmp	w1, #0x3d
  40e688:	b.eq	40e960 <ferror@plt+0xd3d0>  // b.none
  40e68c:	mov	w0, #0x14                  	// #20
  40e690:	mov	w21, #0x0                   	// #0
  40e694:	str	w0, [x19, #32]
  40e698:	b	40e3fc <ferror@plt+0xce6c>
  40e69c:	mov	w0, #0x27                  	// #39
  40e6a0:	mov	w21, #0x0                   	// #0
  40e6a4:	str	w0, [x19, #32]
  40e6a8:	b	40e3fc <ferror@plt+0xce6c>
  40e6ac:	ldr	x1, [x19, #16]
  40e6b0:	mov	w0, #0x24                  	// #36
  40e6b4:	bl	402680 <ferror@plt+0x10f0>
  40e6b8:	mov	w21, w0
  40e6bc:	cbnz	w0, 40e3fc <ferror@plt+0xce6c>
  40e6c0:	mov	x0, x19
  40e6c4:	bl	4020c8 <ferror@plt+0xb38>
  40e6c8:	b	40e3fc <ferror@plt+0xce6c>
  40e6cc:	ldrb	w0, [x0, x3]
  40e6d0:	cmp	w0, #0x3d
  40e6d4:	b.eq	40e864 <ferror@plt+0xd2d4>  // b.none
  40e6d8:	mov	w0, #0x21                  	// #33
  40e6dc:	mov	w21, #0x0                   	// #0
  40e6e0:	str	w0, [x19, #32]
  40e6e4:	b	40e3fc <ferror@plt+0xce6c>
  40e6e8:	mov	w0, #0x2a                  	// #42
  40e6ec:	mov	w21, #0x0                   	// #0
  40e6f0:	str	w0, [x19, #32]
  40e6f4:	b	40e3fc <ferror@plt+0xce6c>
  40e6f8:	ldrb	w0, [x0, x3]
  40e6fc:	cmp	w0, #0x2a
  40e700:	b.eq	40e990 <ferror@plt+0xd400>  // b.none
  40e704:	cmp	w0, #0x3d
  40e708:	b.eq	40e918 <ferror@plt+0xd388>  // b.none
  40e70c:	mov	w0, #0x9                   	// #9
  40e710:	mov	w21, #0x0                   	// #0
  40e714:	str	w0, [x19, #32]
  40e718:	b	40e3fc <ferror@plt+0xce6c>
  40e71c:	ldrb	w0, [x0, x3]
  40e720:	cmp	w0, #0x3d
  40e724:	b.eq	40e8dc <ferror@plt+0xd34c>  // b.none
  40e728:	mov	w0, #0xa                   	// #10
  40e72c:	mov	w21, #0x0                   	// #0
  40e730:	str	w0, [x19, #32]
  40e734:	b	40e3fc <ferror@plt+0xce6c>
  40e738:	mov	x0, x19
  40e73c:	mov	w1, #0x2e                  	// #46
  40e740:	ldp	x19, x20, [sp, #16]
  40e744:	ldp	x21, x22, [sp, #32]
  40e748:	ldp	x29, x30, [sp], #96
  40e74c:	b	402228 <ferror@plt+0xc98>
  40e750:	mov	x0, x19
  40e754:	mov	w1, #0x5c                  	// #92
  40e758:	ldp	x19, x20, [sp, #16]
  40e75c:	ldp	x21, x22, [sp, #32]
  40e760:	ldp	x29, x30, [sp], #96
  40e764:	b	4020a8 <ferror@plt+0xb18>
  40e768:	add	x20, x20, #0x2
  40e76c:	mov	w0, #0x18                  	// #24
  40e770:	mov	w21, #0x0                   	// #0
  40e774:	str	x20, [x19, #8]
  40e778:	str	w0, [x19, #32]
  40e77c:	b	40e3fc <ferror@plt+0xce6c>
  40e780:	add	x20, x20, #0x2
  40e784:	mov	w0, #0x13                  	// #19
  40e788:	mov	w21, #0x0                   	// #0
  40e78c:	str	x20, [x19, #8]
  40e790:	str	w0, [x19, #32]
  40e794:	b	40e3fc <ferror@plt+0xce6c>
  40e798:	add	x20, x20, #0x2
  40e79c:	mov	w0, #0x2                   	// #2
  40e7a0:	mov	w21, #0x0                   	// #0
  40e7a4:	str	x20, [x19, #8]
  40e7a8:	str	w0, [x19, #32]
  40e7ac:	b	40e3fc <ferror@plt+0xce6c>
  40e7b0:	ldp	x21, x22, [sp, #32]
  40e7b4:	str	x20, [x19, #8]
  40e7b8:	ldr	x1, [x19, #16]
  40e7bc:	mov	w0, #0x16                  	// #22
  40e7c0:	ldp	x19, x20, [sp, #16]
  40e7c4:	ldp	x29, x30, [sp], #96
  40e7c8:	b	402680 <ferror@plt+0x10f0>
  40e7cc:	add	x20, x20, #0x2
  40e7d0:	mov	w0, #0x3                   	// #3
  40e7d4:	mov	w21, #0x0                   	// #0
  40e7d8:	str	x20, [x19, #8]
  40e7dc:	str	w0, [x19, #32]
  40e7e0:	b	40e3fc <ferror@plt+0xce6c>
  40e7e4:	add	x20, x20, #0x2
  40e7e8:	mov	w0, #0x1e                  	// #30
  40e7ec:	mov	w21, #0x0                   	// #0
  40e7f0:	str	x20, [x19, #8]
  40e7f4:	str	w0, [x19, #32]
  40e7f8:	b	40e3fc <ferror@plt+0xce6c>
  40e7fc:	ldr	x1, [x19, #16]
  40e800:	adrp	x2, 415000 <ferror@plt+0x13a70>
  40e804:	mov	w0, #0x28                  	// #40
  40e808:	add	x2, x2, #0xec0
  40e80c:	bl	402680 <ferror@plt+0x10f0>
  40e810:	mov	w21, w0
  40e814:	cbnz	w0, 40e3fc <ferror@plt+0xce6c>
  40e818:	ldr	x0, [x19, #8]
  40e81c:	mov	w1, #0x16                  	// #22
  40e820:	str	w1, [x19, #32]
  40e824:	add	x0, x0, #0x1
  40e828:	str	x0, [x19, #8]
  40e82c:	b	40e3fc <ferror@plt+0xce6c>
  40e830:	ldr	x1, [x19, #16]
  40e834:	adrp	x2, 415000 <ferror@plt+0x13a70>
  40e838:	mov	w0, #0x28                  	// #40
  40e83c:	add	x2, x2, #0xeb8
  40e840:	bl	402680 <ferror@plt+0x10f0>
  40e844:	mov	w21, w0
  40e848:	cbnz	w0, 40e3fc <ferror@plt+0xce6c>
  40e84c:	ldr	x0, [x19, #8]
  40e850:	mov	w1, #0x17                  	// #23
  40e854:	str	w1, [x19, #32]
  40e858:	add	x0, x0, #0x1
  40e85c:	str	x0, [x19, #8]
  40e860:	b	40e3fc <ferror@plt+0xce6c>
  40e864:	add	x20, x20, #0x2
  40e868:	mov	w0, #0x10                  	// #16
  40e86c:	mov	w21, #0x0                   	// #0
  40e870:	str	x20, [x19, #8]
  40e874:	str	w0, [x19, #32]
  40e878:	b	40e3fc <ferror@plt+0xce6c>
  40e87c:	add	x1, x20, #0x2
  40e880:	str	x1, [x19, #8]
  40e884:	ldrb	w0, [x0, x1]
  40e888:	cmp	w0, #0x3d
  40e88c:	b.eq	40ea04 <ferror@plt+0xd474>  // b.none
  40e890:	mov	w0, #0xf                   	// #15
  40e894:	mov	w21, #0x0                   	// #0
  40e898:	str	w0, [x19, #32]
  40e89c:	b	40e3fc <ferror@plt+0xce6c>
  40e8a0:	add	x1, x20, #0x2
  40e8a4:	str	x1, [x19, #8]
  40e8a8:	ldrb	w0, [x0, x1]
  40e8ac:	cmp	w0, #0x3d
  40e8b0:	b.eq	40e9ec <ferror@plt+0xd45c>  // b.none
  40e8b4:	mov	w0, #0xe                   	// #14
  40e8b8:	mov	w21, #0x0                   	// #0
  40e8bc:	str	w0, [x19, #32]
  40e8c0:	b	40e3fc <ferror@plt+0xce6c>
  40e8c4:	add	x20, x20, #0x2
  40e8c8:	mov	w0, #0x19                  	// #25
  40e8cc:	mov	w21, #0x0                   	// #0
  40e8d0:	str	x20, [x19, #8]
  40e8d4:	str	w0, [x19, #32]
  40e8d8:	b	40e3fc <ferror@plt+0xce6c>
  40e8dc:	add	x20, x20, #0x2
  40e8e0:	mov	w0, #0x1b                  	// #27
  40e8e4:	mov	w21, #0x0                   	// #0
  40e8e8:	str	x20, [x19, #8]
  40e8ec:	str	w0, [x19, #32]
  40e8f0:	b	40e3fc <ferror@plt+0xce6c>
  40e8f4:	ldr	x1, [x19, #16]
  40e8f8:	mov	w0, #0x23                  	// #35
  40e8fc:	ldp	x21, x22, [sp, #32]
  40e900:	ldr	x2, [x19, #40]
  40e904:	ldp	x19, x20, [sp, #16]
  40e908:	ldp	x23, x24, [sp, #48]
  40e90c:	ldp	x25, x26, [sp, #64]
  40e910:	ldp	x29, x30, [sp], #96
  40e914:	b	402680 <ferror@plt+0x10f0>
  40e918:	add	x20, x20, #0x2
  40e91c:	mov	w0, #0x1a                  	// #26
  40e920:	mov	w21, #0x0                   	// #0
  40e924:	str	x20, [x19, #8]
  40e928:	str	w0, [x19, #32]
  40e92c:	b	40e3fc <ferror@plt+0xce6c>
  40e930:	add	x20, x20, #0x2
  40e934:	mov	w0, #0x1c                  	// #28
  40e938:	mov	w21, #0x0                   	// #0
  40e93c:	str	x20, [x19, #8]
  40e940:	str	w0, [x19, #32]
  40e944:	b	40e3fc <ferror@plt+0xce6c>
  40e948:	add	x20, x20, #0x2
  40e94c:	mov	w0, #0x12                  	// #18
  40e950:	mov	w21, #0x0                   	// #0
  40e954:	str	x20, [x19, #8]
  40e958:	str	w0, [x19, #32]
  40e95c:	b	40e3fc <ferror@plt+0xce6c>
  40e960:	add	x20, x20, #0x2
  40e964:	mov	w0, #0x11                  	// #17
  40e968:	mov	w21, #0x0                   	// #0
  40e96c:	str	x20, [x19, #8]
  40e970:	str	w0, [x19, #32]
  40e974:	b	40e3fc <ferror@plt+0xce6c>
  40e978:	add	x20, x20, #0x2
  40e97c:	mov	w0, #0x1d                  	// #29
  40e980:	mov	w21, #0x0                   	// #0
  40e984:	str	x20, [x19, #8]
  40e988:	str	w0, [x19, #32]
  40e98c:	b	40e3fc <ferror@plt+0xce6c>
  40e990:	mov	x0, x19
  40e994:	ldp	x19, x20, [sp, #16]
  40e998:	ldp	x21, x22, [sp, #32]
  40e99c:	ldp	x29, x30, [sp], #96
  40e9a0:	b	402108 <ferror@plt+0xb78>
  40e9a4:	add	w23, w23, #0x2f
  40e9a8:	str	w23, [x19, #32]
  40e9ac:	tbnz	w24, #7, 40e9d0 <ferror@plt+0xd440>
  40e9b0:	ldr	x1, [x19, #16]
  40e9b4:	mov	x2, x21
  40e9b8:	mov	w0, #0x25                  	// #37
  40e9bc:	bl	402680 <ferror@plt+0x10f0>
  40e9c0:	mov	w21, w0
  40e9c4:	cbnz	w0, 40ea1c <ferror@plt+0xd48c>
  40e9c8:	ldr	x20, [x19, #8]
  40e9cc:	sub	x20, x20, #0x1
  40e9d0:	add	x20, x25, x20
  40e9d4:	mov	w21, #0x0                   	// #0
  40e9d8:	ldp	x23, x24, [sp, #48]
  40e9dc:	ldp	x25, x26, [sp, #64]
  40e9e0:	ldr	x27, [sp, #80]
  40e9e4:	str	x20, [x19, #8]
  40e9e8:	b	40e3fc <ferror@plt+0xce6c>
  40e9ec:	add	x20, x20, #0x3
  40e9f0:	mov	w0, #0x1f                  	// #31
  40e9f4:	mov	w21, #0x0                   	// #0
  40e9f8:	str	x20, [x19, #8]
  40e9fc:	str	w0, [x19, #32]
  40ea00:	b	40e3fc <ferror@plt+0xce6c>
  40ea04:	add	x20, x20, #0x3
  40ea08:	mov	w0, #0x20                  	// #32
  40ea0c:	mov	w21, #0x0                   	// #0
  40ea10:	str	x20, [x19, #8]
  40ea14:	str	w0, [x19, #32]
  40ea18:	b	40e3fc <ferror@plt+0xce6c>
  40ea1c:	ldp	x23, x24, [sp, #48]
  40ea20:	ldp	x25, x26, [sp, #64]
  40ea24:	ldr	x27, [sp, #80]
  40ea28:	b	40e3fc <ferror@plt+0xce6c>
  40ea2c:	nop
  40ea30:	stp	x29, x30, [sp, #-32]!
  40ea34:	mov	x2, x0
  40ea38:	mov	x1, #0x0                   	// #0
  40ea3c:	mov	x29, sp
  40ea40:	stp	x19, x20, [sp, #16]
  40ea44:	add	x19, x0, #0x78
  40ea48:	mov	x0, x19
  40ea4c:	ldr	x20, [x2, #288]
  40ea50:	bl	401cb8 <ferror@plt+0x728>
  40ea54:	mov	x1, x0
  40ea58:	add	x0, x20, #0x28
  40ea5c:	ldr	x1, [x1, #8]
  40ea60:	bl	401ca8 <ferror@plt+0x718>
  40ea64:	mov	x1, x0
  40ea68:	ldr	x2, [x20, #8]
  40ea6c:	mov	x0, x19
  40ea70:	ldp	x19, x20, [sp, #16]
  40ea74:	str	x2, [x1]
  40ea78:	mov	x1, #0x1                   	// #1
  40ea7c:	ldp	x29, x30, [sp], #32
  40ea80:	b	401930 <ferror@plt+0x3a0>
  40ea84:	nop
  40ea88:	stp	x29, x30, [sp, #-48]!
  40ea8c:	mov	x29, sp
  40ea90:	str	x19, [sp, #16]
  40ea94:	add	x19, x0, #0x50
  40ea98:	mov	x0, x19
  40ea9c:	strh	w1, [sp, #46]
  40eaa0:	mov	x1, #0x0                   	// #0
  40eaa4:	bl	401cb8 <ferror@plt+0x728>
  40eaa8:	mov	x2, x0
  40eaac:	ldrh	w3, [sp, #46]
  40eab0:	mov	w4, #0x14                  	// #20
  40eab4:	mov	x0, x19
  40eab8:	add	x1, sp, #0x2e
  40eabc:	ldrh	w2, [x2]
  40eac0:	and	w2, w2, w4
  40eac4:	orr	w2, w2, w3
  40eac8:	orr	w2, w2, #0x8
  40eacc:	strh	w2, [sp, #46]
  40ead0:	bl	401a10 <ferror@plt+0x480>
  40ead4:	ldr	x19, [sp, #16]
  40ead8:	ldp	x29, x30, [sp], #48
  40eadc:	ret
  40eae0:	stp	x29, x30, [sp, #-64]!
  40eae4:	mov	x3, x1
  40eae8:	and	x2, x2, #0xff
  40eaec:	mov	x29, sp
  40eaf0:	str	x19, [sp, #16]
  40eaf4:	mov	x19, x0
  40eaf8:	add	x1, sp, #0x28
  40eafc:	add	x0, x0, #0x78
  40eb00:	stp	x2, x3, [sp, #40]
  40eb04:	str	xzr, [sp, #56]
  40eb08:	bl	401a10 <ferror@plt+0x480>
  40eb0c:	ldr	x0, [x19, #288]
  40eb10:	mov	x2, #0xffffffffffffffff    	// #-1
  40eb14:	add	x1, sp, #0x20
  40eb18:	str	x2, [sp, #32]
  40eb1c:	add	x0, x0, #0x28
  40eb20:	bl	401a10 <ferror@plt+0x480>
  40eb24:	ldr	x19, [sp, #16]
  40eb28:	ldp	x29, x30, [sp], #64
  40eb2c:	ret
  40eb30:	stp	x29, x30, [sp, #-96]!
  40eb34:	mov	x29, sp
  40eb38:	stp	x19, x20, [sp, #16]
  40eb3c:	mov	x20, x0
  40eb40:	sub	w0, w1, #0x2
  40eb44:	stp	x23, x24, [sp, #48]
  40eb48:	adrp	x24, 413000 <ferror@plt+0x11a70>
  40eb4c:	add	x24, x24, #0xbc8
  40eb50:	str	w1, [sp, #92]
  40eb54:	ldr	x1, [x20, #208]
  40eb58:	stp	x21, x22, [sp, #32]
  40eb5c:	add	x22, x20, #0xc8
  40eb60:	stp	x25, x26, [sp, #64]
  40eb64:	cmp	x2, x1
  40eb68:	ldrb	w26, [x24, w0, uxtw]
  40eb6c:	b.cs	40ebf8 <ferror@plt+0xd668>  // b.hs, b.nlast
  40eb70:	and	w23, w26, #0x7f
  40eb74:	mov	x25, x2
  40eb78:	mov	x21, x3
  40eb7c:	sxtb	w26, w26
  40eb80:	b	40ebd8 <ferror@plt+0xd648>
  40eb84:	ldrb	w4, [x24, w0, uxtw]
  40eb88:	and	w4, w4, #0x7f
  40eb8c:	cmp	w23, w4
  40eb90:	b.hi	40eba0 <ferror@plt+0xd610>  // b.pmore
  40eb94:	cmp	w26, #0x0
  40eb98:	ccmp	w23, w4, #0x0, lt  // lt = tstop
  40eb9c:	b.ne	40ebf8 <ferror@plt+0xd668>  // b.any
  40eba0:	ldr	x0, [x20, #288]
  40eba4:	sub	w19, w19, #0x4
  40eba8:	bl	401a20 <ferror@plt+0x490>
  40ebac:	mov	x0, x22
  40ebb0:	mov	x1, #0x1                   	// #1
  40ebb4:	bl	401930 <ferror@plt+0x3a0>
  40ebb8:	ldr	x0, [x21]
  40ebbc:	cmp	w19, #0x1
  40ebc0:	cset	x1, hi  // hi = pmore
  40ebc4:	sub	x0, x0, x1
  40ebc8:	str	x0, [x21]
  40ebcc:	ldr	x0, [x20, #208]
  40ebd0:	cmp	x0, x25
  40ebd4:	b.ls	40ebf8 <ferror@plt+0xd668>  // b.plast
  40ebd8:	mov	x1, #0x0                   	// #0
  40ebdc:	mov	x0, x22
  40ebe0:	bl	401cb8 <ferror@plt+0x728>
  40ebe4:	ldr	w19, [x0]
  40ebe8:	mov	w1, w19
  40ebec:	sub	w0, w19, #0x2
  40ebf0:	cmp	w19, #0x24
  40ebf4:	b.ne	40eb84 <ferror@plt+0xd5f4>  // b.any
  40ebf8:	mov	x0, x22
  40ebfc:	add	x1, sp, #0x5c
  40ec00:	bl	401a10 <ferror@plt+0x480>
  40ec04:	ldp	x19, x20, [sp, #16]
  40ec08:	ldp	x21, x22, [sp, #32]
  40ec0c:	ldp	x23, x24, [sp, #48]
  40ec10:	ldp	x25, x26, [sp, #64]
  40ec14:	ldp	x29, x30, [sp], #96
  40ec18:	ret
  40ec1c:	nop
  40ec20:	stp	x29, x30, [sp, #-64]!
  40ec24:	mov	x29, sp
  40ec28:	stp	x19, x20, [sp, #16]
  40ec2c:	mov	x19, x0
  40ec30:	ldr	w0, [x0, #32]
  40ec34:	stp	x21, x22, [sp, #32]
  40ec38:	and	w1, w0, #0xfffffff7
  40ec3c:	cmp	w1, #0x22
  40ec40:	cset	w21, eq  // eq = none
  40ec44:	cmp	w0, #0x0
  40ec48:	csinc	w21, w21, wzr, ne  // ne = any
  40ec4c:	cbz	w21, 40ec68 <ferror@plt+0xd6d8>
  40ec50:	mov	w21, #0x1                   	// #1
  40ec54:	mov	w0, w21
  40ec58:	ldp	x19, x20, [sp, #16]
  40ec5c:	ldp	x21, x22, [sp, #32]
  40ec60:	ldp	x29, x30, [sp], #64
  40ec64:	ret
  40ec68:	cmp	w0, #0x46
  40ec6c:	b.eq	40eca8 <ferror@plt+0xd718>  // b.none
  40ec70:	cmp	w0, #0x2b
  40ec74:	b.ne	40ec54 <ferror@plt+0xd6c4>  // b.any
  40ec78:	add	x22, x19, #0x50
  40ec7c:	mov	x20, #0x0                   	// #0
  40ec80:	ldr	x2, [x19, #88]
  40ec84:	mov	x1, x20
  40ec88:	mov	x0, x22
  40ec8c:	cmp	x2, x20
  40ec90:	b.ls	40ec54 <ferror@plt+0xd6c4>  // b.plast
  40ec94:	bl	401cb8 <ferror@plt+0x728>
  40ec98:	ldrb	w0, [x0]
  40ec9c:	add	x20, x20, #0x1
  40eca0:	tbz	w0, #0, 40ec80 <ferror@plt+0xd6f0>
  40eca4:	b	40ec50 <ferror@plt+0xd6c0>
  40eca8:	ldr	x0, [x19, #88]
  40ecac:	cbz	x0, 40ec54 <ferror@plt+0xd6c4>
  40ecb0:	add	x22, x19, #0x50
  40ecb4:	mov	x20, #0x0                   	// #0
  40ecb8:	str	x23, [sp, #48]
  40ecbc:	mov	w23, #0xa0                  	// #160
  40ecc0:	b	40eccc <ferror@plt+0xd73c>
  40ecc4:	tst	w0, w23
  40ecc8:	b.eq	40ecfc <ferror@plt+0xd76c>  // b.none
  40eccc:	mov	x1, x20
  40ecd0:	mov	x0, x22
  40ecd4:	bl	401cb8 <ferror@plt+0x728>
  40ecd8:	ldrh	w0, [x0]
  40ecdc:	add	x20, x20, #0x1
  40ece0:	tbz	w0, #0, 40ecf0 <ferror@plt+0xd760>
  40ece4:	ldr	w1, [x19, #36]
  40ece8:	cmp	w1, #0x2b
  40ecec:	b.ne	40ed18 <ferror@plt+0xd788>  // b.any
  40ecf0:	ldr	x1, [x19, #88]
  40ecf4:	cmp	x1, x20
  40ecf8:	b.hi	40ecc4 <ferror@plt+0xd734>  // b.pmore
  40ecfc:	ubfx	x21, x0, #6, #1
  40ed00:	mov	w0, w21
  40ed04:	ldp	x19, x20, [sp, #16]
  40ed08:	ldp	x21, x22, [sp, #32]
  40ed0c:	ldr	x23, [sp, #48]
  40ed10:	ldp	x29, x30, [sp], #64
  40ed14:	ret
  40ed18:	ldr	x23, [sp, #48]
  40ed1c:	b	40ec54 <ferror@plt+0xd6c4>
  40ed20:	stp	x29, x30, [sp, #-64]!
  40ed24:	mov	x29, sp
  40ed28:	stp	x19, x20, [sp, #16]
  40ed2c:	mov	x19, x0
  40ed30:	stp	x21, x22, [sp, #32]
  40ed34:	bl	402490 <ferror@plt+0xf00>
  40ed38:	mov	w22, w0
  40ed3c:	cbnz	w0, 40edd0 <ferror@plt+0xd840>
  40ed40:	stp	x23, x24, [sp, #48]
  40ed44:	add	x21, x19, #0xf0
  40ed48:	ldr	w23, [x19, #32]
  40ed4c:	mov	w24, #0x0                   	// #0
  40ed50:	strb	wzr, [x19, #304]
  40ed54:	mov	w1, w23
  40ed58:	b	40ed78 <ferror@plt+0xd7e8>
  40ed5c:	ldp	x1, x0, [x19, #280]
  40ed60:	mov	w3, w20
  40ed64:	ldr	x4, [x19, #16]
  40ed68:	ldr	x2, [x19, #240]
  40ed6c:	bl	40d378 <ferror@plt+0xbde8>
  40ed70:	cbnz	w0, 40edc8 <ferror@plt+0xd838>
  40ed74:	ldr	w1, [x19, #32]
  40ed78:	cmp	w1, #0x2d
  40ed7c:	b.ne	40ee14 <ferror@plt+0xd884>  // b.any
  40ed80:	ldp	x2, x1, [x19, #40]
  40ed84:	mov	x0, x21
  40ed88:	sub	x1, x1, #0x1
  40ed8c:	bl	401aa8 <ferror@plt+0x518>
  40ed90:	mov	x0, x19
  40ed94:	bl	402490 <ferror@plt+0xf00>
  40ed98:	mov	w20, w0
  40ed9c:	cbnz	w0, 40ee3c <ferror@plt+0xd8ac>
  40eda0:	ldr	w1, [x19, #32]
  40eda4:	cmp	w1, #0x26
  40eda8:	b.eq	40ede4 <ferror@plt+0xd854>  // b.none
  40edac:	cmp	w1, #0x27
  40edb0:	cset	w24, eq  // eq = none
  40edb4:	b.ne	40ed5c <ferror@plt+0xd7cc>  // b.any
  40edb8:	mov	x0, x19
  40edbc:	bl	402490 <ferror@plt+0xf00>
  40edc0:	cbz	w0, 40ed5c <ferror@plt+0xd7cc>
  40edc4:	nop
  40edc8:	ldp	x23, x24, [sp, #48]
  40edcc:	mov	w22, w0
  40edd0:	mov	w0, w22
  40edd4:	ldp	x19, x20, [sp, #16]
  40edd8:	ldp	x21, x22, [sp, #32]
  40eddc:	ldp	x29, x30, [sp], #64
  40ede0:	ret
  40ede4:	mov	x0, x19
  40ede8:	bl	402490 <ferror@plt+0xf00>
  40edec:	cbnz	w0, 40edc8 <ferror@plt+0xd838>
  40edf0:	ldr	w0, [x19, #32]
  40edf4:	cmp	w0, #0x28
  40edf8:	b.ne	40ee70 <ferror@plt+0xd8e0>  // b.any
  40edfc:	mov	x0, x19
  40ee00:	bl	402490 <ferror@plt+0xf00>
  40ee04:	cbnz	w0, 40edc8 <ferror@plt+0xd838>
  40ee08:	ldr	w1, [x19, #32]
  40ee0c:	mov	w20, #0x1                   	// #1
  40ee10:	b	40edac <ferror@plt+0xd81c>
  40ee14:	cbnz	w24, 40ee70 <ferror@plt+0xd8e0>
  40ee18:	cmp	w23, #0x2d
  40ee1c:	b.eq	40ee58 <ferror@plt+0xd8c8>  // b.none
  40ee20:	ldr	x1, [x19, #16]
  40ee24:	mov	w0, #0x1e                  	// #30
  40ee28:	ldp	x19, x20, [sp, #16]
  40ee2c:	ldp	x21, x22, [sp, #32]
  40ee30:	ldp	x23, x24, [sp, #48]
  40ee34:	ldp	x29, x30, [sp], #64
  40ee38:	b	402680 <ferror@plt+0x10f0>
  40ee3c:	mov	w22, w0
  40ee40:	mov	w0, w22
  40ee44:	ldp	x19, x20, [sp, #16]
  40ee48:	ldp	x21, x22, [sp, #32]
  40ee4c:	ldp	x23, x24, [sp, #48]
  40ee50:	ldp	x29, x30, [sp], #64
  40ee54:	ret
  40ee58:	mov	x0, x19
  40ee5c:	bl	40ec20 <ferror@plt+0xd690>
  40ee60:	tst	w0, #0xff
  40ee64:	b.eq	40ee7c <ferror@plt+0xd8ec>  // b.none
  40ee68:	ldp	x23, x24, [sp, #48]
  40ee6c:	b	40edd0 <ferror@plt+0xd840>
  40ee70:	mov	w0, #0x1c                  	// #28
  40ee74:	ldr	x1, [x19, #16]
  40ee78:	b	40ee28 <ferror@plt+0xd898>
  40ee7c:	mov	w0, #0x18                  	// #24
  40ee80:	ldr	x1, [x19, #16]
  40ee84:	b	40ee28 <ferror@plt+0xd898>
  40ee88:	stp	x29, x30, [sp, #-32]!
  40ee8c:	mov	x1, #0x0                   	// #0
  40ee90:	mov	x29, sp
  40ee94:	str	x19, [sp, #16]
  40ee98:	mov	x19, x0
  40ee9c:	add	x0, x0, #0x50
  40eea0:	bl	401cb8 <ferror@plt+0x728>
  40eea4:	mov	x1, x0
  40eea8:	mov	x0, x19
  40eeac:	ldr	x19, [sp, #16]
  40eeb0:	ldrh	w2, [x1]
  40eeb4:	and	w2, w2, #0xfffffeff
  40eeb8:	strh	w2, [x1]
  40eebc:	ldp	x29, x30, [sp], #32
  40eec0:	b	40ea30 <ferror@plt+0xd4a0>
  40eec4:	nop
  40eec8:	stp	x29, x30, [sp, #-32]!
  40eecc:	mov	x1, #0x0                   	// #0
  40eed0:	mov	x29, sp
  40eed4:	stp	x19, x20, [sp, #16]
  40eed8:	mov	x19, x0
  40eedc:	add	x0, x0, #0x50
  40eee0:	ldr	x2, [x19, #288]
  40eee4:	ldr	x20, [x2, #48]
  40eee8:	bl	401cb8 <ferror@plt+0x728>
  40eeec:	ldrh	w0, [x0]
  40eef0:	tbz	w0, #8, 40ef40 <ferror@plt+0xd9b0>
  40eef4:	ldr	x0, [x19, #288]
  40eef8:	mov	w1, #0x43                  	// #67
  40eefc:	bl	401a20 <ferror@plt+0x490>
  40ef00:	ldr	x0, [x19, #288]
  40ef04:	mov	x1, x20
  40ef08:	bl	401a40 <ferror@plt+0x4b0>
  40ef0c:	mov	x0, x19
  40ef10:	bl	40ee88 <ferror@plt+0xd8f8>
  40ef14:	mov	w2, #0x0                   	// #0
  40ef18:	mov	x1, x20
  40ef1c:	mov	x0, x19
  40ef20:	bl	40eae0 <ferror@plt+0xd550>
  40ef24:	mov	x0, x19
  40ef28:	mov	w1, #0x80                  	// #128
  40ef2c:	bl	40ea88 <ferror@plt+0xd4f8>
  40ef30:	mov	x0, x19
  40ef34:	ldp	x19, x20, [sp, #16]
  40ef38:	ldp	x29, x30, [sp], #32
  40ef3c:	b	402490 <ferror@plt+0xf00>
  40ef40:	ldr	x1, [x19, #16]
  40ef44:	mov	w0, #0x18                  	// #24
  40ef48:	ldp	x19, x20, [sp, #16]
  40ef4c:	ldp	x29, x30, [sp], #32
  40ef50:	b	402680 <ferror@plt+0x10f0>
  40ef54:	nop
  40ef58:	stp	x29, x30, [sp, #-96]!
  40ef5c:	mov	x29, sp
  40ef60:	stp	x23, x24, [sp, #48]
  40ef64:	and	w23, w1, #0xff
  40ef68:	ldr	x1, [x0, #88]
  40ef6c:	stp	x19, x20, [sp, #16]
  40ef70:	mov	x20, x0
  40ef74:	cmp	x1, #0x1
  40ef78:	b.ls	40f200 <ferror@plt+0xdc70>  // b.plast
  40ef7c:	cbnz	w23, 40f1e4 <ferror@plt+0xdc54>
  40ef80:	stp	x21, x22, [sp, #32]
  40ef84:	add	x21, x20, #0x50
  40ef88:	mov	x0, x21
  40ef8c:	mov	x1, #0x0                   	// #0
  40ef90:	stp	x25, x26, [sp, #64]
  40ef94:	bl	401cb8 <ferror@plt+0x728>
  40ef98:	ldrb	w22, [x0]
  40ef9c:	add	x25, x20, #0xa0
  40efa0:	adrp	x26, 42c000 <ferror@plt+0x2aa70>
  40efa4:	and	w22, w22, #0x1
  40efa8:	eor	w0, w23, #0x1
  40efac:	mov	w24, w22
  40efb0:	ands	w22, w22, w0
  40efb4:	ldr	x19, [x20, #88]
  40efb8:	b.ne	40f14c <ferror@plt+0xdbbc>  // b.any
  40efbc:	mov	x0, x21
  40efc0:	mov	x1, #0x0                   	// #0
  40efc4:	bl	401cb8 <ferror@plt+0x728>
  40efc8:	ldrh	w0, [x0]
  40efcc:	tbz	w0, #5, 40f16c <ferror@plt+0xdbdc>
  40efd0:	mov	x1, #0x0                   	// #0
  40efd4:	mov	x0, x25
  40efd8:	str	x27, [sp, #80]
  40efdc:	bl	401cb8 <ferror@plt+0x728>
  40efe0:	mov	x27, x0
  40efe4:	mov	w1, #0x43                  	// #67
  40efe8:	ldr	x0, [x20, #288]
  40efec:	bl	401a20 <ferror@plt+0x490>
  40eff0:	ldr	x1, [x27]
  40eff4:	ldr	x0, [x20, #288]
  40eff8:	bl	401a40 <ferror@plt+0x4b0>
  40effc:	mov	x0, x25
  40f000:	mov	x1, #0x1                   	// #1
  40f004:	bl	401930 <ferror@plt+0x3a0>
  40f008:	ldr	x27, [sp, #80]
  40f00c:	mov	x0, x20
  40f010:	bl	40ea30 <ferror@plt+0xd4a0>
  40f014:	mov	x0, x21
  40f018:	mov	x1, #0x1                   	// #1
  40f01c:	bl	401930 <ferror@plt+0x3a0>
  40f020:	mov	x0, x21
  40f024:	mov	x1, #0x0                   	// #0
  40f028:	bl	401cb8 <ferror@plt+0x728>
  40f02c:	ldrh	w0, [x0]
  40f030:	tbz	w0, #6, 40f0f0 <ferror@plt+0xdb60>
  40f034:	ldr	x0, [x20, #88]
  40f038:	cmp	x19, x0
  40f03c:	b.eq	40f064 <ferror@plt+0xdad4>  // b.none
  40f040:	mov	x0, x21
  40f044:	mov	x1, #0x0                   	// #0
  40f048:	bl	401cb8 <ferror@plt+0x728>
  40f04c:	ldrh	w0, [x0]
  40f050:	tbz	w0, #0, 40f064 <ferror@plt+0xdad4>
  40f054:	b	40f0f0 <ferror@plt+0xdb60>
  40f058:	bl	402490 <ferror@plt+0xf00>
  40f05c:	mov	w19, w0
  40f060:	cbnz	w0, 40f1c8 <ferror@plt+0xdc38>
  40f064:	ldr	w1, [x20, #32]
  40f068:	mov	x0, x20
  40f06c:	cmp	w1, #0x22
  40f070:	b.eq	40f058 <ferror@plt+0xdac8>  // b.none
  40f074:	mov	x0, x21
  40f078:	mov	x1, #0x1                   	// #1
  40f07c:	bl	401930 <ferror@plt+0x3a0>
  40f080:	ldr	x0, [x26, #584]
  40f084:	ldrh	w0, [x0, #1138]
  40f088:	tbnz	w0, #2, 40f0e4 <ferror@plt+0xdb54>
  40f08c:	mov	x1, #0x0                   	// #0
  40f090:	mov	x0, x21
  40f094:	bl	401cb8 <ferror@plt+0x728>
  40f098:	ldr	w1, [x20, #32]
  40f09c:	cmp	w1, #0x46
  40f0a0:	ldrh	w1, [x0]
  40f0a4:	orr	w1, w1, #0x100
  40f0a8:	strh	w1, [x0]
  40f0ac:	b.eq	40f250 <ferror@plt+0xdcc0>  // b.none
  40f0b0:	cbnz	w24, 40f0f0 <ferror@plt+0xdb60>
  40f0b4:	mov	x0, x21
  40f0b8:	mov	x1, #0x0                   	// #0
  40f0bc:	bl	401cb8 <ferror@plt+0x728>
  40f0c0:	ldrb	w0, [x0, #1]
  40f0c4:	eor	w0, w0, #0x1
  40f0c8:	and	w0, w0, #0x1
  40f0cc:	orr	w0, w23, w0
  40f0d0:	tst	w0, #0xff
  40f0d4:	b.eq	40f2b8 <ferror@plt+0xdd28>  // b.none
  40f0d8:	mov	x0, x20
  40f0dc:	bl	40ee88 <ferror@plt+0xd8f8>
  40f0e0:	b	40f0fc <ferror@plt+0xdb6c>
  40f0e4:	mov	x0, x20
  40f0e8:	bl	40ee88 <ferror@plt+0xd8f8>
  40f0ec:	nop
  40f0f0:	cmp	w23, #0x0
  40f0f4:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  40f0f8:	csel	w23, w23, wzr, eq  // eq = none
  40f0fc:	ldr	x0, [x20, #88]
  40f100:	cmp	x0, #0x1
  40f104:	b.ls	40f13c <ferror@plt+0xdbac>  // b.plast
  40f108:	mov	x0, x21
  40f10c:	mov	x1, #0x0                   	// #0
  40f110:	bl	401cb8 <ferror@plt+0x728>
  40f114:	ldrh	w0, [x0]
  40f118:	tst	x0, #0x100
  40f11c:	ccmp	w23, #0x0, #0x0, ne  // ne = any
  40f120:	b.eq	40f2c0 <ferror@plt+0xdd30>  // b.none
  40f124:	mov	x0, x21
  40f128:	mov	x1, #0x0                   	// #0
  40f12c:	bl	401cb8 <ferror@plt+0x728>
  40f130:	ldrh	w0, [x0]
  40f134:	tbz	w0, #0, 40efa8 <ferror@plt+0xda18>
  40f138:	ldr	x0, [x20, #88]
  40f13c:	cmp	x0, #0x1
  40f140:	mov	w19, #0x0                   	// #0
  40f144:	b.ne	40f26c <ferror@plt+0xdcdc>  // b.any
  40f148:	cbz	w23, 40f1c8 <ferror@plt+0xdc38>
  40f14c:	ldr	x1, [x20, #16]
  40f150:	mov	w0, #0x18                  	// #24
  40f154:	ldp	x19, x20, [sp, #16]
  40f158:	ldp	x21, x22, [sp, #32]
  40f15c:	ldp	x23, x24, [sp, #48]
  40f160:	ldp	x25, x26, [sp, #64]
  40f164:	ldp	x29, x30, [sp], #96
  40f168:	b	402680 <ferror@plt+0x10f0>
  40f16c:	mov	x0, x21
  40f170:	mov	x1, #0x0                   	// #0
  40f174:	bl	401cb8 <ferror@plt+0x728>
  40f178:	ldrh	w0, [x0]
  40f17c:	tbnz	w0, #7, 40f00c <ferror@plt+0xda7c>
  40f180:	mov	x0, x21
  40f184:	mov	x1, #0x0                   	// #0
  40f188:	bl	401cb8 <ferror@plt+0x728>
  40f18c:	ldrh	w0, [x0]
  40f190:	tbz	w0, #1, 40f218 <ferror@plt+0xdc88>
  40f194:	ldr	x0, [x20, #288]
  40f198:	ldrb	w1, [x0, #216]
  40f19c:	cmp	w1, #0x0
  40f1a0:	cset	w1, ne  // ne = any
  40f1a4:	add	w1, w1, #0x47
  40f1a8:	bl	401a20 <ferror@plt+0x490>
  40f1ac:	mov	x0, x20
  40f1b0:	mov	x1, #0x0                   	// #0
  40f1b4:	bl	403a10 <ferror@plt+0x2480>
  40f1b8:	mov	x0, x21
  40f1bc:	mov	x1, #0x1                   	// #1
  40f1c0:	bl	401930 <ferror@plt+0x3a0>
  40f1c4:	b	40f020 <ferror@plt+0xda90>
  40f1c8:	ldp	x21, x22, [sp, #32]
  40f1cc:	ldp	x25, x26, [sp, #64]
  40f1d0:	mov	w0, w19
  40f1d4:	ldp	x19, x20, [sp, #16]
  40f1d8:	ldp	x23, x24, [sp, #48]
  40f1dc:	ldp	x29, x30, [sp], #96
  40f1e0:	ret
  40f1e4:	bl	402490 <ferror@plt+0xf00>
  40f1e8:	mov	w19, w0
  40f1ec:	cbnz	w0, 40f1d0 <ferror@plt+0xdc40>
  40f1f0:	mov	x0, x20
  40f1f4:	bl	40ec20 <ferror@plt+0xd690>
  40f1f8:	tst	w0, #0xff
  40f1fc:	b.ne	40ef80 <ferror@plt+0xd9f0>  // b.any
  40f200:	ldr	x1, [x20, #16]
  40f204:	mov	w0, #0x18                  	// #24
  40f208:	ldp	x19, x20, [sp, #16]
  40f20c:	ldp	x23, x24, [sp, #48]
  40f210:	ldp	x29, x30, [sp], #96
  40f214:	b	402680 <ferror@plt+0x10f0>
  40f218:	mov	x0, x21
  40f21c:	mov	x1, #0x0                   	// #0
  40f220:	bl	401cb8 <ferror@plt+0x728>
  40f224:	ldrh	w0, [x0]
  40f228:	tbz	w0, #0, 40f020 <ferror@plt+0xda90>
  40f22c:	mov	x0, x21
  40f230:	mov	x1, #0x0                   	// #0
  40f234:	bl	401cb8 <ferror@plt+0x728>
  40f238:	ldrh	w0, [x0]
  40f23c:	tbnz	w0, #6, 40f020 <ferror@plt+0xda90>
  40f240:	mov	x0, x21
  40f244:	mov	x1, #0x1                   	// #1
  40f248:	bl	401930 <ferror@plt+0x3a0>
  40f24c:	b	40f020 <ferror@plt+0xda90>
  40f250:	mov	x0, x20
  40f254:	bl	40eec8 <ferror@plt+0xd938>
  40f258:	cmp	w23, #0x0
  40f25c:	mov	w19, w0
  40f260:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  40f264:	b.ne	40f1c8 <ferror@plt+0xdc38>  // b.any
  40f268:	cbz	w0, 40f138 <ferror@plt+0xdba8>
  40f26c:	cbz	w23, 40f1c8 <ferror@plt+0xdc38>
  40f270:	mov	x0, x21
  40f274:	mov	x1, #0x0                   	// #0
  40f278:	bl	401cb8 <ferror@plt+0x728>
  40f27c:	ldrh	w0, [x0]
  40f280:	tbz	w0, #0, 40f1c8 <ferror@plt+0xdc38>
  40f284:	mov	x1, #0x0                   	// #0
  40f288:	mov	x0, x21
  40f28c:	bl	401cb8 <ferror@plt+0x728>
  40f290:	ldrh	w0, [x0]
  40f294:	mov	w1, #0x1e2                 	// #482
  40f298:	tst	w1, w0
  40f29c:	b.ne	40f1c8 <ferror@plt+0xdc38>  // b.any
  40f2a0:	mov	x0, x21
  40f2a4:	mov	x1, #0x1                   	// #1
  40f2a8:	bl	401930 <ferror@plt+0x3a0>
  40f2ac:	ldp	x21, x22, [sp, #32]
  40f2b0:	ldp	x25, x26, [sp, #64]
  40f2b4:	b	40f1d0 <ferror@plt+0xdc40>
  40f2b8:	mov	w23, #0x0                   	// #0
  40f2bc:	b	40f0fc <ferror@plt+0xdb6c>
  40f2c0:	mov	w19, #0x0                   	// #0
  40f2c4:	ldp	x21, x22, [sp, #32]
  40f2c8:	ldp	x25, x26, [sp, #64]
  40f2cc:	b	40f1d0 <ferror@plt+0xdc40>
  40f2d0:	stp	x29, x30, [sp, #-48]!
  40f2d4:	mov	x29, sp
  40f2d8:	str	x19, [sp, #16]
  40f2dc:	mov	x19, x0
  40f2e0:	bl	40f620 <ferror@plt+0xe090>
  40f2e4:	cmp	w0, #0x6
  40f2e8:	b.eq	40f2f8 <ferror@plt+0xdd68>  // b.none
  40f2ec:	ldr	x19, [sp, #16]
  40f2f0:	ldp	x29, x30, [sp], #48
  40f2f4:	ret
  40f2f8:	ldr	x1, [x19, #16]
  40f2fc:	mov	w0, #0x1a                  	// #26
  40f300:	ldr	x19, [sp, #16]
  40f304:	ldp	x29, x30, [sp], #48
  40f308:	b	402680 <ferror@plt+0x10f0>
  40f30c:	nop
  40f310:	stp	x29, x30, [sp, #-96]!
  40f314:	mov	x29, sp
  40f318:	stp	x21, x22, [sp, #32]
  40f31c:	mov	x21, x0
  40f320:	and	w22, w3, #0xff
  40f324:	ldr	x0, [x0, #40]
  40f328:	stp	x19, x20, [sp, #16]
  40f32c:	stp	x23, x24, [sp, #48]
  40f330:	mov	x23, x1
  40f334:	mov	x24, x2
  40f338:	bl	402970 <ferror@plt+0x13e0>
  40f33c:	mov	x20, x0
  40f340:	mov	x0, x21
  40f344:	bl	402490 <ferror@plt+0xf00>
  40f348:	mov	w19, w0
  40f34c:	cbnz	w0, 40f478 <ferror@plt+0xdee8>
  40f350:	ldr	w0, [x21, #32]
  40f354:	cmp	w0, #0x26
  40f358:	b.eq	40f420 <ferror@plt+0xde90>  // b.none
  40f35c:	cmp	w0, #0x24
  40f360:	b.ne	40f498 <ferror@plt+0xdf08>  // b.any
  40f364:	tbnz	w22, #2, 40f4c4 <ferror@plt+0xdf34>
  40f368:	mov	w0, #0x45                  	// #69
  40f36c:	str	w0, [x23]
  40f370:	strb	wzr, [x24]
  40f374:	mov	x0, x21
  40f378:	str	x20, [sp, #80]
  40f37c:	bl	402490 <ferror@plt+0xf00>
  40f380:	mov	w19, w0
  40f384:	cbnz	w0, 40f478 <ferror@plt+0xdee8>
  40f388:	ldr	w0, [x21, #32]
  40f38c:	cmp	w0, #0x25
  40f390:	b.eq	40f614 <ferror@plt+0xe084>  // b.none
  40f394:	adrp	x1, 413000 <ferror@plt+0x11a70>
  40f398:	add	x0, x1, #0xbb8
  40f39c:	str	x25, [sp, #64]
  40f3a0:	mov	x24, #0x0                   	// #0
  40f3a4:	ldrb	w4, [x1, #3000]
  40f3a8:	ldrb	w3, [x0, #1]
  40f3ac:	ldrb	w2, [x0, #2]
  40f3b0:	ldrb	w1, [x0, #3]
  40f3b4:	ldrb	w25, [x0, #4]
  40f3b8:	orr	x3, x4, x3, lsl #8
  40f3bc:	orr	x0, x3, x2, lsl #16
  40f3c0:	orr	x0, x0, x1, lsl #24
  40f3c4:	orr	x25, x0, x25, lsl #32
  40f3c8:	b	40f3d4 <ferror@plt+0xde44>
  40f3cc:	cmp	w0, #0x25
  40f3d0:	b.eq	40f544 <ferror@plt+0xdfb4>  // b.none
  40f3d4:	and	w22, w22, #0xfc
  40f3d8:	mov	x2, x25
  40f3dc:	orr	w22, w22, #0x30
  40f3e0:	mov	x0, x21
  40f3e4:	mov	w1, w22
  40f3e8:	add	x24, x24, #0x1
  40f3ec:	bl	40f2d0 <ferror@plt+0xdd40>
  40f3f0:	mov	w19, w0
  40f3f4:	cbnz	w0, 40f53c <ferror@plt+0xdfac>
  40f3f8:	ldr	w23, [x21, #32]
  40f3fc:	cmp	w23, #0x27
  40f400:	mov	w0, w23
  40f404:	b.ne	40f3cc <ferror@plt+0xde3c>  // b.any
  40f408:	mov	x0, x21
  40f40c:	bl	402490 <ferror@plt+0xf00>
  40f410:	mov	w19, w0
  40f414:	cbnz	w0, 40f53c <ferror@plt+0xdfac>
  40f418:	ldr	w0, [x21, #32]
  40f41c:	b	40f3cc <ferror@plt+0xde3c>
  40f420:	mov	x0, x21
  40f424:	bl	402490 <ferror@plt+0xf00>
  40f428:	mov	w19, w0
  40f42c:	cbnz	w0, 40f478 <ferror@plt+0xdee8>
  40f430:	ldr	w0, [x21, #32]
  40f434:	cmp	w0, #0x28
  40f438:	b.ne	40f4d8 <ferror@plt+0xdf48>  // b.any
  40f43c:	tbz	w22, #4, 40f600 <ferror@plt+0xe070>
  40f440:	mov	w0, #0x31                  	// #49
  40f444:	str	w0, [x23]
  40f448:	strb	wzr, [x24]
  40f44c:	mov	x0, x21
  40f450:	bl	402490 <ferror@plt+0xf00>
  40f454:	mov	w19, w0
  40f458:	cbnz	w0, 40f478 <ferror@plt+0xdee8>
  40f45c:	ldrb	w1, [x23]
  40f460:	ldr	x0, [x21, #288]
  40f464:	bl	401a20 <ferror@plt+0x490>
  40f468:	mov	x0, x21
  40f46c:	mov	x1, x20
  40f470:	mov	w2, #0x0                   	// #0
  40f474:	bl	403a40 <ferror@plt+0x24b0>
  40f478:	mov	x0, x20
  40f47c:	bl	401470 <free@plt>
  40f480:	mov	w0, w19
  40f484:	ldp	x19, x20, [sp, #16]
  40f488:	ldp	x21, x22, [sp, #32]
  40f48c:	ldp	x23, x24, [sp, #48]
  40f490:	ldp	x29, x30, [sp], #96
  40f494:	ret
  40f498:	ldr	x0, [x21, #288]
  40f49c:	mov	w1, #0x2f                  	// #47
  40f4a0:	str	w1, [x23]
  40f4a4:	mov	w22, #0x1                   	// #1
  40f4a8:	strb	w22, [x24]
  40f4ac:	bl	401a20 <ferror@plt+0x490>
  40f4b0:	mov	w2, w22
  40f4b4:	mov	x1, x20
  40f4b8:	mov	x0, x21
  40f4bc:	bl	403a40 <ferror@plt+0x24b0>
  40f4c0:	b	40f478 <ferror@plt+0xdee8>
  40f4c4:	ldr	x1, [x21, #16]
  40f4c8:	mov	w0, #0x18                  	// #24
  40f4cc:	bl	402680 <ferror@plt+0x10f0>
  40f4d0:	mov	w19, w0
  40f4d4:	b	40f478 <ferror@plt+0xdee8>
  40f4d8:	adrp	x3, 413000 <ferror@plt+0x11a70>
  40f4dc:	add	x2, x3, #0xba0
  40f4e0:	and	w1, w22, #0xfc
  40f4e4:	mov	x0, x21
  40f4e8:	ldrb	w6, [x3, #2976]
  40f4ec:	orr	w1, w1, #0x20
  40f4f0:	ldrb	w5, [x2, #1]
  40f4f4:	ldrb	w4, [x2, #2]
  40f4f8:	ldrb	w3, [x2, #3]
  40f4fc:	orr	x5, x6, x5, lsl #8
  40f500:	ldrb	w6, [x2, #4]
  40f504:	orr	x2, x5, x4, lsl #16
  40f508:	orr	x2, x2, x3, lsl #24
  40f50c:	orr	x2, x2, x6, lsl #32
  40f510:	bl	40f2d0 <ferror@plt+0xdd40>
  40f514:	mov	w19, w0
  40f518:	cbnz	w0, 40f478 <ferror@plt+0xdee8>
  40f51c:	ldr	w0, [x21, #32]
  40f520:	cmp	w0, #0x28
  40f524:	b.ne	40f4c4 <ferror@plt+0xdf34>  // b.any
  40f528:	mov	w0, #0x30                  	// #48
  40f52c:	str	w0, [x23]
  40f530:	mov	w0, #0x1                   	// #1
  40f534:	strb	w0, [x24]
  40f538:	b	40f44c <ferror@plt+0xdebc>
  40f53c:	ldr	x25, [sp, #64]
  40f540:	b	40f478 <ferror@plt+0xdee8>
  40f544:	cmp	w23, #0x27
  40f548:	b.eq	40f5bc <ferror@plt+0xe02c>  // b.none
  40f54c:	ldr	x25, [sp, #64]
  40f550:	mov	w1, #0x45                  	// #69
  40f554:	ldr	x0, [x21, #288]
  40f558:	bl	401a20 <ferror@plt+0x490>
  40f55c:	ldr	x0, [x21, #288]
  40f560:	mov	x1, x24
  40f564:	bl	401a40 <ferror@plt+0x4b0>
  40f568:	ldr	x0, [x21, #280]
  40f56c:	add	x1, sp, #0x50
  40f570:	add	x0, x0, #0x108
  40f574:	bl	401e08 <ferror@plt+0x878>
  40f578:	mov	x19, x0
  40f57c:	cmn	x0, #0x1
  40f580:	b.eq	40f5d8 <ferror@plt+0xe048>  // b.none
  40f584:	mov	x0, x20
  40f588:	bl	401470 <free@plt>
  40f58c:	ldr	x0, [x21, #280]
  40f590:	mov	x1, x19
  40f594:	add	x0, x0, #0x108
  40f598:	bl	401ca8 <ferror@plt+0x718>
  40f59c:	ldr	x19, [x0, #8]
  40f5a0:	ldr	x0, [x21, #288]
  40f5a4:	mov	x1, x19
  40f5a8:	bl	401a40 <ferror@plt+0x4b0>
  40f5ac:	mov	x0, x21
  40f5b0:	bl	402490 <ferror@plt+0xf00>
  40f5b4:	mov	w19, w0
  40f5b8:	b	40f480 <ferror@plt+0xdef0>
  40f5bc:	ldr	x1, [x21, #16]
  40f5c0:	mov	w0, #0x18                  	// #24
  40f5c4:	bl	402680 <ferror@plt+0x10f0>
  40f5c8:	mov	w19, w0
  40f5cc:	ldr	x25, [sp, #64]
  40f5d0:	cbz	w0, 40f568 <ferror@plt+0xdfd8>
  40f5d4:	b	40f478 <ferror@plt+0xdee8>
  40f5d8:	ldr	x0, [x21, #280]
  40f5dc:	mov	x1, x20
  40f5e0:	bl	40b1f0 <ferror@plt+0x9c60>
  40f5e4:	mov	x19, x0
  40f5e8:	ldr	x1, [x21, #296]
  40f5ec:	ldr	x0, [x21, #280]
  40f5f0:	add	x0, x0, #0xe0
  40f5f4:	bl	401ca8 <ferror@plt+0x718>
  40f5f8:	str	x0, [x21, #288]
  40f5fc:	b	40f5a4 <ferror@plt+0xe014>
  40f600:	ldr	x1, [x21, #16]
  40f604:	mov	w0, #0x19                  	// #25
  40f608:	bl	402680 <ferror@plt+0x10f0>
  40f60c:	mov	w19, w0
  40f610:	b	40f478 <ferror@plt+0xdee8>
  40f614:	mov	x24, #0x0                   	// #0
  40f618:	b	40f550 <ferror@plt+0xdfc0>
  40f61c:	nop
  40f620:	stp	x29, x30, [sp, #-176]!
  40f624:	mov	w3, #0x3f                  	// #63
  40f628:	mov	x29, sp
  40f62c:	stp	x27, x28, [sp, #80]
  40f630:	mov	x28, x0
  40f634:	and	w0, w2, #0xff
  40f638:	stp	x25, x26, [sp, #64]
  40f63c:	and	w27, w1, #0xff
  40f640:	ldr	x25, [x28, #208]
  40f644:	str	x2, [sp, #136]
  40f648:	ldr	w2, [x28, #32]
  40f64c:	stp	x19, x20, [sp, #16]
  40f650:	str	w0, [sp, #108]
  40f654:	ands	w0, w1, #0x8
  40f658:	str	w0, [sp, #112]
  40f65c:	str	w2, [sp, #120]
  40f660:	strb	wzr, [sp, #155]
  40f664:	str	w3, [sp, #156]
  40f668:	str	w2, [sp, #160]
  40f66c:	str	xzr, [sp, #168]
  40f670:	b.eq	40f814 <ferror@plt+0xe284>  // b.none
  40f674:	stp	x23, x24, [sp, #48]
  40f678:	adrp	x23, 42c000 <ferror@plt+0x2aa70>
  40f67c:	ldr	x3, [x23, #584]
  40f680:	ldr	w0, [x3, #1128]
  40f684:	ldr	w8, [x3, #1132]
  40f688:	cmp	w8, w0
  40f68c:	b.ne	410344 <ferror@plt+0xedb4>  // b.any
  40f690:	and	w0, w27, #0xfc
  40f694:	ldr	w4, [sp, #160]
  40f698:	orr	w1, w0, #0x20
  40f69c:	mov	w24, #0x0                   	// #0
  40f6a0:	mov	w7, #0x0                   	// #0
  40f6a4:	mov	w20, #0x0                   	// #0
  40f6a8:	mov	w26, #0x0                   	// #0
  40f6ac:	mov	w19, #0x0                   	// #0
  40f6b0:	stp	x21, x22, [sp, #32]
  40f6b4:	adrp	x22, 413000 <ferror@plt+0x11a70>
  40f6b8:	mov	w21, #0x1                   	// #1
  40f6bc:	add	x22, x22, #0xbe8
  40f6c0:	str	w0, [sp, #124]
  40f6c4:	str	w1, [sp, #128]
  40f6c8:	str	w1, [sp, #132]
  40f6cc:	b	40f774 <ferror@plt+0xe1e4>
  40f6d0:	cmp	w4, #0xc
  40f6d4:	b.eq	40fbc8 <ferror@plt+0xe638>  // b.none
  40f6d8:	b.ls	40fac8 <ferror@plt+0xe538>  // b.plast
  40f6dc:	cmp	w4, #0x21
  40f6e0:	b.hi	40fa80 <ferror@plt+0xe4f0>  // b.pmore
  40f6e4:	ldr	w1, [sp, #156]
  40f6e8:	cmp	w4, #0x17
  40f6ec:	b.hi	40fd74 <ferror@plt+0xe7e4>  // b.pmore
  40f6f0:	sub	w1, w1, #0x2
  40f6f4:	cmp	w21, #0x0
  40f6f8:	ccmp	w1, #0x3, #0x0, eq  // eq = none
  40f6fc:	b.ls	40fce8 <ferror@plt+0xe758>  // b.plast
  40f700:	sub	w0, w4, #0x10
  40f704:	mov	w1, w4
  40f708:	cmp	w0, #0x5
  40f70c:	add	x3, sp, #0xa8
  40f710:	cinc	w26, w26, ls  // ls = plast
  40f714:	mov	x0, x28
  40f718:	mov	x2, x25
  40f71c:	str	w4, [sp, #156]
  40f720:	bl	40eb30 <ferror@plt+0xd5a0>
  40f724:	mov	w24, #0x0                   	// #0
  40f728:	ldr	w0, [sp, #160]
  40f72c:	mov	w20, #0x0                   	// #0
  40f730:	strb	wzr, [sp, #155]
  40f734:	sub	w0, w0, #0x4
  40f738:	cmp	w0, #0x1
  40f73c:	cset	w21, hi  // hi = pmore
  40f740:	mov	x0, x28
  40f744:	bl	402490 <ferror@plt+0xf00>
  40f748:	mov	w5, w0
  40f74c:	mov	w7, #0x1                   	// #1
  40f750:	ldr	x3, [x23, #584]
  40f754:	ldr	w2, [x28, #32]
  40f758:	str	w2, [sp, #160]
  40f75c:	ldr	w0, [x3, #1128]
  40f760:	mov	w4, w2
  40f764:	ldr	w8, [x3, #1132]
  40f768:	cmp	w0, w8
  40f76c:	b.ne	410468 <ferror@plt+0xeed8>  // b.any
  40f770:	cbnz	w5, 410458 <ferror@plt+0xeec8>
  40f774:	ubfx	x5, x4, #3, #5
  40f778:	mvn	w0, w4
  40f77c:	and	w1, w0, #0x7
  40f780:	ldrb	w0, [x22, w5, uxtw]
  40f784:	asr	w0, w0, w1
  40f788:	tbz	w0, #0, 410098 <ferror@plt+0xeb08>
  40f78c:	cmp	w4, #0x25
  40f790:	b.eq	40fc24 <ferror@plt+0xe694>  // b.none
  40f794:	b.ls	40f6d0 <ferror@plt+0xe140>  // b.plast
  40f798:	cmp	w4, #0x3c
  40f79c:	b.eq	40fcc8 <ferror@plt+0xe738>  // b.none
  40f7a0:	b.hi	40f848 <ferror@plt+0xe2b8>  // b.pmore
  40f7a4:	cmp	w4, #0x2e
  40f7a8:	b.eq	40fc7c <ferror@plt+0xe6ec>  // b.none
  40f7ac:	b.ls	40f870 <ferror@plt+0xe2e0>  // b.plast
  40f7b0:	sub	w0, w4, #0x39
  40f7b4:	cmp	w0, #0x2
  40f7b8:	b.hi	40f860 <ferror@plt+0xe2d0>  // b.pmore
  40f7bc:	cbnz	w21, 40f7dc <ferror@plt+0xe24c>
  40f7c0:	cbnz	w20, 40fce8 <ferror@plt+0xe758>
  40f7c4:	ldr	w0, [sp, #156]
  40f7c8:	sub	w1, w0, #0x2e
  40f7cc:	cmp	w1, #0x10
  40f7d0:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  40f7d4:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  40f7d8:	b.ls	40fce8 <ferror@plt+0xe758>  // b.plast
  40f7dc:	ldr	x0, [x28, #288]
  40f7e0:	sub	w21, w4, #0x6
  40f7e4:	mov	w1, w21
  40f7e8:	str	w21, [sp, #156]
  40f7ec:	mov	w20, #0x0                   	// #0
  40f7f0:	mov	w21, #0x0                   	// #0
  40f7f4:	bl	401a20 <ferror@plt+0x490>
  40f7f8:	ldr	x0, [sp, #168]
  40f7fc:	mov	w1, #0x1                   	// #1
  40f800:	strb	w1, [sp, #155]
  40f804:	add	x0, x0, #0x1
  40f808:	str	x0, [sp, #168]
  40f80c:	b	40f740 <ferror@plt+0xe1b0>
  40f810:	ldr	w2, [x28, #32]
  40f814:	str	w2, [sp, #160]
  40f818:	mov	x0, x28
  40f81c:	cmp	w2, #0x22
  40f820:	b.ne	40f674 <ferror@plt+0xe0e4>  // b.any
  40f824:	bl	402490 <ferror@plt+0xf00>
  40f828:	mov	w19, w0
  40f82c:	cbz	w0, 40f810 <ferror@plt+0xe280>
  40f830:	mov	w0, w19
  40f834:	ldp	x19, x20, [sp, #16]
  40f838:	ldp	x25, x26, [sp, #64]
  40f83c:	ldp	x27, x28, [sp, #80]
  40f840:	ldp	x29, x30, [sp], #176
  40f844:	ret
  40f848:	cmp	w4, #0x40
  40f84c:	b.hi	40f9c4 <ferror@plt+0xe434>  // b.pmore
  40f850:	cmp	w4, #0x3e
  40f854:	b.hi	40f8d4 <ferror@plt+0xe344>  // b.pmore
  40f858:	cmp	w4, #0x3d
  40f85c:	b.eq	40f8d4 <ferror@plt+0xe344>  // b.none
  40f860:	mov	w0, w7
  40f864:	mov	w5, #0x0                   	// #0
  40f868:	cbz	w0, 40f750 <ferror@plt+0xe1c0>
  40f86c:	b	40f740 <ferror@plt+0xe1b0>
  40f870:	cmp	w4, #0x2d
  40f874:	b.ne	40f860 <ferror@plt+0xe2d0>  // b.any
  40f878:	cbnz	w21, 40f898 <ferror@plt+0xe308>
  40f87c:	cbnz	w20, 40fce8 <ferror@plt+0xe758>
  40f880:	ldr	w0, [sp, #156]
  40f884:	sub	w1, w0, #0x2e
  40f888:	cmp	w1, #0x10
  40f88c:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  40f890:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  40f894:	b.ls	40fce8 <ferror@plt+0xe758>  // b.plast
  40f898:	add	x1, sp, #0x9c
  40f89c:	and	w3, w27, #0xfffffffb
  40f8a0:	add	x2, sp, #0x9b
  40f8a4:	mov	x0, x28
  40f8a8:	bl	40f310 <ferror@plt+0xdd80>
  40f8ac:	mov	w5, w0
  40f8b0:	ldr	w1, [sp, #156]
  40f8b4:	mov	w21, #0x0                   	// #0
  40f8b8:	ldr	x0, [sp, #168]
  40f8bc:	cmp	w1, #0x45
  40f8c0:	cset	w20, eq  // eq = none
  40f8c4:	mov	w7, #0x0                   	// #0
  40f8c8:	add	x0, x0, #0x1
  40f8cc:	str	x0, [sp, #168]
  40f8d0:	b	40f750 <ferror@plt+0xe1c0>
  40f8d4:	cbnz	w21, 40f8f4 <ferror@plt+0xe364>
  40f8d8:	cbnz	w20, 40fce8 <ferror@plt+0xe758>
  40f8dc:	ldr	w0, [sp, #156]
  40f8e0:	sub	w1, w0, #0x2e
  40f8e4:	cmp	w1, #0x10
  40f8e8:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  40f8ec:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  40f8f0:	b.ls	40fce8 <ferror@plt+0xe758>  // b.plast
  40f8f4:	mov	x0, x28
  40f8f8:	str	w4, [sp, #116]
  40f8fc:	bl	402490 <ferror@plt+0xf00>
  40f900:	mov	w5, w0
  40f904:	cbnz	w0, 40f9a0 <ferror@plt+0xe410>
  40f908:	ldr	w0, [x28, #32]
  40f90c:	ldr	w4, [sp, #116]
  40f910:	cmp	w0, #0x24
  40f914:	b.ne	40f990 <ferror@plt+0xe400>  // b.any
  40f918:	mov	x0, x28
  40f91c:	str	w4, [sp, #116]
  40f920:	bl	402490 <ferror@plt+0xf00>
  40f924:	mov	w5, w0
  40f928:	cbnz	w0, 40f9a0 <ferror@plt+0xe410>
  40f92c:	adrp	x0, 413000 <ferror@plt+0x11a70>
  40f930:	add	x2, x0, #0xba8
  40f934:	ldr	w4, [sp, #116]
  40f938:	ldrb	w8, [x0, #2984]
  40f93c:	ldrb	w7, [x2, #1]
  40f940:	cmp	w4, #0x3d
  40f944:	ldrb	w5, [x2, #2]
  40f948:	ldp	w1, w0, [sp, #124]
  40f94c:	orr	x7, x8, x7, lsl #8
  40f950:	ldrb	w3, [x2, #3]
  40f954:	ldrb	w8, [x2, #4]
  40f958:	orr	x2, x7, x5, lsl #16
  40f95c:	orr	w1, w1, #0x30
  40f960:	str	w4, [sp, #116]
  40f964:	orr	x2, x2, x3, lsl #24
  40f968:	csel	w1, w1, w0, eq  // eq = none
  40f96c:	orr	x2, x2, x8, lsl #32
  40f970:	mov	x0, x28
  40f974:	bl	40f2d0 <ferror@plt+0xdd40>
  40f978:	mov	w5, w0
  40f97c:	cbnz	w0, 40f9a0 <ferror@plt+0xe410>
  40f980:	ldr	w0, [x28, #32]
  40f984:	ldr	w4, [sp, #116]
  40f988:	cmp	w0, #0x25
  40f98c:	b.eq	41022c <ferror@plt+0xec9c>  // b.none
  40f990:	ldr	x1, [x28, #16]
  40f994:	mov	w0, #0x18                  	// #24
  40f998:	bl	402680 <ferror@plt+0x10f0>
  40f99c:	mov	w5, w0
  40f9a0:	ldr	x0, [sp, #168]
  40f9a4:	mov	w24, #0x0                   	// #0
  40f9a8:	mov	w21, #0x0                   	// #0
  40f9ac:	mov	w7, #0x0                   	// #0
  40f9b0:	add	x0, x0, #0x1
  40f9b4:	mov	w20, #0x0                   	// #0
  40f9b8:	strb	wzr, [sp, #155]
  40f9bc:	str	x0, [sp, #168]
  40f9c0:	b	40f750 <ferror@plt+0xe1c0>
  40f9c4:	sub	w0, w4, #0x42
  40f9c8:	cmp	w0, #0x3
  40f9cc:	b.hi	40f860 <ferror@plt+0xe2d0>  // b.pmore
  40f9d0:	cbnz	w21, 40f9f0 <ferror@plt+0xe460>
  40f9d4:	cbnz	w20, 40fce8 <ferror@plt+0xe758>
  40f9d8:	ldr	w0, [sp, #156]
  40f9dc:	sub	w1, w0, #0x2e
  40f9e0:	cmp	w1, #0x10
  40f9e4:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  40f9e8:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  40f9ec:	b.ls	40fce8 <ferror@plt+0xe758>  // b.plast
  40f9f0:	ldr	w0, [sp, #112]
  40f9f4:	cmp	w4, #0x42
  40f9f8:	cset	w20, eq  // eq = none
  40f9fc:	cmp	w0, #0x0
  40fa00:	csel	w20, w20, wzr, ne  // ne = any
  40fa04:	cbnz	w20, 4103e8 <ferror@plt+0xee58>
  40fa08:	sub	w21, w4, #0x7
  40fa0c:	mov	x0, x28
  40fa10:	str	w21, [sp, #156]
  40fa14:	bl	402490 <ferror@plt+0xf00>
  40fa18:	mov	w5, w0
  40fa1c:	cbnz	w0, 40fa60 <ferror@plt+0xe4d0>
  40fa20:	ldr	w0, [x28, #32]
  40fa24:	cmp	w0, #0x24
  40fa28:	b.ne	40ffb0 <ferror@plt+0xea20>  // b.any
  40fa2c:	mov	x0, x28
  40fa30:	bl	402490 <ferror@plt+0xf00>
  40fa34:	mov	w5, w0
  40fa38:	cbnz	w0, 40fa60 <ferror@plt+0xe4d0>
  40fa3c:	ldr	w0, [x28, #32]
  40fa40:	cmp	w0, #0x25
  40fa44:	b.ne	40ffb0 <ferror@plt+0xea20>  // b.any
  40fa48:	ldr	x0, [x28, #288]
  40fa4c:	mov	w1, w21
  40fa50:	bl	401a20 <ferror@plt+0x490>
  40fa54:	mov	x0, x28
  40fa58:	bl	402490 <ferror@plt+0xf00>
  40fa5c:	mov	w5, w0
  40fa60:	ldr	x0, [sp, #168]
  40fa64:	mov	w24, #0x0                   	// #0
  40fa68:	mov	w21, #0x0                   	// #0
  40fa6c:	mov	w7, #0x0                   	// #0
  40fa70:	add	x0, x0, #0x1
  40fa74:	strb	wzr, [sp, #155]
  40fa78:	str	x0, [sp, #168]
  40fa7c:	b	40f750 <ferror@plt+0xe1c0>
  40fa80:	cmp	w4, #0x24
  40fa84:	b.ne	40f860 <ferror@plt+0xe2d0>  // b.any
  40fa88:	cbnz	w21, 40faa8 <ferror@plt+0xe518>
  40fa8c:	cbnz	w20, 40fce8 <ferror@plt+0xe758>
  40fa90:	ldr	w0, [sp, #156]
  40fa94:	sub	w1, w0, #0x2e
  40fa98:	cmp	w1, #0x10
  40fa9c:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  40faa0:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  40faa4:	b.ls	40fce8 <ferror@plt+0xe758>  // b.plast
  40faa8:	add	w19, w19, #0x1
  40faac:	add	x1, sp, #0xa0
  40fab0:	add	x0, x28, #0xc8
  40fab4:	mov	w24, #0x0                   	// #0
  40fab8:	mov	w20, #0x0                   	// #0
  40fabc:	strb	wzr, [sp, #155]
  40fac0:	bl	401a10 <ferror@plt+0x480>
  40fac4:	b	40f740 <ferror@plt+0xe1b0>
  40fac8:	cmp	w4, #0x6
  40facc:	b.eq	40fb90 <ferror@plt+0xe600>  // b.none
  40fad0:	b.ls	40fae4 <ferror@plt+0xe554>  // b.plast
  40fad4:	cmp	w4, #0xc
  40fad8:	b.eq	40f860 <ferror@plt+0xe2d0>  // b.none
  40fadc:	ldr	w1, [sp, #156]
  40fae0:	b	40f6f0 <ferror@plt+0xe160>
  40fae4:	cmp	w4, #0x3
  40fae8:	b.hi	40fb70 <ferror@plt+0xe5e0>  // b.pmore
  40faec:	cmp	w4, #0x1
  40faf0:	b.ls	40f860 <ferror@plt+0xe2d0>  // b.plast
  40faf4:	cbnz	w24, 410374 <ferror@plt+0xede4>
  40faf8:	ldr	w0, [x28, #36]
  40fafc:	sub	w1, w0, #0x2
  40fb00:	cmp	w1, #0x1
  40fb04:	cset	w20, ls  // ls = plast
  40fb08:	cmp	w0, #0x25
  40fb0c:	csinc	w20, w20, wzr, ne  // ne = any
  40fb10:	cbnz	w20, 4100a0 <ferror@plt+0xeb10>
  40fb14:	ldr	w0, [sp, #156]
  40fb18:	sub	w1, w0, #0x2f
  40fb1c:	cmp	w1, #0x7
  40fb20:	cset	w7, ls  // ls = plast
  40fb24:	cmp	w0, #0x31
  40fb28:	csel	w7, w7, wzr, ne  // ne = any
  40fb2c:	cbz	w7, 40fdac <ferror@plt+0xe81c>
  40fb30:	ldrb	w24, [sp, #155]
  40fb34:	cbz	w24, 41006c <ferror@plt+0xeadc>
  40fb38:	ldr	x0, [x28, #288]
  40fb3c:	cmp	w2, #0x2
  40fb40:	mov	w7, #0x0                   	// #0
  40fb44:	cset	w1, ne  // ne = any
  40fb48:	str	w7, [sp, #116]
  40fb4c:	mov	w21, #0x0                   	// #0
  40fb50:	str	w1, [sp, #156]
  40fb54:	bl	401a20 <ferror@plt+0x490>
  40fb58:	mov	x0, x28
  40fb5c:	bl	402490 <ferror@plt+0xf00>
  40fb60:	ldr	w7, [sp, #116]
  40fb64:	mov	w5, w0
  40fb68:	strb	wzr, [sp, #155]
  40fb6c:	b	40f750 <ferror@plt+0xe1c0>
  40fb70:	cmp	w4, #0x5
  40fb74:	b.ne	40f860 <ferror@plt+0xe2d0>  // b.any
  40fb78:	cbnz	w21, 40f700 <ferror@plt+0xe170>
  40fb7c:	ldr	w0, [x28, #36]
  40fb80:	sub	w0, w0, #0x4
  40fb84:	cmp	w0, #0x1
  40fb88:	b.ls	40f700 <ferror@plt+0xe170>  // b.plast
  40fb8c:	b	40fce8 <ferror@plt+0xe758>
  40fb90:	cbnz	w21, 410210 <ferror@plt+0xec80>
  40fb94:	cbnz	w20, 40fbb0 <ferror@plt+0xe620>
  40fb98:	ldr	w0, [sp, #156]
  40fb9c:	sub	w1, w0, #0x2e
  40fba0:	cmp	w1, #0x10
  40fba4:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  40fba8:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  40fbac:	b.hi	410210 <ferror@plt+0xec80>  // b.pmore
  40fbb0:	ldr	x0, [x28, #288]
  40fbb4:	mov	w1, #0x6                   	// #6
  40fbb8:	mov	w20, #0x0                   	// #0
  40fbbc:	bl	401a20 <ferror@plt+0x490>
  40fbc0:	strb	wzr, [sp, #155]
  40fbc4:	b	40f740 <ferror@plt+0xe1b0>
  40fbc8:	mov	x0, x28
  40fbcc:	bl	402490 <ferror@plt+0xf00>
  40fbd0:	mov	w5, w0
  40fbd4:	cbnz	w0, 40fc04 <ferror@plt+0xe674>
  40fbd8:	cbnz	w21, 40ff70 <ferror@plt+0xe9e0>
  40fbdc:	cbz	w20, 40ff58 <ferror@plt+0xe9c8>
  40fbe0:	mov	w1, #0xc                   	// #12
  40fbe4:	add	x3, sp, #0xa8
  40fbe8:	mov	x2, x25
  40fbec:	mov	x0, x28
  40fbf0:	str	w5, [sp, #116]
  40fbf4:	str	w1, [sp, #156]
  40fbf8:	str	w1, [sp, #164]
  40fbfc:	bl	40eb30 <ferror@plt+0xd5a0>
  40fc00:	ldr	w5, [sp, #116]
  40fc04:	ldr	w1, [sp, #156]
  40fc08:	mov	w7, #0x0                   	// #0
  40fc0c:	mov	w20, #0x0                   	// #0
  40fc10:	strb	wzr, [sp, #155]
  40fc14:	cmp	w1, #0xc
  40fc18:	csel	w24, w24, wzr, ne  // ne = any
  40fc1c:	cset	w21, eq  // eq = none
  40fc20:	b	40f750 <ferror@plt+0xe1c0>
  40fc24:	ldr	w0, [x28, #36]
  40fc28:	cmp	w0, #0x24
  40fc2c:	b.eq	410390 <ferror@plt+0xee00>  // b.none
  40fc30:	cbnz	w21, 40fce8 <ferror@plt+0xe758>
  40fc34:	ldr	w0, [sp, #156]
  40fc38:	sub	w0, w0, #0x2
  40fc3c:	cmp	w0, #0x3
  40fc40:	b.ls	40fce8 <ferror@plt+0xe758>  // b.plast
  40fc44:	cbnz	w19, 40fe28 <ferror@plt+0xe898>
  40fc48:	ldr	x3, [x23, #584]
  40fc4c:	str	w2, [sp, #160]
  40fc50:	ldr	w0, [x3, #1128]
  40fc54:	ldr	w8, [x3, #1132]
  40fc58:	ldp	x21, x22, [sp, #32]
  40fc5c:	cbz	w19, 40feb0 <ferror@plt+0xe920>
  40fc60:	ldp	x23, x24, [sp, #48]
  40fc64:	mov	w0, w19
  40fc68:	ldp	x19, x20, [sp, #16]
  40fc6c:	ldp	x25, x26, [sp, #64]
  40fc70:	ldp	x27, x28, [sp, #80]
  40fc74:	ldp	x29, x30, [sp], #176
  40fc78:	ret
  40fc7c:	cbnz	w21, 40fc9c <ferror@plt+0xe70c>
  40fc80:	cbnz	w20, 40fce8 <ferror@plt+0xe758>
  40fc84:	ldr	w0, [sp, #156]
  40fc88:	sub	w1, w0, #0x2e
  40fc8c:	cmp	w1, #0x10
  40fc90:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  40fc94:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  40fc98:	b.ls	40fce8 <ferror@plt+0xe758>  // b.plast
  40fc9c:	mov	x0, x28
  40fca0:	bl	403ba0 <ferror@plt+0x2610>
  40fca4:	ldr	x0, [sp, #168]
  40fca8:	mov	w1, #0x2e                  	// #46
  40fcac:	mov	w21, #0x0                   	// #0
  40fcb0:	mov	w20, #0x0                   	// #0
  40fcb4:	add	x0, x0, #0x1
  40fcb8:	strb	wzr, [sp, #155]
  40fcbc:	str	w1, [sp, #156]
  40fcc0:	str	x0, [sp, #168]
  40fcc4:	b	40f740 <ferror@plt+0xe1b0>
  40fcc8:	cbnz	w21, 40fd18 <ferror@plt+0xe788>
  40fccc:	cbnz	w20, 40fce8 <ferror@plt+0xe758>
  40fcd0:	ldr	w0, [sp, #156]
  40fcd4:	sub	w1, w0, #0x2e
  40fcd8:	cmp	w1, #0x10
  40fcdc:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  40fce0:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  40fce4:	b.hi	40fd18 <ferror@plt+0xe788>  // b.pmore
  40fce8:	ldr	x1, [x28, #16]
  40fcec:	mov	w0, #0x19                  	// #25
  40fcf0:	bl	402680 <ferror@plt+0x10f0>
  40fcf4:	mov	w19, w0
  40fcf8:	mov	w0, w19
  40fcfc:	ldp	x19, x20, [sp, #16]
  40fd00:	ldp	x21, x22, [sp, #32]
  40fd04:	ldp	x23, x24, [sp, #48]
  40fd08:	ldp	x25, x26, [sp, #64]
  40fd0c:	ldp	x27, x28, [sp, #80]
  40fd10:	ldp	x29, x30, [sp], #176
  40fd14:	ret
  40fd18:	mov	x0, x28
  40fd1c:	bl	402490 <ferror@plt+0xf00>
  40fd20:	mov	w5, w0
  40fd24:	cbnz	w0, 40fd58 <ferror@plt+0xe7c8>
  40fd28:	ldr	w0, [x28, #32]
  40fd2c:	str	w5, [sp, #116]
  40fd30:	cmp	w0, #0x24
  40fd34:	b.eq	40ffe0 <ferror@plt+0xea50>  // b.none
  40fd38:	ldr	x0, [x28, #288]
  40fd3c:	mov	w2, #0x36                  	// #54
  40fd40:	mov	w3, #0x1                   	// #1
  40fd44:	mov	w1, w2
  40fd48:	strb	w3, [sp, #155]
  40fd4c:	str	w2, [sp, #156]
  40fd50:	bl	401a20 <ferror@plt+0x490>
  40fd54:	ldr	w5, [sp, #116]
  40fd58:	ldr	x0, [sp, #168]
  40fd5c:	mov	w21, #0x0                   	// #0
  40fd60:	mov	w7, #0x0                   	// #0
  40fd64:	mov	w20, #0x0                   	// #0
  40fd68:	add	x0, x0, #0x1
  40fd6c:	str	x0, [sp, #168]
  40fd70:	b	40f750 <ferror@plt+0xe1c0>
  40fd74:	cmp	w1, #0x31
  40fd78:	sub	w0, w1, #0x2f
  40fd7c:	ccmp	w0, #0x7, #0x2, ne  // ne = any
  40fd80:	b.ls	40f6f0 <ferror@plt+0xe160>  // b.plast
  40fd84:	ldr	x1, [x28, #16]
  40fd88:	mov	w0, #0x1d                  	// #29
  40fd8c:	str	w7, [sp, #116]
  40fd90:	bl	402680 <ferror@plt+0x10f0>
  40fd94:	cmp	w0, #0x0
  40fd98:	ldr	w7, [sp, #116]
  40fd9c:	mov	w5, w0
  40fda0:	csel	w0, w7, wzr, eq  // eq = none
  40fda4:	cbz	w0, 40f750 <ferror@plt+0xe1c0>
  40fda8:	b	40f740 <ferror@plt+0xe1b0>
  40fdac:	cmp	w2, #0x2
  40fdb0:	b.eq	40fdb8 <ferror@plt+0xe828>  // b.none
  40fdb4:	mov	w2, #0x3                   	// #3
  40fdb8:	mov	w20, w2
  40fdbc:	mov	x0, x28
  40fdc0:	str	w7, [sp, #116]
  40fdc4:	str	w2, [sp, #156]
  40fdc8:	bl	402490 <ferror@plt+0xf00>
  40fdcc:	cbnz	w0, 41005c <ferror@plt+0xeacc>
  40fdd0:	ldr	x1, [sp, #168]
  40fdd4:	ldr	w0, [x28, #32]
  40fdd8:	add	x1, x1, #0x1
  40fddc:	str	x1, [sp, #168]
  40fde0:	ldr	w7, [sp, #116]
  40fde4:	cmp	w0, #0x2d
  40fde8:	b.eq	410310 <ferror@plt+0xed80>  // b.none
  40fdec:	str	w7, [sp, #116]
  40fdf0:	sub	w1, w0, #0x39
  40fdf4:	cmp	w1, #0x2
  40fdf8:	b.ls	4102b0 <ferror@plt+0xed20>  // b.plast
  40fdfc:	cmp	w0, #0x3c
  40fe00:	b.eq	410198 <ferror@plt+0xec08>  // b.none
  40fe04:	ldr	x1, [x28, #16]
  40fe08:	mov	w0, #0x18                  	// #24
  40fe0c:	bl	402680 <ferror@plt+0x10f0>
  40fe10:	ldr	w7, [sp, #116]
  40fe14:	cbz	w0, 4101cc <ferror@plt+0xec3c>
  40fe18:	ldr	w2, [x28, #32]
  40fe1c:	mov	w19, w0
  40fe20:	mov	w24, #0x1                   	// #1
  40fe24:	b	40fc48 <ferror@plt+0xe6b8>
  40fe28:	sub	w19, w19, #0x1
  40fe2c:	add	x20, x28, #0xc8
  40fe30:	b	40fe60 <ferror@plt+0xe8d0>
  40fe34:	ldr	x0, [x28, #288]
  40fe38:	sub	w24, w24, #0x4
  40fe3c:	bl	401a20 <ferror@plt+0x490>
  40fe40:	mov	x0, x20
  40fe44:	mov	x1, #0x1                   	// #1
  40fe48:	bl	401930 <ferror@plt+0x3a0>
  40fe4c:	ldr	x0, [sp, #168]
  40fe50:	cmp	w24, #0x1
  40fe54:	cset	x1, hi  // hi = pmore
  40fe58:	sub	x0, x0, x1
  40fe5c:	str	x0, [sp, #168]
  40fe60:	mov	x1, #0x0                   	// #0
  40fe64:	mov	x0, x20
  40fe68:	bl	401cb8 <ferror@plt+0x728>
  40fe6c:	ldr	w24, [x0]
  40fe70:	mov	w1, w24
  40fe74:	cmp	w24, #0x24
  40fe78:	b.ne	40fe34 <ferror@plt+0xe8a4>  // b.any
  40fe7c:	mov	x1, #0x1                   	// #1
  40fe80:	mov	x0, x20
  40fe84:	bl	401930 <ferror@plt+0x3a0>
  40fe88:	mov	w24, #0x0                   	// #0
  40fe8c:	mov	x0, x28
  40fe90:	bl	402490 <ferror@plt+0xf00>
  40fe94:	mov	w7, #0x0                   	// #0
  40fe98:	mov	w5, w0
  40fe9c:	mov	w20, #0x1                   	// #1
  40fea0:	b	40f750 <ferror@plt+0xe1c0>
  40fea4:	ldp	x21, x22, [sp, #32]
  40fea8:	mov	w8, w0
  40feac:	mov	w24, #0x1                   	// #1
  40feb0:	ldr	w0, [x3, #1128]
  40feb4:	mov	w19, #0x8                   	// #8
  40feb8:	cmp	w0, w8
  40febc:	b.ne	40fc60 <ferror@plt+0xe6d0>  // b.any
  40fec0:	ldr	x0, [x28, #208]
  40fec4:	cmp	x25, x0
  40fec8:	b.cs	41036c <ferror@plt+0xeddc>  // b.hs, b.nlast
  40fecc:	add	x20, x28, #0xc8
  40fed0:	b	40ff0c <ferror@plt+0xe97c>
  40fed4:	ldr	x0, [x28, #288]
  40fed8:	bl	401a20 <ferror@plt+0x490>
  40fedc:	sub	w0, w19, #0x4
  40fee0:	mov	x1, #0x1                   	// #1
  40fee4:	ldr	x2, [sp, #168]
  40fee8:	cmp	w0, #0x1
  40feec:	cset	x3, hi  // hi = pmore
  40fef0:	mov	x0, x20
  40fef4:	sub	x2, x2, x3
  40fef8:	str	x2, [sp, #168]
  40fefc:	bl	401930 <ferror@plt+0x3a0>
  40ff00:	ldr	x0, [x28, #208]
  40ff04:	cmp	x0, x25
  40ff08:	b.ls	4100cc <ferror@plt+0xeb3c>  // b.plast
  40ff0c:	mov	x1, #0x0                   	// #0
  40ff10:	mov	x0, x20
  40ff14:	bl	401cb8 <ferror@plt+0x728>
  40ff18:	ldr	w19, [x0]
  40ff1c:	sub	w0, w19, #0x24
  40ff20:	mov	w1, w19
  40ff24:	cmp	w0, #0x1
  40ff28:	b.hi	40fed4 <ferror@plt+0xe944>  // b.pmore
  40ff2c:	ldr	x1, [x28, #16]
  40ff30:	mov	w0, #0x19                  	// #25
  40ff34:	bl	402680 <ferror@plt+0x10f0>
  40ff38:	mov	w19, w0
  40ff3c:	mov	w0, w19
  40ff40:	ldp	x19, x20, [sp, #16]
  40ff44:	ldp	x23, x24, [sp, #48]
  40ff48:	ldp	x25, x26, [sp, #64]
  40ff4c:	ldp	x27, x28, [sp, #80]
  40ff50:	ldp	x29, x30, [sp], #176
  40ff54:	ret
  40ff58:	ldr	w0, [sp, #156]
  40ff5c:	cmp	w0, #0x6
  40ff60:	sub	w1, w0, #0x2e
  40ff64:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  40ff68:	ccmp	w1, #0x10, #0x0, hi  // hi = pmore
  40ff6c:	b.ls	40fbe0 <ferror@plt+0xe650>  // b.plast
  40ff70:	mov	w2, #0x4                   	// #4
  40ff74:	add	x1, sp, #0xa4
  40ff78:	add	x0, x28, #0xc8
  40ff7c:	str	w5, [sp, #116]
  40ff80:	str	w2, [sp, #156]
  40ff84:	mov	w20, #0x0                   	// #0
  40ff88:	str	w2, [sp, #164]
  40ff8c:	bl	401a10 <ferror@plt+0x480>
  40ff90:	ldr	w1, [sp, #156]
  40ff94:	mov	w7, #0x0                   	// #0
  40ff98:	ldr	w5, [sp, #116]
  40ff9c:	cmp	w1, #0xc
  40ffa0:	strb	wzr, [sp, #155]
  40ffa4:	csel	w24, w24, wzr, ne  // ne = any
  40ffa8:	cset	w21, eq  // eq = none
  40ffac:	b	40f750 <ferror@plt+0xe1c0>
  40ffb0:	ldr	x1, [x28, #16]
  40ffb4:	mov	w0, #0x18                  	// #24
  40ffb8:	mov	w24, #0x0                   	// #0
  40ffbc:	mov	w21, #0x0                   	// #0
  40ffc0:	bl	402680 <ferror@plt+0x10f0>
  40ffc4:	mov	w5, w0
  40ffc8:	ldr	x0, [sp, #168]
  40ffcc:	mov	w7, #0x0                   	// #0
  40ffd0:	strb	wzr, [sp, #155]
  40ffd4:	add	x0, x0, #0x1
  40ffd8:	str	x0, [sp, #168]
  40ffdc:	b	40f750 <ferror@plt+0xe1c0>
  40ffe0:	mov	x0, x28
  40ffe4:	mov	w20, #0x38                  	// #56
  40ffe8:	strb	wzr, [sp, #155]
  40ffec:	str	w20, [sp, #156]
  40fff0:	bl	402490 <ferror@plt+0xf00>
  40fff4:	mov	w5, w0
  40fff8:	cbnz	w0, 40fd58 <ferror@plt+0xe7c8>
  40fffc:	adrp	x3, 413000 <ferror@plt+0x11a70>
  410000:	add	x2, x3, #0xba8
  410004:	ldrb	w1, [sp, #132]
  410008:	mov	x0, x28
  41000c:	ldrb	w3, [x3, #2984]
  410010:	ldrb	w5, [x2, #1]
  410014:	ldrb	w4, [x2, #2]
  410018:	ldrb	w7, [x2, #4]
  41001c:	orr	x5, x3, x5, lsl #8
  410020:	ldrb	w3, [x2, #3]
  410024:	orr	x2, x5, x4, lsl #16
  410028:	orr	x2, x2, x3, lsl #24
  41002c:	orr	x2, x2, x7, lsl #32
  410030:	bl	40f2d0 <ferror@plt+0xdd40>
  410034:	mov	w5, w0
  410038:	cbnz	w0, 40fd58 <ferror@plt+0xe7c8>
  41003c:	ldr	w0, [x28, #32]
  410040:	cmp	w0, #0x25
  410044:	b.eq	410294 <ferror@plt+0xed04>  // b.none
  410048:	ldr	x1, [x28, #16]
  41004c:	mov	w0, #0x18                  	// #24
  410050:	bl	402680 <ferror@plt+0x10f0>
  410054:	mov	w5, w0
  410058:	b	40fd58 <ferror@plt+0xe7c8>
  41005c:	ldr	w2, [x28, #32]
  410060:	mov	w19, w0
  410064:	mov	w24, #0x1                   	// #1
  410068:	b	40fc48 <ferror@plt+0xe6b8>
  41006c:	ldr	x1, [x28, #16]
  410070:	mov	w20, w24
  410074:	mov	w24, w7
  410078:	mov	w7, #0x0                   	// #0
  41007c:	mov	w0, #0x1d                  	// #29
  410080:	str	w7, [sp, #116]
  410084:	bl	402680 <ferror@plt+0x10f0>
  410088:	mov	w21, #0x0                   	// #0
  41008c:	ldr	w7, [sp, #116]
  410090:	mov	w5, w0
  410094:	b	40f750 <ferror@plt+0xe1c0>
  410098:	ldp	x21, x22, [sp, #32]
  41009c:	b	40feb0 <ferror@plt+0xe920>
  4100a0:	ldr	x1, [x28, #16]
  4100a4:	mov	w7, #0x0                   	// #0
  4100a8:	mov	w0, #0x1d                  	// #29
  4100ac:	str	w7, [sp, #116]
  4100b0:	mov	w24, w20
  4100b4:	mov	w21, #0x0                   	// #0
  4100b8:	bl	402680 <ferror@plt+0x10f0>
  4100bc:	mov	w20, #0x0                   	// #0
  4100c0:	ldr	w7, [sp, #116]
  4100c4:	mov	w5, w0
  4100c8:	b	40f750 <ferror@plt+0xe1c0>
  4100cc:	sub	w19, w19, #0x18
  4100d0:	cmp	w19, #0x9
  4100d4:	cset	w20, ls  // ls = plast
  4100d8:	ldr	x0, [sp, #168]
  4100dc:	cmp	x0, #0x1
  4100e0:	b.ne	40ff2c <ferror@plt+0xe99c>  // b.any
  4100e4:	ldr	w0, [sp, #108]
  4100e8:	cbz	w0, 4102dc <ferror@plt+0xed4c>
  4100ec:	ldr	w2, [sp, #160]
  4100f0:	mov	x0, #0x0                   	// #0
  4100f4:	b	410104 <ferror@plt+0xeb74>
  4100f8:	ldr	w1, [sp, #108]
  4100fc:	cmp	w1, w0
  410100:	b.ls	4102d0 <ferror@plt+0xed40>  // b.plast
  410104:	add	x1, sp, #0x88
  410108:	add	w3, w0, #0x1
  41010c:	add	x1, x1, x0
  410110:	add	x0, x0, #0x1
  410114:	ldrb	w1, [x1, #1]
  410118:	cmp	w1, w2
  41011c:	b.ne	4100f8 <ferror@plt+0xeb68>  // b.any
  410120:	tbnz	w27, #0, 410270 <ferror@plt+0xece0>
  410124:	cbnz	w26, 410350 <ferror@plt+0xedc0>
  410128:	and	w19, w27, #0x2
  41012c:	tbnz	w27, #5, 4102f4 <ferror@plt+0xed64>
  410130:	ldr	w0, [sp, #120]
  410134:	cmp	w0, #0x24
  410138:	b.eq	410330 <ferror@plt+0xeda0>  // b.none
  41013c:	cbnz	w20, 4103a0 <ferror@plt+0xee10>
  410140:	cbz	w24, 410330 <ferror@plt+0xeda0>
  410144:	cbz	w19, 410428 <ferror@plt+0xee98>
  410148:	ldr	x0, [x28, #288]
  41014c:	mov	w1, #0x3f                  	// #63
  410150:	bl	401a20 <ferror@plt+0x490>
  410154:	ldr	w0, [sp, #108]
  410158:	cbz	w0, 41024c <ferror@plt+0xecbc>
  41015c:	sub	w2, w0, #0x1
  410160:	add	x0, sp, #0x88
  410164:	add	x2, x2, x0
  410168:	b	410178 <ferror@plt+0xebe8>
  41016c:	add	x0, x0, #0x1
  410170:	cmp	w1, #0x22
  410174:	b.eq	41018c <ferror@plt+0xebfc>  // b.none
  410178:	ldrb	w1, [x0, #1]
  41017c:	cmp	x0, x2
  410180:	b.ne	41016c <ferror@plt+0xebdc>  // b.any
  410184:	cmp	w1, #0x22
  410188:	b.ne	41024c <ferror@plt+0xecbc>  // b.any
  41018c:	mov	w19, #0x0                   	// #0
  410190:	ldp	x23, x24, [sp, #48]
  410194:	b	40f830 <ferror@plt+0xe2a0>
  410198:	mov	x0, x28
  41019c:	bl	402490 <ferror@plt+0xf00>
  4101a0:	cbnz	w0, 41005c <ferror@plt+0xeacc>
  4101a4:	ldr	w7, [sp, #116]
  4101a8:	ldr	w0, [x28, #32]
  4101ac:	str	w7, [sp, #116]
  4101b0:	cmp	w0, #0x24
  4101b4:	b.eq	410404 <ferror@plt+0xee74>  // b.none
  4101b8:	ldr	x0, [x28, #288]
  4101bc:	mov	w1, #0x36                  	// #54
  4101c0:	bl	401a20 <ferror@plt+0x490>
  4101c4:	strb	wzr, [sp, #155]
  4101c8:	ldr	w7, [sp, #116]
  4101cc:	ldr	x0, [x28, #288]
  4101d0:	mov	w1, w20
  4101d4:	str	w7, [sp, #116]
  4101d8:	bl	401a20 <ferror@plt+0x490>
  4101dc:	ldr	x3, [x23, #584]
  4101e0:	ldr	w2, [x28, #32]
  4101e4:	str	w2, [sp, #160]
  4101e8:	ldr	w8, [x3, #1128]
  4101ec:	mov	w4, w2
  4101f0:	ldr	w0, [x3, #1132]
  4101f4:	ldr	w7, [sp, #116]
  4101f8:	cmp	w0, w8
  4101fc:	b.ne	40fea4 <ferror@plt+0xe914>  // b.any
  410200:	mov	w21, #0x0                   	// #0
  410204:	mov	w20, #0x0                   	// #0
  410208:	mov	w24, #0x1                   	// #1
  41020c:	b	40f774 <ferror@plt+0xe1e4>
  410210:	ldr	x1, [x28, #16]
  410214:	mov	w0, #0x18                  	// #24
  410218:	bl	402680 <ferror@plt+0x10f0>
  41021c:	mov	w19, w0
  410220:	ldp	x21, x22, [sp, #32]
  410224:	ldp	x23, x24, [sp, #48]
  410228:	b	40f830 <ferror@plt+0xe2a0>
  41022c:	ldr	x0, [x28, #288]
  410230:	sub	w1, w4, #0x6
  410234:	str	w1, [sp, #156]
  410238:	bl	401a20 <ferror@plt+0x490>
  41023c:	mov	x0, x28
  410240:	bl	402490 <ferror@plt+0xf00>
  410244:	mov	w5, w0
  410248:	b	40f9a0 <ferror@plt+0xe410>
  41024c:	ldr	w1, [x28, #32]
  410250:	mov	x0, x28
  410254:	cmp	w1, #0x22
  410258:	b.ne	41018c <ferror@plt+0xebfc>  // b.any
  41025c:	bl	402490 <ferror@plt+0xf00>
  410260:	mov	w19, w0
  410264:	cbz	w0, 41024c <ferror@plt+0xecbc>
  410268:	ldp	x23, x24, [sp, #48]
  41026c:	b	40fc64 <ferror@plt+0xe6d4>
  410270:	cmp	w26, #0x1
  410274:	b.ls	410128 <ferror@plt+0xeb98>  // b.plast
  410278:	ldr	x1, [x28, #16]
  41027c:	mov	w0, #0x2a                  	// #42
  410280:	bl	402680 <ferror@plt+0x10f0>
  410284:	mov	w19, w0
  410288:	cbz	w0, 410128 <ferror@plt+0xeb98>
  41028c:	ldp	x23, x24, [sp, #48]
  410290:	b	40fc64 <ferror@plt+0xe6d4>
  410294:	ldr	x0, [x28, #288]
  410298:	mov	w1, w20
  41029c:	bl	401a20 <ferror@plt+0x490>
  4102a0:	mov	x0, x28
  4102a4:	bl	402490 <ferror@plt+0xf00>
  4102a8:	mov	w5, w0
  4102ac:	b	40fd58 <ferror@plt+0xe7c8>
  4102b0:	sub	w1, w0, #0x6
  4102b4:	ldr	x0, [x28, #288]
  4102b8:	bl	401a20 <ferror@plt+0x490>
  4102bc:	mov	x0, x28
  4102c0:	bl	402490 <ferror@plt+0xf00>
  4102c4:	ldr	w7, [sp, #116]
  4102c8:	strb	wzr, [sp, #155]
  4102cc:	b	40fe14 <ferror@plt+0xe884>
  4102d0:	ldr	w0, [sp, #108]
  4102d4:	cmp	w0, w3
  4102d8:	b.ne	410120 <ferror@plt+0xeb90>  // b.any
  4102dc:	mov	x0, x28
  4102e0:	bl	40ec20 <ferror@plt+0xd690>
  4102e4:	tst	w0, #0xff
  4102e8:	b.eq	40ff2c <ferror@plt+0xe99c>  // b.none
  4102ec:	tbnz	w27, #0, 410270 <ferror@plt+0xece0>
  4102f0:	b	410124 <ferror@plt+0xeb94>
  4102f4:	cbz	w19, 410154 <ferror@plt+0xebc4>
  4102f8:	ldr	w1, [sp, #120]
  4102fc:	eor	w0, w20, #0x1
  410300:	cmp	w1, #0x24
  410304:	csinc	w0, w0, wzr, ne  // ne = any
  410308:	cbz	w0, 410154 <ferror@plt+0xebc4>
  41030c:	b	410148 <ferror@plt+0xebb8>
  410310:	orr	w3, w27, #0x4
  410314:	add	x2, sp, #0x9b
  410318:	add	x1, sp, #0x9c
  41031c:	mov	x0, x28
  410320:	str	w7, [sp, #116]
  410324:	bl	40f310 <ferror@plt+0xdd80>
  410328:	ldr	w7, [sp, #116]
  41032c:	b	40fe14 <ferror@plt+0xe884>
  410330:	cbnz	w19, 410148 <ferror@plt+0xebb8>
  410334:	ldr	x0, [x28, #288]
  410338:	mov	w1, #0x4a                  	// #74
  41033c:	bl	401a20 <ferror@plt+0x490>
  410340:	b	410154 <ferror@plt+0xebc4>
  410344:	mov	w24, #0x0                   	// #0
  410348:	mov	w26, #0x0                   	// #0
  41034c:	b	40feb0 <ferror@plt+0xe920>
  410350:	ldr	x1, [x28, #16]
  410354:	mov	w0, #0x29                  	// #41
  410358:	bl	402680 <ferror@plt+0x10f0>
  41035c:	mov	w19, w0
  410360:	cbz	w0, 410128 <ferror@plt+0xeb98>
  410364:	ldp	x23, x24, [sp, #48]
  410368:	b	40fc64 <ferror@plt+0xe6d4>
  41036c:	mov	w20, #0x0                   	// #0
  410370:	b	4100d8 <ferror@plt+0xeb48>
  410374:	ldr	x1, [x28, #16]
  410378:	mov	w0, #0x1d                  	// #29
  41037c:	bl	402680 <ferror@plt+0x10f0>
  410380:	mov	w19, w0
  410384:	ldp	x21, x22, [sp, #32]
  410388:	ldp	x23, x24, [sp, #48]
  41038c:	b	40f830 <ferror@plt+0xe2a0>
  410390:	mov	w19, #0x6                   	// #6
  410394:	ldp	x21, x22, [sp, #32]
  410398:	ldp	x23, x24, [sp, #48]
  41039c:	b	40f830 <ferror@plt+0xe2a0>
  4103a0:	ldr	x0, [x28, #288]
  4103a4:	mov	x1, #0x0                   	// #0
  4103a8:	stp	x21, x22, [sp, #32]
  4103ac:	bl	401cb8 <ferror@plt+0x728>
  4103b0:	ldrb	w21, [x0]
  4103b4:	sub	w0, w21, #0x16
  4103b8:	and	w0, w0, #0xff
  4103bc:	cmp	w0, #0xb
  4103c0:	b.hi	41041c <ferror@plt+0xee8c>  // b.pmore
  4103c4:	ldr	x0, [x28, #288]
  4103c8:	mov	x1, #0x1                   	// #1
  4103cc:	bl	401930 <ferror@plt+0x3a0>
  4103d0:	ldr	x0, [x28, #288]
  4103d4:	add	w1, w21, #0xc
  4103d8:	bl	401a20 <ferror@plt+0x490>
  4103dc:	ldp	x21, x22, [sp, #32]
  4103e0:	cbz	w19, 410154 <ferror@plt+0xebc4>
  4103e4:	b	4102f8 <ferror@plt+0xed68>
  4103e8:	ldr	x1, [x28, #16]
  4103ec:	mov	w0, #0xe                   	// #14
  4103f0:	bl	402680 <ferror@plt+0x10f0>
  4103f4:	mov	w19, w0
  4103f8:	ldp	x21, x22, [sp, #32]
  4103fc:	ldp	x23, x24, [sp, #48]
  410400:	b	40f830 <ferror@plt+0xe2a0>
  410404:	ldr	x1, [x28, #16]
  410408:	mov	w0, #0x18                  	// #24
  41040c:	bl	402680 <ferror@plt+0x10f0>
  410410:	strb	wzr, [sp, #155]
  410414:	ldr	w7, [sp, #116]
  410418:	b	40fe14 <ferror@plt+0xe884>
  41041c:	ldp	x21, x22, [sp, #32]
  410420:	cbnz	w19, 410154 <ferror@plt+0xebc4>
  410424:	b	410334 <ferror@plt+0xeda4>
  410428:	ldr	x0, [x28, #288]
  41042c:	mov	x1, #0x0                   	// #0
  410430:	bl	401cb8 <ferror@plt+0x728>
  410434:	ldrb	w19, [x0]
  410438:	ldr	x0, [x28, #288]
  41043c:	mov	x1, #0x1                   	// #1
  410440:	and	w19, w19, #0x1
  410444:	bl	401930 <ferror@plt+0x3a0>
  410448:	ldr	x0, [x28, #288]
  41044c:	add	w1, w19, #0x22
  410450:	bl	401a20 <ferror@plt+0x490>
  410454:	b	410154 <ferror@plt+0xebc4>
  410458:	mov	w19, w5
  41045c:	ldp	x21, x22, [sp, #32]
  410460:	ldp	x23, x24, [sp, #48]
  410464:	b	40f830 <ferror@plt+0xe2a0>
  410468:	mov	w19, w5
  41046c:	b	40fc58 <ferror@plt+0xe6c8>
  410470:	stp	x29, x30, [sp, #-96]!
  410474:	mov	x29, sp
  410478:	stp	x19, x20, [sp, #16]
  41047c:	ldr	w19, [x0, #32]
  410480:	cmp	w19, #0x22
  410484:	b.eq	410608 <ferror@plt+0xf078>  // b.none
  410488:	stp	x23, x24, [sp, #48]
  41048c:	cmp	w19, #0x2f
  410490:	mov	x23, x0
  410494:	b.eq	410650 <ferror@plt+0xf0c0>  // b.none
  410498:	stp	x21, x22, [sp, #32]
  41049c:	add	x20, x0, #0x50
  4104a0:	cmp	w19, #0x46
  4104a4:	strb	wzr, [x0, #304]
  4104a8:	mov	x1, #0x0                   	// #0
  4104ac:	mov	x0, x20
  4104b0:	b.eq	4109dc <ferror@plt+0xf44c>  // b.none
  4104b4:	bl	401cb8 <ferror@plt+0x728>
  4104b8:	ldrh	w0, [x0]
  4104bc:	tbnz	w0, #8, 4105c4 <ferror@plt+0xf034>
  4104c0:	mov	x0, x20
  4104c4:	cmp	w19, #0x29
  4104c8:	mov	x1, #0x0                   	// #0
  4104cc:	b.eq	410668 <ferror@plt+0xf0d8>  // b.none
  4104d0:	bl	401cb8 <ferror@plt+0x728>
  4104d4:	ldrh	w0, [x0]
  4104d8:	tbnz	w0, #3, 410620 <ferror@plt+0xf090>
  4104dc:	mov	x0, x20
  4104e0:	sub	w19, w19, #0x2
  4104e4:	mov	x1, #0x0                   	// #0
  4104e8:	ldr	x21, [x23, #88]
  4104ec:	bl	401cb8 <ferror@plt+0x728>
  4104f0:	cmp	w19, #0x44
  4104f4:	ldrh	w22, [x0]
  4104f8:	b.ls	4105ac <ferror@plt+0xf01c>  // b.plast
  4104fc:	ldr	x1, [x23, #16]
  410500:	mov	w0, #0x18                  	// #24
  410504:	bl	402680 <ferror@plt+0x10f0>
  410508:	mov	w19, w0
  41050c:	cbnz	w19, 410594 <ferror@plt+0xf004>
  410510:	ldr	x0, [x23, #88]
  410514:	cmp	x0, x21
  410518:	b.ne	410530 <ferror@plt+0xefa0>  // b.any
  41051c:	b	410558 <ferror@plt+0xefc8>
  410520:	mov	x0, x23
  410524:	bl	402490 <ferror@plt+0xf00>
  410528:	mov	w19, w0
  41052c:	cbnz	w0, 410594 <ferror@plt+0xf004>
  410530:	ldr	w0, [x23, #32]
  410534:	cmp	w0, #0x2a
  410538:	b.eq	410520 <ferror@plt+0xef90>  // b.none
  41053c:	ldp	x21, x22, [sp, #32]
  410540:	mov	w19, #0x0                   	// #0
  410544:	ldp	x23, x24, [sp, #48]
  410548:	mov	w0, w19
  41054c:	ldp	x19, x20, [sp, #16]
  410550:	ldp	x29, x30, [sp], #96
  410554:	ret
  410558:	mov	x0, x20
  41055c:	mov	x1, #0x0                   	// #0
  410560:	bl	401cb8 <ferror@plt+0x728>
  410564:	ldrh	w0, [x0]
  410568:	cmp	w0, w22
  41056c:	b.ne	410530 <ferror@plt+0xefa0>  // b.any
  410570:	mov	x0, x23
  410574:	bl	40ec20 <ferror@plt+0xd690>
  410578:	tst	w0, #0xff
  41057c:	b.ne	410530 <ferror@plt+0xefa0>  // b.any
  410580:	ldr	x1, [x23, #16]
  410584:	mov	w0, #0x18                  	// #24
  410588:	bl	402680 <ferror@plt+0x10f0>
  41058c:	mov	w19, w0
  410590:	cbz	w0, 410530 <ferror@plt+0xefa0>
  410594:	mov	w0, w19
  410598:	ldp	x19, x20, [sp, #16]
  41059c:	ldp	x21, x22, [sp, #32]
  4105a0:	ldp	x23, x24, [sp, #48]
  4105a4:	ldp	x29, x30, [sp], #96
  4105a8:	ret
  4105ac:	adrp	x0, 416000 <ferror@plt+0x14a70>
  4105b0:	add	x0, x0, #0xe8
  4105b4:	ldrh	w0, [x0, w19, uxtw #1]
  4105b8:	adr	x1, 4105c4 <ferror@plt+0xf034>
  4105bc:	add	x0, x1, w0, sxth #2
  4105c0:	br	x0
  4105c4:	mov	x0, x23
  4105c8:	bl	40ee88 <ferror@plt+0xd8f8>
  4105cc:	ldr	x0, [x23, #88]
  4105d0:	cmp	x0, #0x1
  4105d4:	b.ls	41053c <ferror@plt+0xefac>  // b.plast
  4105d8:	mov	x0, x20
  4105dc:	mov	x1, #0x0                   	// #0
  4105e0:	bl	401cb8 <ferror@plt+0x728>
  4105e4:	ldrh	w0, [x0]
  4105e8:	tbnz	w0, #0, 41053c <ferror@plt+0xefac>
  4105ec:	mov	x0, x23
  4105f0:	mov	w1, #0x0                   	// #0
  4105f4:	bl	40ef58 <ferror@plt+0xd9c8>
  4105f8:	mov	w19, w0
  4105fc:	ldp	x21, x22, [sp, #32]
  410600:	ldp	x23, x24, [sp, #48]
  410604:	b	410548 <ferror@plt+0xefb8>
  410608:	bl	402490 <ferror@plt+0xf00>
  41060c:	mov	w19, w0
  410610:	mov	w0, w19
  410614:	ldp	x19, x20, [sp, #16]
  410618:	ldp	x29, x30, [sp], #96
  41061c:	ret
  410620:	mov	x0, x20
  410624:	mov	x1, #0x0                   	// #0
  410628:	bl	401cb8 <ferror@plt+0x728>
  41062c:	ldrh	w0, [x0]
  410630:	tbnz	w0, #0, 4104dc <ferror@plt+0xef4c>
  410634:	mov	x0, x23
  410638:	mov	w1, #0x0                   	// #0
  41063c:	bl	411378 <ferror@plt+0xfde8>
  410640:	mov	w19, w0
  410644:	ldp	x21, x22, [sp, #32]
  410648:	ldp	x23, x24, [sp, #48]
  41064c:	b	410548 <ferror@plt+0xefb8>
  410650:	ldrb	w1, [x0, #304]
  410654:	cbz	w1, 410e4c <ferror@plt+0xf8bc>
  410658:	bl	40ed20 <ferror@plt+0xd790>
  41065c:	mov	w19, w0
  410660:	ldp	x23, x24, [sp, #48]
  410664:	b	410548 <ferror@plt+0xefb8>
  410668:	bl	401cb8 <ferror@plt+0x728>
  41066c:	ldrh	w0, [x0]
  410670:	tbz	w0, #3, 4106fc <ferror@plt+0xf16c>
  410674:	mov	x1, #0x0                   	// #0
  410678:	mov	x0, x20
  41067c:	bl	401cb8 <ferror@plt+0x728>
  410680:	mov	x1, x0
  410684:	mov	x0, x23
  410688:	ldrh	w2, [x1]
  41068c:	orr	w2, w2, #0x1
  410690:	strh	w2, [x1]
  410694:	bl	402490 <ferror@plt+0xf00>
  410698:	mov	w19, w0
  41069c:	cbnz	w0, 410594 <ferror@plt+0xf004>
  4106a0:	mov	x0, x23
  4106a4:	mov	w1, #0x1                   	// #1
  4106a8:	bl	411378 <ferror@plt+0xfde8>
  4106ac:	mov	w19, w0
  4106b0:	ldp	x21, x22, [sp, #32]
  4106b4:	ldp	x23, x24, [sp, #48]
  4106b8:	b	410548 <ferror@plt+0xefb8>
  4106bc:	adrp	x3, 413000 <ferror@plt+0x11a70>
  4106c0:	add	x2, x3, #0xbc0
  4106c4:	mov	x0, x23
  4106c8:	mov	w1, #0x2                   	// #2
  4106cc:	ldrb	w6, [x3, #3008]
  4106d0:	ldrb	w5, [x2, #1]
  4106d4:	ldrb	w4, [x2, #2]
  4106d8:	ldrb	w3, [x2, #3]
  4106dc:	orr	x5, x6, x5, lsl #8
  4106e0:	ldrb	w6, [x2, #4]
  4106e4:	orr	x2, x5, x4, lsl #16
  4106e8:	orr	x2, x2, x3, lsl #24
  4106ec:	orr	x2, x2, x6, lsl #32
  4106f0:	bl	40f2d0 <ferror@plt+0xdd40>
  4106f4:	mov	w19, w0
  4106f8:	b	41050c <ferror@plt+0xef7c>
  4106fc:	mov	w1, #0x1                   	// #1
  410700:	mov	x0, x23
  410704:	bl	40ea88 <ferror@plt+0xd4f8>
  410708:	mov	x0, x23
  41070c:	bl	402490 <ferror@plt+0xf00>
  410710:	mov	w19, w0
  410714:	ldp	x21, x22, [sp, #32]
  410718:	ldp	x23, x24, [sp, #48]
  41071c:	b	410548 <ferror@plt+0xefb8>
  410720:	ldr	w19, [x23, #32]
  410724:	mov	x0, x20
  410728:	mov	x1, #0x0                   	// #0
  41072c:	bl	401cb8 <ferror@plt+0x728>
  410730:	ldrh	w0, [x0]
  410734:	tbz	w0, #4, 4104fc <ferror@plt+0xef6c>
  410738:	cmp	w19, #0x30
  41073c:	b.ne	410e74 <ferror@plt+0xf8e4>  // b.any
  410740:	ldr	x19, [x23, #128]
  410744:	cbz	x19, 4104fc <ferror@plt+0xef6c>
  410748:	sub	x19, x19, #0x1
  41074c:	add	x24, x23, #0x78
  410750:	mov	x1, x19
  410754:	mov	x0, x24
  410758:	bl	401ca8 <ferror@plt+0x718>
  41075c:	ldr	x1, [x0]
  410760:	cbz	x1, 410780 <ferror@plt+0xf1f0>
  410764:	b	41078c <ferror@plt+0xf1fc>
  410768:	mov	x1, x19
  41076c:	mov	x0, x24
  410770:	bl	401ca8 <ferror@plt+0x718>
  410774:	sub	x19, x19, #0x1
  410778:	ldr	x1, [x0]
  41077c:	cbnz	x1, 41078c <ferror@plt+0xf1fc>
  410780:	ldr	x1, [x23, #128]
  410784:	cmp	x1, x19
  410788:	b.hi	410768 <ferror@plt+0xf1d8>  // b.pmore
  41078c:	ldr	x19, [x0, #8]
  410790:	mov	w1, #0x43                  	// #67
  410794:	ldr	x0, [x23, #288]
  410798:	bl	401a20 <ferror@plt+0x490>
  41079c:	ldr	x0, [x23, #288]
  4107a0:	mov	x1, x19
  4107a4:	bl	401a40 <ferror@plt+0x4b0>
  4107a8:	mov	x0, x23
  4107ac:	bl	402490 <ferror@plt+0xf00>
  4107b0:	mov	w19, w0
  4107b4:	b	41050c <ferror@plt+0xef7c>
  4107b8:	ldr	x1, [x23, #40]
  4107bc:	mov	w2, #0x41                  	// #65
  4107c0:	mov	x0, x23
  4107c4:	bl	403a70 <ferror@plt+0x24e0>
  4107c8:	ldr	x0, [x23, #288]
  4107cc:	mov	w1, #0x42                  	// #66
  4107d0:	bl	401a20 <ferror@plt+0x490>
  4107d4:	mov	x0, x23
  4107d8:	bl	402490 <ferror@plt+0xf00>
  4107dc:	mov	w19, w0
  4107e0:	b	41050c <ferror@plt+0xef7c>
  4107e4:	mov	x0, x23
  4107e8:	bl	402490 <ferror@plt+0xf00>
  4107ec:	mov	w19, w0
  4107f0:	cbnz	w0, 410594 <ferror@plt+0xf004>
  4107f4:	ldr	w0, [x23, #32]
  4107f8:	cmp	w0, #0x24
  4107fc:	b.ne	4104fc <ferror@plt+0xef6c>  // b.any
  410800:	mov	x0, x23
  410804:	bl	402490 <ferror@plt+0xf00>
  410808:	mov	w19, w0
  41080c:	cbnz	w0, 410594 <ferror@plt+0xf004>
  410810:	ldr	x2, [x23, #288]
  410814:	add	x1, sp, #0x58
  410818:	add	x0, x2, #0x28
  41081c:	ldr	x3, [x2, #48]
  410820:	str	x3, [sp, #80]
  410824:	ldr	x2, [x2, #8]
  410828:	str	x2, [sp, #88]
  41082c:	bl	401a10 <ferror@plt+0x480>
  410830:	add	x1, sp, #0x50
  410834:	add	x0, x23, #0xa0
  410838:	bl	401a10 <ferror@plt+0x480>
  41083c:	ldr	x1, [x23, #288]
  410840:	mov	x0, x23
  410844:	mov	w2, #0x1                   	// #1
  410848:	ldr	x24, [x1, #48]
  41084c:	mov	x1, x24
  410850:	bl	40eae0 <ferror@plt+0xd550>
  410854:	adrp	x3, 413000 <ferror@plt+0x11a70>
  410858:	add	x2, x3, #0xba8
  41085c:	mov	x0, x23
  410860:	mov	w1, #0x21                  	// #33
  410864:	ldrb	w6, [x3, #2984]
  410868:	ldrb	w5, [x2, #1]
  41086c:	ldrb	w4, [x2, #2]
  410870:	ldrb	w3, [x2, #3]
  410874:	orr	x5, x6, x5, lsl #8
  410878:	ldrb	w6, [x2, #4]
  41087c:	orr	x2, x5, x4, lsl #16
  410880:	orr	x2, x2, x3, lsl #24
  410884:	orr	x2, x2, x6, lsl #32
  410888:	bl	40f2d0 <ferror@plt+0xdd40>
  41088c:	mov	w19, w0
  410890:	cbnz	w0, 410594 <ferror@plt+0xf004>
  410894:	ldr	w0, [x23, #32]
  410898:	cmp	w0, #0x25
  41089c:	b.ne	4104fc <ferror@plt+0xef6c>  // b.any
  4108a0:	mov	x0, x23
  4108a4:	bl	402490 <ferror@plt+0xf00>
  4108a8:	mov	w19, w0
  4108ac:	cbnz	w0, 410594 <ferror@plt+0xf004>
  4108b0:	ldr	x0, [x23, #288]
  4108b4:	mov	w1, #0x44                  	// #68
  4108b8:	bl	401a20 <ferror@plt+0x490>
  4108bc:	ldr	x0, [x23, #288]
  4108c0:	mov	x1, x24
  4108c4:	bl	401a40 <ferror@plt+0x4b0>
  4108c8:	mov	x0, x23
  4108cc:	mov	w1, #0x30                  	// #48
  4108d0:	bl	40ea88 <ferror@plt+0xd4f8>
  4108d4:	b	410510 <ferror@plt+0xef80>
  4108d8:	ldr	x0, [x23, #288]
  4108dc:	mov	w1, #0x49                  	// #73
  4108e0:	bl	401a20 <ferror@plt+0x490>
  4108e4:	mov	x0, x23
  4108e8:	bl	402490 <ferror@plt+0xf00>
  4108ec:	mov	w19, w0
  4108f0:	b	41050c <ferror@plt+0xef7c>
  4108f4:	mov	x0, x23
  4108f8:	bl	402490 <ferror@plt+0xf00>
  4108fc:	mov	w19, w0
  410900:	cbnz	w0, 410594 <ferror@plt+0xf004>
  410904:	mov	x0, x23
  410908:	adrp	x24, 413000 <ferror@plt+0x11a70>
  41090c:	add	x24, x24, #0xbb0
  410910:	str	x25, [sp, #64]
  410914:	ldr	w25, [x23, #32]
  410918:	bl	40ec20 <ferror@plt+0xd690>
  41091c:	tst	w0, #0xff
  410920:	b.ne	410f28 <ferror@plt+0xf998>  // b.any
  410924:	nop
  410928:	cmp	w25, #0x2c
  41092c:	b.eq	410dfc <ferror@plt+0xf86c>  // b.none
  410930:	ldrb	w2, [x24]
  410934:	mov	x0, x23
  410938:	ldrb	w5, [x24, #1]
  41093c:	mov	w1, #0x20                  	// #32
  410940:	ldrb	w4, [x24, #2]
  410944:	ldrb	w3, [x24, #3]
  410948:	orr	x5, x2, x5, lsl #8
  41094c:	ldrb	w2, [x24, #4]
  410950:	orr	x4, x5, x4, lsl #16
  410954:	orr	x3, x4, x3, lsl #24
  410958:	orr	x2, x3, x2, lsl #32
  41095c:	bl	40f2d0 <ferror@plt+0xdd40>
  410960:	mov	w19, w0
  410964:	cbz	w0, 410e64 <ferror@plt+0xf8d4>
  410968:	ldp	x21, x22, [sp, #32]
  41096c:	ldp	x23, x24, [sp, #48]
  410970:	ldr	x25, [sp, #64]
  410974:	b	410548 <ferror@plt+0xefb8>
  410978:	mov	x0, x20
  41097c:	mov	x1, #0x0                   	// #0
  410980:	bl	401cb8 <ferror@plt+0x728>
  410984:	ldrh	w0, [x0]
  410988:	tbz	w0, #2, 4104fc <ferror@plt+0xef6c>
  41098c:	ldr	x1, [x23, #288]
  410990:	mov	x0, x23
  410994:	ldrb	w1, [x1, #216]
  410998:	cmp	w1, #0x0
  41099c:	cset	w1, ne  // ne = any
  4109a0:	add	w24, w1, #0x47
  4109a4:	bl	402490 <ferror@plt+0xf00>
  4109a8:	mov	w19, w0
  4109ac:	cbnz	w0, 410594 <ferror@plt+0xf004>
  4109b0:	mov	x0, x23
  4109b4:	str	x25, [sp, #64]
  4109b8:	ldr	w25, [x23, #32]
  4109bc:	bl	40ec20 <ferror@plt+0xd690>
  4109c0:	tst	w0, #0xff
  4109c4:	b.eq	410e88 <ferror@plt+0xf8f8>  // b.none
  4109c8:	ldr	x0, [x23, #288]
  4109cc:	mov	w1, w24
  4109d0:	bl	401a20 <ferror@plt+0x490>
  4109d4:	ldr	x25, [sp, #64]
  4109d8:	b	410510 <ferror@plt+0xef80>
  4109dc:	ldr	x21, [x23, #88]
  4109e0:	bl	401cb8 <ferror@plt+0x728>
  4109e4:	ldrh	w22, [x0]
  4109e8:	mov	x0, x23
  4109ec:	bl	40eec8 <ferror@plt+0xd938>
  4109f0:	mov	w19, w0
  4109f4:	b	41050c <ferror@plt+0xef7c>
  4109f8:	mov	x0, x23
  4109fc:	mov	w1, #0x1                   	// #1
  410a00:	bl	40ef58 <ferror@plt+0xd9c8>
  410a04:	mov	w19, w0
  410a08:	b	41050c <ferror@plt+0xef7c>
  410a0c:	mov	x0, x23
  410a10:	bl	402490 <ferror@plt+0xf00>
  410a14:	mov	w19, w0
  410a18:	cbnz	w0, 410594 <ferror@plt+0xf004>
  410a1c:	ldr	w0, [x23, #32]
  410a20:	cmp	w0, #0x24
  410a24:	b.ne	4104fc <ferror@plt+0xef6c>  // b.any
  410a28:	mov	x0, x23
  410a2c:	bl	402490 <ferror@plt+0xf00>
  410a30:	mov	w19, w0
  410a34:	cbnz	w0, 410594 <ferror@plt+0xf004>
  410a38:	adrp	x3, 413000 <ferror@plt+0x11a70>
  410a3c:	add	x2, x3, #0xba8
  410a40:	mov	x0, x23
  410a44:	mov	w1, #0x21                  	// #33
  410a48:	ldrb	w6, [x3, #2984]
  410a4c:	ldrb	w5, [x2, #1]
  410a50:	ldrb	w4, [x2, #2]
  410a54:	ldrb	w3, [x2, #3]
  410a58:	orr	x5, x6, x5, lsl #8
  410a5c:	ldrb	w6, [x2, #4]
  410a60:	orr	x2, x5, x4, lsl #16
  410a64:	orr	x2, x2, x3, lsl #24
  410a68:	orr	x2, x2, x6, lsl #32
  410a6c:	bl	40f2d0 <ferror@plt+0xdd40>
  410a70:	mov	w19, w0
  410a74:	cbnz	w0, 410594 <ferror@plt+0xf004>
  410a78:	ldr	w0, [x23, #32]
  410a7c:	cmp	w0, #0x25
  410a80:	b.ne	4104fc <ferror@plt+0xef6c>  // b.any
  410a84:	mov	x0, x23
  410a88:	bl	402490 <ferror@plt+0xf00>
  410a8c:	mov	w19, w0
  410a90:	cbnz	w0, 410594 <ferror@plt+0xf004>
  410a94:	ldr	x0, [x23, #288]
  410a98:	mov	w1, #0x44                  	// #68
  410a9c:	bl	401a20 <ferror@plt+0x490>
  410aa0:	ldr	x0, [x23, #288]
  410aa4:	ldr	x19, [x0, #48]
  410aa8:	mov	x1, x19
  410aac:	bl	401a40 <ferror@plt+0x4b0>
  410ab0:	mov	w2, #0x0                   	// #0
  410ab4:	mov	x1, x19
  410ab8:	mov	x0, x23
  410abc:	bl	40eae0 <ferror@plt+0xd550>
  410ac0:	mov	x0, x23
  410ac4:	mov	w1, #0x40                  	// #64
  410ac8:	bl	40ea88 <ferror@plt+0xd4f8>
  410acc:	b	410510 <ferror@plt+0xef80>
  410ad0:	mov	x1, #0x40                  	// #64
  410ad4:	adrp	x0, 415000 <ferror@plt+0x13a70>
  410ad8:	add	x0, x0, #0xfc0
  410adc:	bl	402990 <ferror@plt+0x1400>
  410ae0:	mov	x1, #0x9                   	// #9
  410ae4:	adrp	x0, 415000 <ferror@plt+0x13a70>
  410ae8:	add	x0, x0, #0xfd8
  410aec:	bl	402990 <ferror@plt+0x1400>
  410af0:	mov	x1, #0xca00                	// #51712
  410af4:	adrp	x0, 415000 <ferror@plt+0x13a70>
  410af8:	movk	x1, #0x3b9a, lsl #16
  410afc:	add	x0, x0, #0xff0
  410b00:	bl	402990 <ferror@plt+0x1400>
  410b04:	mov	x1, #0xffffffffffffffff    	// #-1
  410b08:	adrp	x0, 416000 <ferror@plt+0x14a70>
  410b0c:	add	x0, x0, #0x8
  410b10:	bl	402990 <ferror@plt+0x1400>
  410b14:	adrp	x0, 412000 <ferror@plt+0x10a70>
  410b18:	add	x0, x0, #0xf28
  410b1c:	bl	402990 <ferror@plt+0x1400>
  410b20:	mov	x1, #0xca00                	// #51712
  410b24:	adrp	x0, 416000 <ferror@plt+0x14a70>
  410b28:	movk	x1, #0x3b9a, lsl #16
  410b2c:	add	x0, x0, #0x20
  410b30:	bl	402990 <ferror@plt+0x1400>
  410b34:	mov	x1, #0xfffffffffffffffe    	// #-2
  410b38:	adrp	x0, 416000 <ferror@plt+0x14a70>
  410b3c:	add	x0, x0, #0x38
  410b40:	bl	402990 <ferror@plt+0x1400>
  410b44:	mov	x1, #0xfffffffffffffffe    	// #-2
  410b48:	adrp	x0, 416000 <ferror@plt+0x14a70>
  410b4c:	add	x0, x0, #0x50
  410b50:	bl	402990 <ferror@plt+0x1400>
  410b54:	mov	x1, #0xfffffffffffffffe    	// #-2
  410b58:	adrp	x0, 416000 <ferror@plt+0x14a70>
  410b5c:	add	x0, x0, #0x68
  410b60:	bl	402990 <ferror@plt+0x1400>
  410b64:	mov	x1, #0xfffffffffffffffe    	// #-2
  410b68:	adrp	x0, 416000 <ferror@plt+0x14a70>
  410b6c:	add	x0, x0, #0x80
  410b70:	bl	402990 <ferror@plt+0x1400>
  410b74:	mov	x1, #0xfffffffffffffffe    	// #-2
  410b78:	adrp	x0, 416000 <ferror@plt+0x14a70>
  410b7c:	add	x0, x0, #0x98
  410b80:	bl	402990 <ferror@plt+0x1400>
  410b84:	mov	x1, #0xffffffffffffffff    	// #-1
  410b88:	adrp	x0, 416000 <ferror@plt+0x14a70>
  410b8c:	add	x0, x0, #0xb0
  410b90:	bl	402990 <ferror@plt+0x1400>
  410b94:	mov	x1, #0xfffffffffffffffe    	// #-2
  410b98:	adrp	x0, 416000 <ferror@plt+0x14a70>
  410b9c:	add	x0, x0, #0xc8
  410ba0:	bl	402990 <ferror@plt+0x1400>
  410ba4:	mov	x0, x23
  410ba8:	bl	402490 <ferror@plt+0xf00>
  410bac:	mov	w19, w0
  410bb0:	b	41050c <ferror@plt+0xef7c>
  410bb4:	mov	x0, x23
  410bb8:	bl	402490 <ferror@plt+0xf00>
  410bbc:	mov	w19, w0
  410bc0:	cbnz	w0, 410594 <ferror@plt+0xf004>
  410bc4:	ldr	w0, [x23, #32]
  410bc8:	cmp	w0, #0x24
  410bcc:	b.ne	4104fc <ferror@plt+0xef6c>  // b.any
  410bd0:	mov	x0, x23
  410bd4:	bl	402490 <ferror@plt+0xf00>
  410bd8:	mov	w19, w0
  410bdc:	cbnz	w0, 410594 <ferror@plt+0xf004>
  410be0:	ldr	w0, [x23, #32]
  410be4:	cmp	w0, #0x2a
  410be8:	b.eq	410f40 <ferror@plt+0xf9b0>  // b.none
  410bec:	adrp	x3, 413000 <ferror@plt+0x11a70>
  410bf0:	add	x2, x3, #0xb98
  410bf4:	mov	x0, x23
  410bf8:	mov	w1, #0x0                   	// #0
  410bfc:	ldrb	w6, [x3, #2968]
  410c00:	ldrb	w5, [x2, #1]
  410c04:	ldrb	w4, [x2, #2]
  410c08:	ldrb	w3, [x2, #3]
  410c0c:	orr	x5, x6, x5, lsl #8
  410c10:	ldrb	w6, [x2, #4]
  410c14:	orr	x2, x5, x4, lsl #16
  410c18:	orr	x2, x2, x3, lsl #24
  410c1c:	orr	x2, x2, x6, lsl #32
  410c20:	bl	40f2d0 <ferror@plt+0xdd40>
  410c24:	mov	w19, w0
  410c28:	cbnz	w19, 410594 <ferror@plt+0xf004>
  410c2c:	ldr	w0, [x23, #32]
  410c30:	cmp	w0, #0x2a
  410c34:	b.ne	4104fc <ferror@plt+0xef6c>  // b.any
  410c38:	mov	x0, x23
  410c3c:	bl	402490 <ferror@plt+0xf00>
  410c40:	mov	w19, w0
  410c44:	cbnz	w0, 410594 <ferror@plt+0xf004>
  410c48:	ldr	x2, [x23, #288]
  410c4c:	add	x1, sp, #0x58
  410c50:	add	x0, x2, #0x28
  410c54:	ldr	x3, [x2, #8]
  410c58:	ldr	x24, [x2, #48]
  410c5c:	str	x3, [sp, #88]
  410c60:	bl	401a10 <ferror@plt+0x480>
  410c64:	ldr	w0, [x23, #32]
  410c68:	cmp	w0, #0x2a
  410c6c:	b.eq	410fac <ferror@plt+0xfa1c>  // b.none
  410c70:	adrp	x3, 413000 <ferror@plt+0x11a70>
  410c74:	add	x2, x3, #0xb98
  410c78:	mov	x0, x23
  410c7c:	mov	w1, #0x21                  	// #33
  410c80:	ldrb	w6, [x3, #2968]
  410c84:	ldrb	w5, [x2, #1]
  410c88:	ldrb	w4, [x2, #2]
  410c8c:	ldrb	w3, [x2, #3]
  410c90:	orr	x5, x6, x5, lsl #8
  410c94:	ldrb	w6, [x2, #4]
  410c98:	orr	x2, x5, x4, lsl #16
  410c9c:	orr	x2, x2, x3, lsl #24
  410ca0:	orr	x2, x2, x6, lsl #32
  410ca4:	bl	40f2d0 <ferror@plt+0xdd40>
  410ca8:	mov	w19, w0
  410cac:	cbnz	w19, 410594 <ferror@plt+0xf004>
  410cb0:	ldr	w0, [x23, #32]
  410cb4:	cmp	w0, #0x2a
  410cb8:	b.ne	4104fc <ferror@plt+0xef6c>  // b.any
  410cbc:	mov	x0, x23
  410cc0:	bl	402490 <ferror@plt+0xf00>
  410cc4:	mov	w19, w0
  410cc8:	cbnz	w0, 410594 <ferror@plt+0xf004>
  410ccc:	ldr	x0, [x23, #288]
  410cd0:	mov	w1, #0x44                  	// #68
  410cd4:	str	x25, [sp, #64]
  410cd8:	add	x25, x24, #0x3
  410cdc:	bl	401a20 <ferror@plt+0x490>
  410ce0:	ldr	x0, [x23, #288]
  410ce4:	mov	x1, x25
  410ce8:	bl	401a40 <ferror@plt+0x4b0>
  410cec:	ldr	x0, [x23, #288]
  410cf0:	mov	w1, #0x43                  	// #67
  410cf4:	bl	401a20 <ferror@plt+0x490>
  410cf8:	ldr	x0, [x23, #288]
  410cfc:	add	x1, x24, #0x2
  410d00:	bl	401a40 <ferror@plt+0x4b0>
  410d04:	ldr	x2, [x23, #288]
  410d08:	add	x0, x24, #0x1
  410d0c:	str	x0, [sp, #80]
  410d10:	add	x1, sp, #0x58
  410d14:	add	x0, x2, #0x28
  410d18:	ldr	x2, [x2, #8]
  410d1c:	str	x2, [sp, #88]
  410d20:	bl	401a10 <ferror@plt+0x480>
  410d24:	add	x0, x23, #0xa0
  410d28:	add	x1, sp, #0x50
  410d2c:	bl	401a10 <ferror@plt+0x480>
  410d30:	ldr	w0, [x23, #32]
  410d34:	cmp	w0, #0x25
  410d38:	b.eq	411004 <ferror@plt+0xfa74>  // b.none
  410d3c:	adrp	x3, 413000 <ferror@plt+0x11a70>
  410d40:	add	x2, x3, #0xba8
  410d44:	mov	x0, x23
  410d48:	mov	w1, #0x0                   	// #0
  410d4c:	ldrb	w6, [x3, #2984]
  410d50:	ldrb	w5, [x2, #1]
  410d54:	ldrb	w4, [x2, #2]
  410d58:	ldrb	w3, [x2, #3]
  410d5c:	orr	x5, x6, x5, lsl #8
  410d60:	ldrb	w6, [x2, #4]
  410d64:	orr	x2, x5, x4, lsl #16
  410d68:	orr	x2, x2, x3, lsl #24
  410d6c:	orr	x2, x2, x6, lsl #32
  410d70:	bl	40f2d0 <ferror@plt+0xdd40>
  410d74:	mov	w19, w0
  410d78:	cbnz	w19, 410968 <ferror@plt+0xf3d8>
  410d7c:	ldr	w0, [x23, #32]
  410d80:	cmp	w0, #0x25
  410d84:	b.ne	410f74 <ferror@plt+0xf9e4>  // b.any
  410d88:	ldr	x0, [x23, #288]
  410d8c:	mov	w1, #0x43                  	// #67
  410d90:	bl	401a20 <ferror@plt+0x490>
  410d94:	ldr	x0, [x23, #288]
  410d98:	mov	x1, x24
  410d9c:	bl	401a40 <ferror@plt+0x4b0>
  410da0:	ldr	x2, [x23, #288]
  410da4:	add	x1, sp, #0x58
  410da8:	add	x0, x2, #0x28
  410dac:	ldr	x2, [x2, #8]
  410db0:	str	x2, [sp, #88]
  410db4:	bl	401a10 <ferror@plt+0x480>
  410db8:	mov	x1, x25
  410dbc:	mov	w2, #0x1                   	// #1
  410dc0:	mov	x0, x23
  410dc4:	bl	40eae0 <ferror@plt+0xd550>
  410dc8:	mov	x0, x23
  410dcc:	bl	402490 <ferror@plt+0xf00>
  410dd0:	mov	w19, w0
  410dd4:	cbnz	w0, 410968 <ferror@plt+0xf3d8>
  410dd8:	mov	x0, x23
  410ddc:	mov	w1, #0x30                  	// #48
  410de0:	bl	40ea88 <ferror@plt+0xd4f8>
  410de4:	ldr	x25, [sp, #64]
  410de8:	b	410510 <ferror@plt+0xef80>
  410dec:	mov	w19, #0x7                   	// #7
  410df0:	ldp	x21, x22, [sp, #32]
  410df4:	ldp	x23, x24, [sp, #48]
  410df8:	b	410548 <ferror@plt+0xefb8>
  410dfc:	ldr	x1, [x23, #40]
  410e00:	mov	w2, #0x41                  	// #65
  410e04:	mov	x0, x23
  410e08:	bl	403a70 <ferror@plt+0x24e0>
  410e0c:	ldr	x0, [x23, #288]
  410e10:	mov	w1, #0x40                  	// #64
  410e14:	bl	401a20 <ferror@plt+0x490>
  410e18:	mov	x0, x23
  410e1c:	bl	402490 <ferror@plt+0xf00>
  410e20:	mov	w19, w0
  410e24:	cbnz	w0, 410968 <ferror@plt+0xf3d8>
  410e28:	ldr	w0, [x23, #32]
  410e2c:	cmp	w0, #0x27
  410e30:	mov	x0, x23
  410e34:	b.ne	410f14 <ferror@plt+0xf984>  // b.any
  410e38:	bl	402490 <ferror@plt+0xf00>
  410e3c:	ldr	w25, [x23, #32]
  410e40:	mov	w19, w0
  410e44:	cbz	w0, 410928 <ferror@plt+0xf398>
  410e48:	b	410968 <ferror@plt+0xf3d8>
  410e4c:	ldr	x1, [x23, #16]
  410e50:	mov	w0, #0x18                  	// #24
  410e54:	bl	402680 <ferror@plt+0x10f0>
  410e58:	mov	w19, w0
  410e5c:	ldp	x23, x24, [sp, #48]
  410e60:	b	410548 <ferror@plt+0xefb8>
  410e64:	ldr	x0, [x23, #288]
  410e68:	mov	w1, #0x40                  	// #64
  410e6c:	bl	401a20 <ferror@plt+0x490>
  410e70:	b	410e28 <ferror@plt+0xf898>
  410e74:	add	x0, x23, #0xa0
  410e78:	mov	x1, #0x0                   	// #0
  410e7c:	bl	401cb8 <ferror@plt+0x728>
  410e80:	ldr	x19, [x0]
  410e84:	b	410790 <ferror@plt+0xf200>
  410e88:	adrp	x3, 413000 <ferror@plt+0x11a70>
  410e8c:	add	x2, x3, #0xbc0
  410e90:	mov	x0, x23
  410e94:	mov	w1, #0x20                  	// #32
  410e98:	ldrb	w6, [x3, #3008]
  410e9c:	ldrb	w5, [x2, #1]
  410ea0:	ldrb	w4, [x2, #2]
  410ea4:	ldrb	w3, [x2, #3]
  410ea8:	orr	x5, x6, x5, lsl #8
  410eac:	ldrb	w6, [x2, #4]
  410eb0:	orr	x2, x5, x4, lsl #16
  410eb4:	orr	x2, x2, x3, lsl #24
  410eb8:	orr	x2, x2, x6, lsl #32
  410ebc:	bl	40f620 <ferror@plt+0xe090>
  410ec0:	cmp	w0, #0x0
  410ec4:	mov	w19, w0
  410ec8:	ccmp	w0, #0x6, #0x4, ne  // ne = any
  410ecc:	b.ne	410968 <ferror@plt+0xf3d8>  // b.any
  410ed0:	cmp	w0, #0x6
  410ed4:	b.eq	410f54 <ferror@plt+0xf9c4>  // b.none
  410ed8:	cmp	w25, #0x24
  410edc:	b.ne	410eec <ferror@plt+0xf95c>  // b.any
  410ee0:	ldr	w0, [x23, #36]
  410ee4:	cmp	w0, #0x25
  410ee8:	b.eq	410f8c <ferror@plt+0xf9fc>  // b.none
  410eec:	ldr	x1, [x23, #16]
  410ef0:	mov	w0, #0x27                  	// #39
  410ef4:	bl	402680 <ferror@plt+0x10f0>
  410ef8:	mov	w19, w0
  410efc:	cbnz	w0, 410968 <ferror@plt+0xf3d8>
  410f00:	ldr	x0, [x23, #288]
  410f04:	mov	w1, #0x46                  	// #70
  410f08:	bl	401a20 <ferror@plt+0x490>
  410f0c:	ldr	x25, [sp, #64]
  410f10:	b	410510 <ferror@plt+0xef80>
  410f14:	bl	40ec20 <ferror@plt+0xd690>
  410f18:	tst	w0, #0xff
  410f1c:	b.eq	410f74 <ferror@plt+0xf9e4>  // b.none
  410f20:	ldr	x25, [sp, #64]
  410f24:	b	410510 <ferror@plt+0xef80>
  410f28:	ldr	x1, [x23, #16]
  410f2c:	mov	w0, #0x1b                  	// #27
  410f30:	bl	402680 <ferror@plt+0x10f0>
  410f34:	mov	w19, w0
  410f38:	ldr	x25, [sp, #64]
  410f3c:	b	41050c <ferror@plt+0xef7c>
  410f40:	ldr	x1, [x23, #16]
  410f44:	mov	w0, #0x2b                  	// #43
  410f48:	bl	402680 <ferror@plt+0x10f0>
  410f4c:	mov	w19, w0
  410f50:	b	410c28 <ferror@plt+0xf698>
  410f54:	ldr	x0, [x23, #288]
  410f58:	mov	w1, w24
  410f5c:	bl	401a20 <ferror@plt+0x490>
  410f60:	mov	x0, x23
  410f64:	bl	402490 <ferror@plt+0xf00>
  410f68:	mov	w19, w0
  410f6c:	cbz	w0, 410ed8 <ferror@plt+0xf948>
  410f70:	b	410968 <ferror@plt+0xf3d8>
  410f74:	ldr	x1, [x23, #16]
  410f78:	mov	w0, #0x18                  	// #24
  410f7c:	bl	402680 <ferror@plt+0x10f0>
  410f80:	mov	w19, w0
  410f84:	ldr	x25, [sp, #64]
  410f88:	b	41050c <ferror@plt+0xef7c>
  410f8c:	ldr	x2, [x23, #288]
  410f90:	ldrb	w0, [x2, #216]
  410f94:	cbnz	w0, 410fe8 <ferror@plt+0xfa58>
  410f98:	mov	x0, x2
  410f9c:	mov	w1, #0x46                  	// #70
  410fa0:	bl	401a20 <ferror@plt+0x490>
  410fa4:	ldr	x25, [sp, #64]
  410fa8:	b	41050c <ferror@plt+0xef7c>
  410fac:	adrp	x0, 413000 <ferror@plt+0x11a70>
  410fb0:	ldr	x19, [x0, #3064]
  410fb4:	mov	x0, x19
  410fb8:	bl	401260 <strlen@plt>
  410fbc:	mov	x2, x19
  410fc0:	mov	x1, x0
  410fc4:	add	x0, x23, #0x28
  410fc8:	bl	401aa8 <ferror@plt+0x518>
  410fcc:	mov	x0, x23
  410fd0:	bl	403ba0 <ferror@plt+0x2610>
  410fd4:	ldr	x1, [x23, #16]
  410fd8:	mov	w0, #0x2b                  	// #43
  410fdc:	bl	402680 <ferror@plt+0x10f0>
  410fe0:	mov	w19, w0
  410fe4:	b	410cac <ferror@plt+0xf71c>
  410fe8:	ldr	x1, [x23, #16]
  410fec:	mov	w0, #0x21                  	// #33
  410ff0:	ldr	x2, [x2, #208]
  410ff4:	bl	402680 <ferror@plt+0x10f0>
  410ff8:	mov	w19, w0
  410ffc:	ldr	x25, [sp, #64]
  411000:	b	41050c <ferror@plt+0xef7c>
  411004:	ldr	x1, [x23, #16]
  411008:	mov	w0, #0x2b                  	// #43
  41100c:	bl	402680 <ferror@plt+0x10f0>
  411010:	mov	w19, w0
  411014:	b	410d78 <ferror@plt+0xf7e8>
  411018:	stp	x29, x30, [sp, #-64]!
  41101c:	mov	x29, sp
  411020:	ldr	w1, [x0, #32]
  411024:	stp	x19, x20, [sp, #16]
  411028:	mov	x19, x0
  41102c:	stp	x21, x22, [sp, #32]
  411030:	cbz	w1, 411208 <ferror@plt+0xfc78>
  411034:	cmp	w1, #0x32
  411038:	b.ne	4111b0 <ferror@plt+0xfc20>  // b.any
  41103c:	ldr	x0, [x0, #88]
  411040:	cmp	x0, #0x1
  411044:	b.ne	4111f0 <ferror@plt+0xfc60>  // b.any
  411048:	add	x0, x19, #0x50
  41104c:	mov	x1, #0x0                   	// #0
  411050:	bl	401cb8 <ferror@plt+0x728>
  411054:	ldrh	w0, [x0]
  411058:	cbnz	w0, 4111f0 <ferror@plt+0xfc60>
  41105c:	mov	x0, x19
  411060:	bl	402490 <ferror@plt+0xf00>
  411064:	mov	w1, w0
  411068:	cbnz	w0, 4111b8 <ferror@plt+0xfc28>
  41106c:	ldr	w0, [x19, #32]
  411070:	cmp	w0, #0x2d
  411074:	b.ne	411230 <ferror@plt+0xfca0>  // b.any
  411078:	adrp	x22, 42c000 <ferror@plt+0x2aa70>
  41107c:	ldr	x0, [x22, #584]
  411080:	ldrh	w0, [x0, #1138]
  411084:	tst	w0, #0x6
  411088:	b.ne	411244 <ferror@plt+0xfcb4>  // b.any
  41108c:	ldr	x0, [x19, #40]
  411090:	adrp	x1, 416000 <ferror@plt+0x14a70>
  411094:	add	x1, x1, #0xe0
  411098:	bl	401430 <strcmp@plt>
  41109c:	cbnz	w0, 411244 <ferror@plt+0xfcb4>
  4110a0:	mov	x0, x19
  4110a4:	bl	402490 <ferror@plt+0xf00>
  4110a8:	mov	w1, w0
  4110ac:	cbnz	w0, 4111b8 <ferror@plt+0xfc28>
  4110b0:	ldr	w0, [x19, #32]
  4110b4:	mov	w20, #0x0                   	// #0
  4110b8:	cmp	w0, #0x2d
  4110bc:	b.eq	4112bc <ferror@plt+0xfd2c>  // b.none
  4110c0:	cmp	w0, #0x24
  4110c4:	b.ne	411230 <ferror@plt+0xfca0>  // b.any
  4110c8:	ldr	x0, [x19, #40]
  4110cc:	ldr	x21, [x19, #280]
  4110d0:	bl	402970 <ferror@plt+0x13e0>
  4110d4:	mov	x1, x0
  4110d8:	mov	x0, x21
  4110dc:	bl	40b1f0 <ferror@plt+0x9c60>
  4110e0:	mov	x1, x0
  4110e4:	mov	x0, x19
  4110e8:	bl	403a10 <ferror@plt+0x2480>
  4110ec:	ldr	x1, [x19, #288]
  4110f0:	mov	x0, x19
  4110f4:	strb	w20, [x1, #216]
  4110f8:	bl	402490 <ferror@plt+0xf00>
  4110fc:	mov	w1, w0
  411100:	cbnz	w0, 4111b8 <ferror@plt+0xfc28>
  411104:	add	x20, x19, #0xf0
  411108:	mov	w21, #0x1                   	// #1
  41110c:	stp	x23, x24, [sp, #48]
  411110:	mov	w23, #0x0                   	// #0
  411114:	b	411130 <ferror@plt+0xfba0>
  411118:	ldp	x1, x0, [x19, #280]
  41111c:	mov	w3, w24
  411120:	ldr	x4, [x19, #16]
  411124:	ldr	x2, [x19, #240]
  411128:	bl	40d378 <ferror@plt+0xbde8>
  41112c:	cbnz	w0, 4111a4 <ferror@plt+0xfc14>
  411130:	ldr	w0, [x19, #32]
  411134:	cmp	w0, #0x25
  411138:	b.eq	411304 <ferror@plt+0xfd74>  // b.none
  41113c:	cmp	w0, #0x8
  411140:	mov	w24, #0x0                   	// #0
  411144:	b.eq	411260 <ferror@plt+0xfcd0>  // b.none
  411148:	cmp	w0, #0x2d
  41114c:	b.ne	4112ec <ferror@plt+0xfd5c>  // b.any
  411150:	ldr	x3, [x19, #288]
  411154:	mov	x0, x20
  411158:	ldp	x2, x1, [x19, #40]
  41115c:	ldr	x4, [x3, #120]
  411160:	add	x4, x4, #0x1
  411164:	str	x4, [x3, #120]
  411168:	bl	401aa8 <ferror@plt+0x518>
  41116c:	mov	x0, x19
  411170:	bl	402490 <ferror@plt+0xf00>
  411174:	cbnz	w0, 4111a4 <ferror@plt+0xfc14>
  411178:	ldr	w0, [x19, #32]
  41117c:	cmp	w0, #0x26
  411180:	b.eq	411288 <ferror@plt+0xfcf8>  // b.none
  411184:	cmp	w24, #0x2
  411188:	b.eq	411348 <ferror@plt+0xfdb8>  // b.none
  41118c:	cmp	w0, #0x27
  411190:	cset	w23, eq  // eq = none
  411194:	b.ne	411118 <ferror@plt+0xfb88>  // b.any
  411198:	mov	x0, x19
  41119c:	bl	402490 <ferror@plt+0xf00>
  4111a0:	cbz	w0, 411118 <ferror@plt+0xfb88>
  4111a4:	mov	w1, w0
  4111a8:	ldp	x23, x24, [sp, #48]
  4111ac:	b	4111b8 <ferror@plt+0xfc28>
  4111b0:	bl	410470 <ferror@plt+0xeee0>
  4111b4:	mov	w1, w0
  4111b8:	cmp	w1, #0x0
  4111bc:	adrp	x22, 42c000 <ferror@plt+0x2aa70>
  4111c0:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  4111c4:	b.ne	4111dc <ferror@plt+0xfc4c>  // b.any
  4111c8:	ldr	x0, [x22, #584]
  4111cc:	ldr	w2, [x0, #1128]
  4111d0:	ldr	w0, [x0, #1132]
  4111d4:	cmp	w2, w0
  4111d8:	b.eq	41121c <ferror@plt+0xfc8c>  // b.none
  4111dc:	mov	x0, x19
  4111e0:	ldp	x19, x20, [sp, #16]
  4111e4:	ldp	x21, x22, [sp, #32]
  4111e8:	ldp	x29, x30, [sp], #64
  4111ec:	b	403cb8 <ferror@plt+0x2728>
  4111f0:	ldr	x1, [x19, #16]
  4111f4:	mov	w0, #0x18                  	// #24
  4111f8:	ldp	x19, x20, [sp, #16]
  4111fc:	ldp	x21, x22, [sp, #32]
  411200:	ldp	x29, x30, [sp], #64
  411204:	b	402680 <ferror@plt+0x10f0>
  411208:	ldr	x1, [x19, #16]
  41120c:	mov	w0, #0x14                  	// #20
  411210:	bl	402680 <ferror@plt+0x10f0>
  411214:	mov	w1, w0
  411218:	b	4111b8 <ferror@plt+0xfc28>
  41121c:	mov	w0, w1
  411220:	ldp	x19, x20, [sp, #16]
  411224:	ldp	x21, x22, [sp, #32]
  411228:	ldp	x29, x30, [sp], #64
  41122c:	ret
  411230:	ldr	x1, [x19, #16]
  411234:	mov	w0, #0x1c                  	// #28
  411238:	bl	402680 <ferror@plt+0x10f0>
  41123c:	mov	w1, w0
  411240:	b	4111b8 <ferror@plt+0xfc28>
  411244:	mov	x0, x19
  411248:	bl	402490 <ferror@plt+0xf00>
  41124c:	mov	w1, w0
  411250:	cbnz	w0, 4111b8 <ferror@plt+0xfc28>
  411254:	ldr	w0, [x19, #32]
  411258:	mov	w20, #0x0                   	// #0
  41125c:	b	4110c0 <ferror@plt+0xfb30>
  411260:	mov	x0, x19
  411264:	bl	402490 <ferror@plt+0xf00>
  411268:	cbnz	w0, 4111a4 <ferror@plt+0xfc14>
  41126c:	ldr	x1, [x19, #16]
  411270:	mov	w0, #0x2d                  	// #45
  411274:	bl	402680 <ferror@plt+0x10f0>
  411278:	cbnz	w0, 4111a4 <ferror@plt+0xfc14>
  41127c:	ldr	w0, [x19, #32]
  411280:	mov	w24, #0x2                   	// #2
  411284:	b	411148 <ferror@plt+0xfbb8>
  411288:	cmp	w24, #0x0
  41128c:	mov	x0, x19
  411290:	csel	w24, w24, w21, ne  // ne = any
  411294:	bl	402490 <ferror@plt+0xf00>
  411298:	cbnz	w0, 4111a4 <ferror@plt+0xfc14>
  41129c:	ldr	w0, [x19, #32]
  4112a0:	cmp	w0, #0x28
  4112a4:	b.ne	4112ec <ferror@plt+0xfd5c>  // b.any
  4112a8:	mov	x0, x19
  4112ac:	bl	402490 <ferror@plt+0xf00>
  4112b0:	cbnz	w0, 4111a4 <ferror@plt+0xfc14>
  4112b4:	ldr	w0, [x19, #32]
  4112b8:	b	41118c <ferror@plt+0xfbfc>
  4112bc:	ldr	x1, [x19, #16]
  4112c0:	mov	w0, #0x2e                  	// #46
  4112c4:	bl	402680 <ferror@plt+0x10f0>
  4112c8:	mov	w1, w0
  4112cc:	cbnz	w0, 4111b8 <ferror@plt+0xfc28>
  4112d0:	mov	x0, x19
  4112d4:	bl	402490 <ferror@plt+0xf00>
  4112d8:	mov	w1, w0
  4112dc:	cbnz	w0, 4111b8 <ferror@plt+0xfc28>
  4112e0:	ldr	w0, [x19, #32]
  4112e4:	mov	w20, #0x1                   	// #1
  4112e8:	b	4110c0 <ferror@plt+0xfb30>
  4112ec:	ldr	x1, [x19, #16]
  4112f0:	mov	w0, #0x1c                  	// #28
  4112f4:	bl	402680 <ferror@plt+0x10f0>
  4112f8:	mov	w1, w0
  4112fc:	ldp	x23, x24, [sp, #48]
  411300:	b	4111b8 <ferror@plt+0xfc28>
  411304:	cbnz	w23, 4112ec <ferror@plt+0xfd5c>
  411308:	mov	w1, #0x6                   	// #6
  41130c:	mov	x0, x19
  411310:	bl	40ea88 <ferror@plt+0xd4f8>
  411314:	mov	x0, x19
  411318:	bl	402490 <ferror@plt+0xf00>
  41131c:	mov	w1, w0
  411320:	cbnz	w0, 41136c <ferror@plt+0xfddc>
  411324:	ldr	w0, [x19, #32]
  411328:	cmp	w0, #0x29
  41132c:	b.eq	411364 <ferror@plt+0xfdd4>  // b.none
  411330:	ldr	x1, [x19, #16]
  411334:	mov	w0, #0x2f                  	// #47
  411338:	bl	402680 <ferror@plt+0x10f0>
  41133c:	mov	w1, w0
  411340:	ldp	x23, x24, [sp, #48]
  411344:	b	4111b8 <ferror@plt+0xfc28>
  411348:	ldr	x1, [x19, #16]
  41134c:	mov	w0, #0x22                  	// #34
  411350:	ldr	x2, [x19, #240]
  411354:	bl	402680 <ferror@plt+0x10f0>
  411358:	mov	w1, w0
  41135c:	ldp	x23, x24, [sp, #48]
  411360:	b	4111b8 <ferror@plt+0xfc28>
  411364:	ldp	x23, x24, [sp, #48]
  411368:	b	4111c8 <ferror@plt+0xfc38>
  41136c:	ldp	x23, x24, [sp, #48]
  411370:	b	4111b8 <ferror@plt+0xfc28>
  411374:	nop
  411378:	stp	x29, x30, [sp, #-48]!
  41137c:	mov	x29, sp
  411380:	stp	x19, x20, [sp, #16]
  411384:	and	w20, w1, #0xff
  411388:	mov	x1, #0x0                   	// #0
  41138c:	stp	x21, x22, [sp, #32]
  411390:	add	x21, x0, #0x50
  411394:	mov	x19, x0
  411398:	mov	x0, x21
  41139c:	bl	401cb8 <ferror@plt+0x728>
  4113a0:	ldrh	w1, [x0]
  4113a4:	and	w2, w1, #0xfffffff7
  4113a8:	strh	w2, [x0]
  4113ac:	tbz	w1, #1, 4113e4 <ferror@plt+0xfe54>
  4113b0:	cbz	w20, 41146c <ferror@plt+0xfedc>
  4113b4:	ldr	w0, [x19, #32]
  4113b8:	cmp	w0, #0x2f
  4113bc:	b.eq	41143c <ferror@plt+0xfeac>  // b.none
  4113c0:	mov	w1, #0x1                   	// #1
  4113c4:	strb	w1, [x19, #304]
  4113c8:	cmp	w0, #0x22
  4113cc:	b.eq	411458 <ferror@plt+0xfec8>  // b.none
  4113d0:	mov	w0, #0x0                   	// #0
  4113d4:	ldp	x19, x20, [sp, #16]
  4113d8:	ldp	x21, x22, [sp, #32]
  4113dc:	ldp	x29, x30, [sp], #48
  4113e0:	ret
  4113e4:	mov	x0, x19
  4113e8:	eor	w20, w20, #0x1
  4113ec:	ldr	x22, [x19, #88]
  4113f0:	bl	410470 <ferror@plt+0xeee0>
  4113f4:	cmp	w0, #0x0
  4113f8:	cset	w1, eq  // eq = none
  4113fc:	tst	w1, w20
  411400:	b.eq	4113d4 <ferror@plt+0xfe44>  // b.none
  411404:	mov	x0, x21
  411408:	mov	x1, #0x0                   	// #0
  41140c:	bl	401cb8 <ferror@plt+0x728>
  411410:	ldrh	w0, [x0]
  411414:	tbnz	w0, #3, 4113d0 <ferror@plt+0xfe40>
  411418:	ldr	x0, [x19, #88]
  41141c:	cmp	x0, x22
  411420:	b.cc	4113d0 <ferror@plt+0xfe40>  // b.lo, b.ul, b.last
  411424:	mov	x0, x19
  411428:	mov	w1, #0x0                   	// #0
  41142c:	ldp	x19, x20, [sp, #16]
  411430:	ldp	x21, x22, [sp, #32]
  411434:	ldp	x29, x30, [sp], #48
  411438:	b	40ef58 <ferror@plt+0xd9c8>
  41143c:	mov	w0, #0x1                   	// #1
  411440:	strb	w0, [x19, #304]
  411444:	mov	x0, x19
  411448:	bl	40ed20 <ferror@plt+0xd790>
  41144c:	cbnz	w0, 4113d4 <ferror@plt+0xfe44>
  411450:	ldr	w0, [x19, #32]
  411454:	b	4113c8 <ferror@plt+0xfe38>
  411458:	mov	x0, x19
  41145c:	ldp	x19, x20, [sp, #16]
  411460:	ldp	x21, x22, [sp, #32]
  411464:	ldp	x29, x30, [sp], #48
  411468:	b	402490 <ferror@plt+0xf00>
  41146c:	ldr	x1, [x19, #16]
  411470:	mov	w0, #0x18                  	// #24
  411474:	ldp	x19, x20, [sp, #16]
  411478:	ldp	x21, x22, [sp, #32]
  41147c:	ldp	x29, x30, [sp], #48
  411480:	b	402680 <ferror@plt+0x10f0>
  411484:	nop
  411488:	adrp	x2, 413000 <ferror@plt+0x11a70>
  41148c:	add	x3, x2, #0xb90
  411490:	ldrb	w7, [x2, #2960]
  411494:	ldrb	w5, [x3, #1]
  411498:	ldrb	w2, [x3, #2]
  41149c:	ldrb	w4, [x3, #3]
  4114a0:	ldrb	w6, [x3, #4]
  4114a4:	orr	x3, x7, x5, lsl #8
  4114a8:	orr	x2, x3, x2, lsl #16
  4114ac:	orr	x2, x2, x4, lsl #24
  4114b0:	orr	x2, x2, x6, lsl #32
  4114b4:	b	40f2d0 <ferror@plt+0xdd40>
  4114b8:	mov	x3, x0
  4114bc:	cbz	x1, 4114f4 <ferror@plt+0xff64>
  4114c0:	ldrb	w4, [x0]
  4114c4:	tbz	w4, #7, 411500 <ferror@plt+0xff70>
  4114c8:	and	w0, w4, #0xe0
  4114cc:	cmp	w0, #0xc0
  4114d0:	b.eq	41150c <ferror@plt+0xff7c>  // b.none
  4114d4:	and	w0, w4, #0xf0
  4114d8:	cmp	w0, #0xe0
  4114dc:	b.eq	411530 <ferror@plt+0xffa0>  // b.none
  4114e0:	and	w0, w4, #0xf8
  4114e4:	cmp	w0, #0xf0
  4114e8:	b.ne	411560 <ferror@plt+0xffd0>  // b.any
  4114ec:	cmp	x1, #0x3
  4114f0:	b.hi	411570 <ferror@plt+0xffe0>  // b.pmore
  4114f4:	mov	x0, #0x1                   	// #1
  4114f8:	str	wzr, [x2]
  4114fc:	ret
  411500:	mov	x0, #0x1                   	// #1
  411504:	str	w4, [x2]
  411508:	ret
  41150c:	cmp	x1, #0x1
  411510:	b.ls	4114f4 <ferror@plt+0xff64>  // b.plast
  411514:	ldrb	w3, [x3, #1]
  411518:	ubfiz	w1, w4, #6, #5
  41151c:	mov	x0, #0x2                   	// #2
  411520:	and	w3, w3, #0x3f
  411524:	orr	w1, w1, w3
  411528:	str	w1, [x2]
  41152c:	ret
  411530:	cmp	x1, #0x2
  411534:	b.ls	4114f4 <ferror@plt+0xff64>  // b.plast
  411538:	ldrb	w1, [x3, #1]
  41153c:	ubfiz	w4, w4, #12, #4
  411540:	ldrb	w3, [x3, #2]
  411544:	mov	x0, #0x3                   	// #3
  411548:	ubfiz	w1, w1, #6, #6
  41154c:	and	w3, w3, #0x3f
  411550:	orr	w4, w1, w4
  411554:	orr	w1, w4, w3
  411558:	str	w1, [x2]
  41155c:	ret
  411560:	mov	w1, #0xfffd                	// #65533
  411564:	mov	x0, #0x1                   	// #1
  411568:	str	w1, [x2]
  41156c:	ret
  411570:	ldrb	w1, [x3, #1]
  411574:	ubfiz	w4, w4, #18, #3
  411578:	ldrb	w5, [x3, #2]
  41157c:	mov	x0, #0x4                   	// #4
  411580:	ldrb	w6, [x3, #3]
  411584:	ubfiz	w1, w1, #12, #6
  411588:	ubfiz	w3, w5, #6, #6
  41158c:	and	w5, w6, #0x3f
  411590:	orr	w4, w1, w4
  411594:	orr	w1, w3, w5
  411598:	orr	w1, w4, w1
  41159c:	str	w1, [x2]
  4115a0:	ret
  4115a4:	nop
  4115a8:	mov	x11, x0
  4115ac:	mov	x10, x1
  4115b0:	mov	x12, x2
  4115b4:	mov	x8, x3
  4115b8:	stp	x29, x30, [sp, #-32]!
  4115bc:	sub	x1, x1, x2
  4115c0:	add	x0, x0, x2
  4115c4:	mov	x29, sp
  4115c8:	add	x2, sp, #0x1c
  4115cc:	bl	4114b8 <ferror@plt+0xff28>
  4115d0:	adrp	x1, 413000 <ferror@plt+0x11a70>
  4115d4:	ldr	w6, [sp, #28]
  4115d8:	ldr	x7, [x1, #3336]
  4115dc:	cbz	x7, 41160c <ferror@plt+0x1007c>
  4115e0:	adrp	x1, 413000 <ferror@plt+0x11a70>
  4115e4:	mov	x4, #0x0                   	// #0
  4115e8:	add	x1, x1, #0xd10
  4115ec:	b	4115fc <ferror@plt+0x1006c>
  4115f0:	b.eq	4116c8 <ferror@plt+0x10138>  // b.none
  4115f4:	cmp	x4, x7
  4115f8:	b.eq	41160c <ferror@plt+0x1007c>  // b.none
  4115fc:	ldr	w5, [x1, x4, lsl #2]
  411600:	add	x4, x4, #0x1
  411604:	cmp	w6, w5
  411608:	b.cs	4115f0 <ferror@plt+0x10060>  // b.hs, b.nlast
  41160c:	cbz	x8, 41165c <ferror@plt+0x100cc>
  411610:	adrp	x2, 415000 <ferror@plt+0x13a70>
  411614:	adrp	x4, 415000 <ferror@plt+0x13a70>
  411618:	mov	x1, #0x0                   	// #0
  41161c:	add	x4, x4, #0x780
  411620:	ldr	x5, [x2, #1912]
  411624:	cbnz	x5, 411644 <ferror@plt+0x100b4>
  411628:	b	411654 <ferror@plt+0x100c4>
  41162c:	ldr	w2, [x4, #4]
  411630:	add	x4, x4, #0x8
  411634:	cmp	w6, w2
  411638:	b.ls	4116d4 <ferror@plt+0x10144>  // b.plast
  41163c:	cmp	x1, x5
  411640:	b.eq	411654 <ferror@plt+0x100c4>  // b.none
  411644:	ldr	w2, [x4]
  411648:	add	x1, x1, #0x1
  41164c:	cmp	w6, w2
  411650:	b.cs	41162c <ferror@plt+0x1009c>  // b.hs, b.nlast
  411654:	mov	x1, #0x1                   	// #1
  411658:	str	x1, [x8]
  41165c:	add	x9, x12, x0
  411660:	cmp	x10, x9
  411664:	b.ls	4116b0 <ferror@plt+0x10120>  // b.plast
  411668:	adrp	x8, 413000 <ferror@plt+0x11a70>
  41166c:	add	x8, x8, #0xd10
  411670:	add	x2, sp, #0x1c
  411674:	sub	x1, x10, x9
  411678:	add	x0, x11, x9
  41167c:	bl	4114b8 <ferror@plt+0xff28>
  411680:	ldr	w5, [sp, #28]
  411684:	cbz	x7, 4116ac <ferror@plt+0x1011c>
  411688:	mov	x3, #0x0                   	// #0
  41168c:	b	41169c <ferror@plt+0x1010c>
  411690:	b.eq	4116b8 <ferror@plt+0x10128>  // b.none
  411694:	cmp	x7, x3
  411698:	b.eq	4116ac <ferror@plt+0x1011c>  // b.none
  41169c:	ldr	w4, [x8, x3, lsl #2]
  4116a0:	add	x3, x3, #0x1
  4116a4:	cmp	w5, w4
  4116a8:	b.cs	411690 <ferror@plt+0x10100>  // b.hs, b.nlast
  4116ac:	sub	x0, x9, x12
  4116b0:	ldp	x29, x30, [sp], #32
  4116b4:	ret
  4116b8:	add	x9, x9, x0
  4116bc:	cmp	x10, x9
  4116c0:	b.hi	411670 <ferror@plt+0x100e0>  // b.pmore
  4116c4:	b	4116ac <ferror@plt+0x1011c>
  4116c8:	mov	x0, #0x0                   	// #0
  4116cc:	ldp	x29, x30, [sp], #32
  4116d0:	ret
  4116d4:	mov	x1, #0x2                   	// #2
  4116d8:	str	x1, [x8]
  4116dc:	b	41165c <ferror@plt+0x100cc>
  4116e0:	cbz	x1, 4117dc <ferror@plt+0x1024c>
  4116e4:	mov	x12, #0x1020                	// #4128
  4116e8:	sub	sp, sp, x12
  4116ec:	add	x11, sp, #0x20
  4116f0:	mov	x3, #0x0                   	// #0
  4116f4:	mov	x13, #0x0                   	// #0
  4116f8:	mov	w12, #0x5b1b                	// #23323
  4116fc:	mov	w10, #0x6d                  	// #109
  411700:	stp	x29, x30, [sp]
  411704:	mov	x29, sp
  411708:	sub	x7, x1, x3
  41170c:	add	x8, x0, x3
  411710:	cmp	x7, #0x2
  411714:	b.ls	411770 <ferror@plt+0x101e0>  // b.plast
  411718:	ldrh	w2, [x0, x3]
  41171c:	cmp	w2, w12
  411720:	b.ne	411770 <ferror@plt+0x101e0>  // b.any
  411724:	sub	x9, x8, #0x1
  411728:	mov	x4, #0x2                   	// #2
  41172c:	nop
  411730:	add	x4, x4, #0x1
  411734:	ldrb	w2, [x9, x4]
  411738:	sub	w6, w2, #0x41
  41173c:	sub	w5, w2, #0x53
  411740:	cmp	w2, #0x49
  411744:	and	w6, w6, #0xff
  411748:	and	w5, w5, #0xff
  41174c:	ccmp	w6, #0xa, #0x2, ne  // ne = any
  411750:	b.ls	4117d4 <ferror@plt+0x10244>  // b.plast
  411754:	cmp	w5, #0x1
  411758:	b.ls	4117d4 <ferror@plt+0x10244>  // b.plast
  41175c:	cmp	w2, #0x66
  411760:	ccmp	w2, w10, #0x4, ne  // ne = any
  411764:	b.eq	4117d4 <ferror@plt+0x10244>  // b.none
  411768:	cmp	x7, x4
  41176c:	b.ne	411730 <ferror@plt+0x101a0>  // b.any
  411770:	ldrb	w2, [x8]
  411774:	add	x3, x3, #0x1
  411778:	strb	w2, [x11, x13]
  41177c:	add	x13, x13, #0x1
  411780:	cmp	x1, x3
  411784:	b.hi	411708 <ferror@plt+0x10178>  // b.pmore
  411788:	mov	x15, #0x0                   	// #0
  41178c:	cbz	x13, 4117c0 <ferror@plt+0x10230>
  411790:	mov	x14, #0x0                   	// #0
  411794:	nop
  411798:	mov	x2, x14
  41179c:	mov	x1, x13
  4117a0:	add	x3, sp, #0x18
  4117a4:	add	x0, sp, #0x20
  4117a8:	bl	4115a8 <ferror@plt+0x10018>
  4117ac:	add	x14, x14, x0
  4117b0:	ldr	x1, [sp, #24]
  4117b4:	cmp	x13, x14
  4117b8:	add	x15, x15, x1
  4117bc:	b.hi	411798 <ferror@plt+0x10208>  // b.pmore
  4117c0:	mov	x0, x15
  4117c4:	mov	x12, #0x1020                	// #4128
  4117c8:	ldp	x29, x30, [sp]
  4117cc:	add	sp, sp, x12
  4117d0:	ret
  4117d4:	add	x3, x3, x4
  4117d8:	b	411780 <ferror@plt+0x101f0>
  4117dc:	mov	x15, #0x0                   	// #0
  4117e0:	mov	x0, x15
  4117e4:	ret
  4117e8:	stp	x29, x30, [sp, #-32]!
  4117ec:	mov	w1, #0x2                   	// #2
  4117f0:	mov	x29, sp
  4117f4:	str	x19, [sp, #16]
  4117f8:	mov	x19, x0
  4117fc:	add	x2, x19, #0xb0
  411800:	mov	w0, #0x0                   	// #0
  411804:	bl	4014e0 <tcsetattr@plt>
  411808:	cmn	w0, #0x1
  41180c:	b.eq	411814 <ferror@plt+0x10284>  // b.none
  411810:	strb	wzr, [x19, #513]
  411814:	ldr	x19, [sp, #16]
  411818:	ldp	x29, x30, [sp], #32
  41181c:	ret
  411820:	stp	x29, x30, [sp, #-128]!
  411824:	adrp	x1, 416000 <ferror@plt+0x14a70>
  411828:	mov	x2, #0x4                   	// #4
  41182c:	mov	x29, sp
  411830:	add	x1, x1, #0x178
  411834:	mov	w0, #0x2                   	// #2
  411838:	bl	4013f0 <write@plt>
  41183c:	cmp	x0, #0x4
  411840:	mov	x0, #0xffffffffffffffff    	// #-1
  411844:	b.ne	4118fc <ferror@plt+0x1036c>  // b.any
  411848:	str	x21, [sp, #32]
  41184c:	add	x21, sp, #0x40
  411850:	stp	x19, x20, [sp, #16]
  411854:	mov	x19, x21
  411858:	mov	x20, #0x0                   	// #0
  41185c:	b	41187c <ferror@plt+0x102ec>
  411860:	ldrb	w0, [x19]
  411864:	add	x19, x19, #0x1
  411868:	cmp	w0, #0x52
  41186c:	b.eq	411894 <ferror@plt+0x10304>  // b.none
  411870:	add	x20, x20, #0x1
  411874:	cmp	x20, #0x3f
  411878:	b.eq	411894 <ferror@plt+0x10304>  // b.none
  41187c:	mov	x1, x19
  411880:	mov	x2, #0x1                   	// #1
  411884:	mov	w0, #0x0                   	// #0
  411888:	bl	4014d0 <read@plt>
  41188c:	cmp	x0, #0x1
  411890:	b.eq	411860 <ferror@plt+0x102d0>  // b.none
  411894:	strb	wzr, [x21, x20]
  411898:	ldrb	w0, [sp, #64]
  41189c:	cmp	w0, #0x1b
  4118a0:	b.ne	4118f0 <ferror@plt+0x10360>  // b.any
  4118a4:	ldrb	w0, [sp, #65]
  4118a8:	cmp	w0, #0x5b
  4118ac:	b.ne	4118f0 <ferror@plt+0x10360>  // b.any
  4118b0:	add	x0, x21, #0x2
  4118b4:	add	x3, sp, #0x30
  4118b8:	add	x2, sp, #0x38
  4118bc:	adrp	x1, 416000 <ferror@plt+0x14a70>
  4118c0:	add	x1, x1, #0x180
  4118c4:	bl	401510 <__isoc99_sscanf@plt>
  4118c8:	cmp	w0, #0x2
  4118cc:	b.ne	4118f0 <ferror@plt+0x10360>  // b.any
  4118d0:	ldr	x0, [sp, #48]
  4118d4:	mov	x1, #0xffff                	// #65535
  4118d8:	ldp	x19, x20, [sp, #16]
  4118dc:	cmp	x0, x1
  4118e0:	csel	x0, x0, xzr, ls  // ls = plast
  4118e4:	ldr	x21, [sp, #32]
  4118e8:	ldp	x29, x30, [sp], #128
  4118ec:	ret
  4118f0:	ldp	x19, x20, [sp, #16]
  4118f4:	mov	x0, #0xffffffffffffffff    	// #-1
  4118f8:	ldr	x21, [sp, #32]
  4118fc:	ldp	x29, x30, [sp], #128
  411900:	ret
  411904:	nop
  411908:	cbz	x1, 4119c8 <ferror@plt+0x10438>
  41190c:	stp	x29, x30, [sp, #-32]!
  411910:	mov	x7, x0
  411914:	adrp	x0, 413000 <ferror@plt+0x11a70>
  411918:	mov	x29, sp
  41191c:	ldr	x9, [x0, #3336]
  411920:	adrp	x10, 413000 <ferror@plt+0x11a70>
  411924:	mov	x11, x1
  411928:	mov	x8, x1
  41192c:	add	x10, x10, #0xd10
  411930:	sub	x2, x8, #0x1
  411934:	nop
  411938:	ldrb	w3, [x7, x2]
  41193c:	add	x0, x7, x2
  411940:	and	w3, w3, #0xc0
  411944:	cmp	w3, #0x80
  411948:	b.ne	4119b4 <ferror@plt+0x10424>  // b.any
  41194c:	sub	x2, x2, #0x1
  411950:	cmp	x8, x2
  411954:	b.hi	411938 <ferror@plt+0x103a8>  // b.pmore
  411958:	mov	x0, x7
  41195c:	mov	x1, x8
  411960:	mov	x8, #0x0                   	// #0
  411964:	add	x2, sp, #0x1c
  411968:	bl	4114b8 <ferror@plt+0xff28>
  41196c:	ldr	w0, [sp, #28]
  411970:	cbz	x9, 411998 <ferror@plt+0x10408>
  411974:	mov	x2, #0x0                   	// #0
  411978:	b	411988 <ferror@plt+0x103f8>
  41197c:	b.eq	4119a4 <ferror@plt+0x10414>  // b.none
  411980:	cmp	x2, x9
  411984:	b.eq	411998 <ferror@plt+0x10408>  // b.none
  411988:	ldr	w3, [x10, x2, lsl #2]
  41198c:	add	x2, x2, #0x1
  411990:	cmp	w0, w3
  411994:	b.cs	41197c <ferror@plt+0x103ec>  // b.hs, b.nlast
  411998:	sub	x0, x11, x8
  41199c:	ldp	x29, x30, [sp], #32
  4119a0:	ret
  4119a4:	cbnz	x8, 411930 <ferror@plt+0x103a0>
  4119a8:	mov	x0, #0x0                   	// #0
  4119ac:	ldp	x29, x30, [sp], #32
  4119b0:	ret
  4119b4:	cmp	x8, x2
  4119b8:	b.ls	4119d0 <ferror@plt+0x10440>  // b.plast
  4119bc:	sub	x1, x8, x2
  4119c0:	mov	x8, x2
  4119c4:	b	411964 <ferror@plt+0x103d4>
  4119c8:	mov	x0, #0x0                   	// #0
  4119cc:	ret
  4119d0:	mov	x1, x8
  4119d4:	mov	x0, x7
  4119d8:	mov	x8, #0x0                   	// #0
  4119dc:	b	411964 <ferror@plt+0x103d4>
  4119e0:	stp	x29, x30, [sp, #-144]!
  4119e4:	mov	x29, sp
  4119e8:	stp	x19, x20, [sp, #16]
  4119ec:	ldp	x20, x19, [x0]
  4119f0:	stp	x21, x22, [sp, #32]
  4119f4:	mov	x22, x0
  4119f8:	ldr	x21, [x0, #144]
  4119fc:	str	x23, [sp, #48]
  411a00:	sub	x19, x19, #0x1
  411a04:	nop
  411a08:	ldr	x15, [x22, #136]
  411a0c:	cbz	x21, 411a44 <ferror@plt+0x104b4>
  411a10:	mov	x14, #0x0                   	// #0
  411a14:	mov	x13, #0x0                   	// #0
  411a18:	mov	x2, x13
  411a1c:	mov	x1, x19
  411a20:	add	x3, sp, #0x50
  411a24:	mov	x0, x20
  411a28:	bl	4115a8 <ferror@plt+0x10018>
  411a2c:	add	x13, x13, x0
  411a30:	ldr	x1, [sp, #80]
  411a34:	cmp	x21, x13
  411a38:	add	x14, x14, x1
  411a3c:	b.hi	411a18 <ferror@plt+0x10488>  // b.pmore
  411a40:	add	x15, x15, x14
  411a44:	ldr	x0, [x22, #160]
  411a48:	cmp	x0, x15
  411a4c:	b.hi	411a94 <ferror@plt+0x10504>  // b.pmore
  411a50:	mov	x1, x19
  411a54:	mov	x0, x20
  411a58:	mov	x3, #0x0                   	// #0
  411a5c:	mov	x2, #0x0                   	// #0
  411a60:	bl	4115a8 <ferror@plt+0x10018>
  411a64:	add	x20, x20, x0
  411a68:	sub	x19, x19, x0
  411a6c:	sub	x21, x21, x0
  411a70:	b	411a08 <ferror@plt+0x10478>
  411a74:	add	x15, x15, x14
  411a78:	ldr	x0, [x22, #160]
  411a7c:	cmp	x0, x15
  411a80:	b.cs	411ad4 <ferror@plt+0x10544>  // b.hs, b.nlast
  411a84:	mov	x1, x19
  411a88:	mov	x0, x20
  411a8c:	bl	411908 <ferror@plt+0x10378>
  411a90:	sub	x19, x19, x0
  411a94:	ldr	x15, [x22, #136]
  411a98:	cbz	x19, 411a78 <ferror@plt+0x104e8>
  411a9c:	mov	x14, #0x0                   	// #0
  411aa0:	mov	x13, #0x0                   	// #0
  411aa4:	nop
  411aa8:	mov	x2, x13
  411aac:	mov	x1, x19
  411ab0:	add	x3, sp, #0x50
  411ab4:	mov	x0, x20
  411ab8:	bl	4115a8 <ferror@plt+0x10018>
  411abc:	add	x13, x13, x0
  411ac0:	ldr	x1, [sp, #80]
  411ac4:	cmp	x19, x13
  411ac8:	add	x14, x14, x1
  411acc:	b.hi	411aa8 <ferror@plt+0x10518>  // b.pmore
  411ad0:	b	411a74 <ferror@plt+0x104e4>
  411ad4:	mov	w3, #0xd                   	// #13
  411ad8:	add	x23, x22, #0x50
  411adc:	mov	x0, x23
  411ae0:	mov	x1, #0x1                   	// #1
  411ae4:	add	x2, sp, #0x50
  411ae8:	strh	w3, [sp, #80]
  411aec:	bl	401aa8 <ferror@plt+0x518>
  411af0:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  411af4:	ldr	x0, [x0, #584]
  411af8:	ldrh	w1, [x0, #1138]
  411afc:	tbnz	w1, #7, 411b08 <ferror@plt+0x10578>
  411b00:	ldrb	w0, [x0, #1141]
  411b04:	cbnz	w0, 411bdc <ferror@plt+0x1064c>
  411b08:	mov	x1, x20
  411b0c:	mov	x0, x23
  411b10:	bl	401b50 <ferror@plt+0x5c0>
  411b14:	adrp	x2, 416000 <ferror@plt+0x14a70>
  411b18:	add	x2, x2, #0x188
  411b1c:	add	x1, sp, #0x50
  411b20:	mov	x0, x23
  411b24:	ldr	w3, [x2]
  411b28:	ldrb	w2, [x2, #4]
  411b2c:	str	w3, [sp, #80]
  411b30:	strb	w2, [sp, #84]
  411b34:	bl	401b50 <ferror@plt+0x5c0>
  411b38:	mov	x14, #0x0                   	// #0
  411b3c:	cbz	x21, 411b70 <ferror@plt+0x105e0>
  411b40:	mov	x13, #0x0                   	// #0
  411b44:	nop
  411b48:	mov	x2, x13
  411b4c:	mov	x1, x19
  411b50:	add	x3, sp, #0x48
  411b54:	mov	x0, x20
  411b58:	bl	4115a8 <ferror@plt+0x10018>
  411b5c:	add	x13, x13, x0
  411b60:	ldr	x1, [sp, #72]
  411b64:	cmp	x21, x13
  411b68:	add	x14, x14, x1
  411b6c:	b.hi	411b48 <ferror@plt+0x105b8>  // b.pmore
  411b70:	ldr	x3, [x22, #136]
  411b74:	adds	x3, x14, x3
  411b78:	b.ne	411bf4 <ferror@plt+0x10664>  // b.any
  411b7c:	ldr	x2, [x22, #88]
  411b80:	cbnz	x2, 411b9c <ferror@plt+0x1060c>
  411b84:	mov	w0, #0x0                   	// #0
  411b88:	ldp	x19, x20, [sp, #16]
  411b8c:	ldp	x21, x22, [sp, #32]
  411b90:	ldr	x23, [sp, #48]
  411b94:	ldp	x29, x30, [sp], #144
  411b98:	ret
  411b9c:	ldr	x1, [x22, #80]
  411ba0:	sub	x2, x2, #0x1
  411ba4:	mov	w0, #0x2                   	// #2
  411ba8:	bl	4013f0 <write@plt>
  411bac:	ldr	x1, [x22, #88]
  411bb0:	sub	x1, x1, #0x1
  411bb4:	cmp	x0, x1
  411bb8:	b.eq	411b84 <ferror@plt+0x105f4>  // b.none
  411bbc:	mov	x1, #0x0                   	// #0
  411bc0:	mov	w0, #0x5                   	// #5
  411bc4:	bl	402680 <ferror@plt+0x10f0>
  411bc8:	ldp	x19, x20, [sp, #16]
  411bcc:	ldp	x21, x22, [sp, #32]
  411bd0:	ldr	x23, [sp, #48]
  411bd4:	ldp	x29, x30, [sp], #144
  411bd8:	ret
  411bdc:	tst	w1, #0x6
  411be0:	b.ne	411b08 <ferror@plt+0x10578>  // b.any
  411be4:	ldr	x1, [x22, #120]
  411be8:	mov	x0, x23
  411bec:	bl	401b50 <ferror@plt+0x5c0>
  411bf0:	b	411b08 <ferror@plt+0x10578>
  411bf4:	adrp	x2, 416000 <ferror@plt+0x14a70>
  411bf8:	add	x2, x2, #0x190
  411bfc:	add	x0, sp, #0x50
  411c00:	mov	x1, #0x40                  	// #64
  411c04:	bl	4012b0 <snprintf@plt>
  411c08:	add	x1, sp, #0x50
  411c0c:	mov	x0, x23
  411c10:	bl	401b50 <ferror@plt+0x5c0>
  411c14:	b	411b7c <ferror@plt+0x105ec>
  411c18:	ldr	x1, [x0, #144]
  411c1c:	cbnz	x1, 411c28 <ferror@plt+0x10698>
  411c20:	mov	w0, #0x0                   	// #0
  411c24:	ret
  411c28:	stp	x29, x30, [sp, #-16]!
  411c2c:	mov	x12, x0
  411c30:	mov	x29, sp
  411c34:	ldr	x0, [x0]
  411c38:	bl	411908 <ferror@plt+0x10378>
  411c3c:	mov	x2, x0
  411c40:	ldr	x1, [x12, #144]
  411c44:	mov	x0, x12
  411c48:	sub	x1, x1, x2
  411c4c:	str	x1, [x12, #144]
  411c50:	ldp	x29, x30, [sp], #16
  411c54:	b	4119e0 <ferror@plt+0x10450>
  411c58:	ldr	x1, [x0, #8]
  411c5c:	ldr	x2, [x0, #144]
  411c60:	sub	x1, x1, #0x1
  411c64:	cmp	x2, x1
  411c68:	b.eq	411ca0 <ferror@plt+0x10710>  // b.none
  411c6c:	stp	x29, x30, [sp, #-16]!
  411c70:	mov	x13, x0
  411c74:	mov	x3, #0x0                   	// #0
  411c78:	mov	x29, sp
  411c7c:	ldr	x0, [x0]
  411c80:	bl	4115a8 <ferror@plt+0x10018>
  411c84:	mov	x2, x0
  411c88:	ldr	x1, [x13, #144]
  411c8c:	mov	x0, x13
  411c90:	add	x1, x1, x2
  411c94:	str	x1, [x13, #144]
  411c98:	ldp	x29, x30, [sp], #16
  411c9c:	b	4119e0 <ferror@plt+0x10450>
  411ca0:	mov	w0, #0x0                   	// #0
  411ca4:	ret
  411ca8:	stp	x29, x30, [sp, #-64]!
  411cac:	adrp	x2, 416000 <ferror@plt+0x14a70>
  411cb0:	add	x2, x2, #0x198
  411cb4:	mov	x29, sp
  411cb8:	stp	x19, x20, [sp, #16]
  411cbc:	mov	w20, w1
  411cc0:	ldrh	w4, [x2]
  411cc4:	ldrb	w2, [x2, #2]
  411cc8:	add	w3, w20, #0x40
  411ccc:	add	x1, sp, #0x38
  411cd0:	strh	w4, [sp, #56]
  411cd4:	mov	w4, #0xa                   	// #10
  411cd8:	str	x21, [sp, #32]
  411cdc:	mov	x21, x0
  411ce0:	strh	w4, [sp, #48]
  411ce4:	strb	w3, [sp, #57]
  411ce8:	strb	w2, [sp, #58]
  411cec:	bl	401b50 <ferror@plt+0x5c0>
  411cf0:	mov	x0, x21
  411cf4:	bl	4119e0 <ferror@plt+0x10450>
  411cf8:	mov	w19, w0
  411cfc:	cbz	w0, 411d14 <ferror@plt+0x10784>
  411d00:	mov	w0, w19
  411d04:	ldp	x19, x20, [sp, #16]
  411d08:	ldr	x21, [sp, #32]
  411d0c:	ldp	x29, x30, [sp], #64
  411d10:	ret
  411d14:	mov	x0, x21
  411d18:	mov	x1, #0x3                   	// #3
  411d1c:	bl	401930 <ferror@plt+0x3a0>
  411d20:	sub	w20, w20, #0x3
  411d24:	mov	x0, x21
  411d28:	mov	w1, #0x0                   	// #0
  411d2c:	bl	401a20 <ferror@plt+0x490>
  411d30:	cmp	w20, #0x1
  411d34:	b.ls	411d00 <ferror@plt+0x10770>  // b.plast
  411d38:	add	x1, sp, #0x30
  411d3c:	mov	x2, #0x1                   	// #1
  411d40:	mov	w0, #0x2                   	// #2
  411d44:	bl	4013f0 <write@plt>
  411d48:	cmp	x0, #0x1
  411d4c:	b.eq	411d74 <ferror@plt+0x107e4>  // b.none
  411d50:	mov	x1, #0x0                   	// #0
  411d54:	mov	w0, #0x5                   	// #5
  411d58:	bl	402680 <ferror@plt+0x10f0>
  411d5c:	mov	w19, w0
  411d60:	mov	w0, w19
  411d64:	ldp	x19, x20, [sp, #16]
  411d68:	ldr	x21, [sp, #32]
  411d6c:	ldp	x29, x30, [sp], #64
  411d70:	ret
  411d74:	mov	x0, x21
  411d78:	bl	4119e0 <ferror@plt+0x10450>
  411d7c:	mov	w19, w0
  411d80:	mov	w0, w19
  411d84:	ldp	x19, x20, [sp, #16]
  411d88:	ldr	x21, [sp, #32]
  411d8c:	ldp	x29, x30, [sp], #64
  411d90:	ret
  411d94:	nop
  411d98:	stp	x29, x30, [sp, #-32]!
  411d9c:	mov	x29, sp
  411da0:	ldp	x3, x2, [x0]
  411da4:	stp	x19, x20, [sp, #16]
  411da8:	mov	x20, x0
  411dac:	ldr	x19, [x0, #144]
  411db0:	sub	x2, x2, #0x1
  411db4:	add	x0, x3, x19
  411db8:	cmp	x19, x2
  411dbc:	mov	x1, x0
  411dc0:	b.cc	411dd8 <ferror@plt+0x10848>  // b.lo, b.ul, b.last
  411dc4:	b	411e0c <ferror@plt+0x1087c>
  411dc8:	add	x19, x19, #0x1
  411dcc:	add	x1, x3, x19
  411dd0:	cmp	x2, x19
  411dd4:	b.ls	411e0c <ferror@plt+0x1087c>  // b.plast
  411dd8:	ldrb	w4, [x3, x19]
  411ddc:	cmp	w4, #0x20
  411de0:	b.eq	411dc8 <ferror@plt+0x10838>  // b.none
  411de4:	cmp	x2, x19
  411de8:	b.ls	411e0c <ferror@plt+0x1087c>  // b.plast
  411dec:	nop
  411df0:	add	x19, x19, #0x1
  411df4:	cmp	x2, x19
  411df8:	add	x1, x3, x19
  411dfc:	b.ls	411e0c <ferror@plt+0x1087c>  // b.plast
  411e00:	ldrb	w4, [x3, x19]
  411e04:	cmp	w4, #0x20
  411e08:	b.ne	411df0 <ferror@plt+0x10860>  // b.any
  411e0c:	sub	x2, x2, x19
  411e10:	bl	401250 <memmove@plt>
  411e14:	ldr	x1, [x20, #8]
  411e18:	mov	x0, x20
  411e1c:	ldr	x2, [x20, #144]
  411e20:	add	x1, x1, x2
  411e24:	sub	x19, x1, x19
  411e28:	str	x19, [x20, #8]
  411e2c:	ldp	x19, x20, [sp, #16]
  411e30:	ldp	x29, x30, [sp], #32
  411e34:	b	4119e0 <ferror@plt+0x10450>
  411e38:	stp	x29, x30, [sp, #-64]!
  411e3c:	mov	x29, sp
  411e40:	stp	x19, x20, [sp, #16]
  411e44:	mov	x20, x0
  411e48:	mov	x19, x0
  411e4c:	ldr	x0, [x20], #40
  411e50:	str	x21, [sp, #32]
  411e54:	and	w21, w1, #0xff
  411e58:	bl	402970 <ferror@plt+0x13e0>
  411e5c:	mov	x4, x0
  411e60:	ldr	x1, [x19, #48]
  411e64:	mov	x0, x20
  411e68:	ldr	x3, [x19, #168]
  411e6c:	sub	x1, x1, #0x1
  411e70:	add	x2, sp, #0x38
  411e74:	str	x4, [sp, #56]
  411e78:	sub	x1, x1, x3
  411e7c:	bl	401c58 <ferror@plt+0x6c8>
  411e80:	ldr	x0, [x19, #168]
  411e84:	cmp	w21, #0x0
  411e88:	mov	x1, #0xffffffffffffffff    	// #-1
  411e8c:	cneg	x1, x1, ne  // ne = any
  411e90:	add	x0, x0, x1
  411e94:	str	x0, [x19, #168]
  411e98:	cmn	x0, #0x1
  411e9c:	b.eq	411f14 <ferror@plt+0x10984>  // b.none
  411ea0:	ldr	x1, [x19, #48]
  411ea4:	cmp	x0, x1
  411ea8:	sub	x1, x1, #0x1
  411eac:	b.cc	411ec8 <ferror@plt+0x10938>  // b.lo, b.ul, b.last
  411eb0:	str	x1, [x19, #168]
  411eb4:	mov	w0, #0x0                   	// #0
  411eb8:	ldp	x19, x20, [sp, #16]
  411ebc:	ldr	x21, [sp, #32]
  411ec0:	ldp	x29, x30, [sp], #64
  411ec4:	ret
  411ec8:	sub	x1, x1, x0
  411ecc:	mov	x0, x20
  411ed0:	bl	401ca8 <ferror@plt+0x718>
  411ed4:	ldr	x20, [x0]
  411ed8:	mov	x0, x20
  411edc:	bl	401260 <strlen@plt>
  411ee0:	mov	x2, x20
  411ee4:	mov	x1, x0
  411ee8:	mov	x0, x19
  411eec:	bl	401aa8 <ferror@plt+0x518>
  411ef0:	ldr	x1, [x19, #8]
  411ef4:	mov	x0, x19
  411ef8:	sub	x1, x1, #0x1
  411efc:	str	x1, [x19, #144]
  411f00:	bl	4119e0 <ferror@plt+0x10450>
  411f04:	ldp	x19, x20, [sp, #16]
  411f08:	ldr	x21, [sp, #32]
  411f0c:	ldp	x29, x30, [sp], #64
  411f10:	ret
  411f14:	str	xzr, [x19, #168]
  411f18:	mov	w0, #0x0                   	// #0
  411f1c:	ldp	x19, x20, [sp, #16]
  411f20:	ldr	x21, [sp, #32]
  411f24:	ldp	x29, x30, [sp], #64
  411f28:	ret
  411f2c:	nop
  411f30:	stp	x29, x30, [sp, #-48]!
  411f34:	mov	x29, sp
  411f38:	str	x21, [sp, #32]
  411f3c:	ldr	x21, [x0, #8]
  411f40:	subs	x21, x21, #0x1
  411f44:	b.eq	411fcc <ferror@plt+0x10a3c>  // b.none
  411f48:	stp	x19, x20, [sp, #16]
  411f4c:	mov	x20, x0
  411f50:	ldr	x19, [x0, #144]
  411f54:	cmp	x19, x21
  411f58:	b.cs	411fc8 <ferror@plt+0x10a38>  // b.hs, b.nlast
  411f5c:	bl	401440 <__ctype_b_loc@plt>
  411f60:	ldr	x2, [x20]
  411f64:	ldr	x0, [x0]
  411f68:	b	411f78 <ferror@plt+0x109e8>
  411f6c:	str	x19, [x20, #144]
  411f70:	cmp	x19, x21
  411f74:	b.cs	411fb4 <ferror@plt+0x10a24>  // b.hs, b.nlast
  411f78:	ldrb	w1, [x2, x19]
  411f7c:	add	x19, x19, #0x1
  411f80:	ldrh	w1, [x0, x1, lsl #1]
  411f84:	tbnz	w1, #13, 411f6c <ferror@plt+0x109dc>
  411f88:	ldr	x1, [x20, #144]
  411f8c:	cmp	x21, x1
  411f90:	b.hi	411fa4 <ferror@plt+0x10a14>  // b.pmore
  411f94:	b	411fb4 <ferror@plt+0x10a24>
  411f98:	str	x1, [x20, #144]
  411f9c:	cmp	x1, x21
  411fa0:	b.cs	411fb4 <ferror@plt+0x10a24>  // b.hs, b.nlast
  411fa4:	ldrb	w3, [x2, x1]
  411fa8:	add	x1, x1, #0x1
  411fac:	ldrh	w3, [x0, x3, lsl #1]
  411fb0:	tbz	w3, #13, 411f98 <ferror@plt+0x10a08>
  411fb4:	mov	x0, x20
  411fb8:	ldp	x19, x20, [sp, #16]
  411fbc:	ldr	x21, [sp, #32]
  411fc0:	ldp	x29, x30, [sp], #48
  411fc4:	b	4119e0 <ferror@plt+0x10450>
  411fc8:	ldp	x19, x20, [sp, #16]
  411fcc:	mov	w0, #0x0                   	// #0
  411fd0:	ldr	x21, [sp, #32]
  411fd4:	ldp	x29, x30, [sp], #48
  411fd8:	ret
  411fdc:	nop
  411fe0:	stp	x29, x30, [sp, #-32]!
  411fe4:	mov	x29, sp
  411fe8:	stp	x19, x20, [sp, #16]
  411fec:	mov	x20, x0
  411ff0:	ldr	x19, [x0, #144]
  411ff4:	cbz	x19, 412044 <ferror@plt+0x10ab4>
  411ff8:	bl	401440 <__ctype_b_loc@plt>
  411ffc:	ldr	x2, [x20]
  412000:	ldr	x0, [x0]
  412004:	b	412010 <ferror@plt+0x10a80>
  412008:	str	x19, [x20, #144]
  41200c:	cbz	x19, 412044 <ferror@plt+0x10ab4>
  412010:	sub	x19, x19, #0x1
  412014:	ldrb	w1, [x2, x19]
  412018:	ldrh	w1, [x0, x1, lsl #1]
  41201c:	tbnz	w1, #13, 412008 <ferror@plt+0x10a78>
  412020:	ldr	x1, [x20, #144]
  412024:	cbnz	x1, 412034 <ferror@plt+0x10aa4>
  412028:	b	412044 <ferror@plt+0x10ab4>
  41202c:	str	x1, [x20, #144]
  412030:	cbz	x1, 412044 <ferror@plt+0x10ab4>
  412034:	sub	x1, x1, #0x1
  412038:	ldrb	w3, [x2, x1]
  41203c:	ldrh	w3, [x0, x3, lsl #1]
  412040:	tbz	w3, #13, 41202c <ferror@plt+0x10a9c>
  412044:	mov	x0, x20
  412048:	ldp	x19, x20, [sp, #16]
  41204c:	ldp	x29, x30, [sp], #32
  412050:	b	4119e0 <ferror@plt+0x10450>
  412054:	nop
  412058:	stp	x29, x30, [sp, #-64]!
  41205c:	mov	x29, sp
  412060:	stp	x19, x20, [sp, #16]
  412064:	mov	x19, x0
  412068:	mov	x20, x2
  41206c:	ldr	x0, [x0, #8]
  412070:	stp	x21, x22, [sp, #32]
  412074:	mov	x21, x1
  412078:	mov	x1, x2
  41207c:	bl	402900 <ferror@plt+0x1370>
  412080:	mov	x1, x0
  412084:	mov	x0, x19
  412088:	bl	4018c8 <ferror@plt+0x338>
  41208c:	ldr	x2, [x19, #8]
  412090:	ldr	x1, [x19, #144]
  412094:	sub	x2, x2, #0x1
  412098:	cmp	x1, x2
  41209c:	b.eq	412108 <ferror@plt+0x10b78>  // b.none
  4120a0:	add	x3, x1, x20
  4120a4:	sub	x2, x2, x1
  4120a8:	ldr	x0, [x19]
  4120ac:	add	x1, x0, x1
  4120b0:	add	x0, x0, x3
  4120b4:	bl	401250 <memmove@plt>
  4120b8:	ldr	x3, [x19]
  4120bc:	mov	x2, x20
  4120c0:	ldr	x0, [x19, #144]
  4120c4:	mov	x1, x21
  4120c8:	add	x0, x3, x0
  4120cc:	bl	401240 <memcpy@plt>
  4120d0:	ldp	x3, x1, [x19]
  4120d4:	mov	x0, x19
  4120d8:	ldr	x2, [x19, #144]
  4120dc:	add	x1, x20, x1
  4120e0:	add	x20, x2, x20
  4120e4:	add	x3, x3, x1
  4120e8:	str	x1, [x19, #8]
  4120ec:	str	x20, [x19, #144]
  4120f0:	sturb	wzr, [x3, #-1]
  4120f4:	bl	4119e0 <ferror@plt+0x10450>
  4120f8:	ldp	x19, x20, [sp, #16]
  4120fc:	ldp	x21, x22, [sp, #32]
  412100:	ldp	x29, x30, [sp], #64
  412104:	ret
  412108:	mov	x0, x19
  41210c:	bl	401ca8 <ferror@plt+0x718>
  412110:	mov	x2, x20
  412114:	mov	x1, x21
  412118:	bl	401240 <memcpy@plt>
  41211c:	ldr	x2, [x19, #8]
  412120:	sub	x1, x20, #0x1
  412124:	ldr	x0, [x19, #144]
  412128:	add	x1, x2, x1
  41212c:	str	x1, [x19, #8]
  412130:	mov	w1, #0x0                   	// #0
  412134:	add	x0, x0, x20
  412138:	str	x0, [x19, #144]
  41213c:	mov	x0, x19
  412140:	bl	401a20 <ferror@plt+0x490>
  412144:	ldr	x18, [x19, #8]
  412148:	ldp	x0, x1, [x19, #120]
  41214c:	sub	x18, x18, #0x1
  412150:	bl	4116e0 <ferror@plt+0x10150>
  412154:	mov	x22, x0
  412158:	ldr	x15, [x19]
  41215c:	cbz	x18, 412194 <ferror@plt+0x10c04>
  412160:	mov	x14, #0x0                   	// #0
  412164:	mov	x13, #0x0                   	// #0
  412168:	mov	x2, x13
  41216c:	add	x3, sp, #0x38
  412170:	mov	x1, x18
  412174:	mov	x0, x15
  412178:	bl	4115a8 <ferror@plt+0x10018>
  41217c:	add	x13, x13, x0
  412180:	ldr	x2, [sp, #56]
  412184:	cmp	x18, x13
  412188:	add	x14, x14, x2
  41218c:	b.hi	412168 <ferror@plt+0x10bd8>  // b.pmore
  412190:	add	x22, x22, x14
  412194:	ldr	x0, [x19, #160]
  412198:	cmp	x22, x0
  41219c:	b.cs	4121d0 <ferror@plt+0x10c40>  // b.hs, b.nlast
  4121a0:	mov	x1, x21
  4121a4:	mov	x2, x20
  4121a8:	mov	w0, #0x2                   	// #2
  4121ac:	bl	4013f0 <write@plt>
  4121b0:	mov	x1, x0
  4121b4:	mov	w0, #0x0                   	// #0
  4121b8:	cmp	x1, x20
  4121bc:	b.eq	4120f8 <ferror@plt+0x10b68>  // b.none
  4121c0:	mov	x1, #0x0                   	// #0
  4121c4:	mov	w0, #0x5                   	// #5
  4121c8:	bl	402680 <ferror@plt+0x10f0>
  4121cc:	b	4120f8 <ferror@plt+0x10b68>
  4121d0:	mov	x0, x19
  4121d4:	bl	4119e0 <ferror@plt+0x10450>
  4121d8:	ldp	x19, x20, [sp, #16]
  4121dc:	ldp	x21, x22, [sp, #32]
  4121e0:	ldp	x29, x30, [sp], #64
  4121e4:	ret
  4121e8:	stp	x29, x30, [sp, #-64]!
  4121ec:	mov	x29, sp
  4121f0:	stp	x19, x20, [sp, #16]
  4121f4:	mov	x19, x0
  4121f8:	add	x20, x0, #0x28
  4121fc:	ldr	x0, [x0, #48]
  412200:	str	x1, [sp, #56]
  412204:	cbnz	x0, 412220 <ferror@plt+0x10c90>
  412208:	mov	x0, x20
  41220c:	add	x1, sp, #0x38
  412210:	bl	401a10 <ferror@plt+0x480>
  412214:	ldp	x19, x20, [sp, #16]
  412218:	ldp	x29, x30, [sp], #64
  41221c:	ret
  412220:	mov	x1, #0x0                   	// #0
  412224:	mov	x0, x20
  412228:	str	x21, [sp, #32]
  41222c:	bl	401cb8 <ferror@plt+0x728>
  412230:	ldr	x0, [x0]
  412234:	ldr	x21, [sp, #56]
  412238:	mov	x1, x21
  41223c:	bl	401430 <strcmp@plt>
  412240:	cbz	w0, 41226c <ferror@plt+0x10cdc>
  412244:	ldr	x0, [x19, #48]
  412248:	cmp	x0, #0x80
  41224c:	b.ne	412264 <ferror@plt+0x10cd4>  // b.any
  412250:	mov	x0, x20
  412254:	mov	x1, #0x0                   	// #0
  412258:	bl	401bf0 <ferror@plt+0x660>
  41225c:	ldr	x21, [sp, #32]
  412260:	b	412208 <ferror@plt+0x10c78>
  412264:	ldr	x21, [sp, #32]
  412268:	b	412208 <ferror@plt+0x10c78>
  41226c:	mov	x0, x21
  412270:	bl	401470 <free@plt>
  412274:	ldr	x21, [sp, #32]
  412278:	b	412214 <ferror@plt+0x10c84>
  41227c:	nop
  412280:	stp	x29, x30, [sp, #-128]!
  412284:	mov	x1, #0x5413                	// #21523
  412288:	mov	x29, sp
  41228c:	stp	x19, x20, [sp, #16]
  412290:	mov	x19, x0
  412294:	add	x2, sp, #0x38
  412298:	mov	w0, #0x2                   	// #2
  41229c:	stp	xzr, xzr, [x19, #144]
  4122a0:	str	xzr, [x19, #168]
  4122a4:	bl	401570 <ioctl@plt>
  4122a8:	cmn	w0, #0x1
  4122ac:	b.eq	4122b8 <ferror@plt+0x10d28>  // b.none
  4122b0:	ldrh	w0, [sp, #58]
  4122b4:	cbnz	w0, 412360 <ferror@plt+0x10dd0>
  4122b8:	str	x21, [sp, #32]
  4122bc:	bl	411820 <ferror@plt+0x10290>
  4122c0:	mov	x21, x0
  4122c4:	cmn	x0, #0x1
  4122c8:	b.eq	412398 <ferror@plt+0x10e08>  // b.none
  4122cc:	adrp	x1, 416000 <ferror@plt+0x14a70>
  4122d0:	mov	x2, #0x6                   	// #6
  4122d4:	add	x1, x1, #0x1a0
  4122d8:	mov	w0, #0x2                   	// #2
  4122dc:	bl	4013f0 <write@plt>
  4122e0:	cmp	x0, #0x6
  4122e4:	b.ne	412398 <ferror@plt+0x10e08>  // b.any
  4122e8:	bl	411820 <ferror@plt+0x10290>
  4122ec:	mov	x20, x0
  4122f0:	cmn	x0, #0x1
  4122f4:	b.eq	412398 <ferror@plt+0x10e08>  // b.none
  4122f8:	cmp	x21, x0
  4122fc:	b.cs	4123a8 <ferror@plt+0x10e18>  // b.hs, b.nlast
  412300:	sub	x3, x0, x21
  412304:	adrp	x2, 416000 <ferror@plt+0x14a70>
  412308:	add	x2, x2, #0x1a8
  41230c:	mov	x1, #0x40                  	// #64
  412310:	add	x0, sp, x1
  412314:	bl	4012b0 <snprintf@plt>
  412318:	add	x0, sp, #0x40
  41231c:	bl	401260 <strlen@plt>
  412320:	mov	x21, x0
  412324:	add	x1, sp, #0x40
  412328:	mov	x2, x21
  41232c:	mov	w0, #0x2                   	// #2
  412330:	bl	4013f0 <write@plt>
  412334:	cmp	x0, x21
  412338:	b.eq	4123a8 <ferror@plt+0x10e18>  // b.none
  41233c:	mov	x0, #0xffffffffffffffff    	// #-1
  412340:	str	x0, [x19, #160]
  412344:	mov	x1, #0x0                   	// #0
  412348:	mov	w0, #0x5                   	// #5
  41234c:	bl	402680 <ferror@plt+0x10f0>
  412350:	ldp	x19, x20, [sp, #16]
  412354:	ldr	x21, [sp, #32]
  412358:	ldp	x29, x30, [sp], #128
  41235c:	ret
  412360:	and	x20, x0, #0xffff
  412364:	str	x20, [x19, #160]
  412368:	adrp	x0, 413000 <ferror@plt+0x11a70>
  41236c:	add	x0, x0, #0x3c8
  412370:	bl	402970 <ferror@plt+0x13e0>
  412374:	mov	x1, x0
  412378:	mov	x0, x19
  41237c:	bl	4121e8 <ferror@plt+0x10c58>
  412380:	mov	x0, x19
  412384:	bl	401bb8 <ferror@plt+0x628>
  412388:	mov	w0, #0x0                   	// #0
  41238c:	ldp	x19, x20, [sp, #16]
  412390:	ldp	x29, x30, [sp], #128
  412394:	ret
  412398:	mov	x0, #0x50                  	// #80
  41239c:	ldr	x21, [sp, #32]
  4123a0:	str	x0, [x19, #160]
  4123a4:	b	412368 <ferror@plt+0x10dd8>
  4123a8:	ldr	x21, [sp, #32]
  4123ac:	b	412364 <ferror@plt+0x10dd4>
  4123b0:	stp	x29, x30, [sp, #-176]!
  4123b4:	mov	x29, sp
  4123b8:	stp	x21, x22, [sp, #32]
  4123bc:	adrp	x21, 42c000 <ferror@plt+0x2aa70>
  4123c0:	mov	x22, x2
  4123c4:	ldr	x3, [x21, #584]
  4123c8:	stp	x19, x20, [sp, #16]
  4123cc:	mov	x19, x0
  4123d0:	stp	x23, x24, [sp, #48]
  4123d4:	mov	x20, x1
  4123d8:	ldrh	w0, [x3, #1138]
  4123dc:	tbz	w0, #8, 4123e8 <ferror@plt+0x10e58>
  4123e0:	ldrb	w0, [x3, #1778]
  4123e4:	cbz	w0, 412410 <ferror@plt+0x10e80>
  4123e8:	mov	x1, x22
  4123ec:	mov	x0, x20
  4123f0:	bl	403f20 <ferror@plt+0x2990>
  4123f4:	mov	w23, w0
  4123f8:	mov	w0, w23
  4123fc:	ldp	x19, x20, [sp, #16]
  412400:	ldp	x21, x22, [sp, #32]
  412404:	ldp	x23, x24, [sp, #48]
  412408:	ldp	x29, x30, [sp], #176
  41240c:	ret
  412410:	ldrb	w0, [x19, #513]
  412414:	cbz	w0, 4124d0 <ferror@plt+0x10f40>
  412418:	mov	x0, x19
  41241c:	bl	412280 <ferror@plt+0x10cf0>
  412420:	mov	w23, w0
  412424:	cbnz	w0, 412588 <ferror@plt+0x10ff8>
  412428:	ldr	x0, [x21, #584]
  41242c:	ldrh	w1, [x0, #1138]
  412430:	tbz	w1, #7, 412644 <ferror@plt+0x110b4>
  412434:	adrp	x22, 416000 <ferror@plt+0x14a70>
  412438:	add	x22, x22, #0x1c0
  41243c:	nop
  412440:	add	x1, sp, #0x70
  412444:	mov	x2, #0x1                   	// #1
  412448:	mov	w0, #0x0                   	// #0
  41244c:	str	wzr, [sp, #100]
  412450:	bl	4014d0 <read@plt>
  412454:	cmp	x0, #0x0
  412458:	b.le	412580 <ferror@plt+0x10ff0>
  41245c:	ldrb	w0, [sp, #112]
  412460:	tbz	w0, #7, 412630 <ferror@plt+0x110a0>
  412464:	and	w1, w0, #0xe0
  412468:	cmp	w1, #0xc0
  41246c:	b.eq	412614 <ferror@plt+0x11084>  // b.none
  412470:	and	w1, w0, #0xf0
  412474:	mov	x2, #0x2                   	// #2
  412478:	cmp	w1, #0xe0
  41247c:	b.eq	41256c <ferror@plt+0x10fdc>  // b.none
  412480:	and	w0, w0, #0xf8
  412484:	cmp	w0, #0xf0
  412488:	b.eq	412568 <ferror@plt+0x10fd8>  // b.none
  41248c:	mov	x1, #0x0                   	// #0
  412490:	mov	w0, #0x5                   	// #5
  412494:	bl	402680 <ferror@plt+0x10f0>
  412498:	cbnz	w0, 4124c8 <ferror@plt+0x10f38>
  41249c:	mov	x0, #0x0                   	// #0
  4124a0:	ldr	w1, [sp, #100]
  4124a4:	sub	w3, w1, #0x1
  4124a8:	cmp	w3, #0x7e
  4124ac:	b.ls	412558 <ferror@plt+0x10fc8>  // b.plast
  4124b0:	cmp	w3, #0x19
  4124b4:	b.hi	4126a4 <ferror@plt+0x11114>  // b.pmore
  4124b8:	mov	x0, x19
  4124bc:	bl	411ca8 <ferror@plt+0x10718>
  4124c0:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  4124c4:	nop
  4124c8:	mov	w23, w0
  4124cc:	b	412588 <ferror@plt+0x10ff8>
  4124d0:	add	x23, x19, #0xb0
  4124d4:	mov	x1, x23
  4124d8:	bl	4012c0 <tcgetattr@plt>
  4124dc:	cmn	w0, #0x1
  4124e0:	b.eq	412b2c <ferror@plt+0x1159c>  // b.none
  4124e4:	ldp	x2, x0, [x19, #176]
  4124e8:	str	x0, [sp, #120]
  4124ec:	ldp	x6, x7, [x23, #32]
  4124f0:	mov	w10, #0xffff7ff4            	// #-32780
  4124f4:	ldp	w4, w3, [sp, #120]
  4124f8:	mov	w5, #0xfffffacd            	// #-1331
  4124fc:	ldr	w8, [x23, #56]
  412500:	and	w5, w5, w2
  412504:	ldp	x0, x1, [x23, #16]
  412508:	and	w3, w3, w10
  41250c:	ldr	x9, [x23, #48]
  412510:	orr	w4, w4, #0x30
  412514:	mov	w10, #0x100                 	// #256
  412518:	str	x2, [sp, #112]
  41251c:	stp	x0, x1, [sp, #128]
  412520:	add	x2, sp, #0x70
  412524:	mov	w1, #0x2                   	// #2
  412528:	mov	w0, #0x0                   	// #0
  41252c:	str	w5, [sp, #112]
  412530:	stp	w4, w3, [sp, #120]
  412534:	strh	w10, [sp, #134]
  412538:	stp	x6, x7, [sp, #144]
  41253c:	str	x9, [sp, #160]
  412540:	str	w8, [sp, #168]
  412544:	bl	4014e0 <tcsetattr@plt>
  412548:	tbnz	w0, #31, 412b2c <ferror@plt+0x1159c>
  41254c:	mov	w0, #0x1                   	// #1
  412550:	strb	w0, [x19, #513]
  412554:	b	412418 <ferror@plt+0x10e88>
  412558:	ldrh	w2, [x22, w3, uxtw #1]
  41255c:	adr	x4, 412568 <ferror@plt+0x10fd8>
  412560:	add	x2, x4, w2, sxth #2
  412564:	br	x2
  412568:	mov	x2, #0x3                   	// #3
  41256c:	add	x1, sp, #0x71
  412570:	mov	w0, #0x0                   	// #0
  412574:	bl	4014d0 <read@plt>
  412578:	cmp	x0, #0x0
  41257c:	b.gt	412630 <ferror@plt+0x110a0>
  412580:	cbnz	x0, 41248c <ferror@plt+0x10efc>
  412584:	mov	w23, #0x5                   	// #5
  412588:	add	x5, x19, #0x180
  41258c:	add	x4, x19, #0x170
  412590:	add	x1, x19, #0xf0
  412594:	mov	x3, #0x0                   	// #0
  412598:	mov	x2, #0x0                   	// #0
  41259c:	mov	w0, #0x1                   	// #1
  4125a0:	bl	401370 <pselect@plt>
  4125a4:	cmp	w0, #0x0
  4125a8:	b.le	412b44 <ferror@plt+0x115b4>
  4125ac:	mov	w0, #0x1                   	// #1
  4125b0:	strb	w0, [x19, #512]
  4125b4:	cbz	w23, 412af8 <ferror@plt+0x11568>
  4125b8:	cmp	w23, #0x0
  4125bc:	ccmp	w23, #0x5, #0x4, ne  // ne = any
  4125c0:	b.ne	4123f8 <ferror@plt+0x10e68>  // b.any
  4125c4:	adrp	x21, 412000 <ferror@plt+0x10a70>
  4125c8:	add	x21, x21, #0xf28
  4125cc:	ldp	x2, x1, [x19]
  4125d0:	mov	x0, x20
  4125d4:	sub	x1, x1, #0x1
  4125d8:	bl	401aa8 <ferror@plt+0x518>
  4125dc:	ldr	x0, [x19]
  4125e0:	bl	402970 <ferror@plt+0x13e0>
  4125e4:	mov	x1, x0
  4125e8:	mov	x0, x19
  4125ec:	bl	4121e8 <ferror@plt+0x10c58>
  4125f0:	mov	x1, x21
  4125f4:	mov	x0, x20
  4125f8:	bl	401b50 <ferror@plt+0x5c0>
  4125fc:	mov	w0, w23
  412600:	ldp	x19, x20, [sp, #16]
  412604:	ldp	x21, x22, [sp, #32]
  412608:	ldp	x23, x24, [sp, #48]
  41260c:	ldp	x29, x30, [sp], #176
  412610:	ret
  412614:	add	x0, sp, #0x70
  412618:	mov	x2, #0x1                   	// #1
  41261c:	add	x1, x0, x2
  412620:	mov	w0, #0x0                   	// #0
  412624:	bl	4014d0 <read@plt>
  412628:	cmp	x0, #0x0
  41262c:	b.le	412580 <ferror@plt+0x10ff0>
  412630:	add	x2, sp, #0x64
  412634:	add	x0, sp, #0x70
  412638:	mov	x1, #0x20                  	// #32
  41263c:	bl	4114b8 <ferror@plt+0xff28>
  412640:	b	4124a0 <ferror@plt+0x10f10>
  412644:	ldrb	w0, [x0, #1141]
  412648:	cbz	w0, 412434 <ferror@plt+0x10ea4>
  41264c:	tst	w1, #0x6
  412650:	b.ne	412434 <ferror@plt+0x10ea4>  // b.any
  412654:	str	x22, [x19, #120]
  412658:	mov	x0, x22
  41265c:	bl	401260 <strlen@plt>
  412660:	mov	x1, x0
  412664:	str	x1, [x19, #128]
  412668:	mov	x0, x22
  41266c:	bl	4116e0 <ferror@plt+0x10150>
  412670:	str	x0, [x19, #136]
  412674:	ldr	x2, [x19, #128]
  412678:	mov	x1, x22
  41267c:	mov	w0, #0x2                   	// #2
  412680:	bl	4013f0 <write@plt>
  412684:	ldr	x1, [x19, #128]
  412688:	cmp	x0, x1
  41268c:	b.eq	412434 <ferror@plt+0x10ea4>  // b.none
  412690:	mov	x1, #0x0                   	// #0
  412694:	mov	w0, #0x5                   	// #5
  412698:	bl	402680 <ferror@plt+0x10f0>
  41269c:	mov	w23, w0
  4126a0:	b	412588 <ferror@plt+0x10ff8>
  4126a4:	mov	x2, x0
  4126a8:	add	x1, sp, #0x70
  4126ac:	mov	x0, x19
  4126b0:	bl	412058 <ferror@plt+0x10ac8>
  4126b4:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  4126b8:	b	4124c8 <ferror@plt+0x10f38>
  4126bc:	add	x0, x19, #0x28
  4126c0:	mov	x1, #0x1                   	// #1
  4126c4:	bl	401930 <ferror@plt+0x3a0>
  4126c8:	b	412588 <ferror@plt+0x10ff8>
  4126cc:	ldr	x1, [x19, #144]
  4126d0:	cbz	x1, 412440 <ferror@plt+0x10eb0>
  4126d4:	ldr	x0, [x19, #8]
  4126d8:	subs	x12, x0, #0x1
  4126dc:	b.eq	412440 <ferror@plt+0x10eb0>  // b.none
  4126e0:	ldr	x0, [x19]
  4126e4:	bl	411908 <ferror@plt+0x10378>
  4126e8:	mov	x24, x0
  4126ec:	ldr	x3, [x19]
  4126f0:	ldr	x1, [x19, #144]
  4126f4:	sub	x0, x1, x0
  4126f8:	sub	x2, x12, x1
  4126fc:	add	x0, x3, x0
  412700:	add	x1, x3, x1
  412704:	bl	401250 <memmove@plt>
  412708:	ldp	x2, x1, [x19]
  41270c:	mov	x0, x19
  412710:	ldr	x3, [x19, #144]
  412714:	sub	x1, x1, x24
  412718:	sub	x24, x3, x24
  41271c:	add	x2, x2, x1
  412720:	str	x1, [x19, #8]
  412724:	str	x24, [x19, #144]
  412728:	sturb	wzr, [x2, #-1]
  41272c:	bl	4119e0 <ferror@plt+0x10450>
  412730:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  412734:	b	4124c8 <ferror@plt+0x10f38>
  412738:	mov	x0, x19
  41273c:	bl	411c58 <ferror@plt+0x106c8>
  412740:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  412744:	b	4124c8 <ferror@plt+0x10f38>
  412748:	cmp	w24, #0x48
  41274c:	b.eq	4127a8 <ferror@plt+0x11218>  // b.none
  412750:	cmp	w24, #0x64
  412754:	b.eq	4128f0 <ferror@plt+0x11360>  // b.none
  412758:	cmp	w24, #0x46
  41275c:	b.ne	412440 <ferror@plt+0x10eb0>  // b.any
  412760:	ldr	x0, [x19, #8]
  412764:	ldr	x1, [x19, #144]
  412768:	sub	x0, x0, #0x1
  41276c:	cmp	x1, x0
  412770:	b.eq	412440 <ferror@plt+0x10eb0>  // b.none
  412774:	str	x0, [x19, #144]
  412778:	mov	x0, x19
  41277c:	bl	4119e0 <ferror@plt+0x10450>
  412780:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  412784:	b	4124c8 <ferror@plt+0x10f38>
  412788:	mov	x0, x19
  41278c:	bl	411c18 <ferror@plt+0x10688>
  412790:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  412794:	b	4124c8 <ferror@plt+0x10f38>
  412798:	cmp	w0, #0x46
  41279c:	b.eq	412760 <ferror@plt+0x111d0>  // b.none
  4127a0:	cmp	w0, #0x48
  4127a4:	b.ne	412440 <ferror@plt+0x10eb0>  // b.any
  4127a8:	ldr	x0, [x19, #144]
  4127ac:	cbz	x0, 412440 <ferror@plt+0x10eb0>
  4127b0:	str	xzr, [x19, #144]
  4127b4:	mov	x0, x19
  4127b8:	bl	4119e0 <ferror@plt+0x10450>
  4127bc:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  4127c0:	b	4124c8 <ferror@plt+0x10f38>
  4127c4:	ldrb	w24, [sp, #105]
  4127c8:	sub	w0, w24, #0x30
  4127cc:	and	w0, w0, #0xff
  4127d0:	cmp	w0, #0x9
  4127d4:	b.ls	412be8 <ferror@plt+0x11658>  // b.plast
  4127d8:	cmp	w24, #0x44
  4127dc:	b.eq	412788 <ferror@plt+0x111f8>  // b.none
  4127e0:	b.hi	412748 <ferror@plt+0x111b8>  // b.pmore
  4127e4:	cmp	w24, #0x42
  4127e8:	b.eq	41281c <ferror@plt+0x1128c>  // b.none
  4127ec:	cmp	w24, #0x43
  4127f0:	b.eq	412738 <ferror@plt+0x111a8>  // b.none
  4127f4:	cmp	w24, #0x41
  4127f8:	b.ne	412440 <ferror@plt+0x10eb0>  // b.any
  4127fc:	ldr	x0, [x19, #48]
  412800:	cmp	x0, #0x1
  412804:	b.ls	412440 <ferror@plt+0x10eb0>  // b.plast
  412808:	mov	x0, x19
  41280c:	mov	w1, #0x1                   	// #1
  412810:	bl	411e38 <ferror@plt+0x108a8>
  412814:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  412818:	b	4124c8 <ferror@plt+0x10f38>
  41281c:	ldr	x0, [x19, #48]
  412820:	cmp	x0, #0x1
  412824:	b.ls	412440 <ferror@plt+0x10eb0>  // b.plast
  412828:	mov	x0, x19
  41282c:	mov	w1, #0x0                   	// #0
  412830:	bl	411e38 <ferror@plt+0x108a8>
  412834:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  412838:	b	4124c8 <ferror@plt+0x10f38>
  41283c:	mov	x0, x19
  412840:	adrp	x2, 413000 <ferror@plt+0x11a70>
  412844:	mov	x1, #0x0                   	// #0
  412848:	add	x2, x2, #0x3c8
  41284c:	bl	401aa8 <ferror@plt+0x518>
  412850:	b	4127b0 <ferror@plt+0x11220>
  412854:	ldr	x0, [x19]
  412858:	stp	x25, x26, [sp, #64]
  41285c:	ldr	x1, [x19, #144]
  412860:	bl	411908 <ferror@plt+0x10378>
  412864:	mov	x24, x0
  412868:	ldp	x0, x1, [x19]
  41286c:	mov	x3, #0x0                   	// #0
  412870:	ldr	x2, [x19, #144]
  412874:	sub	x1, x1, #0x1
  412878:	bl	4115a8 <ferror@plt+0x10018>
  41287c:	mov	x25, x0
  412880:	cbz	x24, 4128a4 <ferror@plt+0x11314>
  412884:	ldr	x0, [x19, #8]
  412888:	ldr	x26, [x19, #144]
  41288c:	sub	x0, x0, #0x1
  412890:	cmp	x26, x0
  412894:	b.eq	4128a4 <ferror@plt+0x11314>  // b.none
  412898:	cmp	x24, #0x4
  41289c:	ccmp	x25, #0x4, #0x2, ls  // ls = plast
  4128a0:	b.ls	412a80 <ferror@plt+0x114f0>  // b.plast
  4128a4:	ldp	x25, x26, [sp, #64]
  4128a8:	b	412440 <ferror@plt+0x10eb0>
  4128ac:	add	x1, sp, #0x68
  4128b0:	mov	x2, #0x1                   	// #1
  4128b4:	mov	w0, #0x0                   	// #0
  4128b8:	bl	4014d0 <read@plt>
  4128bc:	cmn	x0, #0x1
  4128c0:	b.eq	412440 <ferror@plt+0x10eb0>  // b.none
  4128c4:	ldrb	w24, [sp, #104]
  4128c8:	mov	w0, #0x4f                  	// #79
  4128cc:	cmp	w24, #0x5b
  4128d0:	ccmp	w24, w0, #0x4, ne  // ne = any
  4128d4:	b.eq	412b90 <ferror@plt+0x11600>  // b.none
  4128d8:	cmp	w24, #0x66
  4128dc:	b.eq	412c90 <ferror@plt+0x11700>  // b.none
  4128e0:	cmp	w24, #0x62
  4128e4:	b.eq	412c4c <ferror@plt+0x116bc>  // b.none
  4128e8:	cmp	w24, #0x64
  4128ec:	b.ne	412440 <ferror@plt+0x10eb0>  // b.any
  4128f0:	mov	x0, x19
  4128f4:	bl	411d98 <ferror@plt+0x10808>
  4128f8:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  4128fc:	b	4124c8 <ferror@plt+0x10f38>
  412900:	stp	x25, x26, [sp, #64]
  412904:	ldr	x25, [x19, #144]
  412908:	ldr	x1, [x19]
  41290c:	mov	x0, x25
  412910:	cbnz	x25, 412920 <ferror@plt+0x11390>
  412914:	b	412b7c <ferror@plt+0x115ec>
  412918:	str	x0, [x19, #144]
  41291c:	cbz	x0, 412b7c <ferror@plt+0x115ec>
  412920:	sub	x0, x0, #0x1
  412924:	ldrb	w2, [x1, x0]
  412928:	cmp	w2, #0x20
  41292c:	b.eq	412918 <ferror@plt+0x11388>  // b.none
  412930:	ldr	x24, [x19, #144]
  412934:	cbnz	x24, 412944 <ferror@plt+0x113b4>
  412938:	b	412b88 <ferror@plt+0x115f8>
  41293c:	str	x24, [x19, #144]
  412940:	cbz	x24, 412b88 <ferror@plt+0x115f8>
  412944:	mov	x2, x24
  412948:	sub	x24, x24, #0x1
  41294c:	ldrb	w0, [x1, x24]
  412950:	cmp	w0, #0x20
  412954:	b.ne	41293c <ferror@plt+0x113ac>  // b.any
  412958:	add	x0, x1, x2
  41295c:	mov	x24, x2
  412960:	ldr	x2, [x19, #8]
  412964:	add	x1, x1, x25
  412968:	sub	x2, x2, x25
  41296c:	bl	401250 <memmove@plt>
  412970:	ldr	x1, [x19, #8]
  412974:	mov	x0, x19
  412978:	sub	x25, x1, x25
  41297c:	add	x24, x25, x24
  412980:	str	x24, [x19, #8]
  412984:	bl	4119e0 <ferror@plt+0x10450>
  412988:	ldp	x25, x26, [sp, #64]
  41298c:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  412990:	b	4124c8 <ferror@plt+0x10f38>
  412994:	adrp	x2, 415000 <ferror@plt+0x13a70>
  412998:	add	x0, sp, #0x70
  41299c:	adrp	x1, 415000 <ferror@plt+0x13a70>
  4129a0:	add	x1, x1, #0xac8
  4129a4:	ldr	x24, [x2, #2752]
  4129a8:	add	x2, x24, #0x1
  4129ac:	bl	401240 <memcpy@plt>
  4129b0:	mov	x2, x24
  4129b4:	add	x1, sp, #0x70
  4129b8:	mov	x0, x19
  4129bc:	bl	412058 <ferror@plt+0x10ac8>
  4129c0:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  4129c4:	b	4124c8 <ferror@plt+0x10f38>
  4129c8:	mov	x0, x19
  4129cc:	mov	w1, #0x3                   	// #3
  4129d0:	bl	411ca8 <ferror@plt+0x10718>
  4129d4:	cbnz	w0, 4124c8 <ferror@plt+0x10f38>
  4129d8:	mov	x0, x19
  4129dc:	bl	412280 <ferror@plt+0x10cf0>
  4129e0:	cbnz	w0, 4124c8 <ferror@plt+0x10f38>
  4129e4:	ldr	x1, [x21, #584]
  4129e8:	mov	w0, #0x2                   	// #2
  4129ec:	ldrb	w2, [x1, #1136]
  4129f0:	ldr	x1, [x1, #1120]
  4129f4:	bl	4013f0 <write@plt>
  4129f8:	ldr	x1, [x21, #584]
  4129fc:	ldrb	w1, [x1, #1136]
  412a00:	cmp	x0, x1
  412a04:	b.eq	412c68 <ferror@plt+0x116d8>  // b.none
  412a08:	mov	x1, #0x0                   	// #0
  412a0c:	mov	w0, #0x5                   	// #5
  412a10:	bl	402680 <ferror@plt+0x10f0>
  412a14:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  412a18:	b	4124c8 <ferror@plt+0x10f38>
  412a1c:	adrp	x1, 416000 <ferror@plt+0x14a70>
  412a20:	mov	x2, #0x7                   	// #7
  412a24:	add	x1, x1, #0x1b0
  412a28:	mov	w0, #0x2                   	// #2
  412a2c:	bl	4013f0 <write@plt>
  412a30:	cmp	x0, #0x7
  412a34:	b.eq	412778 <ferror@plt+0x111e8>  // b.none
  412a38:	mov	x1, #0x0                   	// #0
  412a3c:	mov	w0, #0x5                   	// #5
  412a40:	bl	402680 <ferror@plt+0x10f0>
  412a44:	cbz	w0, 412778 <ferror@plt+0x111e8>
  412a48:	mov	w23, w0
  412a4c:	b	412588 <ferror@plt+0x10ff8>
  412a50:	ldr	x2, [x19, #8]
  412a54:	mov	x0, x19
  412a58:	ldr	x1, [x19, #144]
  412a5c:	sub	x1, x2, x1
  412a60:	bl	401930 <ferror@plt+0x3a0>
  412a64:	mov	w1, #0x0                   	// #0
  412a68:	mov	x0, x19
  412a6c:	bl	401a20 <ferror@plt+0x490>
  412a70:	mov	x0, x19
  412a74:	bl	4119e0 <ferror@plt+0x10450>
  412a78:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  412a7c:	b	4124c8 <ferror@plt+0x10f38>
  412a80:	stp	x27, x28, [sp, #80]
  412a84:	sub	x27, x26, x24
  412a88:	mov	x2, x24
  412a8c:	ldr	x28, [x19]
  412a90:	add	x0, sp, #0x68
  412a94:	add	x27, x28, x27
  412a98:	mov	x1, x27
  412a9c:	bl	401240 <memcpy@plt>
  412aa0:	add	x1, x28, x26
  412aa4:	mov	x2, x25
  412aa8:	mov	x0, x27
  412aac:	bl	401240 <memcpy@plt>
  412ab0:	ldr	x0, [x19, #144]
  412ab4:	mov	x2, x24
  412ab8:	ldr	x3, [x19]
  412abc:	add	x0, x25, x0
  412ac0:	sub	x0, x0, x24
  412ac4:	add	x1, sp, #0x68
  412ac8:	add	x0, x3, x0
  412acc:	bl	401240 <memcpy@plt>
  412ad0:	ldr	x1, [x19, #144]
  412ad4:	mov	x0, x19
  412ad8:	add	x25, x25, x1
  412adc:	sub	x24, x25, x24
  412ae0:	str	x24, [x19, #144]
  412ae4:	bl	4119e0 <ferror@plt+0x10450>
  412ae8:	ldp	x25, x26, [sp, #64]
  412aec:	ldp	x27, x28, [sp, #80]
  412af0:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  412af4:	b	4124c8 <ferror@plt+0x10f38>
  412af8:	adrp	x21, 412000 <ferror@plt+0x10a70>
  412afc:	add	x21, x21, #0xf28
  412b00:	mov	x1, x21
  412b04:	mov	x2, #0x1                   	// #1
  412b08:	mov	w0, #0x2                   	// #2
  412b0c:	bl	4013f0 <write@plt>
  412b10:	cmp	x0, #0x1
  412b14:	b.eq	4125cc <ferror@plt+0x1103c>  // b.none
  412b18:	mov	x1, #0x0                   	// #0
  412b1c:	mov	w0, #0x5                   	// #5
  412b20:	bl	402680 <ferror@plt+0x10f0>
  412b24:	mov	w23, w0
  412b28:	b	4125b8 <ferror@plt+0x11028>
  412b2c:	mov	x1, #0x0                   	// #0
  412b30:	mov	w0, #0x5                   	// #5
  412b34:	bl	402680 <ferror@plt+0x10f0>
  412b38:	mov	w23, w0
  412b3c:	cbnz	w0, 4125b8 <ferror@plt+0x11028>
  412b40:	b	412418 <ferror@plt+0x10e88>
  412b44:	add	x2, sp, #0x70
  412b48:	mov	x1, #0x541b                	// #21531
  412b4c:	mov	w0, #0x0                   	// #0
  412b50:	bl	401570 <ioctl@plt>
  412b54:	tbnz	w0, #31, 412b64 <ferror@plt+0x115d4>
  412b58:	ldr	w0, [sp, #112]
  412b5c:	cmp	w0, #0x0
  412b60:	b.gt	4125ac <ferror@plt+0x1101c>
  412b64:	ldrb	w0, [x19, #513]
  412b68:	strb	wzr, [x19, #512]
  412b6c:	cbz	w0, 4125b4 <ferror@plt+0x11024>
  412b70:	mov	x0, x19
  412b74:	bl	4117e8 <ferror@plt+0x10258>
  412b78:	b	4125b4 <ferror@plt+0x11024>
  412b7c:	mov	x0, x1
  412b80:	mov	x24, #0x0                   	// #0
  412b84:	b	412960 <ferror@plt+0x113d0>
  412b88:	mov	x0, x1
  412b8c:	b	412960 <ferror@plt+0x113d0>
  412b90:	add	x0, sp, #0x68
  412b94:	mov	x2, #0x1                   	// #1
  412b98:	add	x1, x0, x2
  412b9c:	mov	w0, #0x0                   	// #0
  412ba0:	bl	4014d0 <read@plt>
  412ba4:	cmn	x0, #0x1
  412ba8:	b.eq	412a08 <ferror@plt+0x11478>  // b.none
  412bac:	cmp	w24, #0x5b
  412bb0:	b.eq	4127c4 <ferror@plt+0x11234>  // b.none
  412bb4:	cmp	w24, #0x4f
  412bb8:	b.ne	412440 <ferror@plt+0x10eb0>  // b.any
  412bbc:	ldrb	w0, [sp, #105]
  412bc0:	cmp	w0, #0x44
  412bc4:	b.eq	412788 <ferror@plt+0x111f8>  // b.none
  412bc8:	b.hi	412798 <ferror@plt+0x11208>  // b.pmore
  412bcc:	cmp	w0, #0x42
  412bd0:	b.eq	41281c <ferror@plt+0x1128c>  // b.none
  412bd4:	cmp	w0, #0x43
  412bd8:	b.eq	412738 <ferror@plt+0x111a8>  // b.none
  412bdc:	cmp	w0, #0x41
  412be0:	b.eq	4127fc <ferror@plt+0x1126c>  // b.none
  412be4:	b	412440 <ferror@plt+0x10eb0>
  412be8:	add	x1, sp, #0x6a
  412bec:	mov	x2, #0x1                   	// #1
  412bf0:	mov	w0, #0x0                   	// #0
  412bf4:	bl	4014d0 <read@plt>
  412bf8:	cmn	x0, #0x1
  412bfc:	b.eq	412a08 <ferror@plt+0x11478>  // b.none
  412c00:	ldrb	w0, [sp, #106]
  412c04:	cmp	w0, #0x7e
  412c08:	b.eq	412ca0 <ferror@plt+0x11710>  // b.none
  412c0c:	cmp	w0, #0x3b
  412c10:	b.ne	412440 <ferror@plt+0x10eb0>  // b.any
  412c14:	add	x1, sp, #0x68
  412c18:	mov	x2, #0x2                   	// #2
  412c1c:	mov	w0, #0x0                   	// #0
  412c20:	bl	4014d0 <read@plt>
  412c24:	cmn	x0, #0x1
  412c28:	b.eq	412a08 <ferror@plt+0x11478>  // b.none
  412c2c:	ldrb	w0, [sp, #104]
  412c30:	cmp	w0, #0x35
  412c34:	b.ne	412440 <ferror@plt+0x10eb0>  // b.any
  412c38:	ldrb	w0, [sp, #105]
  412c3c:	cmp	w0, #0x43
  412c40:	b.eq	412c90 <ferror@plt+0x11700>  // b.none
  412c44:	cmp	w0, #0x44
  412c48:	b.ne	412440 <ferror@plt+0x10eb0>  // b.any
  412c4c:	ldr	x0, [x19, #8]
  412c50:	cmp	x0, #0x1
  412c54:	b.eq	412440 <ferror@plt+0x10eb0>  // b.none
  412c58:	mov	x0, x19
  412c5c:	bl	411fe0 <ferror@plt+0x10a50>
  412c60:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  412c64:	b	4124c8 <ferror@plt+0x10f38>
  412c68:	adrp	x2, 413000 <ferror@plt+0x11a70>
  412c6c:	adrp	x1, 413000 <ferror@plt+0x11a70>
  412c70:	mov	w0, #0x2                   	// #2
  412c74:	add	x1, x1, #0x978
  412c78:	ldr	x24, [x2, #2416]
  412c7c:	mov	x2, x24
  412c80:	bl	4013f0 <write@plt>
  412c84:	cmp	x0, x24
  412c88:	b.ne	412a08 <ferror@plt+0x11478>  // b.any
  412c8c:	b	412778 <ferror@plt+0x111e8>
  412c90:	mov	x0, x19
  412c94:	bl	411f30 <ferror@plt+0x109a0>
  412c98:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  412c9c:	b	4124c8 <ferror@plt+0x10f38>
  412ca0:	cmp	w24, #0x33
  412ca4:	b.ne	412440 <ferror@plt+0x10eb0>  // b.any
  412ca8:	ldr	x13, [x19, #8]
  412cac:	subs	x13, x13, #0x1
  412cb0:	b.eq	412440 <ferror@plt+0x10eb0>  // b.none
  412cb4:	ldr	x2, [x19, #144]
  412cb8:	cmp	x13, x2
  412cbc:	b.ls	412440 <ferror@plt+0x10eb0>  // b.plast
  412cc0:	ldr	x0, [x19]
  412cc4:	mov	x1, x13
  412cc8:	mov	x3, #0x0                   	// #0
  412ccc:	bl	4115a8 <ferror@plt+0x10018>
  412cd0:	mov	x24, x0
  412cd4:	ldr	x3, [x19, #144]
  412cd8:	ldr	x0, [x19]
  412cdc:	add	x1, x24, x3
  412ce0:	sub	x2, x13, x3
  412ce4:	sub	x2, x2, x24
  412ce8:	add	x1, x0, x1
  412cec:	add	x0, x0, x3
  412cf0:	bl	401250 <memmove@plt>
  412cf4:	ldp	x2, x1, [x19]
  412cf8:	mov	x0, x19
  412cfc:	sub	x24, x1, x24
  412d00:	str	x24, [x19, #8]
  412d04:	add	x24, x2, x24
  412d08:	sturb	wzr, [x24, #-1]
  412d0c:	bl	4119e0 <ferror@plt+0x10450>
  412d10:	cbz	w0, 412440 <ferror@plt+0x10eb0>
  412d14:	b	4124c8 <ferror@plt+0x10f38>
  412d18:	stp	x29, x30, [sp, #-48]!
  412d1c:	mov	x2, #0x0                   	// #0
  412d20:	mov	x1, #0x1                   	// #1
  412d24:	mov	x29, sp
  412d28:	stp	x19, x20, [sp, #16]
  412d2c:	mov	x20, x0
  412d30:	str	x21, [sp, #32]
  412d34:	bl	401890 <ferror@plt+0x300>
  412d38:	add	x0, x20, #0x28
  412d3c:	mov	x1, #0x8                   	// #8
  412d40:	adrp	x2, 40d000 <ferror@plt+0xba70>
  412d44:	add	x2, x2, #0x338
  412d48:	bl	401890 <ferror@plt+0x300>
  412d4c:	mov	x2, #0x0                   	// #0
  412d50:	mov	x1, #0x1                   	// #1
  412d54:	add	x0, x20, #0x50
  412d58:	bl	401890 <ferror@plt+0x300>
  412d5c:	add	x1, x20, #0xf0
  412d60:	add	x2, x20, #0x170
  412d64:	nop
  412d68:	str	xzr, [x1], #8
  412d6c:	cmp	x1, x2
  412d70:	b.ne	412d68 <ferror@plt+0x117d8>  // b.any
  412d74:	ldr	x0, [x20, #240]
  412d78:	stp	xzr, xzr, [x20, #368]
  412d7c:	add	x19, x20, #0x180
  412d80:	orr	x0, x0, #0x1
  412d84:	str	x0, [x20, #240]
  412d88:	mov	x0, x19
  412d8c:	bl	401310 <sigemptyset@plt>
  412d90:	mov	w1, #0x2                   	// #2
  412d94:	mov	x0, x19
  412d98:	bl	401520 <sigaddset@plt>
  412d9c:	strh	wzr, [x20, #512]
  412da0:	adrp	x0, 416000 <ferror@plt+0x14a70>
  412da4:	add	x0, x0, #0x1b8
  412da8:	bl	401550 <getenv@plt>
  412dac:	mov	x21, x0
  412db0:	cbz	x0, 412df4 <ferror@plt+0x11864>
  412db4:	adrp	x0, 42c000 <ferror@plt+0x2aa70>
  412db8:	add	x19, x0, #0x1c0
  412dbc:	ldr	x1, [x0, #448]
  412dc0:	cbnz	x1, 412dd0 <ferror@plt+0x11840>
  412dc4:	b	412df4 <ferror@plt+0x11864>
  412dc8:	ldr	x1, [x19, #8]!
  412dcc:	cbz	x1, 412df4 <ferror@plt+0x11864>
  412dd0:	mov	x0, x21
  412dd4:	bl	401390 <strcasecmp@plt>
  412dd8:	cbnz	w0, 412dc8 <ferror@plt+0x11838>
  412ddc:	mov	w0, #0x1                   	// #1
  412de0:	strb	w0, [x20, #514]
  412de4:	ldp	x19, x20, [sp, #16]
  412de8:	ldr	x21, [sp, #32]
  412dec:	ldp	x29, x30, [sp], #48
  412df0:	ret
  412df4:	mov	w0, #0x0                   	// #0
  412df8:	strb	w0, [x20, #514]
  412dfc:	ldp	x19, x20, [sp, #16]
  412e00:	ldr	x21, [sp, #32]
  412e04:	ldp	x29, x30, [sp], #48
  412e08:	ret
  412e0c:	nop
  412e10:	ldrb	w1, [x0, #513]
  412e14:	cbnz	w1, 412e1c <ferror@plt+0x1188c>
  412e18:	ret
  412e1c:	b	4117e8 <ferror@plt+0x10258>
  412e20:	stp	x29, x30, [sp, #-64]!
  412e24:	mov	x29, sp
  412e28:	stp	x19, x20, [sp, #16]
  412e2c:	adrp	x20, 42b000 <ferror@plt+0x29a70>
  412e30:	add	x20, x20, #0xdf0
  412e34:	stp	x21, x22, [sp, #32]
  412e38:	adrp	x21, 42b000 <ferror@plt+0x29a70>
  412e3c:	add	x21, x21, #0xde8
  412e40:	sub	x20, x20, x21
  412e44:	mov	w22, w0
  412e48:	stp	x23, x24, [sp, #48]
  412e4c:	mov	x23, x1
  412e50:	mov	x24, x2
  412e54:	bl	401208 <memcpy@plt-0x38>
  412e58:	cmp	xzr, x20, asr #3
  412e5c:	b.eq	412e88 <ferror@plt+0x118f8>  // b.none
  412e60:	asr	x20, x20, #3
  412e64:	mov	x19, #0x0                   	// #0
  412e68:	ldr	x3, [x21, x19, lsl #3]
  412e6c:	mov	x2, x24
  412e70:	add	x19, x19, #0x1
  412e74:	mov	x1, x23
  412e78:	mov	w0, w22
  412e7c:	blr	x3
  412e80:	cmp	x20, x19
  412e84:	b.ne	412e68 <ferror@plt+0x118d8>  // b.any
  412e88:	ldp	x19, x20, [sp, #16]
  412e8c:	ldp	x21, x22, [sp, #32]
  412e90:	ldp	x23, x24, [sp, #48]
  412e94:	ldp	x29, x30, [sp], #64
  412e98:	ret
  412e9c:	nop
  412ea0:	ret

Disassembly of section .fini:

0000000000412ea4 <.fini>:
  412ea4:	stp	x29, x30, [sp, #-16]!
  412ea8:	mov	x29, sp
  412eac:	ldp	x29, x30, [sp], #16
  412eb0:	ret
