#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb  8 11:38:38 2021
# Process ID: 7152
# Current directory: C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/test_vhls/solution1/sim/verilog
# Command line: xsim.exe -source {xsim.dir/simple_combinational_circuit/xsim_script.tcl}
# Log file: C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/test_vhls/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/test_vhls/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/simple_combinational_circuit/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
# xsim {simple_combinational_circuit} -view {{simple_combinational_circuit_dataflow_ana.wcfg}} -tclbatch {simple_combinational_circuit.tcl} -protoinst {simple_combinational_circuit.protoinst}
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file simple_combinational_circuit.protoinst
Time resolution is 1 ps
open_wave_config simple_combinational_circuit_dataflow_ana.wcfg
ERROR: [Simulator 45-9] The current simulation was compiled without trace information.  To capture and view waveform data, please recompile the design with -debug all or typical.
source simple_combinational_circuit.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [n/a] @ "125000"
// RTL Simulation : 1 / 8 [n/a] @ "145000"
// RTL Simulation : 2 / 8 [n/a] @ "155000"
// RTL Simulation : 3 / 8 [n/a] @ "165000"
// RTL Simulation : 4 / 8 [n/a] @ "175000"
// RTL Simulation : 5 / 8 [n/a] @ "185000"
// RTL Simulation : 6 / 8 [n/a] @ "195000"
// RTL Simulation : 7 / 8 [n/a] @ "205000"
// RTL Simulation : 8 / 8 [n/a] @ "215000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 245 ns : File "C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/test_vhls/solution1/sim/verilog/simple_combinational_circuit.autotb.v" Line 358
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 882.184 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting xsim at Mon Feb  8 11:39:03 2021...
