{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1418003266229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1418003266236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  7 19:47:46 2014 " "Processing started: Sun Dec  7 19:47:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1418003266236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1418003266236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalPro -c FinalPro " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalPro -c FinalPro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1418003266236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1418003267414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial/serialshift.bdf 1 1 " "Found 1 design units, including 1 entities, in source file serial/serialshift.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 serialshift " "Found entity 1: serialshift" {  } { { "serial/serialshift.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/serial/serialshift.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418003267604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418003267604 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../CPRE 281/Lab 6/lab6/seven_seg_decoder.v " "Can't analyze file -- file ../../CPRE 281/Lab 6/lab6/seven_seg_decoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1418003267625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Final.v 1 1 " "Found 1 design units, including 1 entities, in source file Final.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.v" "" { Text "/home/mukundc/Desktop/fProj/Final/Final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418003267676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418003267676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FinalPro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FinalPro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalPro " "Found entity 1: FinalPro" {  } { { "FinalPro.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/FinalPro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418003267708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418003267708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418003267743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418003267743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FinalProject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FinalProject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/FinalProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418003267778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418003267778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial/serialshift1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file serial/serialshift1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 serialshift1 " "Found entity 1: serialshift1" {  } { { "../serial/serialshift1.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/serial/serialshift1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418003267815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418003267815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1418003268048 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "/home/mukundc/Desktop/fProj/Final/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418003268166 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1418003268166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst1 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst1\"" {  } { { "FinalProject.bdf" "inst1" { Schematic "/home/mukundc/Desktop/fProj/Final/FinalProject.bdf" { { 136 968 1088 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418003268191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalPro FinalPro:inst " "Elaborating entity \"FinalPro\" for hierarchy \"FinalPro:inst\"" {  } { { "FinalProject.bdf" "inst" { Schematic "/home/mukundc/Desktop/fProj/Final/FinalProject.bdf" { { 136 768 864 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418003268236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Final FinalPro:inst\|Final:inst " "Elaborating entity \"Final\" for hierarchy \"FinalPro:inst\|Final:inst\"" {  } { { "FinalPro.bdf" "inst" { Schematic "/home/mukundc/Desktop/fProj/Final/FinalPro.bdf" { { 208 472 600 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418003268290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialshift serialshift:inst6 " "Elaborating entity \"serialshift\" for hierarchy \"serialshift:inst6\"" {  } { { "FinalProject.bdf" "inst6" { Schematic "/home/mukundc/Desktop/fProj/Final/FinalProject.bdf" { { 136 368 464 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418003268343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst4 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst4\"" {  } { { "FinalProject.bdf" "inst4" { Schematic "/home/mukundc/Desktop/fProj/Final/FinalProject.bdf" { { 496 144 304 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418003268542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418003268795 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1418003268795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:inst4\|clock_divider_1024:inst102 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:inst4\|clock_divider_1024:inst102\"" {  } { { "clock_generator.bdf" "inst102" { Schematic "/home/mukundc/Desktop/fProj/Final/clock_generator.bdf" { { 208 184 304 280 "inst102" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418003268816 ""}
{ "Warning" "WSGN_SEARCH_FILE" "random.bdf 1 1 " "Using design file random.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/random.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418003268940 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1418003268940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst2 " "Elaborating entity \"random\" for hierarchy \"random:inst2\"" {  } { { "FinalProject.bdf" "inst2" { Schematic "/home/mukundc/Desktop/fProj/Final/FinalProject.bdf" { { 712 656 792 1032 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418003268965 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418003269238 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1418003269238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register random:inst2\|register:inst4 " "Elaborating entity \"register\" for hierarchy \"random:inst2\|register:inst4\"" {  } { { "random.bdf" "inst4" { Schematic "/home/mukundc/Desktop/fProj/Final/random.bdf" { { 632 1376 1536 744 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418003269264 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to1Mux.bdf 1 1 " "Using design file 2to1Mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to1Mux " "Found entity 1: 2to1Mux" {  } { { "2to1Mux.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/2to1Mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418003269396 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1418003269396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to1Mux random:inst2\|register:inst4\|2to1Mux:inst5 " "Elaborating entity \"2to1Mux\" for hierarchy \"random:inst2\|register:inst4\|2to1Mux:inst5\"" {  } { { "register.bdf" "inst5" { Schematic "/home/mukundc/Desktop/fProj/Final/register.bdf" { { 104 272 368 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418003269414 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2-4decoder.bdf 1 1 " "Using design file 2-4decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-4decoder " "Found entity 1: 2-4decoder" {  } { { "2-4decoder.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/2-4decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418003269730 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1418003269730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-4decoder random:inst2\|2-4decoder:inst5 " "Elaborating entity \"2-4decoder\" for hierarchy \"random:inst2\|2-4decoder:inst5\"" {  } { { "random.bdf" "inst5" { Schematic "/home/mukundc/Desktop/fProj/Final/random.bdf" { { 240 592 688 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418003269757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1418003272745 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1418003272745 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1418003273073 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1418003273073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1418003273073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1418003273073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1418003273217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  7 19:47:53 2014 " "Processing ended: Sun Dec  7 19:47:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1418003273217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1418003273217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1418003273217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1418003273217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1418003274761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1418003274769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  7 19:47:54 2014 " "Processing started: Sun Dec  7 19:47:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1418003274769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1418003274769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalPro -c FinalPro " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalPro -c FinalPro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1418003274771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1418003275333 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalPro EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"FinalPro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1418003275403 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1418003275424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1418003275424 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1418003275596 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1418003275986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1418003275986 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1418003275986 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mukundc/Desktop/fProj/Final/" { { 0 { 0 ""} 0 287 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1418003275993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mukundc/Desktop/fProj/Final/" { { 0 { 0 ""} 0 288 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1418003275993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mukundc/Desktop/fProj/Final/" { { 0 { 0 ""} 0 289 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1418003275993 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1418003275993 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalPro.sdc " "Synopsys Design Constraints File file not found: 'FinalPro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1418003276083 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1418003276084 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1418003276088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1418003276103 ""}  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { CLK } } } { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "FinalProject.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/FinalProject.bdf" { { 520 -24 144 536 "CLK" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mukundc/Desktop/fProj/Final/" { { 0 { 0 ""} 0 46 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1418003276103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst4\|inst7  " "Automatically promoted node clock_generator:inst4\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1418003276103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst4\|inst7~0 " "Destination node clock_generator:inst4\|inst7~0" {  } { { "clock_generator.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst4|inst7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mukundc/Desktop/fProj/Final/" { { 0 { 0 ""} 0 233 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1418003276103 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1418003276103 ""}  } { { "clock_generator.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst4|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mukundc/Desktop/fProj/Final/" { { 0 { 0 ""} 0 102 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1418003276103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst4\|clock_divider_1024:inst101\|inst10  " "Automatically promoted node clock_generator:inst4\|clock_divider_1024:inst101\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1418003276103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst4\|clock_divider_1024:inst101\|inst10~1 " "Destination node clock_generator:inst4\|clock_divider_1024:inst101\|inst10~1" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst4|clock_divider_1024:inst101|inst10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mukundc/Desktop/fProj/Final/" { { 0 { 0 ""} 0 254 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1418003276103 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1418003276103 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst4|clock_divider_1024:inst101|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mukundc/Desktop/fProj/Final/" { { 0 { 0 ""} 0 180 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1418003276103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst4\|clock_divider_1024:inst102\|inst10  " "Automatically promoted node clock_generator:inst4\|clock_divider_1024:inst102\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1418003276104 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst4\|clock_divider_1024:inst102\|inst10~1 " "Destination node clock_generator:inst4\|clock_divider_1024:inst102\|inst10~1" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst4|clock_divider_1024:inst102|inst10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mukundc/Desktop/fProj/Final/" { { 0 { 0 ""} 0 241 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1418003276104 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1418003276104 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "/home/mukundc/Desktop/fProj/Final/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst4|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mukundc/Desktop/fProj/Final/" { { 0 { 0 ""} 0 91 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1418003276104 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1418003276146 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1418003276147 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1418003276147 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1418003276149 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1418003276149 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1418003276149 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1418003276150 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1418003276150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1418003276151 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1418003276151 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1418003276151 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s " "Node \"s\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "s" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1418003276163 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1418003276163 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1418003276163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1418003276790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1418003277060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1418003277066 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1418003277508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1418003277508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1418003277902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "/home/mukundc/Desktop/fProj/Final/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1418003278623 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1418003278623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1418003279310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1418003279311 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1418003279311 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1418003279324 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A 0 " "Pin \"A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B 0 " "Pin \"B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D 0 " "Pin \"D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E 0 " "Pin \"E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F 0 " "Pin \"F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G 0 " "Pin \"G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test 0 " "Pin \"test\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a0 0 " "Pin \"a0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1 0 " "Pin \"a1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a2 0 " "Pin \"a2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a3 0 " "Pin \"a3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a4 0 " "Pin \"a4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a5 0 " "Pin \"a5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b0 0 " "Pin \"b0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b1 0 " "Pin \"b1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b2 0 " "Pin \"b2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b3 0 " "Pin \"b3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b4 0 " "Pin \"b4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b5 0 " "Pin \"b5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b6 0 " "Pin \"b6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c0 0 " "Pin \"c0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1 0 " "Pin \"c1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2 0 " "Pin \"c2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3 0 " "Pin \"c3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c4 0 " "Pin \"c4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c5 0 " "Pin \"c5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c6 0 " "Pin \"c6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a6 0 " "Pin \"a6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e0 0 " "Pin \"e0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e1 0 " "Pin \"e1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e2 0 " "Pin \"e2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e3 0 " "Pin \"e3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e4 0 " "Pin \"e4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e5 0 " "Pin \"e5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e6 0 " "Pin \"e6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1418003279329 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1418003279329 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1418003279584 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1418003279596 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1418003279699 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1418003280034 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1418003280060 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1418003280061 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mukundc/Desktop/fProj/Final/output_files/FinalPro.fit.smsg " "Generated suppressed messages file /home/mukundc/Desktop/fProj/Final/output_files/FinalPro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1418003280224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "791 " "Peak virtual memory: 791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1418003280814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  7 19:48:00 2014 " "Processing ended: Sun Dec  7 19:48:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1418003280814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1418003280814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1418003280814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1418003280814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1418003282316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1418003282325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  7 19:48:02 2014 " "Processing started: Sun Dec  7 19:48:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1418003282325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1418003282325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalPro -c FinalPro " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalPro -c FinalPro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1418003282327 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1418003283616 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1418003283712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1418003284786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  7 19:48:04 2014 " "Processing ended: Sun Dec  7 19:48:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1418003284786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1418003284786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1418003284786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1418003284786 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1418003285904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1418003287063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1418003287067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  7 19:48:06 2014 " "Processing started: Sun Dec  7 19:48:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1418003287067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1418003287067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalPro -c FinalPro " "Command: quartus_sta FinalPro -c FinalPro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1418003287068 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1418003287092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1418003287346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1418003287370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1418003287371 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalPro.sdc " "Synopsys Design Constraints File file not found: 'FinalPro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1418003287662 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1418003287662 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst4\|inst7 clock_generator:inst4\|inst7 " "create_clock -period 1.000 -name clock_generator:inst4\|inst7 clock_generator:inst4\|inst7" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1418003287664 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst4\|clock_divider_1024:inst102\|inst10 clock_generator:inst4\|clock_divider_1024:inst102\|inst10 " "create_clock -period 1.000 -name clock_generator:inst4\|clock_divider_1024:inst102\|inst10 clock_generator:inst4\|clock_divider_1024:inst102\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1418003287664 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst4\|clock_divider_1024:inst101\|inst10 clock_generator:inst4\|clock_divider_1024:inst101\|inst10 " "create_clock -period 1.000 -name clock_generator:inst4\|clock_divider_1024:inst101\|inst10 clock_generator:inst4\|clock_divider_1024:inst101\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1418003287664 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1418003287664 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1418003287664 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1418003287667 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1418003287766 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1418003287854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.796 " "Worst-case setup slack is -0.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003287903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003287903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.796        -3.825 clock_generator:inst4\|clock_divider_1024:inst101\|inst10  " "   -0.796        -3.825 clock_generator:inst4\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003287903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771        -4.476 CLK  " "   -0.771        -4.476 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003287903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.652        -4.454 clock_generator:inst4\|inst7  " "   -0.652        -4.454 clock_generator:inst4\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003287903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441        -1.598 clock_generator:inst4\|clock_divider_1024:inst102\|inst10  " "   -0.441        -1.598 clock_generator:inst4\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003287903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418003287903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.536 " "Worst-case hold slack is -2.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003287936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003287936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.536        -2.536 CLK  " "   -2.536        -2.536 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003287936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.057        -2.057 clock_generator:inst4\|clock_divider_1024:inst101\|inst10  " "   -2.057        -2.057 clock_generator:inst4\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003287936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.034        -2.034 clock_generator:inst4\|clock_divider_1024:inst102\|inst10  " "   -2.034        -2.034 clock_generator:inst4\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003287936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock_generator:inst4\|inst7  " "    0.391         0.000 clock_generator:inst4\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003287936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418003287936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1418003287998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1418003288030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 CLK  " "   -1.380       -11.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -28.000 clock_generator:inst4\|inst7  " "   -0.500       -28.000 clock_generator:inst4\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 clock_generator:inst4\|clock_divider_1024:inst101\|inst10  " "   -0.500       -10.000 clock_generator:inst4\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 clock_generator:inst4\|clock_divider_1024:inst102\|inst10  " "   -0.500        -7.000 clock_generator:inst4\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418003288060 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1418003288563 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1418003288564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.200 " "Worst-case setup slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200         0.000 clock_generator:inst4\|clock_divider_1024:inst101\|inst10  " "    0.200         0.000 clock_generator:inst4\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 CLK  " "    0.203         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261         0.000 clock_generator:inst4\|inst7  " "    0.261         0.000 clock_generator:inst4\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332         0.000 clock_generator:inst4\|clock_divider_1024:inst102\|inst10  " "    0.332         0.000 clock_generator:inst4\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418003288621 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1418003288625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.580 " "Worst-case hold slack is -1.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580        -1.580 CLK  " "   -1.580        -1.580 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.302        -1.302 clock_generator:inst4\|clock_divider_1024:inst101\|inst10  " "   -1.302        -1.302 clock_generator:inst4\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279        -1.279 clock_generator:inst4\|clock_divider_1024:inst102\|inst10  " "   -1.279        -1.279 clock_generator:inst4\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_generator:inst4\|inst7  " "    0.215         0.000 clock_generator:inst4\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003288785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418003288785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1418003288936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1418003289015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003289073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003289073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 CLK  " "   -1.380       -11.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003289073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -28.000 clock_generator:inst4\|inst7  " "   -0.500       -28.000 clock_generator:inst4\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003289073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 clock_generator:inst4\|clock_divider_1024:inst101\|inst10  " "   -0.500       -10.000 clock_generator:inst4\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003289073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 clock_generator:inst4\|clock_divider_1024:inst102\|inst10  " "   -0.500        -7.000 clock_generator:inst4\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1418003289073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1418003289073 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1418003289736 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1418003289858 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1418003289858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "588 " "Peak virtual memory: 588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1418003290337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  7 19:48:10 2014 " "Processing ended: Sun Dec  7 19:48:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1418003290337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1418003290337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1418003290337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1418003290337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1418003292720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1418003292725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  7 19:48:12 2014 " "Processing started: Sun Dec  7 19:48:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1418003292725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1418003292725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FinalPro -c FinalPro " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FinalPro -c FinalPro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1418003292726 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "FinalPro.vho\", \"FinalPro_fast.vho FinalPro_vhd.sdo FinalPro_vhd_fast.sdo /home/mukundc/Desktop/fProj/Final/simulation/modelsim/ simulation " "Generated files \"FinalPro.vho\", \"FinalPro_fast.vho\", \"FinalPro_vhd.sdo\" and \"FinalPro_vhd_fast.sdo\" in directory \"/home/mukundc/Desktop/fProj/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1418003293318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "862 " "Peak virtual memory: 862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1418003293663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  7 19:48:13 2014 " "Processing ended: Sun Dec  7 19:48:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1418003293663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1418003293663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1418003293663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1418003293663 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1418003294525 ""}
