/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p72v0c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.720000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 0.000000 ;
    nom_voltage : 0.720000 ;
    operating_conditions ( "ssgnp0p72v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.720000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p72v0c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 20945.300000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001351 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.097229, 1.106154, 1.123479, 1.179412, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.097229, 1.106154, 1.123479, 1.179412, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.987506, 0.995539, 1.011131, 1.061471, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.987506, 0.995539, 1.011131, 1.061471, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.013848" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015510" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001351 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.097229, 1.106154, 1.123479, 1.179412, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.097229, 1.106154, 1.123479, 1.179412, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.987506, 0.995539, 1.011131, 1.061471, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.987506, 0.995539, 1.011131, 1.061471, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.013848" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015510" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.003563, 0.003563, 0.003563, 0.003563, 0.003563" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.003563, 0.003563, 0.003563, 0.003563, 0.003563" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.555700, 0.578710, 0.602030, 0.648570, 0.740760",\
              "0.566960, 0.589970, 0.613290, 0.659830, 0.752020",\
              "0.581980, 0.604990, 0.628310, 0.674850, 0.767040",\
              "0.607190, 0.630200, 0.653520, 0.700060, 0.792250",\
              "0.645700, 0.668710, 0.692030, 0.738570, 0.830760"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.555700, 0.578710, 0.602030, 0.648570, 0.740760",\
              "0.566960, 0.589970, 0.613290, 0.659830, 0.752020",\
              "0.581980, 0.604990, 0.628310, 0.674850, 0.767040",\
              "0.607190, 0.630200, 0.653520, 0.700060, 0.792250",\
              "0.645700, 0.668710, 0.692030, 0.738570, 0.830760"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.014901, 0.049726, 0.093724, 0.182623, 0.361101",\
              "0.014901, 0.049726, 0.093724, 0.182623, 0.361101",\
              "0.014901, 0.049726, 0.093724, 0.182623, 0.361101",\
              "0.014901, 0.049726, 0.093724, 0.182623, 0.361101",\
              "0.014901, 0.049726, 0.093724, 0.182623, 0.361101"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.014901, 0.049726, 0.093724, 0.182623, 0.361101",\
              "0.014901, 0.049726, 0.093724, 0.182623, 0.361101",\
              "0.014901, 0.049726, 0.093724, 0.182623, 0.361101",\
              "0.014901, 0.049726, 0.093724, 0.182623, 0.361101",\
              "0.014901, 0.049726, 0.093724, 0.182623, 0.361101"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.663558, 0.689703, 0.718893, 0.777483, 0.893508",\
              "0.676683, 0.702828, 0.732018, 0.790608, 0.906633",\
              "0.694428, 0.720573, 0.749763, 0.808353, 0.924378",\
              "0.723933, 0.750078, 0.779268, 0.837858, 0.953883",\
              "0.768768, 0.794913, 0.824103, 0.882693, 0.998718"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.014185, 0.058715, 0.112895, 0.221998, 0.441226",\
              "0.014185, 0.058715, 0.112895, 0.221998, 0.441226",\
              "0.014185, 0.058715, 0.112895, 0.221998, 0.441226",\
              "0.014185, 0.058715, 0.112895, 0.221998, 0.441226",\
              "0.014185, 0.058715, 0.112895, 0.221998, 0.441226"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.663558, 0.689703, 0.718893, 0.777483, 0.893508",\
              "0.676683, 0.702828, 0.732018, 0.790608, 0.906633",\
              "0.694428, 0.720573, 0.749763, 0.808353, 0.924378",\
              "0.723933, 0.750078, 0.779268, 0.837858, 0.953883",\
              "0.768768, 0.794913, 0.824103, 0.882693, 0.998718"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.014185, 0.058715, 0.112895, 0.221998, 0.441226",\
              "0.014185, 0.058715, 0.112895, 0.221998, 0.441226",\
              "0.014185, 0.058715, 0.112895, 0.221998, 0.441226",\
              "0.014185, 0.058715, 0.112895, 0.221998, 0.441226",\
              "0.014185, 0.058715, 0.112895, 0.221998, 0.441226"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.039604 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.189252, 0.203637, 0.222537, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.392175, 0.411915, 0.435330, 0.471765, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.097229, 1.106154, 1.123479, 1.179412, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.097229, 1.106154, 1.123479, 1.179412, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.053333" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.056964" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.222230" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.057908" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.745497" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.057922" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "2.983867" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.057915" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.034165" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001554 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.018417" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.019620" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.285912, 0.304632, 0.329488, 0.377016, 0.458864",\
              "0.285912, 0.304632, 0.329488, 0.377016, 0.458864",\
              "0.285808, 0.304528, 0.329384, 0.376912, 0.458760",\
              "0.285600, 0.304320, 0.329176, 0.376704, 0.458552",\
              "0.285392, 0.304112, 0.328968, 0.376496, 0.458344"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.285912, 0.304632, 0.329488, 0.377016, 0.458864",\
              "0.285912, 0.304632, 0.329488, 0.377016, 0.458864",\
              "0.285808, 0.304528, 0.329384, 0.376912, 0.458760",\
              "0.285600, 0.304320, 0.329176, 0.376704, 0.458552",\
              "0.285392, 0.304112, 0.328968, 0.376496, 0.458344"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.142900, 0.130300, 0.114400, 0.087200, 0.043200",\
              "0.160900, 0.148300, 0.132400, 0.105200, 0.061200",\
              "0.183100, 0.170500, 0.154600, 0.127400, 0.083400",\
              "0.218800, 0.206200, 0.190300, 0.163100, 0.119100",\
              "0.275800, 0.263200, 0.247300, 0.220100, 0.176100"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.142900, 0.130300, 0.114400, 0.087200, 0.043200",\
              "0.160900, 0.148300, 0.132400, 0.105200, 0.061200",\
              "0.183100, 0.170500, 0.154600, 0.127400, 0.083400",\
              "0.218800, 0.206200, 0.190300, 0.163100, 0.119100",\
              "0.275800, 0.263200, 0.247300, 0.220100, 0.176100"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001325 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.013848" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.015510" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.238571, 0.254275, 0.275179, 0.315323, 0.383443",\
              "0.238467, 0.254171, 0.275075, 0.315219, 0.383339",\
              "0.238363, 0.254067, 0.274971, 0.315115, 0.383235",\
              "0.238155, 0.253859, 0.274763, 0.314907, 0.383027",\
              "0.237843, 0.253547, 0.274451, 0.314595, 0.382715"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.238571, 0.254275, 0.275179, 0.315323, 0.383443",\
              "0.238467, 0.254171, 0.275075, 0.315219, 0.383339",\
              "0.238363, 0.254067, 0.274971, 0.315115, 0.383235",\
              "0.238155, 0.253859, 0.274763, 0.314907, 0.383027",\
              "0.237843, 0.253547, 0.274451, 0.314595, 0.382715"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.162600, 0.148200, 0.135900, 0.101200, 0.052000",\
              "0.181700, 0.167300, 0.155000, 0.120300, 0.071100",\
              "0.204500, 0.190100, 0.177800, 0.143100, 0.093900",\
              "0.238200, 0.223800, 0.211500, 0.176800, 0.127600",\
              "0.287800, 0.273400, 0.261100, 0.226400, 0.177200"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.162600, 0.148200, 0.135900, 0.101200, 0.052000",\
              "0.181700, 0.167300, 0.155000, 0.120300, 0.071100",\
              "0.204500, 0.190100, 0.177800, 0.143100, 0.093900",\
              "0.238200, 0.223800, 0.211500, 0.176800, 0.127600",\
              "0.287800, 0.273400, 0.261100, 0.226400, 0.177200"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001351 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005522" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005685" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.222451, 0.239403, 0.262491, 0.306899, 0.381571",\
              "0.222347, 0.239299, 0.262387, 0.306795, 0.381467",\
              "0.222243, 0.239195, 0.262283, 0.306691, 0.381363",\
              "0.222035, 0.238987, 0.262075, 0.306483, 0.381155",\
              "0.221723, 0.238675, 0.261763, 0.306171, 0.380843"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.222451, 0.239403, 0.262491, 0.306899, 0.381571",\
              "0.222347, 0.239299, 0.262387, 0.306795, 0.381467",\
              "0.222243, 0.239195, 0.262283, 0.306691, 0.381363",\
              "0.222035, 0.238987, 0.262075, 0.306483, 0.381155",\
              "0.221723, 0.238675, 0.261763, 0.306171, 0.380843"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.173380, 0.161080, 0.145280, 0.118780, 0.075380",\
              "0.192080, 0.179780, 0.163980, 0.137480, 0.094080",\
              "0.214980, 0.202680, 0.186880, 0.160380, 0.116980",\
              "0.248780, 0.236480, 0.220680, 0.194180, 0.150780",\
              "0.298680, 0.286380, 0.270580, 0.244080, 0.200680"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.173380, 0.161080, 0.145280, 0.118780, 0.075380",\
              "0.192080, 0.179780, 0.163980, 0.137480, 0.094080",\
              "0.214980, 0.202680, 0.186880, 0.160380, 0.116980",\
              "0.248780, 0.236480, 0.220680, 0.194180, 0.150780",\
              "0.298680, 0.286380, 0.270580, 0.244080, 0.200680"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000810 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002683" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003015" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.191168, 0.208016, 0.229856, 0.272808, 0.347272",\
              "0.183368, 0.200216, 0.222056, 0.265008, 0.339472",\
              "0.175776, 0.192624, 0.214464, 0.257416, 0.331880",\
              "0.171616, 0.188464, 0.210304, 0.253256, 0.327720",\
              "0.182536, 0.199384, 0.221224, 0.264176, 0.338640"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.191168, 0.208016, 0.229856, 0.272808, 0.347272",\
              "0.183368, 0.200216, 0.222056, 0.265008, 0.339472",\
              "0.175776, 0.192624, 0.214464, 0.257416, 0.331880",\
              "0.171616, 0.188464, 0.210304, 0.253256, 0.327720",\
              "0.182536, 0.199384, 0.221224, 0.264176, 0.338640"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.145320, 0.140520, 0.135220, 0.125720, 0.116220",\
              "0.165320, 0.160520, 0.155220, 0.145720, 0.136220",\
              "0.187820, 0.183020, 0.177720, 0.168220, 0.158720",\
              "0.222720, 0.217920, 0.212620, 0.203120, 0.193620",\
              "0.272220, 0.267420, 0.262120, 0.252620, 0.243120"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.145320, 0.140520, 0.135220, 0.125720, 0.116220",\
              "0.165320, 0.160520, 0.155220, 0.145720, 0.136220",\
              "0.187820, 0.183020, 0.177720, 0.168220, 0.158720",\
              "0.222720, 0.217920, 0.212620, 0.203120, 0.193620",\
              "0.272220, 0.267420, 0.262120, 0.252620, 0.243120"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000810 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002943" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003497" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.191168, 0.208016, 0.229856, 0.272808, 0.347272",\
              "0.183368, 0.200216, 0.222056, 0.265008, 0.339472",\
              "0.175776, 0.192624, 0.214464, 0.257416, 0.331880",\
              "0.171616, 0.188464, 0.210304, 0.253256, 0.327720",\
              "0.182536, 0.199384, 0.221224, 0.264176, 0.338640"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.191168, 0.208016, 0.229856, 0.272808, 0.347272",\
              "0.183368, 0.200216, 0.222056, 0.265008, 0.339472",\
              "0.175776, 0.192624, 0.214464, 0.257416, 0.331880",\
              "0.171616, 0.188464, 0.210304, 0.253256, 0.327720",\
              "0.182536, 0.199384, 0.221224, 0.264176, 0.338640"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.146120, 0.141320, 0.136020, 0.126520, 0.117020",\
              "0.166120, 0.161320, 0.156020, 0.146520, 0.137020",\
              "0.188620, 0.183820, 0.178520, 0.169020, 0.159520",\
              "0.223520, 0.218720, 0.213420, 0.203920, 0.194420",\
              "0.273020, 0.268220, 0.262920, 0.253420, 0.243920"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.146120, 0.141320, 0.136020, 0.126520, 0.117020",\
              "0.166120, 0.161320, 0.156020, 0.146520, 0.137020",\
              "0.188620, 0.183820, 0.178520, 0.169020, 0.159520",\
              "0.223520, 0.218720, 0.213420, 0.203920, 0.194420",\
              "0.273020, 0.268220, 0.262920, 0.253420, 0.243920"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.098045 ;
    }
}
}
