#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e436f1f6200 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v0x5e436f227dc0_0 .var "clk", 0 0;
v0x5e436f227e80_0 .net "instr_opcode", 5 0, L_0x5e436f23a6a0;  1 drivers
v0x5e436f227f40_0 .var/i "passedTests", 31 0;
v0x5e436f227fe0_0 .net "prog_count", 31 0, L_0x5e436f23a550;  1 drivers
v0x5e436f2280a0_0 .net "reg1_addr", 4 0, L_0x5e436f23a710;  1 drivers
v0x5e436f228190_0 .net "reg1_data", 31 0, L_0x5e436f23a8a0;  1 drivers
v0x5e436f228230_0 .net "reg2_addr", 4 0, L_0x5e436f23a9a0;  1 drivers
v0x5e436f2282d0_0 .net "reg2_data", 31 0, L_0x5e436f23aa60;  1 drivers
v0x5e436f228370_0 .var "rst", 0 0;
v0x5e436f228410_0 .var/i "totalTests", 31 0;
v0x5e436f2284d0_0 .net "write_reg_addr", 4 0, L_0x5e436f23ab20;  1 drivers
v0x5e436f228590_0 .net "write_reg_data", 31 0, L_0x5e436f23ac40;  1 drivers
E_0x5e436f1c1320 .event negedge, v0x5e436f21e800_0;
E_0x5e436f1c1490 .event negedge, v0x5e436f2245f0_0;
S_0x5e436f1f4d90 .scope task, "test_case" "test_case" 2 76, 2 76 0, S_0x5e436f1f6200;
 .timescale -9 -12;
v0x5e436f1e2a70_0 .var "instr_opcode_exp", 5 0;
v0x5e436f1ecf60_0 .var "prog_count_exp", 31 0;
v0x5e436f1eb690_0 .var "reg1_addr_exp", 4 0;
v0x5e436f21d6d0_0 .var "reg1_data_exp", 31 0;
v0x5e436f21d7b0_0 .var "reg2_addr_exp", 4 0;
v0x5e436f21d890_0 .var "reg2_data_exp", 31 0;
v0x5e436f21d970_0 .var "write_reg_addr_exp", 4 0;
v0x5e436f21da50_0 .var "write_reg_data_exp", 31 0;
E_0x5e436f1c1980 .event posedge, v0x5e436f21e800_0;
TD_processor_tb.test_case ;
    %wait E_0x5e436f1c1980;
    %load/vec4 v0x5e436f228410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e436f228410_0, 0, 32;
    %load/vec4 v0x5e436f227fe0_0;
    %load/vec4 v0x5e436f1ecf60_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x5e436f227e80_0;
    %load/vec4 v0x5e436f1e2a70_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_0.7, 14;
    %load/vec4 v0x5e436f2280a0_0;
    %load/vec4 v0x5e436f1eb690_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.7;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_0.6, 13;
    %load/vec4 v0x5e436f228190_0;
    %load/vec4 v0x5e436f21d6d0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.6;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_0.5, 12;
    %load/vec4 v0x5e436f228230_0;
    %load/vec4 v0x5e436f21d7b0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.4, 11;
    %load/vec4 v0x5e436f2282d0_0;
    %load/vec4 v0x5e436f21d890_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v0x5e436f2284d0_0;
    %load/vec4 v0x5e436f21d970_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x5e436f228590_0;
    %load/vec4 v0x5e436f21da50_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5e436f227f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e436f227f40_0, 0, 32;
    %vpi_call 2 99 "$display", "passed." {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 101 "$display", "\012failed - expected: PC = %h, opcode = %h, src1_addr = %h, src1_out = %h, src2_addr = %h, src2_out = %h, dst_addr = %h dst_data = %h", v0x5e436f1ecf60_0, v0x5e436f1e2a70_0, v0x5e436f1eb690_0, v0x5e436f21d6d0_0, v0x5e436f21d7b0_0, v0x5e436f21d890_0, v0x5e436f21d970_0, v0x5e436f21da50_0 {0 0 0};
    %vpi_call 2 103 "$display", "       - got     : PC = %h, opcode = %h, src1_addr = %h, src1_out = %h, src2_addr = %h, src2_out = %h, dst_addr = %h dst_data = %h", v0x5e436f227fe0_0, v0x5e436f227e80_0, v0x5e436f2280a0_0, v0x5e436f228190_0, v0x5e436f228230_0, v0x5e436f2282d0_0, v0x5e436f2284d0_0, v0x5e436f228590_0 {0 0 0};
T_0.1 ;
    %end;
S_0x5e436f1f5080 .scope module, "uut" "lab04" 2 46, 3 418 0, S_0x5e436f1f6200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "src1_addr";
    .port_info 5 /OUTPUT 32 "src1_out";
    .port_info 6 /OUTPUT 5 "src2_addr";
    .port_info 7 /OUTPUT 32 "src2_out";
    .port_info 8 /OUTPUT 5 "dst_addr";
    .port_info 9 /OUTPUT 32 "dst_data";
L_0x71877005a018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x5e436f228c40 .functor BUFZ 2, L_0x71877005a018, C4<00>, C4<00>, C4<00>;
L_0x5e436f228df0 .functor BUFZ 32, L_0x5e436f23a260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e436f23a490 .functor AND 1, v0x5e436f223260_0, v0x5e436f222bc0_0, C4<1>, C4<1>;
L_0x5e436f23a550 .functor BUFZ 32, v0x5e436f2250c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e436f23a6a0 .functor BUFZ 6, L_0x5e436f2397b0, C4<000000>, C4<000000>, C4<000000>;
L_0x5e436f23a710 .functor BUFZ 5, L_0x5e436f2398d0, C4<00000>, C4<00000>, C4<00000>;
L_0x5e436f23a8a0 .functor BUFZ 32, L_0x5e436f228870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e436f23a9a0 .functor BUFZ 5, L_0x5e436f239a00, C4<00000>, C4<00000>, C4<00000>;
L_0x5e436f23aa60 .functor BUFZ 32, L_0x5e436f228b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e436f23ab20 .functor BUFZ 5, v0x5e436f21f5b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5e436f23ac40 .functor BUFZ 32, v0x5e436f21fb80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e436f2253c0_0 .net "PC", 31 0, L_0x5e436f23a550;  alias, 1 drivers
v0x5e436f2254c0_0 .net "PC_temp", 31 0, v0x5e436f2250c0_0;  1 drivers
v0x5e436f2255d0_0 .net *"_ivl_10", 31 0, L_0x5e436f228df0;  1 drivers
v0x5e436f225690_0 .net *"_ivl_5", 1 0, L_0x5e436f228c40;  1 drivers
v0x5e436f225770_0 .net "adder", 31 0, v0x5e436f222a00_0;  1 drivers
v0x5e436f2258d0_0 .net "aluOp", 1 0, v0x5e436f2230b0_0;  1 drivers
v0x5e436f2259e0_0 .net "aluSrc", 0 0, v0x5e436f223190_0;  1 drivers
v0x5e436f225ad0_0 .net "branch", 0 0, v0x5e436f223260_0;  1 drivers
v0x5e436f225b70_0 .net "clk", 0 0, v0x5e436f227dc0_0;  1 drivers
v0x5e436f225ca0_0 .net "const2b0", 1 0, L_0x71877005a018;  1 drivers
v0x5e436f225d60_0 .net "dataIn", 31 0, v0x5e436f220b60_0;  1 drivers
v0x5e436f225e20_0 .net "dst_addr", 4 0, L_0x5e436f23ab20;  alias, 1 drivers
v0x5e436f225f00_0 .net "dst_addr_temp", 4 0, v0x5e436f21f5b0_0;  1 drivers
v0x5e436f225fc0_0 .net "dst_data", 31 0, L_0x5e436f23ac40;  alias, 1 drivers
v0x5e436f2260a0_0 .net "dst_data_temp", 31 0, v0x5e436f21fb80_0;  1 drivers
v0x5e436f2261b0_0 .net "memRead", 0 0, v0x5e436f2233d0_0;  1 drivers
v0x5e436f2262a0_0 .net "memToReg", 0 0, v0x5e436f2234c0_0;  1 drivers
v0x5e436f226390_0 .net "memWrite", 0 0, v0x5e436f223590_0;  1 drivers
v0x5e436f226480_0 .net "opcode", 5 0, L_0x5e436f23a6a0;  alias, 1 drivers
v0x5e436f226560_0 .net "opcode_temp", 5 0, L_0x5e436f2397b0;  1 drivers
v0x5e436f226620_0 .net "readData", 31 0, L_0x5e436f2393a0;  1 drivers
v0x5e436f226710_0 .net "regDst", 0 0, v0x5e436f223660_0;  1 drivers
v0x5e436f226800_0 .net "rst", 0 0, v0x5e436f228370_0;  1 drivers
v0x5e436f2268f0_0 .net "s0", 0 0, v0x5e436f223730_0;  1 drivers
v0x5e436f2269e0_0 .net "s1", 15 0, L_0x5e436f239c10;  1 drivers
v0x5e436f226aa0_0 .net "s10", 31 0, L_0x5e436f239030;  1 drivers
v0x5e436f226b40_0 .net "s11", 7 0, L_0x5e436f239d00;  1 drivers
v0x5e436f226be0_0 .net "s12", 7 0, L_0x5e436f238f40;  1 drivers
v0x5e436f226c80_0 .net "s13", 31 0, L_0x5e436f2396a0;  1 drivers
v0x5e436f226d20_0 .net "s14", 33 0, L_0x5e436f228d00;  1 drivers
v0x5e436f226de0_0 .net "s2", 4 0, L_0x5e436f239b70;  1 drivers
v0x5e436f226ea0_0 .net "s3", 5 0, L_0x5e436f23a390;  1 drivers
v0x5e436f226f40_0 .net "s4", 3 0, v0x5e436f2210b0_0;  1 drivers
v0x5e436f227030_0 .net "s5", 31 0, v0x5e436f220380_0;  1 drivers
v0x5e436f227140_0 .net "s6", 0 0, v0x5e436f222bc0_0;  1 drivers
v0x5e436f2271e0_0 .net "s7", 31 0, v0x5e436f221910_0;  1 drivers
v0x5e436f227280_0 .net "s8", 0 0, L_0x5e436f23a490;  1 drivers
v0x5e436f227320_0 .net "s9", 31 0, v0x5e436f222150_0;  1 drivers
v0x5e436f227410_0 .net "signEX", 31 0, L_0x5e436f23a260;  1 drivers
v0x5e436f227520_0 .net "src1_addr", 4 0, L_0x5e436f23a710;  alias, 1 drivers
v0x5e436f227600_0 .net "src1_addr_temp", 4 0, L_0x5e436f2398d0;  1 drivers
v0x5e436f2276c0_0 .net "src1_out", 31 0, L_0x5e436f23a8a0;  alias, 1 drivers
v0x5e436f227780_0 .net "src1_out_temp", 31 0, L_0x5e436f228870;  1 drivers
v0x5e436f227890_0 .net "src2_addr", 4 0, L_0x5e436f23a9a0;  alias, 1 drivers
v0x5e436f227970_0 .net "src2_addr_temp", 4 0, L_0x5e436f239a00;  1 drivers
v0x5e436f227a80_0 .net "src2_out", 31 0, L_0x5e436f23aa60;  alias, 1 drivers
v0x5e436f227b60_0 .net "src2_out_temp", 31 0, L_0x5e436f228b40;  1 drivers
L_0x5e436f228d00 .concat8 [ 2 32 0 0], L_0x5e436f228c40, L_0x5e436f228df0;
L_0x5e436f238f40 .part v0x5e436f2250c0_0, 2, 8;
L_0x5e436f239030 .part L_0x5e436f228d00, 0, 32;
L_0x5e436f2397b0 .part L_0x5e436f2396a0, 26, 6;
L_0x5e436f2398d0 .part L_0x5e436f2396a0, 21, 5;
L_0x5e436f239a00 .part L_0x5e436f2396a0, 16, 5;
L_0x5e436f239b70 .part L_0x5e436f2396a0, 11, 5;
L_0x5e436f239c10 .part L_0x5e436f2396a0, 0, 16;
L_0x5e436f239d00 .part v0x5e436f222a00_0, 0, 8;
L_0x5e436f23a390 .part L_0x5e436f239c10, 0, 6;
S_0x5e436f1f5400 .scope module, "DIG_BitExtender_i9" "DIG_BitExtender" 3 567, 3 338 0, S_0x5e436f1f5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x5e436f1eb730 .param/l "inputBits" 0 3 339, +C4<00000000000000000000000000010000>;
P_0x5e436f1eb770 .param/l "outputBits" 0 3 340, +C4<00000000000000000000000000100000>;
v0x5e436f21dd10_0 .net *"_ivl_1", 0 0, L_0x5e436f239da0;  1 drivers
v0x5e436f21de10_0 .net *"_ivl_2", 15 0, L_0x5e436f239e40;  1 drivers
v0x5e436f21def0_0 .net "in", 15 0, L_0x5e436f239c10;  alias, 1 drivers
v0x5e436f21dfb0_0 .net "out", 31 0, L_0x5e436f23a260;  alias, 1 drivers
L_0x5e436f239da0 .part L_0x5e436f239c10, 15, 1;
LS_0x5e436f239e40_0_0 .concat [ 1 1 1 1], L_0x5e436f239da0, L_0x5e436f239da0, L_0x5e436f239da0, L_0x5e436f239da0;
LS_0x5e436f239e40_0_4 .concat [ 1 1 1 1], L_0x5e436f239da0, L_0x5e436f239da0, L_0x5e436f239da0, L_0x5e436f239da0;
LS_0x5e436f239e40_0_8 .concat [ 1 1 1 1], L_0x5e436f239da0, L_0x5e436f239da0, L_0x5e436f239da0, L_0x5e436f239da0;
LS_0x5e436f239e40_0_12 .concat [ 1 1 1 1], L_0x5e436f239da0, L_0x5e436f239da0, L_0x5e436f239da0, L_0x5e436f239da0;
L_0x5e436f239e40 .concat [ 4 4 4 4], LS_0x5e436f239e40_0_0, LS_0x5e436f239e40_0_4, LS_0x5e436f239e40_0_8, LS_0x5e436f239e40_0_12;
L_0x5e436f23a260 .concat [ 16 16 0 0], L_0x5e436f239c10, L_0x5e436f239e40;
S_0x5e436f1f5780 .scope module, "DIG_RAMDualAccess_i7" "DIG_RAMDualAccess" 3 535, 3 210 0, S_0x5e436f1f5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 8 "1A";
    .port_info 3 /INPUT 8 "2A";
    .port_info 4 /INPUT 32 "1Din";
    .port_info 5 /INPUT 1 "str";
    .port_info 6 /OUTPUT 32 "1D";
    .port_info 7 /OUTPUT 32 "2D";
P_0x5e436f1f66e0 .param/l "AddrBits" 0 3 213, +C4<00000000000000000000000000001000>;
P_0x5e436f1f6720 .param/l "Bits" 0 3 212, +C4<00000000000000000000000000100000>;
L_0x5e436f2396a0 .functor BUFZ 32, L_0x5e436f239490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e436f21e340_0 .net "1A", 7 0, L_0x5e436f239d00;  alias, 1 drivers
v0x5e436f21e420_0 .net "1D", 31 0, L_0x5e436f2393a0;  alias, 1 drivers
v0x5e436f21e500_0 .net "1Din", 31 0, L_0x5e436f228b40;  alias, 1 drivers
v0x5e436f21e5f0_0 .net "2A", 7 0, L_0x5e436f238f40;  alias, 1 drivers
v0x5e436f21e6d0_0 .net "2D", 31 0, L_0x5e436f2396a0;  alias, 1 drivers
v0x5e436f21e800_0 .net "C", 0 0, v0x5e436f227dc0_0;  alias, 1 drivers
v0x5e436f21e8c0_0 .net *"_ivl_0", 31 0, L_0x5e436f239170;  1 drivers
v0x5e436f21e9a0_0 .net *"_ivl_10", 31 0, L_0x5e436f239490;  1 drivers
v0x5e436f21ea80_0 .net *"_ivl_12", 9 0, L_0x5e436f239560;  1 drivers
L_0x71877005a210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e436f21eb60_0 .net *"_ivl_15", 1 0, L_0x71877005a210;  1 drivers
v0x5e436f21ec40_0 .net *"_ivl_2", 9 0, L_0x5e436f239210;  1 drivers
L_0x71877005a1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e436f21ed20_0 .net *"_ivl_5", 1 0, L_0x71877005a1c8;  1 drivers
o0x7187700a34f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5e436f21ee00_0 name=_ivl_6
v0x5e436f21eee0_0 .net "ld", 0 0, v0x5e436f2233d0_0;  alias, 1 drivers
v0x5e436f21efa0 .array "memory", 255 0, 31 0;
v0x5e436f21f060_0 .net "str", 0 0, v0x5e436f223590_0;  alias, 1 drivers
L_0x5e436f239170 .array/port v0x5e436f21efa0, L_0x5e436f239210;
L_0x5e436f239210 .concat [ 8 2 0 0], L_0x5e436f239d00, L_0x71877005a1c8;
L_0x5e436f2393a0 .functor MUXZ 32, o0x7187700a34f8, L_0x5e436f239170, v0x5e436f2233d0_0, C4<>;
L_0x5e436f239490 .array/port v0x5e436f21efa0, L_0x5e436f239560;
L_0x5e436f239560 .concat [ 8 2 0 0], L_0x5e436f238f40, L_0x71877005a210;
S_0x5e436f1f5b00 .scope module, "Mux_2x1_NBits_i10" "Mux_2x1_NBits" 3 575, 3 191 0, S_0x5e436f1f5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "in_0";
    .port_info 2 /INPUT 5 "in_1";
    .port_info 3 /OUTPUT 5 "out";
P_0x5e436f21f220 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000000101>;
v0x5e436f21f3d0_0 .net "in_0", 4 0, L_0x5e436f239a00;  alias, 1 drivers
v0x5e436f21f4d0_0 .net "in_1", 4 0, L_0x5e436f239b70;  alias, 1 drivers
v0x5e436f21f5b0_0 .var "out", 4 0;
v0x5e436f21f6a0_0 .net "sel", 0 0, v0x5e436f223660_0;  alias, 1 drivers
E_0x5e436f1805f0 .event anyedge, v0x5e436f21f6a0_0, v0x5e436f21f3d0_0, v0x5e436f21f4d0_0;
S_0x5e436f1f5e80 .scope module, "Mux_2x1_NBits_i12" "Mux_2x1_NBits" 3 590, 3 191 0, S_0x5e436f1f5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5e436f21f880 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5e436f21f990_0 .net "in_0", 31 0, v0x5e436f222a00_0;  alias, 1 drivers
v0x5e436f21fa90_0 .net "in_1", 31 0, L_0x5e436f2393a0;  alias, 1 drivers
v0x5e436f21fb80_0 .var "out", 31 0;
v0x5e436f21fc50_0 .net "sel", 0 0, v0x5e436f2234c0_0;  alias, 1 drivers
E_0x5e436f204460 .event anyedge, v0x5e436f21fc50_0, v0x5e436f21f990_0, v0x5e436f21e420_0;
S_0x5e436f21fde0 .scope module, "Mux_2x1_NBits_i5" "Mux_2x1_NBits" 3 515, 3 191 0, S_0x5e436f1f5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5e436f220010 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5e436f2201a0_0 .net "in_0", 31 0, L_0x5e436f228b40;  alias, 1 drivers
v0x5e436f2202b0_0 .net "in_1", 31 0, L_0x5e436f23a260;  alias, 1 drivers
v0x5e436f220380_0 .var "out", 31 0;
v0x5e436f220450_0 .net "sel", 0 0, v0x5e436f223190_0;  alias, 1 drivers
E_0x5e436f220120 .event anyedge, v0x5e436f220450_0, v0x5e436f21e500_0, v0x5e436f21dfb0_0;
S_0x5e436f2205e0 .scope module, "Mux_2x1_NBits_i6" "Mux_2x1_NBits" 3 524, 3 191 0, S_0x5e436f1f5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5e436f2207c0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5e436f220980_0 .net "in_0", 31 0, v0x5e436f221910_0;  alias, 1 drivers
v0x5e436f220a80_0 .net "in_1", 31 0, v0x5e436f222150_0;  alias, 1 drivers
v0x5e436f220b60_0 .var "out", 31 0;
v0x5e436f220c50_0 .net "sel", 0 0, L_0x5e436f23a490;  alias, 1 drivers
E_0x5e436f220900 .event anyedge, v0x5e436f220c50_0, v0x5e436f220980_0, v0x5e436f220a80_0;
S_0x5e436f220de0 .scope module, "alu_control_i11" "alu_control" 3 582, 3 389 0, S_0x5e436f1f5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x5e436f2210b0_0 .var "alu_control", 3 0;
v0x5e436f2211b0_0 .net "alu_op", 1 0, v0x5e436f2230b0_0;  alias, 1 drivers
v0x5e436f221290_0 .net "funct", 5 0, L_0x5e436f23a390;  alias, 1 drivers
E_0x5e436f221030 .event anyedge, v0x5e436f2211b0_0, v0x5e436f221290_0;
S_0x5e436f2213d0 .scope module, "alu_i2" "alu" 3 489, 3 155 0, S_0x5e436f1f5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5e436f221640_0 .net "A", 31 0, v0x5e436f2250c0_0;  alias, 1 drivers
L_0x71877005a138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5e436f221740_0 .net "B", 31 0, L_0x71877005a138;  1 drivers
L_0x71877005a0f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5e436f221820_0 .net "alu_control", 3 0, L_0x71877005a0f0;  1 drivers
v0x5e436f221910_0 .var "result", 31 0;
v0x5e436f221a00_0 .var "temp", 31 0;
v0x5e436f221b10_0 .var "zero", 0 0;
E_0x5e436f2215e0 .event anyedge, v0x5e436f221740_0, v0x5e436f221640_0, v0x5e436f221820_0;
S_0x5e436f221c70 .scope module, "alu_i3" "alu" 3 498, 3 155 0, S_0x5e436f1f5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5e436f221ed0_0 .net "A", 31 0, v0x5e436f221910_0;  alias, 1 drivers
v0x5e436f221fb0_0 .net "B", 31 0, L_0x5e436f239030;  alias, 1 drivers
L_0x71877005a180 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5e436f222090_0 .net "alu_control", 3 0, L_0x71877005a180;  1 drivers
v0x5e436f222150_0 .var "result", 31 0;
v0x5e436f222240_0 .var "temp", 31 0;
v0x5e436f222350_0 .var "zero", 0 0;
E_0x5e436f221e50 .event anyedge, v0x5e436f221fb0_0, v0x5e436f220980_0, v0x5e436f222090_0;
S_0x5e436f2224b0 .scope module, "alu_i4" "alu" 3 505, 3 155 0, S_0x5e436f1f5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5e436f222710_0 .net "A", 31 0, L_0x5e436f228870;  alias, 1 drivers
v0x5e436f222810_0 .net "B", 31 0, v0x5e436f220380_0;  alias, 1 drivers
v0x5e436f222900_0 .net "alu_control", 3 0, v0x5e436f2210b0_0;  alias, 1 drivers
v0x5e436f222a00_0 .var "result", 31 0;
v0x5e436f222ad0_0 .var "temp", 31 0;
v0x5e436f222bc0_0 .var "zero", 0 0;
E_0x5e436f222690 .event anyedge, v0x5e436f220380_0, v0x5e436f222710_0, v0x5e436f2210b0_0;
S_0x5e436f222d20 .scope module, "control_unit_i8" "control_unit" 3 552, 3 269 0, S_0x5e436f1f5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x5e436f2230b0_0 .var "alu_op", 1 0;
v0x5e436f223190_0 .var "alu_src", 0 0;
v0x5e436f223260_0 .var "branch", 0 0;
v0x5e436f223330_0 .net "instr_op", 5 0, L_0x5e436f2397b0;  alias, 1 drivers
v0x5e436f2233d0_0 .var "mem_read", 0 0;
v0x5e436f2234c0_0 .var "mem_to_reg", 0 0;
v0x5e436f223590_0 .var "mem_write", 0 0;
v0x5e436f223660_0 .var "reg_dst", 0 0;
v0x5e436f223730_0 .var "reg_write", 0 0;
E_0x5e436f223030 .event anyedge, v0x5e436f223330_0;
S_0x5e436f223920 .scope module, "cpu_registers_i1" "cpu_registers" 3 475, 3 81 0, S_0x5e436f1f5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "src1_addr";
    .port_info 4 /INPUT 5 "src2_addr";
    .port_info 5 /INPUT 5 "dst_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "src1_out";
    .port_info 8 /OUTPUT 32 "src2_out";
L_0x5e436f228870 .functor BUFZ 32, L_0x5e436f228630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e436f228b40 .functor BUFZ 32, L_0x5e436f228930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e436f223be0 .array "RFILE", 0 31, 31 0;
v0x5e436f223cc0_0 .net *"_ivl_0", 31 0, L_0x5e436f228630;  1 drivers
v0x5e436f223da0_0 .net *"_ivl_10", 6 0, L_0x5e436f2289d0;  1 drivers
L_0x71877005a0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e436f223e90_0 .net *"_ivl_13", 1 0, L_0x71877005a0a8;  1 drivers
v0x5e436f223f70_0 .net *"_ivl_2", 6 0, L_0x5e436f228730;  1 drivers
L_0x71877005a060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e436f2240a0_0 .net *"_ivl_5", 1 0, L_0x71877005a060;  1 drivers
v0x5e436f224180_0 .net *"_ivl_8", 31 0, L_0x5e436f228930;  1 drivers
v0x5e436f224260_0 .net "clk", 0 0, v0x5e436f227dc0_0;  alias, 1 drivers
v0x5e436f224300_0 .net "data_in", 31 0, v0x5e436f21fb80_0;  alias, 1 drivers
v0x5e436f224460_0 .net "dst_addr", 4 0, v0x5e436f21f5b0_0;  alias, 1 drivers
v0x5e436f224530_0 .var/i "i", 31 0;
v0x5e436f2245f0_0 .net "rst", 0 0, v0x5e436f228370_0;  alias, 1 drivers
v0x5e436f2246b0_0 .net "src1_addr", 4 0, L_0x5e436f2398d0;  alias, 1 drivers
v0x5e436f224790_0 .net "src1_out", 31 0, L_0x5e436f228870;  alias, 1 drivers
v0x5e436f224880_0 .net "src2_addr", 4 0, L_0x5e436f239a00;  alias, 1 drivers
v0x5e436f224950_0 .net "src2_out", 31 0, L_0x5e436f228b40;  alias, 1 drivers
v0x5e436f2249f0_0 .net "write_en", 0 0, v0x5e436f223730_0;  alias, 1 drivers
L_0x5e436f228630 .array/port v0x5e436f223be0, L_0x5e436f228730;
L_0x5e436f228730 .concat [ 5 2 0 0], L_0x5e436f2398d0, L_0x71877005a060;
L_0x5e436f228930 .array/port v0x5e436f223be0, L_0x5e436f2289d0;
L_0x5e436f2289d0 .concat [ 5 2 0 0], L_0x5e436f239a00, L_0x71877005a0a8;
S_0x5e436f224be0 .scope module, "gen_register_i0" "gen_register" 3 467, 3 29 0, S_0x5e436f1f5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x5e436f224d70 .param/l "WORD_SIZE" 0 3 31, +C4<00000000000000000000000000100000>;
v0x5e436f224ef0_0 .net "clk", 0 0, v0x5e436f227dc0_0;  alias, 1 drivers
v0x5e436f225000_0 .net "data_in", 31 0, v0x5e436f220b60_0;  alias, 1 drivers
v0x5e436f2250c0_0 .var "data_out", 31 0;
v0x5e436f2251c0_0 .net "rst", 0 0, v0x5e436f228370_0;  alias, 1 drivers
v0x5e436f225290_0 .net "write_en", 0 0, v0x5e436f227dc0_0;  alias, 1 drivers
E_0x5e436f224e70 .event posedge, v0x5e436f21e800_0, v0x5e436f2245f0_0;
    .scope S_0x5e436f224be0;
T_1 ;
    %wait E_0x5e436f224e70;
    %load/vec4 v0x5e436f2251c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e436f2250c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5e436f224ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5e436f225290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5e436f225000_0;
    %assign/vec4 v0x5e436f2250c0_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5e436f223920;
T_2 ;
    %wait E_0x5e436f1c1980;
    %load/vec4 v0x5e436f2245f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f224530_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5e436f224530_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5e436f224530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e436f223be0, 0, 4;
    %load/vec4 v0x5e436f224530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e436f224530_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5e436f2249f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5e436f224300_0;
    %load/vec4 v0x5e436f224460_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e436f223be0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5e436f2213d0;
T_3 ;
    %wait E_0x5e436f2215e0;
    %load/vec4 v0x5e436f221820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f221a00_0, 0, 32;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x5e436f221640_0;
    %load/vec4 v0x5e436f221740_0;
    %and;
    %store/vec4 v0x5e436f221910_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x5e436f221640_0;
    %load/vec4 v0x5e436f221740_0;
    %or;
    %store/vec4 v0x5e436f221910_0, 0, 32;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x5e436f221640_0;
    %load/vec4 v0x5e436f221740_0;
    %add;
    %store/vec4 v0x5e436f221910_0, 0, 32;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x5e436f221640_0;
    %load/vec4 v0x5e436f221740_0;
    %sub;
    %store/vec4 v0x5e436f221910_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x5e436f221640_0;
    %load/vec4 v0x5e436f221740_0;
    %or;
    %inv;
    %store/vec4 v0x5e436f221910_0, 0, 32;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x5e436f221640_0;
    %load/vec4 v0x5e436f221740_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0x5e436f221910_0, 0, 32;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5e436f221910_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 1;
    %store/vec4 v0x5e436f221b10_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5e436f221c70;
T_4 ;
    %wait E_0x5e436f221e50;
    %load/vec4 v0x5e436f222090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f222240_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x5e436f221ed0_0;
    %load/vec4 v0x5e436f221fb0_0;
    %and;
    %store/vec4 v0x5e436f222150_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x5e436f221ed0_0;
    %load/vec4 v0x5e436f221fb0_0;
    %or;
    %store/vec4 v0x5e436f222150_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x5e436f221ed0_0;
    %load/vec4 v0x5e436f221fb0_0;
    %add;
    %store/vec4 v0x5e436f222150_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x5e436f221ed0_0;
    %load/vec4 v0x5e436f221fb0_0;
    %sub;
    %store/vec4 v0x5e436f222150_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x5e436f221ed0_0;
    %load/vec4 v0x5e436f221fb0_0;
    %or;
    %inv;
    %store/vec4 v0x5e436f222150_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5e436f221ed0_0;
    %load/vec4 v0x5e436f221fb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x5e436f222150_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5e436f222150_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %pad/s 1;
    %store/vec4 v0x5e436f222350_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5e436f2224b0;
T_5 ;
    %wait E_0x5e436f222690;
    %load/vec4 v0x5e436f222900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f222ad0_0, 0, 32;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x5e436f222710_0;
    %load/vec4 v0x5e436f222810_0;
    %and;
    %store/vec4 v0x5e436f222a00_0, 0, 32;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x5e436f222710_0;
    %load/vec4 v0x5e436f222810_0;
    %or;
    %store/vec4 v0x5e436f222a00_0, 0, 32;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x5e436f222710_0;
    %load/vec4 v0x5e436f222810_0;
    %add;
    %store/vec4 v0x5e436f222a00_0, 0, 32;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x5e436f222710_0;
    %load/vec4 v0x5e436f222810_0;
    %sub;
    %store/vec4 v0x5e436f222a00_0, 0, 32;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x5e436f222710_0;
    %load/vec4 v0x5e436f222810_0;
    %or;
    %inv;
    %store/vec4 v0x5e436f222a00_0, 0, 32;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x5e436f222710_0;
    %load/vec4 v0x5e436f222810_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %store/vec4 v0x5e436f222a00_0, 0, 32;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5e436f222a00_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 1;
    %store/vec4 v0x5e436f222bc0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5e436f21fde0;
T_6 ;
    %wait E_0x5e436f220120;
    %load/vec4 v0x5e436f220450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f220380_0, 0, 32;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x5e436f2201a0_0;
    %store/vec4 v0x5e436f220380_0, 0, 32;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x5e436f2202b0_0;
    %store/vec4 v0x5e436f220380_0, 0, 32;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5e436f2205e0;
T_7 ;
    %wait E_0x5e436f220900;
    %load/vec4 v0x5e436f220c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f220b60_0, 0, 32;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x5e436f220980_0;
    %store/vec4 v0x5e436f220b60_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x5e436f220a80_0;
    %store/vec4 v0x5e436f220b60_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5e436f1f5780;
T_8 ;
    %wait E_0x5e436f1c1980;
    %load/vec4 v0x5e436f21f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5e436f21e500_0;
    %load/vec4 v0x5e436f21e340_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e436f21efa0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5e436f222d20;
T_9 ;
    %wait E_0x5e436f223030;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e436f223660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e436f223260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e436f2233d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e436f2234c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e436f2230b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e436f223590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e436f223190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e436f223730_0, 0, 1;
    %load/vec4 v0x5e436f223330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e436f223260_0, 0, 1;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f223660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f223730_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e436f2230b0_0, 0, 2;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f223190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f223730_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f223190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f2234c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f223730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f2233d0_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f223190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f223590_0, 0, 1;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f223660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f223260_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e436f2230b0_0, 0, 2;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5e436f1f5b00;
T_10 ;
    %wait E_0x5e436f1805f0;
    %load/vec4 v0x5e436f21f6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5e436f21f5b0_0, 0, 5;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x5e436f21f3d0_0;
    %store/vec4 v0x5e436f21f5b0_0, 0, 5;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x5e436f21f4d0_0;
    %store/vec4 v0x5e436f21f5b0_0, 0, 5;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5e436f220de0;
T_11 ;
    %wait E_0x5e436f221030;
    %load/vec4 v0x5e436f2211b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e436f2210b0_0, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5e436f2211b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e436f2210b0_0, 0, 4;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5e436f221290_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e436f2210b0_0, 0, 4;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e436f2210b0_0, 0, 4;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e436f2210b0_0, 0, 4;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e436f2210b0_0, 0, 4;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e436f2210b0_0, 0, 4;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5e436f2210b0_0, 0, 4;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5e436f2210b0_0, 0, 4;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5e436f1f5e80;
T_12 ;
    %wait E_0x5e436f204460;
    %load/vec4 v0x5e436f21fc50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f21fb80_0, 0, 32;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x5e436f21f990_0;
    %store/vec4 v0x5e436f21fb80_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x5e436f21fa90_0;
    %store/vec4 v0x5e436f21fb80_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5e436f1f6200;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f227f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f228410_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x5e436f1f6200;
T_14 ;
    %vpi_call 2 38 "$dumpfile", "lab04.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5e436f1f6200;
T_15 ;
    %vpi_call 2 43 "$readmemb", "init.coe", v0x5e436f21efa0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5e436f1f6200;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e436f227dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f228370_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f227dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e436f228370_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e436f228370_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e436f227dc0_0, 0, 1;
T_16.0 ;
    %delay 50000, 0;
    %load/vec4 v0x5e436f227dc0_0;
    %inv;
    %store/vec4 v0x5e436f227dc0_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x5e436f1f6200;
T_17 ;
    %wait E_0x5e436f1c1490;
    %wait E_0x5e436f1c1320;
    %load/vec4 v0x5e436f228410_0;
    %addi 1, 0, 32;
    %vpi_call 2 115 "$write", "Test Case %0d: lw $v0 31($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f1ecf60_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5e436f1e2a70_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5e436f1eb690_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f21d6d0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5e436f21d7b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f21d890_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5e436f21d970_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x5e436f21da50_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x5e436f1f4d90;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x5e436f228410_0;
    %addi 1, 0, 32;
    %vpi_call 2 118 "$write", "Test Case %0d: add $v1 $v0 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5e436f1ecf60_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5e436f1e2a70_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5e436f1eb690_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x5e436f21d6d0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5e436f21d7b0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x5e436f21d890_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5e436f21d970_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x5e436f21da50_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x5e436f1f4d90;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x5e436f228410_0;
    %addi 1, 0, 32;
    %vpi_call 2 121 "$write", "Test Case %0d: sw $v1 132($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5e436f1ecf60_0, 0, 32;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x5e436f1e2a70_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5e436f1eb690_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f21d6d0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5e436f21d7b0_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x5e436f21d890_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5e436f21d970_0, 0, 5;
    %pushi/vec4 132, 0, 32;
    %store/vec4 v0x5e436f21da50_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x5e436f1f4d90;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x5e436f228410_0;
    %addi 1, 0, 32;
    %vpi_call 2 124 "$write", "Test Case %0d: sub $a0 $v1 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x5e436f1ecf60_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5e436f1e2a70_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5e436f1eb690_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x5e436f21d6d0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5e436f21d7b0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x5e436f21d890_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5e436f21d970_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x5e436f21da50_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x5e436f1f4d90;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x5e436f228410_0;
    %addi 1, 0, 32;
    %vpi_call 2 127 "$write", "Test Case %0d: addi $a1 $v1 12...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5e436f1ecf60_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x5e436f1e2a70_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5e436f1eb690_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x5e436f21d6d0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5e436f21d7b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f21d890_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5e436f21d970_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x5e436f21da50_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x5e436f1f4d90;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x5e436f228410_0;
    %addi 1, 0, 32;
    %vpi_call 2 130 "$write", "Test Case %0d: and $a2 $a1 $v1...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x5e436f1ecf60_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5e436f1e2a70_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5e436f1eb690_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x5e436f21d6d0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5e436f21d7b0_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x5e436f21d890_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5e436f21d970_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x5e436f21da50_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x5e436f1f4d90;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x5e436f228410_0;
    %addi 1, 0, 32;
    %vpi_call 2 133 "$write", "Test Case %0d: or $a3 $a2 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x5e436f1ecf60_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5e436f1e2a70_0, 0, 6;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5e436f1eb690_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x5e436f21d6d0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5e436f21d7b0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x5e436f21d890_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5e436f21d970_0, 0, 5;
    %pushi/vec4 254, 0, 32;
    %store/vec4 v0x5e436f21da50_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x5e436f1f4d90;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x5e436f228410_0;
    %addi 1, 0, 32;
    %vpi_call 2 136 "$write", "Test Case %0d: nor $t0 $a2 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x5e436f1ecf60_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5e436f1e2a70_0, 0, 6;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5e436f1eb690_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x5e436f21d6d0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5e436f21d7b0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x5e436f21d890_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5e436f21d970_0, 0, 5;
    %pushi/vec4 4294967041, 0, 32;
    %store/vec4 v0x5e436f21da50_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x5e436f1f4d90;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x5e436f228410_0;
    %addi 1, 0, 32;
    %vpi_call 2 139 "$write", "Test Case %0d: slt $a2 $a1 $a0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5e436f1ecf60_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5e436f1e2a70_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5e436f1eb690_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x5e436f21d6d0_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5e436f21d7b0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x5e436f21d890_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5e436f21d970_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f21da50_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x5e436f1f4d90;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x5e436f228410_0;
    %addi 1, 0, 32;
    %vpi_call 2 142 "$write", "Test Case %0d: beq $a2 $zero -8...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0x5e436f1ecf60_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5e436f1e2a70_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5e436f1eb690_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x5e436f21d6d0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5e436f21d7b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f21d890_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5e436f21d970_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x5e436f21da50_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x5e436f1f4d90;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x5e436f228410_0;
    %addi 1, 0, 32;
    %vpi_call 2 145 "$write", "Test Case %0d: lw $t0 132($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x5e436f1ecf60_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5e436f1e2a70_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5e436f1eb690_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e436f21d6d0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5e436f21d7b0_0, 0, 5;
    %pushi/vec4 4294967041, 0, 32;
    %store/vec4 v0x5e436f21d890_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5e436f21d970_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x5e436f21da50_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x5e436f1f4d90;
    %join;
    %vpi_call 2 148 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 149 "$display", "Testing complete\012Passed %0d / %0d tests.", v0x5e436f227f40_0, v0x5e436f228410_0 {0 0 0};
    %vpi_call 2 150 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab04_tb.v";
    "lab04.v";
