# VHDL-Pong 

Simple Pong implmentation done in VHDL on Xillinx ISE as part of a course project. I only indluded the VHDL file, but creating a relvant pin constraints file shouldn't be too difficult.

# Media
<img width="707" alt="image" src="https://github.com/user-attachments/assets/210e2d77-00de-4585-b1a2-d9f27455382e">

