#![no_std]
#![allow(non_camel_case_types, non_snake_case, non_upper_case_globals)]
#[repr(i32)]
pub enum IRQn_Type {
    NonMaskableInt_IRQn = -14,
    HardFault_IRQn = -13,
    MemoryManagement_IRQn = -12,
    BusFault_IRQn = -11,
    UsageFault_IRQn = -10,
    SVCall_IRQn = -5,
    DebugMonitor_IRQn = -4,
    PendSV_IRQn = -2,
    SysTick_IRQn = -1,
    WWDG_IRQn = 0,
    PVD_IRQn = 1,
    TAMP_STAMP_IRQn = 2,
    RTC_WKUP_IRQn = 3,
    FLASH_IRQn = 4,
    RCC_IRQn = 5,
    EXTI0_IRQn = 6,
    EXTI1_IRQn = 7,
    EXTI2_TSC_IRQn = 8,
    EXTI3_IRQn = 9,
    EXTI4_IRQn = 10,
    DMA1_Channel1_IRQn = 11,
    DMA1_Channel2_IRQn = 12,
    DMA1_Channel3_IRQn = 13,
    DMA1_Channel4_IRQn = 14,
    DMA1_Channel5_IRQn = 15,
    DMA1_Channel6_IRQn = 16,
    DMA1_Channel7_IRQn = 17,
    ADC1_2_IRQn = 18,
    CAN_TX_IRQn = 19,
    CAN_RX0_IRQn = 20,
    CAN_RX1_IRQn = 21,
    CAN_SCE_IRQn = 22,
    EXTI9_5_IRQn = 23,
    TIM1_BRK_TIM15_IRQn = 24,
    TIM1_UP_TIM16_IRQn = 25,
    TIM1_TRG_COM_TIM17_IRQn = 26,
    TIM1_CC_IRQn = 27,
    TIM2_IRQn = 28,
    TIM3_IRQn = 29,
    I2C1_EV_IRQn = 31,
    I2C1_ER_IRQn = 32,
    SPI1_IRQn = 35,
    USART1_IRQn = 37,
    USART2_IRQn = 38,
    USART3_IRQn = 39,
    EXTI15_10_IRQn = 40,
    RTC_Alarm_IRQn = 41,
    TIM6_DAC1_IRQn = 54,
    TIM7_DAC2_IRQn = 55,
    COMP2_IRQn = 64,
    COMP4_6_IRQn = 65,
    HRTIM1_Master_IRQn = 67,
    HRTIM1_TIMA_IRQn = 68,
    HRTIM1_TIMB_IRQn = 69,
    HRTIM1_TIMC_IRQn = 70,
    HRTIM1_TIMD_IRQn = 71,
    HRTIM1_TIME_IRQn = 72,
    HRTIM1_FLT_IRQn = 73,
    FPU_IRQn = 81,
}
#[repr(C)]
pub struct ADC_TypeDef {
    pub ISR: u32,
    pub IER: u32,
    pub CR: u32,
    pub CFGR: u32,
    pub RESERVED0: u32,
    pub SMPR1: u32,
    pub SMPR2: u32,
    pub RESERVED1: u32,
    pub TR1: u32,
    pub TR2: u32,
    pub TR3: u32,
    pub RESERVED2: u32,
    pub SQR1: u32,
    pub SQR2: u32,
    pub SQR3: u32,
    pub SQR4: u32,
    pub DR: u32,
    pub RESERVED3: u32,
    pub RESERVED4: u32,
    pub JSQR: u32,
    pub RESERVED5: [u32; 4],
    pub OFR1: u32,
    pub OFR2: u32,
    pub OFR3: u32,
    pub OFR4: u32,
    pub RESERVED6: [u32; 4],
    pub JDR1: u32,
    pub JDR2: u32,
    pub JDR3: u32,
    pub JDR4: u32,
    pub RESERVED7: [u32; 4],
    pub AWD2CR: u32,
    pub AWD3CR: u32,
    pub RESERVED8: u32,
    pub RESERVED9: u32,
    pub DIFSEL: u32,
    pub CALFACT: u32,
}
#[repr(C)]
pub struct ADC_Common_TypeDef {
    pub CSR: u32,
    pub RESERVED: u32,
    pub CCR: u32,
    pub CDR: u32,
}
#[repr(C)]
pub struct CAN_TxMailBox_TypeDef {
    pub TIR: u32,
    pub TDTR: u32,
    pub TDLR: u32,
    pub TDHR: u32,
}
#[repr(C)]
pub struct CAN_FIFOMailBox_TypeDef {
    pub RIR: u32,
    pub RDTR: u32,
    pub RDLR: u32,
    pub RDHR: u32,
}
#[repr(C)]
pub struct CAN_FilterRegister_TypeDef {
    pub FR1: u32,
    pub FR2: u32,
}
#[repr(C)]
pub struct CAN_TypeDef {
    pub MCR: u32,
    pub MSR: u32,
    pub TSR: u32,
    pub RF0R: u32,
    pub RF1R: u32,
    pub IER: u32,
    pub ESR: u32,
    pub BTR: u32,
    pub RESERVED0: [u32; 88],
    pub sTxMailBox: [u32; 3],
    pub sFIFOMailBox: [u32; 2],
    pub RESERVED1: [u32; 12],
    pub FMR: u32,
    pub FM1R: u32,
    pub RESERVED2: u32,
    pub FS1R: u32,
    pub RESERVED3: u32,
    pub FFA1R: u32,
    pub RESERVED4: u32,
    pub FA1R: u32,
    pub RESERVED5: [u32; 8],
    pub sFilterRegister: [u32; 28],
}
#[repr(C)]
pub struct COMP_TypeDef {
    pub CSR: u32,
}
#[repr(C)]
pub struct COMP_Common_TypeDef {
    pub CSR: u32,
}
#[repr(C)]
pub struct CRC_TypeDef {
    pub DR: u32,
    pub IDR: u32,
    pub RESERVED0: u32,
    pub RESERVED1: u32,
    pub CR: u32,
    pub RESERVED2: u32,
    pub INIT: u32,
    pub POL: u32,
}
#[repr(C)]
pub struct DAC_TypeDef {
    pub CR: u32,
    pub SWTRIGR: u32,
    pub DHR12R1: u32,
    pub DHR12L1: u32,
    pub DHR8R1: u32,
    pub DHR12R2: u32,
    pub DHR12L2: u32,
    pub DHR8R2: u32,
    pub DHR12RD: u32,
    pub DHR12LD: u32,
    pub DHR8RD: u32,
    pub DOR1: u32,
    pub DOR2: u32,
    pub SR: u32,
}
#[repr(C)]
pub struct DBGMCU_TypeDef {
    pub IDCODE: u32,
    pub CR: u32,
    pub APB1FZ: u32,
    pub APB2FZ: u32,
}
#[repr(C)]
pub struct DMA_Channel_TypeDef {
    pub CCR: u32,
    pub CNDTR: u32,
    pub CPAR: u32,
    pub CMAR: u32,
}
#[repr(C)]
pub struct DMA_TypeDef {
    pub ISR: u32,
    pub IFCR: u32,
}
#[repr(C)]
pub struct EXTI_TypeDef {
    pub IMR: u32,
    pub EMR: u32,
    pub RTSR: u32,
    pub FTSR: u32,
    pub SWIER: u32,
    pub PR: u32,
    pub RESERVED1: u32,
    pub RESERVED2: u32,
    pub IMR2: u32,
    pub EMR2: u32,
    pub RTSR2: u32,
    pub FTSR2: u32,
    pub SWIER2: u32,
    pub PR2: u32,
}
#[repr(C)]
pub struct FLASH_TypeDef {
    pub ACR: u32,
    pub KEYR: u32,
    pub OPTKEYR: u32,
    pub SR: u32,
    pub CR: u32,
    pub AR: u32,
    pub RESERVED: u32,
    pub OBR: u32,
    pub WRPR: u32,
}
#[repr(C)]
pub struct OB_TypeDef {
    pub RDP: u32,
    pub USER: u32,
    pub Data0: u32,
    pub Data1: u32,
    pub WRP0: u32,
    pub WRP1: u32,
}
#[repr(C)]
pub struct GPIO_TypeDef {
    pub MODER: u32,
    pub OTYPER: u32,
    pub OSPEEDR: u32,
    pub PUPDR: u32,
    pub IDR: u32,
    pub ODR: u32,
    pub BSRR: u32,
    pub LCKR: u32,
    pub AFR: [u32; 2],
    pub BRR: u32,
}
#[repr(C)]
pub struct OPAMP_TypeDef {
    pub CSR: u32,
}
#[repr(C)]
pub struct HRTIM_Master_TypeDef {
    pub MCR: u32,
    pub MISR: u32,
    pub MICR: u32,
    pub MDIER: u32,
    pub MCNTR: u32,
    pub MPER: u32,
    pub MREP: u32,
    pub MCMP1R: u32,
    pub RESERVED0: u32,
    pub MCMP2R: u32,
    pub MCMP3R: u32,
    pub MCMP4R: u32,
    pub RESERVED1: [u32; 20],
}
#[repr(C)]
pub struct HRTIM_Timerx_TypeDef {
    pub TIMxCR: u32,
    pub TIMxISR: u32,
    pub TIMxICR: u32,
    pub TIMxDIER: u32,
    pub CNTxR: u32,
    pub PERxR: u32,
    pub REPxR: u32,
    pub CMP1xR: u32,
    pub CMP1CxR: u32,
    pub CMP2xR: u32,
    pub CMP3xR: u32,
    pub CMP4xR: u32,
    pub CPT1xR: u32,
    pub CPT2xR: u32,
    pub DTxR: u32,
    pub SETx1R: u32,
    pub RSTx1R: u32,
    pub SETx2R: u32,
    pub RSTx2R: u32,
    pub EEFxR1: u32,
    pub EEFxR2: u32,
    pub RSTxR: u32,
    pub CHPxR: u32,
    pub CPT1xCR: u32,
    pub CPT2xCR: u32,
    pub OUTxR: u32,
    pub FLTxR: u32,
    pub RESERVED0: [u32; 5],
}
#[repr(C)]
pub struct HRTIM_Common_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub ISR: u32,
    pub ICR: u32,
    pub IER: u32,
    pub OENR: u32,
    pub ODISR: u32,
    pub ODSR: u32,
    pub BMCR: u32,
    pub BMTRGR: u32,
    pub BMCMPR: u32,
    pub BMPER: u32,
    pub EECR1: u32,
    pub EECR2: u32,
    pub EECR3: u32,
    pub ADC1R: u32,
    pub ADC2R: u32,
    pub ADC3R: u32,
    pub ADC4R: u32,
    pub DLLCR: u32,
    pub FLTINR1: u32,
    pub FLTINR2: u32,
    pub BDMUPR: u32,
    pub BDTAUPR: u32,
    pub BDTBUPR: u32,
    pub BDTCUPR: u32,
    pub BDTDUPR: u32,
    pub BDTEUPR: u32,
    pub BDMADR: u32,
}
#[repr(C)]
pub struct HRTIM_TypeDef {
    pub sMasterRegs: u32,
    pub sTimerxRegs: [u32; 5],
    pub RESERVED0: [u32; 32],
    pub sCommonRegs: u32,
}
#[repr(C)]
pub struct SYSCFG_TypeDef {
    pub CFGR1: u32,
    pub RCR: u32,
    pub EXTICR: [u32; 4],
    pub CFGR2: u32,
    pub RESERVED0: u32,
    pub RESERVED1: u32,
    pub RESERVED2: u32,
    pub RESERVED4: u32,
    pub RESERVED5: u32,
    pub RESERVED6: u32,
    pub RESERVED7: u32,
    pub RESERVED8: u32,
    pub RESERVED9: u32,
    pub RESERVED10: u32,
    pub RESERVED11: u32,
    pub RESERVED12: u32,
    pub RESERVED13: u32,
    pub CFGR3: u32,
}
#[repr(C)]
pub struct I2C_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub OAR1: u32,
    pub OAR2: u32,
    pub TIMINGR: u32,
    pub TIMEOUTR: u32,
    pub ISR: u32,
    pub ICR: u32,
    pub PECR: u32,
    pub RXDR: u32,
    pub TXDR: u32,
}
#[repr(C)]
pub struct IWDG_TypeDef {
    pub KR: u32,
    pub PR: u32,
    pub RLR: u32,
    pub SR: u32,
    pub WINR: u32,
}
#[repr(C)]
pub struct PWR_TypeDef {
    pub CR: u32,
    pub CSR: u32,
}
#[repr(C)]
pub struct RCC_TypeDef {
    pub CR: u32,
    pub CFGR: u32,
    pub CIR: u32,
    pub APB2RSTR: u32,
    pub APB1RSTR: u32,
    pub AHBENR: u32,
    pub APB2ENR: u32,
    pub APB1ENR: u32,
    pub BDCR: u32,
    pub CSR: u32,
    pub AHBRSTR: u32,
    pub CFGR2: u32,
    pub CFGR3: u32,
}
#[repr(C)]
pub struct RTC_TypeDef {
    pub TR: u32,
    pub DR: u32,
    pub CR: u32,
    pub ISR: u32,
    pub PRER: u32,
    pub WUTR: u32,
    pub RESERVED0: u32,
    pub ALRMAR: u32,
    pub ALRMBR: u32,
    pub WPR: u32,
    pub SSR: u32,
    pub SHIFTR: u32,
    pub TSTR: u32,
    pub TSDR: u32,
    pub TSSSR: u32,
    pub CALR: u32,
    pub TAFCR: u32,
    pub ALRMASSR: u32,
    pub ALRMBSSR: u32,
    pub RESERVED7: u32,
    pub BKP0R: u32,
    pub BKP1R: u32,
    pub BKP2R: u32,
    pub BKP3R: u32,
    pub BKP4R: u32,
}
#[repr(C)]
pub struct SPI_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub SR: u32,
    pub DR: u32,
    pub CRCPR: u32,
    pub RXCRCR: u32,
    pub TXCRCR: u32,
}
#[repr(C)]
pub struct TIM_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub SMCR: u32,
    pub DIER: u32,
    pub SR: u32,
    pub EGR: u32,
    pub CCMR1: u32,
    pub CCMR2: u32,
    pub CCER: u32,
    pub CNT: u32,
    pub PSC: u32,
    pub ARR: u32,
    pub RCR: u32,
    pub CCR1: u32,
    pub CCR2: u32,
    pub CCR3: u32,
    pub CCR4: u32,
    pub BDTR: u32,
    pub DCR: u32,
    pub DMAR: u32,
    pub OR: u32,
    pub CCMR3: u32,
    pub CCR5: u32,
    pub CCR6: u32,
}
#[repr(C)]
pub struct TSC_TypeDef {
    pub CR: u32,
    pub IER: u32,
    pub ICR: u32,
    pub ISR: u32,
    pub IOHCR: u32,
    pub RESERVED1: u32,
    pub IOASCR: u32,
    pub RESERVED2: u32,
    pub IOSCR: u32,
    pub RESERVED3: u32,
    pub IOCCR: u32,
    pub RESERVED4: u32,
    pub IOGCSR: u32,
    pub IOGXCR: [u32; 8],
}
#[repr(C)]
pub struct USART_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub CR3: u32,
    pub BRR: u32,
    pub GTPR: u32,
    pub RTOR: u32,
    pub RQR: u32,
    pub ISR: u32,
    pub ICR: u32,
    pub RDR: u32,
    pub RESERVED1: u32,
    pub TDR: u32,
    pub RESERVED2: u32,
}
#[repr(C)]
pub struct WWDG_TypeDef {
    pub CR: u32,
    pub CFR: u32,
    pub SR: u32,
}
pub const __CM4_REV: u32 = 0x0001;
pub const __MPU_PRESENT: u32 = 0;
pub const __NVIC_PRIO_BITS: u32 = 4;
pub const __Vendor_SysTickConfig: u32 = 0;
pub const __FPU_PRESENT: u32 = 1;
pub const FLASH_BASE: u32 = 0x08000000;
pub const CCMDATARAM_BASE: u32 = 0x10000000;
pub const SRAM_BASE: u32 = 0x20000000;
pub const PERIPH_BASE: u32 = 0x40000000;
pub const SRAM_BB_BASE: u32 = 0x22000000;
pub const PERIPH_BB_BASE: u32 = 0x42000000;
pub const APB1PERIPH_BASE: u32 = PERIPH_BASE;
pub const APB2PERIPH_BASE: u32 = PERIPH_BASE + 0x00010000;
pub const AHB1PERIPH_BASE: u32 = PERIPH_BASE + 0x00020000;
pub const AHB2PERIPH_BASE: u32 = PERIPH_BASE + 0x08000000;
pub const AHB3PERIPH_BASE: u32 = PERIPH_BASE + 0x10000000;
pub const TIM2_BASE: u32 = APB1PERIPH_BASE + 0x00000000;
pub const TIM3_BASE: u32 = APB1PERIPH_BASE + 0x00000400;
pub const TIM6_BASE: u32 = APB1PERIPH_BASE + 0x00001000;
pub const TIM7_BASE: u32 = APB1PERIPH_BASE + 0x00001400;
pub const RTC_BASE: u32 = APB1PERIPH_BASE + 0x00002800;
pub const WWDG_BASE: u32 = APB1PERIPH_BASE + 0x00002C00;
pub const IWDG_BASE: u32 = APB1PERIPH_BASE + 0x00003000;
pub const USART2_BASE: u32 = APB1PERIPH_BASE + 0x00004400;
pub const USART3_BASE: u32 = APB1PERIPH_BASE + 0x00004800;
pub const I2C1_BASE: u32 = APB1PERIPH_BASE + 0x00005400;
pub const CAN_BASE: u32 = APB1PERIPH_BASE + 0x00006400;
pub const PWR_BASE: u32 = APB1PERIPH_BASE + 0x00007000;
pub const DAC1_BASE: u32 = APB1PERIPH_BASE + 0x00007400;
pub const DAC2_BASE: u32 = APB1PERIPH_BASE + 0x00009800;
pub const DAC_BASE: u32 = DAC1_BASE;
pub const SYSCFG_BASE: u32 = APB2PERIPH_BASE + 0x00000000;
pub const COMP2_BASE: u32 = APB2PERIPH_BASE + 0x00000020;
pub const COMP4_BASE: u32 = APB2PERIPH_BASE + 0x00000028;
pub const COMP6_BASE: u32 = APB2PERIPH_BASE + 0x00000030;
pub const COMP_BASE: u32 = COMP2_BASE;
pub const OPAMP2_BASE: u32 = APB2PERIPH_BASE + 0x0000003C;
pub const OPAMP_BASE: u32 = OPAMP2_BASE;
pub const EXTI_BASE: u32 = APB2PERIPH_BASE + 0x00000400;
pub const TIM1_BASE: u32 = APB2PERIPH_BASE + 0x00002C00;
pub const SPI1_BASE: u32 = APB2PERIPH_BASE + 0x00003000;
pub const USART1_BASE: u32 = APB2PERIPH_BASE + 0x00003800;
pub const TIM15_BASE: u32 = APB2PERIPH_BASE + 0x00004000;
pub const TIM16_BASE: u32 = APB2PERIPH_BASE + 0x00004400;
pub const TIM17_BASE: u32 = APB2PERIPH_BASE + 0x00004800;
pub const HRTIM1_BASE: u32 = APB2PERIPH_BASE + 0x00007400;
pub const HRTIM1_TIMA_BASE: u32 = HRTIM1_BASE + 0x00000080;
pub const HRTIM1_TIMB_BASE: u32 = HRTIM1_BASE + 0x00000100;
pub const HRTIM1_TIMC_BASE: u32 = HRTIM1_BASE + 0x00000180;
pub const HRTIM1_TIMD_BASE: u32 = HRTIM1_BASE + 0x00000200;
pub const HRTIM1_TIME_BASE: u32 = HRTIM1_BASE + 0x00000280;
pub const HRTIM1_COMMON_BASE: u32 = HRTIM1_BASE + 0x00000380;
pub const DMA1_BASE: u32 = AHB1PERIPH_BASE + 0x00000000;
pub const DMA1_Channel1_BASE: u32 = AHB1PERIPH_BASE + 0x00000008;
pub const DMA1_Channel2_BASE: u32 = AHB1PERIPH_BASE + 0x0000001C;
pub const DMA1_Channel3_BASE: u32 = AHB1PERIPH_BASE + 0x00000030;
pub const DMA1_Channel4_BASE: u32 = AHB1PERIPH_BASE + 0x00000044;
pub const DMA1_Channel5_BASE: u32 = AHB1PERIPH_BASE + 0x00000058;
pub const DMA1_Channel6_BASE: u32 = AHB1PERIPH_BASE + 0x0000006C;
pub const DMA1_Channel7_BASE: u32 = AHB1PERIPH_BASE + 0x00000080;
pub const RCC_BASE: u32 = AHB1PERIPH_BASE + 0x00001000;
pub const FLASH_R_BASE: u32 = AHB1PERIPH_BASE + 0x00002000;
pub const OB_BASE: u32 = 0x1FFFF800;
pub const FLASHSIZE_BASE: u32 = 0x1FFFF7CC;
pub const UID_BASE: u32 = 0x1FFFF7AC;
pub const CRC_BASE: u32 = AHB1PERIPH_BASE + 0x00003000;
pub const TSC_BASE: u32 = AHB1PERIPH_BASE + 0x00004000;
pub const GPIOA_BASE: u32 = AHB2PERIPH_BASE + 0x00000000;
pub const GPIOB_BASE: u32 = AHB2PERIPH_BASE + 0x00000400;
pub const GPIOC_BASE: u32 = AHB2PERIPH_BASE + 0x00000800;
pub const GPIOD_BASE: u32 = AHB2PERIPH_BASE + 0x00000C00;
pub const GPIOF_BASE: u32 = AHB2PERIPH_BASE + 0x00001400;
pub const ADC1_BASE: u32 = AHB3PERIPH_BASE + 0x00000000;
pub const ADC2_BASE: u32 = AHB3PERIPH_BASE + 0x00000100;
pub const ADC1_2_COMMON_BASE: u32 = AHB3PERIPH_BASE + 0x00000300;
pub const DBGMCU_BASE: u32 = 0xE0042000;
pub const ADC1_2_COMMON: u32 = ADC12_COMMON;
pub const LSI_STARTUP_TIME: u32 = 85;
pub const ADC_ISR_ADRDY_Pos: u32 = 0;
pub const ADC_ISR_ADRDY_Msk: u32 = 0x1 << ADC_ISR_ADRDY_Pos;
pub const ADC_ISR_ADRDY: u32 = ADC_ISR_ADRDY_Msk;
pub const ADC_ISR_EOSMP_Pos: u32 = 1;
pub const ADC_ISR_EOSMP_Msk: u32 = 0x1 << ADC_ISR_EOSMP_Pos;
pub const ADC_ISR_EOSMP: u32 = ADC_ISR_EOSMP_Msk;
pub const ADC_ISR_EOC_Pos: u32 = 2;
pub const ADC_ISR_EOC_Msk: u32 = 0x1 << ADC_ISR_EOC_Pos;
pub const ADC_ISR_EOC: u32 = ADC_ISR_EOC_Msk;
pub const ADC_ISR_EOS_Pos: u32 = 3;
pub const ADC_ISR_EOS_Msk: u32 = 0x1 << ADC_ISR_EOS_Pos;
pub const ADC_ISR_EOS: u32 = ADC_ISR_EOS_Msk;
pub const ADC_ISR_OVR_Pos: u32 = 4;
pub const ADC_ISR_OVR_Msk: u32 = 0x1 << ADC_ISR_OVR_Pos;
pub const ADC_ISR_OVR: u32 = ADC_ISR_OVR_Msk;
pub const ADC_ISR_JEOC_Pos: u32 = 5;
pub const ADC_ISR_JEOC_Msk: u32 = 0x1 << ADC_ISR_JEOC_Pos;
pub const ADC_ISR_JEOC: u32 = ADC_ISR_JEOC_Msk;
pub const ADC_ISR_JEOS_Pos: u32 = 6;
pub const ADC_ISR_JEOS_Msk: u32 = 0x1 << ADC_ISR_JEOS_Pos;
pub const ADC_ISR_JEOS: u32 = ADC_ISR_JEOS_Msk;
pub const ADC_ISR_AWD1_Pos: u32 = 7;
pub const ADC_ISR_AWD1_Msk: u32 = 0x1 << ADC_ISR_AWD1_Pos;
pub const ADC_ISR_AWD1: u32 = ADC_ISR_AWD1_Msk;
pub const ADC_ISR_AWD2_Pos: u32 = 8;
pub const ADC_ISR_AWD2_Msk: u32 = 0x1 << ADC_ISR_AWD2_Pos;
pub const ADC_ISR_AWD2: u32 = ADC_ISR_AWD2_Msk;
pub const ADC_ISR_AWD3_Pos: u32 = 9;
pub const ADC_ISR_AWD3_Msk: u32 = 0x1 << ADC_ISR_AWD3_Pos;
pub const ADC_ISR_AWD3: u32 = ADC_ISR_AWD3_Msk;
pub const ADC_ISR_JQOVF_Pos: u32 = 10;
pub const ADC_ISR_JQOVF_Msk: u32 = 0x1 << ADC_ISR_JQOVF_Pos;
pub const ADC_ISR_JQOVF: u32 = ADC_ISR_JQOVF_Msk;
pub const ADC_ISR_ADRD: u32 = ADC_ISR_ADRDY;
pub const ADC_IER_ADRDYIE_Pos: u32 = 0;
pub const ADC_IER_ADRDYIE_Msk: u32 = 0x1 << ADC_IER_ADRDYIE_Pos;
pub const ADC_IER_ADRDYIE: u32 = ADC_IER_ADRDYIE_Msk;
pub const ADC_IER_EOSMPIE_Pos: u32 = 1;
pub const ADC_IER_EOSMPIE_Msk: u32 = 0x1 << ADC_IER_EOSMPIE_Pos;
pub const ADC_IER_EOSMPIE: u32 = ADC_IER_EOSMPIE_Msk;
pub const ADC_IER_EOCIE_Pos: u32 = 2;
pub const ADC_IER_EOCIE_Msk: u32 = 0x1 << ADC_IER_EOCIE_Pos;
pub const ADC_IER_EOCIE: u32 = ADC_IER_EOCIE_Msk;
pub const ADC_IER_EOSIE_Pos: u32 = 3;
pub const ADC_IER_EOSIE_Msk: u32 = 0x1 << ADC_IER_EOSIE_Pos;
pub const ADC_IER_EOSIE: u32 = ADC_IER_EOSIE_Msk;
pub const ADC_IER_OVRIE_Pos: u32 = 4;
pub const ADC_IER_OVRIE_Msk: u32 = 0x1 << ADC_IER_OVRIE_Pos;
pub const ADC_IER_OVRIE: u32 = ADC_IER_OVRIE_Msk;
pub const ADC_IER_JEOCIE_Pos: u32 = 5;
pub const ADC_IER_JEOCIE_Msk: u32 = 0x1 << ADC_IER_JEOCIE_Pos;
pub const ADC_IER_JEOCIE: u32 = ADC_IER_JEOCIE_Msk;
pub const ADC_IER_JEOSIE_Pos: u32 = 6;
pub const ADC_IER_JEOSIE_Msk: u32 = 0x1 << ADC_IER_JEOSIE_Pos;
pub const ADC_IER_JEOSIE: u32 = ADC_IER_JEOSIE_Msk;
pub const ADC_IER_AWD1IE_Pos: u32 = 7;
pub const ADC_IER_AWD1IE_Msk: u32 = 0x1 << ADC_IER_AWD1IE_Pos;
pub const ADC_IER_AWD1IE: u32 = ADC_IER_AWD1IE_Msk;
pub const ADC_IER_AWD2IE_Pos: u32 = 8;
pub const ADC_IER_AWD2IE_Msk: u32 = 0x1 << ADC_IER_AWD2IE_Pos;
pub const ADC_IER_AWD2IE: u32 = ADC_IER_AWD2IE_Msk;
pub const ADC_IER_AWD3IE_Pos: u32 = 9;
pub const ADC_IER_AWD3IE_Msk: u32 = 0x1 << ADC_IER_AWD3IE_Pos;
pub const ADC_IER_AWD3IE: u32 = ADC_IER_AWD3IE_Msk;
pub const ADC_IER_JQOVFIE_Pos: u32 = 10;
pub const ADC_IER_JQOVFIE_Msk: u32 = 0x1 << ADC_IER_JQOVFIE_Pos;
pub const ADC_IER_JQOVFIE: u32 = ADC_IER_JQOVFIE_Msk;
pub const ADC_IER_RDY: u32 = ADC_IER_ADRDYIE;
pub const ADC_IER_EOSMP: u32 = ADC_IER_EOSMPIE;
pub const ADC_IER_EOC: u32 = ADC_IER_EOCIE;
pub const ADC_IER_EOS: u32 = ADC_IER_EOSIE;
pub const ADC_IER_OVR: u32 = ADC_IER_OVRIE;
pub const ADC_IER_JEOC: u32 = ADC_IER_JEOCIE;
pub const ADC_IER_JEOS: u32 = ADC_IER_JEOSIE;
pub const ADC_IER_AWD1: u32 = ADC_IER_AWD1IE;
pub const ADC_IER_AWD2: u32 = ADC_IER_AWD2IE;
pub const ADC_IER_AWD3: u32 = ADC_IER_AWD3IE;
pub const ADC_IER_JQOVF: u32 = ADC_IER_JQOVFIE;
pub const ADC_CR_ADEN_Pos: u32 = 0;
pub const ADC_CR_ADEN_Msk: u32 = 0x1 << ADC_CR_ADEN_Pos;
pub const ADC_CR_ADEN: u32 = ADC_CR_ADEN_Msk;
pub const ADC_CR_ADDIS_Pos: u32 = 1;
pub const ADC_CR_ADDIS_Msk: u32 = 0x1 << ADC_CR_ADDIS_Pos;
pub const ADC_CR_ADDIS: u32 = ADC_CR_ADDIS_Msk;
pub const ADC_CR_ADSTART_Pos: u32 = 2;
pub const ADC_CR_ADSTART_Msk: u32 = 0x1 << ADC_CR_ADSTART_Pos;
pub const ADC_CR_ADSTART: u32 = ADC_CR_ADSTART_Msk;
pub const ADC_CR_JADSTART_Pos: u32 = 3;
pub const ADC_CR_JADSTART_Msk: u32 = 0x1 << ADC_CR_JADSTART_Pos;
pub const ADC_CR_JADSTART: u32 = ADC_CR_JADSTART_Msk;
pub const ADC_CR_ADSTP_Pos: u32 = 4;
pub const ADC_CR_ADSTP_Msk: u32 = 0x1 << ADC_CR_ADSTP_Pos;
pub const ADC_CR_ADSTP: u32 = ADC_CR_ADSTP_Msk;
pub const ADC_CR_JADSTP_Pos: u32 = 5;
pub const ADC_CR_JADSTP_Msk: u32 = 0x1 << ADC_CR_JADSTP_Pos;
pub const ADC_CR_JADSTP: u32 = ADC_CR_JADSTP_Msk;
pub const ADC_CR_ADVREGEN_Pos: u32 = 28;
pub const ADC_CR_ADVREGEN_Msk: u32 = 0x3 << ADC_CR_ADVREGEN_Pos;
pub const ADC_CR_ADVREGEN: u32 = ADC_CR_ADVREGEN_Msk;
pub const ADC_CR_ADVREGEN_0: u32 = 0x1 << ADC_CR_ADVREGEN_Pos;
pub const ADC_CR_ADVREGEN_1: u32 = 0x2 << ADC_CR_ADVREGEN_Pos;
pub const ADC_CR_ADCALDIF_Pos: u32 = 30;
pub const ADC_CR_ADCALDIF_Msk: u32 = 0x1 << ADC_CR_ADCALDIF_Pos;
pub const ADC_CR_ADCALDIF: u32 = ADC_CR_ADCALDIF_Msk;
pub const ADC_CR_ADCAL_Pos: u32 = 31;
pub const ADC_CR_ADCAL_Msk: u32 = 0x1 << ADC_CR_ADCAL_Pos;
pub const ADC_CR_ADCAL: u32 = ADC_CR_ADCAL_Msk;
pub const ADC_CFGR_DMAEN_Pos: u32 = 0;
pub const ADC_CFGR_DMAEN_Msk: u32 = 0x1 << ADC_CFGR_DMAEN_Pos;
pub const ADC_CFGR_DMAEN: u32 = ADC_CFGR_DMAEN_Msk;
pub const ADC_CFGR_DMACFG_Pos: u32 = 1;
pub const ADC_CFGR_DMACFG_Msk: u32 = 0x1 << ADC_CFGR_DMACFG_Pos;
pub const ADC_CFGR_DMACFG: u32 = ADC_CFGR_DMACFG_Msk;
pub const ADC_CFGR_RES_Pos: u32 = 3;
pub const ADC_CFGR_RES_Msk: u32 = 0x3 << ADC_CFGR_RES_Pos;
pub const ADC_CFGR_RES: u32 = ADC_CFGR_RES_Msk;
pub const ADC_CFGR_RES_0: u32 = 0x1 << ADC_CFGR_RES_Pos;
pub const ADC_CFGR_RES_1: u32 = 0x2 << ADC_CFGR_RES_Pos;
pub const ADC_CFGR_ALIGN_Pos: u32 = 5;
pub const ADC_CFGR_ALIGN_Msk: u32 = 0x1 << ADC_CFGR_ALIGN_Pos;
pub const ADC_CFGR_ALIGN: u32 = ADC_CFGR_ALIGN_Msk;
pub const ADC_CFGR_EXTSEL_Pos: u32 = 6;
pub const ADC_CFGR_EXTSEL_Msk: u32 = 0xF << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL: u32 = ADC_CFGR_EXTSEL_Msk;
pub const ADC_CFGR_EXTSEL_0: u32 = 0x1 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL_1: u32 = 0x2 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL_2: u32 = 0x4 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL_3: u32 = 0x8 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTEN_Pos: u32 = 10;
pub const ADC_CFGR_EXTEN_Msk: u32 = 0x3 << ADC_CFGR_EXTEN_Pos;
pub const ADC_CFGR_EXTEN: u32 = ADC_CFGR_EXTEN_Msk;
pub const ADC_CFGR_EXTEN_0: u32 = 0x1 << ADC_CFGR_EXTEN_Pos;
pub const ADC_CFGR_EXTEN_1: u32 = 0x2 << ADC_CFGR_EXTEN_Pos;
pub const ADC_CFGR_OVRMOD_Pos: u32 = 12;
pub const ADC_CFGR_OVRMOD_Msk: u32 = 0x1 << ADC_CFGR_OVRMOD_Pos;
pub const ADC_CFGR_OVRMOD: u32 = ADC_CFGR_OVRMOD_Msk;
pub const ADC_CFGR_CONT_Pos: u32 = 13;
pub const ADC_CFGR_CONT_Msk: u32 = 0x1 << ADC_CFGR_CONT_Pos;
pub const ADC_CFGR_CONT: u32 = ADC_CFGR_CONT_Msk;
pub const ADC_CFGR_AUTDLY_Pos: u32 = 14;
pub const ADC_CFGR_AUTDLY_Msk: u32 = 0x1 << ADC_CFGR_AUTDLY_Pos;
pub const ADC_CFGR_AUTDLY: u32 = ADC_CFGR_AUTDLY_Msk;
pub const ADC_CFGR_DISCEN_Pos: u32 = 16;
pub const ADC_CFGR_DISCEN_Msk: u32 = 0x1 << ADC_CFGR_DISCEN_Pos;
pub const ADC_CFGR_DISCEN: u32 = ADC_CFGR_DISCEN_Msk;
pub const ADC_CFGR_DISCNUM_Pos: u32 = 17;
pub const ADC_CFGR_DISCNUM_Msk: u32 = 0x7 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_DISCNUM: u32 = ADC_CFGR_DISCNUM_Msk;
pub const ADC_CFGR_DISCNUM_0: u32 = 0x1 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_DISCNUM_1: u32 = 0x2 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_DISCNUM_2: u32 = 0x4 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_JDISCEN_Pos: u32 = 20;
pub const ADC_CFGR_JDISCEN_Msk: u32 = 0x1 << ADC_CFGR_JDISCEN_Pos;
pub const ADC_CFGR_JDISCEN: u32 = ADC_CFGR_JDISCEN_Msk;
pub const ADC_CFGR_JQM_Pos: u32 = 21;
pub const ADC_CFGR_JQM_Msk: u32 = 0x1 << ADC_CFGR_JQM_Pos;
pub const ADC_CFGR_JQM: u32 = ADC_CFGR_JQM_Msk;
pub const ADC_CFGR_AWD1SGL_Pos: u32 = 22;
pub const ADC_CFGR_AWD1SGL_Msk: u32 = 0x1 << ADC_CFGR_AWD1SGL_Pos;
pub const ADC_CFGR_AWD1SGL: u32 = ADC_CFGR_AWD1SGL_Msk;
pub const ADC_CFGR_AWD1EN_Pos: u32 = 23;
pub const ADC_CFGR_AWD1EN_Msk: u32 = 0x1 << ADC_CFGR_AWD1EN_Pos;
pub const ADC_CFGR_AWD1EN: u32 = ADC_CFGR_AWD1EN_Msk;
pub const ADC_CFGR_JAWD1EN_Pos: u32 = 24;
pub const ADC_CFGR_JAWD1EN_Msk: u32 = 0x1 << ADC_CFGR_JAWD1EN_Pos;
pub const ADC_CFGR_JAWD1EN: u32 = ADC_CFGR_JAWD1EN_Msk;
pub const ADC_CFGR_JAUTO_Pos: u32 = 25;
pub const ADC_CFGR_JAUTO_Msk: u32 = 0x1 << ADC_CFGR_JAUTO_Pos;
pub const ADC_CFGR_JAUTO: u32 = ADC_CFGR_JAUTO_Msk;
pub const ADC_CFGR_AWD1CH_Pos: u32 = 26;
pub const ADC_CFGR_AWD1CH_Msk: u32 = 0x1F << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH: u32 = ADC_CFGR_AWD1CH_Msk;
pub const ADC_CFGR_AWD1CH_0: u32 = 0x01 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_1: u32 = 0x02 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_2: u32 = 0x04 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_3: u32 = 0x08 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_4: u32 = 0x10 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AUTOFF_Pos: u32 = 15;
pub const ADC_CFGR_AUTOFF_Msk: u32 = 0x1 << ADC_CFGR_AUTOFF_Pos;
pub const ADC_CFGR_AUTOFF: u32 = ADC_CFGR_AUTOFF_Msk;
pub const ADC_SMPR1_SMP0_Pos: u32 = 0;
pub const ADC_SMPR1_SMP0_Msk: u32 = 0x7 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP0: u32 = ADC_SMPR1_SMP0_Msk;
pub const ADC_SMPR1_SMP0_0: u32 = 0x1 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP0_1: u32 = 0x2 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP0_2: u32 = 0x4 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP1_Pos: u32 = 3;
pub const ADC_SMPR1_SMP1_Msk: u32 = 0x7 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP1: u32 = ADC_SMPR1_SMP1_Msk;
pub const ADC_SMPR1_SMP1_0: u32 = 0x1 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP1_1: u32 = 0x2 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP1_2: u32 = 0x4 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP2_Pos: u32 = 6;
pub const ADC_SMPR1_SMP2_Msk: u32 = 0x7 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP2: u32 = ADC_SMPR1_SMP2_Msk;
pub const ADC_SMPR1_SMP2_0: u32 = 0x1 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP2_1: u32 = 0x2 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP2_2: u32 = 0x4 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP3_Pos: u32 = 9;
pub const ADC_SMPR1_SMP3_Msk: u32 = 0x7 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP3: u32 = ADC_SMPR1_SMP3_Msk;
pub const ADC_SMPR1_SMP3_0: u32 = 0x1 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP3_1: u32 = 0x2 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP3_2: u32 = 0x4 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP4_Pos: u32 = 12;
pub const ADC_SMPR1_SMP4_Msk: u32 = 0x7 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP4: u32 = ADC_SMPR1_SMP4_Msk;
pub const ADC_SMPR1_SMP4_0: u32 = 0x1 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP4_1: u32 = 0x2 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP4_2: u32 = 0x4 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP5_Pos: u32 = 15;
pub const ADC_SMPR1_SMP5_Msk: u32 = 0x7 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP5: u32 = ADC_SMPR1_SMP5_Msk;
pub const ADC_SMPR1_SMP5_0: u32 = 0x1 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP5_1: u32 = 0x2 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP5_2: u32 = 0x4 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP6_Pos: u32 = 18;
pub const ADC_SMPR1_SMP6_Msk: u32 = 0x7 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP6: u32 = ADC_SMPR1_SMP6_Msk;
pub const ADC_SMPR1_SMP6_0: u32 = 0x1 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP6_1: u32 = 0x2 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP6_2: u32 = 0x4 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP7_Pos: u32 = 21;
pub const ADC_SMPR1_SMP7_Msk: u32 = 0x7 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP7: u32 = ADC_SMPR1_SMP7_Msk;
pub const ADC_SMPR1_SMP7_0: u32 = 0x1 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP7_1: u32 = 0x2 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP7_2: u32 = 0x4 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP8_Pos: u32 = 24;
pub const ADC_SMPR1_SMP8_Msk: u32 = 0x7 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP8: u32 = ADC_SMPR1_SMP8_Msk;
pub const ADC_SMPR1_SMP8_0: u32 = 0x1 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP8_1: u32 = 0x2 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP8_2: u32 = 0x4 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP9_Pos: u32 = 27;
pub const ADC_SMPR1_SMP9_Msk: u32 = 0x7 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR1_SMP9: u32 = ADC_SMPR1_SMP9_Msk;
pub const ADC_SMPR1_SMP9_0: u32 = 0x1 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR1_SMP9_1: u32 = 0x2 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR1_SMP9_2: u32 = 0x4 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR2_SMP10_Pos: u32 = 0;
pub const ADC_SMPR2_SMP10_Msk: u32 = 0x7 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP10: u32 = ADC_SMPR2_SMP10_Msk;
pub const ADC_SMPR2_SMP10_0: u32 = 0x1 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP10_1: u32 = 0x2 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP10_2: u32 = 0x4 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP11_Pos: u32 = 3;
pub const ADC_SMPR2_SMP11_Msk: u32 = 0x7 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP11: u32 = ADC_SMPR2_SMP11_Msk;
pub const ADC_SMPR2_SMP11_0: u32 = 0x1 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP11_1: u32 = 0x2 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP11_2: u32 = 0x4 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP12_Pos: u32 = 6;
pub const ADC_SMPR2_SMP12_Msk: u32 = 0x7 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP12: u32 = ADC_SMPR2_SMP12_Msk;
pub const ADC_SMPR2_SMP12_0: u32 = 0x1 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP12_1: u32 = 0x2 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP12_2: u32 = 0x4 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP13_Pos: u32 = 9;
pub const ADC_SMPR2_SMP13_Msk: u32 = 0x7 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP13: u32 = ADC_SMPR2_SMP13_Msk;
pub const ADC_SMPR2_SMP13_0: u32 = 0x1 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP13_1: u32 = 0x2 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP13_2: u32 = 0x4 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP14_Pos: u32 = 12;
pub const ADC_SMPR2_SMP14_Msk: u32 = 0x7 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP14: u32 = ADC_SMPR2_SMP14_Msk;
pub const ADC_SMPR2_SMP14_0: u32 = 0x1 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP14_1: u32 = 0x2 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP14_2: u32 = 0x4 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP15_Pos: u32 = 15;
pub const ADC_SMPR2_SMP15_Msk: u32 = 0x7 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP15: u32 = ADC_SMPR2_SMP15_Msk;
pub const ADC_SMPR2_SMP15_0: u32 = 0x1 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP15_1: u32 = 0x2 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP15_2: u32 = 0x4 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP16_Pos: u32 = 18;
pub const ADC_SMPR2_SMP16_Msk: u32 = 0x7 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP16: u32 = ADC_SMPR2_SMP16_Msk;
pub const ADC_SMPR2_SMP16_0: u32 = 0x1 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP16_1: u32 = 0x2 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP16_2: u32 = 0x4 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP17_Pos: u32 = 21;
pub const ADC_SMPR2_SMP17_Msk: u32 = 0x7 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP17: u32 = ADC_SMPR2_SMP17_Msk;
pub const ADC_SMPR2_SMP17_0: u32 = 0x1 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP17_1: u32 = 0x2 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP17_2: u32 = 0x4 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP18_Pos: u32 = 24;
pub const ADC_SMPR2_SMP18_Msk: u32 = 0x7 << ADC_SMPR2_SMP18_Pos;
pub const ADC_SMPR2_SMP18: u32 = ADC_SMPR2_SMP18_Msk;
pub const ADC_SMPR2_SMP18_0: u32 = 0x1 << ADC_SMPR2_SMP18_Pos;
pub const ADC_SMPR2_SMP18_1: u32 = 0x2 << ADC_SMPR2_SMP18_Pos;
pub const ADC_SMPR2_SMP18_2: u32 = 0x4 << ADC_SMPR2_SMP18_Pos;
pub const ADC_TR1_LT1_Pos: u32 = 0;
pub const ADC_TR1_LT1_Msk: u32 = 0xFFF << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1: u32 = ADC_TR1_LT1_Msk;
pub const ADC_TR1_LT1_0: u32 = 0x001 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_1: u32 = 0x002 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_2: u32 = 0x004 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_3: u32 = 0x008 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_4: u32 = 0x010 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_5: u32 = 0x020 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_6: u32 = 0x040 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_7: u32 = 0x080 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_8: u32 = 0x100 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_9: u32 = 0x200 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_10: u32 = 0x400 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_LT1_11: u32 = 0x800 << ADC_TR1_LT1_Pos;
pub const ADC_TR1_HT1_Pos: u32 = 16;
pub const ADC_TR1_HT1_Msk: u32 = 0xFFF << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1: u32 = ADC_TR1_HT1_Msk;
pub const ADC_TR1_HT1_0: u32 = 0x001 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_1: u32 = 0x002 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_2: u32 = 0x004 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_3: u32 = 0x008 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_4: u32 = 0x010 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_5: u32 = 0x020 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_6: u32 = 0x040 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_7: u32 = 0x080 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_8: u32 = 0x100 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_9: u32 = 0x200 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_10: u32 = 0x400 << ADC_TR1_HT1_Pos;
pub const ADC_TR1_HT1_11: u32 = 0x800 << ADC_TR1_HT1_Pos;
pub const ADC_TR2_LT2_Pos: u32 = 0;
pub const ADC_TR2_LT2_Msk: u32 = 0xFF << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2: u32 = ADC_TR2_LT2_Msk;
pub const ADC_TR2_LT2_0: u32 = 0x01 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2_1: u32 = 0x02 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2_2: u32 = 0x04 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2_3: u32 = 0x08 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2_4: u32 = 0x10 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2_5: u32 = 0x20 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2_6: u32 = 0x40 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_LT2_7: u32 = 0x80 << ADC_TR2_LT2_Pos;
pub const ADC_TR2_HT2_Pos: u32 = 16;
pub const ADC_TR2_HT2_Msk: u32 = 0xFF << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2: u32 = ADC_TR2_HT2_Msk;
pub const ADC_TR2_HT2_0: u32 = 0x01 << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2_1: u32 = 0x02 << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2_2: u32 = 0x04 << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2_3: u32 = 0x08 << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2_4: u32 = 0x10 << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2_5: u32 = 0x20 << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2_6: u32 = 0x40 << ADC_TR2_HT2_Pos;
pub const ADC_TR2_HT2_7: u32 = 0x80 << ADC_TR2_HT2_Pos;
pub const ADC_TR3_LT3_Pos: u32 = 0;
pub const ADC_TR3_LT3_Msk: u32 = 0xFF << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3: u32 = ADC_TR3_LT3_Msk;
pub const ADC_TR3_LT3_0: u32 = 0x01 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3_1: u32 = 0x02 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3_2: u32 = 0x04 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3_3: u32 = 0x08 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3_4: u32 = 0x10 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3_5: u32 = 0x20 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3_6: u32 = 0x40 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_LT3_7: u32 = 0x80 << ADC_TR3_LT3_Pos;
pub const ADC_TR3_HT3_Pos: u32 = 16;
pub const ADC_TR3_HT3_Msk: u32 = 0xFF << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3: u32 = ADC_TR3_HT3_Msk;
pub const ADC_TR3_HT3_0: u32 = 0x01 << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3_1: u32 = 0x02 << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3_2: u32 = 0x04 << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3_3: u32 = 0x08 << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3_4: u32 = 0x10 << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3_5: u32 = 0x20 << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3_6: u32 = 0x40 << ADC_TR3_HT3_Pos;
pub const ADC_TR3_HT3_7: u32 = 0x80 << ADC_TR3_HT3_Pos;
pub const ADC_SQR1_L_Pos: u32 = 0;
pub const ADC_SQR1_L_Msk: u32 = 0xF << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L: u32 = ADC_SQR1_L_Msk;
pub const ADC_SQR1_L_0: u32 = 0x1 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_1: u32 = 0x2 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_2: u32 = 0x4 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_3: u32 = 0x8 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_SQ1_Pos: u32 = 6;
pub const ADC_SQR1_SQ1_Msk: u32 = 0x1F << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1: u32 = ADC_SQR1_SQ1_Msk;
pub const ADC_SQR1_SQ1_0: u32 = 0x01 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_1: u32 = 0x02 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_2: u32 = 0x04 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_3: u32 = 0x08 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_4: u32 = 0x10 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ2_Pos: u32 = 12;
pub const ADC_SQR1_SQ2_Msk: u32 = 0x1F << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2: u32 = ADC_SQR1_SQ2_Msk;
pub const ADC_SQR1_SQ2_0: u32 = 0x01 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_1: u32 = 0x02 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_2: u32 = 0x04 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_3: u32 = 0x08 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_4: u32 = 0x10 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ3_Pos: u32 = 18;
pub const ADC_SQR1_SQ3_Msk: u32 = 0x1F << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3: u32 = ADC_SQR1_SQ3_Msk;
pub const ADC_SQR1_SQ3_0: u32 = 0x01 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_1: u32 = 0x02 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_2: u32 = 0x04 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_3: u32 = 0x08 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_4: u32 = 0x10 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ4_Pos: u32 = 24;
pub const ADC_SQR1_SQ4_Msk: u32 = 0x1F << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4: u32 = ADC_SQR1_SQ4_Msk;
pub const ADC_SQR1_SQ4_0: u32 = 0x01 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_1: u32 = 0x02 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_2: u32 = 0x04 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_3: u32 = 0x08 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_4: u32 = 0x10 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR2_SQ5_Pos: u32 = 0;
pub const ADC_SQR2_SQ5_Msk: u32 = 0x1F << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5: u32 = ADC_SQR2_SQ5_Msk;
pub const ADC_SQR2_SQ5_0: u32 = 0x01 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_1: u32 = 0x02 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_2: u32 = 0x04 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_3: u32 = 0x08 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_4: u32 = 0x10 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ6_Pos: u32 = 6;
pub const ADC_SQR2_SQ6_Msk: u32 = 0x1F << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6: u32 = ADC_SQR2_SQ6_Msk;
pub const ADC_SQR2_SQ6_0: u32 = 0x01 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_1: u32 = 0x02 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_2: u32 = 0x04 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_3: u32 = 0x08 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_4: u32 = 0x10 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ7_Pos: u32 = 12;
pub const ADC_SQR2_SQ7_Msk: u32 = 0x1F << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7: u32 = ADC_SQR2_SQ7_Msk;
pub const ADC_SQR2_SQ7_0: u32 = 0x01 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_1: u32 = 0x02 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_2: u32 = 0x04 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_3: u32 = 0x08 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_4: u32 = 0x10 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ8_Pos: u32 = 18;
pub const ADC_SQR2_SQ8_Msk: u32 = 0x1F << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8: u32 = ADC_SQR2_SQ8_Msk;
pub const ADC_SQR2_SQ8_0: u32 = 0x01 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_1: u32 = 0x02 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_2: u32 = 0x04 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_3: u32 = 0x08 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_4: u32 = 0x10 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ9_Pos: u32 = 24;
pub const ADC_SQR2_SQ9_Msk: u32 = 0x1F << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9: u32 = ADC_SQR2_SQ9_Msk;
pub const ADC_SQR2_SQ9_0: u32 = 0x01 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_1: u32 = 0x02 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_2: u32 = 0x04 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_3: u32 = 0x08 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_4: u32 = 0x10 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR3_SQ10_Pos: u32 = 0;
pub const ADC_SQR3_SQ10_Msk: u32 = 0x1F << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10: u32 = ADC_SQR3_SQ10_Msk;
pub const ADC_SQR3_SQ10_0: u32 = 0x01 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_1: u32 = 0x02 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_2: u32 = 0x04 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_3: u32 = 0x08 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_4: u32 = 0x10 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ11_Pos: u32 = 6;
pub const ADC_SQR3_SQ11_Msk: u32 = 0x1F << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11: u32 = ADC_SQR3_SQ11_Msk;
pub const ADC_SQR3_SQ11_0: u32 = 0x01 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_1: u32 = 0x02 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_2: u32 = 0x04 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_3: u32 = 0x08 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_4: u32 = 0x10 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ12_Pos: u32 = 12;
pub const ADC_SQR3_SQ12_Msk: u32 = 0x1F << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12: u32 = ADC_SQR3_SQ12_Msk;
pub const ADC_SQR3_SQ12_0: u32 = 0x01 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_1: u32 = 0x02 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_2: u32 = 0x04 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_3: u32 = 0x08 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_4: u32 = 0x10 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ13_Pos: u32 = 18;
pub const ADC_SQR3_SQ13_Msk: u32 = 0x1F << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13: u32 = ADC_SQR3_SQ13_Msk;
pub const ADC_SQR3_SQ13_0: u32 = 0x01 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_1: u32 = 0x02 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_2: u32 = 0x04 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_3: u32 = 0x08 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_4: u32 = 0x10 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ14_Pos: u32 = 24;
pub const ADC_SQR3_SQ14_Msk: u32 = 0x1F << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14: u32 = ADC_SQR3_SQ14_Msk;
pub const ADC_SQR3_SQ14_0: u32 = 0x01 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_1: u32 = 0x02 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_2: u32 = 0x04 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_3: u32 = 0x08 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_4: u32 = 0x10 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR4_SQ15_Pos: u32 = 0;
pub const ADC_SQR4_SQ15_Msk: u32 = 0x1F << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15: u32 = ADC_SQR4_SQ15_Msk;
pub const ADC_SQR4_SQ15_0: u32 = 0x01 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_1: u32 = 0x02 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_2: u32 = 0x04 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_3: u32 = 0x08 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_4: u32 = 0x10 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ16_Pos: u32 = 6;
pub const ADC_SQR4_SQ16_Msk: u32 = 0x1F << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16: u32 = ADC_SQR4_SQ16_Msk;
pub const ADC_SQR4_SQ16_0: u32 = 0x01 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_1: u32 = 0x02 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_2: u32 = 0x04 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_3: u32 = 0x08 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_4: u32 = 0x10 << ADC_SQR4_SQ16_Pos;
pub const ADC_DR_RDATA_Pos: u32 = 0;
pub const ADC_DR_RDATA_Msk: u32 = 0xFFFF << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA: u32 = ADC_DR_RDATA_Msk;
pub const ADC_DR_RDATA_0: u32 = 0x0001 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_1: u32 = 0x0002 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_2: u32 = 0x0004 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_3: u32 = 0x0008 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_4: u32 = 0x0010 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_5: u32 = 0x0020 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_6: u32 = 0x0040 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_7: u32 = 0x0080 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_8: u32 = 0x0100 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_9: u32 = 0x0200 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_10: u32 = 0x0400 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_11: u32 = 0x0800 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_12: u32 = 0x1000 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_13: u32 = 0x2000 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_14: u32 = 0x4000 << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA_15: u32 = 0x8000 << ADC_DR_RDATA_Pos;
pub const ADC_JSQR_JL_Pos: u32 = 0;
pub const ADC_JSQR_JL_Msk: u32 = 0x3 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JL: u32 = ADC_JSQR_JL_Msk;
pub const ADC_JSQR_JL_0: u32 = 0x1 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JL_1: u32 = 0x2 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JEXTSEL_Pos: u32 = 2;
pub const ADC_JSQR_JEXTSEL_Msk: u32 = 0xF << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL: u32 = ADC_JSQR_JEXTSEL_Msk;
pub const ADC_JSQR_JEXTSEL_0: u32 = 0x1 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL_1: u32 = 0x2 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL_2: u32 = 0x4 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL_3: u32 = 0x8 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTEN_Pos: u32 = 6;
pub const ADC_JSQR_JEXTEN_Msk: u32 = 0x3 << ADC_JSQR_JEXTEN_Pos;
pub const ADC_JSQR_JEXTEN: u32 = ADC_JSQR_JEXTEN_Msk;
pub const ADC_JSQR_JEXTEN_0: u32 = 0x1 << ADC_JSQR_JEXTEN_Pos;
pub const ADC_JSQR_JEXTEN_1: u32 = 0x2 << ADC_JSQR_JEXTEN_Pos;
pub const ADC_JSQR_JSQ1_Pos: u32 = 8;
pub const ADC_JSQR_JSQ1_Msk: u32 = 0x1F << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1: u32 = ADC_JSQR_JSQ1_Msk;
pub const ADC_JSQR_JSQ1_0: u32 = 0x01 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_1: u32 = 0x02 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_2: u32 = 0x04 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_3: u32 = 0x08 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_4: u32 = 0x10 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ2_Pos: u32 = 14;
pub const ADC_JSQR_JSQ2_Msk: u32 = 0x1F << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2: u32 = ADC_JSQR_JSQ2_Msk;
pub const ADC_JSQR_JSQ2_0: u32 = 0x01 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_1: u32 = 0x02 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_2: u32 = 0x04 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_3: u32 = 0x08 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_4: u32 = 0x10 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ3_Pos: u32 = 20;
pub const ADC_JSQR_JSQ3_Msk: u32 = 0x1F << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3: u32 = ADC_JSQR_JSQ3_Msk;
pub const ADC_JSQR_JSQ3_0: u32 = 0x01 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_1: u32 = 0x02 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_2: u32 = 0x04 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_3: u32 = 0x08 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_4: u32 = 0x10 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ4_Pos: u32 = 26;
pub const ADC_JSQR_JSQ4_Msk: u32 = 0x1F << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4: u32 = ADC_JSQR_JSQ4_Msk;
pub const ADC_JSQR_JSQ4_0: u32 = 0x01 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_1: u32 = 0x02 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_2: u32 = 0x04 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_3: u32 = 0x08 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_4: u32 = 0x10 << ADC_JSQR_JSQ4_Pos;
pub const ADC_OFR1_OFFSET1_Pos: u32 = 0;
pub const ADC_OFR1_OFFSET1_Msk: u32 = 0xFFF << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1: u32 = ADC_OFR1_OFFSET1_Msk;
pub const ADC_OFR1_OFFSET1_0: u32 = 0x001 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_1: u32 = 0x002 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_2: u32 = 0x004 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_3: u32 = 0x008 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_4: u32 = 0x010 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_5: u32 = 0x020 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_6: u32 = 0x040 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_7: u32 = 0x080 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_8: u32 = 0x100 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_9: u32 = 0x200 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_10: u32 = 0x400 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_11: u32 = 0x800 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_CH_Pos: u32 = 26;
pub const ADC_OFR1_OFFSET1_CH_Msk: u32 = 0x1F << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH: u32 = ADC_OFR1_OFFSET1_CH_Msk;
pub const ADC_OFR1_OFFSET1_CH_0: u32 = 0x01 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_1: u32 = 0x02 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_2: u32 = 0x04 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_3: u32 = 0x08 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_4: u32 = 0x10 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_EN_Pos: u32 = 31;
pub const ADC_OFR1_OFFSET1_EN_Msk: u32 = 0x1 << ADC_OFR1_OFFSET1_EN_Pos;
pub const ADC_OFR1_OFFSET1_EN: u32 = ADC_OFR1_OFFSET1_EN_Msk;
pub const ADC_OFR2_OFFSET2_Pos: u32 = 0;
pub const ADC_OFR2_OFFSET2_Msk: u32 = 0xFFF << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2: u32 = ADC_OFR2_OFFSET2_Msk;
pub const ADC_OFR2_OFFSET2_0: u32 = 0x001 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_1: u32 = 0x002 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_2: u32 = 0x004 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_3: u32 = 0x008 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_4: u32 = 0x010 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_5: u32 = 0x020 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_6: u32 = 0x040 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_7: u32 = 0x080 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_8: u32 = 0x100 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_9: u32 = 0x200 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_10: u32 = 0x400 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_11: u32 = 0x800 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_CH_Pos: u32 = 26;
pub const ADC_OFR2_OFFSET2_CH_Msk: u32 = 0x1F << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH: u32 = ADC_OFR2_OFFSET2_CH_Msk;
pub const ADC_OFR2_OFFSET2_CH_0: u32 = 0x01 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_1: u32 = 0x02 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_2: u32 = 0x04 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_3: u32 = 0x08 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_4: u32 = 0x10 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_EN_Pos: u32 = 31;
pub const ADC_OFR2_OFFSET2_EN_Msk: u32 = 0x1 << ADC_OFR2_OFFSET2_EN_Pos;
pub const ADC_OFR2_OFFSET2_EN: u32 = ADC_OFR2_OFFSET2_EN_Msk;
pub const ADC_OFR3_OFFSET3_Pos: u32 = 0;
pub const ADC_OFR3_OFFSET3_Msk: u32 = 0xFFF << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3: u32 = ADC_OFR3_OFFSET3_Msk;
pub const ADC_OFR3_OFFSET3_0: u32 = 0x001 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_1: u32 = 0x002 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_2: u32 = 0x004 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_3: u32 = 0x008 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_4: u32 = 0x010 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_5: u32 = 0x020 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_6: u32 = 0x040 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_7: u32 = 0x080 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_8: u32 = 0x100 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_9: u32 = 0x200 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_10: u32 = 0x400 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_11: u32 = 0x800 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_CH_Pos: u32 = 26;
pub const ADC_OFR3_OFFSET3_CH_Msk: u32 = 0x1F << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH: u32 = ADC_OFR3_OFFSET3_CH_Msk;
pub const ADC_OFR3_OFFSET3_CH_0: u32 = 0x01 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_1: u32 = 0x02 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_2: u32 = 0x04 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_3: u32 = 0x08 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_4: u32 = 0x10 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_EN_Pos: u32 = 31;
pub const ADC_OFR3_OFFSET3_EN_Msk: u32 = 0x1 << ADC_OFR3_OFFSET3_EN_Pos;
pub const ADC_OFR3_OFFSET3_EN: u32 = ADC_OFR3_OFFSET3_EN_Msk;
pub const ADC_OFR4_OFFSET4_Pos: u32 = 0;
pub const ADC_OFR4_OFFSET4_Msk: u32 = 0xFFF << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4: u32 = ADC_OFR4_OFFSET4_Msk;
pub const ADC_OFR4_OFFSET4_0: u32 = 0x001 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_1: u32 = 0x002 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_2: u32 = 0x004 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_3: u32 = 0x008 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_4: u32 = 0x010 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_5: u32 = 0x020 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_6: u32 = 0x040 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_7: u32 = 0x080 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_8: u32 = 0x100 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_9: u32 = 0x200 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_10: u32 = 0x400 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_11: u32 = 0x800 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_CH_Pos: u32 = 26;
pub const ADC_OFR4_OFFSET4_CH_Msk: u32 = 0x1F << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH: u32 = ADC_OFR4_OFFSET4_CH_Msk;
pub const ADC_OFR4_OFFSET4_CH_0: u32 = 0x01 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_1: u32 = 0x02 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_2: u32 = 0x04 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_3: u32 = 0x08 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_4: u32 = 0x10 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_EN_Pos: u32 = 31;
pub const ADC_OFR4_OFFSET4_EN_Msk: u32 = 0x1 << ADC_OFR4_OFFSET4_EN_Pos;
pub const ADC_OFR4_OFFSET4_EN: u32 = ADC_OFR4_OFFSET4_EN_Msk;
pub const ADC_JDR1_JDATA_Pos: u32 = 0;
pub const ADC_JDR1_JDATA_Msk: u32 = 0xFFFF << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA: u32 = ADC_JDR1_JDATA_Msk;
pub const ADC_JDR1_JDATA_0: u32 = 0x0001 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_1: u32 = 0x0002 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_2: u32 = 0x0004 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_3: u32 = 0x0008 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_4: u32 = 0x0010 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_5: u32 = 0x0020 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_6: u32 = 0x0040 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_7: u32 = 0x0080 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_8: u32 = 0x0100 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_9: u32 = 0x0200 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_10: u32 = 0x0400 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_11: u32 = 0x0800 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_12: u32 = 0x1000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_13: u32 = 0x2000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_14: u32 = 0x4000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_15: u32 = 0x8000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR2_JDATA_Pos: u32 = 0;
pub const ADC_JDR2_JDATA_Msk: u32 = 0xFFFF << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA: u32 = ADC_JDR2_JDATA_Msk;
pub const ADC_JDR2_JDATA_0: u32 = 0x0001 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_1: u32 = 0x0002 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_2: u32 = 0x0004 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_3: u32 = 0x0008 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_4: u32 = 0x0010 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_5: u32 = 0x0020 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_6: u32 = 0x0040 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_7: u32 = 0x0080 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_8: u32 = 0x0100 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_9: u32 = 0x0200 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_10: u32 = 0x0400 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_11: u32 = 0x0800 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_12: u32 = 0x1000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_13: u32 = 0x2000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_14: u32 = 0x4000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_15: u32 = 0x8000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR3_JDATA_Pos: u32 = 0;
pub const ADC_JDR3_JDATA_Msk: u32 = 0xFFFF << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA: u32 = ADC_JDR3_JDATA_Msk;
pub const ADC_JDR3_JDATA_0: u32 = 0x0001 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_1: u32 = 0x0002 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_2: u32 = 0x0004 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_3: u32 = 0x0008 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_4: u32 = 0x0010 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_5: u32 = 0x0020 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_6: u32 = 0x0040 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_7: u32 = 0x0080 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_8: u32 = 0x0100 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_9: u32 = 0x0200 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_10: u32 = 0x0400 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_11: u32 = 0x0800 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_12: u32 = 0x1000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_13: u32 = 0x2000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_14: u32 = 0x4000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_15: u32 = 0x8000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR4_JDATA_Pos: u32 = 0;
pub const ADC_JDR4_JDATA_Msk: u32 = 0xFFFF << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA: u32 = ADC_JDR4_JDATA_Msk;
pub const ADC_JDR4_JDATA_0: u32 = 0x0001 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_1: u32 = 0x0002 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_2: u32 = 0x0004 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_3: u32 = 0x0008 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_4: u32 = 0x0010 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_5: u32 = 0x0020 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_6: u32 = 0x0040 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_7: u32 = 0x0080 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_8: u32 = 0x0100 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_9: u32 = 0x0200 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_10: u32 = 0x0400 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_11: u32 = 0x0800 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_12: u32 = 0x1000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_13: u32 = 0x2000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_14: u32 = 0x4000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_15: u32 = 0x8000 << ADC_JDR4_JDATA_Pos;
pub const ADC_AWD2CR_AWD2CH_Pos: u32 = 1;
pub const ADC_AWD2CR_AWD2CH_Msk: u32 = 0x3FFFF << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH: u32 = ADC_AWD2CR_AWD2CH_Msk;
pub const ADC_AWD2CR_AWD2CH_0: u32 = 0x00001 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_1: u32 = 0x00002 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_2: u32 = 0x00004 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_3: u32 = 0x00008 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_4: u32 = 0x00010 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_5: u32 = 0x00020 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_6: u32 = 0x00040 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_7: u32 = 0x00080 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_8: u32 = 0x00100 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_9: u32 = 0x00200 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_10: u32 = 0x00400 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_11: u32 = 0x00800 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_12: u32 = 0x01000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_13: u32 = 0x02000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_14: u32 = 0x04000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_15: u32 = 0x08000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_16: u32 = 0x10000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_17: u32 = 0x20000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD3CR_AWD3CH_Pos: u32 = 1;
pub const ADC_AWD3CR_AWD3CH_Msk: u32 = 0x3FFFF << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH: u32 = ADC_AWD3CR_AWD3CH_Msk;
pub const ADC_AWD3CR_AWD3CH_0: u32 = 0x00001 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_1: u32 = 0x00002 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_2: u32 = 0x00004 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_3: u32 = 0x00008 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_4: u32 = 0x00010 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_5: u32 = 0x00020 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_6: u32 = 0x00040 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_7: u32 = 0x00080 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_8: u32 = 0x00100 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_9: u32 = 0x00200 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_10: u32 = 0x00400 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_11: u32 = 0x00800 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_12: u32 = 0x01000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_13: u32 = 0x02000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_14: u32 = 0x04000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_15: u32 = 0x08000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_16: u32 = 0x10000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_17: u32 = 0x20000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_DIFSEL_DIFSEL_Pos: u32 = 1;
pub const ADC_DIFSEL_DIFSEL_Msk: u32 = 0x3FFFF << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL: u32 = ADC_DIFSEL_DIFSEL_Msk;
pub const ADC_DIFSEL_DIFSEL_0: u32 = 0x00001 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_1: u32 = 0x00002 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_2: u32 = 0x00004 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_3: u32 = 0x00008 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_4: u32 = 0x00010 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_5: u32 = 0x00020 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_6: u32 = 0x00040 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_7: u32 = 0x00080 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_8: u32 = 0x00100 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_9: u32 = 0x00200 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_10: u32 = 0x00400 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_11: u32 = 0x00800 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_12: u32 = 0x01000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_13: u32 = 0x02000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_14: u32 = 0x04000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_15: u32 = 0x08000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_16: u32 = 0x10000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_17: u32 = 0x20000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_CALFACT_CALFACT_S_Pos: u32 = 0;
pub const ADC_CALFACT_CALFACT_S_Msk: u32 = 0x7F << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S: u32 = ADC_CALFACT_CALFACT_S_Msk;
pub const ADC_CALFACT_CALFACT_S_0: u32 = 0x01 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_1: u32 = 0x02 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_2: u32 = 0x04 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_3: u32 = 0x08 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_4: u32 = 0x10 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_5: u32 = 0x20 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_6: u32 = 0x40 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_D_Pos: u32 = 16;
pub const ADC_CALFACT_CALFACT_D_Msk: u32 = 0x7F << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D: u32 = ADC_CALFACT_CALFACT_D_Msk;
pub const ADC_CALFACT_CALFACT_D_0: u32 = 0x01 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_1: u32 = 0x02 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_2: u32 = 0x04 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_3: u32 = 0x08 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_4: u32 = 0x10 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_5: u32 = 0x20 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_6: u32 = 0x40 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC12_CSR_ADRDY_MST_Pos: u32 = 0;
pub const ADC12_CSR_ADRDY_MST_Msk: u32 = 0x1 << ADC12_CSR_ADRDY_MST_Pos;
pub const ADC12_CSR_ADRDY_MST: u32 = ADC12_CSR_ADRDY_MST_Msk;
pub const ADC12_CSR_ADRDY_EOSMP_MST_Pos: u32 = 1;
pub const ADC12_CSR_ADRDY_EOSMP_MST_Msk: u32 = 0x1 << ADC12_CSR_ADRDY_EOSMP_MST_Pos;
pub const ADC12_CSR_ADRDY_EOSMP_MST: u32 = ADC12_CSR_ADRDY_EOSMP_MST_Msk;
pub const ADC12_CSR_ADRDY_EOC_MST_Pos: u32 = 2;
pub const ADC12_CSR_ADRDY_EOC_MST_Msk: u32 = 0x1 << ADC12_CSR_ADRDY_EOC_MST_Pos;
pub const ADC12_CSR_ADRDY_EOC_MST: u32 = ADC12_CSR_ADRDY_EOC_MST_Msk;
pub const ADC12_CSR_ADRDY_EOS_MST_Pos: u32 = 3;
pub const ADC12_CSR_ADRDY_EOS_MST_Msk: u32 = 0x1 << ADC12_CSR_ADRDY_EOS_MST_Pos;
pub const ADC12_CSR_ADRDY_EOS_MST: u32 = ADC12_CSR_ADRDY_EOS_MST_Msk;
pub const ADC12_CSR_ADRDY_OVR_MST_Pos: u32 = 4;
pub const ADC12_CSR_ADRDY_OVR_MST_Msk: u32 = 0x1 << ADC12_CSR_ADRDY_OVR_MST_Pos;
pub const ADC12_CSR_ADRDY_OVR_MST: u32 = ADC12_CSR_ADRDY_OVR_MST_Msk;
pub const ADC12_CSR_ADRDY_JEOC_MST_Pos: u32 = 5;
pub const ADC12_CSR_ADRDY_JEOC_MST_Msk: u32 = 0x1 << ADC12_CSR_ADRDY_JEOC_MST_Pos;
pub const ADC12_CSR_ADRDY_JEOC_MST: u32 = ADC12_CSR_ADRDY_JEOC_MST_Msk;
pub const ADC12_CSR_ADRDY_JEOS_MST_Pos: u32 = 6;
pub const ADC12_CSR_ADRDY_JEOS_MST_Msk: u32 = 0x1 << ADC12_CSR_ADRDY_JEOS_MST_Pos;
pub const ADC12_CSR_ADRDY_JEOS_MST: u32 = ADC12_CSR_ADRDY_JEOS_MST_Msk;
pub const ADC12_CSR_AWD1_MST_Pos: u32 = 7;
pub const ADC12_CSR_AWD1_MST_Msk: u32 = 0x1 << ADC12_CSR_AWD1_MST_Pos;
pub const ADC12_CSR_AWD1_MST: u32 = ADC12_CSR_AWD1_MST_Msk;
pub const ADC12_CSR_AWD2_MST_Pos: u32 = 8;
pub const ADC12_CSR_AWD2_MST_Msk: u32 = 0x1 << ADC12_CSR_AWD2_MST_Pos;
pub const ADC12_CSR_AWD2_MST: u32 = ADC12_CSR_AWD2_MST_Msk;
pub const ADC12_CSR_AWD3_MST_Pos: u32 = 9;
pub const ADC12_CSR_AWD3_MST_Msk: u32 = 0x1 << ADC12_CSR_AWD3_MST_Pos;
pub const ADC12_CSR_AWD3_MST: u32 = ADC12_CSR_AWD3_MST_Msk;
pub const ADC12_CSR_JQOVF_MST_Pos: u32 = 10;
pub const ADC12_CSR_JQOVF_MST_Msk: u32 = 0x1 << ADC12_CSR_JQOVF_MST_Pos;
pub const ADC12_CSR_JQOVF_MST: u32 = ADC12_CSR_JQOVF_MST_Msk;
pub const ADC12_CSR_ADRDY_SLV_Pos: u32 = 16;
pub const ADC12_CSR_ADRDY_SLV_Msk: u32 = 0x1 << ADC12_CSR_ADRDY_SLV_Pos;
pub const ADC12_CSR_ADRDY_SLV: u32 = ADC12_CSR_ADRDY_SLV_Msk;
pub const ADC12_CSR_ADRDY_EOSMP_SLV_Pos: u32 = 17;
pub const ADC12_CSR_ADRDY_EOSMP_SLV_Msk: u32 = 0x1 << ADC12_CSR_ADRDY_EOSMP_SLV_Pos;
pub const ADC12_CSR_ADRDY_EOSMP_SLV: u32 = ADC12_CSR_ADRDY_EOSMP_SLV_Msk;
pub const ADC12_CSR_ADRDY_EOC_SLV_Pos: u32 = 18;
pub const ADC12_CSR_ADRDY_EOC_SLV_Msk: u32 = 0x1 << ADC12_CSR_ADRDY_EOC_SLV_Pos;
pub const ADC12_CSR_ADRDY_EOC_SLV: u32 = ADC12_CSR_ADRDY_EOC_SLV_Msk;
pub const ADC12_CSR_ADRDY_EOS_SLV_Pos: u32 = 19;
pub const ADC12_CSR_ADRDY_EOS_SLV_Msk: u32 = 0x1 << ADC12_CSR_ADRDY_EOS_SLV_Pos;
pub const ADC12_CSR_ADRDY_EOS_SLV: u32 = ADC12_CSR_ADRDY_EOS_SLV_Msk;
pub const ADC12_CSR_ADRDY_OVR_SLV_Pos: u32 = 20;
pub const ADC12_CSR_ADRDY_OVR_SLV_Msk: u32 = 0x1 << ADC12_CSR_ADRDY_OVR_SLV_Pos;
pub const ADC12_CSR_ADRDY_OVR_SLV: u32 = ADC12_CSR_ADRDY_OVR_SLV_Msk;
pub const ADC12_CSR_ADRDY_JEOC_SLV_Pos: u32 = 21;
pub const ADC12_CSR_ADRDY_JEOC_SLV_Msk: u32 = 0x1 << ADC12_CSR_ADRDY_JEOC_SLV_Pos;
pub const ADC12_CSR_ADRDY_JEOC_SLV: u32 = ADC12_CSR_ADRDY_JEOC_SLV_Msk;
pub const ADC12_CSR_ADRDY_JEOS_SLV_Pos: u32 = 22;
pub const ADC12_CSR_ADRDY_JEOS_SLV_Msk: u32 = 0x1 << ADC12_CSR_ADRDY_JEOS_SLV_Pos;
pub const ADC12_CSR_ADRDY_JEOS_SLV: u32 = ADC12_CSR_ADRDY_JEOS_SLV_Msk;
pub const ADC12_CSR_AWD1_SLV_Pos: u32 = 23;
pub const ADC12_CSR_AWD1_SLV_Msk: u32 = 0x1 << ADC12_CSR_AWD1_SLV_Pos;
pub const ADC12_CSR_AWD1_SLV: u32 = ADC12_CSR_AWD1_SLV_Msk;
pub const ADC12_CSR_AWD2_SLV_Pos: u32 = 24;
pub const ADC12_CSR_AWD2_SLV_Msk: u32 = 0x1 << ADC12_CSR_AWD2_SLV_Pos;
pub const ADC12_CSR_AWD2_SLV: u32 = ADC12_CSR_AWD2_SLV_Msk;
pub const ADC12_CSR_AWD3_SLV_Pos: u32 = 25;
pub const ADC12_CSR_AWD3_SLV_Msk: u32 = 0x1 << ADC12_CSR_AWD3_SLV_Pos;
pub const ADC12_CSR_AWD3_SLV: u32 = ADC12_CSR_AWD3_SLV_Msk;
pub const ADC12_CSR_JQOVF_SLV_Pos: u32 = 26;
pub const ADC12_CSR_JQOVF_SLV_Msk: u32 = 0x1 << ADC12_CSR_JQOVF_SLV_Pos;
pub const ADC12_CSR_JQOVF_SLV: u32 = ADC12_CSR_JQOVF_SLV_Msk;
pub const ADC34_CSR_ADRDY_MST_Pos: u32 = 0;
pub const ADC34_CSR_ADRDY_MST_Msk: u32 = 0x1 << ADC34_CSR_ADRDY_MST_Pos;
pub const ADC34_CSR_ADRDY_MST: u32 = ADC34_CSR_ADRDY_MST_Msk;
pub const ADC34_CSR_ADRDY_EOSMP_MST_Pos: u32 = 1;
pub const ADC34_CSR_ADRDY_EOSMP_MST_Msk: u32 = 0x1 << ADC34_CSR_ADRDY_EOSMP_MST_Pos;
pub const ADC34_CSR_ADRDY_EOSMP_MST: u32 = ADC34_CSR_ADRDY_EOSMP_MST_Msk;
pub const ADC34_CSR_ADRDY_EOC_MST_Pos: u32 = 2;
pub const ADC34_CSR_ADRDY_EOC_MST_Msk: u32 = 0x1 << ADC34_CSR_ADRDY_EOC_MST_Pos;
pub const ADC34_CSR_ADRDY_EOC_MST: u32 = ADC34_CSR_ADRDY_EOC_MST_Msk;
pub const ADC34_CSR_ADRDY_EOS_MST_Pos: u32 = 3;
pub const ADC34_CSR_ADRDY_EOS_MST_Msk: u32 = 0x1 << ADC34_CSR_ADRDY_EOS_MST_Pos;
pub const ADC34_CSR_ADRDY_EOS_MST: u32 = ADC34_CSR_ADRDY_EOS_MST_Msk;
pub const ADC34_CSR_ADRDY_OVR_MST_Pos: u32 = 4;
pub const ADC34_CSR_ADRDY_OVR_MST_Msk: u32 = 0x1 << ADC34_CSR_ADRDY_OVR_MST_Pos;
pub const ADC34_CSR_ADRDY_OVR_MST: u32 = ADC34_CSR_ADRDY_OVR_MST_Msk;
pub const ADC34_CSR_ADRDY_JEOC_MST_Pos: u32 = 5;
pub const ADC34_CSR_ADRDY_JEOC_MST_Msk: u32 = 0x1 << ADC34_CSR_ADRDY_JEOC_MST_Pos;
pub const ADC34_CSR_ADRDY_JEOC_MST: u32 = ADC34_CSR_ADRDY_JEOC_MST_Msk;
pub const ADC34_CSR_ADRDY_JEOS_MST_Pos: u32 = 6;
pub const ADC34_CSR_ADRDY_JEOS_MST_Msk: u32 = 0x1 << ADC34_CSR_ADRDY_JEOS_MST_Pos;
pub const ADC34_CSR_ADRDY_JEOS_MST: u32 = ADC34_CSR_ADRDY_JEOS_MST_Msk;
pub const ADC34_CSR_AWD1_MST_Pos: u32 = 7;
pub const ADC34_CSR_AWD1_MST_Msk: u32 = 0x1 << ADC34_CSR_AWD1_MST_Pos;
pub const ADC34_CSR_AWD1_MST: u32 = ADC34_CSR_AWD1_MST_Msk;
pub const ADC34_CSR_AWD2_MST_Pos: u32 = 8;
pub const ADC34_CSR_AWD2_MST_Msk: u32 = 0x1 << ADC34_CSR_AWD2_MST_Pos;
pub const ADC34_CSR_AWD2_MST: u32 = ADC34_CSR_AWD2_MST_Msk;
pub const ADC34_CSR_AWD3_MST_Pos: u32 = 9;
pub const ADC34_CSR_AWD3_MST_Msk: u32 = 0x1 << ADC34_CSR_AWD3_MST_Pos;
pub const ADC34_CSR_AWD3_MST: u32 = ADC34_CSR_AWD3_MST_Msk;
pub const ADC34_CSR_JQOVF_MST_Pos: u32 = 10;
pub const ADC34_CSR_JQOVF_MST_Msk: u32 = 0x1 << ADC34_CSR_JQOVF_MST_Pos;
pub const ADC34_CSR_JQOVF_MST: u32 = ADC34_CSR_JQOVF_MST_Msk;
pub const ADC34_CSR_ADRDY_SLV_Pos: u32 = 16;
pub const ADC34_CSR_ADRDY_SLV_Msk: u32 = 0x1 << ADC34_CSR_ADRDY_SLV_Pos;
pub const ADC34_CSR_ADRDY_SLV: u32 = ADC34_CSR_ADRDY_SLV_Msk;
pub const ADC34_CSR_ADRDY_EOSMP_SLV_Pos: u32 = 17;
pub const ADC34_CSR_ADRDY_EOSMP_SLV_Msk: u32 = 0x1 << ADC34_CSR_ADRDY_EOSMP_SLV_Pos;
pub const ADC34_CSR_ADRDY_EOSMP_SLV: u32 = ADC34_CSR_ADRDY_EOSMP_SLV_Msk;
pub const ADC34_CSR_ADRDY_EOC_SLV_Pos: u32 = 18;
pub const ADC34_CSR_ADRDY_EOC_SLV_Msk: u32 = 0x1 << ADC34_CSR_ADRDY_EOC_SLV_Pos;
pub const ADC34_CSR_ADRDY_EOC_SLV: u32 = ADC34_CSR_ADRDY_EOC_SLV_Msk;
pub const ADC34_CSR_ADRDY_EOS_SLV_Pos: u32 = 19;
pub const ADC34_CSR_ADRDY_EOS_SLV_Msk: u32 = 0x1 << ADC34_CSR_ADRDY_EOS_SLV_Pos;
pub const ADC34_CSR_ADRDY_EOS_SLV: u32 = ADC34_CSR_ADRDY_EOS_SLV_Msk;
pub const ADC34_CSR_ADRDY_JEOC_SLV_Pos: u32 = 21;
pub const ADC34_CSR_ADRDY_JEOC_SLV_Msk: u32 = 0x1 << ADC34_CSR_ADRDY_JEOC_SLV_Pos;
pub const ADC34_CSR_ADRDY_JEOC_SLV: u32 = ADC34_CSR_ADRDY_JEOC_SLV_Msk;
pub const ADC34_CSR_ADRDY_JEOS_SLV_Pos: u32 = 22;
pub const ADC34_CSR_ADRDY_JEOS_SLV_Msk: u32 = 0x1 << ADC34_CSR_ADRDY_JEOS_SLV_Pos;
pub const ADC34_CSR_ADRDY_JEOS_SLV: u32 = ADC34_CSR_ADRDY_JEOS_SLV_Msk;
pub const ADC34_CSR_AWD1_SLV_Pos: u32 = 23;
pub const ADC34_CSR_AWD1_SLV_Msk: u32 = 0x1 << ADC34_CSR_AWD1_SLV_Pos;
pub const ADC34_CSR_AWD1_SLV: u32 = ADC34_CSR_AWD1_SLV_Msk;
pub const ADC34_CSR_AWD2_SLV_Pos: u32 = 24;
pub const ADC34_CSR_AWD2_SLV_Msk: u32 = 0x1 << ADC34_CSR_AWD2_SLV_Pos;
pub const ADC34_CSR_AWD2_SLV: u32 = ADC34_CSR_AWD2_SLV_Msk;
pub const ADC34_CSR_AWD3_SLV_Pos: u32 = 25;
pub const ADC34_CSR_AWD3_SLV_Msk: u32 = 0x1 << ADC34_CSR_AWD3_SLV_Pos;
pub const ADC34_CSR_AWD3_SLV: u32 = ADC34_CSR_AWD3_SLV_Msk;
pub const ADC34_CSR_JQOVF_SLV_Pos: u32 = 26;
pub const ADC34_CSR_JQOVF_SLV_Msk: u32 = 0x1 << ADC34_CSR_JQOVF_SLV_Pos;
pub const ADC34_CSR_JQOVF_SLV: u32 = ADC34_CSR_JQOVF_SLV_Msk;
pub const ADC12_CCR_MULTI_Pos: u32 = 0;
pub const ADC12_CCR_MULTI_Msk: u32 = 0x1F << ADC12_CCR_MULTI_Pos;
pub const ADC12_CCR_MULTI: u32 = ADC12_CCR_MULTI_Msk;
pub const ADC12_CCR_MULTI_0: u32 = 0x01 << ADC12_CCR_MULTI_Pos;
pub const ADC12_CCR_MULTI_1: u32 = 0x02 << ADC12_CCR_MULTI_Pos;
pub const ADC12_CCR_MULTI_2: u32 = 0x04 << ADC12_CCR_MULTI_Pos;
pub const ADC12_CCR_MULTI_3: u32 = 0x08 << ADC12_CCR_MULTI_Pos;
pub const ADC12_CCR_MULTI_4: u32 = 0x10 << ADC12_CCR_MULTI_Pos;
pub const ADC12_CCR_DELAY_Pos: u32 = 8;
pub const ADC12_CCR_DELAY_Msk: u32 = 0xF << ADC12_CCR_DELAY_Pos;
pub const ADC12_CCR_DELAY: u32 = ADC12_CCR_DELAY_Msk;
pub const ADC12_CCR_DELAY_0: u32 = 0x1 << ADC12_CCR_DELAY_Pos;
pub const ADC12_CCR_DELAY_1: u32 = 0x2 << ADC12_CCR_DELAY_Pos;
pub const ADC12_CCR_DELAY_2: u32 = 0x4 << ADC12_CCR_DELAY_Pos;
pub const ADC12_CCR_DELAY_3: u32 = 0x8 << ADC12_CCR_DELAY_Pos;
pub const ADC12_CCR_DMACFG_Pos: u32 = 13;
pub const ADC12_CCR_DMACFG_Msk: u32 = 0x1 << ADC12_CCR_DMACFG_Pos;
pub const ADC12_CCR_DMACFG: u32 = ADC12_CCR_DMACFG_Msk;
pub const ADC12_CCR_MDMA_Pos: u32 = 14;
pub const ADC12_CCR_MDMA_Msk: u32 = 0x3 << ADC12_CCR_MDMA_Pos;
pub const ADC12_CCR_MDMA: u32 = ADC12_CCR_MDMA_Msk;
pub const ADC12_CCR_MDMA_0: u32 = 0x1 << ADC12_CCR_MDMA_Pos;
pub const ADC12_CCR_MDMA_1: u32 = 0x2 << ADC12_CCR_MDMA_Pos;
pub const ADC12_CCR_CKMODE_Pos: u32 = 16;
pub const ADC12_CCR_CKMODE_Msk: u32 = 0x3 << ADC12_CCR_CKMODE_Pos;
pub const ADC12_CCR_CKMODE: u32 = ADC12_CCR_CKMODE_Msk;
pub const ADC12_CCR_CKMODE_0: u32 = 0x1 << ADC12_CCR_CKMODE_Pos;
pub const ADC12_CCR_CKMODE_1: u32 = 0x2 << ADC12_CCR_CKMODE_Pos;
pub const ADC12_CCR_VREFEN_Pos: u32 = 22;
pub const ADC12_CCR_VREFEN_Msk: u32 = 0x1 << ADC12_CCR_VREFEN_Pos;
pub const ADC12_CCR_VREFEN: u32 = ADC12_CCR_VREFEN_Msk;
pub const ADC12_CCR_TSEN_Pos: u32 = 23;
pub const ADC12_CCR_TSEN_Msk: u32 = 0x1 << ADC12_CCR_TSEN_Pos;
pub const ADC12_CCR_TSEN: u32 = ADC12_CCR_TSEN_Msk;
pub const ADC12_CCR_VBATEN_Pos: u32 = 24;
pub const ADC12_CCR_VBATEN_Msk: u32 = 0x1 << ADC12_CCR_VBATEN_Pos;
pub const ADC12_CCR_VBATEN: u32 = ADC12_CCR_VBATEN_Msk;
pub const ADC12_CDR_RDATA_MST_Pos: u32 = 0;
pub const ADC12_CDR_RDATA_MST_Msk: u32 = 0xFFFF << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST: u32 = ADC12_CDR_RDATA_MST_Msk;
pub const ADC12_CDR_RDATA_MST_0: u32 = 0x0001 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_1: u32 = 0x0002 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_2: u32 = 0x0004 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_3: u32 = 0x0008 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_4: u32 = 0x0010 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_5: u32 = 0x0020 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_6: u32 = 0x0040 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_7: u32 = 0x0080 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_8: u32 = 0x0100 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_9: u32 = 0x0200 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_10: u32 = 0x0400 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_11: u32 = 0x0800 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_12: u32 = 0x1000 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_13: u32 = 0x2000 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_14: u32 = 0x4000 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_MST_15: u32 = 0x8000 << ADC12_CDR_RDATA_MST_Pos;
pub const ADC12_CDR_RDATA_SLV_Pos: u32 = 16;
pub const ADC12_CDR_RDATA_SLV_Msk: u32 = 0xFFFF << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV: u32 = ADC12_CDR_RDATA_SLV_Msk;
pub const ADC12_CDR_RDATA_SLV_0: u32 = 0x0001 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_1: u32 = 0x0002 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_2: u32 = 0x0004 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_3: u32 = 0x0008 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_4: u32 = 0x0010 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_5: u32 = 0x0020 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_6: u32 = 0x0040 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_7: u32 = 0x0080 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_8: u32 = 0x0100 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_9: u32 = 0x0200 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_10: u32 = 0x0400 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_11: u32 = 0x0800 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_12: u32 = 0x1000 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_13: u32 = 0x2000 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_14: u32 = 0x4000 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC12_CDR_RDATA_SLV_15: u32 = 0x8000 << ADC12_CDR_RDATA_SLV_Pos;
pub const ADC_CSR_ADRDY_MST_Pos: u32 = 0;
pub const ADC_CSR_ADRDY_MST_Msk: u32 = 0x1 << ADC_CSR_ADRDY_MST_Pos;
pub const ADC_CSR_ADRDY_MST: u32 = ADC_CSR_ADRDY_MST_Msk;
pub const ADC_CSR_EOSMP_MST_Pos: u32 = 1;
pub const ADC_CSR_EOSMP_MST_Msk: u32 = 0x1 << ADC_CSR_EOSMP_MST_Pos;
pub const ADC_CSR_EOSMP_MST: u32 = ADC_CSR_EOSMP_MST_Msk;
pub const ADC_CSR_EOC_MST_Pos: u32 = 2;
pub const ADC_CSR_EOC_MST_Msk: u32 = 0x1 << ADC_CSR_EOC_MST_Pos;
pub const ADC_CSR_EOC_MST: u32 = ADC_CSR_EOC_MST_Msk;
pub const ADC_CSR_EOS_MST_Pos: u32 = 3;
pub const ADC_CSR_EOS_MST_Msk: u32 = 0x1 << ADC_CSR_EOS_MST_Pos;
pub const ADC_CSR_EOS_MST: u32 = ADC_CSR_EOS_MST_Msk;
pub const ADC_CSR_OVR_MST_Pos: u32 = 4;
pub const ADC_CSR_OVR_MST_Msk: u32 = 0x1 << ADC_CSR_OVR_MST_Pos;
pub const ADC_CSR_OVR_MST: u32 = ADC_CSR_OVR_MST_Msk;
pub const ADC_CSR_JEOC_MST_Pos: u32 = 5;
pub const ADC_CSR_JEOC_MST_Msk: u32 = 0x1 << ADC_CSR_JEOC_MST_Pos;
pub const ADC_CSR_JEOC_MST: u32 = ADC_CSR_JEOC_MST_Msk;
pub const ADC_CSR_JEOS_MST_Pos: u32 = 6;
pub const ADC_CSR_JEOS_MST_Msk: u32 = 0x1 << ADC_CSR_JEOS_MST_Pos;
pub const ADC_CSR_JEOS_MST: u32 = ADC_CSR_JEOS_MST_Msk;
pub const ADC_CSR_AWD1_MST_Pos: u32 = 7;
pub const ADC_CSR_AWD1_MST_Msk: u32 = 0x1 << ADC_CSR_AWD1_MST_Pos;
pub const ADC_CSR_AWD1_MST: u32 = ADC_CSR_AWD1_MST_Msk;
pub const ADC_CSR_AWD2_MST_Pos: u32 = 8;
pub const ADC_CSR_AWD2_MST_Msk: u32 = 0x1 << ADC_CSR_AWD2_MST_Pos;
pub const ADC_CSR_AWD2_MST: u32 = ADC_CSR_AWD2_MST_Msk;
pub const ADC_CSR_AWD3_MST_Pos: u32 = 9;
pub const ADC_CSR_AWD3_MST_Msk: u32 = 0x1 << ADC_CSR_AWD3_MST_Pos;
pub const ADC_CSR_AWD3_MST: u32 = ADC_CSR_AWD3_MST_Msk;
pub const ADC_CSR_JQOVF_MST_Pos: u32 = 10;
pub const ADC_CSR_JQOVF_MST_Msk: u32 = 0x1 << ADC_CSR_JQOVF_MST_Pos;
pub const ADC_CSR_JQOVF_MST: u32 = ADC_CSR_JQOVF_MST_Msk;
pub const ADC_CSR_ADRDY_SLV_Pos: u32 = 16;
pub const ADC_CSR_ADRDY_SLV_Msk: u32 = 0x1 << ADC_CSR_ADRDY_SLV_Pos;
pub const ADC_CSR_ADRDY_SLV: u32 = ADC_CSR_ADRDY_SLV_Msk;
pub const ADC_CSR_EOSMP_SLV_Pos: u32 = 17;
pub const ADC_CSR_EOSMP_SLV_Msk: u32 = 0x1 << ADC_CSR_EOSMP_SLV_Pos;
pub const ADC_CSR_EOSMP_SLV: u32 = ADC_CSR_EOSMP_SLV_Msk;
pub const ADC_CSR_EOC_SLV_Pos: u32 = 18;
pub const ADC_CSR_EOC_SLV_Msk: u32 = 0x1 << ADC_CSR_EOC_SLV_Pos;
pub const ADC_CSR_EOC_SLV: u32 = ADC_CSR_EOC_SLV_Msk;
pub const ADC_CSR_EOS_SLV_Pos: u32 = 19;
pub const ADC_CSR_EOS_SLV_Msk: u32 = 0x1 << ADC_CSR_EOS_SLV_Pos;
pub const ADC_CSR_EOS_SLV: u32 = ADC_CSR_EOS_SLV_Msk;
pub const ADC_CSR_OVR_SLV_Pos: u32 = 20;
pub const ADC_CSR_OVR_SLV_Msk: u32 = 0x1 << ADC_CSR_OVR_SLV_Pos;
pub const ADC_CSR_OVR_SLV: u32 = ADC_CSR_OVR_SLV_Msk;
pub const ADC_CSR_JEOC_SLV_Pos: u32 = 21;
pub const ADC_CSR_JEOC_SLV_Msk: u32 = 0x1 << ADC_CSR_JEOC_SLV_Pos;
pub const ADC_CSR_JEOC_SLV: u32 = ADC_CSR_JEOC_SLV_Msk;
pub const ADC_CSR_JEOS_SLV_Pos: u32 = 22;
pub const ADC_CSR_JEOS_SLV_Msk: u32 = 0x1 << ADC_CSR_JEOS_SLV_Pos;
pub const ADC_CSR_JEOS_SLV: u32 = ADC_CSR_JEOS_SLV_Msk;
pub const ADC_CSR_AWD1_SLV_Pos: u32 = 23;
pub const ADC_CSR_AWD1_SLV_Msk: u32 = 0x1 << ADC_CSR_AWD1_SLV_Pos;
pub const ADC_CSR_AWD1_SLV: u32 = ADC_CSR_AWD1_SLV_Msk;
pub const ADC_CSR_AWD2_SLV_Pos: u32 = 24;
pub const ADC_CSR_AWD2_SLV_Msk: u32 = 0x1 << ADC_CSR_AWD2_SLV_Pos;
pub const ADC_CSR_AWD2_SLV: u32 = ADC_CSR_AWD2_SLV_Msk;
pub const ADC_CSR_AWD3_SLV_Pos: u32 = 25;
pub const ADC_CSR_AWD3_SLV_Msk: u32 = 0x1 << ADC_CSR_AWD3_SLV_Pos;
pub const ADC_CSR_AWD3_SLV: u32 = ADC_CSR_AWD3_SLV_Msk;
pub const ADC_CSR_JQOVF_SLV_Pos: u32 = 26;
pub const ADC_CSR_JQOVF_SLV_Msk: u32 = 0x1 << ADC_CSR_JQOVF_SLV_Pos;
pub const ADC_CSR_JQOVF_SLV: u32 = ADC_CSR_JQOVF_SLV_Msk;
pub const ADC_CSR_ADRDY_EOSMP_MST: u32 = ADC_CSR_EOSMP_MST;
pub const ADC_CSR_ADRDY_EOC_MST: u32 = ADC_CSR_EOC_MST;
pub const ADC_CSR_ADRDY_EOS_MST: u32 = ADC_CSR_EOS_MST;
pub const ADC_CSR_ADRDY_OVR_MST: u32 = ADC_CSR_OVR_MST;
pub const ADC_CSR_ADRDY_JEOC_MST: u32 = ADC_CSR_JEOC_MST;
pub const ADC_CSR_ADRDY_JEOS_MST: u32 = ADC_CSR_JEOS_MST;
pub const ADC_CSR_ADRDY_EOSMP_SLV: u32 = ADC_CSR_EOSMP_SLV;
pub const ADC_CSR_ADRDY_EOC_SLV: u32 = ADC_CSR_EOC_SLV;
pub const ADC_CSR_ADRDY_EOS_SLV: u32 = ADC_CSR_EOS_SLV;
pub const ADC_CSR_ADRDY_OVR_SLV: u32 = ADC_CSR_OVR_SLV;
pub const ADC_CSR_ADRDY_JEOC_SLV: u32 = ADC_CSR_JEOC_SLV;
pub const ADC_CSR_ADRDY_JEOS_SLV: u32 = ADC_CSR_JEOS_SLV;
pub const ADC_CCR_DUAL_Pos: u32 = 0;
pub const ADC_CCR_DUAL_Msk: u32 = 0x1F << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL: u32 = ADC_CCR_DUAL_Msk;
pub const ADC_CCR_DUAL_0: u32 = 0x01 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_1: u32 = 0x02 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_2: u32 = 0x04 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_3: u32 = 0x08 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_4: u32 = 0x10 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DELAY_Pos: u32 = 8;
pub const ADC_CCR_DELAY_Msk: u32 = 0xF << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY: u32 = ADC_CCR_DELAY_Msk;
pub const ADC_CCR_DELAY_0: u32 = 0x1 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_1: u32 = 0x2 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_2: u32 = 0x4 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_3: u32 = 0x8 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DMACFG_Pos: u32 = 13;
pub const ADC_CCR_DMACFG_Msk: u32 = 0x1 << ADC_CCR_DMACFG_Pos;
pub const ADC_CCR_DMACFG: u32 = ADC_CCR_DMACFG_Msk;
pub const ADC_CCR_MDMA_Pos: u32 = 14;
pub const ADC_CCR_MDMA_Msk: u32 = 0x3 << ADC_CCR_MDMA_Pos;
pub const ADC_CCR_MDMA: u32 = ADC_CCR_MDMA_Msk;
pub const ADC_CCR_MDMA_0: u32 = 0x1 << ADC_CCR_MDMA_Pos;
pub const ADC_CCR_MDMA_1: u32 = 0x2 << ADC_CCR_MDMA_Pos;
pub const ADC_CCR_CKMODE_Pos: u32 = 16;
pub const ADC_CCR_CKMODE_Msk: u32 = 0x3 << ADC_CCR_CKMODE_Pos;
pub const ADC_CCR_CKMODE: u32 = ADC_CCR_CKMODE_Msk;
pub const ADC_CCR_CKMODE_0: u32 = 0x1 << ADC_CCR_CKMODE_Pos;
pub const ADC_CCR_CKMODE_1: u32 = 0x2 << ADC_CCR_CKMODE_Pos;
pub const ADC_CCR_VREFEN_Pos: u32 = 22;
pub const ADC_CCR_VREFEN_Msk: u32 = 0x1 << ADC_CCR_VREFEN_Pos;
pub const ADC_CCR_VREFEN: u32 = ADC_CCR_VREFEN_Msk;
pub const ADC_CCR_TSEN_Pos: u32 = 23;
pub const ADC_CCR_TSEN_Msk: u32 = 0x1 << ADC_CCR_TSEN_Pos;
pub const ADC_CCR_TSEN: u32 = ADC_CCR_TSEN_Msk;
pub const ADC_CCR_VBATEN_Pos: u32 = 24;
pub const ADC_CCR_VBATEN_Msk: u32 = 0x1 << ADC_CCR_VBATEN_Pos;
pub const ADC_CCR_VBATEN: u32 = ADC_CCR_VBATEN_Msk;
pub const ADC_CCR_MULTI: u32 = ADC_CCR_DUAL;
pub const ADC_CCR_MULTI_0: u32 = ADC_CCR_DUAL_0;
pub const ADC_CCR_MULTI_1: u32 = ADC_CCR_DUAL_1;
pub const ADC_CCR_MULTI_2: u32 = ADC_CCR_DUAL_2;
pub const ADC_CCR_MULTI_3: u32 = ADC_CCR_DUAL_3;
pub const ADC_CCR_MULTI_4: u32 = ADC_CCR_DUAL_4;
pub const ADC_CDR_RDATA_MST_Pos: u32 = 0;
pub const ADC_CDR_RDATA_MST_Msk: u32 = 0xFFFF << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST: u32 = ADC_CDR_RDATA_MST_Msk;
pub const ADC_CDR_RDATA_MST_0: u32 = 0x0001 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_1: u32 = 0x0002 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_2: u32 = 0x0004 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_3: u32 = 0x0008 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_4: u32 = 0x0010 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_5: u32 = 0x0020 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_6: u32 = 0x0040 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_7: u32 = 0x0080 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_8: u32 = 0x0100 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_9: u32 = 0x0200 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_10: u32 = 0x0400 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_11: u32 = 0x0800 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_12: u32 = 0x1000 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_13: u32 = 0x2000 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_14: u32 = 0x4000 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST_15: u32 = 0x8000 << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_SLV_Pos: u32 = 16;
pub const ADC_CDR_RDATA_SLV_Msk: u32 = 0xFFFF << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV: u32 = ADC_CDR_RDATA_SLV_Msk;
pub const ADC_CDR_RDATA_SLV_0: u32 = 0x0001 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_1: u32 = 0x0002 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_2: u32 = 0x0004 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_3: u32 = 0x0008 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_4: u32 = 0x0010 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_5: u32 = 0x0020 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_6: u32 = 0x0040 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_7: u32 = 0x0080 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_8: u32 = 0x0100 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_9: u32 = 0x0200 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_10: u32 = 0x0400 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_11: u32 = 0x0800 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_12: u32 = 0x1000 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_13: u32 = 0x2000 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_14: u32 = 0x4000 << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV_15: u32 = 0x8000 << ADC_CDR_RDATA_SLV_Pos;
pub const COMP2_CSR_COMP2EN_Pos: u32 = 0;
pub const COMP2_CSR_COMP2EN_Msk: u32 = 0x1 << COMP2_CSR_COMP2EN_Pos;
pub const COMP2_CSR_COMP2EN: u32 = COMP2_CSR_COMP2EN_Msk;
pub const COMP2_CSR_COMP2INSEL_Pos: u32 = 4;
pub const COMP2_CSR_COMP2INSEL_Msk: u32 = 0x40007 << COMP2_CSR_COMP2INSEL_Pos;
pub const COMP2_CSR_COMP2INSEL: u32 = COMP2_CSR_COMP2INSEL_Msk;
pub const COMP2_CSR_COMP2INSEL_0: u32 = 0x00000010;
pub const COMP2_CSR_COMP2INSEL_1: u32 = 0x00000020;
pub const COMP2_CSR_COMP2INSEL_2: u32 = 0x00000040;
pub const COMP2_CSR_COMP2INSEL_3: u32 = 0x00400000;
pub const COMP2_CSR_COMP2OUTSEL_Pos: u32 = 10;
pub const COMP2_CSR_COMP2OUTSEL_Msk: u32 = 0xF << COMP2_CSR_COMP2OUTSEL_Pos;
pub const COMP2_CSR_COMP2OUTSEL: u32 = COMP2_CSR_COMP2OUTSEL_Msk;
pub const COMP2_CSR_COMP2OUTSEL_0: u32 = 0x1 << COMP2_CSR_COMP2OUTSEL_Pos;
pub const COMP2_CSR_COMP2OUTSEL_1: u32 = 0x2 << COMP2_CSR_COMP2OUTSEL_Pos;
pub const COMP2_CSR_COMP2OUTSEL_2: u32 = 0x4 << COMP2_CSR_COMP2OUTSEL_Pos;
pub const COMP2_CSR_COMP2OUTSEL_3: u32 = 0x8 << COMP2_CSR_COMP2OUTSEL_Pos;
pub const COMP2_CSR_COMP2POL_Pos: u32 = 15;
pub const COMP2_CSR_COMP2POL_Msk: u32 = 0x1 << COMP2_CSR_COMP2POL_Pos;
pub const COMP2_CSR_COMP2POL: u32 = COMP2_CSR_COMP2POL_Msk;
pub const COMP2_CSR_COMP2BLANKING_Pos: u32 = 18;
pub const COMP2_CSR_COMP2BLANKING_Msk: u32 = 0x3 << COMP2_CSR_COMP2BLANKING_Pos;
pub const COMP2_CSR_COMP2BLANKING: u32 = COMP2_CSR_COMP2BLANKING_Msk;
pub const COMP2_CSR_COMP2BLANKING_0: u32 = 0x1 << COMP2_CSR_COMP2BLANKING_Pos;
pub const COMP2_CSR_COMP2BLANKING_1: u32 = 0x2 << COMP2_CSR_COMP2BLANKING_Pos;
pub const COMP2_CSR_COMP2BLANKING_2: u32 = 0x4 << COMP2_CSR_COMP2BLANKING_Pos;
pub const COMP2_CSR_COMP2OUT_Pos: u32 = 30;
pub const COMP2_CSR_COMP2OUT_Msk: u32 = 0x1 << COMP2_CSR_COMP2OUT_Pos;
pub const COMP2_CSR_COMP2OUT: u32 = COMP2_CSR_COMP2OUT_Msk;
pub const COMP2_CSR_COMP2LOCK_Pos: u32 = 31;
pub const COMP2_CSR_COMP2LOCK_Msk: u32 = 0x1 << COMP2_CSR_COMP2LOCK_Pos;
pub const COMP2_CSR_COMP2LOCK: u32 = COMP2_CSR_COMP2LOCK_Msk;
pub const COMP4_CSR_COMP4EN_Pos: u32 = 0;
pub const COMP4_CSR_COMP4EN_Msk: u32 = 0x1 << COMP4_CSR_COMP4EN_Pos;
pub const COMP4_CSR_COMP4EN: u32 = COMP4_CSR_COMP4EN_Msk;
pub const COMP4_CSR_COMP4INSEL_Pos: u32 = 4;
pub const COMP4_CSR_COMP4INSEL_Msk: u32 = 0x40007 << COMP4_CSR_COMP4INSEL_Pos;
pub const COMP4_CSR_COMP4INSEL: u32 = COMP4_CSR_COMP4INSEL_Msk;
pub const COMP4_CSR_COMP4INSEL_0: u32 = 0x00000010;
pub const COMP4_CSR_COMP4INSEL_1: u32 = 0x00000020;
pub const COMP4_CSR_COMP4INSEL_2: u32 = 0x00000040;
pub const COMP4_CSR_COMP4INSEL_3: u32 = 0x00400000;
pub const COMP4_CSR_COMP4OUTSEL_Pos: u32 = 10;
pub const COMP4_CSR_COMP4OUTSEL_Msk: u32 = 0xF << COMP4_CSR_COMP4OUTSEL_Pos;
pub const COMP4_CSR_COMP4OUTSEL: u32 = COMP4_CSR_COMP4OUTSEL_Msk;
pub const COMP4_CSR_COMP4OUTSEL_0: u32 = 0x1 << COMP4_CSR_COMP4OUTSEL_Pos;
pub const COMP4_CSR_COMP4OUTSEL_1: u32 = 0x2 << COMP4_CSR_COMP4OUTSEL_Pos;
pub const COMP4_CSR_COMP4OUTSEL_2: u32 = 0x4 << COMP4_CSR_COMP4OUTSEL_Pos;
pub const COMP4_CSR_COMP4OUTSEL_3: u32 = 0x8 << COMP4_CSR_COMP4OUTSEL_Pos;
pub const COMP4_CSR_COMP4POL_Pos: u32 = 15;
pub const COMP4_CSR_COMP4POL_Msk: u32 = 0x1 << COMP4_CSR_COMP4POL_Pos;
pub const COMP4_CSR_COMP4POL: u32 = COMP4_CSR_COMP4POL_Msk;
pub const COMP4_CSR_COMP4BLANKING_Pos: u32 = 18;
pub const COMP4_CSR_COMP4BLANKING_Msk: u32 = 0x3 << COMP4_CSR_COMP4BLANKING_Pos;
pub const COMP4_CSR_COMP4BLANKING: u32 = COMP4_CSR_COMP4BLANKING_Msk;
pub const COMP4_CSR_COMP4BLANKING_0: u32 = 0x1 << COMP4_CSR_COMP4BLANKING_Pos;
pub const COMP4_CSR_COMP4BLANKING_1: u32 = 0x2 << COMP4_CSR_COMP4BLANKING_Pos;
pub const COMP4_CSR_COMP4BLANKING_2: u32 = 0x4 << COMP4_CSR_COMP4BLANKING_Pos;
pub const COMP4_CSR_COMP4OUT_Pos: u32 = 30;
pub const COMP4_CSR_COMP4OUT_Msk: u32 = 0x1 << COMP4_CSR_COMP4OUT_Pos;
pub const COMP4_CSR_COMP4OUT: u32 = COMP4_CSR_COMP4OUT_Msk;
pub const COMP4_CSR_COMP4LOCK_Pos: u32 = 31;
pub const COMP4_CSR_COMP4LOCK_Msk: u32 = 0x1 << COMP4_CSR_COMP4LOCK_Pos;
pub const COMP4_CSR_COMP4LOCK: u32 = COMP4_CSR_COMP4LOCK_Msk;
pub const COMP6_CSR_COMP6EN_Pos: u32 = 0;
pub const COMP6_CSR_COMP6EN_Msk: u32 = 0x1 << COMP6_CSR_COMP6EN_Pos;
pub const COMP6_CSR_COMP6EN: u32 = COMP6_CSR_COMP6EN_Msk;
pub const COMP6_CSR_COMP6INSEL_Pos: u32 = 4;
pub const COMP6_CSR_COMP6INSEL_Msk: u32 = 0x40007 << COMP6_CSR_COMP6INSEL_Pos;
pub const COMP6_CSR_COMP6INSEL: u32 = COMP6_CSR_COMP6INSEL_Msk;
pub const COMP6_CSR_COMP6INSEL_0: u32 = 0x00000010;
pub const COMP6_CSR_COMP6INSEL_1: u32 = 0x00000020;
pub const COMP6_CSR_COMP6INSEL_2: u32 = 0x00000040;
pub const COMP6_CSR_COMP6INSEL_3: u32 = 0x00400000;
pub const COMP6_CSR_COMP6OUTSEL_Pos: u32 = 10;
pub const COMP6_CSR_COMP6OUTSEL_Msk: u32 = 0xF << COMP6_CSR_COMP6OUTSEL_Pos;
pub const COMP6_CSR_COMP6OUTSEL: u32 = COMP6_CSR_COMP6OUTSEL_Msk;
pub const COMP6_CSR_COMP6OUTSEL_0: u32 = 0x1 << COMP6_CSR_COMP6OUTSEL_Pos;
pub const COMP6_CSR_COMP6OUTSEL_1: u32 = 0x2 << COMP6_CSR_COMP6OUTSEL_Pos;
pub const COMP6_CSR_COMP6OUTSEL_2: u32 = 0x4 << COMP6_CSR_COMP6OUTSEL_Pos;
pub const COMP6_CSR_COMP6OUTSEL_3: u32 = 0x8 << COMP6_CSR_COMP6OUTSEL_Pos;
pub const COMP6_CSR_COMP6POL_Pos: u32 = 15;
pub const COMP6_CSR_COMP6POL_Msk: u32 = 0x1 << COMP6_CSR_COMP6POL_Pos;
pub const COMP6_CSR_COMP6POL: u32 = COMP6_CSR_COMP6POL_Msk;
pub const COMP6_CSR_COMP6BLANKING_Pos: u32 = 18;
pub const COMP6_CSR_COMP6BLANKING_Msk: u32 = 0x3 << COMP6_CSR_COMP6BLANKING_Pos;
pub const COMP6_CSR_COMP6BLANKING: u32 = COMP6_CSR_COMP6BLANKING_Msk;
pub const COMP6_CSR_COMP6BLANKING_0: u32 = 0x1 << COMP6_CSR_COMP6BLANKING_Pos;
pub const COMP6_CSR_COMP6BLANKING_1: u32 = 0x2 << COMP6_CSR_COMP6BLANKING_Pos;
pub const COMP6_CSR_COMP6BLANKING_2: u32 = 0x4 << COMP6_CSR_COMP6BLANKING_Pos;
pub const COMP6_CSR_COMP6OUT_Pos: u32 = 30;
pub const COMP6_CSR_COMP6OUT_Msk: u32 = 0x1 << COMP6_CSR_COMP6OUT_Pos;
pub const COMP6_CSR_COMP6OUT: u32 = COMP6_CSR_COMP6OUT_Msk;
pub const COMP6_CSR_COMP6LOCK_Pos: u32 = 31;
pub const COMP6_CSR_COMP6LOCK_Msk: u32 = 0x1 << COMP6_CSR_COMP6LOCK_Pos;
pub const COMP6_CSR_COMP6LOCK: u32 = COMP6_CSR_COMP6LOCK_Msk;
pub const COMP_CSR_COMPxEN_Pos: u32 = 0;
pub const COMP_CSR_COMPxEN_Msk: u32 = 0x1 << COMP_CSR_COMPxEN_Pos;
pub const COMP_CSR_COMPxEN: u32 = COMP_CSR_COMPxEN_Msk;
pub const COMP_CSR_COMPxINSEL_Pos: u32 = 4;
pub const COMP_CSR_COMPxINSEL_Msk: u32 = 0x40007 << COMP_CSR_COMPxINSEL_Pos;
pub const COMP_CSR_COMPxINSEL: u32 = COMP_CSR_COMPxINSEL_Msk;
pub const COMP_CSR_COMPxINSEL_0: u32 = 0x00000010;
pub const COMP_CSR_COMPxINSEL_1: u32 = 0x00000020;
pub const COMP_CSR_COMPxINSEL_2: u32 = 0x00000040;
pub const COMP_CSR_COMPxINSEL_3: u32 = 0x00400000;
pub const COMP_CSR_COMPxOUTSEL_Pos: u32 = 10;
pub const COMP_CSR_COMPxOUTSEL_Msk: u32 = 0xF << COMP_CSR_COMPxOUTSEL_Pos;
pub const COMP_CSR_COMPxOUTSEL: u32 = COMP_CSR_COMPxOUTSEL_Msk;
pub const COMP_CSR_COMPxOUTSEL_0: u32 = 0x1 << COMP_CSR_COMPxOUTSEL_Pos;
pub const COMP_CSR_COMPxOUTSEL_1: u32 = 0x2 << COMP_CSR_COMPxOUTSEL_Pos;
pub const COMP_CSR_COMPxOUTSEL_2: u32 = 0x4 << COMP_CSR_COMPxOUTSEL_Pos;
pub const COMP_CSR_COMPxOUTSEL_3: u32 = 0x8 << COMP_CSR_COMPxOUTSEL_Pos;
pub const COMP_CSR_COMPxPOL_Pos: u32 = 15;
pub const COMP_CSR_COMPxPOL_Msk: u32 = 0x1 << COMP_CSR_COMPxPOL_Pos;
pub const COMP_CSR_COMPxPOL: u32 = COMP_CSR_COMPxPOL_Msk;
pub const COMP_CSR_COMPxBLANKING_Pos: u32 = 18;
pub const COMP_CSR_COMPxBLANKING_Msk: u32 = 0x3 << COMP_CSR_COMPxBLANKING_Pos;
pub const COMP_CSR_COMPxBLANKING: u32 = COMP_CSR_COMPxBLANKING_Msk;
pub const COMP_CSR_COMPxBLANKING_0: u32 = 0x1 << COMP_CSR_COMPxBLANKING_Pos;
pub const COMP_CSR_COMPxBLANKING_1: u32 = 0x2 << COMP_CSR_COMPxBLANKING_Pos;
pub const COMP_CSR_COMPxBLANKING_2: u32 = 0x4 << COMP_CSR_COMPxBLANKING_Pos;
pub const COMP_CSR_COMPxOUT_Pos: u32 = 30;
pub const COMP_CSR_COMPxOUT_Msk: u32 = 0x1 << COMP_CSR_COMPxOUT_Pos;
pub const COMP_CSR_COMPxOUT: u32 = COMP_CSR_COMPxOUT_Msk;
pub const COMP_CSR_COMPxLOCK_Pos: u32 = 31;
pub const COMP_CSR_COMPxLOCK_Msk: u32 = 0x1 << COMP_CSR_COMPxLOCK_Pos;
pub const COMP_CSR_COMPxLOCK: u32 = COMP_CSR_COMPxLOCK_Msk;
pub const OPAMP2_CSR_OPAMP2EN_Pos: u32 = 0;
pub const OPAMP2_CSR_OPAMP2EN_Msk: u32 = 0x1 << OPAMP2_CSR_OPAMP2EN_Pos;
pub const OPAMP2_CSR_OPAMP2EN: u32 = OPAMP2_CSR_OPAMP2EN_Msk;
pub const OPAMP2_CSR_FORCEVP_Pos: u32 = 1;
pub const OPAMP2_CSR_FORCEVP_Msk: u32 = 0x1 << OPAMP2_CSR_FORCEVP_Pos;
pub const OPAMP2_CSR_FORCEVP: u32 = OPAMP2_CSR_FORCEVP_Msk;
pub const OPAMP2_CSR_VPSEL_Pos: u32 = 2;
pub const OPAMP2_CSR_VPSEL_Msk: u32 = 0x3 << OPAMP2_CSR_VPSEL_Pos;
pub const OPAMP2_CSR_VPSEL: u32 = OPAMP2_CSR_VPSEL_Msk;
pub const OPAMP2_CSR_VPSEL_0: u32 = 0x1 << OPAMP2_CSR_VPSEL_Pos;
pub const OPAMP2_CSR_VPSEL_1: u32 = 0x2 << OPAMP2_CSR_VPSEL_Pos;
pub const OPAMP2_CSR_VMSEL_Pos: u32 = 5;
pub const OPAMP2_CSR_VMSEL_Msk: u32 = 0x3 << OPAMP2_CSR_VMSEL_Pos;
pub const OPAMP2_CSR_VMSEL: u32 = OPAMP2_CSR_VMSEL_Msk;
pub const OPAMP2_CSR_VMSEL_0: u32 = 0x1 << OPAMP2_CSR_VMSEL_Pos;
pub const OPAMP2_CSR_VMSEL_1: u32 = 0x2 << OPAMP2_CSR_VMSEL_Pos;
pub const OPAMP2_CSR_TCMEN_Pos: u32 = 7;
pub const OPAMP2_CSR_TCMEN_Msk: u32 = 0x1 << OPAMP2_CSR_TCMEN_Pos;
pub const OPAMP2_CSR_TCMEN: u32 = OPAMP2_CSR_TCMEN_Msk;
pub const OPAMP2_CSR_VMSSEL_Pos: u32 = 8;
pub const OPAMP2_CSR_VMSSEL_Msk: u32 = 0x1 << OPAMP2_CSR_VMSSEL_Pos;
pub const OPAMP2_CSR_VMSSEL: u32 = OPAMP2_CSR_VMSSEL_Msk;
pub const OPAMP2_CSR_VPSSEL_Pos: u32 = 9;
pub const OPAMP2_CSR_VPSSEL_Msk: u32 = 0x3 << OPAMP2_CSR_VPSSEL_Pos;
pub const OPAMP2_CSR_VPSSEL: u32 = OPAMP2_CSR_VPSSEL_Msk;
pub const OPAMP2_CSR_VPSSEL_0: u32 = 0x1 << OPAMP2_CSR_VPSSEL_Pos;
pub const OPAMP2_CSR_VPSSEL_1: u32 = 0x2 << OPAMP2_CSR_VPSSEL_Pos;
pub const OPAMP2_CSR_CALON_Pos: u32 = 11;
pub const OPAMP2_CSR_CALON_Msk: u32 = 0x1 << OPAMP2_CSR_CALON_Pos;
pub const OPAMP2_CSR_CALON: u32 = OPAMP2_CSR_CALON_Msk;
pub const OPAMP2_CSR_CALSEL_Pos: u32 = 12;
pub const OPAMP2_CSR_CALSEL_Msk: u32 = 0x3 << OPAMP2_CSR_CALSEL_Pos;
pub const OPAMP2_CSR_CALSEL: u32 = OPAMP2_CSR_CALSEL_Msk;
pub const OPAMP2_CSR_CALSEL_0: u32 = 0x1 << OPAMP2_CSR_CALSEL_Pos;
pub const OPAMP2_CSR_CALSEL_1: u32 = 0x2 << OPAMP2_CSR_CALSEL_Pos;
pub const OPAMP2_CSR_PGGAIN_Pos: u32 = 14;
pub const OPAMP2_CSR_PGGAIN_Msk: u32 = 0xF << OPAMP2_CSR_PGGAIN_Pos;
pub const OPAMP2_CSR_PGGAIN: u32 = OPAMP2_CSR_PGGAIN_Msk;
pub const OPAMP2_CSR_PGGAIN_0: u32 = 0x1 << OPAMP2_CSR_PGGAIN_Pos;
pub const OPAMP2_CSR_PGGAIN_1: u32 = 0x2 << OPAMP2_CSR_PGGAIN_Pos;
pub const OPAMP2_CSR_PGGAIN_2: u32 = 0x4 << OPAMP2_CSR_PGGAIN_Pos;
pub const OPAMP2_CSR_PGGAIN_3: u32 = 0x8 << OPAMP2_CSR_PGGAIN_Pos;
pub const OPAMP2_CSR_USERTRIM_Pos: u32 = 18;
pub const OPAMP2_CSR_USERTRIM_Msk: u32 = 0x1 << OPAMP2_CSR_USERTRIM_Pos;
pub const OPAMP2_CSR_USERTRIM: u32 = OPAMP2_CSR_USERTRIM_Msk;
pub const OPAMP2_CSR_TRIMOFFSETP_Pos: u32 = 19;
pub const OPAMP2_CSR_TRIMOFFSETP_Msk: u32 = 0x1F << OPAMP2_CSR_TRIMOFFSETP_Pos;
pub const OPAMP2_CSR_TRIMOFFSETP: u32 = OPAMP2_CSR_TRIMOFFSETP_Msk;
pub const OPAMP2_CSR_TRIMOFFSETN_Pos: u32 = 24;
pub const OPAMP2_CSR_TRIMOFFSETN_Msk: u32 = 0x1F << OPAMP2_CSR_TRIMOFFSETN_Pos;
pub const OPAMP2_CSR_TRIMOFFSETN: u32 = OPAMP2_CSR_TRIMOFFSETN_Msk;
pub const OPAMP2_CSR_TSTREF_Pos: u32 = 29;
pub const OPAMP2_CSR_TSTREF_Msk: u32 = 0x1 << OPAMP2_CSR_TSTREF_Pos;
pub const OPAMP2_CSR_TSTREF: u32 = OPAMP2_CSR_TSTREF_Msk;
pub const OPAMP2_CSR_OUTCAL_Pos: u32 = 30;
pub const OPAMP2_CSR_OUTCAL_Msk: u32 = 0x1 << OPAMP2_CSR_OUTCAL_Pos;
pub const OPAMP2_CSR_OUTCAL: u32 = OPAMP2_CSR_OUTCAL_Msk;
pub const OPAMP2_CSR_LOCK_Pos: u32 = 31;
pub const OPAMP2_CSR_LOCK_Msk: u32 = 0x1 << OPAMP2_CSR_LOCK_Pos;
pub const OPAMP2_CSR_LOCK: u32 = OPAMP2_CSR_LOCK_Msk;
pub const OPAMP_CSR_OPAMPxEN_Pos: u32 = 0;
pub const OPAMP_CSR_OPAMPxEN_Msk: u32 = 0x1 << OPAMP_CSR_OPAMPxEN_Pos;
pub const OPAMP_CSR_OPAMPxEN: u32 = OPAMP_CSR_OPAMPxEN_Msk;
pub const OPAMP_CSR_FORCEVP_Pos: u32 = 1;
pub const OPAMP_CSR_FORCEVP_Msk: u32 = 0x1 << OPAMP_CSR_FORCEVP_Pos;
pub const OPAMP_CSR_FORCEVP: u32 = OPAMP_CSR_FORCEVP_Msk;
pub const OPAMP_CSR_VPSEL_Pos: u32 = 2;
pub const OPAMP_CSR_VPSEL_Msk: u32 = 0x3 << OPAMP_CSR_VPSEL_Pos;
pub const OPAMP_CSR_VPSEL: u32 = OPAMP_CSR_VPSEL_Msk;
pub const OPAMP_CSR_VPSEL_0: u32 = 0x1 << OPAMP_CSR_VPSEL_Pos;
pub const OPAMP_CSR_VPSEL_1: u32 = 0x2 << OPAMP_CSR_VPSEL_Pos;
pub const OPAMP_CSR_VMSEL_Pos: u32 = 5;
pub const OPAMP_CSR_VMSEL_Msk: u32 = 0x3 << OPAMP_CSR_VMSEL_Pos;
pub const OPAMP_CSR_VMSEL: u32 = OPAMP_CSR_VMSEL_Msk;
pub const OPAMP_CSR_VMSEL_0: u32 = 0x1 << OPAMP_CSR_VMSEL_Pos;
pub const OPAMP_CSR_VMSEL_1: u32 = 0x2 << OPAMP_CSR_VMSEL_Pos;
pub const OPAMP_CSR_TCMEN_Pos: u32 = 7;
pub const OPAMP_CSR_TCMEN_Msk: u32 = 0x1 << OPAMP_CSR_TCMEN_Pos;
pub const OPAMP_CSR_TCMEN: u32 = OPAMP_CSR_TCMEN_Msk;
pub const OPAMP_CSR_VMSSEL_Pos: u32 = 8;
pub const OPAMP_CSR_VMSSEL_Msk: u32 = 0x1 << OPAMP_CSR_VMSSEL_Pos;
pub const OPAMP_CSR_VMSSEL: u32 = OPAMP_CSR_VMSSEL_Msk;
pub const OPAMP_CSR_VPSSEL_Pos: u32 = 9;
pub const OPAMP_CSR_VPSSEL_Msk: u32 = 0x3 << OPAMP_CSR_VPSSEL_Pos;
pub const OPAMP_CSR_VPSSEL: u32 = OPAMP_CSR_VPSSEL_Msk;
pub const OPAMP_CSR_VPSSEL_0: u32 = 0x1 << OPAMP_CSR_VPSSEL_Pos;
pub const OPAMP_CSR_VPSSEL_1: u32 = 0x2 << OPAMP_CSR_VPSSEL_Pos;
pub const OPAMP_CSR_CALON_Pos: u32 = 11;
pub const OPAMP_CSR_CALON_Msk: u32 = 0x1 << OPAMP_CSR_CALON_Pos;
pub const OPAMP_CSR_CALON: u32 = OPAMP_CSR_CALON_Msk;
pub const OPAMP_CSR_CALSEL_Pos: u32 = 12;
pub const OPAMP_CSR_CALSEL_Msk: u32 = 0x3 << OPAMP_CSR_CALSEL_Pos;
pub const OPAMP_CSR_CALSEL: u32 = OPAMP_CSR_CALSEL_Msk;
pub const OPAMP_CSR_CALSEL_0: u32 = 0x1 << OPAMP_CSR_CALSEL_Pos;
pub const OPAMP_CSR_CALSEL_1: u32 = 0x2 << OPAMP_CSR_CALSEL_Pos;
pub const OPAMP_CSR_PGGAIN_Pos: u32 = 14;
pub const OPAMP_CSR_PGGAIN_Msk: u32 = 0xF << OPAMP_CSR_PGGAIN_Pos;
pub const OPAMP_CSR_PGGAIN: u32 = OPAMP_CSR_PGGAIN_Msk;
pub const OPAMP_CSR_PGGAIN_0: u32 = 0x1 << OPAMP_CSR_PGGAIN_Pos;
pub const OPAMP_CSR_PGGAIN_1: u32 = 0x2 << OPAMP_CSR_PGGAIN_Pos;
pub const OPAMP_CSR_PGGAIN_2: u32 = 0x4 << OPAMP_CSR_PGGAIN_Pos;
pub const OPAMP_CSR_PGGAIN_3: u32 = 0x8 << OPAMP_CSR_PGGAIN_Pos;
pub const OPAMP_CSR_USERTRIM_Pos: u32 = 18;
pub const OPAMP_CSR_USERTRIM_Msk: u32 = 0x1 << OPAMP_CSR_USERTRIM_Pos;
pub const OPAMP_CSR_USERTRIM: u32 = OPAMP_CSR_USERTRIM_Msk;
pub const OPAMP_CSR_TRIMOFFSETP_Pos: u32 = 19;
pub const OPAMP_CSR_TRIMOFFSETP_Msk: u32 = 0x1F << OPAMP_CSR_TRIMOFFSETP_Pos;
pub const OPAMP_CSR_TRIMOFFSETP: u32 = OPAMP_CSR_TRIMOFFSETP_Msk;
pub const OPAMP_CSR_TRIMOFFSETN_Pos: u32 = 24;
pub const OPAMP_CSR_TRIMOFFSETN_Msk: u32 = 0x1F << OPAMP_CSR_TRIMOFFSETN_Pos;
pub const OPAMP_CSR_TRIMOFFSETN: u32 = OPAMP_CSR_TRIMOFFSETN_Msk;
pub const OPAMP_CSR_TSTREF_Pos: u32 = 29;
pub const OPAMP_CSR_TSTREF_Msk: u32 = 0x1 << OPAMP_CSR_TSTREF_Pos;
pub const OPAMP_CSR_TSTREF: u32 = OPAMP_CSR_TSTREF_Msk;
pub const OPAMP_CSR_OUTCAL_Pos: u32 = 30;
pub const OPAMP_CSR_OUTCAL_Msk: u32 = 0x1 << OPAMP_CSR_OUTCAL_Pos;
pub const OPAMP_CSR_OUTCAL: u32 = OPAMP_CSR_OUTCAL_Msk;
pub const OPAMP_CSR_LOCK_Pos: u32 = 31;
pub const OPAMP_CSR_LOCK_Msk: u32 = 0x1 << OPAMP_CSR_LOCK_Pos;
pub const OPAMP_CSR_LOCK: u32 = OPAMP_CSR_LOCK_Msk;
pub const CAN_MCR_INRQ_Pos: u32 = 0;
pub const CAN_MCR_INRQ_Msk: u32 = 0x1 << CAN_MCR_INRQ_Pos;
pub const CAN_MCR_INRQ: u32 = CAN_MCR_INRQ_Msk;
pub const CAN_MCR_SLEEP_Pos: u32 = 1;
pub const CAN_MCR_SLEEP_Msk: u32 = 0x1 << CAN_MCR_SLEEP_Pos;
pub const CAN_MCR_SLEEP: u32 = CAN_MCR_SLEEP_Msk;
pub const CAN_MCR_TXFP_Pos: u32 = 2;
pub const CAN_MCR_TXFP_Msk: u32 = 0x1 << CAN_MCR_TXFP_Pos;
pub const CAN_MCR_TXFP: u32 = CAN_MCR_TXFP_Msk;
pub const CAN_MCR_RFLM_Pos: u32 = 3;
pub const CAN_MCR_RFLM_Msk: u32 = 0x1 << CAN_MCR_RFLM_Pos;
pub const CAN_MCR_RFLM: u32 = CAN_MCR_RFLM_Msk;
pub const CAN_MCR_NART_Pos: u32 = 4;
pub const CAN_MCR_NART_Msk: u32 = 0x1 << CAN_MCR_NART_Pos;
pub const CAN_MCR_NART: u32 = CAN_MCR_NART_Msk;
pub const CAN_MCR_AWUM_Pos: u32 = 5;
pub const CAN_MCR_AWUM_Msk: u32 = 0x1 << CAN_MCR_AWUM_Pos;
pub const CAN_MCR_AWUM: u32 = CAN_MCR_AWUM_Msk;
pub const CAN_MCR_ABOM_Pos: u32 = 6;
pub const CAN_MCR_ABOM_Msk: u32 = 0x1 << CAN_MCR_ABOM_Pos;
pub const CAN_MCR_ABOM: u32 = CAN_MCR_ABOM_Msk;
pub const CAN_MCR_TTCM_Pos: u32 = 7;
pub const CAN_MCR_TTCM_Msk: u32 = 0x1 << CAN_MCR_TTCM_Pos;
pub const CAN_MCR_TTCM: u32 = CAN_MCR_TTCM_Msk;
pub const CAN_MCR_RESET_Pos: u32 = 15;
pub const CAN_MCR_RESET_Msk: u32 = 0x1 << CAN_MCR_RESET_Pos;
pub const CAN_MCR_RESET: u32 = CAN_MCR_RESET_Msk;
pub const CAN_MSR_INAK_Pos: u32 = 0;
pub const CAN_MSR_INAK_Msk: u32 = 0x1 << CAN_MSR_INAK_Pos;
pub const CAN_MSR_INAK: u32 = CAN_MSR_INAK_Msk;
pub const CAN_MSR_SLAK_Pos: u32 = 1;
pub const CAN_MSR_SLAK_Msk: u32 = 0x1 << CAN_MSR_SLAK_Pos;
pub const CAN_MSR_SLAK: u32 = CAN_MSR_SLAK_Msk;
pub const CAN_MSR_ERRI_Pos: u32 = 2;
pub const CAN_MSR_ERRI_Msk: u32 = 0x1 << CAN_MSR_ERRI_Pos;
pub const CAN_MSR_ERRI: u32 = CAN_MSR_ERRI_Msk;
pub const CAN_MSR_WKUI_Pos: u32 = 3;
pub const CAN_MSR_WKUI_Msk: u32 = 0x1 << CAN_MSR_WKUI_Pos;
pub const CAN_MSR_WKUI: u32 = CAN_MSR_WKUI_Msk;
pub const CAN_MSR_SLAKI_Pos: u32 = 4;
pub const CAN_MSR_SLAKI_Msk: u32 = 0x1 << CAN_MSR_SLAKI_Pos;
pub const CAN_MSR_SLAKI: u32 = CAN_MSR_SLAKI_Msk;
pub const CAN_MSR_TXM_Pos: u32 = 8;
pub const CAN_MSR_TXM_Msk: u32 = 0x1 << CAN_MSR_TXM_Pos;
pub const CAN_MSR_TXM: u32 = CAN_MSR_TXM_Msk;
pub const CAN_MSR_RXM_Pos: u32 = 9;
pub const CAN_MSR_RXM_Msk: u32 = 0x1 << CAN_MSR_RXM_Pos;
pub const CAN_MSR_RXM: u32 = CAN_MSR_RXM_Msk;
pub const CAN_MSR_SAMP_Pos: u32 = 10;
pub const CAN_MSR_SAMP_Msk: u32 = 0x1 << CAN_MSR_SAMP_Pos;
pub const CAN_MSR_SAMP: u32 = CAN_MSR_SAMP_Msk;
pub const CAN_MSR_RX_Pos: u32 = 11;
pub const CAN_MSR_RX_Msk: u32 = 0x1 << CAN_MSR_RX_Pos;
pub const CAN_MSR_RX: u32 = CAN_MSR_RX_Msk;
pub const CAN_TSR_RQCP0_Pos: u32 = 0;
pub const CAN_TSR_RQCP0_Msk: u32 = 0x1 << CAN_TSR_RQCP0_Pos;
pub const CAN_TSR_RQCP0: u32 = CAN_TSR_RQCP0_Msk;
pub const CAN_TSR_TXOK0_Pos: u32 = 1;
pub const CAN_TSR_TXOK0_Msk: u32 = 0x1 << CAN_TSR_TXOK0_Pos;
pub const CAN_TSR_TXOK0: u32 = CAN_TSR_TXOK0_Msk;
pub const CAN_TSR_ALST0_Pos: u32 = 2;
pub const CAN_TSR_ALST0_Msk: u32 = 0x1 << CAN_TSR_ALST0_Pos;
pub const CAN_TSR_ALST0: u32 = CAN_TSR_ALST0_Msk;
pub const CAN_TSR_TERR0_Pos: u32 = 3;
pub const CAN_TSR_TERR0_Msk: u32 = 0x1 << CAN_TSR_TERR0_Pos;
pub const CAN_TSR_TERR0: u32 = CAN_TSR_TERR0_Msk;
pub const CAN_TSR_ABRQ0_Pos: u32 = 7;
pub const CAN_TSR_ABRQ0_Msk: u32 = 0x1 << CAN_TSR_ABRQ0_Pos;
pub const CAN_TSR_ABRQ0: u32 = CAN_TSR_ABRQ0_Msk;
pub const CAN_TSR_RQCP1_Pos: u32 = 8;
pub const CAN_TSR_RQCP1_Msk: u32 = 0x1 << CAN_TSR_RQCP1_Pos;
pub const CAN_TSR_RQCP1: u32 = CAN_TSR_RQCP1_Msk;
pub const CAN_TSR_TXOK1_Pos: u32 = 9;
pub const CAN_TSR_TXOK1_Msk: u32 = 0x1 << CAN_TSR_TXOK1_Pos;
pub const CAN_TSR_TXOK1: u32 = CAN_TSR_TXOK1_Msk;
pub const CAN_TSR_ALST1_Pos: u32 = 10;
pub const CAN_TSR_ALST1_Msk: u32 = 0x1 << CAN_TSR_ALST1_Pos;
pub const CAN_TSR_ALST1: u32 = CAN_TSR_ALST1_Msk;
pub const CAN_TSR_TERR1_Pos: u32 = 11;
pub const CAN_TSR_TERR1_Msk: u32 = 0x1 << CAN_TSR_TERR1_Pos;
pub const CAN_TSR_TERR1: u32 = CAN_TSR_TERR1_Msk;
pub const CAN_TSR_ABRQ1_Pos: u32 = 15;
pub const CAN_TSR_ABRQ1_Msk: u32 = 0x1 << CAN_TSR_ABRQ1_Pos;
pub const CAN_TSR_ABRQ1: u32 = CAN_TSR_ABRQ1_Msk;
pub const CAN_TSR_RQCP2_Pos: u32 = 16;
pub const CAN_TSR_RQCP2_Msk: u32 = 0x1 << CAN_TSR_RQCP2_Pos;
pub const CAN_TSR_RQCP2: u32 = CAN_TSR_RQCP2_Msk;
pub const CAN_TSR_TXOK2_Pos: u32 = 17;
pub const CAN_TSR_TXOK2_Msk: u32 = 0x1 << CAN_TSR_TXOK2_Pos;
pub const CAN_TSR_TXOK2: u32 = CAN_TSR_TXOK2_Msk;
pub const CAN_TSR_ALST2_Pos: u32 = 18;
pub const CAN_TSR_ALST2_Msk: u32 = 0x1 << CAN_TSR_ALST2_Pos;
pub const CAN_TSR_ALST2: u32 = CAN_TSR_ALST2_Msk;
pub const CAN_TSR_TERR2_Pos: u32 = 19;
pub const CAN_TSR_TERR2_Msk: u32 = 0x1 << CAN_TSR_TERR2_Pos;
pub const CAN_TSR_TERR2: u32 = CAN_TSR_TERR2_Msk;
pub const CAN_TSR_ABRQ2_Pos: u32 = 23;
pub const CAN_TSR_ABRQ2_Msk: u32 = 0x1 << CAN_TSR_ABRQ2_Pos;
pub const CAN_TSR_ABRQ2: u32 = CAN_TSR_ABRQ2_Msk;
pub const CAN_TSR_CODE_Pos: u32 = 24;
pub const CAN_TSR_CODE_Msk: u32 = 0x3 << CAN_TSR_CODE_Pos;
pub const CAN_TSR_CODE: u32 = CAN_TSR_CODE_Msk;
pub const CAN_TSR_TME_Pos: u32 = 26;
pub const CAN_TSR_TME_Msk: u32 = 0x7 << CAN_TSR_TME_Pos;
pub const CAN_TSR_TME: u32 = CAN_TSR_TME_Msk;
pub const CAN_TSR_TME0_Pos: u32 = 26;
pub const CAN_TSR_TME0_Msk: u32 = 0x1 << CAN_TSR_TME0_Pos;
pub const CAN_TSR_TME0: u32 = CAN_TSR_TME0_Msk;
pub const CAN_TSR_TME1_Pos: u32 = 27;
pub const CAN_TSR_TME1_Msk: u32 = 0x1 << CAN_TSR_TME1_Pos;
pub const CAN_TSR_TME1: u32 = CAN_TSR_TME1_Msk;
pub const CAN_TSR_TME2_Pos: u32 = 28;
pub const CAN_TSR_TME2_Msk: u32 = 0x1 << CAN_TSR_TME2_Pos;
pub const CAN_TSR_TME2: u32 = CAN_TSR_TME2_Msk;
pub const CAN_TSR_LOW_Pos: u32 = 29;
pub const CAN_TSR_LOW_Msk: u32 = 0x7 << CAN_TSR_LOW_Pos;
pub const CAN_TSR_LOW: u32 = CAN_TSR_LOW_Msk;
pub const CAN_TSR_LOW0_Pos: u32 = 29;
pub const CAN_TSR_LOW0_Msk: u32 = 0x1 << CAN_TSR_LOW0_Pos;
pub const CAN_TSR_LOW0: u32 = CAN_TSR_LOW0_Msk;
pub const CAN_TSR_LOW1_Pos: u32 = 30;
pub const CAN_TSR_LOW1_Msk: u32 = 0x1 << CAN_TSR_LOW1_Pos;
pub const CAN_TSR_LOW1: u32 = CAN_TSR_LOW1_Msk;
pub const CAN_TSR_LOW2_Pos: u32 = 31;
pub const CAN_TSR_LOW2_Msk: u32 = 0x1 << CAN_TSR_LOW2_Pos;
pub const CAN_TSR_LOW2: u32 = CAN_TSR_LOW2_Msk;
pub const CAN_RF0R_FMP0_Pos: u32 = 0;
pub const CAN_RF0R_FMP0_Msk: u32 = 0x3 << CAN_RF0R_FMP0_Pos;
pub const CAN_RF0R_FMP0: u32 = CAN_RF0R_FMP0_Msk;
pub const CAN_RF0R_FULL0_Pos: u32 = 3;
pub const CAN_RF0R_FULL0_Msk: u32 = 0x1 << CAN_RF0R_FULL0_Pos;
pub const CAN_RF0R_FULL0: u32 = CAN_RF0R_FULL0_Msk;
pub const CAN_RF0R_FOVR0_Pos: u32 = 4;
pub const CAN_RF0R_FOVR0_Msk: u32 = 0x1 << CAN_RF0R_FOVR0_Pos;
pub const CAN_RF0R_FOVR0: u32 = CAN_RF0R_FOVR0_Msk;
pub const CAN_RF0R_RFOM0_Pos: u32 = 5;
pub const CAN_RF0R_RFOM0_Msk: u32 = 0x1 << CAN_RF0R_RFOM0_Pos;
pub const CAN_RF0R_RFOM0: u32 = CAN_RF0R_RFOM0_Msk;
pub const CAN_RF1R_FMP1_Pos: u32 = 0;
pub const CAN_RF1R_FMP1_Msk: u32 = 0x3 << CAN_RF1R_FMP1_Pos;
pub const CAN_RF1R_FMP1: u32 = CAN_RF1R_FMP1_Msk;
pub const CAN_RF1R_FULL1_Pos: u32 = 3;
pub const CAN_RF1R_FULL1_Msk: u32 = 0x1 << CAN_RF1R_FULL1_Pos;
pub const CAN_RF1R_FULL1: u32 = CAN_RF1R_FULL1_Msk;
pub const CAN_RF1R_FOVR1_Pos: u32 = 4;
pub const CAN_RF1R_FOVR1_Msk: u32 = 0x1 << CAN_RF1R_FOVR1_Pos;
pub const CAN_RF1R_FOVR1: u32 = CAN_RF1R_FOVR1_Msk;
pub const CAN_RF1R_RFOM1_Pos: u32 = 5;
pub const CAN_RF1R_RFOM1_Msk: u32 = 0x1 << CAN_RF1R_RFOM1_Pos;
pub const CAN_RF1R_RFOM1: u32 = CAN_RF1R_RFOM1_Msk;
pub const CAN_IER_TMEIE_Pos: u32 = 0;
pub const CAN_IER_TMEIE_Msk: u32 = 0x1 << CAN_IER_TMEIE_Pos;
pub const CAN_IER_TMEIE: u32 = CAN_IER_TMEIE_Msk;
pub const CAN_IER_FMPIE0_Pos: u32 = 1;
pub const CAN_IER_FMPIE0_Msk: u32 = 0x1 << CAN_IER_FMPIE0_Pos;
pub const CAN_IER_FMPIE0: u32 = CAN_IER_FMPIE0_Msk;
pub const CAN_IER_FFIE0_Pos: u32 = 2;
pub const CAN_IER_FFIE0_Msk: u32 = 0x1 << CAN_IER_FFIE0_Pos;
pub const CAN_IER_FFIE0: u32 = CAN_IER_FFIE0_Msk;
pub const CAN_IER_FOVIE0_Pos: u32 = 3;
pub const CAN_IER_FOVIE0_Msk: u32 = 0x1 << CAN_IER_FOVIE0_Pos;
pub const CAN_IER_FOVIE0: u32 = CAN_IER_FOVIE0_Msk;
pub const CAN_IER_FMPIE1_Pos: u32 = 4;
pub const CAN_IER_FMPIE1_Msk: u32 = 0x1 << CAN_IER_FMPIE1_Pos;
pub const CAN_IER_FMPIE1: u32 = CAN_IER_FMPIE1_Msk;
pub const CAN_IER_FFIE1_Pos: u32 = 5;
pub const CAN_IER_FFIE1_Msk: u32 = 0x1 << CAN_IER_FFIE1_Pos;
pub const CAN_IER_FFIE1: u32 = CAN_IER_FFIE1_Msk;
pub const CAN_IER_FOVIE1_Pos: u32 = 6;
pub const CAN_IER_FOVIE1_Msk: u32 = 0x1 << CAN_IER_FOVIE1_Pos;
pub const CAN_IER_FOVIE1: u32 = CAN_IER_FOVIE1_Msk;
pub const CAN_IER_EWGIE_Pos: u32 = 8;
pub const CAN_IER_EWGIE_Msk: u32 = 0x1 << CAN_IER_EWGIE_Pos;
pub const CAN_IER_EWGIE: u32 = CAN_IER_EWGIE_Msk;
pub const CAN_IER_EPVIE_Pos: u32 = 9;
pub const CAN_IER_EPVIE_Msk: u32 = 0x1 << CAN_IER_EPVIE_Pos;
pub const CAN_IER_EPVIE: u32 = CAN_IER_EPVIE_Msk;
pub const CAN_IER_BOFIE_Pos: u32 = 10;
pub const CAN_IER_BOFIE_Msk: u32 = 0x1 << CAN_IER_BOFIE_Pos;
pub const CAN_IER_BOFIE: u32 = CAN_IER_BOFIE_Msk;
pub const CAN_IER_LECIE_Pos: u32 = 11;
pub const CAN_IER_LECIE_Msk: u32 = 0x1 << CAN_IER_LECIE_Pos;
pub const CAN_IER_LECIE: u32 = CAN_IER_LECIE_Msk;
pub const CAN_IER_ERRIE_Pos: u32 = 15;
pub const CAN_IER_ERRIE_Msk: u32 = 0x1 << CAN_IER_ERRIE_Pos;
pub const CAN_IER_ERRIE: u32 = CAN_IER_ERRIE_Msk;
pub const CAN_IER_WKUIE_Pos: u32 = 16;
pub const CAN_IER_WKUIE_Msk: u32 = 0x1 << CAN_IER_WKUIE_Pos;
pub const CAN_IER_WKUIE: u32 = CAN_IER_WKUIE_Msk;
pub const CAN_IER_SLKIE_Pos: u32 = 17;
pub const CAN_IER_SLKIE_Msk: u32 = 0x1 << CAN_IER_SLKIE_Pos;
pub const CAN_IER_SLKIE: u32 = CAN_IER_SLKIE_Msk;
pub const CAN_ESR_EWGF_Pos: u32 = 0;
pub const CAN_ESR_EWGF_Msk: u32 = 0x1 << CAN_ESR_EWGF_Pos;
pub const CAN_ESR_EWGF: u32 = CAN_ESR_EWGF_Msk;
pub const CAN_ESR_EPVF_Pos: u32 = 1;
pub const CAN_ESR_EPVF_Msk: u32 = 0x1 << CAN_ESR_EPVF_Pos;
pub const CAN_ESR_EPVF: u32 = CAN_ESR_EPVF_Msk;
pub const CAN_ESR_BOFF_Pos: u32 = 2;
pub const CAN_ESR_BOFF_Msk: u32 = 0x1 << CAN_ESR_BOFF_Pos;
pub const CAN_ESR_BOFF: u32 = CAN_ESR_BOFF_Msk;
pub const CAN_ESR_LEC_Pos: u32 = 4;
pub const CAN_ESR_LEC_Msk: u32 = 0x7 << CAN_ESR_LEC_Pos;
pub const CAN_ESR_LEC: u32 = CAN_ESR_LEC_Msk;
pub const CAN_ESR_LEC_0: u32 = 0x1 << CAN_ESR_LEC_Pos;
pub const CAN_ESR_LEC_1: u32 = 0x2 << CAN_ESR_LEC_Pos;
pub const CAN_ESR_LEC_2: u32 = 0x4 << CAN_ESR_LEC_Pos;
pub const CAN_ESR_TEC_Pos: u32 = 16;
pub const CAN_ESR_TEC_Msk: u32 = 0xFF << CAN_ESR_TEC_Pos;
pub const CAN_ESR_TEC: u32 = CAN_ESR_TEC_Msk;
pub const CAN_ESR_REC_Pos: u32 = 24;
pub const CAN_ESR_REC_Msk: u32 = 0xFF << CAN_ESR_REC_Pos;
pub const CAN_ESR_REC: u32 = CAN_ESR_REC_Msk;
pub const CAN_BTR_BRP_Pos: u32 = 0;
pub const CAN_BTR_BRP_Msk: u32 = 0x3FF << CAN_BTR_BRP_Pos;
pub const CAN_BTR_BRP: u32 = CAN_BTR_BRP_Msk;
pub const CAN_BTR_TS1_Pos: u32 = 16;
pub const CAN_BTR_TS1_Msk: u32 = 0xF << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS1: u32 = CAN_BTR_TS1_Msk;
pub const CAN_BTR_TS1_0: u32 = 0x1 << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS1_1: u32 = 0x2 << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS1_2: u32 = 0x4 << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS1_3: u32 = 0x8 << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS2_Pos: u32 = 20;
pub const CAN_BTR_TS2_Msk: u32 = 0x7 << CAN_BTR_TS2_Pos;
pub const CAN_BTR_TS2: u32 = CAN_BTR_TS2_Msk;
pub const CAN_BTR_TS2_0: u32 = 0x1 << CAN_BTR_TS2_Pos;
pub const CAN_BTR_TS2_1: u32 = 0x2 << CAN_BTR_TS2_Pos;
pub const CAN_BTR_TS2_2: u32 = 0x4 << CAN_BTR_TS2_Pos;
pub const CAN_BTR_SJW_Pos: u32 = 24;
pub const CAN_BTR_SJW_Msk: u32 = 0x3 << CAN_BTR_SJW_Pos;
pub const CAN_BTR_SJW: u32 = CAN_BTR_SJW_Msk;
pub const CAN_BTR_SJW_0: u32 = 0x1 << CAN_BTR_SJW_Pos;
pub const CAN_BTR_SJW_1: u32 = 0x2 << CAN_BTR_SJW_Pos;
pub const CAN_BTR_LBKM_Pos: u32 = 30;
pub const CAN_BTR_LBKM_Msk: u32 = 0x1 << CAN_BTR_LBKM_Pos;
pub const CAN_BTR_LBKM: u32 = CAN_BTR_LBKM_Msk;
pub const CAN_BTR_SILM_Pos: u32 = 31;
pub const CAN_BTR_SILM_Msk: u32 = 0x1 << CAN_BTR_SILM_Pos;
pub const CAN_BTR_SILM: u32 = CAN_BTR_SILM_Msk;
pub const CAN_TI0R_TXRQ_Pos: u32 = 0;
pub const CAN_TI0R_TXRQ_Msk: u32 = 0x1 << CAN_TI0R_TXRQ_Pos;
pub const CAN_TI0R_TXRQ: u32 = CAN_TI0R_TXRQ_Msk;
pub const CAN_TI0R_RTR_Pos: u32 = 1;
pub const CAN_TI0R_RTR_Msk: u32 = 0x1 << CAN_TI0R_RTR_Pos;
pub const CAN_TI0R_RTR: u32 = CAN_TI0R_RTR_Msk;
pub const CAN_TI0R_IDE_Pos: u32 = 2;
pub const CAN_TI0R_IDE_Msk: u32 = 0x1 << CAN_TI0R_IDE_Pos;
pub const CAN_TI0R_IDE: u32 = CAN_TI0R_IDE_Msk;
pub const CAN_TI0R_EXID_Pos: u32 = 3;
pub const CAN_TI0R_EXID_Msk: u32 = 0x3FFFF << CAN_TI0R_EXID_Pos;
pub const CAN_TI0R_EXID: u32 = CAN_TI0R_EXID_Msk;
pub const CAN_TI0R_STID_Pos: u32 = 21;
pub const CAN_TI0R_STID_Msk: u32 = 0x7FF << CAN_TI0R_STID_Pos;
pub const CAN_TI0R_STID: u32 = CAN_TI0R_STID_Msk;
pub const CAN_TDT0R_DLC_Pos: u32 = 0;
pub const CAN_TDT0R_DLC_Msk: u32 = 0xF << CAN_TDT0R_DLC_Pos;
pub const CAN_TDT0R_DLC: u32 = CAN_TDT0R_DLC_Msk;
pub const CAN_TDT0R_TGT_Pos: u32 = 8;
pub const CAN_TDT0R_TGT_Msk: u32 = 0x1 << CAN_TDT0R_TGT_Pos;
pub const CAN_TDT0R_TGT: u32 = CAN_TDT0R_TGT_Msk;
pub const CAN_TDT0R_TIME_Pos: u32 = 16;
pub const CAN_TDT0R_TIME_Msk: u32 = 0xFFFF << CAN_TDT0R_TIME_Pos;
pub const CAN_TDT0R_TIME: u32 = CAN_TDT0R_TIME_Msk;
pub const CAN_TDL0R_DATA0_Pos: u32 = 0;
pub const CAN_TDL0R_DATA0_Msk: u32 = 0xFF << CAN_TDL0R_DATA0_Pos;
pub const CAN_TDL0R_DATA0: u32 = CAN_TDL0R_DATA0_Msk;
pub const CAN_TDL0R_DATA1_Pos: u32 = 8;
pub const CAN_TDL0R_DATA1_Msk: u32 = 0xFF << CAN_TDL0R_DATA1_Pos;
pub const CAN_TDL0R_DATA1: u32 = CAN_TDL0R_DATA1_Msk;
pub const CAN_TDL0R_DATA2_Pos: u32 = 16;
pub const CAN_TDL0R_DATA2_Msk: u32 = 0xFF << CAN_TDL0R_DATA2_Pos;
pub const CAN_TDL0R_DATA2: u32 = CAN_TDL0R_DATA2_Msk;
pub const CAN_TDL0R_DATA3_Pos: u32 = 24;
pub const CAN_TDL0R_DATA3_Msk: u32 = 0xFF << CAN_TDL0R_DATA3_Pos;
pub const CAN_TDL0R_DATA3: u32 = CAN_TDL0R_DATA3_Msk;
pub const CAN_TDH0R_DATA4_Pos: u32 = 0;
pub const CAN_TDH0R_DATA4_Msk: u32 = 0xFF << CAN_TDH0R_DATA4_Pos;
pub const CAN_TDH0R_DATA4: u32 = CAN_TDH0R_DATA4_Msk;
pub const CAN_TDH0R_DATA5_Pos: u32 = 8;
pub const CAN_TDH0R_DATA5_Msk: u32 = 0xFF << CAN_TDH0R_DATA5_Pos;
pub const CAN_TDH0R_DATA5: u32 = CAN_TDH0R_DATA5_Msk;
pub const CAN_TDH0R_DATA6_Pos: u32 = 16;
pub const CAN_TDH0R_DATA6_Msk: u32 = 0xFF << CAN_TDH0R_DATA6_Pos;
pub const CAN_TDH0R_DATA6: u32 = CAN_TDH0R_DATA6_Msk;
pub const CAN_TDH0R_DATA7_Pos: u32 = 24;
pub const CAN_TDH0R_DATA7_Msk: u32 = 0xFF << CAN_TDH0R_DATA7_Pos;
pub const CAN_TDH0R_DATA7: u32 = CAN_TDH0R_DATA7_Msk;
pub const CAN_TI1R_TXRQ_Pos: u32 = 0;
pub const CAN_TI1R_TXRQ_Msk: u32 = 0x1 << CAN_TI1R_TXRQ_Pos;
pub const CAN_TI1R_TXRQ: u32 = CAN_TI1R_TXRQ_Msk;
pub const CAN_TI1R_RTR_Pos: u32 = 1;
pub const CAN_TI1R_RTR_Msk: u32 = 0x1 << CAN_TI1R_RTR_Pos;
pub const CAN_TI1R_RTR: u32 = CAN_TI1R_RTR_Msk;
pub const CAN_TI1R_IDE_Pos: u32 = 2;
pub const CAN_TI1R_IDE_Msk: u32 = 0x1 << CAN_TI1R_IDE_Pos;
pub const CAN_TI1R_IDE: u32 = CAN_TI1R_IDE_Msk;
pub const CAN_TI1R_EXID_Pos: u32 = 3;
pub const CAN_TI1R_EXID_Msk: u32 = 0x3FFFF << CAN_TI1R_EXID_Pos;
pub const CAN_TI1R_EXID: u32 = CAN_TI1R_EXID_Msk;
pub const CAN_TI1R_STID_Pos: u32 = 21;
pub const CAN_TI1R_STID_Msk: u32 = 0x7FF << CAN_TI1R_STID_Pos;
pub const CAN_TI1R_STID: u32 = CAN_TI1R_STID_Msk;
pub const CAN_TDT1R_DLC_Pos: u32 = 0;
pub const CAN_TDT1R_DLC_Msk: u32 = 0xF << CAN_TDT1R_DLC_Pos;
pub const CAN_TDT1R_DLC: u32 = CAN_TDT1R_DLC_Msk;
pub const CAN_TDT1R_TGT_Pos: u32 = 8;
pub const CAN_TDT1R_TGT_Msk: u32 = 0x1 << CAN_TDT1R_TGT_Pos;
pub const CAN_TDT1R_TGT: u32 = CAN_TDT1R_TGT_Msk;
pub const CAN_TDT1R_TIME_Pos: u32 = 16;
pub const CAN_TDT1R_TIME_Msk: u32 = 0xFFFF << CAN_TDT1R_TIME_Pos;
pub const CAN_TDT1R_TIME: u32 = CAN_TDT1R_TIME_Msk;
pub const CAN_TDL1R_DATA0_Pos: u32 = 0;
pub const CAN_TDL1R_DATA0_Msk: u32 = 0xFF << CAN_TDL1R_DATA0_Pos;
pub const CAN_TDL1R_DATA0: u32 = CAN_TDL1R_DATA0_Msk;
pub const CAN_TDL1R_DATA1_Pos: u32 = 8;
pub const CAN_TDL1R_DATA1_Msk: u32 = 0xFF << CAN_TDL1R_DATA1_Pos;
pub const CAN_TDL1R_DATA1: u32 = CAN_TDL1R_DATA1_Msk;
pub const CAN_TDL1R_DATA2_Pos: u32 = 16;
pub const CAN_TDL1R_DATA2_Msk: u32 = 0xFF << CAN_TDL1R_DATA2_Pos;
pub const CAN_TDL1R_DATA2: u32 = CAN_TDL1R_DATA2_Msk;
pub const CAN_TDL1R_DATA3_Pos: u32 = 24;
pub const CAN_TDL1R_DATA3_Msk: u32 = 0xFF << CAN_TDL1R_DATA3_Pos;
pub const CAN_TDL1R_DATA3: u32 = CAN_TDL1R_DATA3_Msk;
pub const CAN_TDH1R_DATA4_Pos: u32 = 0;
pub const CAN_TDH1R_DATA4_Msk: u32 = 0xFF << CAN_TDH1R_DATA4_Pos;
pub const CAN_TDH1R_DATA4: u32 = CAN_TDH1R_DATA4_Msk;
pub const CAN_TDH1R_DATA5_Pos: u32 = 8;
pub const CAN_TDH1R_DATA5_Msk: u32 = 0xFF << CAN_TDH1R_DATA5_Pos;
pub const CAN_TDH1R_DATA5: u32 = CAN_TDH1R_DATA5_Msk;
pub const CAN_TDH1R_DATA6_Pos: u32 = 16;
pub const CAN_TDH1R_DATA6_Msk: u32 = 0xFF << CAN_TDH1R_DATA6_Pos;
pub const CAN_TDH1R_DATA6: u32 = CAN_TDH1R_DATA6_Msk;
pub const CAN_TDH1R_DATA7_Pos: u32 = 24;
pub const CAN_TDH1R_DATA7_Msk: u32 = 0xFF << CAN_TDH1R_DATA7_Pos;
pub const CAN_TDH1R_DATA7: u32 = CAN_TDH1R_DATA7_Msk;
pub const CAN_TI2R_TXRQ_Pos: u32 = 0;
pub const CAN_TI2R_TXRQ_Msk: u32 = 0x1 << CAN_TI2R_TXRQ_Pos;
pub const CAN_TI2R_TXRQ: u32 = CAN_TI2R_TXRQ_Msk;
pub const CAN_TI2R_RTR_Pos: u32 = 1;
pub const CAN_TI2R_RTR_Msk: u32 = 0x1 << CAN_TI2R_RTR_Pos;
pub const CAN_TI2R_RTR: u32 = CAN_TI2R_RTR_Msk;
pub const CAN_TI2R_IDE_Pos: u32 = 2;
pub const CAN_TI2R_IDE_Msk: u32 = 0x1 << CAN_TI2R_IDE_Pos;
pub const CAN_TI2R_IDE: u32 = CAN_TI2R_IDE_Msk;
pub const CAN_TI2R_EXID_Pos: u32 = 3;
pub const CAN_TI2R_EXID_Msk: u32 = 0x3FFFF << CAN_TI2R_EXID_Pos;
pub const CAN_TI2R_EXID: u32 = CAN_TI2R_EXID_Msk;
pub const CAN_TI2R_STID_Pos: u32 = 21;
pub const CAN_TI2R_STID_Msk: u32 = 0x7FF << CAN_TI2R_STID_Pos;
pub const CAN_TI2R_STID: u32 = CAN_TI2R_STID_Msk;
pub const CAN_TDT2R_DLC_Pos: u32 = 0;
pub const CAN_TDT2R_DLC_Msk: u32 = 0xF << CAN_TDT2R_DLC_Pos;
pub const CAN_TDT2R_DLC: u32 = CAN_TDT2R_DLC_Msk;
pub const CAN_TDT2R_TGT_Pos: u32 = 8;
pub const CAN_TDT2R_TGT_Msk: u32 = 0x1 << CAN_TDT2R_TGT_Pos;
pub const CAN_TDT2R_TGT: u32 = CAN_TDT2R_TGT_Msk;
pub const CAN_TDT2R_TIME_Pos: u32 = 16;
pub const CAN_TDT2R_TIME_Msk: u32 = 0xFFFF << CAN_TDT2R_TIME_Pos;
pub const CAN_TDT2R_TIME: u32 = CAN_TDT2R_TIME_Msk;
pub const CAN_TDL2R_DATA0_Pos: u32 = 0;
pub const CAN_TDL2R_DATA0_Msk: u32 = 0xFF << CAN_TDL2R_DATA0_Pos;
pub const CAN_TDL2R_DATA0: u32 = CAN_TDL2R_DATA0_Msk;
pub const CAN_TDL2R_DATA1_Pos: u32 = 8;
pub const CAN_TDL2R_DATA1_Msk: u32 = 0xFF << CAN_TDL2R_DATA1_Pos;
pub const CAN_TDL2R_DATA1: u32 = CAN_TDL2R_DATA1_Msk;
pub const CAN_TDL2R_DATA2_Pos: u32 = 16;
pub const CAN_TDL2R_DATA2_Msk: u32 = 0xFF << CAN_TDL2R_DATA2_Pos;
pub const CAN_TDL2R_DATA2: u32 = CAN_TDL2R_DATA2_Msk;
pub const CAN_TDL2R_DATA3_Pos: u32 = 24;
pub const CAN_TDL2R_DATA3_Msk: u32 = 0xFF << CAN_TDL2R_DATA3_Pos;
pub const CAN_TDL2R_DATA3: u32 = CAN_TDL2R_DATA3_Msk;
pub const CAN_TDH2R_DATA4_Pos: u32 = 0;
pub const CAN_TDH2R_DATA4_Msk: u32 = 0xFF << CAN_TDH2R_DATA4_Pos;
pub const CAN_TDH2R_DATA4: u32 = CAN_TDH2R_DATA4_Msk;
pub const CAN_TDH2R_DATA5_Pos: u32 = 8;
pub const CAN_TDH2R_DATA5_Msk: u32 = 0xFF << CAN_TDH2R_DATA5_Pos;
pub const CAN_TDH2R_DATA5: u32 = CAN_TDH2R_DATA5_Msk;
pub const CAN_TDH2R_DATA6_Pos: u32 = 16;
pub const CAN_TDH2R_DATA6_Msk: u32 = 0xFF << CAN_TDH2R_DATA6_Pos;
pub const CAN_TDH2R_DATA6: u32 = CAN_TDH2R_DATA6_Msk;
pub const CAN_TDH2R_DATA7_Pos: u32 = 24;
pub const CAN_TDH2R_DATA7_Msk: u32 = 0xFF << CAN_TDH2R_DATA7_Pos;
pub const CAN_TDH2R_DATA7: u32 = CAN_TDH2R_DATA7_Msk;
pub const CAN_RI0R_RTR_Pos: u32 = 1;
pub const CAN_RI0R_RTR_Msk: u32 = 0x1 << CAN_RI0R_RTR_Pos;
pub const CAN_RI0R_RTR: u32 = CAN_RI0R_RTR_Msk;
pub const CAN_RI0R_IDE_Pos: u32 = 2;
pub const CAN_RI0R_IDE_Msk: u32 = 0x1 << CAN_RI0R_IDE_Pos;
pub const CAN_RI0R_IDE: u32 = CAN_RI0R_IDE_Msk;
pub const CAN_RI0R_EXID_Pos: u32 = 3;
pub const CAN_RI0R_EXID_Msk: u32 = 0x3FFFF << CAN_RI0R_EXID_Pos;
pub const CAN_RI0R_EXID: u32 = CAN_RI0R_EXID_Msk;
pub const CAN_RI0R_STID_Pos: u32 = 21;
pub const CAN_RI0R_STID_Msk: u32 = 0x7FF << CAN_RI0R_STID_Pos;
pub const CAN_RI0R_STID: u32 = CAN_RI0R_STID_Msk;
pub const CAN_RDT0R_DLC_Pos: u32 = 0;
pub const CAN_RDT0R_DLC_Msk: u32 = 0xF << CAN_RDT0R_DLC_Pos;
pub const CAN_RDT0R_DLC: u32 = CAN_RDT0R_DLC_Msk;
pub const CAN_RDT0R_FMI_Pos: u32 = 8;
pub const CAN_RDT0R_FMI_Msk: u32 = 0xFF << CAN_RDT0R_FMI_Pos;
pub const CAN_RDT0R_FMI: u32 = CAN_RDT0R_FMI_Msk;
pub const CAN_RDT0R_TIME_Pos: u32 = 16;
pub const CAN_RDT0R_TIME_Msk: u32 = 0xFFFF << CAN_RDT0R_TIME_Pos;
pub const CAN_RDT0R_TIME: u32 = CAN_RDT0R_TIME_Msk;
pub const CAN_RDL0R_DATA0_Pos: u32 = 0;
pub const CAN_RDL0R_DATA0_Msk: u32 = 0xFF << CAN_RDL0R_DATA0_Pos;
pub const CAN_RDL0R_DATA0: u32 = CAN_RDL0R_DATA0_Msk;
pub const CAN_RDL0R_DATA1_Pos: u32 = 8;
pub const CAN_RDL0R_DATA1_Msk: u32 = 0xFF << CAN_RDL0R_DATA1_Pos;
pub const CAN_RDL0R_DATA1: u32 = CAN_RDL0R_DATA1_Msk;
pub const CAN_RDL0R_DATA2_Pos: u32 = 16;
pub const CAN_RDL0R_DATA2_Msk: u32 = 0xFF << CAN_RDL0R_DATA2_Pos;
pub const CAN_RDL0R_DATA2: u32 = CAN_RDL0R_DATA2_Msk;
pub const CAN_RDL0R_DATA3_Pos: u32 = 24;
pub const CAN_RDL0R_DATA3_Msk: u32 = 0xFF << CAN_RDL0R_DATA3_Pos;
pub const CAN_RDL0R_DATA3: u32 = CAN_RDL0R_DATA3_Msk;
pub const CAN_RDH0R_DATA4_Pos: u32 = 0;
pub const CAN_RDH0R_DATA4_Msk: u32 = 0xFF << CAN_RDH0R_DATA4_Pos;
pub const CAN_RDH0R_DATA4: u32 = CAN_RDH0R_DATA4_Msk;
pub const CAN_RDH0R_DATA5_Pos: u32 = 8;
pub const CAN_RDH0R_DATA5_Msk: u32 = 0xFF << CAN_RDH0R_DATA5_Pos;
pub const CAN_RDH0R_DATA5: u32 = CAN_RDH0R_DATA5_Msk;
pub const CAN_RDH0R_DATA6_Pos: u32 = 16;
pub const CAN_RDH0R_DATA6_Msk: u32 = 0xFF << CAN_RDH0R_DATA6_Pos;
pub const CAN_RDH0R_DATA6: u32 = CAN_RDH0R_DATA6_Msk;
pub const CAN_RDH0R_DATA7_Pos: u32 = 24;
pub const CAN_RDH0R_DATA7_Msk: u32 = 0xFF << CAN_RDH0R_DATA7_Pos;
pub const CAN_RDH0R_DATA7: u32 = CAN_RDH0R_DATA7_Msk;
pub const CAN_RI1R_RTR_Pos: u32 = 1;
pub const CAN_RI1R_RTR_Msk: u32 = 0x1 << CAN_RI1R_RTR_Pos;
pub const CAN_RI1R_RTR: u32 = CAN_RI1R_RTR_Msk;
pub const CAN_RI1R_IDE_Pos: u32 = 2;
pub const CAN_RI1R_IDE_Msk: u32 = 0x1 << CAN_RI1R_IDE_Pos;
pub const CAN_RI1R_IDE: u32 = CAN_RI1R_IDE_Msk;
pub const CAN_RI1R_EXID_Pos: u32 = 3;
pub const CAN_RI1R_EXID_Msk: u32 = 0x3FFFF << CAN_RI1R_EXID_Pos;
pub const CAN_RI1R_EXID: u32 = CAN_RI1R_EXID_Msk;
pub const CAN_RI1R_STID_Pos: u32 = 21;
pub const CAN_RI1R_STID_Msk: u32 = 0x7FF << CAN_RI1R_STID_Pos;
pub const CAN_RI1R_STID: u32 = CAN_RI1R_STID_Msk;
pub const CAN_RDT1R_DLC_Pos: u32 = 0;
pub const CAN_RDT1R_DLC_Msk: u32 = 0xF << CAN_RDT1R_DLC_Pos;
pub const CAN_RDT1R_DLC: u32 = CAN_RDT1R_DLC_Msk;
pub const CAN_RDT1R_FMI_Pos: u32 = 8;
pub const CAN_RDT1R_FMI_Msk: u32 = 0xFF << CAN_RDT1R_FMI_Pos;
pub const CAN_RDT1R_FMI: u32 = CAN_RDT1R_FMI_Msk;
pub const CAN_RDT1R_TIME_Pos: u32 = 16;
pub const CAN_RDT1R_TIME_Msk: u32 = 0xFFFF << CAN_RDT1R_TIME_Pos;
pub const CAN_RDT1R_TIME: u32 = CAN_RDT1R_TIME_Msk;
pub const CAN_RDL1R_DATA0_Pos: u32 = 0;
pub const CAN_RDL1R_DATA0_Msk: u32 = 0xFF << CAN_RDL1R_DATA0_Pos;
pub const CAN_RDL1R_DATA0: u32 = CAN_RDL1R_DATA0_Msk;
pub const CAN_RDL1R_DATA1_Pos: u32 = 8;
pub const CAN_RDL1R_DATA1_Msk: u32 = 0xFF << CAN_RDL1R_DATA1_Pos;
pub const CAN_RDL1R_DATA1: u32 = CAN_RDL1R_DATA1_Msk;
pub const CAN_RDL1R_DATA2_Pos: u32 = 16;
pub const CAN_RDL1R_DATA2_Msk: u32 = 0xFF << CAN_RDL1R_DATA2_Pos;
pub const CAN_RDL1R_DATA2: u32 = CAN_RDL1R_DATA2_Msk;
pub const CAN_RDL1R_DATA3_Pos: u32 = 24;
pub const CAN_RDL1R_DATA3_Msk: u32 = 0xFF << CAN_RDL1R_DATA3_Pos;
pub const CAN_RDL1R_DATA3: u32 = CAN_RDL1R_DATA3_Msk;
pub const CAN_RDH1R_DATA4_Pos: u32 = 0;
pub const CAN_RDH1R_DATA4_Msk: u32 = 0xFF << CAN_RDH1R_DATA4_Pos;
pub const CAN_RDH1R_DATA4: u32 = CAN_RDH1R_DATA4_Msk;
pub const CAN_RDH1R_DATA5_Pos: u32 = 8;
pub const CAN_RDH1R_DATA5_Msk: u32 = 0xFF << CAN_RDH1R_DATA5_Pos;
pub const CAN_RDH1R_DATA5: u32 = CAN_RDH1R_DATA5_Msk;
pub const CAN_RDH1R_DATA6_Pos: u32 = 16;
pub const CAN_RDH1R_DATA6_Msk: u32 = 0xFF << CAN_RDH1R_DATA6_Pos;
pub const CAN_RDH1R_DATA6: u32 = CAN_RDH1R_DATA6_Msk;
pub const CAN_RDH1R_DATA7_Pos: u32 = 24;
pub const CAN_RDH1R_DATA7_Msk: u32 = 0xFF << CAN_RDH1R_DATA7_Pos;
pub const CAN_RDH1R_DATA7: u32 = CAN_RDH1R_DATA7_Msk;
pub const CAN_FMR_FINIT_Pos: u32 = 0;
pub const CAN_FMR_FINIT_Msk: u32 = 0x1 << CAN_FMR_FINIT_Pos;
pub const CAN_FMR_FINIT: u32 = CAN_FMR_FINIT_Msk;
pub const CAN_FM1R_FBM_Pos: u32 = 0;
pub const CAN_FM1R_FBM_Msk: u32 = 0x3FFF << CAN_FM1R_FBM_Pos;
pub const CAN_FM1R_FBM: u32 = CAN_FM1R_FBM_Msk;
pub const CAN_FM1R_FBM0_Pos: u32 = 0;
pub const CAN_FM1R_FBM0_Msk: u32 = 0x1 << CAN_FM1R_FBM0_Pos;
pub const CAN_FM1R_FBM0: u32 = CAN_FM1R_FBM0_Msk;
pub const CAN_FM1R_FBM1_Pos: u32 = 1;
pub const CAN_FM1R_FBM1_Msk: u32 = 0x1 << CAN_FM1R_FBM1_Pos;
pub const CAN_FM1R_FBM1: u32 = CAN_FM1R_FBM1_Msk;
pub const CAN_FM1R_FBM2_Pos: u32 = 2;
pub const CAN_FM1R_FBM2_Msk: u32 = 0x1 << CAN_FM1R_FBM2_Pos;
pub const CAN_FM1R_FBM2: u32 = CAN_FM1R_FBM2_Msk;
pub const CAN_FM1R_FBM3_Pos: u32 = 3;
pub const CAN_FM1R_FBM3_Msk: u32 = 0x1 << CAN_FM1R_FBM3_Pos;
pub const CAN_FM1R_FBM3: u32 = CAN_FM1R_FBM3_Msk;
pub const CAN_FM1R_FBM4_Pos: u32 = 4;
pub const CAN_FM1R_FBM4_Msk: u32 = 0x1 << CAN_FM1R_FBM4_Pos;
pub const CAN_FM1R_FBM4: u32 = CAN_FM1R_FBM4_Msk;
pub const CAN_FM1R_FBM5_Pos: u32 = 5;
pub const CAN_FM1R_FBM5_Msk: u32 = 0x1 << CAN_FM1R_FBM5_Pos;
pub const CAN_FM1R_FBM5: u32 = CAN_FM1R_FBM5_Msk;
pub const CAN_FM1R_FBM6_Pos: u32 = 6;
pub const CAN_FM1R_FBM6_Msk: u32 = 0x1 << CAN_FM1R_FBM6_Pos;
pub const CAN_FM1R_FBM6: u32 = CAN_FM1R_FBM6_Msk;
pub const CAN_FM1R_FBM7_Pos: u32 = 7;
pub const CAN_FM1R_FBM7_Msk: u32 = 0x1 << CAN_FM1R_FBM7_Pos;
pub const CAN_FM1R_FBM7: u32 = CAN_FM1R_FBM7_Msk;
pub const CAN_FM1R_FBM8_Pos: u32 = 8;
pub const CAN_FM1R_FBM8_Msk: u32 = 0x1 << CAN_FM1R_FBM8_Pos;
pub const CAN_FM1R_FBM8: u32 = CAN_FM1R_FBM8_Msk;
pub const CAN_FM1R_FBM9_Pos: u32 = 9;
pub const CAN_FM1R_FBM9_Msk: u32 = 0x1 << CAN_FM1R_FBM9_Pos;
pub const CAN_FM1R_FBM9: u32 = CAN_FM1R_FBM9_Msk;
pub const CAN_FM1R_FBM10_Pos: u32 = 10;
pub const CAN_FM1R_FBM10_Msk: u32 = 0x1 << CAN_FM1R_FBM10_Pos;
pub const CAN_FM1R_FBM10: u32 = CAN_FM1R_FBM10_Msk;
pub const CAN_FM1R_FBM11_Pos: u32 = 11;
pub const CAN_FM1R_FBM11_Msk: u32 = 0x1 << CAN_FM1R_FBM11_Pos;
pub const CAN_FM1R_FBM11: u32 = CAN_FM1R_FBM11_Msk;
pub const CAN_FM1R_FBM12_Pos: u32 = 12;
pub const CAN_FM1R_FBM12_Msk: u32 = 0x1 << CAN_FM1R_FBM12_Pos;
pub const CAN_FM1R_FBM12: u32 = CAN_FM1R_FBM12_Msk;
pub const CAN_FM1R_FBM13_Pos: u32 = 13;
pub const CAN_FM1R_FBM13_Msk: u32 = 0x1 << CAN_FM1R_FBM13_Pos;
pub const CAN_FM1R_FBM13: u32 = CAN_FM1R_FBM13_Msk;
pub const CAN_FS1R_FSC_Pos: u32 = 0;
pub const CAN_FS1R_FSC_Msk: u32 = 0x3FFF << CAN_FS1R_FSC_Pos;
pub const CAN_FS1R_FSC: u32 = CAN_FS1R_FSC_Msk;
pub const CAN_FS1R_FSC0_Pos: u32 = 0;
pub const CAN_FS1R_FSC0_Msk: u32 = 0x1 << CAN_FS1R_FSC0_Pos;
pub const CAN_FS1R_FSC0: u32 = CAN_FS1R_FSC0_Msk;
pub const CAN_FS1R_FSC1_Pos: u32 = 1;
pub const CAN_FS1R_FSC1_Msk: u32 = 0x1 << CAN_FS1R_FSC1_Pos;
pub const CAN_FS1R_FSC1: u32 = CAN_FS1R_FSC1_Msk;
pub const CAN_FS1R_FSC2_Pos: u32 = 2;
pub const CAN_FS1R_FSC2_Msk: u32 = 0x1 << CAN_FS1R_FSC2_Pos;
pub const CAN_FS1R_FSC2: u32 = CAN_FS1R_FSC2_Msk;
pub const CAN_FS1R_FSC3_Pos: u32 = 3;
pub const CAN_FS1R_FSC3_Msk: u32 = 0x1 << CAN_FS1R_FSC3_Pos;
pub const CAN_FS1R_FSC3: u32 = CAN_FS1R_FSC3_Msk;
pub const CAN_FS1R_FSC4_Pos: u32 = 4;
pub const CAN_FS1R_FSC4_Msk: u32 = 0x1 << CAN_FS1R_FSC4_Pos;
pub const CAN_FS1R_FSC4: u32 = CAN_FS1R_FSC4_Msk;
pub const CAN_FS1R_FSC5_Pos: u32 = 5;
pub const CAN_FS1R_FSC5_Msk: u32 = 0x1 << CAN_FS1R_FSC5_Pos;
pub const CAN_FS1R_FSC5: u32 = CAN_FS1R_FSC5_Msk;
pub const CAN_FS1R_FSC6_Pos: u32 = 6;
pub const CAN_FS1R_FSC6_Msk: u32 = 0x1 << CAN_FS1R_FSC6_Pos;
pub const CAN_FS1R_FSC6: u32 = CAN_FS1R_FSC6_Msk;
pub const CAN_FS1R_FSC7_Pos: u32 = 7;
pub const CAN_FS1R_FSC7_Msk: u32 = 0x1 << CAN_FS1R_FSC7_Pos;
pub const CAN_FS1R_FSC7: u32 = CAN_FS1R_FSC7_Msk;
pub const CAN_FS1R_FSC8_Pos: u32 = 8;
pub const CAN_FS1R_FSC8_Msk: u32 = 0x1 << CAN_FS1R_FSC8_Pos;
pub const CAN_FS1R_FSC8: u32 = CAN_FS1R_FSC8_Msk;
pub const CAN_FS1R_FSC9_Pos: u32 = 9;
pub const CAN_FS1R_FSC9_Msk: u32 = 0x1 << CAN_FS1R_FSC9_Pos;
pub const CAN_FS1R_FSC9: u32 = CAN_FS1R_FSC9_Msk;
pub const CAN_FS1R_FSC10_Pos: u32 = 10;
pub const CAN_FS1R_FSC10_Msk: u32 = 0x1 << CAN_FS1R_FSC10_Pos;
pub const CAN_FS1R_FSC10: u32 = CAN_FS1R_FSC10_Msk;
pub const CAN_FS1R_FSC11_Pos: u32 = 11;
pub const CAN_FS1R_FSC11_Msk: u32 = 0x1 << CAN_FS1R_FSC11_Pos;
pub const CAN_FS1R_FSC11: u32 = CAN_FS1R_FSC11_Msk;
pub const CAN_FS1R_FSC12_Pos: u32 = 12;
pub const CAN_FS1R_FSC12_Msk: u32 = 0x1 << CAN_FS1R_FSC12_Pos;
pub const CAN_FS1R_FSC12: u32 = CAN_FS1R_FSC12_Msk;
pub const CAN_FS1R_FSC13_Pos: u32 = 13;
pub const CAN_FS1R_FSC13_Msk: u32 = 0x1 << CAN_FS1R_FSC13_Pos;
pub const CAN_FS1R_FSC13: u32 = CAN_FS1R_FSC13_Msk;
pub const CAN_FFA1R_FFA_Pos: u32 = 0;
pub const CAN_FFA1R_FFA_Msk: u32 = 0x3FFF << CAN_FFA1R_FFA_Pos;
pub const CAN_FFA1R_FFA: u32 = CAN_FFA1R_FFA_Msk;
pub const CAN_FFA1R_FFA0_Pos: u32 = 0;
pub const CAN_FFA1R_FFA0_Msk: u32 = 0x1 << CAN_FFA1R_FFA0_Pos;
pub const CAN_FFA1R_FFA0: u32 = CAN_FFA1R_FFA0_Msk;
pub const CAN_FFA1R_FFA1_Pos: u32 = 1;
pub const CAN_FFA1R_FFA1_Msk: u32 = 0x1 << CAN_FFA1R_FFA1_Pos;
pub const CAN_FFA1R_FFA1: u32 = CAN_FFA1R_FFA1_Msk;
pub const CAN_FFA1R_FFA2_Pos: u32 = 2;
pub const CAN_FFA1R_FFA2_Msk: u32 = 0x1 << CAN_FFA1R_FFA2_Pos;
pub const CAN_FFA1R_FFA2: u32 = CAN_FFA1R_FFA2_Msk;
pub const CAN_FFA1R_FFA3_Pos: u32 = 3;
pub const CAN_FFA1R_FFA3_Msk: u32 = 0x1 << CAN_FFA1R_FFA3_Pos;
pub const CAN_FFA1R_FFA3: u32 = CAN_FFA1R_FFA3_Msk;
pub const CAN_FFA1R_FFA4_Pos: u32 = 4;
pub const CAN_FFA1R_FFA4_Msk: u32 = 0x1 << CAN_FFA1R_FFA4_Pos;
pub const CAN_FFA1R_FFA4: u32 = CAN_FFA1R_FFA4_Msk;
pub const CAN_FFA1R_FFA5_Pos: u32 = 5;
pub const CAN_FFA1R_FFA5_Msk: u32 = 0x1 << CAN_FFA1R_FFA5_Pos;
pub const CAN_FFA1R_FFA5: u32 = CAN_FFA1R_FFA5_Msk;
pub const CAN_FFA1R_FFA6_Pos: u32 = 6;
pub const CAN_FFA1R_FFA6_Msk: u32 = 0x1 << CAN_FFA1R_FFA6_Pos;
pub const CAN_FFA1R_FFA6: u32 = CAN_FFA1R_FFA6_Msk;
pub const CAN_FFA1R_FFA7_Pos: u32 = 7;
pub const CAN_FFA1R_FFA7_Msk: u32 = 0x1 << CAN_FFA1R_FFA7_Pos;
pub const CAN_FFA1R_FFA7: u32 = CAN_FFA1R_FFA7_Msk;
pub const CAN_FFA1R_FFA8_Pos: u32 = 8;
pub const CAN_FFA1R_FFA8_Msk: u32 = 0x1 << CAN_FFA1R_FFA8_Pos;
pub const CAN_FFA1R_FFA8: u32 = CAN_FFA1R_FFA8_Msk;
pub const CAN_FFA1R_FFA9_Pos: u32 = 9;
pub const CAN_FFA1R_FFA9_Msk: u32 = 0x1 << CAN_FFA1R_FFA9_Pos;
pub const CAN_FFA1R_FFA9: u32 = CAN_FFA1R_FFA9_Msk;
pub const CAN_FFA1R_FFA10_Pos: u32 = 10;
pub const CAN_FFA1R_FFA10_Msk: u32 = 0x1 << CAN_FFA1R_FFA10_Pos;
pub const CAN_FFA1R_FFA10: u32 = CAN_FFA1R_FFA10_Msk;
pub const CAN_FFA1R_FFA11_Pos: u32 = 11;
pub const CAN_FFA1R_FFA11_Msk: u32 = 0x1 << CAN_FFA1R_FFA11_Pos;
pub const CAN_FFA1R_FFA11: u32 = CAN_FFA1R_FFA11_Msk;
pub const CAN_FFA1R_FFA12_Pos: u32 = 12;
pub const CAN_FFA1R_FFA12_Msk: u32 = 0x1 << CAN_FFA1R_FFA12_Pos;
pub const CAN_FFA1R_FFA12: u32 = CAN_FFA1R_FFA12_Msk;
pub const CAN_FFA1R_FFA13_Pos: u32 = 13;
pub const CAN_FFA1R_FFA13_Msk: u32 = 0x1 << CAN_FFA1R_FFA13_Pos;
pub const CAN_FFA1R_FFA13: u32 = CAN_FFA1R_FFA13_Msk;
pub const CAN_FA1R_FACT_Pos: u32 = 0;
pub const CAN_FA1R_FACT_Msk: u32 = 0x3FFF << CAN_FA1R_FACT_Pos;
pub const CAN_FA1R_FACT: u32 = CAN_FA1R_FACT_Msk;
pub const CAN_FA1R_FACT0_Pos: u32 = 0;
pub const CAN_FA1R_FACT0_Msk: u32 = 0x1 << CAN_FA1R_FACT0_Pos;
pub const CAN_FA1R_FACT0: u32 = CAN_FA1R_FACT0_Msk;
pub const CAN_FA1R_FACT1_Pos: u32 = 1;
pub const CAN_FA1R_FACT1_Msk: u32 = 0x1 << CAN_FA1R_FACT1_Pos;
pub const CAN_FA1R_FACT1: u32 = CAN_FA1R_FACT1_Msk;
pub const CAN_FA1R_FACT2_Pos: u32 = 2;
pub const CAN_FA1R_FACT2_Msk: u32 = 0x1 << CAN_FA1R_FACT2_Pos;
pub const CAN_FA1R_FACT2: u32 = CAN_FA1R_FACT2_Msk;
pub const CAN_FA1R_FACT3_Pos: u32 = 3;
pub const CAN_FA1R_FACT3_Msk: u32 = 0x1 << CAN_FA1R_FACT3_Pos;
pub const CAN_FA1R_FACT3: u32 = CAN_FA1R_FACT3_Msk;
pub const CAN_FA1R_FACT4_Pos: u32 = 4;
pub const CAN_FA1R_FACT4_Msk: u32 = 0x1 << CAN_FA1R_FACT4_Pos;
pub const CAN_FA1R_FACT4: u32 = CAN_FA1R_FACT4_Msk;
pub const CAN_FA1R_FACT5_Pos: u32 = 5;
pub const CAN_FA1R_FACT5_Msk: u32 = 0x1 << CAN_FA1R_FACT5_Pos;
pub const CAN_FA1R_FACT5: u32 = CAN_FA1R_FACT5_Msk;
pub const CAN_FA1R_FACT6_Pos: u32 = 6;
pub const CAN_FA1R_FACT6_Msk: u32 = 0x1 << CAN_FA1R_FACT6_Pos;
pub const CAN_FA1R_FACT6: u32 = CAN_FA1R_FACT6_Msk;
pub const CAN_FA1R_FACT7_Pos: u32 = 7;
pub const CAN_FA1R_FACT7_Msk: u32 = 0x1 << CAN_FA1R_FACT7_Pos;
pub const CAN_FA1R_FACT7: u32 = CAN_FA1R_FACT7_Msk;
pub const CAN_FA1R_FACT8_Pos: u32 = 8;
pub const CAN_FA1R_FACT8_Msk: u32 = 0x1 << CAN_FA1R_FACT8_Pos;
pub const CAN_FA1R_FACT8: u32 = CAN_FA1R_FACT8_Msk;
pub const CAN_FA1R_FACT9_Pos: u32 = 9;
pub const CAN_FA1R_FACT9_Msk: u32 = 0x1 << CAN_FA1R_FACT9_Pos;
pub const CAN_FA1R_FACT9: u32 = CAN_FA1R_FACT9_Msk;
pub const CAN_FA1R_FACT10_Pos: u32 = 10;
pub const CAN_FA1R_FACT10_Msk: u32 = 0x1 << CAN_FA1R_FACT10_Pos;
pub const CAN_FA1R_FACT10: u32 = CAN_FA1R_FACT10_Msk;
pub const CAN_FA1R_FACT11_Pos: u32 = 11;
pub const CAN_FA1R_FACT11_Msk: u32 = 0x1 << CAN_FA1R_FACT11_Pos;
pub const CAN_FA1R_FACT11: u32 = CAN_FA1R_FACT11_Msk;
pub const CAN_FA1R_FACT12_Pos: u32 = 12;
pub const CAN_FA1R_FACT12_Msk: u32 = 0x1 << CAN_FA1R_FACT12_Pos;
pub const CAN_FA1R_FACT12: u32 = CAN_FA1R_FACT12_Msk;
pub const CAN_FA1R_FACT13_Pos: u32 = 13;
pub const CAN_FA1R_FACT13_Msk: u32 = 0x1 << CAN_FA1R_FACT13_Pos;
pub const CAN_FA1R_FACT13: u32 = CAN_FA1R_FACT13_Msk;
pub const CAN_F0R1_FB0_Pos: u32 = 0;
pub const CAN_F0R1_FB0_Msk: u32 = 0x1 << CAN_F0R1_FB0_Pos;
pub const CAN_F0R1_FB0: u32 = CAN_F0R1_FB0_Msk;
pub const CAN_F0R1_FB1_Pos: u32 = 1;
pub const CAN_F0R1_FB1_Msk: u32 = 0x1 << CAN_F0R1_FB1_Pos;
pub const CAN_F0R1_FB1: u32 = CAN_F0R1_FB1_Msk;
pub const CAN_F0R1_FB2_Pos: u32 = 2;
pub const CAN_F0R1_FB2_Msk: u32 = 0x1 << CAN_F0R1_FB2_Pos;
pub const CAN_F0R1_FB2: u32 = CAN_F0R1_FB2_Msk;
pub const CAN_F0R1_FB3_Pos: u32 = 3;
pub const CAN_F0R1_FB3_Msk: u32 = 0x1 << CAN_F0R1_FB3_Pos;
pub const CAN_F0R1_FB3: u32 = CAN_F0R1_FB3_Msk;
pub const CAN_F0R1_FB4_Pos: u32 = 4;
pub const CAN_F0R1_FB4_Msk: u32 = 0x1 << CAN_F0R1_FB4_Pos;
pub const CAN_F0R1_FB4: u32 = CAN_F0R1_FB4_Msk;
pub const CAN_F0R1_FB5_Pos: u32 = 5;
pub const CAN_F0R1_FB5_Msk: u32 = 0x1 << CAN_F0R1_FB5_Pos;
pub const CAN_F0R1_FB5: u32 = CAN_F0R1_FB5_Msk;
pub const CAN_F0R1_FB6_Pos: u32 = 6;
pub const CAN_F0R1_FB6_Msk: u32 = 0x1 << CAN_F0R1_FB6_Pos;
pub const CAN_F0R1_FB6: u32 = CAN_F0R1_FB6_Msk;
pub const CAN_F0R1_FB7_Pos: u32 = 7;
pub const CAN_F0R1_FB7_Msk: u32 = 0x1 << CAN_F0R1_FB7_Pos;
pub const CAN_F0R1_FB7: u32 = CAN_F0R1_FB7_Msk;
pub const CAN_F0R1_FB8_Pos: u32 = 8;
pub const CAN_F0R1_FB8_Msk: u32 = 0x1 << CAN_F0R1_FB8_Pos;
pub const CAN_F0R1_FB8: u32 = CAN_F0R1_FB8_Msk;
pub const CAN_F0R1_FB9_Pos: u32 = 9;
pub const CAN_F0R1_FB9_Msk: u32 = 0x1 << CAN_F0R1_FB9_Pos;
pub const CAN_F0R1_FB9: u32 = CAN_F0R1_FB9_Msk;
pub const CAN_F0R1_FB10_Pos: u32 = 10;
pub const CAN_F0R1_FB10_Msk: u32 = 0x1 << CAN_F0R1_FB10_Pos;
pub const CAN_F0R1_FB10: u32 = CAN_F0R1_FB10_Msk;
pub const CAN_F0R1_FB11_Pos: u32 = 11;
pub const CAN_F0R1_FB11_Msk: u32 = 0x1 << CAN_F0R1_FB11_Pos;
pub const CAN_F0R1_FB11: u32 = CAN_F0R1_FB11_Msk;
pub const CAN_F0R1_FB12_Pos: u32 = 12;
pub const CAN_F0R1_FB12_Msk: u32 = 0x1 << CAN_F0R1_FB12_Pos;
pub const CAN_F0R1_FB12: u32 = CAN_F0R1_FB12_Msk;
pub const CAN_F0R1_FB13_Pos: u32 = 13;
pub const CAN_F0R1_FB13_Msk: u32 = 0x1 << CAN_F0R1_FB13_Pos;
pub const CAN_F0R1_FB13: u32 = CAN_F0R1_FB13_Msk;
pub const CAN_F0R1_FB14_Pos: u32 = 14;
pub const CAN_F0R1_FB14_Msk: u32 = 0x1 << CAN_F0R1_FB14_Pos;
pub const CAN_F0R1_FB14: u32 = CAN_F0R1_FB14_Msk;
pub const CAN_F0R1_FB15_Pos: u32 = 15;
pub const CAN_F0R1_FB15_Msk: u32 = 0x1 << CAN_F0R1_FB15_Pos;
pub const CAN_F0R1_FB15: u32 = CAN_F0R1_FB15_Msk;
pub const CAN_F0R1_FB16_Pos: u32 = 16;
pub const CAN_F0R1_FB16_Msk: u32 = 0x1 << CAN_F0R1_FB16_Pos;
pub const CAN_F0R1_FB16: u32 = CAN_F0R1_FB16_Msk;
pub const CAN_F0R1_FB17_Pos: u32 = 17;
pub const CAN_F0R1_FB17_Msk: u32 = 0x1 << CAN_F0R1_FB17_Pos;
pub const CAN_F0R1_FB17: u32 = CAN_F0R1_FB17_Msk;
pub const CAN_F0R1_FB18_Pos: u32 = 18;
pub const CAN_F0R1_FB18_Msk: u32 = 0x1 << CAN_F0R1_FB18_Pos;
pub const CAN_F0R1_FB18: u32 = CAN_F0R1_FB18_Msk;
pub const CAN_F0R1_FB19_Pos: u32 = 19;
pub const CAN_F0R1_FB19_Msk: u32 = 0x1 << CAN_F0R1_FB19_Pos;
pub const CAN_F0R1_FB19: u32 = CAN_F0R1_FB19_Msk;
pub const CAN_F0R1_FB20_Pos: u32 = 20;
pub const CAN_F0R1_FB20_Msk: u32 = 0x1 << CAN_F0R1_FB20_Pos;
pub const CAN_F0R1_FB20: u32 = CAN_F0R1_FB20_Msk;
pub const CAN_F0R1_FB21_Pos: u32 = 21;
pub const CAN_F0R1_FB21_Msk: u32 = 0x1 << CAN_F0R1_FB21_Pos;
pub const CAN_F0R1_FB21: u32 = CAN_F0R1_FB21_Msk;
pub const CAN_F0R1_FB22_Pos: u32 = 22;
pub const CAN_F0R1_FB22_Msk: u32 = 0x1 << CAN_F0R1_FB22_Pos;
pub const CAN_F0R1_FB22: u32 = CAN_F0R1_FB22_Msk;
pub const CAN_F0R1_FB23_Pos: u32 = 23;
pub const CAN_F0R1_FB23_Msk: u32 = 0x1 << CAN_F0R1_FB23_Pos;
pub const CAN_F0R1_FB23: u32 = CAN_F0R1_FB23_Msk;
pub const CAN_F0R1_FB24_Pos: u32 = 24;
pub const CAN_F0R1_FB24_Msk: u32 = 0x1 << CAN_F0R1_FB24_Pos;
pub const CAN_F0R1_FB24: u32 = CAN_F0R1_FB24_Msk;
pub const CAN_F0R1_FB25_Pos: u32 = 25;
pub const CAN_F0R1_FB25_Msk: u32 = 0x1 << CAN_F0R1_FB25_Pos;
pub const CAN_F0R1_FB25: u32 = CAN_F0R1_FB25_Msk;
pub const CAN_F0R1_FB26_Pos: u32 = 26;
pub const CAN_F0R1_FB26_Msk: u32 = 0x1 << CAN_F0R1_FB26_Pos;
pub const CAN_F0R1_FB26: u32 = CAN_F0R1_FB26_Msk;
pub const CAN_F0R1_FB27_Pos: u32 = 27;
pub const CAN_F0R1_FB27_Msk: u32 = 0x1 << CAN_F0R1_FB27_Pos;
pub const CAN_F0R1_FB27: u32 = CAN_F0R1_FB27_Msk;
pub const CAN_F0R1_FB28_Pos: u32 = 28;
pub const CAN_F0R1_FB28_Msk: u32 = 0x1 << CAN_F0R1_FB28_Pos;
pub const CAN_F0R1_FB28: u32 = CAN_F0R1_FB28_Msk;
pub const CAN_F0R1_FB29_Pos: u32 = 29;
pub const CAN_F0R1_FB29_Msk: u32 = 0x1 << CAN_F0R1_FB29_Pos;
pub const CAN_F0R1_FB29: u32 = CAN_F0R1_FB29_Msk;
pub const CAN_F0R1_FB30_Pos: u32 = 30;
pub const CAN_F0R1_FB30_Msk: u32 = 0x1 << CAN_F0R1_FB30_Pos;
pub const CAN_F0R1_FB30: u32 = CAN_F0R1_FB30_Msk;
pub const CAN_F0R1_FB31_Pos: u32 = 31;
pub const CAN_F0R1_FB31_Msk: u32 = 0x1 << CAN_F0R1_FB31_Pos;
pub const CAN_F0R1_FB31: u32 = CAN_F0R1_FB31_Msk;
pub const CAN_F1R1_FB0_Pos: u32 = 0;
pub const CAN_F1R1_FB0_Msk: u32 = 0x1 << CAN_F1R1_FB0_Pos;
pub const CAN_F1R1_FB0: u32 = CAN_F1R1_FB0_Msk;
pub const CAN_F1R1_FB1_Pos: u32 = 1;
pub const CAN_F1R1_FB1_Msk: u32 = 0x1 << CAN_F1R1_FB1_Pos;
pub const CAN_F1R1_FB1: u32 = CAN_F1R1_FB1_Msk;
pub const CAN_F1R1_FB2_Pos: u32 = 2;
pub const CAN_F1R1_FB2_Msk: u32 = 0x1 << CAN_F1R1_FB2_Pos;
pub const CAN_F1R1_FB2: u32 = CAN_F1R1_FB2_Msk;
pub const CAN_F1R1_FB3_Pos: u32 = 3;
pub const CAN_F1R1_FB3_Msk: u32 = 0x1 << CAN_F1R1_FB3_Pos;
pub const CAN_F1R1_FB3: u32 = CAN_F1R1_FB3_Msk;
pub const CAN_F1R1_FB4_Pos: u32 = 4;
pub const CAN_F1R1_FB4_Msk: u32 = 0x1 << CAN_F1R1_FB4_Pos;
pub const CAN_F1R1_FB4: u32 = CAN_F1R1_FB4_Msk;
pub const CAN_F1R1_FB5_Pos: u32 = 5;
pub const CAN_F1R1_FB5_Msk: u32 = 0x1 << CAN_F1R1_FB5_Pos;
pub const CAN_F1R1_FB5: u32 = CAN_F1R1_FB5_Msk;
pub const CAN_F1R1_FB6_Pos: u32 = 6;
pub const CAN_F1R1_FB6_Msk: u32 = 0x1 << CAN_F1R1_FB6_Pos;
pub const CAN_F1R1_FB6: u32 = CAN_F1R1_FB6_Msk;
pub const CAN_F1R1_FB7_Pos: u32 = 7;
pub const CAN_F1R1_FB7_Msk: u32 = 0x1 << CAN_F1R1_FB7_Pos;
pub const CAN_F1R1_FB7: u32 = CAN_F1R1_FB7_Msk;
pub const CAN_F1R1_FB8_Pos: u32 = 8;
pub const CAN_F1R1_FB8_Msk: u32 = 0x1 << CAN_F1R1_FB8_Pos;
pub const CAN_F1R1_FB8: u32 = CAN_F1R1_FB8_Msk;
pub const CAN_F1R1_FB9_Pos: u32 = 9;
pub const CAN_F1R1_FB9_Msk: u32 = 0x1 << CAN_F1R1_FB9_Pos;
pub const CAN_F1R1_FB9: u32 = CAN_F1R1_FB9_Msk;
pub const CAN_F1R1_FB10_Pos: u32 = 10;
pub const CAN_F1R1_FB10_Msk: u32 = 0x1 << CAN_F1R1_FB10_Pos;
pub const CAN_F1R1_FB10: u32 = CAN_F1R1_FB10_Msk;
pub const CAN_F1R1_FB11_Pos: u32 = 11;
pub const CAN_F1R1_FB11_Msk: u32 = 0x1 << CAN_F1R1_FB11_Pos;
pub const CAN_F1R1_FB11: u32 = CAN_F1R1_FB11_Msk;
pub const CAN_F1R1_FB12_Pos: u32 = 12;
pub const CAN_F1R1_FB12_Msk: u32 = 0x1 << CAN_F1R1_FB12_Pos;
pub const CAN_F1R1_FB12: u32 = CAN_F1R1_FB12_Msk;
pub const CAN_F1R1_FB13_Pos: u32 = 13;
pub const CAN_F1R1_FB13_Msk: u32 = 0x1 << CAN_F1R1_FB13_Pos;
pub const CAN_F1R1_FB13: u32 = CAN_F1R1_FB13_Msk;
pub const CAN_F1R1_FB14_Pos: u32 = 14;
pub const CAN_F1R1_FB14_Msk: u32 = 0x1 << CAN_F1R1_FB14_Pos;
pub const CAN_F1R1_FB14: u32 = CAN_F1R1_FB14_Msk;
pub const CAN_F1R1_FB15_Pos: u32 = 15;
pub const CAN_F1R1_FB15_Msk: u32 = 0x1 << CAN_F1R1_FB15_Pos;
pub const CAN_F1R1_FB15: u32 = CAN_F1R1_FB15_Msk;
pub const CAN_F1R1_FB16_Pos: u32 = 16;
pub const CAN_F1R1_FB16_Msk: u32 = 0x1 << CAN_F1R1_FB16_Pos;
pub const CAN_F1R1_FB16: u32 = CAN_F1R1_FB16_Msk;
pub const CAN_F1R1_FB17_Pos: u32 = 17;
pub const CAN_F1R1_FB17_Msk: u32 = 0x1 << CAN_F1R1_FB17_Pos;
pub const CAN_F1R1_FB17: u32 = CAN_F1R1_FB17_Msk;
pub const CAN_F1R1_FB18_Pos: u32 = 18;
pub const CAN_F1R1_FB18_Msk: u32 = 0x1 << CAN_F1R1_FB18_Pos;
pub const CAN_F1R1_FB18: u32 = CAN_F1R1_FB18_Msk;
pub const CAN_F1R1_FB19_Pos: u32 = 19;
pub const CAN_F1R1_FB19_Msk: u32 = 0x1 << CAN_F1R1_FB19_Pos;
pub const CAN_F1R1_FB19: u32 = CAN_F1R1_FB19_Msk;
pub const CAN_F1R1_FB20_Pos: u32 = 20;
pub const CAN_F1R1_FB20_Msk: u32 = 0x1 << CAN_F1R1_FB20_Pos;
pub const CAN_F1R1_FB20: u32 = CAN_F1R1_FB20_Msk;
pub const CAN_F1R1_FB21_Pos: u32 = 21;
pub const CAN_F1R1_FB21_Msk: u32 = 0x1 << CAN_F1R1_FB21_Pos;
pub const CAN_F1R1_FB21: u32 = CAN_F1R1_FB21_Msk;
pub const CAN_F1R1_FB22_Pos: u32 = 22;
pub const CAN_F1R1_FB22_Msk: u32 = 0x1 << CAN_F1R1_FB22_Pos;
pub const CAN_F1R1_FB22: u32 = CAN_F1R1_FB22_Msk;
pub const CAN_F1R1_FB23_Pos: u32 = 23;
pub const CAN_F1R1_FB23_Msk: u32 = 0x1 << CAN_F1R1_FB23_Pos;
pub const CAN_F1R1_FB23: u32 = CAN_F1R1_FB23_Msk;
pub const CAN_F1R1_FB24_Pos: u32 = 24;
pub const CAN_F1R1_FB24_Msk: u32 = 0x1 << CAN_F1R1_FB24_Pos;
pub const CAN_F1R1_FB24: u32 = CAN_F1R1_FB24_Msk;
pub const CAN_F1R1_FB25_Pos: u32 = 25;
pub const CAN_F1R1_FB25_Msk: u32 = 0x1 << CAN_F1R1_FB25_Pos;
pub const CAN_F1R1_FB25: u32 = CAN_F1R1_FB25_Msk;
pub const CAN_F1R1_FB26_Pos: u32 = 26;
pub const CAN_F1R1_FB26_Msk: u32 = 0x1 << CAN_F1R1_FB26_Pos;
pub const CAN_F1R1_FB26: u32 = CAN_F1R1_FB26_Msk;
pub const CAN_F1R1_FB27_Pos: u32 = 27;
pub const CAN_F1R1_FB27_Msk: u32 = 0x1 << CAN_F1R1_FB27_Pos;
pub const CAN_F1R1_FB27: u32 = CAN_F1R1_FB27_Msk;
pub const CAN_F1R1_FB28_Pos: u32 = 28;
pub const CAN_F1R1_FB28_Msk: u32 = 0x1 << CAN_F1R1_FB28_Pos;
pub const CAN_F1R1_FB28: u32 = CAN_F1R1_FB28_Msk;
pub const CAN_F1R1_FB29_Pos: u32 = 29;
pub const CAN_F1R1_FB29_Msk: u32 = 0x1 << CAN_F1R1_FB29_Pos;
pub const CAN_F1R1_FB29: u32 = CAN_F1R1_FB29_Msk;
pub const CAN_F1R1_FB30_Pos: u32 = 30;
pub const CAN_F1R1_FB30_Msk: u32 = 0x1 << CAN_F1R1_FB30_Pos;
pub const CAN_F1R1_FB30: u32 = CAN_F1R1_FB30_Msk;
pub const CAN_F1R1_FB31_Pos: u32 = 31;
pub const CAN_F1R1_FB31_Msk: u32 = 0x1 << CAN_F1R1_FB31_Pos;
pub const CAN_F1R1_FB31: u32 = CAN_F1R1_FB31_Msk;
pub const CAN_F2R1_FB0_Pos: u32 = 0;
pub const CAN_F2R1_FB0_Msk: u32 = 0x1 << CAN_F2R1_FB0_Pos;
pub const CAN_F2R1_FB0: u32 = CAN_F2R1_FB0_Msk;
pub const CAN_F2R1_FB1_Pos: u32 = 1;
pub const CAN_F2R1_FB1_Msk: u32 = 0x1 << CAN_F2R1_FB1_Pos;
pub const CAN_F2R1_FB1: u32 = CAN_F2R1_FB1_Msk;
pub const CAN_F2R1_FB2_Pos: u32 = 2;
pub const CAN_F2R1_FB2_Msk: u32 = 0x1 << CAN_F2R1_FB2_Pos;
pub const CAN_F2R1_FB2: u32 = CAN_F2R1_FB2_Msk;
pub const CAN_F2R1_FB3_Pos: u32 = 3;
pub const CAN_F2R1_FB3_Msk: u32 = 0x1 << CAN_F2R1_FB3_Pos;
pub const CAN_F2R1_FB3: u32 = CAN_F2R1_FB3_Msk;
pub const CAN_F2R1_FB4_Pos: u32 = 4;
pub const CAN_F2R1_FB4_Msk: u32 = 0x1 << CAN_F2R1_FB4_Pos;
pub const CAN_F2R1_FB4: u32 = CAN_F2R1_FB4_Msk;
pub const CAN_F2R1_FB5_Pos: u32 = 5;
pub const CAN_F2R1_FB5_Msk: u32 = 0x1 << CAN_F2R1_FB5_Pos;
pub const CAN_F2R1_FB5: u32 = CAN_F2R1_FB5_Msk;
pub const CAN_F2R1_FB6_Pos: u32 = 6;
pub const CAN_F2R1_FB6_Msk: u32 = 0x1 << CAN_F2R1_FB6_Pos;
pub const CAN_F2R1_FB6: u32 = CAN_F2R1_FB6_Msk;
pub const CAN_F2R1_FB7_Pos: u32 = 7;
pub const CAN_F2R1_FB7_Msk: u32 = 0x1 << CAN_F2R1_FB7_Pos;
pub const CAN_F2R1_FB7: u32 = CAN_F2R1_FB7_Msk;
pub const CAN_F2R1_FB8_Pos: u32 = 8;
pub const CAN_F2R1_FB8_Msk: u32 = 0x1 << CAN_F2R1_FB8_Pos;
pub const CAN_F2R1_FB8: u32 = CAN_F2R1_FB8_Msk;
pub const CAN_F2R1_FB9_Pos: u32 = 9;
pub const CAN_F2R1_FB9_Msk: u32 = 0x1 << CAN_F2R1_FB9_Pos;
pub const CAN_F2R1_FB9: u32 = CAN_F2R1_FB9_Msk;
pub const CAN_F2R1_FB10_Pos: u32 = 10;
pub const CAN_F2R1_FB10_Msk: u32 = 0x1 << CAN_F2R1_FB10_Pos;
pub const CAN_F2R1_FB10: u32 = CAN_F2R1_FB10_Msk;
pub const CAN_F2R1_FB11_Pos: u32 = 11;
pub const CAN_F2R1_FB11_Msk: u32 = 0x1 << CAN_F2R1_FB11_Pos;
pub const CAN_F2R1_FB11: u32 = CAN_F2R1_FB11_Msk;
pub const CAN_F2R1_FB12_Pos: u32 = 12;
pub const CAN_F2R1_FB12_Msk: u32 = 0x1 << CAN_F2R1_FB12_Pos;
pub const CAN_F2R1_FB12: u32 = CAN_F2R1_FB12_Msk;
pub const CAN_F2R1_FB13_Pos: u32 = 13;
pub const CAN_F2R1_FB13_Msk: u32 = 0x1 << CAN_F2R1_FB13_Pos;
pub const CAN_F2R1_FB13: u32 = CAN_F2R1_FB13_Msk;
pub const CAN_F2R1_FB14_Pos: u32 = 14;
pub const CAN_F2R1_FB14_Msk: u32 = 0x1 << CAN_F2R1_FB14_Pos;
pub const CAN_F2R1_FB14: u32 = CAN_F2R1_FB14_Msk;
pub const CAN_F2R1_FB15_Pos: u32 = 15;
pub const CAN_F2R1_FB15_Msk: u32 = 0x1 << CAN_F2R1_FB15_Pos;
pub const CAN_F2R1_FB15: u32 = CAN_F2R1_FB15_Msk;
pub const CAN_F2R1_FB16_Pos: u32 = 16;
pub const CAN_F2R1_FB16_Msk: u32 = 0x1 << CAN_F2R1_FB16_Pos;
pub const CAN_F2R1_FB16: u32 = CAN_F2R1_FB16_Msk;
pub const CAN_F2R1_FB17_Pos: u32 = 17;
pub const CAN_F2R1_FB17_Msk: u32 = 0x1 << CAN_F2R1_FB17_Pos;
pub const CAN_F2R1_FB17: u32 = CAN_F2R1_FB17_Msk;
pub const CAN_F2R1_FB18_Pos: u32 = 18;
pub const CAN_F2R1_FB18_Msk: u32 = 0x1 << CAN_F2R1_FB18_Pos;
pub const CAN_F2R1_FB18: u32 = CAN_F2R1_FB18_Msk;
pub const CAN_F2R1_FB19_Pos: u32 = 19;
pub const CAN_F2R1_FB19_Msk: u32 = 0x1 << CAN_F2R1_FB19_Pos;
pub const CAN_F2R1_FB19: u32 = CAN_F2R1_FB19_Msk;
pub const CAN_F2R1_FB20_Pos: u32 = 20;
pub const CAN_F2R1_FB20_Msk: u32 = 0x1 << CAN_F2R1_FB20_Pos;
pub const CAN_F2R1_FB20: u32 = CAN_F2R1_FB20_Msk;
pub const CAN_F2R1_FB21_Pos: u32 = 21;
pub const CAN_F2R1_FB21_Msk: u32 = 0x1 << CAN_F2R1_FB21_Pos;
pub const CAN_F2R1_FB21: u32 = CAN_F2R1_FB21_Msk;
pub const CAN_F2R1_FB22_Pos: u32 = 22;
pub const CAN_F2R1_FB22_Msk: u32 = 0x1 << CAN_F2R1_FB22_Pos;
pub const CAN_F2R1_FB22: u32 = CAN_F2R1_FB22_Msk;
pub const CAN_F2R1_FB23_Pos: u32 = 23;
pub const CAN_F2R1_FB23_Msk: u32 = 0x1 << CAN_F2R1_FB23_Pos;
pub const CAN_F2R1_FB23: u32 = CAN_F2R1_FB23_Msk;
pub const CAN_F2R1_FB24_Pos: u32 = 24;
pub const CAN_F2R1_FB24_Msk: u32 = 0x1 << CAN_F2R1_FB24_Pos;
pub const CAN_F2R1_FB24: u32 = CAN_F2R1_FB24_Msk;
pub const CAN_F2R1_FB25_Pos: u32 = 25;
pub const CAN_F2R1_FB25_Msk: u32 = 0x1 << CAN_F2R1_FB25_Pos;
pub const CAN_F2R1_FB25: u32 = CAN_F2R1_FB25_Msk;
pub const CAN_F2R1_FB26_Pos: u32 = 26;
pub const CAN_F2R1_FB26_Msk: u32 = 0x1 << CAN_F2R1_FB26_Pos;
pub const CAN_F2R1_FB26: u32 = CAN_F2R1_FB26_Msk;
pub const CAN_F2R1_FB27_Pos: u32 = 27;
pub const CAN_F2R1_FB27_Msk: u32 = 0x1 << CAN_F2R1_FB27_Pos;
pub const CAN_F2R1_FB27: u32 = CAN_F2R1_FB27_Msk;
pub const CAN_F2R1_FB28_Pos: u32 = 28;
pub const CAN_F2R1_FB28_Msk: u32 = 0x1 << CAN_F2R1_FB28_Pos;
pub const CAN_F2R1_FB28: u32 = CAN_F2R1_FB28_Msk;
pub const CAN_F2R1_FB29_Pos: u32 = 29;
pub const CAN_F2R1_FB29_Msk: u32 = 0x1 << CAN_F2R1_FB29_Pos;
pub const CAN_F2R1_FB29: u32 = CAN_F2R1_FB29_Msk;
pub const CAN_F2R1_FB30_Pos: u32 = 30;
pub const CAN_F2R1_FB30_Msk: u32 = 0x1 << CAN_F2R1_FB30_Pos;
pub const CAN_F2R1_FB30: u32 = CAN_F2R1_FB30_Msk;
pub const CAN_F2R1_FB31_Pos: u32 = 31;
pub const CAN_F2R1_FB31_Msk: u32 = 0x1 << CAN_F2R1_FB31_Pos;
pub const CAN_F2R1_FB31: u32 = CAN_F2R1_FB31_Msk;
pub const CAN_F3R1_FB0_Pos: u32 = 0;
pub const CAN_F3R1_FB0_Msk: u32 = 0x1 << CAN_F3R1_FB0_Pos;
pub const CAN_F3R1_FB0: u32 = CAN_F3R1_FB0_Msk;
pub const CAN_F3R1_FB1_Pos: u32 = 1;
pub const CAN_F3R1_FB1_Msk: u32 = 0x1 << CAN_F3R1_FB1_Pos;
pub const CAN_F3R1_FB1: u32 = CAN_F3R1_FB1_Msk;
pub const CAN_F3R1_FB2_Pos: u32 = 2;
pub const CAN_F3R1_FB2_Msk: u32 = 0x1 << CAN_F3R1_FB2_Pos;
pub const CAN_F3R1_FB2: u32 = CAN_F3R1_FB2_Msk;
pub const CAN_F3R1_FB3_Pos: u32 = 3;
pub const CAN_F3R1_FB3_Msk: u32 = 0x1 << CAN_F3R1_FB3_Pos;
pub const CAN_F3R1_FB3: u32 = CAN_F3R1_FB3_Msk;
pub const CAN_F3R1_FB4_Pos: u32 = 4;
pub const CAN_F3R1_FB4_Msk: u32 = 0x1 << CAN_F3R1_FB4_Pos;
pub const CAN_F3R1_FB4: u32 = CAN_F3R1_FB4_Msk;
pub const CAN_F3R1_FB5_Pos: u32 = 5;
pub const CAN_F3R1_FB5_Msk: u32 = 0x1 << CAN_F3R1_FB5_Pos;
pub const CAN_F3R1_FB5: u32 = CAN_F3R1_FB5_Msk;
pub const CAN_F3R1_FB6_Pos: u32 = 6;
pub const CAN_F3R1_FB6_Msk: u32 = 0x1 << CAN_F3R1_FB6_Pos;
pub const CAN_F3R1_FB6: u32 = CAN_F3R1_FB6_Msk;
pub const CAN_F3R1_FB7_Pos: u32 = 7;
pub const CAN_F3R1_FB7_Msk: u32 = 0x1 << CAN_F3R1_FB7_Pos;
pub const CAN_F3R1_FB7: u32 = CAN_F3R1_FB7_Msk;
pub const CAN_F3R1_FB8_Pos: u32 = 8;
pub const CAN_F3R1_FB8_Msk: u32 = 0x1 << CAN_F3R1_FB8_Pos;
pub const CAN_F3R1_FB8: u32 = CAN_F3R1_FB8_Msk;
pub const CAN_F3R1_FB9_Pos: u32 = 9;
pub const CAN_F3R1_FB9_Msk: u32 = 0x1 << CAN_F3R1_FB9_Pos;
pub const CAN_F3R1_FB9: u32 = CAN_F3R1_FB9_Msk;
pub const CAN_F3R1_FB10_Pos: u32 = 10;
pub const CAN_F3R1_FB10_Msk: u32 = 0x1 << CAN_F3R1_FB10_Pos;
pub const CAN_F3R1_FB10: u32 = CAN_F3R1_FB10_Msk;
pub const CAN_F3R1_FB11_Pos: u32 = 11;
pub const CAN_F3R1_FB11_Msk: u32 = 0x1 << CAN_F3R1_FB11_Pos;
pub const CAN_F3R1_FB11: u32 = CAN_F3R1_FB11_Msk;
pub const CAN_F3R1_FB12_Pos: u32 = 12;
pub const CAN_F3R1_FB12_Msk: u32 = 0x1 << CAN_F3R1_FB12_Pos;
pub const CAN_F3R1_FB12: u32 = CAN_F3R1_FB12_Msk;
pub const CAN_F3R1_FB13_Pos: u32 = 13;
pub const CAN_F3R1_FB13_Msk: u32 = 0x1 << CAN_F3R1_FB13_Pos;
pub const CAN_F3R1_FB13: u32 = CAN_F3R1_FB13_Msk;
pub const CAN_F3R1_FB14_Pos: u32 = 14;
pub const CAN_F3R1_FB14_Msk: u32 = 0x1 << CAN_F3R1_FB14_Pos;
pub const CAN_F3R1_FB14: u32 = CAN_F3R1_FB14_Msk;
pub const CAN_F3R1_FB15_Pos: u32 = 15;
pub const CAN_F3R1_FB15_Msk: u32 = 0x1 << CAN_F3R1_FB15_Pos;
pub const CAN_F3R1_FB15: u32 = CAN_F3R1_FB15_Msk;
pub const CAN_F3R1_FB16_Pos: u32 = 16;
pub const CAN_F3R1_FB16_Msk: u32 = 0x1 << CAN_F3R1_FB16_Pos;
pub const CAN_F3R1_FB16: u32 = CAN_F3R1_FB16_Msk;
pub const CAN_F3R1_FB17_Pos: u32 = 17;
pub const CAN_F3R1_FB17_Msk: u32 = 0x1 << CAN_F3R1_FB17_Pos;
pub const CAN_F3R1_FB17: u32 = CAN_F3R1_FB17_Msk;
pub const CAN_F3R1_FB18_Pos: u32 = 18;
pub const CAN_F3R1_FB18_Msk: u32 = 0x1 << CAN_F3R1_FB18_Pos;
pub const CAN_F3R1_FB18: u32 = CAN_F3R1_FB18_Msk;
pub const CAN_F3R1_FB19_Pos: u32 = 19;
pub const CAN_F3R1_FB19_Msk: u32 = 0x1 << CAN_F3R1_FB19_Pos;
pub const CAN_F3R1_FB19: u32 = CAN_F3R1_FB19_Msk;
pub const CAN_F3R1_FB20_Pos: u32 = 20;
pub const CAN_F3R1_FB20_Msk: u32 = 0x1 << CAN_F3R1_FB20_Pos;
pub const CAN_F3R1_FB20: u32 = CAN_F3R1_FB20_Msk;
pub const CAN_F3R1_FB21_Pos: u32 = 21;
pub const CAN_F3R1_FB21_Msk: u32 = 0x1 << CAN_F3R1_FB21_Pos;
pub const CAN_F3R1_FB21: u32 = CAN_F3R1_FB21_Msk;
pub const CAN_F3R1_FB22_Pos: u32 = 22;
pub const CAN_F3R1_FB22_Msk: u32 = 0x1 << CAN_F3R1_FB22_Pos;
pub const CAN_F3R1_FB22: u32 = CAN_F3R1_FB22_Msk;
pub const CAN_F3R1_FB23_Pos: u32 = 23;
pub const CAN_F3R1_FB23_Msk: u32 = 0x1 << CAN_F3R1_FB23_Pos;
pub const CAN_F3R1_FB23: u32 = CAN_F3R1_FB23_Msk;
pub const CAN_F3R1_FB24_Pos: u32 = 24;
pub const CAN_F3R1_FB24_Msk: u32 = 0x1 << CAN_F3R1_FB24_Pos;
pub const CAN_F3R1_FB24: u32 = CAN_F3R1_FB24_Msk;
pub const CAN_F3R1_FB25_Pos: u32 = 25;
pub const CAN_F3R1_FB25_Msk: u32 = 0x1 << CAN_F3R1_FB25_Pos;
pub const CAN_F3R1_FB25: u32 = CAN_F3R1_FB25_Msk;
pub const CAN_F3R1_FB26_Pos: u32 = 26;
pub const CAN_F3R1_FB26_Msk: u32 = 0x1 << CAN_F3R1_FB26_Pos;
pub const CAN_F3R1_FB26: u32 = CAN_F3R1_FB26_Msk;
pub const CAN_F3R1_FB27_Pos: u32 = 27;
pub const CAN_F3R1_FB27_Msk: u32 = 0x1 << CAN_F3R1_FB27_Pos;
pub const CAN_F3R1_FB27: u32 = CAN_F3R1_FB27_Msk;
pub const CAN_F3R1_FB28_Pos: u32 = 28;
pub const CAN_F3R1_FB28_Msk: u32 = 0x1 << CAN_F3R1_FB28_Pos;
pub const CAN_F3R1_FB28: u32 = CAN_F3R1_FB28_Msk;
pub const CAN_F3R1_FB29_Pos: u32 = 29;
pub const CAN_F3R1_FB29_Msk: u32 = 0x1 << CAN_F3R1_FB29_Pos;
pub const CAN_F3R1_FB29: u32 = CAN_F3R1_FB29_Msk;
pub const CAN_F3R1_FB30_Pos: u32 = 30;
pub const CAN_F3R1_FB30_Msk: u32 = 0x1 << CAN_F3R1_FB30_Pos;
pub const CAN_F3R1_FB30: u32 = CAN_F3R1_FB30_Msk;
pub const CAN_F3R1_FB31_Pos: u32 = 31;
pub const CAN_F3R1_FB31_Msk: u32 = 0x1 << CAN_F3R1_FB31_Pos;
pub const CAN_F3R1_FB31: u32 = CAN_F3R1_FB31_Msk;
pub const CAN_F4R1_FB0_Pos: u32 = 0;
pub const CAN_F4R1_FB0_Msk: u32 = 0x1 << CAN_F4R1_FB0_Pos;
pub const CAN_F4R1_FB0: u32 = CAN_F4R1_FB0_Msk;
pub const CAN_F4R1_FB1_Pos: u32 = 1;
pub const CAN_F4R1_FB1_Msk: u32 = 0x1 << CAN_F4R1_FB1_Pos;
pub const CAN_F4R1_FB1: u32 = CAN_F4R1_FB1_Msk;
pub const CAN_F4R1_FB2_Pos: u32 = 2;
pub const CAN_F4R1_FB2_Msk: u32 = 0x1 << CAN_F4R1_FB2_Pos;
pub const CAN_F4R1_FB2: u32 = CAN_F4R1_FB2_Msk;
pub const CAN_F4R1_FB3_Pos: u32 = 3;
pub const CAN_F4R1_FB3_Msk: u32 = 0x1 << CAN_F4R1_FB3_Pos;
pub const CAN_F4R1_FB3: u32 = CAN_F4R1_FB3_Msk;
pub const CAN_F4R1_FB4_Pos: u32 = 4;
pub const CAN_F4R1_FB4_Msk: u32 = 0x1 << CAN_F4R1_FB4_Pos;
pub const CAN_F4R1_FB4: u32 = CAN_F4R1_FB4_Msk;
pub const CAN_F4R1_FB5_Pos: u32 = 5;
pub const CAN_F4R1_FB5_Msk: u32 = 0x1 << CAN_F4R1_FB5_Pos;
pub const CAN_F4R1_FB5: u32 = CAN_F4R1_FB5_Msk;
pub const CAN_F4R1_FB6_Pos: u32 = 6;
pub const CAN_F4R1_FB6_Msk: u32 = 0x1 << CAN_F4R1_FB6_Pos;
pub const CAN_F4R1_FB6: u32 = CAN_F4R1_FB6_Msk;
pub const CAN_F4R1_FB7_Pos: u32 = 7;
pub const CAN_F4R1_FB7_Msk: u32 = 0x1 << CAN_F4R1_FB7_Pos;
pub const CAN_F4R1_FB7: u32 = CAN_F4R1_FB7_Msk;
pub const CAN_F4R1_FB8_Pos: u32 = 8;
pub const CAN_F4R1_FB8_Msk: u32 = 0x1 << CAN_F4R1_FB8_Pos;
pub const CAN_F4R1_FB8: u32 = CAN_F4R1_FB8_Msk;
pub const CAN_F4R1_FB9_Pos: u32 = 9;
pub const CAN_F4R1_FB9_Msk: u32 = 0x1 << CAN_F4R1_FB9_Pos;
pub const CAN_F4R1_FB9: u32 = CAN_F4R1_FB9_Msk;
pub const CAN_F4R1_FB10_Pos: u32 = 10;
pub const CAN_F4R1_FB10_Msk: u32 = 0x1 << CAN_F4R1_FB10_Pos;
pub const CAN_F4R1_FB10: u32 = CAN_F4R1_FB10_Msk;
pub const CAN_F4R1_FB11_Pos: u32 = 11;
pub const CAN_F4R1_FB11_Msk: u32 = 0x1 << CAN_F4R1_FB11_Pos;
pub const CAN_F4R1_FB11: u32 = CAN_F4R1_FB11_Msk;
pub const CAN_F4R1_FB12_Pos: u32 = 12;
pub const CAN_F4R1_FB12_Msk: u32 = 0x1 << CAN_F4R1_FB12_Pos;
pub const CAN_F4R1_FB12: u32 = CAN_F4R1_FB12_Msk;
pub const CAN_F4R1_FB13_Pos: u32 = 13;
pub const CAN_F4R1_FB13_Msk: u32 = 0x1 << CAN_F4R1_FB13_Pos;
pub const CAN_F4R1_FB13: u32 = CAN_F4R1_FB13_Msk;
pub const CAN_F4R1_FB14_Pos: u32 = 14;
pub const CAN_F4R1_FB14_Msk: u32 = 0x1 << CAN_F4R1_FB14_Pos;
pub const CAN_F4R1_FB14: u32 = CAN_F4R1_FB14_Msk;
pub const CAN_F4R1_FB15_Pos: u32 = 15;
pub const CAN_F4R1_FB15_Msk: u32 = 0x1 << CAN_F4R1_FB15_Pos;
pub const CAN_F4R1_FB15: u32 = CAN_F4R1_FB15_Msk;
pub const CAN_F4R1_FB16_Pos: u32 = 16;
pub const CAN_F4R1_FB16_Msk: u32 = 0x1 << CAN_F4R1_FB16_Pos;
pub const CAN_F4R1_FB16: u32 = CAN_F4R1_FB16_Msk;
pub const CAN_F4R1_FB17_Pos: u32 = 17;
pub const CAN_F4R1_FB17_Msk: u32 = 0x1 << CAN_F4R1_FB17_Pos;
pub const CAN_F4R1_FB17: u32 = CAN_F4R1_FB17_Msk;
pub const CAN_F4R1_FB18_Pos: u32 = 18;
pub const CAN_F4R1_FB18_Msk: u32 = 0x1 << CAN_F4R1_FB18_Pos;
pub const CAN_F4R1_FB18: u32 = CAN_F4R1_FB18_Msk;
pub const CAN_F4R1_FB19_Pos: u32 = 19;
pub const CAN_F4R1_FB19_Msk: u32 = 0x1 << CAN_F4R1_FB19_Pos;
pub const CAN_F4R1_FB19: u32 = CAN_F4R1_FB19_Msk;
pub const CAN_F4R1_FB20_Pos: u32 = 20;
pub const CAN_F4R1_FB20_Msk: u32 = 0x1 << CAN_F4R1_FB20_Pos;
pub const CAN_F4R1_FB20: u32 = CAN_F4R1_FB20_Msk;
pub const CAN_F4R1_FB21_Pos: u32 = 21;
pub const CAN_F4R1_FB21_Msk: u32 = 0x1 << CAN_F4R1_FB21_Pos;
pub const CAN_F4R1_FB21: u32 = CAN_F4R1_FB21_Msk;
pub const CAN_F4R1_FB22_Pos: u32 = 22;
pub const CAN_F4R1_FB22_Msk: u32 = 0x1 << CAN_F4R1_FB22_Pos;
pub const CAN_F4R1_FB22: u32 = CAN_F4R1_FB22_Msk;
pub const CAN_F4R1_FB23_Pos: u32 = 23;
pub const CAN_F4R1_FB23_Msk: u32 = 0x1 << CAN_F4R1_FB23_Pos;
pub const CAN_F4R1_FB23: u32 = CAN_F4R1_FB23_Msk;
pub const CAN_F4R1_FB24_Pos: u32 = 24;
pub const CAN_F4R1_FB24_Msk: u32 = 0x1 << CAN_F4R1_FB24_Pos;
pub const CAN_F4R1_FB24: u32 = CAN_F4R1_FB24_Msk;
pub const CAN_F4R1_FB25_Pos: u32 = 25;
pub const CAN_F4R1_FB25_Msk: u32 = 0x1 << CAN_F4R1_FB25_Pos;
pub const CAN_F4R1_FB25: u32 = CAN_F4R1_FB25_Msk;
pub const CAN_F4R1_FB26_Pos: u32 = 26;
pub const CAN_F4R1_FB26_Msk: u32 = 0x1 << CAN_F4R1_FB26_Pos;
pub const CAN_F4R1_FB26: u32 = CAN_F4R1_FB26_Msk;
pub const CAN_F4R1_FB27_Pos: u32 = 27;
pub const CAN_F4R1_FB27_Msk: u32 = 0x1 << CAN_F4R1_FB27_Pos;
pub const CAN_F4R1_FB27: u32 = CAN_F4R1_FB27_Msk;
pub const CAN_F4R1_FB28_Pos: u32 = 28;
pub const CAN_F4R1_FB28_Msk: u32 = 0x1 << CAN_F4R1_FB28_Pos;
pub const CAN_F4R1_FB28: u32 = CAN_F4R1_FB28_Msk;
pub const CAN_F4R1_FB29_Pos: u32 = 29;
pub const CAN_F4R1_FB29_Msk: u32 = 0x1 << CAN_F4R1_FB29_Pos;
pub const CAN_F4R1_FB29: u32 = CAN_F4R1_FB29_Msk;
pub const CAN_F4R1_FB30_Pos: u32 = 30;
pub const CAN_F4R1_FB30_Msk: u32 = 0x1 << CAN_F4R1_FB30_Pos;
pub const CAN_F4R1_FB30: u32 = CAN_F4R1_FB30_Msk;
pub const CAN_F4R1_FB31_Pos: u32 = 31;
pub const CAN_F4R1_FB31_Msk: u32 = 0x1 << CAN_F4R1_FB31_Pos;
pub const CAN_F4R1_FB31: u32 = CAN_F4R1_FB31_Msk;
pub const CAN_F5R1_FB0_Pos: u32 = 0;
pub const CAN_F5R1_FB0_Msk: u32 = 0x1 << CAN_F5R1_FB0_Pos;
pub const CAN_F5R1_FB0: u32 = CAN_F5R1_FB0_Msk;
pub const CAN_F5R1_FB1_Pos: u32 = 1;
pub const CAN_F5R1_FB1_Msk: u32 = 0x1 << CAN_F5R1_FB1_Pos;
pub const CAN_F5R1_FB1: u32 = CAN_F5R1_FB1_Msk;
pub const CAN_F5R1_FB2_Pos: u32 = 2;
pub const CAN_F5R1_FB2_Msk: u32 = 0x1 << CAN_F5R1_FB2_Pos;
pub const CAN_F5R1_FB2: u32 = CAN_F5R1_FB2_Msk;
pub const CAN_F5R1_FB3_Pos: u32 = 3;
pub const CAN_F5R1_FB3_Msk: u32 = 0x1 << CAN_F5R1_FB3_Pos;
pub const CAN_F5R1_FB3: u32 = CAN_F5R1_FB3_Msk;
pub const CAN_F5R1_FB4_Pos: u32 = 4;
pub const CAN_F5R1_FB4_Msk: u32 = 0x1 << CAN_F5R1_FB4_Pos;
pub const CAN_F5R1_FB4: u32 = CAN_F5R1_FB4_Msk;
pub const CAN_F5R1_FB5_Pos: u32 = 5;
pub const CAN_F5R1_FB5_Msk: u32 = 0x1 << CAN_F5R1_FB5_Pos;
pub const CAN_F5R1_FB5: u32 = CAN_F5R1_FB5_Msk;
pub const CAN_F5R1_FB6_Pos: u32 = 6;
pub const CAN_F5R1_FB6_Msk: u32 = 0x1 << CAN_F5R1_FB6_Pos;
pub const CAN_F5R1_FB6: u32 = CAN_F5R1_FB6_Msk;
pub const CAN_F5R1_FB7_Pos: u32 = 7;
pub const CAN_F5R1_FB7_Msk: u32 = 0x1 << CAN_F5R1_FB7_Pos;
pub const CAN_F5R1_FB7: u32 = CAN_F5R1_FB7_Msk;
pub const CAN_F5R1_FB8_Pos: u32 = 8;
pub const CAN_F5R1_FB8_Msk: u32 = 0x1 << CAN_F5R1_FB8_Pos;
pub const CAN_F5R1_FB8: u32 = CAN_F5R1_FB8_Msk;
pub const CAN_F5R1_FB9_Pos: u32 = 9;
pub const CAN_F5R1_FB9_Msk: u32 = 0x1 << CAN_F5R1_FB9_Pos;
pub const CAN_F5R1_FB9: u32 = CAN_F5R1_FB9_Msk;
pub const CAN_F5R1_FB10_Pos: u32 = 10;
pub const CAN_F5R1_FB10_Msk: u32 = 0x1 << CAN_F5R1_FB10_Pos;
pub const CAN_F5R1_FB10: u32 = CAN_F5R1_FB10_Msk;
pub const CAN_F5R1_FB11_Pos: u32 = 11;
pub const CAN_F5R1_FB11_Msk: u32 = 0x1 << CAN_F5R1_FB11_Pos;
pub const CAN_F5R1_FB11: u32 = CAN_F5R1_FB11_Msk;
pub const CAN_F5R1_FB12_Pos: u32 = 12;
pub const CAN_F5R1_FB12_Msk: u32 = 0x1 << CAN_F5R1_FB12_Pos;
pub const CAN_F5R1_FB12: u32 = CAN_F5R1_FB12_Msk;
pub const CAN_F5R1_FB13_Pos: u32 = 13;
pub const CAN_F5R1_FB13_Msk: u32 = 0x1 << CAN_F5R1_FB13_Pos;
pub const CAN_F5R1_FB13: u32 = CAN_F5R1_FB13_Msk;
pub const CAN_F5R1_FB14_Pos: u32 = 14;
pub const CAN_F5R1_FB14_Msk: u32 = 0x1 << CAN_F5R1_FB14_Pos;
pub const CAN_F5R1_FB14: u32 = CAN_F5R1_FB14_Msk;
pub const CAN_F5R1_FB15_Pos: u32 = 15;
pub const CAN_F5R1_FB15_Msk: u32 = 0x1 << CAN_F5R1_FB15_Pos;
pub const CAN_F5R1_FB15: u32 = CAN_F5R1_FB15_Msk;
pub const CAN_F5R1_FB16_Pos: u32 = 16;
pub const CAN_F5R1_FB16_Msk: u32 = 0x1 << CAN_F5R1_FB16_Pos;
pub const CAN_F5R1_FB16: u32 = CAN_F5R1_FB16_Msk;
pub const CAN_F5R1_FB17_Pos: u32 = 17;
pub const CAN_F5R1_FB17_Msk: u32 = 0x1 << CAN_F5R1_FB17_Pos;
pub const CAN_F5R1_FB17: u32 = CAN_F5R1_FB17_Msk;
pub const CAN_F5R1_FB18_Pos: u32 = 18;
pub const CAN_F5R1_FB18_Msk: u32 = 0x1 << CAN_F5R1_FB18_Pos;
pub const CAN_F5R1_FB18: u32 = CAN_F5R1_FB18_Msk;
pub const CAN_F5R1_FB19_Pos: u32 = 19;
pub const CAN_F5R1_FB19_Msk: u32 = 0x1 << CAN_F5R1_FB19_Pos;
pub const CAN_F5R1_FB19: u32 = CAN_F5R1_FB19_Msk;
pub const CAN_F5R1_FB20_Pos: u32 = 20;
pub const CAN_F5R1_FB20_Msk: u32 = 0x1 << CAN_F5R1_FB20_Pos;
pub const CAN_F5R1_FB20: u32 = CAN_F5R1_FB20_Msk;
pub const CAN_F5R1_FB21_Pos: u32 = 21;
pub const CAN_F5R1_FB21_Msk: u32 = 0x1 << CAN_F5R1_FB21_Pos;
pub const CAN_F5R1_FB21: u32 = CAN_F5R1_FB21_Msk;
pub const CAN_F5R1_FB22_Pos: u32 = 22;
pub const CAN_F5R1_FB22_Msk: u32 = 0x1 << CAN_F5R1_FB22_Pos;
pub const CAN_F5R1_FB22: u32 = CAN_F5R1_FB22_Msk;
pub const CAN_F5R1_FB23_Pos: u32 = 23;
pub const CAN_F5R1_FB23_Msk: u32 = 0x1 << CAN_F5R1_FB23_Pos;
pub const CAN_F5R1_FB23: u32 = CAN_F5R1_FB23_Msk;
pub const CAN_F5R1_FB24_Pos: u32 = 24;
pub const CAN_F5R1_FB24_Msk: u32 = 0x1 << CAN_F5R1_FB24_Pos;
pub const CAN_F5R1_FB24: u32 = CAN_F5R1_FB24_Msk;
pub const CAN_F5R1_FB25_Pos: u32 = 25;
pub const CAN_F5R1_FB25_Msk: u32 = 0x1 << CAN_F5R1_FB25_Pos;
pub const CAN_F5R1_FB25: u32 = CAN_F5R1_FB25_Msk;
pub const CAN_F5R1_FB26_Pos: u32 = 26;
pub const CAN_F5R1_FB26_Msk: u32 = 0x1 << CAN_F5R1_FB26_Pos;
pub const CAN_F5R1_FB26: u32 = CAN_F5R1_FB26_Msk;
pub const CAN_F5R1_FB27_Pos: u32 = 27;
pub const CAN_F5R1_FB27_Msk: u32 = 0x1 << CAN_F5R1_FB27_Pos;
pub const CAN_F5R1_FB27: u32 = CAN_F5R1_FB27_Msk;
pub const CAN_F5R1_FB28_Pos: u32 = 28;
pub const CAN_F5R1_FB28_Msk: u32 = 0x1 << CAN_F5R1_FB28_Pos;
pub const CAN_F5R1_FB28: u32 = CAN_F5R1_FB28_Msk;
pub const CAN_F5R1_FB29_Pos: u32 = 29;
pub const CAN_F5R1_FB29_Msk: u32 = 0x1 << CAN_F5R1_FB29_Pos;
pub const CAN_F5R1_FB29: u32 = CAN_F5R1_FB29_Msk;
pub const CAN_F5R1_FB30_Pos: u32 = 30;
pub const CAN_F5R1_FB30_Msk: u32 = 0x1 << CAN_F5R1_FB30_Pos;
pub const CAN_F5R1_FB30: u32 = CAN_F5R1_FB30_Msk;
pub const CAN_F5R1_FB31_Pos: u32 = 31;
pub const CAN_F5R1_FB31_Msk: u32 = 0x1 << CAN_F5R1_FB31_Pos;
pub const CAN_F5R1_FB31: u32 = CAN_F5R1_FB31_Msk;
pub const CAN_F6R1_FB0_Pos: u32 = 0;
pub const CAN_F6R1_FB0_Msk: u32 = 0x1 << CAN_F6R1_FB0_Pos;
pub const CAN_F6R1_FB0: u32 = CAN_F6R1_FB0_Msk;
pub const CAN_F6R1_FB1_Pos: u32 = 1;
pub const CAN_F6R1_FB1_Msk: u32 = 0x1 << CAN_F6R1_FB1_Pos;
pub const CAN_F6R1_FB1: u32 = CAN_F6R1_FB1_Msk;
pub const CAN_F6R1_FB2_Pos: u32 = 2;
pub const CAN_F6R1_FB2_Msk: u32 = 0x1 << CAN_F6R1_FB2_Pos;
pub const CAN_F6R1_FB2: u32 = CAN_F6R1_FB2_Msk;
pub const CAN_F6R1_FB3_Pos: u32 = 3;
pub const CAN_F6R1_FB3_Msk: u32 = 0x1 << CAN_F6R1_FB3_Pos;
pub const CAN_F6R1_FB3: u32 = CAN_F6R1_FB3_Msk;
pub const CAN_F6R1_FB4_Pos: u32 = 4;
pub const CAN_F6R1_FB4_Msk: u32 = 0x1 << CAN_F6R1_FB4_Pos;
pub const CAN_F6R1_FB4: u32 = CAN_F6R1_FB4_Msk;
pub const CAN_F6R1_FB5_Pos: u32 = 5;
pub const CAN_F6R1_FB5_Msk: u32 = 0x1 << CAN_F6R1_FB5_Pos;
pub const CAN_F6R1_FB5: u32 = CAN_F6R1_FB5_Msk;
pub const CAN_F6R1_FB6_Pos: u32 = 6;
pub const CAN_F6R1_FB6_Msk: u32 = 0x1 << CAN_F6R1_FB6_Pos;
pub const CAN_F6R1_FB6: u32 = CAN_F6R1_FB6_Msk;
pub const CAN_F6R1_FB7_Pos: u32 = 7;
pub const CAN_F6R1_FB7_Msk: u32 = 0x1 << CAN_F6R1_FB7_Pos;
pub const CAN_F6R1_FB7: u32 = CAN_F6R1_FB7_Msk;
pub const CAN_F6R1_FB8_Pos: u32 = 8;
pub const CAN_F6R1_FB8_Msk: u32 = 0x1 << CAN_F6R1_FB8_Pos;
pub const CAN_F6R1_FB8: u32 = CAN_F6R1_FB8_Msk;
pub const CAN_F6R1_FB9_Pos: u32 = 9;
pub const CAN_F6R1_FB9_Msk: u32 = 0x1 << CAN_F6R1_FB9_Pos;
pub const CAN_F6R1_FB9: u32 = CAN_F6R1_FB9_Msk;
pub const CAN_F6R1_FB10_Pos: u32 = 10;
pub const CAN_F6R1_FB10_Msk: u32 = 0x1 << CAN_F6R1_FB10_Pos;
pub const CAN_F6R1_FB10: u32 = CAN_F6R1_FB10_Msk;
pub const CAN_F6R1_FB11_Pos: u32 = 11;
pub const CAN_F6R1_FB11_Msk: u32 = 0x1 << CAN_F6R1_FB11_Pos;
pub const CAN_F6R1_FB11: u32 = CAN_F6R1_FB11_Msk;
pub const CAN_F6R1_FB12_Pos: u32 = 12;
pub const CAN_F6R1_FB12_Msk: u32 = 0x1 << CAN_F6R1_FB12_Pos;
pub const CAN_F6R1_FB12: u32 = CAN_F6R1_FB12_Msk;
pub const CAN_F6R1_FB13_Pos: u32 = 13;
pub const CAN_F6R1_FB13_Msk: u32 = 0x1 << CAN_F6R1_FB13_Pos;
pub const CAN_F6R1_FB13: u32 = CAN_F6R1_FB13_Msk;
pub const CAN_F6R1_FB14_Pos: u32 = 14;
pub const CAN_F6R1_FB14_Msk: u32 = 0x1 << CAN_F6R1_FB14_Pos;
pub const CAN_F6R1_FB14: u32 = CAN_F6R1_FB14_Msk;
pub const CAN_F6R1_FB15_Pos: u32 = 15;
pub const CAN_F6R1_FB15_Msk: u32 = 0x1 << CAN_F6R1_FB15_Pos;
pub const CAN_F6R1_FB15: u32 = CAN_F6R1_FB15_Msk;
pub const CAN_F6R1_FB16_Pos: u32 = 16;
pub const CAN_F6R1_FB16_Msk: u32 = 0x1 << CAN_F6R1_FB16_Pos;
pub const CAN_F6R1_FB16: u32 = CAN_F6R1_FB16_Msk;
pub const CAN_F6R1_FB17_Pos: u32 = 17;
pub const CAN_F6R1_FB17_Msk: u32 = 0x1 << CAN_F6R1_FB17_Pos;
pub const CAN_F6R1_FB17: u32 = CAN_F6R1_FB17_Msk;
pub const CAN_F6R1_FB18_Pos: u32 = 18;
pub const CAN_F6R1_FB18_Msk: u32 = 0x1 << CAN_F6R1_FB18_Pos;
pub const CAN_F6R1_FB18: u32 = CAN_F6R1_FB18_Msk;
pub const CAN_F6R1_FB19_Pos: u32 = 19;
pub const CAN_F6R1_FB19_Msk: u32 = 0x1 << CAN_F6R1_FB19_Pos;
pub const CAN_F6R1_FB19: u32 = CAN_F6R1_FB19_Msk;
pub const CAN_F6R1_FB20_Pos: u32 = 20;
pub const CAN_F6R1_FB20_Msk: u32 = 0x1 << CAN_F6R1_FB20_Pos;
pub const CAN_F6R1_FB20: u32 = CAN_F6R1_FB20_Msk;
pub const CAN_F6R1_FB21_Pos: u32 = 21;
pub const CAN_F6R1_FB21_Msk: u32 = 0x1 << CAN_F6R1_FB21_Pos;
pub const CAN_F6R1_FB21: u32 = CAN_F6R1_FB21_Msk;
pub const CAN_F6R1_FB22_Pos: u32 = 22;
pub const CAN_F6R1_FB22_Msk: u32 = 0x1 << CAN_F6R1_FB22_Pos;
pub const CAN_F6R1_FB22: u32 = CAN_F6R1_FB22_Msk;
pub const CAN_F6R1_FB23_Pos: u32 = 23;
pub const CAN_F6R1_FB23_Msk: u32 = 0x1 << CAN_F6R1_FB23_Pos;
pub const CAN_F6R1_FB23: u32 = CAN_F6R1_FB23_Msk;
pub const CAN_F6R1_FB24_Pos: u32 = 24;
pub const CAN_F6R1_FB24_Msk: u32 = 0x1 << CAN_F6R1_FB24_Pos;
pub const CAN_F6R1_FB24: u32 = CAN_F6R1_FB24_Msk;
pub const CAN_F6R1_FB25_Pos: u32 = 25;
pub const CAN_F6R1_FB25_Msk: u32 = 0x1 << CAN_F6R1_FB25_Pos;
pub const CAN_F6R1_FB25: u32 = CAN_F6R1_FB25_Msk;
pub const CAN_F6R1_FB26_Pos: u32 = 26;
pub const CAN_F6R1_FB26_Msk: u32 = 0x1 << CAN_F6R1_FB26_Pos;
pub const CAN_F6R1_FB26: u32 = CAN_F6R1_FB26_Msk;
pub const CAN_F6R1_FB27_Pos: u32 = 27;
pub const CAN_F6R1_FB27_Msk: u32 = 0x1 << CAN_F6R1_FB27_Pos;
pub const CAN_F6R1_FB27: u32 = CAN_F6R1_FB27_Msk;
pub const CAN_F6R1_FB28_Pos: u32 = 28;
pub const CAN_F6R1_FB28_Msk: u32 = 0x1 << CAN_F6R1_FB28_Pos;
pub const CAN_F6R1_FB28: u32 = CAN_F6R1_FB28_Msk;
pub const CAN_F6R1_FB29_Pos: u32 = 29;
pub const CAN_F6R1_FB29_Msk: u32 = 0x1 << CAN_F6R1_FB29_Pos;
pub const CAN_F6R1_FB29: u32 = CAN_F6R1_FB29_Msk;
pub const CAN_F6R1_FB30_Pos: u32 = 30;
pub const CAN_F6R1_FB30_Msk: u32 = 0x1 << CAN_F6R1_FB30_Pos;
pub const CAN_F6R1_FB30: u32 = CAN_F6R1_FB30_Msk;
pub const CAN_F6R1_FB31_Pos: u32 = 31;
pub const CAN_F6R1_FB31_Msk: u32 = 0x1 << CAN_F6R1_FB31_Pos;
pub const CAN_F6R1_FB31: u32 = CAN_F6R1_FB31_Msk;
pub const CAN_F7R1_FB0_Pos: u32 = 0;
pub const CAN_F7R1_FB0_Msk: u32 = 0x1 << CAN_F7R1_FB0_Pos;
pub const CAN_F7R1_FB0: u32 = CAN_F7R1_FB0_Msk;
pub const CAN_F7R1_FB1_Pos: u32 = 1;
pub const CAN_F7R1_FB1_Msk: u32 = 0x1 << CAN_F7R1_FB1_Pos;
pub const CAN_F7R1_FB1: u32 = CAN_F7R1_FB1_Msk;
pub const CAN_F7R1_FB2_Pos: u32 = 2;
pub const CAN_F7R1_FB2_Msk: u32 = 0x1 << CAN_F7R1_FB2_Pos;
pub const CAN_F7R1_FB2: u32 = CAN_F7R1_FB2_Msk;
pub const CAN_F7R1_FB3_Pos: u32 = 3;
pub const CAN_F7R1_FB3_Msk: u32 = 0x1 << CAN_F7R1_FB3_Pos;
pub const CAN_F7R1_FB3: u32 = CAN_F7R1_FB3_Msk;
pub const CAN_F7R1_FB4_Pos: u32 = 4;
pub const CAN_F7R1_FB4_Msk: u32 = 0x1 << CAN_F7R1_FB4_Pos;
pub const CAN_F7R1_FB4: u32 = CAN_F7R1_FB4_Msk;
pub const CAN_F7R1_FB5_Pos: u32 = 5;
pub const CAN_F7R1_FB5_Msk: u32 = 0x1 << CAN_F7R1_FB5_Pos;
pub const CAN_F7R1_FB5: u32 = CAN_F7R1_FB5_Msk;
pub const CAN_F7R1_FB6_Pos: u32 = 6;
pub const CAN_F7R1_FB6_Msk: u32 = 0x1 << CAN_F7R1_FB6_Pos;
pub const CAN_F7R1_FB6: u32 = CAN_F7R1_FB6_Msk;
pub const CAN_F7R1_FB7_Pos: u32 = 7;
pub const CAN_F7R1_FB7_Msk: u32 = 0x1 << CAN_F7R1_FB7_Pos;
pub const CAN_F7R1_FB7: u32 = CAN_F7R1_FB7_Msk;
pub const CAN_F7R1_FB8_Pos: u32 = 8;
pub const CAN_F7R1_FB8_Msk: u32 = 0x1 << CAN_F7R1_FB8_Pos;
pub const CAN_F7R1_FB8: u32 = CAN_F7R1_FB8_Msk;
pub const CAN_F7R1_FB9_Pos: u32 = 9;
pub const CAN_F7R1_FB9_Msk: u32 = 0x1 << CAN_F7R1_FB9_Pos;
pub const CAN_F7R1_FB9: u32 = CAN_F7R1_FB9_Msk;
pub const CAN_F7R1_FB10_Pos: u32 = 10;
pub const CAN_F7R1_FB10_Msk: u32 = 0x1 << CAN_F7R1_FB10_Pos;
pub const CAN_F7R1_FB10: u32 = CAN_F7R1_FB10_Msk;
pub const CAN_F7R1_FB11_Pos: u32 = 11;
pub const CAN_F7R1_FB11_Msk: u32 = 0x1 << CAN_F7R1_FB11_Pos;
pub const CAN_F7R1_FB11: u32 = CAN_F7R1_FB11_Msk;
pub const CAN_F7R1_FB12_Pos: u32 = 12;
pub const CAN_F7R1_FB12_Msk: u32 = 0x1 << CAN_F7R1_FB12_Pos;
pub const CAN_F7R1_FB12: u32 = CAN_F7R1_FB12_Msk;
pub const CAN_F7R1_FB13_Pos: u32 = 13;
pub const CAN_F7R1_FB13_Msk: u32 = 0x1 << CAN_F7R1_FB13_Pos;
pub const CAN_F7R1_FB13: u32 = CAN_F7R1_FB13_Msk;
pub const CAN_F7R1_FB14_Pos: u32 = 14;
pub const CAN_F7R1_FB14_Msk: u32 = 0x1 << CAN_F7R1_FB14_Pos;
pub const CAN_F7R1_FB14: u32 = CAN_F7R1_FB14_Msk;
pub const CAN_F7R1_FB15_Pos: u32 = 15;
pub const CAN_F7R1_FB15_Msk: u32 = 0x1 << CAN_F7R1_FB15_Pos;
pub const CAN_F7R1_FB15: u32 = CAN_F7R1_FB15_Msk;
pub const CAN_F7R1_FB16_Pos: u32 = 16;
pub const CAN_F7R1_FB16_Msk: u32 = 0x1 << CAN_F7R1_FB16_Pos;
pub const CAN_F7R1_FB16: u32 = CAN_F7R1_FB16_Msk;
pub const CAN_F7R1_FB17_Pos: u32 = 17;
pub const CAN_F7R1_FB17_Msk: u32 = 0x1 << CAN_F7R1_FB17_Pos;
pub const CAN_F7R1_FB17: u32 = CAN_F7R1_FB17_Msk;
pub const CAN_F7R1_FB18_Pos: u32 = 18;
pub const CAN_F7R1_FB18_Msk: u32 = 0x1 << CAN_F7R1_FB18_Pos;
pub const CAN_F7R1_FB18: u32 = CAN_F7R1_FB18_Msk;
pub const CAN_F7R1_FB19_Pos: u32 = 19;
pub const CAN_F7R1_FB19_Msk: u32 = 0x1 << CAN_F7R1_FB19_Pos;
pub const CAN_F7R1_FB19: u32 = CAN_F7R1_FB19_Msk;
pub const CAN_F7R1_FB20_Pos: u32 = 20;
pub const CAN_F7R1_FB20_Msk: u32 = 0x1 << CAN_F7R1_FB20_Pos;
pub const CAN_F7R1_FB20: u32 = CAN_F7R1_FB20_Msk;
pub const CAN_F7R1_FB21_Pos: u32 = 21;
pub const CAN_F7R1_FB21_Msk: u32 = 0x1 << CAN_F7R1_FB21_Pos;
pub const CAN_F7R1_FB21: u32 = CAN_F7R1_FB21_Msk;
pub const CAN_F7R1_FB22_Pos: u32 = 22;
pub const CAN_F7R1_FB22_Msk: u32 = 0x1 << CAN_F7R1_FB22_Pos;
pub const CAN_F7R1_FB22: u32 = CAN_F7R1_FB22_Msk;
pub const CAN_F7R1_FB23_Pos: u32 = 23;
pub const CAN_F7R1_FB23_Msk: u32 = 0x1 << CAN_F7R1_FB23_Pos;
pub const CAN_F7R1_FB23: u32 = CAN_F7R1_FB23_Msk;
pub const CAN_F7R1_FB24_Pos: u32 = 24;
pub const CAN_F7R1_FB24_Msk: u32 = 0x1 << CAN_F7R1_FB24_Pos;
pub const CAN_F7R1_FB24: u32 = CAN_F7R1_FB24_Msk;
pub const CAN_F7R1_FB25_Pos: u32 = 25;
pub const CAN_F7R1_FB25_Msk: u32 = 0x1 << CAN_F7R1_FB25_Pos;
pub const CAN_F7R1_FB25: u32 = CAN_F7R1_FB25_Msk;
pub const CAN_F7R1_FB26_Pos: u32 = 26;
pub const CAN_F7R1_FB26_Msk: u32 = 0x1 << CAN_F7R1_FB26_Pos;
pub const CAN_F7R1_FB26: u32 = CAN_F7R1_FB26_Msk;
pub const CAN_F7R1_FB27_Pos: u32 = 27;
pub const CAN_F7R1_FB27_Msk: u32 = 0x1 << CAN_F7R1_FB27_Pos;
pub const CAN_F7R1_FB27: u32 = CAN_F7R1_FB27_Msk;
pub const CAN_F7R1_FB28_Pos: u32 = 28;
pub const CAN_F7R1_FB28_Msk: u32 = 0x1 << CAN_F7R1_FB28_Pos;
pub const CAN_F7R1_FB28: u32 = CAN_F7R1_FB28_Msk;
pub const CAN_F7R1_FB29_Pos: u32 = 29;
pub const CAN_F7R1_FB29_Msk: u32 = 0x1 << CAN_F7R1_FB29_Pos;
pub const CAN_F7R1_FB29: u32 = CAN_F7R1_FB29_Msk;
pub const CAN_F7R1_FB30_Pos: u32 = 30;
pub const CAN_F7R1_FB30_Msk: u32 = 0x1 << CAN_F7R1_FB30_Pos;
pub const CAN_F7R1_FB30: u32 = CAN_F7R1_FB30_Msk;
pub const CAN_F7R1_FB31_Pos: u32 = 31;
pub const CAN_F7R1_FB31_Msk: u32 = 0x1 << CAN_F7R1_FB31_Pos;
pub const CAN_F7R1_FB31: u32 = CAN_F7R1_FB31_Msk;
pub const CAN_F8R1_FB0_Pos: u32 = 0;
pub const CAN_F8R1_FB0_Msk: u32 = 0x1 << CAN_F8R1_FB0_Pos;
pub const CAN_F8R1_FB0: u32 = CAN_F8R1_FB0_Msk;
pub const CAN_F8R1_FB1_Pos: u32 = 1;
pub const CAN_F8R1_FB1_Msk: u32 = 0x1 << CAN_F8R1_FB1_Pos;
pub const CAN_F8R1_FB1: u32 = CAN_F8R1_FB1_Msk;
pub const CAN_F8R1_FB2_Pos: u32 = 2;
pub const CAN_F8R1_FB2_Msk: u32 = 0x1 << CAN_F8R1_FB2_Pos;
pub const CAN_F8R1_FB2: u32 = CAN_F8R1_FB2_Msk;
pub const CAN_F8R1_FB3_Pos: u32 = 3;
pub const CAN_F8R1_FB3_Msk: u32 = 0x1 << CAN_F8R1_FB3_Pos;
pub const CAN_F8R1_FB3: u32 = CAN_F8R1_FB3_Msk;
pub const CAN_F8R1_FB4_Pos: u32 = 4;
pub const CAN_F8R1_FB4_Msk: u32 = 0x1 << CAN_F8R1_FB4_Pos;
pub const CAN_F8R1_FB4: u32 = CAN_F8R1_FB4_Msk;
pub const CAN_F8R1_FB5_Pos: u32 = 5;
pub const CAN_F8R1_FB5_Msk: u32 = 0x1 << CAN_F8R1_FB5_Pos;
pub const CAN_F8R1_FB5: u32 = CAN_F8R1_FB5_Msk;
pub const CAN_F8R1_FB6_Pos: u32 = 6;
pub const CAN_F8R1_FB6_Msk: u32 = 0x1 << CAN_F8R1_FB6_Pos;
pub const CAN_F8R1_FB6: u32 = CAN_F8R1_FB6_Msk;
pub const CAN_F8R1_FB7_Pos: u32 = 7;
pub const CAN_F8R1_FB7_Msk: u32 = 0x1 << CAN_F8R1_FB7_Pos;
pub const CAN_F8R1_FB7: u32 = CAN_F8R1_FB7_Msk;
pub const CAN_F8R1_FB8_Pos: u32 = 8;
pub const CAN_F8R1_FB8_Msk: u32 = 0x1 << CAN_F8R1_FB8_Pos;
pub const CAN_F8R1_FB8: u32 = CAN_F8R1_FB8_Msk;
pub const CAN_F8R1_FB9_Pos: u32 = 9;
pub const CAN_F8R1_FB9_Msk: u32 = 0x1 << CAN_F8R1_FB9_Pos;
pub const CAN_F8R1_FB9: u32 = CAN_F8R1_FB9_Msk;
pub const CAN_F8R1_FB10_Pos: u32 = 10;
pub const CAN_F8R1_FB10_Msk: u32 = 0x1 << CAN_F8R1_FB10_Pos;
pub const CAN_F8R1_FB10: u32 = CAN_F8R1_FB10_Msk;
pub const CAN_F8R1_FB11_Pos: u32 = 11;
pub const CAN_F8R1_FB11_Msk: u32 = 0x1 << CAN_F8R1_FB11_Pos;
pub const CAN_F8R1_FB11: u32 = CAN_F8R1_FB11_Msk;
pub const CAN_F8R1_FB12_Pos: u32 = 12;
pub const CAN_F8R1_FB12_Msk: u32 = 0x1 << CAN_F8R1_FB12_Pos;
pub const CAN_F8R1_FB12: u32 = CAN_F8R1_FB12_Msk;
pub const CAN_F8R1_FB13_Pos: u32 = 13;
pub const CAN_F8R1_FB13_Msk: u32 = 0x1 << CAN_F8R1_FB13_Pos;
pub const CAN_F8R1_FB13: u32 = CAN_F8R1_FB13_Msk;
pub const CAN_F8R1_FB14_Pos: u32 = 14;
pub const CAN_F8R1_FB14_Msk: u32 = 0x1 << CAN_F8R1_FB14_Pos;
pub const CAN_F8R1_FB14: u32 = CAN_F8R1_FB14_Msk;
pub const CAN_F8R1_FB15_Pos: u32 = 15;
pub const CAN_F8R1_FB15_Msk: u32 = 0x1 << CAN_F8R1_FB15_Pos;
pub const CAN_F8R1_FB15: u32 = CAN_F8R1_FB15_Msk;
pub const CAN_F8R1_FB16_Pos: u32 = 16;
pub const CAN_F8R1_FB16_Msk: u32 = 0x1 << CAN_F8R1_FB16_Pos;
pub const CAN_F8R1_FB16: u32 = CAN_F8R1_FB16_Msk;
pub const CAN_F8R1_FB17_Pos: u32 = 17;
pub const CAN_F8R1_FB17_Msk: u32 = 0x1 << CAN_F8R1_FB17_Pos;
pub const CAN_F8R1_FB17: u32 = CAN_F8R1_FB17_Msk;
pub const CAN_F8R1_FB18_Pos: u32 = 18;
pub const CAN_F8R1_FB18_Msk: u32 = 0x1 << CAN_F8R1_FB18_Pos;
pub const CAN_F8R1_FB18: u32 = CAN_F8R1_FB18_Msk;
pub const CAN_F8R1_FB19_Pos: u32 = 19;
pub const CAN_F8R1_FB19_Msk: u32 = 0x1 << CAN_F8R1_FB19_Pos;
pub const CAN_F8R1_FB19: u32 = CAN_F8R1_FB19_Msk;
pub const CAN_F8R1_FB20_Pos: u32 = 20;
pub const CAN_F8R1_FB20_Msk: u32 = 0x1 << CAN_F8R1_FB20_Pos;
pub const CAN_F8R1_FB20: u32 = CAN_F8R1_FB20_Msk;
pub const CAN_F8R1_FB21_Pos: u32 = 21;
pub const CAN_F8R1_FB21_Msk: u32 = 0x1 << CAN_F8R1_FB21_Pos;
pub const CAN_F8R1_FB21: u32 = CAN_F8R1_FB21_Msk;
pub const CAN_F8R1_FB22_Pos: u32 = 22;
pub const CAN_F8R1_FB22_Msk: u32 = 0x1 << CAN_F8R1_FB22_Pos;
pub const CAN_F8R1_FB22: u32 = CAN_F8R1_FB22_Msk;
pub const CAN_F8R1_FB23_Pos: u32 = 23;
pub const CAN_F8R1_FB23_Msk: u32 = 0x1 << CAN_F8R1_FB23_Pos;
pub const CAN_F8R1_FB23: u32 = CAN_F8R1_FB23_Msk;
pub const CAN_F8R1_FB24_Pos: u32 = 24;
pub const CAN_F8R1_FB24_Msk: u32 = 0x1 << CAN_F8R1_FB24_Pos;
pub const CAN_F8R1_FB24: u32 = CAN_F8R1_FB24_Msk;
pub const CAN_F8R1_FB25_Pos: u32 = 25;
pub const CAN_F8R1_FB25_Msk: u32 = 0x1 << CAN_F8R1_FB25_Pos;
pub const CAN_F8R1_FB25: u32 = CAN_F8R1_FB25_Msk;
pub const CAN_F8R1_FB26_Pos: u32 = 26;
pub const CAN_F8R1_FB26_Msk: u32 = 0x1 << CAN_F8R1_FB26_Pos;
pub const CAN_F8R1_FB26: u32 = CAN_F8R1_FB26_Msk;
pub const CAN_F8R1_FB27_Pos: u32 = 27;
pub const CAN_F8R1_FB27_Msk: u32 = 0x1 << CAN_F8R1_FB27_Pos;
pub const CAN_F8R1_FB27: u32 = CAN_F8R1_FB27_Msk;
pub const CAN_F8R1_FB28_Pos: u32 = 28;
pub const CAN_F8R1_FB28_Msk: u32 = 0x1 << CAN_F8R1_FB28_Pos;
pub const CAN_F8R1_FB28: u32 = CAN_F8R1_FB28_Msk;
pub const CAN_F8R1_FB29_Pos: u32 = 29;
pub const CAN_F8R1_FB29_Msk: u32 = 0x1 << CAN_F8R1_FB29_Pos;
pub const CAN_F8R1_FB29: u32 = CAN_F8R1_FB29_Msk;
pub const CAN_F8R1_FB30_Pos: u32 = 30;
pub const CAN_F8R1_FB30_Msk: u32 = 0x1 << CAN_F8R1_FB30_Pos;
pub const CAN_F8R1_FB30: u32 = CAN_F8R1_FB30_Msk;
pub const CAN_F8R1_FB31_Pos: u32 = 31;
pub const CAN_F8R1_FB31_Msk: u32 = 0x1 << CAN_F8R1_FB31_Pos;
pub const CAN_F8R1_FB31: u32 = CAN_F8R1_FB31_Msk;
pub const CAN_F9R1_FB0_Pos: u32 = 0;
pub const CAN_F9R1_FB0_Msk: u32 = 0x1 << CAN_F9R1_FB0_Pos;
pub const CAN_F9R1_FB0: u32 = CAN_F9R1_FB0_Msk;
pub const CAN_F9R1_FB1_Pos: u32 = 1;
pub const CAN_F9R1_FB1_Msk: u32 = 0x1 << CAN_F9R1_FB1_Pos;
pub const CAN_F9R1_FB1: u32 = CAN_F9R1_FB1_Msk;
pub const CAN_F9R1_FB2_Pos: u32 = 2;
pub const CAN_F9R1_FB2_Msk: u32 = 0x1 << CAN_F9R1_FB2_Pos;
pub const CAN_F9R1_FB2: u32 = CAN_F9R1_FB2_Msk;
pub const CAN_F9R1_FB3_Pos: u32 = 3;
pub const CAN_F9R1_FB3_Msk: u32 = 0x1 << CAN_F9R1_FB3_Pos;
pub const CAN_F9R1_FB3: u32 = CAN_F9R1_FB3_Msk;
pub const CAN_F9R1_FB4_Pos: u32 = 4;
pub const CAN_F9R1_FB4_Msk: u32 = 0x1 << CAN_F9R1_FB4_Pos;
pub const CAN_F9R1_FB4: u32 = CAN_F9R1_FB4_Msk;
pub const CAN_F9R1_FB5_Pos: u32 = 5;
pub const CAN_F9R1_FB5_Msk: u32 = 0x1 << CAN_F9R1_FB5_Pos;
pub const CAN_F9R1_FB5: u32 = CAN_F9R1_FB5_Msk;
pub const CAN_F9R1_FB6_Pos: u32 = 6;
pub const CAN_F9R1_FB6_Msk: u32 = 0x1 << CAN_F9R1_FB6_Pos;
pub const CAN_F9R1_FB6: u32 = CAN_F9R1_FB6_Msk;
pub const CAN_F9R1_FB7_Pos: u32 = 7;
pub const CAN_F9R1_FB7_Msk: u32 = 0x1 << CAN_F9R1_FB7_Pos;
pub const CAN_F9R1_FB7: u32 = CAN_F9R1_FB7_Msk;
pub const CAN_F9R1_FB8_Pos: u32 = 8;
pub const CAN_F9R1_FB8_Msk: u32 = 0x1 << CAN_F9R1_FB8_Pos;
pub const CAN_F9R1_FB8: u32 = CAN_F9R1_FB8_Msk;
pub const CAN_F9R1_FB9_Pos: u32 = 9;
pub const CAN_F9R1_FB9_Msk: u32 = 0x1 << CAN_F9R1_FB9_Pos;
pub const CAN_F9R1_FB9: u32 = CAN_F9R1_FB9_Msk;
pub const CAN_F9R1_FB10_Pos: u32 = 10;
pub const CAN_F9R1_FB10_Msk: u32 = 0x1 << CAN_F9R1_FB10_Pos;
pub const CAN_F9R1_FB10: u32 = CAN_F9R1_FB10_Msk;
pub const CAN_F9R1_FB11_Pos: u32 = 11;
pub const CAN_F9R1_FB11_Msk: u32 = 0x1 << CAN_F9R1_FB11_Pos;
pub const CAN_F9R1_FB11: u32 = CAN_F9R1_FB11_Msk;
pub const CAN_F9R1_FB12_Pos: u32 = 12;
pub const CAN_F9R1_FB12_Msk: u32 = 0x1 << CAN_F9R1_FB12_Pos;
pub const CAN_F9R1_FB12: u32 = CAN_F9R1_FB12_Msk;
pub const CAN_F9R1_FB13_Pos: u32 = 13;
pub const CAN_F9R1_FB13_Msk: u32 = 0x1 << CAN_F9R1_FB13_Pos;
pub const CAN_F9R1_FB13: u32 = CAN_F9R1_FB13_Msk;
pub const CAN_F9R1_FB14_Pos: u32 = 14;
pub const CAN_F9R1_FB14_Msk: u32 = 0x1 << CAN_F9R1_FB14_Pos;
pub const CAN_F9R1_FB14: u32 = CAN_F9R1_FB14_Msk;
pub const CAN_F9R1_FB15_Pos: u32 = 15;
pub const CAN_F9R1_FB15_Msk: u32 = 0x1 << CAN_F9R1_FB15_Pos;
pub const CAN_F9R1_FB15: u32 = CAN_F9R1_FB15_Msk;
pub const CAN_F9R1_FB16_Pos: u32 = 16;
pub const CAN_F9R1_FB16_Msk: u32 = 0x1 << CAN_F9R1_FB16_Pos;
pub const CAN_F9R1_FB16: u32 = CAN_F9R1_FB16_Msk;
pub const CAN_F9R1_FB17_Pos: u32 = 17;
pub const CAN_F9R1_FB17_Msk: u32 = 0x1 << CAN_F9R1_FB17_Pos;
pub const CAN_F9R1_FB17: u32 = CAN_F9R1_FB17_Msk;
pub const CAN_F9R1_FB18_Pos: u32 = 18;
pub const CAN_F9R1_FB18_Msk: u32 = 0x1 << CAN_F9R1_FB18_Pos;
pub const CAN_F9R1_FB18: u32 = CAN_F9R1_FB18_Msk;
pub const CAN_F9R1_FB19_Pos: u32 = 19;
pub const CAN_F9R1_FB19_Msk: u32 = 0x1 << CAN_F9R1_FB19_Pos;
pub const CAN_F9R1_FB19: u32 = CAN_F9R1_FB19_Msk;
pub const CAN_F9R1_FB20_Pos: u32 = 20;
pub const CAN_F9R1_FB20_Msk: u32 = 0x1 << CAN_F9R1_FB20_Pos;
pub const CAN_F9R1_FB20: u32 = CAN_F9R1_FB20_Msk;
pub const CAN_F9R1_FB21_Pos: u32 = 21;
pub const CAN_F9R1_FB21_Msk: u32 = 0x1 << CAN_F9R1_FB21_Pos;
pub const CAN_F9R1_FB21: u32 = CAN_F9R1_FB21_Msk;
pub const CAN_F9R1_FB22_Pos: u32 = 22;
pub const CAN_F9R1_FB22_Msk: u32 = 0x1 << CAN_F9R1_FB22_Pos;
pub const CAN_F9R1_FB22: u32 = CAN_F9R1_FB22_Msk;
pub const CAN_F9R1_FB23_Pos: u32 = 23;
pub const CAN_F9R1_FB23_Msk: u32 = 0x1 << CAN_F9R1_FB23_Pos;
pub const CAN_F9R1_FB23: u32 = CAN_F9R1_FB23_Msk;
pub const CAN_F9R1_FB24_Pos: u32 = 24;
pub const CAN_F9R1_FB24_Msk: u32 = 0x1 << CAN_F9R1_FB24_Pos;
pub const CAN_F9R1_FB24: u32 = CAN_F9R1_FB24_Msk;
pub const CAN_F9R1_FB25_Pos: u32 = 25;
pub const CAN_F9R1_FB25_Msk: u32 = 0x1 << CAN_F9R1_FB25_Pos;
pub const CAN_F9R1_FB25: u32 = CAN_F9R1_FB25_Msk;
pub const CAN_F9R1_FB26_Pos: u32 = 26;
pub const CAN_F9R1_FB26_Msk: u32 = 0x1 << CAN_F9R1_FB26_Pos;
pub const CAN_F9R1_FB26: u32 = CAN_F9R1_FB26_Msk;
pub const CAN_F9R1_FB27_Pos: u32 = 27;
pub const CAN_F9R1_FB27_Msk: u32 = 0x1 << CAN_F9R1_FB27_Pos;
pub const CAN_F9R1_FB27: u32 = CAN_F9R1_FB27_Msk;
pub const CAN_F9R1_FB28_Pos: u32 = 28;
pub const CAN_F9R1_FB28_Msk: u32 = 0x1 << CAN_F9R1_FB28_Pos;
pub const CAN_F9R1_FB28: u32 = CAN_F9R1_FB28_Msk;
pub const CAN_F9R1_FB29_Pos: u32 = 29;
pub const CAN_F9R1_FB29_Msk: u32 = 0x1 << CAN_F9R1_FB29_Pos;
pub const CAN_F9R1_FB29: u32 = CAN_F9R1_FB29_Msk;
pub const CAN_F9R1_FB30_Pos: u32 = 30;
pub const CAN_F9R1_FB30_Msk: u32 = 0x1 << CAN_F9R1_FB30_Pos;
pub const CAN_F9R1_FB30: u32 = CAN_F9R1_FB30_Msk;
pub const CAN_F9R1_FB31_Pos: u32 = 31;
pub const CAN_F9R1_FB31_Msk: u32 = 0x1 << CAN_F9R1_FB31_Pos;
pub const CAN_F9R1_FB31: u32 = CAN_F9R1_FB31_Msk;
pub const CAN_F10R1_FB0_Pos: u32 = 0;
pub const CAN_F10R1_FB0_Msk: u32 = 0x1 << CAN_F10R1_FB0_Pos;
pub const CAN_F10R1_FB0: u32 = CAN_F10R1_FB0_Msk;
pub const CAN_F10R1_FB1_Pos: u32 = 1;
pub const CAN_F10R1_FB1_Msk: u32 = 0x1 << CAN_F10R1_FB1_Pos;
pub const CAN_F10R1_FB1: u32 = CAN_F10R1_FB1_Msk;
pub const CAN_F10R1_FB2_Pos: u32 = 2;
pub const CAN_F10R1_FB2_Msk: u32 = 0x1 << CAN_F10R1_FB2_Pos;
pub const CAN_F10R1_FB2: u32 = CAN_F10R1_FB2_Msk;
pub const CAN_F10R1_FB3_Pos: u32 = 3;
pub const CAN_F10R1_FB3_Msk: u32 = 0x1 << CAN_F10R1_FB3_Pos;
pub const CAN_F10R1_FB3: u32 = CAN_F10R1_FB3_Msk;
pub const CAN_F10R1_FB4_Pos: u32 = 4;
pub const CAN_F10R1_FB4_Msk: u32 = 0x1 << CAN_F10R1_FB4_Pos;
pub const CAN_F10R1_FB4: u32 = CAN_F10R1_FB4_Msk;
pub const CAN_F10R1_FB5_Pos: u32 = 5;
pub const CAN_F10R1_FB5_Msk: u32 = 0x1 << CAN_F10R1_FB5_Pos;
pub const CAN_F10R1_FB5: u32 = CAN_F10R1_FB5_Msk;
pub const CAN_F10R1_FB6_Pos: u32 = 6;
pub const CAN_F10R1_FB6_Msk: u32 = 0x1 << CAN_F10R1_FB6_Pos;
pub const CAN_F10R1_FB6: u32 = CAN_F10R1_FB6_Msk;
pub const CAN_F10R1_FB7_Pos: u32 = 7;
pub const CAN_F10R1_FB7_Msk: u32 = 0x1 << CAN_F10R1_FB7_Pos;
pub const CAN_F10R1_FB7: u32 = CAN_F10R1_FB7_Msk;
pub const CAN_F10R1_FB8_Pos: u32 = 8;
pub const CAN_F10R1_FB8_Msk: u32 = 0x1 << CAN_F10R1_FB8_Pos;
pub const CAN_F10R1_FB8: u32 = CAN_F10R1_FB8_Msk;
pub const CAN_F10R1_FB9_Pos: u32 = 9;
pub const CAN_F10R1_FB9_Msk: u32 = 0x1 << CAN_F10R1_FB9_Pos;
pub const CAN_F10R1_FB9: u32 = CAN_F10R1_FB9_Msk;
pub const CAN_F10R1_FB10_Pos: u32 = 10;
pub const CAN_F10R1_FB10_Msk: u32 = 0x1 << CAN_F10R1_FB10_Pos;
pub const CAN_F10R1_FB10: u32 = CAN_F10R1_FB10_Msk;
pub const CAN_F10R1_FB11_Pos: u32 = 11;
pub const CAN_F10R1_FB11_Msk: u32 = 0x1 << CAN_F10R1_FB11_Pos;
pub const CAN_F10R1_FB11: u32 = CAN_F10R1_FB11_Msk;
pub const CAN_F10R1_FB12_Pos: u32 = 12;
pub const CAN_F10R1_FB12_Msk: u32 = 0x1 << CAN_F10R1_FB12_Pos;
pub const CAN_F10R1_FB12: u32 = CAN_F10R1_FB12_Msk;
pub const CAN_F10R1_FB13_Pos: u32 = 13;
pub const CAN_F10R1_FB13_Msk: u32 = 0x1 << CAN_F10R1_FB13_Pos;
pub const CAN_F10R1_FB13: u32 = CAN_F10R1_FB13_Msk;
pub const CAN_F10R1_FB14_Pos: u32 = 14;
pub const CAN_F10R1_FB14_Msk: u32 = 0x1 << CAN_F10R1_FB14_Pos;
pub const CAN_F10R1_FB14: u32 = CAN_F10R1_FB14_Msk;
pub const CAN_F10R1_FB15_Pos: u32 = 15;
pub const CAN_F10R1_FB15_Msk: u32 = 0x1 << CAN_F10R1_FB15_Pos;
pub const CAN_F10R1_FB15: u32 = CAN_F10R1_FB15_Msk;
pub const CAN_F10R1_FB16_Pos: u32 = 16;
pub const CAN_F10R1_FB16_Msk: u32 = 0x1 << CAN_F10R1_FB16_Pos;
pub const CAN_F10R1_FB16: u32 = CAN_F10R1_FB16_Msk;
pub const CAN_F10R1_FB17_Pos: u32 = 17;
pub const CAN_F10R1_FB17_Msk: u32 = 0x1 << CAN_F10R1_FB17_Pos;
pub const CAN_F10R1_FB17: u32 = CAN_F10R1_FB17_Msk;
pub const CAN_F10R1_FB18_Pos: u32 = 18;
pub const CAN_F10R1_FB18_Msk: u32 = 0x1 << CAN_F10R1_FB18_Pos;
pub const CAN_F10R1_FB18: u32 = CAN_F10R1_FB18_Msk;
pub const CAN_F10R1_FB19_Pos: u32 = 19;
pub const CAN_F10R1_FB19_Msk: u32 = 0x1 << CAN_F10R1_FB19_Pos;
pub const CAN_F10R1_FB19: u32 = CAN_F10R1_FB19_Msk;
pub const CAN_F10R1_FB20_Pos: u32 = 20;
pub const CAN_F10R1_FB20_Msk: u32 = 0x1 << CAN_F10R1_FB20_Pos;
pub const CAN_F10R1_FB20: u32 = CAN_F10R1_FB20_Msk;
pub const CAN_F10R1_FB21_Pos: u32 = 21;
pub const CAN_F10R1_FB21_Msk: u32 = 0x1 << CAN_F10R1_FB21_Pos;
pub const CAN_F10R1_FB21: u32 = CAN_F10R1_FB21_Msk;
pub const CAN_F10R1_FB22_Pos: u32 = 22;
pub const CAN_F10R1_FB22_Msk: u32 = 0x1 << CAN_F10R1_FB22_Pos;
pub const CAN_F10R1_FB22: u32 = CAN_F10R1_FB22_Msk;
pub const CAN_F10R1_FB23_Pos: u32 = 23;
pub const CAN_F10R1_FB23_Msk: u32 = 0x1 << CAN_F10R1_FB23_Pos;
pub const CAN_F10R1_FB23: u32 = CAN_F10R1_FB23_Msk;
pub const CAN_F10R1_FB24_Pos: u32 = 24;
pub const CAN_F10R1_FB24_Msk: u32 = 0x1 << CAN_F10R1_FB24_Pos;
pub const CAN_F10R1_FB24: u32 = CAN_F10R1_FB24_Msk;
pub const CAN_F10R1_FB25_Pos: u32 = 25;
pub const CAN_F10R1_FB25_Msk: u32 = 0x1 << CAN_F10R1_FB25_Pos;
pub const CAN_F10R1_FB25: u32 = CAN_F10R1_FB25_Msk;
pub const CAN_F10R1_FB26_Pos: u32 = 26;
pub const CAN_F10R1_FB26_Msk: u32 = 0x1 << CAN_F10R1_FB26_Pos;
pub const CAN_F10R1_FB26: u32 = CAN_F10R1_FB26_Msk;
pub const CAN_F10R1_FB27_Pos: u32 = 27;
pub const CAN_F10R1_FB27_Msk: u32 = 0x1 << CAN_F10R1_FB27_Pos;
pub const CAN_F10R1_FB27: u32 = CAN_F10R1_FB27_Msk;
pub const CAN_F10R1_FB28_Pos: u32 = 28;
pub const CAN_F10R1_FB28_Msk: u32 = 0x1 << CAN_F10R1_FB28_Pos;
pub const CAN_F10R1_FB28: u32 = CAN_F10R1_FB28_Msk;
pub const CAN_F10R1_FB29_Pos: u32 = 29;
pub const CAN_F10R1_FB29_Msk: u32 = 0x1 << CAN_F10R1_FB29_Pos;
pub const CAN_F10R1_FB29: u32 = CAN_F10R1_FB29_Msk;
pub const CAN_F10R1_FB30_Pos: u32 = 30;
pub const CAN_F10R1_FB30_Msk: u32 = 0x1 << CAN_F10R1_FB30_Pos;
pub const CAN_F10R1_FB30: u32 = CAN_F10R1_FB30_Msk;
pub const CAN_F10R1_FB31_Pos: u32 = 31;
pub const CAN_F10R1_FB31_Msk: u32 = 0x1 << CAN_F10R1_FB31_Pos;
pub const CAN_F10R1_FB31: u32 = CAN_F10R1_FB31_Msk;
pub const CAN_F11R1_FB0_Pos: u32 = 0;
pub const CAN_F11R1_FB0_Msk: u32 = 0x1 << CAN_F11R1_FB0_Pos;
pub const CAN_F11R1_FB0: u32 = CAN_F11R1_FB0_Msk;
pub const CAN_F11R1_FB1_Pos: u32 = 1;
pub const CAN_F11R1_FB1_Msk: u32 = 0x1 << CAN_F11R1_FB1_Pos;
pub const CAN_F11R1_FB1: u32 = CAN_F11R1_FB1_Msk;
pub const CAN_F11R1_FB2_Pos: u32 = 2;
pub const CAN_F11R1_FB2_Msk: u32 = 0x1 << CAN_F11R1_FB2_Pos;
pub const CAN_F11R1_FB2: u32 = CAN_F11R1_FB2_Msk;
pub const CAN_F11R1_FB3_Pos: u32 = 3;
pub const CAN_F11R1_FB3_Msk: u32 = 0x1 << CAN_F11R1_FB3_Pos;
pub const CAN_F11R1_FB3: u32 = CAN_F11R1_FB3_Msk;
pub const CAN_F11R1_FB4_Pos: u32 = 4;
pub const CAN_F11R1_FB4_Msk: u32 = 0x1 << CAN_F11R1_FB4_Pos;
pub const CAN_F11R1_FB4: u32 = CAN_F11R1_FB4_Msk;
pub const CAN_F11R1_FB5_Pos: u32 = 5;
pub const CAN_F11R1_FB5_Msk: u32 = 0x1 << CAN_F11R1_FB5_Pos;
pub const CAN_F11R1_FB5: u32 = CAN_F11R1_FB5_Msk;
pub const CAN_F11R1_FB6_Pos: u32 = 6;
pub const CAN_F11R1_FB6_Msk: u32 = 0x1 << CAN_F11R1_FB6_Pos;
pub const CAN_F11R1_FB6: u32 = CAN_F11R1_FB6_Msk;
pub const CAN_F11R1_FB7_Pos: u32 = 7;
pub const CAN_F11R1_FB7_Msk: u32 = 0x1 << CAN_F11R1_FB7_Pos;
pub const CAN_F11R1_FB7: u32 = CAN_F11R1_FB7_Msk;
pub const CAN_F11R1_FB8_Pos: u32 = 8;
pub const CAN_F11R1_FB8_Msk: u32 = 0x1 << CAN_F11R1_FB8_Pos;
pub const CAN_F11R1_FB8: u32 = CAN_F11R1_FB8_Msk;
pub const CAN_F11R1_FB9_Pos: u32 = 9;
pub const CAN_F11R1_FB9_Msk: u32 = 0x1 << CAN_F11R1_FB9_Pos;
pub const CAN_F11R1_FB9: u32 = CAN_F11R1_FB9_Msk;
pub const CAN_F11R1_FB10_Pos: u32 = 10;
pub const CAN_F11R1_FB10_Msk: u32 = 0x1 << CAN_F11R1_FB10_Pos;
pub const CAN_F11R1_FB10: u32 = CAN_F11R1_FB10_Msk;
pub const CAN_F11R1_FB11_Pos: u32 = 11;
pub const CAN_F11R1_FB11_Msk: u32 = 0x1 << CAN_F11R1_FB11_Pos;
pub const CAN_F11R1_FB11: u32 = CAN_F11R1_FB11_Msk;
pub const CAN_F11R1_FB12_Pos: u32 = 12;
pub const CAN_F11R1_FB12_Msk: u32 = 0x1 << CAN_F11R1_FB12_Pos;
pub const CAN_F11R1_FB12: u32 = CAN_F11R1_FB12_Msk;
pub const CAN_F11R1_FB13_Pos: u32 = 13;
pub const CAN_F11R1_FB13_Msk: u32 = 0x1 << CAN_F11R1_FB13_Pos;
pub const CAN_F11R1_FB13: u32 = CAN_F11R1_FB13_Msk;
pub const CAN_F11R1_FB14_Pos: u32 = 14;
pub const CAN_F11R1_FB14_Msk: u32 = 0x1 << CAN_F11R1_FB14_Pos;
pub const CAN_F11R1_FB14: u32 = CAN_F11R1_FB14_Msk;
pub const CAN_F11R1_FB15_Pos: u32 = 15;
pub const CAN_F11R1_FB15_Msk: u32 = 0x1 << CAN_F11R1_FB15_Pos;
pub const CAN_F11R1_FB15: u32 = CAN_F11R1_FB15_Msk;
pub const CAN_F11R1_FB16_Pos: u32 = 16;
pub const CAN_F11R1_FB16_Msk: u32 = 0x1 << CAN_F11R1_FB16_Pos;
pub const CAN_F11R1_FB16: u32 = CAN_F11R1_FB16_Msk;
pub const CAN_F11R1_FB17_Pos: u32 = 17;
pub const CAN_F11R1_FB17_Msk: u32 = 0x1 << CAN_F11R1_FB17_Pos;
pub const CAN_F11R1_FB17: u32 = CAN_F11R1_FB17_Msk;
pub const CAN_F11R1_FB18_Pos: u32 = 18;
pub const CAN_F11R1_FB18_Msk: u32 = 0x1 << CAN_F11R1_FB18_Pos;
pub const CAN_F11R1_FB18: u32 = CAN_F11R1_FB18_Msk;
pub const CAN_F11R1_FB19_Pos: u32 = 19;
pub const CAN_F11R1_FB19_Msk: u32 = 0x1 << CAN_F11R1_FB19_Pos;
pub const CAN_F11R1_FB19: u32 = CAN_F11R1_FB19_Msk;
pub const CAN_F11R1_FB20_Pos: u32 = 20;
pub const CAN_F11R1_FB20_Msk: u32 = 0x1 << CAN_F11R1_FB20_Pos;
pub const CAN_F11R1_FB20: u32 = CAN_F11R1_FB20_Msk;
pub const CAN_F11R1_FB21_Pos: u32 = 21;
pub const CAN_F11R1_FB21_Msk: u32 = 0x1 << CAN_F11R1_FB21_Pos;
pub const CAN_F11R1_FB21: u32 = CAN_F11R1_FB21_Msk;
pub const CAN_F11R1_FB22_Pos: u32 = 22;
pub const CAN_F11R1_FB22_Msk: u32 = 0x1 << CAN_F11R1_FB22_Pos;
pub const CAN_F11R1_FB22: u32 = CAN_F11R1_FB22_Msk;
pub const CAN_F11R1_FB23_Pos: u32 = 23;
pub const CAN_F11R1_FB23_Msk: u32 = 0x1 << CAN_F11R1_FB23_Pos;
pub const CAN_F11R1_FB23: u32 = CAN_F11R1_FB23_Msk;
pub const CAN_F11R1_FB24_Pos: u32 = 24;
pub const CAN_F11R1_FB24_Msk: u32 = 0x1 << CAN_F11R1_FB24_Pos;
pub const CAN_F11R1_FB24: u32 = CAN_F11R1_FB24_Msk;
pub const CAN_F11R1_FB25_Pos: u32 = 25;
pub const CAN_F11R1_FB25_Msk: u32 = 0x1 << CAN_F11R1_FB25_Pos;
pub const CAN_F11R1_FB25: u32 = CAN_F11R1_FB25_Msk;
pub const CAN_F11R1_FB26_Pos: u32 = 26;
pub const CAN_F11R1_FB26_Msk: u32 = 0x1 << CAN_F11R1_FB26_Pos;
pub const CAN_F11R1_FB26: u32 = CAN_F11R1_FB26_Msk;
pub const CAN_F11R1_FB27_Pos: u32 = 27;
pub const CAN_F11R1_FB27_Msk: u32 = 0x1 << CAN_F11R1_FB27_Pos;
pub const CAN_F11R1_FB27: u32 = CAN_F11R1_FB27_Msk;
pub const CAN_F11R1_FB28_Pos: u32 = 28;
pub const CAN_F11R1_FB28_Msk: u32 = 0x1 << CAN_F11R1_FB28_Pos;
pub const CAN_F11R1_FB28: u32 = CAN_F11R1_FB28_Msk;
pub const CAN_F11R1_FB29_Pos: u32 = 29;
pub const CAN_F11R1_FB29_Msk: u32 = 0x1 << CAN_F11R1_FB29_Pos;
pub const CAN_F11R1_FB29: u32 = CAN_F11R1_FB29_Msk;
pub const CAN_F11R1_FB30_Pos: u32 = 30;
pub const CAN_F11R1_FB30_Msk: u32 = 0x1 << CAN_F11R1_FB30_Pos;
pub const CAN_F11R1_FB30: u32 = CAN_F11R1_FB30_Msk;
pub const CAN_F11R1_FB31_Pos: u32 = 31;
pub const CAN_F11R1_FB31_Msk: u32 = 0x1 << CAN_F11R1_FB31_Pos;
pub const CAN_F11R1_FB31: u32 = CAN_F11R1_FB31_Msk;
pub const CAN_F12R1_FB0_Pos: u32 = 0;
pub const CAN_F12R1_FB0_Msk: u32 = 0x1 << CAN_F12R1_FB0_Pos;
pub const CAN_F12R1_FB0: u32 = CAN_F12R1_FB0_Msk;
pub const CAN_F12R1_FB1_Pos: u32 = 1;
pub const CAN_F12R1_FB1_Msk: u32 = 0x1 << CAN_F12R1_FB1_Pos;
pub const CAN_F12R1_FB1: u32 = CAN_F12R1_FB1_Msk;
pub const CAN_F12R1_FB2_Pos: u32 = 2;
pub const CAN_F12R1_FB2_Msk: u32 = 0x1 << CAN_F12R1_FB2_Pos;
pub const CAN_F12R1_FB2: u32 = CAN_F12R1_FB2_Msk;
pub const CAN_F12R1_FB3_Pos: u32 = 3;
pub const CAN_F12R1_FB3_Msk: u32 = 0x1 << CAN_F12R1_FB3_Pos;
pub const CAN_F12R1_FB3: u32 = CAN_F12R1_FB3_Msk;
pub const CAN_F12R1_FB4_Pos: u32 = 4;
pub const CAN_F12R1_FB4_Msk: u32 = 0x1 << CAN_F12R1_FB4_Pos;
pub const CAN_F12R1_FB4: u32 = CAN_F12R1_FB4_Msk;
pub const CAN_F12R1_FB5_Pos: u32 = 5;
pub const CAN_F12R1_FB5_Msk: u32 = 0x1 << CAN_F12R1_FB5_Pos;
pub const CAN_F12R1_FB5: u32 = CAN_F12R1_FB5_Msk;
pub const CAN_F12R1_FB6_Pos: u32 = 6;
pub const CAN_F12R1_FB6_Msk: u32 = 0x1 << CAN_F12R1_FB6_Pos;
pub const CAN_F12R1_FB6: u32 = CAN_F12R1_FB6_Msk;
pub const CAN_F12R1_FB7_Pos: u32 = 7;
pub const CAN_F12R1_FB7_Msk: u32 = 0x1 << CAN_F12R1_FB7_Pos;
pub const CAN_F12R1_FB7: u32 = CAN_F12R1_FB7_Msk;
pub const CAN_F12R1_FB8_Pos: u32 = 8;
pub const CAN_F12R1_FB8_Msk: u32 = 0x1 << CAN_F12R1_FB8_Pos;
pub const CAN_F12R1_FB8: u32 = CAN_F12R1_FB8_Msk;
pub const CAN_F12R1_FB9_Pos: u32 = 9;
pub const CAN_F12R1_FB9_Msk: u32 = 0x1 << CAN_F12R1_FB9_Pos;
pub const CAN_F12R1_FB9: u32 = CAN_F12R1_FB9_Msk;
pub const CAN_F12R1_FB10_Pos: u32 = 10;
pub const CAN_F12R1_FB10_Msk: u32 = 0x1 << CAN_F12R1_FB10_Pos;
pub const CAN_F12R1_FB10: u32 = CAN_F12R1_FB10_Msk;
pub const CAN_F12R1_FB11_Pos: u32 = 11;
pub const CAN_F12R1_FB11_Msk: u32 = 0x1 << CAN_F12R1_FB11_Pos;
pub const CAN_F12R1_FB11: u32 = CAN_F12R1_FB11_Msk;
pub const CAN_F12R1_FB12_Pos: u32 = 12;
pub const CAN_F12R1_FB12_Msk: u32 = 0x1 << CAN_F12R1_FB12_Pos;
pub const CAN_F12R1_FB12: u32 = CAN_F12R1_FB12_Msk;
pub const CAN_F12R1_FB13_Pos: u32 = 13;
pub const CAN_F12R1_FB13_Msk: u32 = 0x1 << CAN_F12R1_FB13_Pos;
pub const CAN_F12R1_FB13: u32 = CAN_F12R1_FB13_Msk;
pub const CAN_F12R1_FB14_Pos: u32 = 14;
pub const CAN_F12R1_FB14_Msk: u32 = 0x1 << CAN_F12R1_FB14_Pos;
pub const CAN_F12R1_FB14: u32 = CAN_F12R1_FB14_Msk;
pub const CAN_F12R1_FB15_Pos: u32 = 15;
pub const CAN_F12R1_FB15_Msk: u32 = 0x1 << CAN_F12R1_FB15_Pos;
pub const CAN_F12R1_FB15: u32 = CAN_F12R1_FB15_Msk;
pub const CAN_F12R1_FB16_Pos: u32 = 16;
pub const CAN_F12R1_FB16_Msk: u32 = 0x1 << CAN_F12R1_FB16_Pos;
pub const CAN_F12R1_FB16: u32 = CAN_F12R1_FB16_Msk;
pub const CAN_F12R1_FB17_Pos: u32 = 17;
pub const CAN_F12R1_FB17_Msk: u32 = 0x1 << CAN_F12R1_FB17_Pos;
pub const CAN_F12R1_FB17: u32 = CAN_F12R1_FB17_Msk;
pub const CAN_F12R1_FB18_Pos: u32 = 18;
pub const CAN_F12R1_FB18_Msk: u32 = 0x1 << CAN_F12R1_FB18_Pos;
pub const CAN_F12R1_FB18: u32 = CAN_F12R1_FB18_Msk;
pub const CAN_F12R1_FB19_Pos: u32 = 19;
pub const CAN_F12R1_FB19_Msk: u32 = 0x1 << CAN_F12R1_FB19_Pos;
pub const CAN_F12R1_FB19: u32 = CAN_F12R1_FB19_Msk;
pub const CAN_F12R1_FB20_Pos: u32 = 20;
pub const CAN_F12R1_FB20_Msk: u32 = 0x1 << CAN_F12R1_FB20_Pos;
pub const CAN_F12R1_FB20: u32 = CAN_F12R1_FB20_Msk;
pub const CAN_F12R1_FB21_Pos: u32 = 21;
pub const CAN_F12R1_FB21_Msk: u32 = 0x1 << CAN_F12R1_FB21_Pos;
pub const CAN_F12R1_FB21: u32 = CAN_F12R1_FB21_Msk;
pub const CAN_F12R1_FB22_Pos: u32 = 22;
pub const CAN_F12R1_FB22_Msk: u32 = 0x1 << CAN_F12R1_FB22_Pos;
pub const CAN_F12R1_FB22: u32 = CAN_F12R1_FB22_Msk;
pub const CAN_F12R1_FB23_Pos: u32 = 23;
pub const CAN_F12R1_FB23_Msk: u32 = 0x1 << CAN_F12R1_FB23_Pos;
pub const CAN_F12R1_FB23: u32 = CAN_F12R1_FB23_Msk;
pub const CAN_F12R1_FB24_Pos: u32 = 24;
pub const CAN_F12R1_FB24_Msk: u32 = 0x1 << CAN_F12R1_FB24_Pos;
pub const CAN_F12R1_FB24: u32 = CAN_F12R1_FB24_Msk;
pub const CAN_F12R1_FB25_Pos: u32 = 25;
pub const CAN_F12R1_FB25_Msk: u32 = 0x1 << CAN_F12R1_FB25_Pos;
pub const CAN_F12R1_FB25: u32 = CAN_F12R1_FB25_Msk;
pub const CAN_F12R1_FB26_Pos: u32 = 26;
pub const CAN_F12R1_FB26_Msk: u32 = 0x1 << CAN_F12R1_FB26_Pos;
pub const CAN_F12R1_FB26: u32 = CAN_F12R1_FB26_Msk;
pub const CAN_F12R1_FB27_Pos: u32 = 27;
pub const CAN_F12R1_FB27_Msk: u32 = 0x1 << CAN_F12R1_FB27_Pos;
pub const CAN_F12R1_FB27: u32 = CAN_F12R1_FB27_Msk;
pub const CAN_F12R1_FB28_Pos: u32 = 28;
pub const CAN_F12R1_FB28_Msk: u32 = 0x1 << CAN_F12R1_FB28_Pos;
pub const CAN_F12R1_FB28: u32 = CAN_F12R1_FB28_Msk;
pub const CAN_F12R1_FB29_Pos: u32 = 29;
pub const CAN_F12R1_FB29_Msk: u32 = 0x1 << CAN_F12R1_FB29_Pos;
pub const CAN_F12R1_FB29: u32 = CAN_F12R1_FB29_Msk;
pub const CAN_F12R1_FB30_Pos: u32 = 30;
pub const CAN_F12R1_FB30_Msk: u32 = 0x1 << CAN_F12R1_FB30_Pos;
pub const CAN_F12R1_FB30: u32 = CAN_F12R1_FB30_Msk;
pub const CAN_F12R1_FB31_Pos: u32 = 31;
pub const CAN_F12R1_FB31_Msk: u32 = 0x1 << CAN_F12R1_FB31_Pos;
pub const CAN_F12R1_FB31: u32 = CAN_F12R1_FB31_Msk;
pub const CAN_F13R1_FB0_Pos: u32 = 0;
pub const CAN_F13R1_FB0_Msk: u32 = 0x1 << CAN_F13R1_FB0_Pos;
pub const CAN_F13R1_FB0: u32 = CAN_F13R1_FB0_Msk;
pub const CAN_F13R1_FB1_Pos: u32 = 1;
pub const CAN_F13R1_FB1_Msk: u32 = 0x1 << CAN_F13R1_FB1_Pos;
pub const CAN_F13R1_FB1: u32 = CAN_F13R1_FB1_Msk;
pub const CAN_F13R1_FB2_Pos: u32 = 2;
pub const CAN_F13R1_FB2_Msk: u32 = 0x1 << CAN_F13R1_FB2_Pos;
pub const CAN_F13R1_FB2: u32 = CAN_F13R1_FB2_Msk;
pub const CAN_F13R1_FB3_Pos: u32 = 3;
pub const CAN_F13R1_FB3_Msk: u32 = 0x1 << CAN_F13R1_FB3_Pos;
pub const CAN_F13R1_FB3: u32 = CAN_F13R1_FB3_Msk;
pub const CAN_F13R1_FB4_Pos: u32 = 4;
pub const CAN_F13R1_FB4_Msk: u32 = 0x1 << CAN_F13R1_FB4_Pos;
pub const CAN_F13R1_FB4: u32 = CAN_F13R1_FB4_Msk;
pub const CAN_F13R1_FB5_Pos: u32 = 5;
pub const CAN_F13R1_FB5_Msk: u32 = 0x1 << CAN_F13R1_FB5_Pos;
pub const CAN_F13R1_FB5: u32 = CAN_F13R1_FB5_Msk;
pub const CAN_F13R1_FB6_Pos: u32 = 6;
pub const CAN_F13R1_FB6_Msk: u32 = 0x1 << CAN_F13R1_FB6_Pos;
pub const CAN_F13R1_FB6: u32 = CAN_F13R1_FB6_Msk;
pub const CAN_F13R1_FB7_Pos: u32 = 7;
pub const CAN_F13R1_FB7_Msk: u32 = 0x1 << CAN_F13R1_FB7_Pos;
pub const CAN_F13R1_FB7: u32 = CAN_F13R1_FB7_Msk;
pub const CAN_F13R1_FB8_Pos: u32 = 8;
pub const CAN_F13R1_FB8_Msk: u32 = 0x1 << CAN_F13R1_FB8_Pos;
pub const CAN_F13R1_FB8: u32 = CAN_F13R1_FB8_Msk;
pub const CAN_F13R1_FB9_Pos: u32 = 9;
pub const CAN_F13R1_FB9_Msk: u32 = 0x1 << CAN_F13R1_FB9_Pos;
pub const CAN_F13R1_FB9: u32 = CAN_F13R1_FB9_Msk;
pub const CAN_F13R1_FB10_Pos: u32 = 10;
pub const CAN_F13R1_FB10_Msk: u32 = 0x1 << CAN_F13R1_FB10_Pos;
pub const CAN_F13R1_FB10: u32 = CAN_F13R1_FB10_Msk;
pub const CAN_F13R1_FB11_Pos: u32 = 11;
pub const CAN_F13R1_FB11_Msk: u32 = 0x1 << CAN_F13R1_FB11_Pos;
pub const CAN_F13R1_FB11: u32 = CAN_F13R1_FB11_Msk;
pub const CAN_F13R1_FB12_Pos: u32 = 12;
pub const CAN_F13R1_FB12_Msk: u32 = 0x1 << CAN_F13R1_FB12_Pos;
pub const CAN_F13R1_FB12: u32 = CAN_F13R1_FB12_Msk;
pub const CAN_F13R1_FB13_Pos: u32 = 13;
pub const CAN_F13R1_FB13_Msk: u32 = 0x1 << CAN_F13R1_FB13_Pos;
pub const CAN_F13R1_FB13: u32 = CAN_F13R1_FB13_Msk;
pub const CAN_F13R1_FB14_Pos: u32 = 14;
pub const CAN_F13R1_FB14_Msk: u32 = 0x1 << CAN_F13R1_FB14_Pos;
pub const CAN_F13R1_FB14: u32 = CAN_F13R1_FB14_Msk;
pub const CAN_F13R1_FB15_Pos: u32 = 15;
pub const CAN_F13R1_FB15_Msk: u32 = 0x1 << CAN_F13R1_FB15_Pos;
pub const CAN_F13R1_FB15: u32 = CAN_F13R1_FB15_Msk;
pub const CAN_F13R1_FB16_Pos: u32 = 16;
pub const CAN_F13R1_FB16_Msk: u32 = 0x1 << CAN_F13R1_FB16_Pos;
pub const CAN_F13R1_FB16: u32 = CAN_F13R1_FB16_Msk;
pub const CAN_F13R1_FB17_Pos: u32 = 17;
pub const CAN_F13R1_FB17_Msk: u32 = 0x1 << CAN_F13R1_FB17_Pos;
pub const CAN_F13R1_FB17: u32 = CAN_F13R1_FB17_Msk;
pub const CAN_F13R1_FB18_Pos: u32 = 18;
pub const CAN_F13R1_FB18_Msk: u32 = 0x1 << CAN_F13R1_FB18_Pos;
pub const CAN_F13R1_FB18: u32 = CAN_F13R1_FB18_Msk;
pub const CAN_F13R1_FB19_Pos: u32 = 19;
pub const CAN_F13R1_FB19_Msk: u32 = 0x1 << CAN_F13R1_FB19_Pos;
pub const CAN_F13R1_FB19: u32 = CAN_F13R1_FB19_Msk;
pub const CAN_F13R1_FB20_Pos: u32 = 20;
pub const CAN_F13R1_FB20_Msk: u32 = 0x1 << CAN_F13R1_FB20_Pos;
pub const CAN_F13R1_FB20: u32 = CAN_F13R1_FB20_Msk;
pub const CAN_F13R1_FB21_Pos: u32 = 21;
pub const CAN_F13R1_FB21_Msk: u32 = 0x1 << CAN_F13R1_FB21_Pos;
pub const CAN_F13R1_FB21: u32 = CAN_F13R1_FB21_Msk;
pub const CAN_F13R1_FB22_Pos: u32 = 22;
pub const CAN_F13R1_FB22_Msk: u32 = 0x1 << CAN_F13R1_FB22_Pos;
pub const CAN_F13R1_FB22: u32 = CAN_F13R1_FB22_Msk;
pub const CAN_F13R1_FB23_Pos: u32 = 23;
pub const CAN_F13R1_FB23_Msk: u32 = 0x1 << CAN_F13R1_FB23_Pos;
pub const CAN_F13R1_FB23: u32 = CAN_F13R1_FB23_Msk;
pub const CAN_F13R1_FB24_Pos: u32 = 24;
pub const CAN_F13R1_FB24_Msk: u32 = 0x1 << CAN_F13R1_FB24_Pos;
pub const CAN_F13R1_FB24: u32 = CAN_F13R1_FB24_Msk;
pub const CAN_F13R1_FB25_Pos: u32 = 25;
pub const CAN_F13R1_FB25_Msk: u32 = 0x1 << CAN_F13R1_FB25_Pos;
pub const CAN_F13R1_FB25: u32 = CAN_F13R1_FB25_Msk;
pub const CAN_F13R1_FB26_Pos: u32 = 26;
pub const CAN_F13R1_FB26_Msk: u32 = 0x1 << CAN_F13R1_FB26_Pos;
pub const CAN_F13R1_FB26: u32 = CAN_F13R1_FB26_Msk;
pub const CAN_F13R1_FB27_Pos: u32 = 27;
pub const CAN_F13R1_FB27_Msk: u32 = 0x1 << CAN_F13R1_FB27_Pos;
pub const CAN_F13R1_FB27: u32 = CAN_F13R1_FB27_Msk;
pub const CAN_F13R1_FB28_Pos: u32 = 28;
pub const CAN_F13R1_FB28_Msk: u32 = 0x1 << CAN_F13R1_FB28_Pos;
pub const CAN_F13R1_FB28: u32 = CAN_F13R1_FB28_Msk;
pub const CAN_F13R1_FB29_Pos: u32 = 29;
pub const CAN_F13R1_FB29_Msk: u32 = 0x1 << CAN_F13R1_FB29_Pos;
pub const CAN_F13R1_FB29: u32 = CAN_F13R1_FB29_Msk;
pub const CAN_F13R1_FB30_Pos: u32 = 30;
pub const CAN_F13R1_FB30_Msk: u32 = 0x1 << CAN_F13R1_FB30_Pos;
pub const CAN_F13R1_FB30: u32 = CAN_F13R1_FB30_Msk;
pub const CAN_F13R1_FB31_Pos: u32 = 31;
pub const CAN_F13R1_FB31_Msk: u32 = 0x1 << CAN_F13R1_FB31_Pos;
pub const CAN_F13R1_FB31: u32 = CAN_F13R1_FB31_Msk;
pub const CAN_F0R2_FB0_Pos: u32 = 0;
pub const CAN_F0R2_FB0_Msk: u32 = 0x1 << CAN_F0R2_FB0_Pos;
pub const CAN_F0R2_FB0: u32 = CAN_F0R2_FB0_Msk;
pub const CAN_F0R2_FB1_Pos: u32 = 1;
pub const CAN_F0R2_FB1_Msk: u32 = 0x1 << CAN_F0R2_FB1_Pos;
pub const CAN_F0R2_FB1: u32 = CAN_F0R2_FB1_Msk;
pub const CAN_F0R2_FB2_Pos: u32 = 2;
pub const CAN_F0R2_FB2_Msk: u32 = 0x1 << CAN_F0R2_FB2_Pos;
pub const CAN_F0R2_FB2: u32 = CAN_F0R2_FB2_Msk;
pub const CAN_F0R2_FB3_Pos: u32 = 3;
pub const CAN_F0R2_FB3_Msk: u32 = 0x1 << CAN_F0R2_FB3_Pos;
pub const CAN_F0R2_FB3: u32 = CAN_F0R2_FB3_Msk;
pub const CAN_F0R2_FB4_Pos: u32 = 4;
pub const CAN_F0R2_FB4_Msk: u32 = 0x1 << CAN_F0R2_FB4_Pos;
pub const CAN_F0R2_FB4: u32 = CAN_F0R2_FB4_Msk;
pub const CAN_F0R2_FB5_Pos: u32 = 5;
pub const CAN_F0R2_FB5_Msk: u32 = 0x1 << CAN_F0R2_FB5_Pos;
pub const CAN_F0R2_FB5: u32 = CAN_F0R2_FB5_Msk;
pub const CAN_F0R2_FB6_Pos: u32 = 6;
pub const CAN_F0R2_FB6_Msk: u32 = 0x1 << CAN_F0R2_FB6_Pos;
pub const CAN_F0R2_FB6: u32 = CAN_F0R2_FB6_Msk;
pub const CAN_F0R2_FB7_Pos: u32 = 7;
pub const CAN_F0R2_FB7_Msk: u32 = 0x1 << CAN_F0R2_FB7_Pos;
pub const CAN_F0R2_FB7: u32 = CAN_F0R2_FB7_Msk;
pub const CAN_F0R2_FB8_Pos: u32 = 8;
pub const CAN_F0R2_FB8_Msk: u32 = 0x1 << CAN_F0R2_FB8_Pos;
pub const CAN_F0R2_FB8: u32 = CAN_F0R2_FB8_Msk;
pub const CAN_F0R2_FB9_Pos: u32 = 9;
pub const CAN_F0R2_FB9_Msk: u32 = 0x1 << CAN_F0R2_FB9_Pos;
pub const CAN_F0R2_FB9: u32 = CAN_F0R2_FB9_Msk;
pub const CAN_F0R2_FB10_Pos: u32 = 10;
pub const CAN_F0R2_FB10_Msk: u32 = 0x1 << CAN_F0R2_FB10_Pos;
pub const CAN_F0R2_FB10: u32 = CAN_F0R2_FB10_Msk;
pub const CAN_F0R2_FB11_Pos: u32 = 11;
pub const CAN_F0R2_FB11_Msk: u32 = 0x1 << CAN_F0R2_FB11_Pos;
pub const CAN_F0R2_FB11: u32 = CAN_F0R2_FB11_Msk;
pub const CAN_F0R2_FB12_Pos: u32 = 12;
pub const CAN_F0R2_FB12_Msk: u32 = 0x1 << CAN_F0R2_FB12_Pos;
pub const CAN_F0R2_FB12: u32 = CAN_F0R2_FB12_Msk;
pub const CAN_F0R2_FB13_Pos: u32 = 13;
pub const CAN_F0R2_FB13_Msk: u32 = 0x1 << CAN_F0R2_FB13_Pos;
pub const CAN_F0R2_FB13: u32 = CAN_F0R2_FB13_Msk;
pub const CAN_F0R2_FB14_Pos: u32 = 14;
pub const CAN_F0R2_FB14_Msk: u32 = 0x1 << CAN_F0R2_FB14_Pos;
pub const CAN_F0R2_FB14: u32 = CAN_F0R2_FB14_Msk;
pub const CAN_F0R2_FB15_Pos: u32 = 15;
pub const CAN_F0R2_FB15_Msk: u32 = 0x1 << CAN_F0R2_FB15_Pos;
pub const CAN_F0R2_FB15: u32 = CAN_F0R2_FB15_Msk;
pub const CAN_F0R2_FB16_Pos: u32 = 16;
pub const CAN_F0R2_FB16_Msk: u32 = 0x1 << CAN_F0R2_FB16_Pos;
pub const CAN_F0R2_FB16: u32 = CAN_F0R2_FB16_Msk;
pub const CAN_F0R2_FB17_Pos: u32 = 17;
pub const CAN_F0R2_FB17_Msk: u32 = 0x1 << CAN_F0R2_FB17_Pos;
pub const CAN_F0R2_FB17: u32 = CAN_F0R2_FB17_Msk;
pub const CAN_F0R2_FB18_Pos: u32 = 18;
pub const CAN_F0R2_FB18_Msk: u32 = 0x1 << CAN_F0R2_FB18_Pos;
pub const CAN_F0R2_FB18: u32 = CAN_F0R2_FB18_Msk;
pub const CAN_F0R2_FB19_Pos: u32 = 19;
pub const CAN_F0R2_FB19_Msk: u32 = 0x1 << CAN_F0R2_FB19_Pos;
pub const CAN_F0R2_FB19: u32 = CAN_F0R2_FB19_Msk;
pub const CAN_F0R2_FB20_Pos: u32 = 20;
pub const CAN_F0R2_FB20_Msk: u32 = 0x1 << CAN_F0R2_FB20_Pos;
pub const CAN_F0R2_FB20: u32 = CAN_F0R2_FB20_Msk;
pub const CAN_F0R2_FB21_Pos: u32 = 21;
pub const CAN_F0R2_FB21_Msk: u32 = 0x1 << CAN_F0R2_FB21_Pos;
pub const CAN_F0R2_FB21: u32 = CAN_F0R2_FB21_Msk;
pub const CAN_F0R2_FB22_Pos: u32 = 22;
pub const CAN_F0R2_FB22_Msk: u32 = 0x1 << CAN_F0R2_FB22_Pos;
pub const CAN_F0R2_FB22: u32 = CAN_F0R2_FB22_Msk;
pub const CAN_F0R2_FB23_Pos: u32 = 23;
pub const CAN_F0R2_FB23_Msk: u32 = 0x1 << CAN_F0R2_FB23_Pos;
pub const CAN_F0R2_FB23: u32 = CAN_F0R2_FB23_Msk;
pub const CAN_F0R2_FB24_Pos: u32 = 24;
pub const CAN_F0R2_FB24_Msk: u32 = 0x1 << CAN_F0R2_FB24_Pos;
pub const CAN_F0R2_FB24: u32 = CAN_F0R2_FB24_Msk;
pub const CAN_F0R2_FB25_Pos: u32 = 25;
pub const CAN_F0R2_FB25_Msk: u32 = 0x1 << CAN_F0R2_FB25_Pos;
pub const CAN_F0R2_FB25: u32 = CAN_F0R2_FB25_Msk;
pub const CAN_F0R2_FB26_Pos: u32 = 26;
pub const CAN_F0R2_FB26_Msk: u32 = 0x1 << CAN_F0R2_FB26_Pos;
pub const CAN_F0R2_FB26: u32 = CAN_F0R2_FB26_Msk;
pub const CAN_F0R2_FB27_Pos: u32 = 27;
pub const CAN_F0R2_FB27_Msk: u32 = 0x1 << CAN_F0R2_FB27_Pos;
pub const CAN_F0R2_FB27: u32 = CAN_F0R2_FB27_Msk;
pub const CAN_F0R2_FB28_Pos: u32 = 28;
pub const CAN_F0R2_FB28_Msk: u32 = 0x1 << CAN_F0R2_FB28_Pos;
pub const CAN_F0R2_FB28: u32 = CAN_F0R2_FB28_Msk;
pub const CAN_F0R2_FB29_Pos: u32 = 29;
pub const CAN_F0R2_FB29_Msk: u32 = 0x1 << CAN_F0R2_FB29_Pos;
pub const CAN_F0R2_FB29: u32 = CAN_F0R2_FB29_Msk;
pub const CAN_F0R2_FB30_Pos: u32 = 30;
pub const CAN_F0R2_FB30_Msk: u32 = 0x1 << CAN_F0R2_FB30_Pos;
pub const CAN_F0R2_FB30: u32 = CAN_F0R2_FB30_Msk;
pub const CAN_F0R2_FB31_Pos: u32 = 31;
pub const CAN_F0R2_FB31_Msk: u32 = 0x1 << CAN_F0R2_FB31_Pos;
pub const CAN_F0R2_FB31: u32 = CAN_F0R2_FB31_Msk;
pub const CAN_F1R2_FB0_Pos: u32 = 0;
pub const CAN_F1R2_FB0_Msk: u32 = 0x1 << CAN_F1R2_FB0_Pos;
pub const CAN_F1R2_FB0: u32 = CAN_F1R2_FB0_Msk;
pub const CAN_F1R2_FB1_Pos: u32 = 1;
pub const CAN_F1R2_FB1_Msk: u32 = 0x1 << CAN_F1R2_FB1_Pos;
pub const CAN_F1R2_FB1: u32 = CAN_F1R2_FB1_Msk;
pub const CAN_F1R2_FB2_Pos: u32 = 2;
pub const CAN_F1R2_FB2_Msk: u32 = 0x1 << CAN_F1R2_FB2_Pos;
pub const CAN_F1R2_FB2: u32 = CAN_F1R2_FB2_Msk;
pub const CAN_F1R2_FB3_Pos: u32 = 3;
pub const CAN_F1R2_FB3_Msk: u32 = 0x1 << CAN_F1R2_FB3_Pos;
pub const CAN_F1R2_FB3: u32 = CAN_F1R2_FB3_Msk;
pub const CAN_F1R2_FB4_Pos: u32 = 4;
pub const CAN_F1R2_FB4_Msk: u32 = 0x1 << CAN_F1R2_FB4_Pos;
pub const CAN_F1R2_FB4: u32 = CAN_F1R2_FB4_Msk;
pub const CAN_F1R2_FB5_Pos: u32 = 5;
pub const CAN_F1R2_FB5_Msk: u32 = 0x1 << CAN_F1R2_FB5_Pos;
pub const CAN_F1R2_FB5: u32 = CAN_F1R2_FB5_Msk;
pub const CAN_F1R2_FB6_Pos: u32 = 6;
pub const CAN_F1R2_FB6_Msk: u32 = 0x1 << CAN_F1R2_FB6_Pos;
pub const CAN_F1R2_FB6: u32 = CAN_F1R2_FB6_Msk;
pub const CAN_F1R2_FB7_Pos: u32 = 7;
pub const CAN_F1R2_FB7_Msk: u32 = 0x1 << CAN_F1R2_FB7_Pos;
pub const CAN_F1R2_FB7: u32 = CAN_F1R2_FB7_Msk;
pub const CAN_F1R2_FB8_Pos: u32 = 8;
pub const CAN_F1R2_FB8_Msk: u32 = 0x1 << CAN_F1R2_FB8_Pos;
pub const CAN_F1R2_FB8: u32 = CAN_F1R2_FB8_Msk;
pub const CAN_F1R2_FB9_Pos: u32 = 9;
pub const CAN_F1R2_FB9_Msk: u32 = 0x1 << CAN_F1R2_FB9_Pos;
pub const CAN_F1R2_FB9: u32 = CAN_F1R2_FB9_Msk;
pub const CAN_F1R2_FB10_Pos: u32 = 10;
pub const CAN_F1R2_FB10_Msk: u32 = 0x1 << CAN_F1R2_FB10_Pos;
pub const CAN_F1R2_FB10: u32 = CAN_F1R2_FB10_Msk;
pub const CAN_F1R2_FB11_Pos: u32 = 11;
pub const CAN_F1R2_FB11_Msk: u32 = 0x1 << CAN_F1R2_FB11_Pos;
pub const CAN_F1R2_FB11: u32 = CAN_F1R2_FB11_Msk;
pub const CAN_F1R2_FB12_Pos: u32 = 12;
pub const CAN_F1R2_FB12_Msk: u32 = 0x1 << CAN_F1R2_FB12_Pos;
pub const CAN_F1R2_FB12: u32 = CAN_F1R2_FB12_Msk;
pub const CAN_F1R2_FB13_Pos: u32 = 13;
pub const CAN_F1R2_FB13_Msk: u32 = 0x1 << CAN_F1R2_FB13_Pos;
pub const CAN_F1R2_FB13: u32 = CAN_F1R2_FB13_Msk;
pub const CAN_F1R2_FB14_Pos: u32 = 14;
pub const CAN_F1R2_FB14_Msk: u32 = 0x1 << CAN_F1R2_FB14_Pos;
pub const CAN_F1R2_FB14: u32 = CAN_F1R2_FB14_Msk;
pub const CAN_F1R2_FB15_Pos: u32 = 15;
pub const CAN_F1R2_FB15_Msk: u32 = 0x1 << CAN_F1R2_FB15_Pos;
pub const CAN_F1R2_FB15: u32 = CAN_F1R2_FB15_Msk;
pub const CAN_F1R2_FB16_Pos: u32 = 16;
pub const CAN_F1R2_FB16_Msk: u32 = 0x1 << CAN_F1R2_FB16_Pos;
pub const CAN_F1R2_FB16: u32 = CAN_F1R2_FB16_Msk;
pub const CAN_F1R2_FB17_Pos: u32 = 17;
pub const CAN_F1R2_FB17_Msk: u32 = 0x1 << CAN_F1R2_FB17_Pos;
pub const CAN_F1R2_FB17: u32 = CAN_F1R2_FB17_Msk;
pub const CAN_F1R2_FB18_Pos: u32 = 18;
pub const CAN_F1R2_FB18_Msk: u32 = 0x1 << CAN_F1R2_FB18_Pos;
pub const CAN_F1R2_FB18: u32 = CAN_F1R2_FB18_Msk;
pub const CAN_F1R2_FB19_Pos: u32 = 19;
pub const CAN_F1R2_FB19_Msk: u32 = 0x1 << CAN_F1R2_FB19_Pos;
pub const CAN_F1R2_FB19: u32 = CAN_F1R2_FB19_Msk;
pub const CAN_F1R2_FB20_Pos: u32 = 20;
pub const CAN_F1R2_FB20_Msk: u32 = 0x1 << CAN_F1R2_FB20_Pos;
pub const CAN_F1R2_FB20: u32 = CAN_F1R2_FB20_Msk;
pub const CAN_F1R2_FB21_Pos: u32 = 21;
pub const CAN_F1R2_FB21_Msk: u32 = 0x1 << CAN_F1R2_FB21_Pos;
pub const CAN_F1R2_FB21: u32 = CAN_F1R2_FB21_Msk;
pub const CAN_F1R2_FB22_Pos: u32 = 22;
pub const CAN_F1R2_FB22_Msk: u32 = 0x1 << CAN_F1R2_FB22_Pos;
pub const CAN_F1R2_FB22: u32 = CAN_F1R2_FB22_Msk;
pub const CAN_F1R2_FB23_Pos: u32 = 23;
pub const CAN_F1R2_FB23_Msk: u32 = 0x1 << CAN_F1R2_FB23_Pos;
pub const CAN_F1R2_FB23: u32 = CAN_F1R2_FB23_Msk;
pub const CAN_F1R2_FB24_Pos: u32 = 24;
pub const CAN_F1R2_FB24_Msk: u32 = 0x1 << CAN_F1R2_FB24_Pos;
pub const CAN_F1R2_FB24: u32 = CAN_F1R2_FB24_Msk;
pub const CAN_F1R2_FB25_Pos: u32 = 25;
pub const CAN_F1R2_FB25_Msk: u32 = 0x1 << CAN_F1R2_FB25_Pos;
pub const CAN_F1R2_FB25: u32 = CAN_F1R2_FB25_Msk;
pub const CAN_F1R2_FB26_Pos: u32 = 26;
pub const CAN_F1R2_FB26_Msk: u32 = 0x1 << CAN_F1R2_FB26_Pos;
pub const CAN_F1R2_FB26: u32 = CAN_F1R2_FB26_Msk;
pub const CAN_F1R2_FB27_Pos: u32 = 27;
pub const CAN_F1R2_FB27_Msk: u32 = 0x1 << CAN_F1R2_FB27_Pos;
pub const CAN_F1R2_FB27: u32 = CAN_F1R2_FB27_Msk;
pub const CAN_F1R2_FB28_Pos: u32 = 28;
pub const CAN_F1R2_FB28_Msk: u32 = 0x1 << CAN_F1R2_FB28_Pos;
pub const CAN_F1R2_FB28: u32 = CAN_F1R2_FB28_Msk;
pub const CAN_F1R2_FB29_Pos: u32 = 29;
pub const CAN_F1R2_FB29_Msk: u32 = 0x1 << CAN_F1R2_FB29_Pos;
pub const CAN_F1R2_FB29: u32 = CAN_F1R2_FB29_Msk;
pub const CAN_F1R2_FB30_Pos: u32 = 30;
pub const CAN_F1R2_FB30_Msk: u32 = 0x1 << CAN_F1R2_FB30_Pos;
pub const CAN_F1R2_FB30: u32 = CAN_F1R2_FB30_Msk;
pub const CAN_F1R2_FB31_Pos: u32 = 31;
pub const CAN_F1R2_FB31_Msk: u32 = 0x1 << CAN_F1R2_FB31_Pos;
pub const CAN_F1R2_FB31: u32 = CAN_F1R2_FB31_Msk;
pub const CAN_F2R2_FB0_Pos: u32 = 0;
pub const CAN_F2R2_FB0_Msk: u32 = 0x1 << CAN_F2R2_FB0_Pos;
pub const CAN_F2R2_FB0: u32 = CAN_F2R2_FB0_Msk;
pub const CAN_F2R2_FB1_Pos: u32 = 1;
pub const CAN_F2R2_FB1_Msk: u32 = 0x1 << CAN_F2R2_FB1_Pos;
pub const CAN_F2R2_FB1: u32 = CAN_F2R2_FB1_Msk;
pub const CAN_F2R2_FB2_Pos: u32 = 2;
pub const CAN_F2R2_FB2_Msk: u32 = 0x1 << CAN_F2R2_FB2_Pos;
pub const CAN_F2R2_FB2: u32 = CAN_F2R2_FB2_Msk;
pub const CAN_F2R2_FB3_Pos: u32 = 3;
pub const CAN_F2R2_FB3_Msk: u32 = 0x1 << CAN_F2R2_FB3_Pos;
pub const CAN_F2R2_FB3: u32 = CAN_F2R2_FB3_Msk;
pub const CAN_F2R2_FB4_Pos: u32 = 4;
pub const CAN_F2R2_FB4_Msk: u32 = 0x1 << CAN_F2R2_FB4_Pos;
pub const CAN_F2R2_FB4: u32 = CAN_F2R2_FB4_Msk;
pub const CAN_F2R2_FB5_Pos: u32 = 5;
pub const CAN_F2R2_FB5_Msk: u32 = 0x1 << CAN_F2R2_FB5_Pos;
pub const CAN_F2R2_FB5: u32 = CAN_F2R2_FB5_Msk;
pub const CAN_F2R2_FB6_Pos: u32 = 6;
pub const CAN_F2R2_FB6_Msk: u32 = 0x1 << CAN_F2R2_FB6_Pos;
pub const CAN_F2R2_FB6: u32 = CAN_F2R2_FB6_Msk;
pub const CAN_F2R2_FB7_Pos: u32 = 7;
pub const CAN_F2R2_FB7_Msk: u32 = 0x1 << CAN_F2R2_FB7_Pos;
pub const CAN_F2R2_FB7: u32 = CAN_F2R2_FB7_Msk;
pub const CAN_F2R2_FB8_Pos: u32 = 8;
pub const CAN_F2R2_FB8_Msk: u32 = 0x1 << CAN_F2R2_FB8_Pos;
pub const CAN_F2R2_FB8: u32 = CAN_F2R2_FB8_Msk;
pub const CAN_F2R2_FB9_Pos: u32 = 9;
pub const CAN_F2R2_FB9_Msk: u32 = 0x1 << CAN_F2R2_FB9_Pos;
pub const CAN_F2R2_FB9: u32 = CAN_F2R2_FB9_Msk;
pub const CAN_F2R2_FB10_Pos: u32 = 10;
pub const CAN_F2R2_FB10_Msk: u32 = 0x1 << CAN_F2R2_FB10_Pos;
pub const CAN_F2R2_FB10: u32 = CAN_F2R2_FB10_Msk;
pub const CAN_F2R2_FB11_Pos: u32 = 11;
pub const CAN_F2R2_FB11_Msk: u32 = 0x1 << CAN_F2R2_FB11_Pos;
pub const CAN_F2R2_FB11: u32 = CAN_F2R2_FB11_Msk;
pub const CAN_F2R2_FB12_Pos: u32 = 12;
pub const CAN_F2R2_FB12_Msk: u32 = 0x1 << CAN_F2R2_FB12_Pos;
pub const CAN_F2R2_FB12: u32 = CAN_F2R2_FB12_Msk;
pub const CAN_F2R2_FB13_Pos: u32 = 13;
pub const CAN_F2R2_FB13_Msk: u32 = 0x1 << CAN_F2R2_FB13_Pos;
pub const CAN_F2R2_FB13: u32 = CAN_F2R2_FB13_Msk;
pub const CAN_F2R2_FB14_Pos: u32 = 14;
pub const CAN_F2R2_FB14_Msk: u32 = 0x1 << CAN_F2R2_FB14_Pos;
pub const CAN_F2R2_FB14: u32 = CAN_F2R2_FB14_Msk;
pub const CAN_F2R2_FB15_Pos: u32 = 15;
pub const CAN_F2R2_FB15_Msk: u32 = 0x1 << CAN_F2R2_FB15_Pos;
pub const CAN_F2R2_FB15: u32 = CAN_F2R2_FB15_Msk;
pub const CAN_F2R2_FB16_Pos: u32 = 16;
pub const CAN_F2R2_FB16_Msk: u32 = 0x1 << CAN_F2R2_FB16_Pos;
pub const CAN_F2R2_FB16: u32 = CAN_F2R2_FB16_Msk;
pub const CAN_F2R2_FB17_Pos: u32 = 17;
pub const CAN_F2R2_FB17_Msk: u32 = 0x1 << CAN_F2R2_FB17_Pos;
pub const CAN_F2R2_FB17: u32 = CAN_F2R2_FB17_Msk;
pub const CAN_F2R2_FB18_Pos: u32 = 18;
pub const CAN_F2R2_FB18_Msk: u32 = 0x1 << CAN_F2R2_FB18_Pos;
pub const CAN_F2R2_FB18: u32 = CAN_F2R2_FB18_Msk;
pub const CAN_F2R2_FB19_Pos: u32 = 19;
pub const CAN_F2R2_FB19_Msk: u32 = 0x1 << CAN_F2R2_FB19_Pos;
pub const CAN_F2R2_FB19: u32 = CAN_F2R2_FB19_Msk;
pub const CAN_F2R2_FB20_Pos: u32 = 20;
pub const CAN_F2R2_FB20_Msk: u32 = 0x1 << CAN_F2R2_FB20_Pos;
pub const CAN_F2R2_FB20: u32 = CAN_F2R2_FB20_Msk;
pub const CAN_F2R2_FB21_Pos: u32 = 21;
pub const CAN_F2R2_FB21_Msk: u32 = 0x1 << CAN_F2R2_FB21_Pos;
pub const CAN_F2R2_FB21: u32 = CAN_F2R2_FB21_Msk;
pub const CAN_F2R2_FB22_Pos: u32 = 22;
pub const CAN_F2R2_FB22_Msk: u32 = 0x1 << CAN_F2R2_FB22_Pos;
pub const CAN_F2R2_FB22: u32 = CAN_F2R2_FB22_Msk;
pub const CAN_F2R2_FB23_Pos: u32 = 23;
pub const CAN_F2R2_FB23_Msk: u32 = 0x1 << CAN_F2R2_FB23_Pos;
pub const CAN_F2R2_FB23: u32 = CAN_F2R2_FB23_Msk;
pub const CAN_F2R2_FB24_Pos: u32 = 24;
pub const CAN_F2R2_FB24_Msk: u32 = 0x1 << CAN_F2R2_FB24_Pos;
pub const CAN_F2R2_FB24: u32 = CAN_F2R2_FB24_Msk;
pub const CAN_F2R2_FB25_Pos: u32 = 25;
pub const CAN_F2R2_FB25_Msk: u32 = 0x1 << CAN_F2R2_FB25_Pos;
pub const CAN_F2R2_FB25: u32 = CAN_F2R2_FB25_Msk;
pub const CAN_F2R2_FB26_Pos: u32 = 26;
pub const CAN_F2R2_FB26_Msk: u32 = 0x1 << CAN_F2R2_FB26_Pos;
pub const CAN_F2R2_FB26: u32 = CAN_F2R2_FB26_Msk;
pub const CAN_F2R2_FB27_Pos: u32 = 27;
pub const CAN_F2R2_FB27_Msk: u32 = 0x1 << CAN_F2R2_FB27_Pos;
pub const CAN_F2R2_FB27: u32 = CAN_F2R2_FB27_Msk;
pub const CAN_F2R2_FB28_Pos: u32 = 28;
pub const CAN_F2R2_FB28_Msk: u32 = 0x1 << CAN_F2R2_FB28_Pos;
pub const CAN_F2R2_FB28: u32 = CAN_F2R2_FB28_Msk;
pub const CAN_F2R2_FB29_Pos: u32 = 29;
pub const CAN_F2R2_FB29_Msk: u32 = 0x1 << CAN_F2R2_FB29_Pos;
pub const CAN_F2R2_FB29: u32 = CAN_F2R2_FB29_Msk;
pub const CAN_F2R2_FB30_Pos: u32 = 30;
pub const CAN_F2R2_FB30_Msk: u32 = 0x1 << CAN_F2R2_FB30_Pos;
pub const CAN_F2R2_FB30: u32 = CAN_F2R2_FB30_Msk;
pub const CAN_F2R2_FB31_Pos: u32 = 31;
pub const CAN_F2R2_FB31_Msk: u32 = 0x1 << CAN_F2R2_FB31_Pos;
pub const CAN_F2R2_FB31: u32 = CAN_F2R2_FB31_Msk;
pub const CAN_F3R2_FB0_Pos: u32 = 0;
pub const CAN_F3R2_FB0_Msk: u32 = 0x1 << CAN_F3R2_FB0_Pos;
pub const CAN_F3R2_FB0: u32 = CAN_F3R2_FB0_Msk;
pub const CAN_F3R2_FB1_Pos: u32 = 1;
pub const CAN_F3R2_FB1_Msk: u32 = 0x1 << CAN_F3R2_FB1_Pos;
pub const CAN_F3R2_FB1: u32 = CAN_F3R2_FB1_Msk;
pub const CAN_F3R2_FB2_Pos: u32 = 2;
pub const CAN_F3R2_FB2_Msk: u32 = 0x1 << CAN_F3R2_FB2_Pos;
pub const CAN_F3R2_FB2: u32 = CAN_F3R2_FB2_Msk;
pub const CAN_F3R2_FB3_Pos: u32 = 3;
pub const CAN_F3R2_FB3_Msk: u32 = 0x1 << CAN_F3R2_FB3_Pos;
pub const CAN_F3R2_FB3: u32 = CAN_F3R2_FB3_Msk;
pub const CAN_F3R2_FB4_Pos: u32 = 4;
pub const CAN_F3R2_FB4_Msk: u32 = 0x1 << CAN_F3R2_FB4_Pos;
pub const CAN_F3R2_FB4: u32 = CAN_F3R2_FB4_Msk;
pub const CAN_F3R2_FB5_Pos: u32 = 5;
pub const CAN_F3R2_FB5_Msk: u32 = 0x1 << CAN_F3R2_FB5_Pos;
pub const CAN_F3R2_FB5: u32 = CAN_F3R2_FB5_Msk;
pub const CAN_F3R2_FB6_Pos: u32 = 6;
pub const CAN_F3R2_FB6_Msk: u32 = 0x1 << CAN_F3R2_FB6_Pos;
pub const CAN_F3R2_FB6: u32 = CAN_F3R2_FB6_Msk;
pub const CAN_F3R2_FB7_Pos: u32 = 7;
pub const CAN_F3R2_FB7_Msk: u32 = 0x1 << CAN_F3R2_FB7_Pos;
pub const CAN_F3R2_FB7: u32 = CAN_F3R2_FB7_Msk;
pub const CAN_F3R2_FB8_Pos: u32 = 8;
pub const CAN_F3R2_FB8_Msk: u32 = 0x1 << CAN_F3R2_FB8_Pos;
pub const CAN_F3R2_FB8: u32 = CAN_F3R2_FB8_Msk;
pub const CAN_F3R2_FB9_Pos: u32 = 9;
pub const CAN_F3R2_FB9_Msk: u32 = 0x1 << CAN_F3R2_FB9_Pos;
pub const CAN_F3R2_FB9: u32 = CAN_F3R2_FB9_Msk;
pub const CAN_F3R2_FB10_Pos: u32 = 10;
pub const CAN_F3R2_FB10_Msk: u32 = 0x1 << CAN_F3R2_FB10_Pos;
pub const CAN_F3R2_FB10: u32 = CAN_F3R2_FB10_Msk;
pub const CAN_F3R2_FB11_Pos: u32 = 11;
pub const CAN_F3R2_FB11_Msk: u32 = 0x1 << CAN_F3R2_FB11_Pos;
pub const CAN_F3R2_FB11: u32 = CAN_F3R2_FB11_Msk;
pub const CAN_F3R2_FB12_Pos: u32 = 12;
pub const CAN_F3R2_FB12_Msk: u32 = 0x1 << CAN_F3R2_FB12_Pos;
pub const CAN_F3R2_FB12: u32 = CAN_F3R2_FB12_Msk;
pub const CAN_F3R2_FB13_Pos: u32 = 13;
pub const CAN_F3R2_FB13_Msk: u32 = 0x1 << CAN_F3R2_FB13_Pos;
pub const CAN_F3R2_FB13: u32 = CAN_F3R2_FB13_Msk;
pub const CAN_F3R2_FB14_Pos: u32 = 14;
pub const CAN_F3R2_FB14_Msk: u32 = 0x1 << CAN_F3R2_FB14_Pos;
pub const CAN_F3R2_FB14: u32 = CAN_F3R2_FB14_Msk;
pub const CAN_F3R2_FB15_Pos: u32 = 15;
pub const CAN_F3R2_FB15_Msk: u32 = 0x1 << CAN_F3R2_FB15_Pos;
pub const CAN_F3R2_FB15: u32 = CAN_F3R2_FB15_Msk;
pub const CAN_F3R2_FB16_Pos: u32 = 16;
pub const CAN_F3R2_FB16_Msk: u32 = 0x1 << CAN_F3R2_FB16_Pos;
pub const CAN_F3R2_FB16: u32 = CAN_F3R2_FB16_Msk;
pub const CAN_F3R2_FB17_Pos: u32 = 17;
pub const CAN_F3R2_FB17_Msk: u32 = 0x1 << CAN_F3R2_FB17_Pos;
pub const CAN_F3R2_FB17: u32 = CAN_F3R2_FB17_Msk;
pub const CAN_F3R2_FB18_Pos: u32 = 18;
pub const CAN_F3R2_FB18_Msk: u32 = 0x1 << CAN_F3R2_FB18_Pos;
pub const CAN_F3R2_FB18: u32 = CAN_F3R2_FB18_Msk;
pub const CAN_F3R2_FB19_Pos: u32 = 19;
pub const CAN_F3R2_FB19_Msk: u32 = 0x1 << CAN_F3R2_FB19_Pos;
pub const CAN_F3R2_FB19: u32 = CAN_F3R2_FB19_Msk;
pub const CAN_F3R2_FB20_Pos: u32 = 20;
pub const CAN_F3R2_FB20_Msk: u32 = 0x1 << CAN_F3R2_FB20_Pos;
pub const CAN_F3R2_FB20: u32 = CAN_F3R2_FB20_Msk;
pub const CAN_F3R2_FB21_Pos: u32 = 21;
pub const CAN_F3R2_FB21_Msk: u32 = 0x1 << CAN_F3R2_FB21_Pos;
pub const CAN_F3R2_FB21: u32 = CAN_F3R2_FB21_Msk;
pub const CAN_F3R2_FB22_Pos: u32 = 22;
pub const CAN_F3R2_FB22_Msk: u32 = 0x1 << CAN_F3R2_FB22_Pos;
pub const CAN_F3R2_FB22: u32 = CAN_F3R2_FB22_Msk;
pub const CAN_F3R2_FB23_Pos: u32 = 23;
pub const CAN_F3R2_FB23_Msk: u32 = 0x1 << CAN_F3R2_FB23_Pos;
pub const CAN_F3R2_FB23: u32 = CAN_F3R2_FB23_Msk;
pub const CAN_F3R2_FB24_Pos: u32 = 24;
pub const CAN_F3R2_FB24_Msk: u32 = 0x1 << CAN_F3R2_FB24_Pos;
pub const CAN_F3R2_FB24: u32 = CAN_F3R2_FB24_Msk;
pub const CAN_F3R2_FB25_Pos: u32 = 25;
pub const CAN_F3R2_FB25_Msk: u32 = 0x1 << CAN_F3R2_FB25_Pos;
pub const CAN_F3R2_FB25: u32 = CAN_F3R2_FB25_Msk;
pub const CAN_F3R2_FB26_Pos: u32 = 26;
pub const CAN_F3R2_FB26_Msk: u32 = 0x1 << CAN_F3R2_FB26_Pos;
pub const CAN_F3R2_FB26: u32 = CAN_F3R2_FB26_Msk;
pub const CAN_F3R2_FB27_Pos: u32 = 27;
pub const CAN_F3R2_FB27_Msk: u32 = 0x1 << CAN_F3R2_FB27_Pos;
pub const CAN_F3R2_FB27: u32 = CAN_F3R2_FB27_Msk;
pub const CAN_F3R2_FB28_Pos: u32 = 28;
pub const CAN_F3R2_FB28_Msk: u32 = 0x1 << CAN_F3R2_FB28_Pos;
pub const CAN_F3R2_FB28: u32 = CAN_F3R2_FB28_Msk;
pub const CAN_F3R2_FB29_Pos: u32 = 29;
pub const CAN_F3R2_FB29_Msk: u32 = 0x1 << CAN_F3R2_FB29_Pos;
pub const CAN_F3R2_FB29: u32 = CAN_F3R2_FB29_Msk;
pub const CAN_F3R2_FB30_Pos: u32 = 30;
pub const CAN_F3R2_FB30_Msk: u32 = 0x1 << CAN_F3R2_FB30_Pos;
pub const CAN_F3R2_FB30: u32 = CAN_F3R2_FB30_Msk;
pub const CAN_F3R2_FB31_Pos: u32 = 31;
pub const CAN_F3R2_FB31_Msk: u32 = 0x1 << CAN_F3R2_FB31_Pos;
pub const CAN_F3R2_FB31: u32 = CAN_F3R2_FB31_Msk;
pub const CAN_F4R2_FB0_Pos: u32 = 0;
pub const CAN_F4R2_FB0_Msk: u32 = 0x1 << CAN_F4R2_FB0_Pos;
pub const CAN_F4R2_FB0: u32 = CAN_F4R2_FB0_Msk;
pub const CAN_F4R2_FB1_Pos: u32 = 1;
pub const CAN_F4R2_FB1_Msk: u32 = 0x1 << CAN_F4R2_FB1_Pos;
pub const CAN_F4R2_FB1: u32 = CAN_F4R2_FB1_Msk;
pub const CAN_F4R2_FB2_Pos: u32 = 2;
pub const CAN_F4R2_FB2_Msk: u32 = 0x1 << CAN_F4R2_FB2_Pos;
pub const CAN_F4R2_FB2: u32 = CAN_F4R2_FB2_Msk;
pub const CAN_F4R2_FB3_Pos: u32 = 3;
pub const CAN_F4R2_FB3_Msk: u32 = 0x1 << CAN_F4R2_FB3_Pos;
pub const CAN_F4R2_FB3: u32 = CAN_F4R2_FB3_Msk;
pub const CAN_F4R2_FB4_Pos: u32 = 4;
pub const CAN_F4R2_FB4_Msk: u32 = 0x1 << CAN_F4R2_FB4_Pos;
pub const CAN_F4R2_FB4: u32 = CAN_F4R2_FB4_Msk;
pub const CAN_F4R2_FB5_Pos: u32 = 5;
pub const CAN_F4R2_FB5_Msk: u32 = 0x1 << CAN_F4R2_FB5_Pos;
pub const CAN_F4R2_FB5: u32 = CAN_F4R2_FB5_Msk;
pub const CAN_F4R2_FB6_Pos: u32 = 6;
pub const CAN_F4R2_FB6_Msk: u32 = 0x1 << CAN_F4R2_FB6_Pos;
pub const CAN_F4R2_FB6: u32 = CAN_F4R2_FB6_Msk;
pub const CAN_F4R2_FB7_Pos: u32 = 7;
pub const CAN_F4R2_FB7_Msk: u32 = 0x1 << CAN_F4R2_FB7_Pos;
pub const CAN_F4R2_FB7: u32 = CAN_F4R2_FB7_Msk;
pub const CAN_F4R2_FB8_Pos: u32 = 8;
pub const CAN_F4R2_FB8_Msk: u32 = 0x1 << CAN_F4R2_FB8_Pos;
pub const CAN_F4R2_FB8: u32 = CAN_F4R2_FB8_Msk;
pub const CAN_F4R2_FB9_Pos: u32 = 9;
pub const CAN_F4R2_FB9_Msk: u32 = 0x1 << CAN_F4R2_FB9_Pos;
pub const CAN_F4R2_FB9: u32 = CAN_F4R2_FB9_Msk;
pub const CAN_F4R2_FB10_Pos: u32 = 10;
pub const CAN_F4R2_FB10_Msk: u32 = 0x1 << CAN_F4R2_FB10_Pos;
pub const CAN_F4R2_FB10: u32 = CAN_F4R2_FB10_Msk;
pub const CAN_F4R2_FB11_Pos: u32 = 11;
pub const CAN_F4R2_FB11_Msk: u32 = 0x1 << CAN_F4R2_FB11_Pos;
pub const CAN_F4R2_FB11: u32 = CAN_F4R2_FB11_Msk;
pub const CAN_F4R2_FB12_Pos: u32 = 12;
pub const CAN_F4R2_FB12_Msk: u32 = 0x1 << CAN_F4R2_FB12_Pos;
pub const CAN_F4R2_FB12: u32 = CAN_F4R2_FB12_Msk;
pub const CAN_F4R2_FB13_Pos: u32 = 13;
pub const CAN_F4R2_FB13_Msk: u32 = 0x1 << CAN_F4R2_FB13_Pos;
pub const CAN_F4R2_FB13: u32 = CAN_F4R2_FB13_Msk;
pub const CAN_F4R2_FB14_Pos: u32 = 14;
pub const CAN_F4R2_FB14_Msk: u32 = 0x1 << CAN_F4R2_FB14_Pos;
pub const CAN_F4R2_FB14: u32 = CAN_F4R2_FB14_Msk;
pub const CAN_F4R2_FB15_Pos: u32 = 15;
pub const CAN_F4R2_FB15_Msk: u32 = 0x1 << CAN_F4R2_FB15_Pos;
pub const CAN_F4R2_FB15: u32 = CAN_F4R2_FB15_Msk;
pub const CAN_F4R2_FB16_Pos: u32 = 16;
pub const CAN_F4R2_FB16_Msk: u32 = 0x1 << CAN_F4R2_FB16_Pos;
pub const CAN_F4R2_FB16: u32 = CAN_F4R2_FB16_Msk;
pub const CAN_F4R2_FB17_Pos: u32 = 17;
pub const CAN_F4R2_FB17_Msk: u32 = 0x1 << CAN_F4R2_FB17_Pos;
pub const CAN_F4R2_FB17: u32 = CAN_F4R2_FB17_Msk;
pub const CAN_F4R2_FB18_Pos: u32 = 18;
pub const CAN_F4R2_FB18_Msk: u32 = 0x1 << CAN_F4R2_FB18_Pos;
pub const CAN_F4R2_FB18: u32 = CAN_F4R2_FB18_Msk;
pub const CAN_F4R2_FB19_Pos: u32 = 19;
pub const CAN_F4R2_FB19_Msk: u32 = 0x1 << CAN_F4R2_FB19_Pos;
pub const CAN_F4R2_FB19: u32 = CAN_F4R2_FB19_Msk;
pub const CAN_F4R2_FB20_Pos: u32 = 20;
pub const CAN_F4R2_FB20_Msk: u32 = 0x1 << CAN_F4R2_FB20_Pos;
pub const CAN_F4R2_FB20: u32 = CAN_F4R2_FB20_Msk;
pub const CAN_F4R2_FB21_Pos: u32 = 21;
pub const CAN_F4R2_FB21_Msk: u32 = 0x1 << CAN_F4R2_FB21_Pos;
pub const CAN_F4R2_FB21: u32 = CAN_F4R2_FB21_Msk;
pub const CAN_F4R2_FB22_Pos: u32 = 22;
pub const CAN_F4R2_FB22_Msk: u32 = 0x1 << CAN_F4R2_FB22_Pos;
pub const CAN_F4R2_FB22: u32 = CAN_F4R2_FB22_Msk;
pub const CAN_F4R2_FB23_Pos: u32 = 23;
pub const CAN_F4R2_FB23_Msk: u32 = 0x1 << CAN_F4R2_FB23_Pos;
pub const CAN_F4R2_FB23: u32 = CAN_F4R2_FB23_Msk;
pub const CAN_F4R2_FB24_Pos: u32 = 24;
pub const CAN_F4R2_FB24_Msk: u32 = 0x1 << CAN_F4R2_FB24_Pos;
pub const CAN_F4R2_FB24: u32 = CAN_F4R2_FB24_Msk;
pub const CAN_F4R2_FB25_Pos: u32 = 25;
pub const CAN_F4R2_FB25_Msk: u32 = 0x1 << CAN_F4R2_FB25_Pos;
pub const CAN_F4R2_FB25: u32 = CAN_F4R2_FB25_Msk;
pub const CAN_F4R2_FB26_Pos: u32 = 26;
pub const CAN_F4R2_FB26_Msk: u32 = 0x1 << CAN_F4R2_FB26_Pos;
pub const CAN_F4R2_FB26: u32 = CAN_F4R2_FB26_Msk;
pub const CAN_F4R2_FB27_Pos: u32 = 27;
pub const CAN_F4R2_FB27_Msk: u32 = 0x1 << CAN_F4R2_FB27_Pos;
pub const CAN_F4R2_FB27: u32 = CAN_F4R2_FB27_Msk;
pub const CAN_F4R2_FB28_Pos: u32 = 28;
pub const CAN_F4R2_FB28_Msk: u32 = 0x1 << CAN_F4R2_FB28_Pos;
pub const CAN_F4R2_FB28: u32 = CAN_F4R2_FB28_Msk;
pub const CAN_F4R2_FB29_Pos: u32 = 29;
pub const CAN_F4R2_FB29_Msk: u32 = 0x1 << CAN_F4R2_FB29_Pos;
pub const CAN_F4R2_FB29: u32 = CAN_F4R2_FB29_Msk;
pub const CAN_F4R2_FB30_Pos: u32 = 30;
pub const CAN_F4R2_FB30_Msk: u32 = 0x1 << CAN_F4R2_FB30_Pos;
pub const CAN_F4R2_FB30: u32 = CAN_F4R2_FB30_Msk;
pub const CAN_F4R2_FB31_Pos: u32 = 31;
pub const CAN_F4R2_FB31_Msk: u32 = 0x1 << CAN_F4R2_FB31_Pos;
pub const CAN_F4R2_FB31: u32 = CAN_F4R2_FB31_Msk;
pub const CAN_F5R2_FB0_Pos: u32 = 0;
pub const CAN_F5R2_FB0_Msk: u32 = 0x1 << CAN_F5R2_FB0_Pos;
pub const CAN_F5R2_FB0: u32 = CAN_F5R2_FB0_Msk;
pub const CAN_F5R2_FB1_Pos: u32 = 1;
pub const CAN_F5R2_FB1_Msk: u32 = 0x1 << CAN_F5R2_FB1_Pos;
pub const CAN_F5R2_FB1: u32 = CAN_F5R2_FB1_Msk;
pub const CAN_F5R2_FB2_Pos: u32 = 2;
pub const CAN_F5R2_FB2_Msk: u32 = 0x1 << CAN_F5R2_FB2_Pos;
pub const CAN_F5R2_FB2: u32 = CAN_F5R2_FB2_Msk;
pub const CAN_F5R2_FB3_Pos: u32 = 3;
pub const CAN_F5R2_FB3_Msk: u32 = 0x1 << CAN_F5R2_FB3_Pos;
pub const CAN_F5R2_FB3: u32 = CAN_F5R2_FB3_Msk;
pub const CAN_F5R2_FB4_Pos: u32 = 4;
pub const CAN_F5R2_FB4_Msk: u32 = 0x1 << CAN_F5R2_FB4_Pos;
pub const CAN_F5R2_FB4: u32 = CAN_F5R2_FB4_Msk;
pub const CAN_F5R2_FB5_Pos: u32 = 5;
pub const CAN_F5R2_FB5_Msk: u32 = 0x1 << CAN_F5R2_FB5_Pos;
pub const CAN_F5R2_FB5: u32 = CAN_F5R2_FB5_Msk;
pub const CAN_F5R2_FB6_Pos: u32 = 6;
pub const CAN_F5R2_FB6_Msk: u32 = 0x1 << CAN_F5R2_FB6_Pos;
pub const CAN_F5R2_FB6: u32 = CAN_F5R2_FB6_Msk;
pub const CAN_F5R2_FB7_Pos: u32 = 7;
pub const CAN_F5R2_FB7_Msk: u32 = 0x1 << CAN_F5R2_FB7_Pos;
pub const CAN_F5R2_FB7: u32 = CAN_F5R2_FB7_Msk;
pub const CAN_F5R2_FB8_Pos: u32 = 8;
pub const CAN_F5R2_FB8_Msk: u32 = 0x1 << CAN_F5R2_FB8_Pos;
pub const CAN_F5R2_FB8: u32 = CAN_F5R2_FB8_Msk;
pub const CAN_F5R2_FB9_Pos: u32 = 9;
pub const CAN_F5R2_FB9_Msk: u32 = 0x1 << CAN_F5R2_FB9_Pos;
pub const CAN_F5R2_FB9: u32 = CAN_F5R2_FB9_Msk;
pub const CAN_F5R2_FB10_Pos: u32 = 10;
pub const CAN_F5R2_FB10_Msk: u32 = 0x1 << CAN_F5R2_FB10_Pos;
pub const CAN_F5R2_FB10: u32 = CAN_F5R2_FB10_Msk;
pub const CAN_F5R2_FB11_Pos: u32 = 11;
pub const CAN_F5R2_FB11_Msk: u32 = 0x1 << CAN_F5R2_FB11_Pos;
pub const CAN_F5R2_FB11: u32 = CAN_F5R2_FB11_Msk;
pub const CAN_F5R2_FB12_Pos: u32 = 12;
pub const CAN_F5R2_FB12_Msk: u32 = 0x1 << CAN_F5R2_FB12_Pos;
pub const CAN_F5R2_FB12: u32 = CAN_F5R2_FB12_Msk;
pub const CAN_F5R2_FB13_Pos: u32 = 13;
pub const CAN_F5R2_FB13_Msk: u32 = 0x1 << CAN_F5R2_FB13_Pos;
pub const CAN_F5R2_FB13: u32 = CAN_F5R2_FB13_Msk;
pub const CAN_F5R2_FB14_Pos: u32 = 14;
pub const CAN_F5R2_FB14_Msk: u32 = 0x1 << CAN_F5R2_FB14_Pos;
pub const CAN_F5R2_FB14: u32 = CAN_F5R2_FB14_Msk;
pub const CAN_F5R2_FB15_Pos: u32 = 15;
pub const CAN_F5R2_FB15_Msk: u32 = 0x1 << CAN_F5R2_FB15_Pos;
pub const CAN_F5R2_FB15: u32 = CAN_F5R2_FB15_Msk;
pub const CAN_F5R2_FB16_Pos: u32 = 16;
pub const CAN_F5R2_FB16_Msk: u32 = 0x1 << CAN_F5R2_FB16_Pos;
pub const CAN_F5R2_FB16: u32 = CAN_F5R2_FB16_Msk;
pub const CAN_F5R2_FB17_Pos: u32 = 17;
pub const CAN_F5R2_FB17_Msk: u32 = 0x1 << CAN_F5R2_FB17_Pos;
pub const CAN_F5R2_FB17: u32 = CAN_F5R2_FB17_Msk;
pub const CAN_F5R2_FB18_Pos: u32 = 18;
pub const CAN_F5R2_FB18_Msk: u32 = 0x1 << CAN_F5R2_FB18_Pos;
pub const CAN_F5R2_FB18: u32 = CAN_F5R2_FB18_Msk;
pub const CAN_F5R2_FB19_Pos: u32 = 19;
pub const CAN_F5R2_FB19_Msk: u32 = 0x1 << CAN_F5R2_FB19_Pos;
pub const CAN_F5R2_FB19: u32 = CAN_F5R2_FB19_Msk;
pub const CAN_F5R2_FB20_Pos: u32 = 20;
pub const CAN_F5R2_FB20_Msk: u32 = 0x1 << CAN_F5R2_FB20_Pos;
pub const CAN_F5R2_FB20: u32 = CAN_F5R2_FB20_Msk;
pub const CAN_F5R2_FB21_Pos: u32 = 21;
pub const CAN_F5R2_FB21_Msk: u32 = 0x1 << CAN_F5R2_FB21_Pos;
pub const CAN_F5R2_FB21: u32 = CAN_F5R2_FB21_Msk;
pub const CAN_F5R2_FB22_Pos: u32 = 22;
pub const CAN_F5R2_FB22_Msk: u32 = 0x1 << CAN_F5R2_FB22_Pos;
pub const CAN_F5R2_FB22: u32 = CAN_F5R2_FB22_Msk;
pub const CAN_F5R2_FB23_Pos: u32 = 23;
pub const CAN_F5R2_FB23_Msk: u32 = 0x1 << CAN_F5R2_FB23_Pos;
pub const CAN_F5R2_FB23: u32 = CAN_F5R2_FB23_Msk;
pub const CAN_F5R2_FB24_Pos: u32 = 24;
pub const CAN_F5R2_FB24_Msk: u32 = 0x1 << CAN_F5R2_FB24_Pos;
pub const CAN_F5R2_FB24: u32 = CAN_F5R2_FB24_Msk;
pub const CAN_F5R2_FB25_Pos: u32 = 25;
pub const CAN_F5R2_FB25_Msk: u32 = 0x1 << CAN_F5R2_FB25_Pos;
pub const CAN_F5R2_FB25: u32 = CAN_F5R2_FB25_Msk;
pub const CAN_F5R2_FB26_Pos: u32 = 26;
pub const CAN_F5R2_FB26_Msk: u32 = 0x1 << CAN_F5R2_FB26_Pos;
pub const CAN_F5R2_FB26: u32 = CAN_F5R2_FB26_Msk;
pub const CAN_F5R2_FB27_Pos: u32 = 27;
pub const CAN_F5R2_FB27_Msk: u32 = 0x1 << CAN_F5R2_FB27_Pos;
pub const CAN_F5R2_FB27: u32 = CAN_F5R2_FB27_Msk;
pub const CAN_F5R2_FB28_Pos: u32 = 28;
pub const CAN_F5R2_FB28_Msk: u32 = 0x1 << CAN_F5R2_FB28_Pos;
pub const CAN_F5R2_FB28: u32 = CAN_F5R2_FB28_Msk;
pub const CAN_F5R2_FB29_Pos: u32 = 29;
pub const CAN_F5R2_FB29_Msk: u32 = 0x1 << CAN_F5R2_FB29_Pos;
pub const CAN_F5R2_FB29: u32 = CAN_F5R2_FB29_Msk;
pub const CAN_F5R2_FB30_Pos: u32 = 30;
pub const CAN_F5R2_FB30_Msk: u32 = 0x1 << CAN_F5R2_FB30_Pos;
pub const CAN_F5R2_FB30: u32 = CAN_F5R2_FB30_Msk;
pub const CAN_F5R2_FB31_Pos: u32 = 31;
pub const CAN_F5R2_FB31_Msk: u32 = 0x1 << CAN_F5R2_FB31_Pos;
pub const CAN_F5R2_FB31: u32 = CAN_F5R2_FB31_Msk;
pub const CAN_F6R2_FB0_Pos: u32 = 0;
pub const CAN_F6R2_FB0_Msk: u32 = 0x1 << CAN_F6R2_FB0_Pos;
pub const CAN_F6R2_FB0: u32 = CAN_F6R2_FB0_Msk;
pub const CAN_F6R2_FB1_Pos: u32 = 1;
pub const CAN_F6R2_FB1_Msk: u32 = 0x1 << CAN_F6R2_FB1_Pos;
pub const CAN_F6R2_FB1: u32 = CAN_F6R2_FB1_Msk;
pub const CAN_F6R2_FB2_Pos: u32 = 2;
pub const CAN_F6R2_FB2_Msk: u32 = 0x1 << CAN_F6R2_FB2_Pos;
pub const CAN_F6R2_FB2: u32 = CAN_F6R2_FB2_Msk;
pub const CAN_F6R2_FB3_Pos: u32 = 3;
pub const CAN_F6R2_FB3_Msk: u32 = 0x1 << CAN_F6R2_FB3_Pos;
pub const CAN_F6R2_FB3: u32 = CAN_F6R2_FB3_Msk;
pub const CAN_F6R2_FB4_Pos: u32 = 4;
pub const CAN_F6R2_FB4_Msk: u32 = 0x1 << CAN_F6R2_FB4_Pos;
pub const CAN_F6R2_FB4: u32 = CAN_F6R2_FB4_Msk;
pub const CAN_F6R2_FB5_Pos: u32 = 5;
pub const CAN_F6R2_FB5_Msk: u32 = 0x1 << CAN_F6R2_FB5_Pos;
pub const CAN_F6R2_FB5: u32 = CAN_F6R2_FB5_Msk;
pub const CAN_F6R2_FB6_Pos: u32 = 6;
pub const CAN_F6R2_FB6_Msk: u32 = 0x1 << CAN_F6R2_FB6_Pos;
pub const CAN_F6R2_FB6: u32 = CAN_F6R2_FB6_Msk;
pub const CAN_F6R2_FB7_Pos: u32 = 7;
pub const CAN_F6R2_FB7_Msk: u32 = 0x1 << CAN_F6R2_FB7_Pos;
pub const CAN_F6R2_FB7: u32 = CAN_F6R2_FB7_Msk;
pub const CAN_F6R2_FB8_Pos: u32 = 8;
pub const CAN_F6R2_FB8_Msk: u32 = 0x1 << CAN_F6R2_FB8_Pos;
pub const CAN_F6R2_FB8: u32 = CAN_F6R2_FB8_Msk;
pub const CAN_F6R2_FB9_Pos: u32 = 9;
pub const CAN_F6R2_FB9_Msk: u32 = 0x1 << CAN_F6R2_FB9_Pos;
pub const CAN_F6R2_FB9: u32 = CAN_F6R2_FB9_Msk;
pub const CAN_F6R2_FB10_Pos: u32 = 10;
pub const CAN_F6R2_FB10_Msk: u32 = 0x1 << CAN_F6R2_FB10_Pos;
pub const CAN_F6R2_FB10: u32 = CAN_F6R2_FB10_Msk;
pub const CAN_F6R2_FB11_Pos: u32 = 11;
pub const CAN_F6R2_FB11_Msk: u32 = 0x1 << CAN_F6R2_FB11_Pos;
pub const CAN_F6R2_FB11: u32 = CAN_F6R2_FB11_Msk;
pub const CAN_F6R2_FB12_Pos: u32 = 12;
pub const CAN_F6R2_FB12_Msk: u32 = 0x1 << CAN_F6R2_FB12_Pos;
pub const CAN_F6R2_FB12: u32 = CAN_F6R2_FB12_Msk;
pub const CAN_F6R2_FB13_Pos: u32 = 13;
pub const CAN_F6R2_FB13_Msk: u32 = 0x1 << CAN_F6R2_FB13_Pos;
pub const CAN_F6R2_FB13: u32 = CAN_F6R2_FB13_Msk;
pub const CAN_F6R2_FB14_Pos: u32 = 14;
pub const CAN_F6R2_FB14_Msk: u32 = 0x1 << CAN_F6R2_FB14_Pos;
pub const CAN_F6R2_FB14: u32 = CAN_F6R2_FB14_Msk;
pub const CAN_F6R2_FB15_Pos: u32 = 15;
pub const CAN_F6R2_FB15_Msk: u32 = 0x1 << CAN_F6R2_FB15_Pos;
pub const CAN_F6R2_FB15: u32 = CAN_F6R2_FB15_Msk;
pub const CAN_F6R2_FB16_Pos: u32 = 16;
pub const CAN_F6R2_FB16_Msk: u32 = 0x1 << CAN_F6R2_FB16_Pos;
pub const CAN_F6R2_FB16: u32 = CAN_F6R2_FB16_Msk;
pub const CAN_F6R2_FB17_Pos: u32 = 17;
pub const CAN_F6R2_FB17_Msk: u32 = 0x1 << CAN_F6R2_FB17_Pos;
pub const CAN_F6R2_FB17: u32 = CAN_F6R2_FB17_Msk;
pub const CAN_F6R2_FB18_Pos: u32 = 18;
pub const CAN_F6R2_FB18_Msk: u32 = 0x1 << CAN_F6R2_FB18_Pos;
pub const CAN_F6R2_FB18: u32 = CAN_F6R2_FB18_Msk;
pub const CAN_F6R2_FB19_Pos: u32 = 19;
pub const CAN_F6R2_FB19_Msk: u32 = 0x1 << CAN_F6R2_FB19_Pos;
pub const CAN_F6R2_FB19: u32 = CAN_F6R2_FB19_Msk;
pub const CAN_F6R2_FB20_Pos: u32 = 20;
pub const CAN_F6R2_FB20_Msk: u32 = 0x1 << CAN_F6R2_FB20_Pos;
pub const CAN_F6R2_FB20: u32 = CAN_F6R2_FB20_Msk;
pub const CAN_F6R2_FB21_Pos: u32 = 21;
pub const CAN_F6R2_FB21_Msk: u32 = 0x1 << CAN_F6R2_FB21_Pos;
pub const CAN_F6R2_FB21: u32 = CAN_F6R2_FB21_Msk;
pub const CAN_F6R2_FB22_Pos: u32 = 22;
pub const CAN_F6R2_FB22_Msk: u32 = 0x1 << CAN_F6R2_FB22_Pos;
pub const CAN_F6R2_FB22: u32 = CAN_F6R2_FB22_Msk;
pub const CAN_F6R2_FB23_Pos: u32 = 23;
pub const CAN_F6R2_FB23_Msk: u32 = 0x1 << CAN_F6R2_FB23_Pos;
pub const CAN_F6R2_FB23: u32 = CAN_F6R2_FB23_Msk;
pub const CAN_F6R2_FB24_Pos: u32 = 24;
pub const CAN_F6R2_FB24_Msk: u32 = 0x1 << CAN_F6R2_FB24_Pos;
pub const CAN_F6R2_FB24: u32 = CAN_F6R2_FB24_Msk;
pub const CAN_F6R2_FB25_Pos: u32 = 25;
pub const CAN_F6R2_FB25_Msk: u32 = 0x1 << CAN_F6R2_FB25_Pos;
pub const CAN_F6R2_FB25: u32 = CAN_F6R2_FB25_Msk;
pub const CAN_F6R2_FB26_Pos: u32 = 26;
pub const CAN_F6R2_FB26_Msk: u32 = 0x1 << CAN_F6R2_FB26_Pos;
pub const CAN_F6R2_FB26: u32 = CAN_F6R2_FB26_Msk;
pub const CAN_F6R2_FB27_Pos: u32 = 27;
pub const CAN_F6R2_FB27_Msk: u32 = 0x1 << CAN_F6R2_FB27_Pos;
pub const CAN_F6R2_FB27: u32 = CAN_F6R2_FB27_Msk;
pub const CAN_F6R2_FB28_Pos: u32 = 28;
pub const CAN_F6R2_FB28_Msk: u32 = 0x1 << CAN_F6R2_FB28_Pos;
pub const CAN_F6R2_FB28: u32 = CAN_F6R2_FB28_Msk;
pub const CAN_F6R2_FB29_Pos: u32 = 29;
pub const CAN_F6R2_FB29_Msk: u32 = 0x1 << CAN_F6R2_FB29_Pos;
pub const CAN_F6R2_FB29: u32 = CAN_F6R2_FB29_Msk;
pub const CAN_F6R2_FB30_Pos: u32 = 30;
pub const CAN_F6R2_FB30_Msk: u32 = 0x1 << CAN_F6R2_FB30_Pos;
pub const CAN_F6R2_FB30: u32 = CAN_F6R2_FB30_Msk;
pub const CAN_F6R2_FB31_Pos: u32 = 31;
pub const CAN_F6R2_FB31_Msk: u32 = 0x1 << CAN_F6R2_FB31_Pos;
pub const CAN_F6R2_FB31: u32 = CAN_F6R2_FB31_Msk;
pub const CAN_F7R2_FB0_Pos: u32 = 0;
pub const CAN_F7R2_FB0_Msk: u32 = 0x1 << CAN_F7R2_FB0_Pos;
pub const CAN_F7R2_FB0: u32 = CAN_F7R2_FB0_Msk;
pub const CAN_F7R2_FB1_Pos: u32 = 1;
pub const CAN_F7R2_FB1_Msk: u32 = 0x1 << CAN_F7R2_FB1_Pos;
pub const CAN_F7R2_FB1: u32 = CAN_F7R2_FB1_Msk;
pub const CAN_F7R2_FB2_Pos: u32 = 2;
pub const CAN_F7R2_FB2_Msk: u32 = 0x1 << CAN_F7R2_FB2_Pos;
pub const CAN_F7R2_FB2: u32 = CAN_F7R2_FB2_Msk;
pub const CAN_F7R2_FB3_Pos: u32 = 3;
pub const CAN_F7R2_FB3_Msk: u32 = 0x1 << CAN_F7R2_FB3_Pos;
pub const CAN_F7R2_FB3: u32 = CAN_F7R2_FB3_Msk;
pub const CAN_F7R2_FB4_Pos: u32 = 4;
pub const CAN_F7R2_FB4_Msk: u32 = 0x1 << CAN_F7R2_FB4_Pos;
pub const CAN_F7R2_FB4: u32 = CAN_F7R2_FB4_Msk;
pub const CAN_F7R2_FB5_Pos: u32 = 5;
pub const CAN_F7R2_FB5_Msk: u32 = 0x1 << CAN_F7R2_FB5_Pos;
pub const CAN_F7R2_FB5: u32 = CAN_F7R2_FB5_Msk;
pub const CAN_F7R2_FB6_Pos: u32 = 6;
pub const CAN_F7R2_FB6_Msk: u32 = 0x1 << CAN_F7R2_FB6_Pos;
pub const CAN_F7R2_FB6: u32 = CAN_F7R2_FB6_Msk;
pub const CAN_F7R2_FB7_Pos: u32 = 7;
pub const CAN_F7R2_FB7_Msk: u32 = 0x1 << CAN_F7R2_FB7_Pos;
pub const CAN_F7R2_FB7: u32 = CAN_F7R2_FB7_Msk;
pub const CAN_F7R2_FB8_Pos: u32 = 8;
pub const CAN_F7R2_FB8_Msk: u32 = 0x1 << CAN_F7R2_FB8_Pos;
pub const CAN_F7R2_FB8: u32 = CAN_F7R2_FB8_Msk;
pub const CAN_F7R2_FB9_Pos: u32 = 9;
pub const CAN_F7R2_FB9_Msk: u32 = 0x1 << CAN_F7R2_FB9_Pos;
pub const CAN_F7R2_FB9: u32 = CAN_F7R2_FB9_Msk;
pub const CAN_F7R2_FB10_Pos: u32 = 10;
pub const CAN_F7R2_FB10_Msk: u32 = 0x1 << CAN_F7R2_FB10_Pos;
pub const CAN_F7R2_FB10: u32 = CAN_F7R2_FB10_Msk;
pub const CAN_F7R2_FB11_Pos: u32 = 11;
pub const CAN_F7R2_FB11_Msk: u32 = 0x1 << CAN_F7R2_FB11_Pos;
pub const CAN_F7R2_FB11: u32 = CAN_F7R2_FB11_Msk;
pub const CAN_F7R2_FB12_Pos: u32 = 12;
pub const CAN_F7R2_FB12_Msk: u32 = 0x1 << CAN_F7R2_FB12_Pos;
pub const CAN_F7R2_FB12: u32 = CAN_F7R2_FB12_Msk;
pub const CAN_F7R2_FB13_Pos: u32 = 13;
pub const CAN_F7R2_FB13_Msk: u32 = 0x1 << CAN_F7R2_FB13_Pos;
pub const CAN_F7R2_FB13: u32 = CAN_F7R2_FB13_Msk;
pub const CAN_F7R2_FB14_Pos: u32 = 14;
pub const CAN_F7R2_FB14_Msk: u32 = 0x1 << CAN_F7R2_FB14_Pos;
pub const CAN_F7R2_FB14: u32 = CAN_F7R2_FB14_Msk;
pub const CAN_F7R2_FB15_Pos: u32 = 15;
pub const CAN_F7R2_FB15_Msk: u32 = 0x1 << CAN_F7R2_FB15_Pos;
pub const CAN_F7R2_FB15: u32 = CAN_F7R2_FB15_Msk;
pub const CAN_F7R2_FB16_Pos: u32 = 16;
pub const CAN_F7R2_FB16_Msk: u32 = 0x1 << CAN_F7R2_FB16_Pos;
pub const CAN_F7R2_FB16: u32 = CAN_F7R2_FB16_Msk;
pub const CAN_F7R2_FB17_Pos: u32 = 17;
pub const CAN_F7R2_FB17_Msk: u32 = 0x1 << CAN_F7R2_FB17_Pos;
pub const CAN_F7R2_FB17: u32 = CAN_F7R2_FB17_Msk;
pub const CAN_F7R2_FB18_Pos: u32 = 18;
pub const CAN_F7R2_FB18_Msk: u32 = 0x1 << CAN_F7R2_FB18_Pos;
pub const CAN_F7R2_FB18: u32 = CAN_F7R2_FB18_Msk;
pub const CAN_F7R2_FB19_Pos: u32 = 19;
pub const CAN_F7R2_FB19_Msk: u32 = 0x1 << CAN_F7R2_FB19_Pos;
pub const CAN_F7R2_FB19: u32 = CAN_F7R2_FB19_Msk;
pub const CAN_F7R2_FB20_Pos: u32 = 20;
pub const CAN_F7R2_FB20_Msk: u32 = 0x1 << CAN_F7R2_FB20_Pos;
pub const CAN_F7R2_FB20: u32 = CAN_F7R2_FB20_Msk;
pub const CAN_F7R2_FB21_Pos: u32 = 21;
pub const CAN_F7R2_FB21_Msk: u32 = 0x1 << CAN_F7R2_FB21_Pos;
pub const CAN_F7R2_FB21: u32 = CAN_F7R2_FB21_Msk;
pub const CAN_F7R2_FB22_Pos: u32 = 22;
pub const CAN_F7R2_FB22_Msk: u32 = 0x1 << CAN_F7R2_FB22_Pos;
pub const CAN_F7R2_FB22: u32 = CAN_F7R2_FB22_Msk;
pub const CAN_F7R2_FB23_Pos: u32 = 23;
pub const CAN_F7R2_FB23_Msk: u32 = 0x1 << CAN_F7R2_FB23_Pos;
pub const CAN_F7R2_FB23: u32 = CAN_F7R2_FB23_Msk;
pub const CAN_F7R2_FB24_Pos: u32 = 24;
pub const CAN_F7R2_FB24_Msk: u32 = 0x1 << CAN_F7R2_FB24_Pos;
pub const CAN_F7R2_FB24: u32 = CAN_F7R2_FB24_Msk;
pub const CAN_F7R2_FB25_Pos: u32 = 25;
pub const CAN_F7R2_FB25_Msk: u32 = 0x1 << CAN_F7R2_FB25_Pos;
pub const CAN_F7R2_FB25: u32 = CAN_F7R2_FB25_Msk;
pub const CAN_F7R2_FB26_Pos: u32 = 26;
pub const CAN_F7R2_FB26_Msk: u32 = 0x1 << CAN_F7R2_FB26_Pos;
pub const CAN_F7R2_FB26: u32 = CAN_F7R2_FB26_Msk;
pub const CAN_F7R2_FB27_Pos: u32 = 27;
pub const CAN_F7R2_FB27_Msk: u32 = 0x1 << CAN_F7R2_FB27_Pos;
pub const CAN_F7R2_FB27: u32 = CAN_F7R2_FB27_Msk;
pub const CAN_F7R2_FB28_Pos: u32 = 28;
pub const CAN_F7R2_FB28_Msk: u32 = 0x1 << CAN_F7R2_FB28_Pos;
pub const CAN_F7R2_FB28: u32 = CAN_F7R2_FB28_Msk;
pub const CAN_F7R2_FB29_Pos: u32 = 29;
pub const CAN_F7R2_FB29_Msk: u32 = 0x1 << CAN_F7R2_FB29_Pos;
pub const CAN_F7R2_FB29: u32 = CAN_F7R2_FB29_Msk;
pub const CAN_F7R2_FB30_Pos: u32 = 30;
pub const CAN_F7R2_FB30_Msk: u32 = 0x1 << CAN_F7R2_FB30_Pos;
pub const CAN_F7R2_FB30: u32 = CAN_F7R2_FB30_Msk;
pub const CAN_F7R2_FB31_Pos: u32 = 31;
pub const CAN_F7R2_FB31_Msk: u32 = 0x1 << CAN_F7R2_FB31_Pos;
pub const CAN_F7R2_FB31: u32 = CAN_F7R2_FB31_Msk;
pub const CAN_F8R2_FB0_Pos: u32 = 0;
pub const CAN_F8R2_FB0_Msk: u32 = 0x1 << CAN_F8R2_FB0_Pos;
pub const CAN_F8R2_FB0: u32 = CAN_F8R2_FB0_Msk;
pub const CAN_F8R2_FB1_Pos: u32 = 1;
pub const CAN_F8R2_FB1_Msk: u32 = 0x1 << CAN_F8R2_FB1_Pos;
pub const CAN_F8R2_FB1: u32 = CAN_F8R2_FB1_Msk;
pub const CAN_F8R2_FB2_Pos: u32 = 2;
pub const CAN_F8R2_FB2_Msk: u32 = 0x1 << CAN_F8R2_FB2_Pos;
pub const CAN_F8R2_FB2: u32 = CAN_F8R2_FB2_Msk;
pub const CAN_F8R2_FB3_Pos: u32 = 3;
pub const CAN_F8R2_FB3_Msk: u32 = 0x1 << CAN_F8R2_FB3_Pos;
pub const CAN_F8R2_FB3: u32 = CAN_F8R2_FB3_Msk;
pub const CAN_F8R2_FB4_Pos: u32 = 4;
pub const CAN_F8R2_FB4_Msk: u32 = 0x1 << CAN_F8R2_FB4_Pos;
pub const CAN_F8R2_FB4: u32 = CAN_F8R2_FB4_Msk;
pub const CAN_F8R2_FB5_Pos: u32 = 5;
pub const CAN_F8R2_FB5_Msk: u32 = 0x1 << CAN_F8R2_FB5_Pos;
pub const CAN_F8R2_FB5: u32 = CAN_F8R2_FB5_Msk;
pub const CAN_F8R2_FB6_Pos: u32 = 6;
pub const CAN_F8R2_FB6_Msk: u32 = 0x1 << CAN_F8R2_FB6_Pos;
pub const CAN_F8R2_FB6: u32 = CAN_F8R2_FB6_Msk;
pub const CAN_F8R2_FB7_Pos: u32 = 7;
pub const CAN_F8R2_FB7_Msk: u32 = 0x1 << CAN_F8R2_FB7_Pos;
pub const CAN_F8R2_FB7: u32 = CAN_F8R2_FB7_Msk;
pub const CAN_F8R2_FB8_Pos: u32 = 8;
pub const CAN_F8R2_FB8_Msk: u32 = 0x1 << CAN_F8R2_FB8_Pos;
pub const CAN_F8R2_FB8: u32 = CAN_F8R2_FB8_Msk;
pub const CAN_F8R2_FB9_Pos: u32 = 9;
pub const CAN_F8R2_FB9_Msk: u32 = 0x1 << CAN_F8R2_FB9_Pos;
pub const CAN_F8R2_FB9: u32 = CAN_F8R2_FB9_Msk;
pub const CAN_F8R2_FB10_Pos: u32 = 10;
pub const CAN_F8R2_FB10_Msk: u32 = 0x1 << CAN_F8R2_FB10_Pos;
pub const CAN_F8R2_FB10: u32 = CAN_F8R2_FB10_Msk;
pub const CAN_F8R2_FB11_Pos: u32 = 11;
pub const CAN_F8R2_FB11_Msk: u32 = 0x1 << CAN_F8R2_FB11_Pos;
pub const CAN_F8R2_FB11: u32 = CAN_F8R2_FB11_Msk;
pub const CAN_F8R2_FB12_Pos: u32 = 12;
pub const CAN_F8R2_FB12_Msk: u32 = 0x1 << CAN_F8R2_FB12_Pos;
pub const CAN_F8R2_FB12: u32 = CAN_F8R2_FB12_Msk;
pub const CAN_F8R2_FB13_Pos: u32 = 13;
pub const CAN_F8R2_FB13_Msk: u32 = 0x1 << CAN_F8R2_FB13_Pos;
pub const CAN_F8R2_FB13: u32 = CAN_F8R2_FB13_Msk;
pub const CAN_F8R2_FB14_Pos: u32 = 14;
pub const CAN_F8R2_FB14_Msk: u32 = 0x1 << CAN_F8R2_FB14_Pos;
pub const CAN_F8R2_FB14: u32 = CAN_F8R2_FB14_Msk;
pub const CAN_F8R2_FB15_Pos: u32 = 15;
pub const CAN_F8R2_FB15_Msk: u32 = 0x1 << CAN_F8R2_FB15_Pos;
pub const CAN_F8R2_FB15: u32 = CAN_F8R2_FB15_Msk;
pub const CAN_F8R2_FB16_Pos: u32 = 16;
pub const CAN_F8R2_FB16_Msk: u32 = 0x1 << CAN_F8R2_FB16_Pos;
pub const CAN_F8R2_FB16: u32 = CAN_F8R2_FB16_Msk;
pub const CAN_F8R2_FB17_Pos: u32 = 17;
pub const CAN_F8R2_FB17_Msk: u32 = 0x1 << CAN_F8R2_FB17_Pos;
pub const CAN_F8R2_FB17: u32 = CAN_F8R2_FB17_Msk;
pub const CAN_F8R2_FB18_Pos: u32 = 18;
pub const CAN_F8R2_FB18_Msk: u32 = 0x1 << CAN_F8R2_FB18_Pos;
pub const CAN_F8R2_FB18: u32 = CAN_F8R2_FB18_Msk;
pub const CAN_F8R2_FB19_Pos: u32 = 19;
pub const CAN_F8R2_FB19_Msk: u32 = 0x1 << CAN_F8R2_FB19_Pos;
pub const CAN_F8R2_FB19: u32 = CAN_F8R2_FB19_Msk;
pub const CAN_F8R2_FB20_Pos: u32 = 20;
pub const CAN_F8R2_FB20_Msk: u32 = 0x1 << CAN_F8R2_FB20_Pos;
pub const CAN_F8R2_FB20: u32 = CAN_F8R2_FB20_Msk;
pub const CAN_F8R2_FB21_Pos: u32 = 21;
pub const CAN_F8R2_FB21_Msk: u32 = 0x1 << CAN_F8R2_FB21_Pos;
pub const CAN_F8R2_FB21: u32 = CAN_F8R2_FB21_Msk;
pub const CAN_F8R2_FB22_Pos: u32 = 22;
pub const CAN_F8R2_FB22_Msk: u32 = 0x1 << CAN_F8R2_FB22_Pos;
pub const CAN_F8R2_FB22: u32 = CAN_F8R2_FB22_Msk;
pub const CAN_F8R2_FB23_Pos: u32 = 23;
pub const CAN_F8R2_FB23_Msk: u32 = 0x1 << CAN_F8R2_FB23_Pos;
pub const CAN_F8R2_FB23: u32 = CAN_F8R2_FB23_Msk;
pub const CAN_F8R2_FB24_Pos: u32 = 24;
pub const CAN_F8R2_FB24_Msk: u32 = 0x1 << CAN_F8R2_FB24_Pos;
pub const CAN_F8R2_FB24: u32 = CAN_F8R2_FB24_Msk;
pub const CAN_F8R2_FB25_Pos: u32 = 25;
pub const CAN_F8R2_FB25_Msk: u32 = 0x1 << CAN_F8R2_FB25_Pos;
pub const CAN_F8R2_FB25: u32 = CAN_F8R2_FB25_Msk;
pub const CAN_F8R2_FB26_Pos: u32 = 26;
pub const CAN_F8R2_FB26_Msk: u32 = 0x1 << CAN_F8R2_FB26_Pos;
pub const CAN_F8R2_FB26: u32 = CAN_F8R2_FB26_Msk;
pub const CAN_F8R2_FB27_Pos: u32 = 27;
pub const CAN_F8R2_FB27_Msk: u32 = 0x1 << CAN_F8R2_FB27_Pos;
pub const CAN_F8R2_FB27: u32 = CAN_F8R2_FB27_Msk;
pub const CAN_F8R2_FB28_Pos: u32 = 28;
pub const CAN_F8R2_FB28_Msk: u32 = 0x1 << CAN_F8R2_FB28_Pos;
pub const CAN_F8R2_FB28: u32 = CAN_F8R2_FB28_Msk;
pub const CAN_F8R2_FB29_Pos: u32 = 29;
pub const CAN_F8R2_FB29_Msk: u32 = 0x1 << CAN_F8R2_FB29_Pos;
pub const CAN_F8R2_FB29: u32 = CAN_F8R2_FB29_Msk;
pub const CAN_F8R2_FB30_Pos: u32 = 30;
pub const CAN_F8R2_FB30_Msk: u32 = 0x1 << CAN_F8R2_FB30_Pos;
pub const CAN_F8R2_FB30: u32 = CAN_F8R2_FB30_Msk;
pub const CAN_F8R2_FB31_Pos: u32 = 31;
pub const CAN_F8R2_FB31_Msk: u32 = 0x1 << CAN_F8R2_FB31_Pos;
pub const CAN_F8R2_FB31: u32 = CAN_F8R2_FB31_Msk;
pub const CAN_F9R2_FB0_Pos: u32 = 0;
pub const CAN_F9R2_FB0_Msk: u32 = 0x1 << CAN_F9R2_FB0_Pos;
pub const CAN_F9R2_FB0: u32 = CAN_F9R2_FB0_Msk;
pub const CAN_F9R2_FB1_Pos: u32 = 1;
pub const CAN_F9R2_FB1_Msk: u32 = 0x1 << CAN_F9R2_FB1_Pos;
pub const CAN_F9R2_FB1: u32 = CAN_F9R2_FB1_Msk;
pub const CAN_F9R2_FB2_Pos: u32 = 2;
pub const CAN_F9R2_FB2_Msk: u32 = 0x1 << CAN_F9R2_FB2_Pos;
pub const CAN_F9R2_FB2: u32 = CAN_F9R2_FB2_Msk;
pub const CAN_F9R2_FB3_Pos: u32 = 3;
pub const CAN_F9R2_FB3_Msk: u32 = 0x1 << CAN_F9R2_FB3_Pos;
pub const CAN_F9R2_FB3: u32 = CAN_F9R2_FB3_Msk;
pub const CAN_F9R2_FB4_Pos: u32 = 4;
pub const CAN_F9R2_FB4_Msk: u32 = 0x1 << CAN_F9R2_FB4_Pos;
pub const CAN_F9R2_FB4: u32 = CAN_F9R2_FB4_Msk;
pub const CAN_F9R2_FB5_Pos: u32 = 5;
pub const CAN_F9R2_FB5_Msk: u32 = 0x1 << CAN_F9R2_FB5_Pos;
pub const CAN_F9R2_FB5: u32 = CAN_F9R2_FB5_Msk;
pub const CAN_F9R2_FB6_Pos: u32 = 6;
pub const CAN_F9R2_FB6_Msk: u32 = 0x1 << CAN_F9R2_FB6_Pos;
pub const CAN_F9R2_FB6: u32 = CAN_F9R2_FB6_Msk;
pub const CAN_F9R2_FB7_Pos: u32 = 7;
pub const CAN_F9R2_FB7_Msk: u32 = 0x1 << CAN_F9R2_FB7_Pos;
pub const CAN_F9R2_FB7: u32 = CAN_F9R2_FB7_Msk;
pub const CAN_F9R2_FB8_Pos: u32 = 8;
pub const CAN_F9R2_FB8_Msk: u32 = 0x1 << CAN_F9R2_FB8_Pos;
pub const CAN_F9R2_FB8: u32 = CAN_F9R2_FB8_Msk;
pub const CAN_F9R2_FB9_Pos: u32 = 9;
pub const CAN_F9R2_FB9_Msk: u32 = 0x1 << CAN_F9R2_FB9_Pos;
pub const CAN_F9R2_FB9: u32 = CAN_F9R2_FB9_Msk;
pub const CAN_F9R2_FB10_Pos: u32 = 10;
pub const CAN_F9R2_FB10_Msk: u32 = 0x1 << CAN_F9R2_FB10_Pos;
pub const CAN_F9R2_FB10: u32 = CAN_F9R2_FB10_Msk;
pub const CAN_F9R2_FB11_Pos: u32 = 11;
pub const CAN_F9R2_FB11_Msk: u32 = 0x1 << CAN_F9R2_FB11_Pos;
pub const CAN_F9R2_FB11: u32 = CAN_F9R2_FB11_Msk;
pub const CAN_F9R2_FB12_Pos: u32 = 12;
pub const CAN_F9R2_FB12_Msk: u32 = 0x1 << CAN_F9R2_FB12_Pos;
pub const CAN_F9R2_FB12: u32 = CAN_F9R2_FB12_Msk;
pub const CAN_F9R2_FB13_Pos: u32 = 13;
pub const CAN_F9R2_FB13_Msk: u32 = 0x1 << CAN_F9R2_FB13_Pos;
pub const CAN_F9R2_FB13: u32 = CAN_F9R2_FB13_Msk;
pub const CAN_F9R2_FB14_Pos: u32 = 14;
pub const CAN_F9R2_FB14_Msk: u32 = 0x1 << CAN_F9R2_FB14_Pos;
pub const CAN_F9R2_FB14: u32 = CAN_F9R2_FB14_Msk;
pub const CAN_F9R2_FB15_Pos: u32 = 15;
pub const CAN_F9R2_FB15_Msk: u32 = 0x1 << CAN_F9R2_FB15_Pos;
pub const CAN_F9R2_FB15: u32 = CAN_F9R2_FB15_Msk;
pub const CAN_F9R2_FB16_Pos: u32 = 16;
pub const CAN_F9R2_FB16_Msk: u32 = 0x1 << CAN_F9R2_FB16_Pos;
pub const CAN_F9R2_FB16: u32 = CAN_F9R2_FB16_Msk;
pub const CAN_F9R2_FB17_Pos: u32 = 17;
pub const CAN_F9R2_FB17_Msk: u32 = 0x1 << CAN_F9R2_FB17_Pos;
pub const CAN_F9R2_FB17: u32 = CAN_F9R2_FB17_Msk;
pub const CAN_F9R2_FB18_Pos: u32 = 18;
pub const CAN_F9R2_FB18_Msk: u32 = 0x1 << CAN_F9R2_FB18_Pos;
pub const CAN_F9R2_FB18: u32 = CAN_F9R2_FB18_Msk;
pub const CAN_F9R2_FB19_Pos: u32 = 19;
pub const CAN_F9R2_FB19_Msk: u32 = 0x1 << CAN_F9R2_FB19_Pos;
pub const CAN_F9R2_FB19: u32 = CAN_F9R2_FB19_Msk;
pub const CAN_F9R2_FB20_Pos: u32 = 20;
pub const CAN_F9R2_FB20_Msk: u32 = 0x1 << CAN_F9R2_FB20_Pos;
pub const CAN_F9R2_FB20: u32 = CAN_F9R2_FB20_Msk;
pub const CAN_F9R2_FB21_Pos: u32 = 21;
pub const CAN_F9R2_FB21_Msk: u32 = 0x1 << CAN_F9R2_FB21_Pos;
pub const CAN_F9R2_FB21: u32 = CAN_F9R2_FB21_Msk;
pub const CAN_F9R2_FB22_Pos: u32 = 22;
pub const CAN_F9R2_FB22_Msk: u32 = 0x1 << CAN_F9R2_FB22_Pos;
pub const CAN_F9R2_FB22: u32 = CAN_F9R2_FB22_Msk;
pub const CAN_F9R2_FB23_Pos: u32 = 23;
pub const CAN_F9R2_FB23_Msk: u32 = 0x1 << CAN_F9R2_FB23_Pos;
pub const CAN_F9R2_FB23: u32 = CAN_F9R2_FB23_Msk;
pub const CAN_F9R2_FB24_Pos: u32 = 24;
pub const CAN_F9R2_FB24_Msk: u32 = 0x1 << CAN_F9R2_FB24_Pos;
pub const CAN_F9R2_FB24: u32 = CAN_F9R2_FB24_Msk;
pub const CAN_F9R2_FB25_Pos: u32 = 25;
pub const CAN_F9R2_FB25_Msk: u32 = 0x1 << CAN_F9R2_FB25_Pos;
pub const CAN_F9R2_FB25: u32 = CAN_F9R2_FB25_Msk;
pub const CAN_F9R2_FB26_Pos: u32 = 26;
pub const CAN_F9R2_FB26_Msk: u32 = 0x1 << CAN_F9R2_FB26_Pos;
pub const CAN_F9R2_FB26: u32 = CAN_F9R2_FB26_Msk;
pub const CAN_F9R2_FB27_Pos: u32 = 27;
pub const CAN_F9R2_FB27_Msk: u32 = 0x1 << CAN_F9R2_FB27_Pos;
pub const CAN_F9R2_FB27: u32 = CAN_F9R2_FB27_Msk;
pub const CAN_F9R2_FB28_Pos: u32 = 28;
pub const CAN_F9R2_FB28_Msk: u32 = 0x1 << CAN_F9R2_FB28_Pos;
pub const CAN_F9R2_FB28: u32 = CAN_F9R2_FB28_Msk;
pub const CAN_F9R2_FB29_Pos: u32 = 29;
pub const CAN_F9R2_FB29_Msk: u32 = 0x1 << CAN_F9R2_FB29_Pos;
pub const CAN_F9R2_FB29: u32 = CAN_F9R2_FB29_Msk;
pub const CAN_F9R2_FB30_Pos: u32 = 30;
pub const CAN_F9R2_FB30_Msk: u32 = 0x1 << CAN_F9R2_FB30_Pos;
pub const CAN_F9R2_FB30: u32 = CAN_F9R2_FB30_Msk;
pub const CAN_F9R2_FB31_Pos: u32 = 31;
pub const CAN_F9R2_FB31_Msk: u32 = 0x1 << CAN_F9R2_FB31_Pos;
pub const CAN_F9R2_FB31: u32 = CAN_F9R2_FB31_Msk;
pub const CAN_F10R2_FB0_Pos: u32 = 0;
pub const CAN_F10R2_FB0_Msk: u32 = 0x1 << CAN_F10R2_FB0_Pos;
pub const CAN_F10R2_FB0: u32 = CAN_F10R2_FB0_Msk;
pub const CAN_F10R2_FB1_Pos: u32 = 1;
pub const CAN_F10R2_FB1_Msk: u32 = 0x1 << CAN_F10R2_FB1_Pos;
pub const CAN_F10R2_FB1: u32 = CAN_F10R2_FB1_Msk;
pub const CAN_F10R2_FB2_Pos: u32 = 2;
pub const CAN_F10R2_FB2_Msk: u32 = 0x1 << CAN_F10R2_FB2_Pos;
pub const CAN_F10R2_FB2: u32 = CAN_F10R2_FB2_Msk;
pub const CAN_F10R2_FB3_Pos: u32 = 3;
pub const CAN_F10R2_FB3_Msk: u32 = 0x1 << CAN_F10R2_FB3_Pos;
pub const CAN_F10R2_FB3: u32 = CAN_F10R2_FB3_Msk;
pub const CAN_F10R2_FB4_Pos: u32 = 4;
pub const CAN_F10R2_FB4_Msk: u32 = 0x1 << CAN_F10R2_FB4_Pos;
pub const CAN_F10R2_FB4: u32 = CAN_F10R2_FB4_Msk;
pub const CAN_F10R2_FB5_Pos: u32 = 5;
pub const CAN_F10R2_FB5_Msk: u32 = 0x1 << CAN_F10R2_FB5_Pos;
pub const CAN_F10R2_FB5: u32 = CAN_F10R2_FB5_Msk;
pub const CAN_F10R2_FB6_Pos: u32 = 6;
pub const CAN_F10R2_FB6_Msk: u32 = 0x1 << CAN_F10R2_FB6_Pos;
pub const CAN_F10R2_FB6: u32 = CAN_F10R2_FB6_Msk;
pub const CAN_F10R2_FB7_Pos: u32 = 7;
pub const CAN_F10R2_FB7_Msk: u32 = 0x1 << CAN_F10R2_FB7_Pos;
pub const CAN_F10R2_FB7: u32 = CAN_F10R2_FB7_Msk;
pub const CAN_F10R2_FB8_Pos: u32 = 8;
pub const CAN_F10R2_FB8_Msk: u32 = 0x1 << CAN_F10R2_FB8_Pos;
pub const CAN_F10R2_FB8: u32 = CAN_F10R2_FB8_Msk;
pub const CAN_F10R2_FB9_Pos: u32 = 9;
pub const CAN_F10R2_FB9_Msk: u32 = 0x1 << CAN_F10R2_FB9_Pos;
pub const CAN_F10R2_FB9: u32 = CAN_F10R2_FB9_Msk;
pub const CAN_F10R2_FB10_Pos: u32 = 10;
pub const CAN_F10R2_FB10_Msk: u32 = 0x1 << CAN_F10R2_FB10_Pos;
pub const CAN_F10R2_FB10: u32 = CAN_F10R2_FB10_Msk;
pub const CAN_F10R2_FB11_Pos: u32 = 11;
pub const CAN_F10R2_FB11_Msk: u32 = 0x1 << CAN_F10R2_FB11_Pos;
pub const CAN_F10R2_FB11: u32 = CAN_F10R2_FB11_Msk;
pub const CAN_F10R2_FB12_Pos: u32 = 12;
pub const CAN_F10R2_FB12_Msk: u32 = 0x1 << CAN_F10R2_FB12_Pos;
pub const CAN_F10R2_FB12: u32 = CAN_F10R2_FB12_Msk;
pub const CAN_F10R2_FB13_Pos: u32 = 13;
pub const CAN_F10R2_FB13_Msk: u32 = 0x1 << CAN_F10R2_FB13_Pos;
pub const CAN_F10R2_FB13: u32 = CAN_F10R2_FB13_Msk;
pub const CAN_F10R2_FB14_Pos: u32 = 14;
pub const CAN_F10R2_FB14_Msk: u32 = 0x1 << CAN_F10R2_FB14_Pos;
pub const CAN_F10R2_FB14: u32 = CAN_F10R2_FB14_Msk;
pub const CAN_F10R2_FB15_Pos: u32 = 15;
pub const CAN_F10R2_FB15_Msk: u32 = 0x1 << CAN_F10R2_FB15_Pos;
pub const CAN_F10R2_FB15: u32 = CAN_F10R2_FB15_Msk;
pub const CAN_F10R2_FB16_Pos: u32 = 16;
pub const CAN_F10R2_FB16_Msk: u32 = 0x1 << CAN_F10R2_FB16_Pos;
pub const CAN_F10R2_FB16: u32 = CAN_F10R2_FB16_Msk;
pub const CAN_F10R2_FB17_Pos: u32 = 17;
pub const CAN_F10R2_FB17_Msk: u32 = 0x1 << CAN_F10R2_FB17_Pos;
pub const CAN_F10R2_FB17: u32 = CAN_F10R2_FB17_Msk;
pub const CAN_F10R2_FB18_Pos: u32 = 18;
pub const CAN_F10R2_FB18_Msk: u32 = 0x1 << CAN_F10R2_FB18_Pos;
pub const CAN_F10R2_FB18: u32 = CAN_F10R2_FB18_Msk;
pub const CAN_F10R2_FB19_Pos: u32 = 19;
pub const CAN_F10R2_FB19_Msk: u32 = 0x1 << CAN_F10R2_FB19_Pos;
pub const CAN_F10R2_FB19: u32 = CAN_F10R2_FB19_Msk;
pub const CAN_F10R2_FB20_Pos: u32 = 20;
pub const CAN_F10R2_FB20_Msk: u32 = 0x1 << CAN_F10R2_FB20_Pos;
pub const CAN_F10R2_FB20: u32 = CAN_F10R2_FB20_Msk;
pub const CAN_F10R2_FB21_Pos: u32 = 21;
pub const CAN_F10R2_FB21_Msk: u32 = 0x1 << CAN_F10R2_FB21_Pos;
pub const CAN_F10R2_FB21: u32 = CAN_F10R2_FB21_Msk;
pub const CAN_F10R2_FB22_Pos: u32 = 22;
pub const CAN_F10R2_FB22_Msk: u32 = 0x1 << CAN_F10R2_FB22_Pos;
pub const CAN_F10R2_FB22: u32 = CAN_F10R2_FB22_Msk;
pub const CAN_F10R2_FB23_Pos: u32 = 23;
pub const CAN_F10R2_FB23_Msk: u32 = 0x1 << CAN_F10R2_FB23_Pos;
pub const CAN_F10R2_FB23: u32 = CAN_F10R2_FB23_Msk;
pub const CAN_F10R2_FB24_Pos: u32 = 24;
pub const CAN_F10R2_FB24_Msk: u32 = 0x1 << CAN_F10R2_FB24_Pos;
pub const CAN_F10R2_FB24: u32 = CAN_F10R2_FB24_Msk;
pub const CAN_F10R2_FB25_Pos: u32 = 25;
pub const CAN_F10R2_FB25_Msk: u32 = 0x1 << CAN_F10R2_FB25_Pos;
pub const CAN_F10R2_FB25: u32 = CAN_F10R2_FB25_Msk;
pub const CAN_F10R2_FB26_Pos: u32 = 26;
pub const CAN_F10R2_FB26_Msk: u32 = 0x1 << CAN_F10R2_FB26_Pos;
pub const CAN_F10R2_FB26: u32 = CAN_F10R2_FB26_Msk;
pub const CAN_F10R2_FB27_Pos: u32 = 27;
pub const CAN_F10R2_FB27_Msk: u32 = 0x1 << CAN_F10R2_FB27_Pos;
pub const CAN_F10R2_FB27: u32 = CAN_F10R2_FB27_Msk;
pub const CAN_F10R2_FB28_Pos: u32 = 28;
pub const CAN_F10R2_FB28_Msk: u32 = 0x1 << CAN_F10R2_FB28_Pos;
pub const CAN_F10R2_FB28: u32 = CAN_F10R2_FB28_Msk;
pub const CAN_F10R2_FB29_Pos: u32 = 29;
pub const CAN_F10R2_FB29_Msk: u32 = 0x1 << CAN_F10R2_FB29_Pos;
pub const CAN_F10R2_FB29: u32 = CAN_F10R2_FB29_Msk;
pub const CAN_F10R2_FB30_Pos: u32 = 30;
pub const CAN_F10R2_FB30_Msk: u32 = 0x1 << CAN_F10R2_FB30_Pos;
pub const CAN_F10R2_FB30: u32 = CAN_F10R2_FB30_Msk;
pub const CAN_F10R2_FB31_Pos: u32 = 31;
pub const CAN_F10R2_FB31_Msk: u32 = 0x1 << CAN_F10R2_FB31_Pos;
pub const CAN_F10R2_FB31: u32 = CAN_F10R2_FB31_Msk;
pub const CAN_F11R2_FB0_Pos: u32 = 0;
pub const CAN_F11R2_FB0_Msk: u32 = 0x1 << CAN_F11R2_FB0_Pos;
pub const CAN_F11R2_FB0: u32 = CAN_F11R2_FB0_Msk;
pub const CAN_F11R2_FB1_Pos: u32 = 1;
pub const CAN_F11R2_FB1_Msk: u32 = 0x1 << CAN_F11R2_FB1_Pos;
pub const CAN_F11R2_FB1: u32 = CAN_F11R2_FB1_Msk;
pub const CAN_F11R2_FB2_Pos: u32 = 2;
pub const CAN_F11R2_FB2_Msk: u32 = 0x1 << CAN_F11R2_FB2_Pos;
pub const CAN_F11R2_FB2: u32 = CAN_F11R2_FB2_Msk;
pub const CAN_F11R2_FB3_Pos: u32 = 3;
pub const CAN_F11R2_FB3_Msk: u32 = 0x1 << CAN_F11R2_FB3_Pos;
pub const CAN_F11R2_FB3: u32 = CAN_F11R2_FB3_Msk;
pub const CAN_F11R2_FB4_Pos: u32 = 4;
pub const CAN_F11R2_FB4_Msk: u32 = 0x1 << CAN_F11R2_FB4_Pos;
pub const CAN_F11R2_FB4: u32 = CAN_F11R2_FB4_Msk;
pub const CAN_F11R2_FB5_Pos: u32 = 5;
pub const CAN_F11R2_FB5_Msk: u32 = 0x1 << CAN_F11R2_FB5_Pos;
pub const CAN_F11R2_FB5: u32 = CAN_F11R2_FB5_Msk;
pub const CAN_F11R2_FB6_Pos: u32 = 6;
pub const CAN_F11R2_FB6_Msk: u32 = 0x1 << CAN_F11R2_FB6_Pos;
pub const CAN_F11R2_FB6: u32 = CAN_F11R2_FB6_Msk;
pub const CAN_F11R2_FB7_Pos: u32 = 7;
pub const CAN_F11R2_FB7_Msk: u32 = 0x1 << CAN_F11R2_FB7_Pos;
pub const CAN_F11R2_FB7: u32 = CAN_F11R2_FB7_Msk;
pub const CAN_F11R2_FB8_Pos: u32 = 8;
pub const CAN_F11R2_FB8_Msk: u32 = 0x1 << CAN_F11R2_FB8_Pos;
pub const CAN_F11R2_FB8: u32 = CAN_F11R2_FB8_Msk;
pub const CAN_F11R2_FB9_Pos: u32 = 9;
pub const CAN_F11R2_FB9_Msk: u32 = 0x1 << CAN_F11R2_FB9_Pos;
pub const CAN_F11R2_FB9: u32 = CAN_F11R2_FB9_Msk;
pub const CAN_F11R2_FB10_Pos: u32 = 10;
pub const CAN_F11R2_FB10_Msk: u32 = 0x1 << CAN_F11R2_FB10_Pos;
pub const CAN_F11R2_FB10: u32 = CAN_F11R2_FB10_Msk;
pub const CAN_F11R2_FB11_Pos: u32 = 11;
pub const CAN_F11R2_FB11_Msk: u32 = 0x1 << CAN_F11R2_FB11_Pos;
pub const CAN_F11R2_FB11: u32 = CAN_F11R2_FB11_Msk;
pub const CAN_F11R2_FB12_Pos: u32 = 12;
pub const CAN_F11R2_FB12_Msk: u32 = 0x1 << CAN_F11R2_FB12_Pos;
pub const CAN_F11R2_FB12: u32 = CAN_F11R2_FB12_Msk;
pub const CAN_F11R2_FB13_Pos: u32 = 13;
pub const CAN_F11R2_FB13_Msk: u32 = 0x1 << CAN_F11R2_FB13_Pos;
pub const CAN_F11R2_FB13: u32 = CAN_F11R2_FB13_Msk;
pub const CAN_F11R2_FB14_Pos: u32 = 14;
pub const CAN_F11R2_FB14_Msk: u32 = 0x1 << CAN_F11R2_FB14_Pos;
pub const CAN_F11R2_FB14: u32 = CAN_F11R2_FB14_Msk;
pub const CAN_F11R2_FB15_Pos: u32 = 15;
pub const CAN_F11R2_FB15_Msk: u32 = 0x1 << CAN_F11R2_FB15_Pos;
pub const CAN_F11R2_FB15: u32 = CAN_F11R2_FB15_Msk;
pub const CAN_F11R2_FB16_Pos: u32 = 16;
pub const CAN_F11R2_FB16_Msk: u32 = 0x1 << CAN_F11R2_FB16_Pos;
pub const CAN_F11R2_FB16: u32 = CAN_F11R2_FB16_Msk;
pub const CAN_F11R2_FB17_Pos: u32 = 17;
pub const CAN_F11R2_FB17_Msk: u32 = 0x1 << CAN_F11R2_FB17_Pos;
pub const CAN_F11R2_FB17: u32 = CAN_F11R2_FB17_Msk;
pub const CAN_F11R2_FB18_Pos: u32 = 18;
pub const CAN_F11R2_FB18_Msk: u32 = 0x1 << CAN_F11R2_FB18_Pos;
pub const CAN_F11R2_FB18: u32 = CAN_F11R2_FB18_Msk;
pub const CAN_F11R2_FB19_Pos: u32 = 19;
pub const CAN_F11R2_FB19_Msk: u32 = 0x1 << CAN_F11R2_FB19_Pos;
pub const CAN_F11R2_FB19: u32 = CAN_F11R2_FB19_Msk;
pub const CAN_F11R2_FB20_Pos: u32 = 20;
pub const CAN_F11R2_FB20_Msk: u32 = 0x1 << CAN_F11R2_FB20_Pos;
pub const CAN_F11R2_FB20: u32 = CAN_F11R2_FB20_Msk;
pub const CAN_F11R2_FB21_Pos: u32 = 21;
pub const CAN_F11R2_FB21_Msk: u32 = 0x1 << CAN_F11R2_FB21_Pos;
pub const CAN_F11R2_FB21: u32 = CAN_F11R2_FB21_Msk;
pub const CAN_F11R2_FB22_Pos: u32 = 22;
pub const CAN_F11R2_FB22_Msk: u32 = 0x1 << CAN_F11R2_FB22_Pos;
pub const CAN_F11R2_FB22: u32 = CAN_F11R2_FB22_Msk;
pub const CAN_F11R2_FB23_Pos: u32 = 23;
pub const CAN_F11R2_FB23_Msk: u32 = 0x1 << CAN_F11R2_FB23_Pos;
pub const CAN_F11R2_FB23: u32 = CAN_F11R2_FB23_Msk;
pub const CAN_F11R2_FB24_Pos: u32 = 24;
pub const CAN_F11R2_FB24_Msk: u32 = 0x1 << CAN_F11R2_FB24_Pos;
pub const CAN_F11R2_FB24: u32 = CAN_F11R2_FB24_Msk;
pub const CAN_F11R2_FB25_Pos: u32 = 25;
pub const CAN_F11R2_FB25_Msk: u32 = 0x1 << CAN_F11R2_FB25_Pos;
pub const CAN_F11R2_FB25: u32 = CAN_F11R2_FB25_Msk;
pub const CAN_F11R2_FB26_Pos: u32 = 26;
pub const CAN_F11R2_FB26_Msk: u32 = 0x1 << CAN_F11R2_FB26_Pos;
pub const CAN_F11R2_FB26: u32 = CAN_F11R2_FB26_Msk;
pub const CAN_F11R2_FB27_Pos: u32 = 27;
pub const CAN_F11R2_FB27_Msk: u32 = 0x1 << CAN_F11R2_FB27_Pos;
pub const CAN_F11R2_FB27: u32 = CAN_F11R2_FB27_Msk;
pub const CAN_F11R2_FB28_Pos: u32 = 28;
pub const CAN_F11R2_FB28_Msk: u32 = 0x1 << CAN_F11R2_FB28_Pos;
pub const CAN_F11R2_FB28: u32 = CAN_F11R2_FB28_Msk;
pub const CAN_F11R2_FB29_Pos: u32 = 29;
pub const CAN_F11R2_FB29_Msk: u32 = 0x1 << CAN_F11R2_FB29_Pos;
pub const CAN_F11R2_FB29: u32 = CAN_F11R2_FB29_Msk;
pub const CAN_F11R2_FB30_Pos: u32 = 30;
pub const CAN_F11R2_FB30_Msk: u32 = 0x1 << CAN_F11R2_FB30_Pos;
pub const CAN_F11R2_FB30: u32 = CAN_F11R2_FB30_Msk;
pub const CAN_F11R2_FB31_Pos: u32 = 31;
pub const CAN_F11R2_FB31_Msk: u32 = 0x1 << CAN_F11R2_FB31_Pos;
pub const CAN_F11R2_FB31: u32 = CAN_F11R2_FB31_Msk;
pub const CAN_F12R2_FB0_Pos: u32 = 0;
pub const CAN_F12R2_FB0_Msk: u32 = 0x1 << CAN_F12R2_FB0_Pos;
pub const CAN_F12R2_FB0: u32 = CAN_F12R2_FB0_Msk;
pub const CAN_F12R2_FB1_Pos: u32 = 1;
pub const CAN_F12R2_FB1_Msk: u32 = 0x1 << CAN_F12R2_FB1_Pos;
pub const CAN_F12R2_FB1: u32 = CAN_F12R2_FB1_Msk;
pub const CAN_F12R2_FB2_Pos: u32 = 2;
pub const CAN_F12R2_FB2_Msk: u32 = 0x1 << CAN_F12R2_FB2_Pos;
pub const CAN_F12R2_FB2: u32 = CAN_F12R2_FB2_Msk;
pub const CAN_F12R2_FB3_Pos: u32 = 3;
pub const CAN_F12R2_FB3_Msk: u32 = 0x1 << CAN_F12R2_FB3_Pos;
pub const CAN_F12R2_FB3: u32 = CAN_F12R2_FB3_Msk;
pub const CAN_F12R2_FB4_Pos: u32 = 4;
pub const CAN_F12R2_FB4_Msk: u32 = 0x1 << CAN_F12R2_FB4_Pos;
pub const CAN_F12R2_FB4: u32 = CAN_F12R2_FB4_Msk;
pub const CAN_F12R2_FB5_Pos: u32 = 5;
pub const CAN_F12R2_FB5_Msk: u32 = 0x1 << CAN_F12R2_FB5_Pos;
pub const CAN_F12R2_FB5: u32 = CAN_F12R2_FB5_Msk;
pub const CAN_F12R2_FB6_Pos: u32 = 6;
pub const CAN_F12R2_FB6_Msk: u32 = 0x1 << CAN_F12R2_FB6_Pos;
pub const CAN_F12R2_FB6: u32 = CAN_F12R2_FB6_Msk;
pub const CAN_F12R2_FB7_Pos: u32 = 7;
pub const CAN_F12R2_FB7_Msk: u32 = 0x1 << CAN_F12R2_FB7_Pos;
pub const CAN_F12R2_FB7: u32 = CAN_F12R2_FB7_Msk;
pub const CAN_F12R2_FB8_Pos: u32 = 8;
pub const CAN_F12R2_FB8_Msk: u32 = 0x1 << CAN_F12R2_FB8_Pos;
pub const CAN_F12R2_FB8: u32 = CAN_F12R2_FB8_Msk;
pub const CAN_F12R2_FB9_Pos: u32 = 9;
pub const CAN_F12R2_FB9_Msk: u32 = 0x1 << CAN_F12R2_FB9_Pos;
pub const CAN_F12R2_FB9: u32 = CAN_F12R2_FB9_Msk;
pub const CAN_F12R2_FB10_Pos: u32 = 10;
pub const CAN_F12R2_FB10_Msk: u32 = 0x1 << CAN_F12R2_FB10_Pos;
pub const CAN_F12R2_FB10: u32 = CAN_F12R2_FB10_Msk;
pub const CAN_F12R2_FB11_Pos: u32 = 11;
pub const CAN_F12R2_FB11_Msk: u32 = 0x1 << CAN_F12R2_FB11_Pos;
pub const CAN_F12R2_FB11: u32 = CAN_F12R2_FB11_Msk;
pub const CAN_F12R2_FB12_Pos: u32 = 12;
pub const CAN_F12R2_FB12_Msk: u32 = 0x1 << CAN_F12R2_FB12_Pos;
pub const CAN_F12R2_FB12: u32 = CAN_F12R2_FB12_Msk;
pub const CAN_F12R2_FB13_Pos: u32 = 13;
pub const CAN_F12R2_FB13_Msk: u32 = 0x1 << CAN_F12R2_FB13_Pos;
pub const CAN_F12R2_FB13: u32 = CAN_F12R2_FB13_Msk;
pub const CAN_F12R2_FB14_Pos: u32 = 14;
pub const CAN_F12R2_FB14_Msk: u32 = 0x1 << CAN_F12R2_FB14_Pos;
pub const CAN_F12R2_FB14: u32 = CAN_F12R2_FB14_Msk;
pub const CAN_F12R2_FB15_Pos: u32 = 15;
pub const CAN_F12R2_FB15_Msk: u32 = 0x1 << CAN_F12R2_FB15_Pos;
pub const CAN_F12R2_FB15: u32 = CAN_F12R2_FB15_Msk;
pub const CAN_F12R2_FB16_Pos: u32 = 16;
pub const CAN_F12R2_FB16_Msk: u32 = 0x1 << CAN_F12R2_FB16_Pos;
pub const CAN_F12R2_FB16: u32 = CAN_F12R2_FB16_Msk;
pub const CAN_F12R2_FB17_Pos: u32 = 17;
pub const CAN_F12R2_FB17_Msk: u32 = 0x1 << CAN_F12R2_FB17_Pos;
pub const CAN_F12R2_FB17: u32 = CAN_F12R2_FB17_Msk;
pub const CAN_F12R2_FB18_Pos: u32 = 18;
pub const CAN_F12R2_FB18_Msk: u32 = 0x1 << CAN_F12R2_FB18_Pos;
pub const CAN_F12R2_FB18: u32 = CAN_F12R2_FB18_Msk;
pub const CAN_F12R2_FB19_Pos: u32 = 19;
pub const CAN_F12R2_FB19_Msk: u32 = 0x1 << CAN_F12R2_FB19_Pos;
pub const CAN_F12R2_FB19: u32 = CAN_F12R2_FB19_Msk;
pub const CAN_F12R2_FB20_Pos: u32 = 20;
pub const CAN_F12R2_FB20_Msk: u32 = 0x1 << CAN_F12R2_FB20_Pos;
pub const CAN_F12R2_FB20: u32 = CAN_F12R2_FB20_Msk;
pub const CAN_F12R2_FB21_Pos: u32 = 21;
pub const CAN_F12R2_FB21_Msk: u32 = 0x1 << CAN_F12R2_FB21_Pos;
pub const CAN_F12R2_FB21: u32 = CAN_F12R2_FB21_Msk;
pub const CAN_F12R2_FB22_Pos: u32 = 22;
pub const CAN_F12R2_FB22_Msk: u32 = 0x1 << CAN_F12R2_FB22_Pos;
pub const CAN_F12R2_FB22: u32 = CAN_F12R2_FB22_Msk;
pub const CAN_F12R2_FB23_Pos: u32 = 23;
pub const CAN_F12R2_FB23_Msk: u32 = 0x1 << CAN_F12R2_FB23_Pos;
pub const CAN_F12R2_FB23: u32 = CAN_F12R2_FB23_Msk;
pub const CAN_F12R2_FB24_Pos: u32 = 24;
pub const CAN_F12R2_FB24_Msk: u32 = 0x1 << CAN_F12R2_FB24_Pos;
pub const CAN_F12R2_FB24: u32 = CAN_F12R2_FB24_Msk;
pub const CAN_F12R2_FB25_Pos: u32 = 25;
pub const CAN_F12R2_FB25_Msk: u32 = 0x1 << CAN_F12R2_FB25_Pos;
pub const CAN_F12R2_FB25: u32 = CAN_F12R2_FB25_Msk;
pub const CAN_F12R2_FB26_Pos: u32 = 26;
pub const CAN_F12R2_FB26_Msk: u32 = 0x1 << CAN_F12R2_FB26_Pos;
pub const CAN_F12R2_FB26: u32 = CAN_F12R2_FB26_Msk;
pub const CAN_F12R2_FB27_Pos: u32 = 27;
pub const CAN_F12R2_FB27_Msk: u32 = 0x1 << CAN_F12R2_FB27_Pos;
pub const CAN_F12R2_FB27: u32 = CAN_F12R2_FB27_Msk;
pub const CAN_F12R2_FB28_Pos: u32 = 28;
pub const CAN_F12R2_FB28_Msk: u32 = 0x1 << CAN_F12R2_FB28_Pos;
pub const CAN_F12R2_FB28: u32 = CAN_F12R2_FB28_Msk;
pub const CAN_F12R2_FB29_Pos: u32 = 29;
pub const CAN_F12R2_FB29_Msk: u32 = 0x1 << CAN_F12R2_FB29_Pos;
pub const CAN_F12R2_FB29: u32 = CAN_F12R2_FB29_Msk;
pub const CAN_F12R2_FB30_Pos: u32 = 30;
pub const CAN_F12R2_FB30_Msk: u32 = 0x1 << CAN_F12R2_FB30_Pos;
pub const CAN_F12R2_FB30: u32 = CAN_F12R2_FB30_Msk;
pub const CAN_F12R2_FB31_Pos: u32 = 31;
pub const CAN_F12R2_FB31_Msk: u32 = 0x1 << CAN_F12R2_FB31_Pos;
pub const CAN_F12R2_FB31: u32 = CAN_F12R2_FB31_Msk;
pub const CAN_F13R2_FB0_Pos: u32 = 0;
pub const CAN_F13R2_FB0_Msk: u32 = 0x1 << CAN_F13R2_FB0_Pos;
pub const CAN_F13R2_FB0: u32 = CAN_F13R2_FB0_Msk;
pub const CAN_F13R2_FB1_Pos: u32 = 1;
pub const CAN_F13R2_FB1_Msk: u32 = 0x1 << CAN_F13R2_FB1_Pos;
pub const CAN_F13R2_FB1: u32 = CAN_F13R2_FB1_Msk;
pub const CAN_F13R2_FB2_Pos: u32 = 2;
pub const CAN_F13R2_FB2_Msk: u32 = 0x1 << CAN_F13R2_FB2_Pos;
pub const CAN_F13R2_FB2: u32 = CAN_F13R2_FB2_Msk;
pub const CAN_F13R2_FB3_Pos: u32 = 3;
pub const CAN_F13R2_FB3_Msk: u32 = 0x1 << CAN_F13R2_FB3_Pos;
pub const CAN_F13R2_FB3: u32 = CAN_F13R2_FB3_Msk;
pub const CAN_F13R2_FB4_Pos: u32 = 4;
pub const CAN_F13R2_FB4_Msk: u32 = 0x1 << CAN_F13R2_FB4_Pos;
pub const CAN_F13R2_FB4: u32 = CAN_F13R2_FB4_Msk;
pub const CAN_F13R2_FB5_Pos: u32 = 5;
pub const CAN_F13R2_FB5_Msk: u32 = 0x1 << CAN_F13R2_FB5_Pos;
pub const CAN_F13R2_FB5: u32 = CAN_F13R2_FB5_Msk;
pub const CAN_F13R2_FB6_Pos: u32 = 6;
pub const CAN_F13R2_FB6_Msk: u32 = 0x1 << CAN_F13R2_FB6_Pos;
pub const CAN_F13R2_FB6: u32 = CAN_F13R2_FB6_Msk;
pub const CAN_F13R2_FB7_Pos: u32 = 7;
pub const CAN_F13R2_FB7_Msk: u32 = 0x1 << CAN_F13R2_FB7_Pos;
pub const CAN_F13R2_FB7: u32 = CAN_F13R2_FB7_Msk;
pub const CAN_F13R2_FB8_Pos: u32 = 8;
pub const CAN_F13R2_FB8_Msk: u32 = 0x1 << CAN_F13R2_FB8_Pos;
pub const CAN_F13R2_FB8: u32 = CAN_F13R2_FB8_Msk;
pub const CAN_F13R2_FB9_Pos: u32 = 9;
pub const CAN_F13R2_FB9_Msk: u32 = 0x1 << CAN_F13R2_FB9_Pos;
pub const CAN_F13R2_FB9: u32 = CAN_F13R2_FB9_Msk;
pub const CAN_F13R2_FB10_Pos: u32 = 10;
pub const CAN_F13R2_FB10_Msk: u32 = 0x1 << CAN_F13R2_FB10_Pos;
pub const CAN_F13R2_FB10: u32 = CAN_F13R2_FB10_Msk;
pub const CAN_F13R2_FB11_Pos: u32 = 11;
pub const CAN_F13R2_FB11_Msk: u32 = 0x1 << CAN_F13R2_FB11_Pos;
pub const CAN_F13R2_FB11: u32 = CAN_F13R2_FB11_Msk;
pub const CAN_F13R2_FB12_Pos: u32 = 12;
pub const CAN_F13R2_FB12_Msk: u32 = 0x1 << CAN_F13R2_FB12_Pos;
pub const CAN_F13R2_FB12: u32 = CAN_F13R2_FB12_Msk;
pub const CAN_F13R2_FB13_Pos: u32 = 13;
pub const CAN_F13R2_FB13_Msk: u32 = 0x1 << CAN_F13R2_FB13_Pos;
pub const CAN_F13R2_FB13: u32 = CAN_F13R2_FB13_Msk;
pub const CAN_F13R2_FB14_Pos: u32 = 14;
pub const CAN_F13R2_FB14_Msk: u32 = 0x1 << CAN_F13R2_FB14_Pos;
pub const CAN_F13R2_FB14: u32 = CAN_F13R2_FB14_Msk;
pub const CAN_F13R2_FB15_Pos: u32 = 15;
pub const CAN_F13R2_FB15_Msk: u32 = 0x1 << CAN_F13R2_FB15_Pos;
pub const CAN_F13R2_FB15: u32 = CAN_F13R2_FB15_Msk;
pub const CAN_F13R2_FB16_Pos: u32 = 16;
pub const CAN_F13R2_FB16_Msk: u32 = 0x1 << CAN_F13R2_FB16_Pos;
pub const CAN_F13R2_FB16: u32 = CAN_F13R2_FB16_Msk;
pub const CAN_F13R2_FB17_Pos: u32 = 17;
pub const CAN_F13R2_FB17_Msk: u32 = 0x1 << CAN_F13R2_FB17_Pos;
pub const CAN_F13R2_FB17: u32 = CAN_F13R2_FB17_Msk;
pub const CAN_F13R2_FB18_Pos: u32 = 18;
pub const CAN_F13R2_FB18_Msk: u32 = 0x1 << CAN_F13R2_FB18_Pos;
pub const CAN_F13R2_FB18: u32 = CAN_F13R2_FB18_Msk;
pub const CAN_F13R2_FB19_Pos: u32 = 19;
pub const CAN_F13R2_FB19_Msk: u32 = 0x1 << CAN_F13R2_FB19_Pos;
pub const CAN_F13R2_FB19: u32 = CAN_F13R2_FB19_Msk;
pub const CAN_F13R2_FB20_Pos: u32 = 20;
pub const CAN_F13R2_FB20_Msk: u32 = 0x1 << CAN_F13R2_FB20_Pos;
pub const CAN_F13R2_FB20: u32 = CAN_F13R2_FB20_Msk;
pub const CAN_F13R2_FB21_Pos: u32 = 21;
pub const CAN_F13R2_FB21_Msk: u32 = 0x1 << CAN_F13R2_FB21_Pos;
pub const CAN_F13R2_FB21: u32 = CAN_F13R2_FB21_Msk;
pub const CAN_F13R2_FB22_Pos: u32 = 22;
pub const CAN_F13R2_FB22_Msk: u32 = 0x1 << CAN_F13R2_FB22_Pos;
pub const CAN_F13R2_FB22: u32 = CAN_F13R2_FB22_Msk;
pub const CAN_F13R2_FB23_Pos: u32 = 23;
pub const CAN_F13R2_FB23_Msk: u32 = 0x1 << CAN_F13R2_FB23_Pos;
pub const CAN_F13R2_FB23: u32 = CAN_F13R2_FB23_Msk;
pub const CAN_F13R2_FB24_Pos: u32 = 24;
pub const CAN_F13R2_FB24_Msk: u32 = 0x1 << CAN_F13R2_FB24_Pos;
pub const CAN_F13R2_FB24: u32 = CAN_F13R2_FB24_Msk;
pub const CAN_F13R2_FB25_Pos: u32 = 25;
pub const CAN_F13R2_FB25_Msk: u32 = 0x1 << CAN_F13R2_FB25_Pos;
pub const CAN_F13R2_FB25: u32 = CAN_F13R2_FB25_Msk;
pub const CAN_F13R2_FB26_Pos: u32 = 26;
pub const CAN_F13R2_FB26_Msk: u32 = 0x1 << CAN_F13R2_FB26_Pos;
pub const CAN_F13R2_FB26: u32 = CAN_F13R2_FB26_Msk;
pub const CAN_F13R2_FB27_Pos: u32 = 27;
pub const CAN_F13R2_FB27_Msk: u32 = 0x1 << CAN_F13R2_FB27_Pos;
pub const CAN_F13R2_FB27: u32 = CAN_F13R2_FB27_Msk;
pub const CAN_F13R2_FB28_Pos: u32 = 28;
pub const CAN_F13R2_FB28_Msk: u32 = 0x1 << CAN_F13R2_FB28_Pos;
pub const CAN_F13R2_FB28: u32 = CAN_F13R2_FB28_Msk;
pub const CAN_F13R2_FB29_Pos: u32 = 29;
pub const CAN_F13R2_FB29_Msk: u32 = 0x1 << CAN_F13R2_FB29_Pos;
pub const CAN_F13R2_FB29: u32 = CAN_F13R2_FB29_Msk;
pub const CAN_F13R2_FB30_Pos: u32 = 30;
pub const CAN_F13R2_FB30_Msk: u32 = 0x1 << CAN_F13R2_FB30_Pos;
pub const CAN_F13R2_FB30: u32 = CAN_F13R2_FB30_Msk;
pub const CAN_F13R2_FB31_Pos: u32 = 31;
pub const CAN_F13R2_FB31_Msk: u32 = 0x1 << CAN_F13R2_FB31_Pos;
pub const CAN_F13R2_FB31: u32 = CAN_F13R2_FB31_Msk;
pub const CRC_DR_DR_Pos: u32 = 0;
pub const CRC_DR_DR_Msk: u32 = 0xFFFFFFFF << CRC_DR_DR_Pos;
pub const CRC_DR_DR: u32 = CRC_DR_DR_Msk;
pub const CRC_IDR_IDR: u32 = 0xFF;
pub const CRC_CR_RESET_Pos: u32 = 0;
pub const CRC_CR_RESET_Msk: u32 = 0x1 << CRC_CR_RESET_Pos;
pub const CRC_CR_RESET: u32 = CRC_CR_RESET_Msk;
pub const CRC_CR_POLYSIZE_Pos: u32 = 3;
pub const CRC_CR_POLYSIZE_Msk: u32 = 0x3 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_POLYSIZE: u32 = CRC_CR_POLYSIZE_Msk;
pub const CRC_CR_POLYSIZE_0: u32 = 0x1 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_POLYSIZE_1: u32 = 0x2 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_REV_IN_Pos: u32 = 5;
pub const CRC_CR_REV_IN_Msk: u32 = 0x3 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_IN: u32 = CRC_CR_REV_IN_Msk;
pub const CRC_CR_REV_IN_0: u32 = 0x1 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_IN_1: u32 = 0x2 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_OUT_Pos: u32 = 7;
pub const CRC_CR_REV_OUT_Msk: u32 = 0x1 << CRC_CR_REV_OUT_Pos;
pub const CRC_CR_REV_OUT: u32 = CRC_CR_REV_OUT_Msk;
pub const CRC_INIT_INIT_Pos: u32 = 0;
pub const CRC_INIT_INIT_Msk: u32 = 0xFFFFFFFF << CRC_INIT_INIT_Pos;
pub const CRC_INIT_INIT: u32 = CRC_INIT_INIT_Msk;
pub const CRC_POL_POL_Pos: u32 = 0;
pub const CRC_POL_POL_Msk: u32 = 0xFFFFFFFF << CRC_POL_POL_Pos;
pub const CRC_POL_POL: u32 = CRC_POL_POL_Msk;
pub const DAC_CR_EN1_Pos: u32 = 0;
pub const DAC_CR_EN1_Msk: u32 = 0x1 << DAC_CR_EN1_Pos;
pub const DAC_CR_EN1: u32 = DAC_CR_EN1_Msk;
pub const DAC_CR_BOFF1_Pos: u32 = 1;
pub const DAC_CR_BOFF1_Msk: u32 = 0x1 << DAC_CR_BOFF1_Pos;
pub const DAC_CR_BOFF1: u32 = DAC_CR_BOFF1_Msk;
pub const DAC_CR_OUTEN1_Pos: u32 = 1;
pub const DAC_CR_OUTEN1_Msk: u32 = 0x1 << DAC_CR_OUTEN1_Pos;
pub const DAC_CR_OUTEN1: u32 = DAC_CR_OUTEN1_Msk;
pub const DAC_CR_TEN1_Pos: u32 = 2;
pub const DAC_CR_TEN1_Msk: u32 = 0x1 << DAC_CR_TEN1_Pos;
pub const DAC_CR_TEN1: u32 = DAC_CR_TEN1_Msk;
pub const DAC_CR_TSEL1_Pos: u32 = 3;
pub const DAC_CR_TSEL1_Msk: u32 = 0x7 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1: u32 = DAC_CR_TSEL1_Msk;
pub const DAC_CR_TSEL1_0: u32 = 0x1 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_1: u32 = 0x2 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_2: u32 = 0x4 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_WAVE1_Pos: u32 = 6;
pub const DAC_CR_WAVE1_Msk: u32 = 0x3 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_WAVE1: u32 = DAC_CR_WAVE1_Msk;
pub const DAC_CR_WAVE1_0: u32 = 0x1 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_WAVE1_1: u32 = 0x2 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_MAMP1_Pos: u32 = 8;
pub const DAC_CR_MAMP1_Msk: u32 = 0xF << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1: u32 = DAC_CR_MAMP1_Msk;
pub const DAC_CR_MAMP1_0: u32 = 0x1 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_1: u32 = 0x2 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_2: u32 = 0x4 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_3: u32 = 0x8 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_DMAEN1_Pos: u32 = 12;
pub const DAC_CR_DMAEN1_Msk: u32 = 0x1 << DAC_CR_DMAEN1_Pos;
pub const DAC_CR_DMAEN1: u32 = DAC_CR_DMAEN1_Msk;
pub const DAC_CR_DMAUDRIE1_Pos: u32 = 13;
pub const DAC_CR_DMAUDRIE1_Msk: u32 = 0x1 << DAC_CR_DMAUDRIE1_Pos;
pub const DAC_CR_DMAUDRIE1: u32 = DAC_CR_DMAUDRIE1_Msk;
pub const DAC_CR_EN2_Pos: u32 = 16;
pub const DAC_CR_EN2_Msk: u32 = 0x1 << DAC_CR_EN2_Pos;
pub const DAC_CR_EN2: u32 = DAC_CR_EN2_Msk;
pub const DAC_CR_BOFF2_Pos: u32 = 17;
pub const DAC_CR_BOFF2_Msk: u32 = 0x1 << DAC_CR_BOFF2_Pos;
pub const DAC_CR_BOFF2: u32 = DAC_CR_BOFF2_Msk;
pub const DAC_CR_OUTEN2_Pos: u32 = 17;
pub const DAC_CR_OUTEN2_Msk: u32 = 0x1 << DAC_CR_OUTEN2_Pos;
pub const DAC_CR_OUTEN2: u32 = DAC_CR_OUTEN2_Msk;
pub const DAC_CR_TEN2_Pos: u32 = 18;
pub const DAC_CR_TEN2_Msk: u32 = 0x1 << DAC_CR_TEN2_Pos;
pub const DAC_CR_TEN2: u32 = DAC_CR_TEN2_Msk;
pub const DAC_CR_TSEL2_Pos: u32 = 19;
pub const DAC_CR_TSEL2_Msk: u32 = 0x7 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2: u32 = DAC_CR_TSEL2_Msk;
pub const DAC_CR_TSEL2_0: u32 = 0x1 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_1: u32 = 0x2 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_2: u32 = 0x4 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_WAVE2_Pos: u32 = 22;
pub const DAC_CR_WAVE2_Msk: u32 = 0x3 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_WAVE2: u32 = DAC_CR_WAVE2_Msk;
pub const DAC_CR_WAVE2_0: u32 = 0x1 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_WAVE2_1: u32 = 0x2 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_MAMP2_Pos: u32 = 24;
pub const DAC_CR_MAMP2_Msk: u32 = 0xF << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2: u32 = DAC_CR_MAMP2_Msk;
pub const DAC_CR_MAMP2_0: u32 = 0x1 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_1: u32 = 0x2 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_2: u32 = 0x4 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_3: u32 = 0x8 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_DMAEN2_Pos: u32 = 28;
pub const DAC_CR_DMAEN2_Msk: u32 = 0x1 << DAC_CR_DMAEN2_Pos;
pub const DAC_CR_DMAEN2: u32 = DAC_CR_DMAEN2_Msk;
pub const DAC_CR_DMAUDRIE2_Pos: u32 = 29;
pub const DAC_CR_DMAUDRIE2_Msk: u32 = 0x1 << DAC_CR_DMAUDRIE2_Pos;
pub const DAC_CR_DMAUDRIE2: u32 = DAC_CR_DMAUDRIE2_Msk;
pub const DAC_SWTRIGR_SWTRIG1_Pos: u32 = 0;
pub const DAC_SWTRIGR_SWTRIG1_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIG1_Pos;
pub const DAC_SWTRIGR_SWTRIG1: u32 = DAC_SWTRIGR_SWTRIG1_Msk;
pub const DAC_SWTRIGR_SWTRIG2_Pos: u32 = 1;
pub const DAC_SWTRIGR_SWTRIG2_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIG2_Pos;
pub const DAC_SWTRIGR_SWTRIG2: u32 = DAC_SWTRIGR_SWTRIG2_Msk;
pub const DAC_DHR12R1_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR12R1_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12R1_DACC1DHR_Pos;
pub const DAC_DHR12R1_DACC1DHR: u32 = DAC_DHR12R1_DACC1DHR_Msk;
pub const DAC_DHR12L1_DACC1DHR_Pos: u32 = 4;
pub const DAC_DHR12L1_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12L1_DACC1DHR_Pos;
pub const DAC_DHR12L1_DACC1DHR: u32 = DAC_DHR12L1_DACC1DHR_Msk;
pub const DAC_DHR8R1_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR8R1_DACC1DHR_Msk: u32 = 0xFF << DAC_DHR8R1_DACC1DHR_Pos;
pub const DAC_DHR8R1_DACC1DHR: u32 = DAC_DHR8R1_DACC1DHR_Msk;
pub const DAC_DHR12R2_DACC2DHR_Pos: u32 = 0;
pub const DAC_DHR12R2_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12R2_DACC2DHR_Pos;
pub const DAC_DHR12R2_DACC2DHR: u32 = DAC_DHR12R2_DACC2DHR_Msk;
pub const DAC_DHR12L2_DACC2DHR_Pos: u32 = 4;
pub const DAC_DHR12L2_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12L2_DACC2DHR_Pos;
pub const DAC_DHR12L2_DACC2DHR: u32 = DAC_DHR12L2_DACC2DHR_Msk;
pub const DAC_DHR8R2_DACC2DHR_Pos: u32 = 0;
pub const DAC_DHR8R2_DACC2DHR_Msk: u32 = 0xFF << DAC_DHR8R2_DACC2DHR_Pos;
pub const DAC_DHR8R2_DACC2DHR: u32 = DAC_DHR8R2_DACC2DHR_Msk;
pub const DAC_DHR12RD_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR12RD_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12RD_DACC1DHR_Pos;
pub const DAC_DHR12RD_DACC1DHR: u32 = DAC_DHR12RD_DACC1DHR_Msk;
pub const DAC_DHR12RD_DACC2DHR_Pos: u32 = 16;
pub const DAC_DHR12RD_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12RD_DACC2DHR_Pos;
pub const DAC_DHR12RD_DACC2DHR: u32 = DAC_DHR12RD_DACC2DHR_Msk;
pub const DAC_DHR12LD_DACC1DHR_Pos: u32 = 4;
pub const DAC_DHR12LD_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12LD_DACC1DHR_Pos;
pub const DAC_DHR12LD_DACC1DHR: u32 = DAC_DHR12LD_DACC1DHR_Msk;
pub const DAC_DHR12LD_DACC2DHR_Pos: u32 = 20;
pub const DAC_DHR12LD_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12LD_DACC2DHR_Pos;
pub const DAC_DHR12LD_DACC2DHR: u32 = DAC_DHR12LD_DACC2DHR_Msk;
pub const DAC_DHR8RD_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR8RD_DACC1DHR_Msk: u32 = 0xFF << DAC_DHR8RD_DACC1DHR_Pos;
pub const DAC_DHR8RD_DACC1DHR: u32 = DAC_DHR8RD_DACC1DHR_Msk;
pub const DAC_DHR8RD_DACC2DHR_Pos: u32 = 8;
pub const DAC_DHR8RD_DACC2DHR_Msk: u32 = 0xFF << DAC_DHR8RD_DACC2DHR_Pos;
pub const DAC_DHR8RD_DACC2DHR: u32 = DAC_DHR8RD_DACC2DHR_Msk;
pub const DAC_DOR1_DACC1DOR_Pos: u32 = 0;
pub const DAC_DOR1_DACC1DOR_Msk: u32 = 0xFFF << DAC_DOR1_DACC1DOR_Pos;
pub const DAC_DOR1_DACC1DOR: u32 = DAC_DOR1_DACC1DOR_Msk;
pub const DAC_DOR2_DACC2DOR_Pos: u32 = 0;
pub const DAC_DOR2_DACC2DOR_Msk: u32 = 0xFFF << DAC_DOR2_DACC2DOR_Pos;
pub const DAC_DOR2_DACC2DOR: u32 = DAC_DOR2_DACC2DOR_Msk;
pub const DAC_SR_DMAUDR1_Pos: u32 = 13;
pub const DAC_SR_DMAUDR1_Msk: u32 = 0x1 << DAC_SR_DMAUDR1_Pos;
pub const DAC_SR_DMAUDR1: u32 = DAC_SR_DMAUDR1_Msk;
pub const DAC_SR_DMAUDR2_Pos: u32 = 29;
pub const DAC_SR_DMAUDR2_Msk: u32 = 0x1 << DAC_SR_DMAUDR2_Pos;
pub const DAC_SR_DMAUDR2: u32 = DAC_SR_DMAUDR2_Msk;
pub const DBGMCU_IDCODE_DEV_ID_Pos: u32 = 0;
pub const DBGMCU_IDCODE_DEV_ID_Msk: u32 = 0xFFF << DBGMCU_IDCODE_DEV_ID_Pos;
pub const DBGMCU_IDCODE_DEV_ID: u32 = DBGMCU_IDCODE_DEV_ID_Msk;
pub const DBGMCU_IDCODE_REV_ID_Pos: u32 = 16;
pub const DBGMCU_IDCODE_REV_ID_Msk: u32 = 0xFFFF << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID: u32 = DBGMCU_IDCODE_REV_ID_Msk;
pub const DBGMCU_CR_DBG_SLEEP_Pos: u32 = 0;
pub const DBGMCU_CR_DBG_SLEEP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_SLEEP_Pos;
pub const DBGMCU_CR_DBG_SLEEP: u32 = DBGMCU_CR_DBG_SLEEP_Msk;
pub const DBGMCU_CR_DBG_STOP_Pos: u32 = 1;
pub const DBGMCU_CR_DBG_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_STOP_Pos;
pub const DBGMCU_CR_DBG_STOP: u32 = DBGMCU_CR_DBG_STOP_Msk;
pub const DBGMCU_CR_DBG_STANDBY_Pos: u32 = 2;
pub const DBGMCU_CR_DBG_STANDBY_Msk: u32 = 0x1 << DBGMCU_CR_DBG_STANDBY_Pos;
pub const DBGMCU_CR_DBG_STANDBY: u32 = DBGMCU_CR_DBG_STANDBY_Msk;
pub const DBGMCU_CR_TRACE_IOEN_Pos: u32 = 5;
pub const DBGMCU_CR_TRACE_IOEN_Msk: u32 = 0x1 << DBGMCU_CR_TRACE_IOEN_Pos;
pub const DBGMCU_CR_TRACE_IOEN: u32 = DBGMCU_CR_TRACE_IOEN_Msk;
pub const DBGMCU_CR_TRACE_MODE_Pos: u32 = 6;
pub const DBGMCU_CR_TRACE_MODE_Msk: u32 = 0x3 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_CR_TRACE_MODE: u32 = DBGMCU_CR_TRACE_MODE_Msk;
pub const DBGMCU_CR_TRACE_MODE_0: u32 = 0x1 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_CR_TRACE_MODE_1: u32 = 0x2 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos: u32 = 0;
pub const DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM2_STOP: u32 = DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos: u32 = 1;
pub const DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM3_STOP: u32 = DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos: u32 = 4;
pub const DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM6_STOP: u32 = DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos: u32 = 5;
pub const DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_TIM7_STOP: u32 = DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos: u32 = 10;
pub const DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_RTC_STOP: u32 = DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos: u32 = 11;
pub const DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_WWDG_STOP: u32 = DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos: u32 = 12;
pub const DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_IWDG_STOP: u32 = DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk;
pub const DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos: u32 = 21;
pub const DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk: u32 =
    0x1 << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos;
pub const DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT: u32 = DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk;
pub const DBGMCU_APB1_FZ_DBG_CAN_STOP_Pos: u32 = 25;
pub const DBGMCU_APB1_FZ_DBG_CAN_STOP_Msk: u32 = 0x1 << DBGMCU_APB1_FZ_DBG_CAN_STOP_Pos;
pub const DBGMCU_APB1_FZ_DBG_CAN_STOP: u32 = DBGMCU_APB1_FZ_DBG_CAN_STOP_Msk;
pub const DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos: u32 = 0;
pub const DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk: u32 = 0x1 << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos;
pub const DBGMCU_APB2_FZ_DBG_TIM1_STOP: u32 = DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk;
pub const DBGMCU_APB2_FZ_DBG_TIM15_STOP_Pos: u32 = 2;
pub const DBGMCU_APB2_FZ_DBG_TIM15_STOP_Msk: u32 = 0x1 << DBGMCU_APB2_FZ_DBG_TIM15_STOP_Pos;
pub const DBGMCU_APB2_FZ_DBG_TIM15_STOP: u32 = DBGMCU_APB2_FZ_DBG_TIM15_STOP_Msk;
pub const DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos: u32 = 3;
pub const DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk: u32 = 0x1 << DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos;
pub const DBGMCU_APB2_FZ_DBG_TIM16_STOP: u32 = DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk;
pub const DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos: u32 = 4;
pub const DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk: u32 = 0x1 << DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos;
pub const DBGMCU_APB2_FZ_DBG_TIM17_STOP: u32 = DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk;
pub const DBGMCU_APB2_FZ_DBG_HRTIM1_STOP_Pos: u32 = 8;
pub const DBGMCU_APB2_FZ_DBG_HRTIM1_STOP_Msk: u32 = 0x1 << DBGMCU_APB2_FZ_DBG_HRTIM1_STOP_Pos;
pub const DBGMCU_APB2_FZ_DBG_HRTIM1_STOP: u32 = DBGMCU_APB2_FZ_DBG_HRTIM1_STOP_Msk;
pub const DMA_ISR_GIF1_Pos: u32 = 0;
pub const DMA_ISR_GIF1_Msk: u32 = 0x1 << DMA_ISR_GIF1_Pos;
pub const DMA_ISR_GIF1: u32 = DMA_ISR_GIF1_Msk;
pub const DMA_ISR_TCIF1_Pos: u32 = 1;
pub const DMA_ISR_TCIF1_Msk: u32 = 0x1 << DMA_ISR_TCIF1_Pos;
pub const DMA_ISR_TCIF1: u32 = DMA_ISR_TCIF1_Msk;
pub const DMA_ISR_HTIF1_Pos: u32 = 2;
pub const DMA_ISR_HTIF1_Msk: u32 = 0x1 << DMA_ISR_HTIF1_Pos;
pub const DMA_ISR_HTIF1: u32 = DMA_ISR_HTIF1_Msk;
pub const DMA_ISR_TEIF1_Pos: u32 = 3;
pub const DMA_ISR_TEIF1_Msk: u32 = 0x1 << DMA_ISR_TEIF1_Pos;
pub const DMA_ISR_TEIF1: u32 = DMA_ISR_TEIF1_Msk;
pub const DMA_ISR_GIF2_Pos: u32 = 4;
pub const DMA_ISR_GIF2_Msk: u32 = 0x1 << DMA_ISR_GIF2_Pos;
pub const DMA_ISR_GIF2: u32 = DMA_ISR_GIF2_Msk;
pub const DMA_ISR_TCIF2_Pos: u32 = 5;
pub const DMA_ISR_TCIF2_Msk: u32 = 0x1 << DMA_ISR_TCIF2_Pos;
pub const DMA_ISR_TCIF2: u32 = DMA_ISR_TCIF2_Msk;
pub const DMA_ISR_HTIF2_Pos: u32 = 6;
pub const DMA_ISR_HTIF2_Msk: u32 = 0x1 << DMA_ISR_HTIF2_Pos;
pub const DMA_ISR_HTIF2: u32 = DMA_ISR_HTIF2_Msk;
pub const DMA_ISR_TEIF2_Pos: u32 = 7;
pub const DMA_ISR_TEIF2_Msk: u32 = 0x1 << DMA_ISR_TEIF2_Pos;
pub const DMA_ISR_TEIF2: u32 = DMA_ISR_TEIF2_Msk;
pub const DMA_ISR_GIF3_Pos: u32 = 8;
pub const DMA_ISR_GIF3_Msk: u32 = 0x1 << DMA_ISR_GIF3_Pos;
pub const DMA_ISR_GIF3: u32 = DMA_ISR_GIF3_Msk;
pub const DMA_ISR_TCIF3_Pos: u32 = 9;
pub const DMA_ISR_TCIF3_Msk: u32 = 0x1 << DMA_ISR_TCIF3_Pos;
pub const DMA_ISR_TCIF3: u32 = DMA_ISR_TCIF3_Msk;
pub const DMA_ISR_HTIF3_Pos: u32 = 10;
pub const DMA_ISR_HTIF3_Msk: u32 = 0x1 << DMA_ISR_HTIF3_Pos;
pub const DMA_ISR_HTIF3: u32 = DMA_ISR_HTIF3_Msk;
pub const DMA_ISR_TEIF3_Pos: u32 = 11;
pub const DMA_ISR_TEIF3_Msk: u32 = 0x1 << DMA_ISR_TEIF3_Pos;
pub const DMA_ISR_TEIF3: u32 = DMA_ISR_TEIF3_Msk;
pub const DMA_ISR_GIF4_Pos: u32 = 12;
pub const DMA_ISR_GIF4_Msk: u32 = 0x1 << DMA_ISR_GIF4_Pos;
pub const DMA_ISR_GIF4: u32 = DMA_ISR_GIF4_Msk;
pub const DMA_ISR_TCIF4_Pos: u32 = 13;
pub const DMA_ISR_TCIF4_Msk: u32 = 0x1 << DMA_ISR_TCIF4_Pos;
pub const DMA_ISR_TCIF4: u32 = DMA_ISR_TCIF4_Msk;
pub const DMA_ISR_HTIF4_Pos: u32 = 14;
pub const DMA_ISR_HTIF4_Msk: u32 = 0x1 << DMA_ISR_HTIF4_Pos;
pub const DMA_ISR_HTIF4: u32 = DMA_ISR_HTIF4_Msk;
pub const DMA_ISR_TEIF4_Pos: u32 = 15;
pub const DMA_ISR_TEIF4_Msk: u32 = 0x1 << DMA_ISR_TEIF4_Pos;
pub const DMA_ISR_TEIF4: u32 = DMA_ISR_TEIF4_Msk;
pub const DMA_ISR_GIF5_Pos: u32 = 16;
pub const DMA_ISR_GIF5_Msk: u32 = 0x1 << DMA_ISR_GIF5_Pos;
pub const DMA_ISR_GIF5: u32 = DMA_ISR_GIF5_Msk;
pub const DMA_ISR_TCIF5_Pos: u32 = 17;
pub const DMA_ISR_TCIF5_Msk: u32 = 0x1 << DMA_ISR_TCIF5_Pos;
pub const DMA_ISR_TCIF5: u32 = DMA_ISR_TCIF5_Msk;
pub const DMA_ISR_HTIF5_Pos: u32 = 18;
pub const DMA_ISR_HTIF5_Msk: u32 = 0x1 << DMA_ISR_HTIF5_Pos;
pub const DMA_ISR_HTIF5: u32 = DMA_ISR_HTIF5_Msk;
pub const DMA_ISR_TEIF5_Pos: u32 = 19;
pub const DMA_ISR_TEIF5_Msk: u32 = 0x1 << DMA_ISR_TEIF5_Pos;
pub const DMA_ISR_TEIF5: u32 = DMA_ISR_TEIF5_Msk;
pub const DMA_ISR_GIF6_Pos: u32 = 20;
pub const DMA_ISR_GIF6_Msk: u32 = 0x1 << DMA_ISR_GIF6_Pos;
pub const DMA_ISR_GIF6: u32 = DMA_ISR_GIF6_Msk;
pub const DMA_ISR_TCIF6_Pos: u32 = 21;
pub const DMA_ISR_TCIF6_Msk: u32 = 0x1 << DMA_ISR_TCIF6_Pos;
pub const DMA_ISR_TCIF6: u32 = DMA_ISR_TCIF6_Msk;
pub const DMA_ISR_HTIF6_Pos: u32 = 22;
pub const DMA_ISR_HTIF6_Msk: u32 = 0x1 << DMA_ISR_HTIF6_Pos;
pub const DMA_ISR_HTIF6: u32 = DMA_ISR_HTIF6_Msk;
pub const DMA_ISR_TEIF6_Pos: u32 = 23;
pub const DMA_ISR_TEIF6_Msk: u32 = 0x1 << DMA_ISR_TEIF6_Pos;
pub const DMA_ISR_TEIF6: u32 = DMA_ISR_TEIF6_Msk;
pub const DMA_ISR_GIF7_Pos: u32 = 24;
pub const DMA_ISR_GIF7_Msk: u32 = 0x1 << DMA_ISR_GIF7_Pos;
pub const DMA_ISR_GIF7: u32 = DMA_ISR_GIF7_Msk;
pub const DMA_ISR_TCIF7_Pos: u32 = 25;
pub const DMA_ISR_TCIF7_Msk: u32 = 0x1 << DMA_ISR_TCIF7_Pos;
pub const DMA_ISR_TCIF7: u32 = DMA_ISR_TCIF7_Msk;
pub const DMA_ISR_HTIF7_Pos: u32 = 26;
pub const DMA_ISR_HTIF7_Msk: u32 = 0x1 << DMA_ISR_HTIF7_Pos;
pub const DMA_ISR_HTIF7: u32 = DMA_ISR_HTIF7_Msk;
pub const DMA_ISR_TEIF7_Pos: u32 = 27;
pub const DMA_ISR_TEIF7_Msk: u32 = 0x1 << DMA_ISR_TEIF7_Pos;
pub const DMA_ISR_TEIF7: u32 = DMA_ISR_TEIF7_Msk;
pub const DMA_IFCR_CGIF1_Pos: u32 = 0;
pub const DMA_IFCR_CGIF1_Msk: u32 = 0x1 << DMA_IFCR_CGIF1_Pos;
pub const DMA_IFCR_CGIF1: u32 = DMA_IFCR_CGIF1_Msk;
pub const DMA_IFCR_CTCIF1_Pos: u32 = 1;
pub const DMA_IFCR_CTCIF1_Msk: u32 = 0x1 << DMA_IFCR_CTCIF1_Pos;
pub const DMA_IFCR_CTCIF1: u32 = DMA_IFCR_CTCIF1_Msk;
pub const DMA_IFCR_CHTIF1_Pos: u32 = 2;
pub const DMA_IFCR_CHTIF1_Msk: u32 = 0x1 << DMA_IFCR_CHTIF1_Pos;
pub const DMA_IFCR_CHTIF1: u32 = DMA_IFCR_CHTIF1_Msk;
pub const DMA_IFCR_CTEIF1_Pos: u32 = 3;
pub const DMA_IFCR_CTEIF1_Msk: u32 = 0x1 << DMA_IFCR_CTEIF1_Pos;
pub const DMA_IFCR_CTEIF1: u32 = DMA_IFCR_CTEIF1_Msk;
pub const DMA_IFCR_CGIF2_Pos: u32 = 4;
pub const DMA_IFCR_CGIF2_Msk: u32 = 0x1 << DMA_IFCR_CGIF2_Pos;
pub const DMA_IFCR_CGIF2: u32 = DMA_IFCR_CGIF2_Msk;
pub const DMA_IFCR_CTCIF2_Pos: u32 = 5;
pub const DMA_IFCR_CTCIF2_Msk: u32 = 0x1 << DMA_IFCR_CTCIF2_Pos;
pub const DMA_IFCR_CTCIF2: u32 = DMA_IFCR_CTCIF2_Msk;
pub const DMA_IFCR_CHTIF2_Pos: u32 = 6;
pub const DMA_IFCR_CHTIF2_Msk: u32 = 0x1 << DMA_IFCR_CHTIF2_Pos;
pub const DMA_IFCR_CHTIF2: u32 = DMA_IFCR_CHTIF2_Msk;
pub const DMA_IFCR_CTEIF2_Pos: u32 = 7;
pub const DMA_IFCR_CTEIF2_Msk: u32 = 0x1 << DMA_IFCR_CTEIF2_Pos;
pub const DMA_IFCR_CTEIF2: u32 = DMA_IFCR_CTEIF2_Msk;
pub const DMA_IFCR_CGIF3_Pos: u32 = 8;
pub const DMA_IFCR_CGIF3_Msk: u32 = 0x1 << DMA_IFCR_CGIF3_Pos;
pub const DMA_IFCR_CGIF3: u32 = DMA_IFCR_CGIF3_Msk;
pub const DMA_IFCR_CTCIF3_Pos: u32 = 9;
pub const DMA_IFCR_CTCIF3_Msk: u32 = 0x1 << DMA_IFCR_CTCIF3_Pos;
pub const DMA_IFCR_CTCIF3: u32 = DMA_IFCR_CTCIF3_Msk;
pub const DMA_IFCR_CHTIF3_Pos: u32 = 10;
pub const DMA_IFCR_CHTIF3_Msk: u32 = 0x1 << DMA_IFCR_CHTIF3_Pos;
pub const DMA_IFCR_CHTIF3: u32 = DMA_IFCR_CHTIF3_Msk;
pub const DMA_IFCR_CTEIF3_Pos: u32 = 11;
pub const DMA_IFCR_CTEIF3_Msk: u32 = 0x1 << DMA_IFCR_CTEIF3_Pos;
pub const DMA_IFCR_CTEIF3: u32 = DMA_IFCR_CTEIF3_Msk;
pub const DMA_IFCR_CGIF4_Pos: u32 = 12;
pub const DMA_IFCR_CGIF4_Msk: u32 = 0x1 << DMA_IFCR_CGIF4_Pos;
pub const DMA_IFCR_CGIF4: u32 = DMA_IFCR_CGIF4_Msk;
pub const DMA_IFCR_CTCIF4_Pos: u32 = 13;
pub const DMA_IFCR_CTCIF4_Msk: u32 = 0x1 << DMA_IFCR_CTCIF4_Pos;
pub const DMA_IFCR_CTCIF4: u32 = DMA_IFCR_CTCIF4_Msk;
pub const DMA_IFCR_CHTIF4_Pos: u32 = 14;
pub const DMA_IFCR_CHTIF4_Msk: u32 = 0x1 << DMA_IFCR_CHTIF4_Pos;
pub const DMA_IFCR_CHTIF4: u32 = DMA_IFCR_CHTIF4_Msk;
pub const DMA_IFCR_CTEIF4_Pos: u32 = 15;
pub const DMA_IFCR_CTEIF4_Msk: u32 = 0x1 << DMA_IFCR_CTEIF4_Pos;
pub const DMA_IFCR_CTEIF4: u32 = DMA_IFCR_CTEIF4_Msk;
pub const DMA_IFCR_CGIF5_Pos: u32 = 16;
pub const DMA_IFCR_CGIF5_Msk: u32 = 0x1 << DMA_IFCR_CGIF5_Pos;
pub const DMA_IFCR_CGIF5: u32 = DMA_IFCR_CGIF5_Msk;
pub const DMA_IFCR_CTCIF5_Pos: u32 = 17;
pub const DMA_IFCR_CTCIF5_Msk: u32 = 0x1 << DMA_IFCR_CTCIF5_Pos;
pub const DMA_IFCR_CTCIF5: u32 = DMA_IFCR_CTCIF5_Msk;
pub const DMA_IFCR_CHTIF5_Pos: u32 = 18;
pub const DMA_IFCR_CHTIF5_Msk: u32 = 0x1 << DMA_IFCR_CHTIF5_Pos;
pub const DMA_IFCR_CHTIF5: u32 = DMA_IFCR_CHTIF5_Msk;
pub const DMA_IFCR_CTEIF5_Pos: u32 = 19;
pub const DMA_IFCR_CTEIF5_Msk: u32 = 0x1 << DMA_IFCR_CTEIF5_Pos;
pub const DMA_IFCR_CTEIF5: u32 = DMA_IFCR_CTEIF5_Msk;
pub const DMA_IFCR_CGIF6_Pos: u32 = 20;
pub const DMA_IFCR_CGIF6_Msk: u32 = 0x1 << DMA_IFCR_CGIF6_Pos;
pub const DMA_IFCR_CGIF6: u32 = DMA_IFCR_CGIF6_Msk;
pub const DMA_IFCR_CTCIF6_Pos: u32 = 21;
pub const DMA_IFCR_CTCIF6_Msk: u32 = 0x1 << DMA_IFCR_CTCIF6_Pos;
pub const DMA_IFCR_CTCIF6: u32 = DMA_IFCR_CTCIF6_Msk;
pub const DMA_IFCR_CHTIF6_Pos: u32 = 22;
pub const DMA_IFCR_CHTIF6_Msk: u32 = 0x1 << DMA_IFCR_CHTIF6_Pos;
pub const DMA_IFCR_CHTIF6: u32 = DMA_IFCR_CHTIF6_Msk;
pub const DMA_IFCR_CTEIF6_Pos: u32 = 23;
pub const DMA_IFCR_CTEIF6_Msk: u32 = 0x1 << DMA_IFCR_CTEIF6_Pos;
pub const DMA_IFCR_CTEIF6: u32 = DMA_IFCR_CTEIF6_Msk;
pub const DMA_IFCR_CGIF7_Pos: u32 = 24;
pub const DMA_IFCR_CGIF7_Msk: u32 = 0x1 << DMA_IFCR_CGIF7_Pos;
pub const DMA_IFCR_CGIF7: u32 = DMA_IFCR_CGIF7_Msk;
pub const DMA_IFCR_CTCIF7_Pos: u32 = 25;
pub const DMA_IFCR_CTCIF7_Msk: u32 = 0x1 << DMA_IFCR_CTCIF7_Pos;
pub const DMA_IFCR_CTCIF7: u32 = DMA_IFCR_CTCIF7_Msk;
pub const DMA_IFCR_CHTIF7_Pos: u32 = 26;
pub const DMA_IFCR_CHTIF7_Msk: u32 = 0x1 << DMA_IFCR_CHTIF7_Pos;
pub const DMA_IFCR_CHTIF7: u32 = DMA_IFCR_CHTIF7_Msk;
pub const DMA_IFCR_CTEIF7_Pos: u32 = 27;
pub const DMA_IFCR_CTEIF7_Msk: u32 = 0x1 << DMA_IFCR_CTEIF7_Pos;
pub const DMA_IFCR_CTEIF7: u32 = DMA_IFCR_CTEIF7_Msk;
pub const DMA_CCR_EN_Pos: u32 = 0;
pub const DMA_CCR_EN_Msk: u32 = 0x1 << DMA_CCR_EN_Pos;
pub const DMA_CCR_EN: u32 = DMA_CCR_EN_Msk;
pub const DMA_CCR_TCIE_Pos: u32 = 1;
pub const DMA_CCR_TCIE_Msk: u32 = 0x1 << DMA_CCR_TCIE_Pos;
pub const DMA_CCR_TCIE: u32 = DMA_CCR_TCIE_Msk;
pub const DMA_CCR_HTIE_Pos: u32 = 2;
pub const DMA_CCR_HTIE_Msk: u32 = 0x1 << DMA_CCR_HTIE_Pos;
pub const DMA_CCR_HTIE: u32 = DMA_CCR_HTIE_Msk;
pub const DMA_CCR_TEIE_Pos: u32 = 3;
pub const DMA_CCR_TEIE_Msk: u32 = 0x1 << DMA_CCR_TEIE_Pos;
pub const DMA_CCR_TEIE: u32 = DMA_CCR_TEIE_Msk;
pub const DMA_CCR_DIR_Pos: u32 = 4;
pub const DMA_CCR_DIR_Msk: u32 = 0x1 << DMA_CCR_DIR_Pos;
pub const DMA_CCR_DIR: u32 = DMA_CCR_DIR_Msk;
pub const DMA_CCR_CIRC_Pos: u32 = 5;
pub const DMA_CCR_CIRC_Msk: u32 = 0x1 << DMA_CCR_CIRC_Pos;
pub const DMA_CCR_CIRC: u32 = DMA_CCR_CIRC_Msk;
pub const DMA_CCR_PINC_Pos: u32 = 6;
pub const DMA_CCR_PINC_Msk: u32 = 0x1 << DMA_CCR_PINC_Pos;
pub const DMA_CCR_PINC: u32 = DMA_CCR_PINC_Msk;
pub const DMA_CCR_MINC_Pos: u32 = 7;
pub const DMA_CCR_MINC_Msk: u32 = 0x1 << DMA_CCR_MINC_Pos;
pub const DMA_CCR_MINC: u32 = DMA_CCR_MINC_Msk;
pub const DMA_CCR_PSIZE_Pos: u32 = 8;
pub const DMA_CCR_PSIZE_Msk: u32 = 0x3 << DMA_CCR_PSIZE_Pos;
pub const DMA_CCR_PSIZE: u32 = DMA_CCR_PSIZE_Msk;
pub const DMA_CCR_PSIZE_0: u32 = 0x1 << DMA_CCR_PSIZE_Pos;
pub const DMA_CCR_PSIZE_1: u32 = 0x2 << DMA_CCR_PSIZE_Pos;
pub const DMA_CCR_MSIZE_Pos: u32 = 10;
pub const DMA_CCR_MSIZE_Msk: u32 = 0x3 << DMA_CCR_MSIZE_Pos;
pub const DMA_CCR_MSIZE: u32 = DMA_CCR_MSIZE_Msk;
pub const DMA_CCR_MSIZE_0: u32 = 0x1 << DMA_CCR_MSIZE_Pos;
pub const DMA_CCR_MSIZE_1: u32 = 0x2 << DMA_CCR_MSIZE_Pos;
pub const DMA_CCR_PL_Pos: u32 = 12;
pub const DMA_CCR_PL_Msk: u32 = 0x3 << DMA_CCR_PL_Pos;
pub const DMA_CCR_PL: u32 = DMA_CCR_PL_Msk;
pub const DMA_CCR_PL_0: u32 = 0x1 << DMA_CCR_PL_Pos;
pub const DMA_CCR_PL_1: u32 = 0x2 << DMA_CCR_PL_Pos;
pub const DMA_CCR_MEM2MEM_Pos: u32 = 14;
pub const DMA_CCR_MEM2MEM_Msk: u32 = 0x1 << DMA_CCR_MEM2MEM_Pos;
pub const DMA_CCR_MEM2MEM: u32 = DMA_CCR_MEM2MEM_Msk;
pub const DMA_CNDTR_NDT_Pos: u32 = 0;
pub const DMA_CNDTR_NDT_Msk: u32 = 0xFFFF << DMA_CNDTR_NDT_Pos;
pub const DMA_CNDTR_NDT: u32 = DMA_CNDTR_NDT_Msk;
pub const DMA_CPAR_PA_Pos: u32 = 0;
pub const DMA_CPAR_PA_Msk: u32 = 0xFFFFFFFF << DMA_CPAR_PA_Pos;
pub const DMA_CPAR_PA: u32 = DMA_CPAR_PA_Msk;
pub const DMA_CMAR_MA_Pos: u32 = 0;
pub const DMA_CMAR_MA_Msk: u32 = 0xFFFFFFFF << DMA_CMAR_MA_Pos;
pub const DMA_CMAR_MA: u32 = DMA_CMAR_MA_Msk;
pub const EXTI_IMR_MR0_Pos: u32 = 0;
pub const EXTI_IMR_MR0_Msk: u32 = 0x1 << EXTI_IMR_MR0_Pos;
pub const EXTI_IMR_MR0: u32 = EXTI_IMR_MR0_Msk;
pub const EXTI_IMR_MR1_Pos: u32 = 1;
pub const EXTI_IMR_MR1_Msk: u32 = 0x1 << EXTI_IMR_MR1_Pos;
pub const EXTI_IMR_MR1: u32 = EXTI_IMR_MR1_Msk;
pub const EXTI_IMR_MR2_Pos: u32 = 2;
pub const EXTI_IMR_MR2_Msk: u32 = 0x1 << EXTI_IMR_MR2_Pos;
pub const EXTI_IMR_MR2: u32 = EXTI_IMR_MR2_Msk;
pub const EXTI_IMR_MR3_Pos: u32 = 3;
pub const EXTI_IMR_MR3_Msk: u32 = 0x1 << EXTI_IMR_MR3_Pos;
pub const EXTI_IMR_MR3: u32 = EXTI_IMR_MR3_Msk;
pub const EXTI_IMR_MR4_Pos: u32 = 4;
pub const EXTI_IMR_MR4_Msk: u32 = 0x1 << EXTI_IMR_MR4_Pos;
pub const EXTI_IMR_MR4: u32 = EXTI_IMR_MR4_Msk;
pub const EXTI_IMR_MR5_Pos: u32 = 5;
pub const EXTI_IMR_MR5_Msk: u32 = 0x1 << EXTI_IMR_MR5_Pos;
pub const EXTI_IMR_MR5: u32 = EXTI_IMR_MR5_Msk;
pub const EXTI_IMR_MR6_Pos: u32 = 6;
pub const EXTI_IMR_MR6_Msk: u32 = 0x1 << EXTI_IMR_MR6_Pos;
pub const EXTI_IMR_MR6: u32 = EXTI_IMR_MR6_Msk;
pub const EXTI_IMR_MR7_Pos: u32 = 7;
pub const EXTI_IMR_MR7_Msk: u32 = 0x1 << EXTI_IMR_MR7_Pos;
pub const EXTI_IMR_MR7: u32 = EXTI_IMR_MR7_Msk;
pub const EXTI_IMR_MR8_Pos: u32 = 8;
pub const EXTI_IMR_MR8_Msk: u32 = 0x1 << EXTI_IMR_MR8_Pos;
pub const EXTI_IMR_MR8: u32 = EXTI_IMR_MR8_Msk;
pub const EXTI_IMR_MR9_Pos: u32 = 9;
pub const EXTI_IMR_MR9_Msk: u32 = 0x1 << EXTI_IMR_MR9_Pos;
pub const EXTI_IMR_MR9: u32 = EXTI_IMR_MR9_Msk;
pub const EXTI_IMR_MR10_Pos: u32 = 10;
pub const EXTI_IMR_MR10_Msk: u32 = 0x1 << EXTI_IMR_MR10_Pos;
pub const EXTI_IMR_MR10: u32 = EXTI_IMR_MR10_Msk;
pub const EXTI_IMR_MR11_Pos: u32 = 11;
pub const EXTI_IMR_MR11_Msk: u32 = 0x1 << EXTI_IMR_MR11_Pos;
pub const EXTI_IMR_MR11: u32 = EXTI_IMR_MR11_Msk;
pub const EXTI_IMR_MR12_Pos: u32 = 12;
pub const EXTI_IMR_MR12_Msk: u32 = 0x1 << EXTI_IMR_MR12_Pos;
pub const EXTI_IMR_MR12: u32 = EXTI_IMR_MR12_Msk;
pub const EXTI_IMR_MR13_Pos: u32 = 13;
pub const EXTI_IMR_MR13_Msk: u32 = 0x1 << EXTI_IMR_MR13_Pos;
pub const EXTI_IMR_MR13: u32 = EXTI_IMR_MR13_Msk;
pub const EXTI_IMR_MR14_Pos: u32 = 14;
pub const EXTI_IMR_MR14_Msk: u32 = 0x1 << EXTI_IMR_MR14_Pos;
pub const EXTI_IMR_MR14: u32 = EXTI_IMR_MR14_Msk;
pub const EXTI_IMR_MR15_Pos: u32 = 15;
pub const EXTI_IMR_MR15_Msk: u32 = 0x1 << EXTI_IMR_MR15_Pos;
pub const EXTI_IMR_MR15: u32 = EXTI_IMR_MR15_Msk;
pub const EXTI_IMR_MR16_Pos: u32 = 16;
pub const EXTI_IMR_MR16_Msk: u32 = 0x1 << EXTI_IMR_MR16_Pos;
pub const EXTI_IMR_MR16: u32 = EXTI_IMR_MR16_Msk;
pub const EXTI_IMR_MR17_Pos: u32 = 17;
pub const EXTI_IMR_MR17_Msk: u32 = 0x1 << EXTI_IMR_MR17_Pos;
pub const EXTI_IMR_MR17: u32 = EXTI_IMR_MR17_Msk;
pub const EXTI_IMR_MR19_Pos: u32 = 19;
pub const EXTI_IMR_MR19_Msk: u32 = 0x1 << EXTI_IMR_MR19_Pos;
pub const EXTI_IMR_MR19: u32 = EXTI_IMR_MR19_Msk;
pub const EXTI_IMR_MR20_Pos: u32 = 20;
pub const EXTI_IMR_MR20_Msk: u32 = 0x1 << EXTI_IMR_MR20_Pos;
pub const EXTI_IMR_MR20: u32 = EXTI_IMR_MR20_Msk;
pub const EXTI_IMR_MR22_Pos: u32 = 22;
pub const EXTI_IMR_MR22_Msk: u32 = 0x1 << EXTI_IMR_MR22_Pos;
pub const EXTI_IMR_MR22: u32 = EXTI_IMR_MR22_Msk;
pub const EXTI_IMR_MR23_Pos: u32 = 23;
pub const EXTI_IMR_MR23_Msk: u32 = 0x1 << EXTI_IMR_MR23_Pos;
pub const EXTI_IMR_MR23: u32 = EXTI_IMR_MR23_Msk;
pub const EXTI_IMR_MR25_Pos: u32 = 25;
pub const EXTI_IMR_MR25_Msk: u32 = 0x1 << EXTI_IMR_MR25_Pos;
pub const EXTI_IMR_MR25: u32 = EXTI_IMR_MR25_Msk;
pub const EXTI_IMR_MR30_Pos: u32 = 30;
pub const EXTI_IMR_MR30_Msk: u32 = 0x1 << EXTI_IMR_MR30_Pos;
pub const EXTI_IMR_MR30: u32 = EXTI_IMR_MR30_Msk;
pub const EXTI_IMR_IM0: u32 = EXTI_IMR_MR0;
pub const EXTI_IMR_IM1: u32 = EXTI_IMR_MR1;
pub const EXTI_IMR_IM2: u32 = EXTI_IMR_MR2;
pub const EXTI_IMR_IM3: u32 = EXTI_IMR_MR3;
pub const EXTI_IMR_IM4: u32 = EXTI_IMR_MR4;
pub const EXTI_IMR_IM5: u32 = EXTI_IMR_MR5;
pub const EXTI_IMR_IM6: u32 = EXTI_IMR_MR6;
pub const EXTI_IMR_IM7: u32 = EXTI_IMR_MR7;
pub const EXTI_IMR_IM8: u32 = EXTI_IMR_MR8;
pub const EXTI_IMR_IM9: u32 = EXTI_IMR_MR9;
pub const EXTI_IMR_IM10: u32 = EXTI_IMR_MR10;
pub const EXTI_IMR_IM11: u32 = EXTI_IMR_MR11;
pub const EXTI_IMR_IM12: u32 = EXTI_IMR_MR12;
pub const EXTI_IMR_IM13: u32 = EXTI_IMR_MR13;
pub const EXTI_IMR_IM14: u32 = EXTI_IMR_MR14;
pub const EXTI_IMR_IM15: u32 = EXTI_IMR_MR15;
pub const EXTI_IMR_IM16: u32 = EXTI_IMR_MR16;
pub const EXTI_IMR_IM17: u32 = EXTI_IMR_MR17;
pub const EXTI_IMR_IM18: u32 = EXTI_IMR_MR18;
pub const EXTI_IMR_IM19: u32 = EXTI_IMR_MR19;
pub const EXTI_IMR_IM20: u32 = EXTI_IMR_MR20;
pub const EXTI_IMR_IM21: u32 = EXTI_IMR_MR21;
pub const EXTI_IMR_IM22: u32 = EXTI_IMR_MR22;
pub const EXTI_IMR_IM23: u32 = EXTI_IMR_MR23;
pub const EXTI_IMR_IM24: u32 = EXTI_IMR_MR24;
pub const EXTI_IMR_IM25: u32 = EXTI_IMR_MR25;
pub const EXTI_IMR_IM26: u32 = EXTI_IMR_MR26;
pub const EXTI_IMR_IM27: u32 = EXTI_IMR_MR27;
pub const EXTI_IMR_IM28: u32 = EXTI_IMR_MR28;
pub const EXTI_IMR_IM29: u32 = EXTI_IMR_MR29;
pub const EXTI_IMR_IM30: u32 = EXTI_IMR_MR30;
pub const EXTI_IMR_IM31: u32 = EXTI_IMR_MR31;
pub const EXTI_IMR_IM_Pos: u32 = 0;
pub const EXTI_IMR_IM_Msk: u32 = 0xFFFFFFFF << EXTI_IMR_IM_Pos;
pub const EXTI_IMR_IM: u32 = EXTI_IMR_IM_Msk;
pub const EXTI_EMR_MR0_Pos: u32 = 0;
pub const EXTI_EMR_MR0_Msk: u32 = 0x1 << EXTI_EMR_MR0_Pos;
pub const EXTI_EMR_MR0: u32 = EXTI_EMR_MR0_Msk;
pub const EXTI_EMR_MR1_Pos: u32 = 1;
pub const EXTI_EMR_MR1_Msk: u32 = 0x1 << EXTI_EMR_MR1_Pos;
pub const EXTI_EMR_MR1: u32 = EXTI_EMR_MR1_Msk;
pub const EXTI_EMR_MR2_Pos: u32 = 2;
pub const EXTI_EMR_MR2_Msk: u32 = 0x1 << EXTI_EMR_MR2_Pos;
pub const EXTI_EMR_MR2: u32 = EXTI_EMR_MR2_Msk;
pub const EXTI_EMR_MR3_Pos: u32 = 3;
pub const EXTI_EMR_MR3_Msk: u32 = 0x1 << EXTI_EMR_MR3_Pos;
pub const EXTI_EMR_MR3: u32 = EXTI_EMR_MR3_Msk;
pub const EXTI_EMR_MR4_Pos: u32 = 4;
pub const EXTI_EMR_MR4_Msk: u32 = 0x1 << EXTI_EMR_MR4_Pos;
pub const EXTI_EMR_MR4: u32 = EXTI_EMR_MR4_Msk;
pub const EXTI_EMR_MR5_Pos: u32 = 5;
pub const EXTI_EMR_MR5_Msk: u32 = 0x1 << EXTI_EMR_MR5_Pos;
pub const EXTI_EMR_MR5: u32 = EXTI_EMR_MR5_Msk;
pub const EXTI_EMR_MR6_Pos: u32 = 6;
pub const EXTI_EMR_MR6_Msk: u32 = 0x1 << EXTI_EMR_MR6_Pos;
pub const EXTI_EMR_MR6: u32 = EXTI_EMR_MR6_Msk;
pub const EXTI_EMR_MR7_Pos: u32 = 7;
pub const EXTI_EMR_MR7_Msk: u32 = 0x1 << EXTI_EMR_MR7_Pos;
pub const EXTI_EMR_MR7: u32 = EXTI_EMR_MR7_Msk;
pub const EXTI_EMR_MR8_Pos: u32 = 8;
pub const EXTI_EMR_MR8_Msk: u32 = 0x1 << EXTI_EMR_MR8_Pos;
pub const EXTI_EMR_MR8: u32 = EXTI_EMR_MR8_Msk;
pub const EXTI_EMR_MR9_Pos: u32 = 9;
pub const EXTI_EMR_MR9_Msk: u32 = 0x1 << EXTI_EMR_MR9_Pos;
pub const EXTI_EMR_MR9: u32 = EXTI_EMR_MR9_Msk;
pub const EXTI_EMR_MR10_Pos: u32 = 10;
pub const EXTI_EMR_MR10_Msk: u32 = 0x1 << EXTI_EMR_MR10_Pos;
pub const EXTI_EMR_MR10: u32 = EXTI_EMR_MR10_Msk;
pub const EXTI_EMR_MR11_Pos: u32 = 11;
pub const EXTI_EMR_MR11_Msk: u32 = 0x1 << EXTI_EMR_MR11_Pos;
pub const EXTI_EMR_MR11: u32 = EXTI_EMR_MR11_Msk;
pub const EXTI_EMR_MR12_Pos: u32 = 12;
pub const EXTI_EMR_MR12_Msk: u32 = 0x1 << EXTI_EMR_MR12_Pos;
pub const EXTI_EMR_MR12: u32 = EXTI_EMR_MR12_Msk;
pub const EXTI_EMR_MR13_Pos: u32 = 13;
pub const EXTI_EMR_MR13_Msk: u32 = 0x1 << EXTI_EMR_MR13_Pos;
pub const EXTI_EMR_MR13: u32 = EXTI_EMR_MR13_Msk;
pub const EXTI_EMR_MR14_Pos: u32 = 14;
pub const EXTI_EMR_MR14_Msk: u32 = 0x1 << EXTI_EMR_MR14_Pos;
pub const EXTI_EMR_MR14: u32 = EXTI_EMR_MR14_Msk;
pub const EXTI_EMR_MR15_Pos: u32 = 15;
pub const EXTI_EMR_MR15_Msk: u32 = 0x1 << EXTI_EMR_MR15_Pos;
pub const EXTI_EMR_MR15: u32 = EXTI_EMR_MR15_Msk;
pub const EXTI_EMR_MR16_Pos: u32 = 16;
pub const EXTI_EMR_MR16_Msk: u32 = 0x1 << EXTI_EMR_MR16_Pos;
pub const EXTI_EMR_MR16: u32 = EXTI_EMR_MR16_Msk;
pub const EXTI_EMR_MR17_Pos: u32 = 17;
pub const EXTI_EMR_MR17_Msk: u32 = 0x1 << EXTI_EMR_MR17_Pos;
pub const EXTI_EMR_MR17: u32 = EXTI_EMR_MR17_Msk;
pub const EXTI_EMR_MR19_Pos: u32 = 19;
pub const EXTI_EMR_MR19_Msk: u32 = 0x1 << EXTI_EMR_MR19_Pos;
pub const EXTI_EMR_MR19: u32 = EXTI_EMR_MR19_Msk;
pub const EXTI_EMR_MR20_Pos: u32 = 20;
pub const EXTI_EMR_MR20_Msk: u32 = 0x1 << EXTI_EMR_MR20_Pos;
pub const EXTI_EMR_MR20: u32 = EXTI_EMR_MR20_Msk;
pub const EXTI_EMR_MR22_Pos: u32 = 22;
pub const EXTI_EMR_MR22_Msk: u32 = 0x1 << EXTI_EMR_MR22_Pos;
pub const EXTI_EMR_MR22: u32 = EXTI_EMR_MR22_Msk;
pub const EXTI_EMR_MR23_Pos: u32 = 23;
pub const EXTI_EMR_MR23_Msk: u32 = 0x1 << EXTI_EMR_MR23_Pos;
pub const EXTI_EMR_MR23: u32 = EXTI_EMR_MR23_Msk;
pub const EXTI_EMR_MR25_Pos: u32 = 25;
pub const EXTI_EMR_MR25_Msk: u32 = 0x1 << EXTI_EMR_MR25_Pos;
pub const EXTI_EMR_MR25: u32 = EXTI_EMR_MR25_Msk;
pub const EXTI_EMR_MR30_Pos: u32 = 30;
pub const EXTI_EMR_MR30_Msk: u32 = 0x1 << EXTI_EMR_MR30_Pos;
pub const EXTI_EMR_MR30: u32 = EXTI_EMR_MR30_Msk;
pub const EXTI_EMR_EM0: u32 = EXTI_EMR_MR0;
pub const EXTI_EMR_EM1: u32 = EXTI_EMR_MR1;
pub const EXTI_EMR_EM2: u32 = EXTI_EMR_MR2;
pub const EXTI_EMR_EM3: u32 = EXTI_EMR_MR3;
pub const EXTI_EMR_EM4: u32 = EXTI_EMR_MR4;
pub const EXTI_EMR_EM5: u32 = EXTI_EMR_MR5;
pub const EXTI_EMR_EM6: u32 = EXTI_EMR_MR6;
pub const EXTI_EMR_EM7: u32 = EXTI_EMR_MR7;
pub const EXTI_EMR_EM8: u32 = EXTI_EMR_MR8;
pub const EXTI_EMR_EM9: u32 = EXTI_EMR_MR9;
pub const EXTI_EMR_EM10: u32 = EXTI_EMR_MR10;
pub const EXTI_EMR_EM11: u32 = EXTI_EMR_MR11;
pub const EXTI_EMR_EM12: u32 = EXTI_EMR_MR12;
pub const EXTI_EMR_EM13: u32 = EXTI_EMR_MR13;
pub const EXTI_EMR_EM14: u32 = EXTI_EMR_MR14;
pub const EXTI_EMR_EM15: u32 = EXTI_EMR_MR15;
pub const EXTI_EMR_EM16: u32 = EXTI_EMR_MR16;
pub const EXTI_EMR_EM17: u32 = EXTI_EMR_MR17;
pub const EXTI_EMR_EM18: u32 = EXTI_EMR_MR18;
pub const EXTI_EMR_EM19: u32 = EXTI_EMR_MR19;
pub const EXTI_EMR_EM20: u32 = EXTI_EMR_MR20;
pub const EXTI_EMR_EM21: u32 = EXTI_EMR_MR21;
pub const EXTI_EMR_EM22: u32 = EXTI_EMR_MR22;
pub const EXTI_EMR_EM23: u32 = EXTI_EMR_MR23;
pub const EXTI_EMR_EM24: u32 = EXTI_EMR_MR24;
pub const EXTI_EMR_EM25: u32 = EXTI_EMR_MR25;
pub const EXTI_EMR_EM26: u32 = EXTI_EMR_MR26;
pub const EXTI_EMR_EM27: u32 = EXTI_EMR_MR27;
pub const EXTI_EMR_EM28: u32 = EXTI_EMR_MR28;
pub const EXTI_EMR_EM29: u32 = EXTI_EMR_MR29;
pub const EXTI_EMR_EM30: u32 = EXTI_EMR_MR30;
pub const EXTI_EMR_EM31: u32 = EXTI_EMR_MR31;
pub const EXTI_RTSR_TR0_Pos: u32 = 0;
pub const EXTI_RTSR_TR0_Msk: u32 = 0x1 << EXTI_RTSR_TR0_Pos;
pub const EXTI_RTSR_TR0: u32 = EXTI_RTSR_TR0_Msk;
pub const EXTI_RTSR_TR1_Pos: u32 = 1;
pub const EXTI_RTSR_TR1_Msk: u32 = 0x1 << EXTI_RTSR_TR1_Pos;
pub const EXTI_RTSR_TR1: u32 = EXTI_RTSR_TR1_Msk;
pub const EXTI_RTSR_TR2_Pos: u32 = 2;
pub const EXTI_RTSR_TR2_Msk: u32 = 0x1 << EXTI_RTSR_TR2_Pos;
pub const EXTI_RTSR_TR2: u32 = EXTI_RTSR_TR2_Msk;
pub const EXTI_RTSR_TR3_Pos: u32 = 3;
pub const EXTI_RTSR_TR3_Msk: u32 = 0x1 << EXTI_RTSR_TR3_Pos;
pub const EXTI_RTSR_TR3: u32 = EXTI_RTSR_TR3_Msk;
pub const EXTI_RTSR_TR4_Pos: u32 = 4;
pub const EXTI_RTSR_TR4_Msk: u32 = 0x1 << EXTI_RTSR_TR4_Pos;
pub const EXTI_RTSR_TR4: u32 = EXTI_RTSR_TR4_Msk;
pub const EXTI_RTSR_TR5_Pos: u32 = 5;
pub const EXTI_RTSR_TR5_Msk: u32 = 0x1 << EXTI_RTSR_TR5_Pos;
pub const EXTI_RTSR_TR5: u32 = EXTI_RTSR_TR5_Msk;
pub const EXTI_RTSR_TR6_Pos: u32 = 6;
pub const EXTI_RTSR_TR6_Msk: u32 = 0x1 << EXTI_RTSR_TR6_Pos;
pub const EXTI_RTSR_TR6: u32 = EXTI_RTSR_TR6_Msk;
pub const EXTI_RTSR_TR7_Pos: u32 = 7;
pub const EXTI_RTSR_TR7_Msk: u32 = 0x1 << EXTI_RTSR_TR7_Pos;
pub const EXTI_RTSR_TR7: u32 = EXTI_RTSR_TR7_Msk;
pub const EXTI_RTSR_TR8_Pos: u32 = 8;
pub const EXTI_RTSR_TR8_Msk: u32 = 0x1 << EXTI_RTSR_TR8_Pos;
pub const EXTI_RTSR_TR8: u32 = EXTI_RTSR_TR8_Msk;
pub const EXTI_RTSR_TR9_Pos: u32 = 9;
pub const EXTI_RTSR_TR9_Msk: u32 = 0x1 << EXTI_RTSR_TR9_Pos;
pub const EXTI_RTSR_TR9: u32 = EXTI_RTSR_TR9_Msk;
pub const EXTI_RTSR_TR10_Pos: u32 = 10;
pub const EXTI_RTSR_TR10_Msk: u32 = 0x1 << EXTI_RTSR_TR10_Pos;
pub const EXTI_RTSR_TR10: u32 = EXTI_RTSR_TR10_Msk;
pub const EXTI_RTSR_TR11_Pos: u32 = 11;
pub const EXTI_RTSR_TR11_Msk: u32 = 0x1 << EXTI_RTSR_TR11_Pos;
pub const EXTI_RTSR_TR11: u32 = EXTI_RTSR_TR11_Msk;
pub const EXTI_RTSR_TR12_Pos: u32 = 12;
pub const EXTI_RTSR_TR12_Msk: u32 = 0x1 << EXTI_RTSR_TR12_Pos;
pub const EXTI_RTSR_TR12: u32 = EXTI_RTSR_TR12_Msk;
pub const EXTI_RTSR_TR13_Pos: u32 = 13;
pub const EXTI_RTSR_TR13_Msk: u32 = 0x1 << EXTI_RTSR_TR13_Pos;
pub const EXTI_RTSR_TR13: u32 = EXTI_RTSR_TR13_Msk;
pub const EXTI_RTSR_TR14_Pos: u32 = 14;
pub const EXTI_RTSR_TR14_Msk: u32 = 0x1 << EXTI_RTSR_TR14_Pos;
pub const EXTI_RTSR_TR14: u32 = EXTI_RTSR_TR14_Msk;
pub const EXTI_RTSR_TR15_Pos: u32 = 15;
pub const EXTI_RTSR_TR15_Msk: u32 = 0x1 << EXTI_RTSR_TR15_Pos;
pub const EXTI_RTSR_TR15: u32 = EXTI_RTSR_TR15_Msk;
pub const EXTI_RTSR_TR16_Pos: u32 = 16;
pub const EXTI_RTSR_TR16_Msk: u32 = 0x1 << EXTI_RTSR_TR16_Pos;
pub const EXTI_RTSR_TR16: u32 = EXTI_RTSR_TR16_Msk;
pub const EXTI_RTSR_TR17_Pos: u32 = 17;
pub const EXTI_RTSR_TR17_Msk: u32 = 0x1 << EXTI_RTSR_TR17_Pos;
pub const EXTI_RTSR_TR17: u32 = EXTI_RTSR_TR17_Msk;
pub const EXTI_RTSR_TR19_Pos: u32 = 19;
pub const EXTI_RTSR_TR19_Msk: u32 = 0x1 << EXTI_RTSR_TR19_Pos;
pub const EXTI_RTSR_TR19: u32 = EXTI_RTSR_TR19_Msk;
pub const EXTI_RTSR_TR20_Pos: u32 = 20;
pub const EXTI_RTSR_TR20_Msk: u32 = 0x1 << EXTI_RTSR_TR20_Pos;
pub const EXTI_RTSR_TR20: u32 = EXTI_RTSR_TR20_Msk;
pub const EXTI_RTSR_TR22_Pos: u32 = 22;
pub const EXTI_RTSR_TR22_Msk: u32 = 0x1 << EXTI_RTSR_TR22_Pos;
pub const EXTI_RTSR_TR22: u32 = EXTI_RTSR_TR22_Msk;
pub const EXTI_RTSR_TR30_Pos: u32 = 30;
pub const EXTI_RTSR_TR30_Msk: u32 = 0x1 << EXTI_RTSR_TR30_Pos;
pub const EXTI_RTSR_TR30: u32 = EXTI_RTSR_TR30_Msk;
pub const EXTI_RTSR_RT0: u32 = EXTI_RTSR_TR0;
pub const EXTI_RTSR_RT1: u32 = EXTI_RTSR_TR1;
pub const EXTI_RTSR_RT2: u32 = EXTI_RTSR_TR2;
pub const EXTI_RTSR_RT3: u32 = EXTI_RTSR_TR3;
pub const EXTI_RTSR_RT4: u32 = EXTI_RTSR_TR4;
pub const EXTI_RTSR_RT5: u32 = EXTI_RTSR_TR5;
pub const EXTI_RTSR_RT6: u32 = EXTI_RTSR_TR6;
pub const EXTI_RTSR_RT7: u32 = EXTI_RTSR_TR7;
pub const EXTI_RTSR_RT8: u32 = EXTI_RTSR_TR8;
pub const EXTI_RTSR_RT9: u32 = EXTI_RTSR_TR9;
pub const EXTI_RTSR_RT10: u32 = EXTI_RTSR_TR10;
pub const EXTI_RTSR_RT11: u32 = EXTI_RTSR_TR11;
pub const EXTI_RTSR_RT12: u32 = EXTI_RTSR_TR12;
pub const EXTI_RTSR_RT13: u32 = EXTI_RTSR_TR13;
pub const EXTI_RTSR_RT14: u32 = EXTI_RTSR_TR14;
pub const EXTI_RTSR_RT15: u32 = EXTI_RTSR_TR15;
pub const EXTI_RTSR_RT16: u32 = EXTI_RTSR_TR16;
pub const EXTI_RTSR_RT17: u32 = EXTI_RTSR_TR17;
pub const EXTI_RTSR_RT18: u32 = EXTI_RTSR_TR18;
pub const EXTI_RTSR_RT19: u32 = EXTI_RTSR_TR19;
pub const EXTI_RTSR_RT20: u32 = EXTI_RTSR_TR20;
pub const EXTI_RTSR_RT21: u32 = EXTI_RTSR_TR21;
pub const EXTI_RTSR_RT22: u32 = EXTI_RTSR_TR22;
pub const EXTI_RTSR_RT23: u32 = EXTI_RTSR_TR23;
pub const EXTI_RTSR_RT24: u32 = EXTI_RTSR_TR24;
pub const EXTI_RTSR_RT25: u32 = EXTI_RTSR_TR25;
pub const EXTI_RTSR_RT26: u32 = EXTI_RTSR_TR26;
pub const EXTI_RTSR_RT27: u32 = EXTI_RTSR_TR27;
pub const EXTI_RTSR_RT28: u32 = EXTI_RTSR_TR28;
pub const EXTI_RTSR_RT29: u32 = EXTI_RTSR_TR29;
pub const EXTI_RTSR_RT30: u32 = EXTI_RTSR_TR30;
pub const EXTI_RTSR_RT31: u32 = EXTI_RTSR_TR31;
pub const EXTI_FTSR_TR0_Pos: u32 = 0;
pub const EXTI_FTSR_TR0_Msk: u32 = 0x1 << EXTI_FTSR_TR0_Pos;
pub const EXTI_FTSR_TR0: u32 = EXTI_FTSR_TR0_Msk;
pub const EXTI_FTSR_TR1_Pos: u32 = 1;
pub const EXTI_FTSR_TR1_Msk: u32 = 0x1 << EXTI_FTSR_TR1_Pos;
pub const EXTI_FTSR_TR1: u32 = EXTI_FTSR_TR1_Msk;
pub const EXTI_FTSR_TR2_Pos: u32 = 2;
pub const EXTI_FTSR_TR2_Msk: u32 = 0x1 << EXTI_FTSR_TR2_Pos;
pub const EXTI_FTSR_TR2: u32 = EXTI_FTSR_TR2_Msk;
pub const EXTI_FTSR_TR3_Pos: u32 = 3;
pub const EXTI_FTSR_TR3_Msk: u32 = 0x1 << EXTI_FTSR_TR3_Pos;
pub const EXTI_FTSR_TR3: u32 = EXTI_FTSR_TR3_Msk;
pub const EXTI_FTSR_TR4_Pos: u32 = 4;
pub const EXTI_FTSR_TR4_Msk: u32 = 0x1 << EXTI_FTSR_TR4_Pos;
pub const EXTI_FTSR_TR4: u32 = EXTI_FTSR_TR4_Msk;
pub const EXTI_FTSR_TR5_Pos: u32 = 5;
pub const EXTI_FTSR_TR5_Msk: u32 = 0x1 << EXTI_FTSR_TR5_Pos;
pub const EXTI_FTSR_TR5: u32 = EXTI_FTSR_TR5_Msk;
pub const EXTI_FTSR_TR6_Pos: u32 = 6;
pub const EXTI_FTSR_TR6_Msk: u32 = 0x1 << EXTI_FTSR_TR6_Pos;
pub const EXTI_FTSR_TR6: u32 = EXTI_FTSR_TR6_Msk;
pub const EXTI_FTSR_TR7_Pos: u32 = 7;
pub const EXTI_FTSR_TR7_Msk: u32 = 0x1 << EXTI_FTSR_TR7_Pos;
pub const EXTI_FTSR_TR7: u32 = EXTI_FTSR_TR7_Msk;
pub const EXTI_FTSR_TR8_Pos: u32 = 8;
pub const EXTI_FTSR_TR8_Msk: u32 = 0x1 << EXTI_FTSR_TR8_Pos;
pub const EXTI_FTSR_TR8: u32 = EXTI_FTSR_TR8_Msk;
pub const EXTI_FTSR_TR9_Pos: u32 = 9;
pub const EXTI_FTSR_TR9_Msk: u32 = 0x1 << EXTI_FTSR_TR9_Pos;
pub const EXTI_FTSR_TR9: u32 = EXTI_FTSR_TR9_Msk;
pub const EXTI_FTSR_TR10_Pos: u32 = 10;
pub const EXTI_FTSR_TR10_Msk: u32 = 0x1 << EXTI_FTSR_TR10_Pos;
pub const EXTI_FTSR_TR10: u32 = EXTI_FTSR_TR10_Msk;
pub const EXTI_FTSR_TR11_Pos: u32 = 11;
pub const EXTI_FTSR_TR11_Msk: u32 = 0x1 << EXTI_FTSR_TR11_Pos;
pub const EXTI_FTSR_TR11: u32 = EXTI_FTSR_TR11_Msk;
pub const EXTI_FTSR_TR12_Pos: u32 = 12;
pub const EXTI_FTSR_TR12_Msk: u32 = 0x1 << EXTI_FTSR_TR12_Pos;
pub const EXTI_FTSR_TR12: u32 = EXTI_FTSR_TR12_Msk;
pub const EXTI_FTSR_TR13_Pos: u32 = 13;
pub const EXTI_FTSR_TR13_Msk: u32 = 0x1 << EXTI_FTSR_TR13_Pos;
pub const EXTI_FTSR_TR13: u32 = EXTI_FTSR_TR13_Msk;
pub const EXTI_FTSR_TR14_Pos: u32 = 14;
pub const EXTI_FTSR_TR14_Msk: u32 = 0x1 << EXTI_FTSR_TR14_Pos;
pub const EXTI_FTSR_TR14: u32 = EXTI_FTSR_TR14_Msk;
pub const EXTI_FTSR_TR15_Pos: u32 = 15;
pub const EXTI_FTSR_TR15_Msk: u32 = 0x1 << EXTI_FTSR_TR15_Pos;
pub const EXTI_FTSR_TR15: u32 = EXTI_FTSR_TR15_Msk;
pub const EXTI_FTSR_TR16_Pos: u32 = 16;
pub const EXTI_FTSR_TR16_Msk: u32 = 0x1 << EXTI_FTSR_TR16_Pos;
pub const EXTI_FTSR_TR16: u32 = EXTI_FTSR_TR16_Msk;
pub const EXTI_FTSR_TR17_Pos: u32 = 17;
pub const EXTI_FTSR_TR17_Msk: u32 = 0x1 << EXTI_FTSR_TR17_Pos;
pub const EXTI_FTSR_TR17: u32 = EXTI_FTSR_TR17_Msk;
pub const EXTI_FTSR_TR19_Pos: u32 = 19;
pub const EXTI_FTSR_TR19_Msk: u32 = 0x1 << EXTI_FTSR_TR19_Pos;
pub const EXTI_FTSR_TR19: u32 = EXTI_FTSR_TR19_Msk;
pub const EXTI_FTSR_TR20_Pos: u32 = 20;
pub const EXTI_FTSR_TR20_Msk: u32 = 0x1 << EXTI_FTSR_TR20_Pos;
pub const EXTI_FTSR_TR20: u32 = EXTI_FTSR_TR20_Msk;
pub const EXTI_FTSR_TR22_Pos: u32 = 22;
pub const EXTI_FTSR_TR22_Msk: u32 = 0x1 << EXTI_FTSR_TR22_Pos;
pub const EXTI_FTSR_TR22: u32 = EXTI_FTSR_TR22_Msk;
pub const EXTI_FTSR_TR30_Pos: u32 = 30;
pub const EXTI_FTSR_TR30_Msk: u32 = 0x1 << EXTI_FTSR_TR30_Pos;
pub const EXTI_FTSR_TR30: u32 = EXTI_FTSR_TR30_Msk;
pub const EXTI_FTSR_FT0: u32 = EXTI_FTSR_TR0;
pub const EXTI_FTSR_FT1: u32 = EXTI_FTSR_TR1;
pub const EXTI_FTSR_FT2: u32 = EXTI_FTSR_TR2;
pub const EXTI_FTSR_FT3: u32 = EXTI_FTSR_TR3;
pub const EXTI_FTSR_FT4: u32 = EXTI_FTSR_TR4;
pub const EXTI_FTSR_FT5: u32 = EXTI_FTSR_TR5;
pub const EXTI_FTSR_FT6: u32 = EXTI_FTSR_TR6;
pub const EXTI_FTSR_FT7: u32 = EXTI_FTSR_TR7;
pub const EXTI_FTSR_FT8: u32 = EXTI_FTSR_TR8;
pub const EXTI_FTSR_FT9: u32 = EXTI_FTSR_TR9;
pub const EXTI_FTSR_FT10: u32 = EXTI_FTSR_TR10;
pub const EXTI_FTSR_FT11: u32 = EXTI_FTSR_TR11;
pub const EXTI_FTSR_FT12: u32 = EXTI_FTSR_TR12;
pub const EXTI_FTSR_FT13: u32 = EXTI_FTSR_TR13;
pub const EXTI_FTSR_FT14: u32 = EXTI_FTSR_TR14;
pub const EXTI_FTSR_FT15: u32 = EXTI_FTSR_TR15;
pub const EXTI_FTSR_FT16: u32 = EXTI_FTSR_TR16;
pub const EXTI_FTSR_FT17: u32 = EXTI_FTSR_TR17;
pub const EXTI_FTSR_FT18: u32 = EXTI_FTSR_TR18;
pub const EXTI_FTSR_FT19: u32 = EXTI_FTSR_TR19;
pub const EXTI_FTSR_FT20: u32 = EXTI_FTSR_TR20;
pub const EXTI_FTSR_FT21: u32 = EXTI_FTSR_TR21;
pub const EXTI_FTSR_FT22: u32 = EXTI_FTSR_TR22;
pub const EXTI_FTSR_FT23: u32 = EXTI_FTSR_TR23;
pub const EXTI_FTSR_FT24: u32 = EXTI_FTSR_TR24;
pub const EXTI_FTSR_FT25: u32 = EXTI_FTSR_TR25;
pub const EXTI_FTSR_FT26: u32 = EXTI_FTSR_TR26;
pub const EXTI_FTSR_FT27: u32 = EXTI_FTSR_TR27;
pub const EXTI_FTSR_FT28: u32 = EXTI_FTSR_TR28;
pub const EXTI_FTSR_FT29: u32 = EXTI_FTSR_TR29;
pub const EXTI_FTSR_FT30: u32 = EXTI_FTSR_TR30;
pub const EXTI_FTSR_FT31: u32 = EXTI_FTSR_TR31;
pub const EXTI_SWIER_SWIER0_Pos: u32 = 0;
pub const EXTI_SWIER_SWIER0_Msk: u32 = 0x1 << EXTI_SWIER_SWIER0_Pos;
pub const EXTI_SWIER_SWIER0: u32 = EXTI_SWIER_SWIER0_Msk;
pub const EXTI_SWIER_SWIER1_Pos: u32 = 1;
pub const EXTI_SWIER_SWIER1_Msk: u32 = 0x1 << EXTI_SWIER_SWIER1_Pos;
pub const EXTI_SWIER_SWIER1: u32 = EXTI_SWIER_SWIER1_Msk;
pub const EXTI_SWIER_SWIER2_Pos: u32 = 2;
pub const EXTI_SWIER_SWIER2_Msk: u32 = 0x1 << EXTI_SWIER_SWIER2_Pos;
pub const EXTI_SWIER_SWIER2: u32 = EXTI_SWIER_SWIER2_Msk;
pub const EXTI_SWIER_SWIER3_Pos: u32 = 3;
pub const EXTI_SWIER_SWIER3_Msk: u32 = 0x1 << EXTI_SWIER_SWIER3_Pos;
pub const EXTI_SWIER_SWIER3: u32 = EXTI_SWIER_SWIER3_Msk;
pub const EXTI_SWIER_SWIER4_Pos: u32 = 4;
pub const EXTI_SWIER_SWIER4_Msk: u32 = 0x1 << EXTI_SWIER_SWIER4_Pos;
pub const EXTI_SWIER_SWIER4: u32 = EXTI_SWIER_SWIER4_Msk;
pub const EXTI_SWIER_SWIER5_Pos: u32 = 5;
pub const EXTI_SWIER_SWIER5_Msk: u32 = 0x1 << EXTI_SWIER_SWIER5_Pos;
pub const EXTI_SWIER_SWIER5: u32 = EXTI_SWIER_SWIER5_Msk;
pub const EXTI_SWIER_SWIER6_Pos: u32 = 6;
pub const EXTI_SWIER_SWIER6_Msk: u32 = 0x1 << EXTI_SWIER_SWIER6_Pos;
pub const EXTI_SWIER_SWIER6: u32 = EXTI_SWIER_SWIER6_Msk;
pub const EXTI_SWIER_SWIER7_Pos: u32 = 7;
pub const EXTI_SWIER_SWIER7_Msk: u32 = 0x1 << EXTI_SWIER_SWIER7_Pos;
pub const EXTI_SWIER_SWIER7: u32 = EXTI_SWIER_SWIER7_Msk;
pub const EXTI_SWIER_SWIER8_Pos: u32 = 8;
pub const EXTI_SWIER_SWIER8_Msk: u32 = 0x1 << EXTI_SWIER_SWIER8_Pos;
pub const EXTI_SWIER_SWIER8: u32 = EXTI_SWIER_SWIER8_Msk;
pub const EXTI_SWIER_SWIER9_Pos: u32 = 9;
pub const EXTI_SWIER_SWIER9_Msk: u32 = 0x1 << EXTI_SWIER_SWIER9_Pos;
pub const EXTI_SWIER_SWIER9: u32 = EXTI_SWIER_SWIER9_Msk;
pub const EXTI_SWIER_SWIER10_Pos: u32 = 10;
pub const EXTI_SWIER_SWIER10_Msk: u32 = 0x1 << EXTI_SWIER_SWIER10_Pos;
pub const EXTI_SWIER_SWIER10: u32 = EXTI_SWIER_SWIER10_Msk;
pub const EXTI_SWIER_SWIER11_Pos: u32 = 11;
pub const EXTI_SWIER_SWIER11_Msk: u32 = 0x1 << EXTI_SWIER_SWIER11_Pos;
pub const EXTI_SWIER_SWIER11: u32 = EXTI_SWIER_SWIER11_Msk;
pub const EXTI_SWIER_SWIER12_Pos: u32 = 12;
pub const EXTI_SWIER_SWIER12_Msk: u32 = 0x1 << EXTI_SWIER_SWIER12_Pos;
pub const EXTI_SWIER_SWIER12: u32 = EXTI_SWIER_SWIER12_Msk;
pub const EXTI_SWIER_SWIER13_Pos: u32 = 13;
pub const EXTI_SWIER_SWIER13_Msk: u32 = 0x1 << EXTI_SWIER_SWIER13_Pos;
pub const EXTI_SWIER_SWIER13: u32 = EXTI_SWIER_SWIER13_Msk;
pub const EXTI_SWIER_SWIER14_Pos: u32 = 14;
pub const EXTI_SWIER_SWIER14_Msk: u32 = 0x1 << EXTI_SWIER_SWIER14_Pos;
pub const EXTI_SWIER_SWIER14: u32 = EXTI_SWIER_SWIER14_Msk;
pub const EXTI_SWIER_SWIER15_Pos: u32 = 15;
pub const EXTI_SWIER_SWIER15_Msk: u32 = 0x1 << EXTI_SWIER_SWIER15_Pos;
pub const EXTI_SWIER_SWIER15: u32 = EXTI_SWIER_SWIER15_Msk;
pub const EXTI_SWIER_SWIER16_Pos: u32 = 16;
pub const EXTI_SWIER_SWIER16_Msk: u32 = 0x1 << EXTI_SWIER_SWIER16_Pos;
pub const EXTI_SWIER_SWIER16: u32 = EXTI_SWIER_SWIER16_Msk;
pub const EXTI_SWIER_SWIER17_Pos: u32 = 17;
pub const EXTI_SWIER_SWIER17_Msk: u32 = 0x1 << EXTI_SWIER_SWIER17_Pos;
pub const EXTI_SWIER_SWIER17: u32 = EXTI_SWIER_SWIER17_Msk;
pub const EXTI_SWIER_SWIER19_Pos: u32 = 19;
pub const EXTI_SWIER_SWIER19_Msk: u32 = 0x1 << EXTI_SWIER_SWIER19_Pos;
pub const EXTI_SWIER_SWIER19: u32 = EXTI_SWIER_SWIER19_Msk;
pub const EXTI_SWIER_SWIER20_Pos: u32 = 20;
pub const EXTI_SWIER_SWIER20_Msk: u32 = 0x1 << EXTI_SWIER_SWIER20_Pos;
pub const EXTI_SWIER_SWIER20: u32 = EXTI_SWIER_SWIER20_Msk;
pub const EXTI_SWIER_SWIER22_Pos: u32 = 22;
pub const EXTI_SWIER_SWIER22_Msk: u32 = 0x1 << EXTI_SWIER_SWIER22_Pos;
pub const EXTI_SWIER_SWIER22: u32 = EXTI_SWIER_SWIER22_Msk;
pub const EXTI_SWIER_SWIER30_Pos: u32 = 30;
pub const EXTI_SWIER_SWIER30_Msk: u32 = 0x1 << EXTI_SWIER_SWIER30_Pos;
pub const EXTI_SWIER_SWIER30: u32 = EXTI_SWIER_SWIER30_Msk;
pub const EXTI_SWIER_SWI0: u32 = EXTI_SWIER_SWIER0;
pub const EXTI_SWIER_SWI1: u32 = EXTI_SWIER_SWIER1;
pub const EXTI_SWIER_SWI2: u32 = EXTI_SWIER_SWIER2;
pub const EXTI_SWIER_SWI3: u32 = EXTI_SWIER_SWIER3;
pub const EXTI_SWIER_SWI4: u32 = EXTI_SWIER_SWIER4;
pub const EXTI_SWIER_SWI5: u32 = EXTI_SWIER_SWIER5;
pub const EXTI_SWIER_SWI6: u32 = EXTI_SWIER_SWIER6;
pub const EXTI_SWIER_SWI7: u32 = EXTI_SWIER_SWIER7;
pub const EXTI_SWIER_SWI8: u32 = EXTI_SWIER_SWIER8;
pub const EXTI_SWIER_SWI9: u32 = EXTI_SWIER_SWIER9;
pub const EXTI_SWIER_SWI10: u32 = EXTI_SWIER_SWIER10;
pub const EXTI_SWIER_SWI11: u32 = EXTI_SWIER_SWIER11;
pub const EXTI_SWIER_SWI12: u32 = EXTI_SWIER_SWIER12;
pub const EXTI_SWIER_SWI13: u32 = EXTI_SWIER_SWIER13;
pub const EXTI_SWIER_SWI14: u32 = EXTI_SWIER_SWIER14;
pub const EXTI_SWIER_SWI15: u32 = EXTI_SWIER_SWIER15;
pub const EXTI_SWIER_SWI16: u32 = EXTI_SWIER_SWIER16;
pub const EXTI_SWIER_SWI17: u32 = EXTI_SWIER_SWIER17;
pub const EXTI_SWIER_SWI18: u32 = EXTI_SWIER_SWIER18;
pub const EXTI_SWIER_SWI19: u32 = EXTI_SWIER_SWIER19;
pub const EXTI_SWIER_SWI20: u32 = EXTI_SWIER_SWIER20;
pub const EXTI_SWIER_SWI21: u32 = EXTI_SWIER_SWIER21;
pub const EXTI_SWIER_SWI22: u32 = EXTI_SWIER_SWIER22;
pub const EXTI_SWIER_SWI23: u32 = EXTI_SWIER_SWIER23;
pub const EXTI_SWIER_SWI24: u32 = EXTI_SWIER_SWIER24;
pub const EXTI_SWIER_SWI25: u32 = EXTI_SWIER_SWIER25;
pub const EXTI_SWIER_SWI26: u32 = EXTI_SWIER_SWIER26;
pub const EXTI_SWIER_SWI27: u32 = EXTI_SWIER_SWIER27;
pub const EXTI_SWIER_SWI28: u32 = EXTI_SWIER_SWIER28;
pub const EXTI_SWIER_SWI29: u32 = EXTI_SWIER_SWIER29;
pub const EXTI_SWIER_SWI30: u32 = EXTI_SWIER_SWIER30;
pub const EXTI_SWIER_SWI31: u32 = EXTI_SWIER_SWIER31;
pub const EXTI_PR_PR0_Pos: u32 = 0;
pub const EXTI_PR_PR0_Msk: u32 = 0x1 << EXTI_PR_PR0_Pos;
pub const EXTI_PR_PR0: u32 = EXTI_PR_PR0_Msk;
pub const EXTI_PR_PR1_Pos: u32 = 1;
pub const EXTI_PR_PR1_Msk: u32 = 0x1 << EXTI_PR_PR1_Pos;
pub const EXTI_PR_PR1: u32 = EXTI_PR_PR1_Msk;
pub const EXTI_PR_PR2_Pos: u32 = 2;
pub const EXTI_PR_PR2_Msk: u32 = 0x1 << EXTI_PR_PR2_Pos;
pub const EXTI_PR_PR2: u32 = EXTI_PR_PR2_Msk;
pub const EXTI_PR_PR3_Pos: u32 = 3;
pub const EXTI_PR_PR3_Msk: u32 = 0x1 << EXTI_PR_PR3_Pos;
pub const EXTI_PR_PR3: u32 = EXTI_PR_PR3_Msk;
pub const EXTI_PR_PR4_Pos: u32 = 4;
pub const EXTI_PR_PR4_Msk: u32 = 0x1 << EXTI_PR_PR4_Pos;
pub const EXTI_PR_PR4: u32 = EXTI_PR_PR4_Msk;
pub const EXTI_PR_PR5_Pos: u32 = 5;
pub const EXTI_PR_PR5_Msk: u32 = 0x1 << EXTI_PR_PR5_Pos;
pub const EXTI_PR_PR5: u32 = EXTI_PR_PR5_Msk;
pub const EXTI_PR_PR6_Pos: u32 = 6;
pub const EXTI_PR_PR6_Msk: u32 = 0x1 << EXTI_PR_PR6_Pos;
pub const EXTI_PR_PR6: u32 = EXTI_PR_PR6_Msk;
pub const EXTI_PR_PR7_Pos: u32 = 7;
pub const EXTI_PR_PR7_Msk: u32 = 0x1 << EXTI_PR_PR7_Pos;
pub const EXTI_PR_PR7: u32 = EXTI_PR_PR7_Msk;
pub const EXTI_PR_PR8_Pos: u32 = 8;
pub const EXTI_PR_PR8_Msk: u32 = 0x1 << EXTI_PR_PR8_Pos;
pub const EXTI_PR_PR8: u32 = EXTI_PR_PR8_Msk;
pub const EXTI_PR_PR9_Pos: u32 = 9;
pub const EXTI_PR_PR9_Msk: u32 = 0x1 << EXTI_PR_PR9_Pos;
pub const EXTI_PR_PR9: u32 = EXTI_PR_PR9_Msk;
pub const EXTI_PR_PR10_Pos: u32 = 10;
pub const EXTI_PR_PR10_Msk: u32 = 0x1 << EXTI_PR_PR10_Pos;
pub const EXTI_PR_PR10: u32 = EXTI_PR_PR10_Msk;
pub const EXTI_PR_PR11_Pos: u32 = 11;
pub const EXTI_PR_PR11_Msk: u32 = 0x1 << EXTI_PR_PR11_Pos;
pub const EXTI_PR_PR11: u32 = EXTI_PR_PR11_Msk;
pub const EXTI_PR_PR12_Pos: u32 = 12;
pub const EXTI_PR_PR12_Msk: u32 = 0x1 << EXTI_PR_PR12_Pos;
pub const EXTI_PR_PR12: u32 = EXTI_PR_PR12_Msk;
pub const EXTI_PR_PR13_Pos: u32 = 13;
pub const EXTI_PR_PR13_Msk: u32 = 0x1 << EXTI_PR_PR13_Pos;
pub const EXTI_PR_PR13: u32 = EXTI_PR_PR13_Msk;
pub const EXTI_PR_PR14_Pos: u32 = 14;
pub const EXTI_PR_PR14_Msk: u32 = 0x1 << EXTI_PR_PR14_Pos;
pub const EXTI_PR_PR14: u32 = EXTI_PR_PR14_Msk;
pub const EXTI_PR_PR15_Pos: u32 = 15;
pub const EXTI_PR_PR15_Msk: u32 = 0x1 << EXTI_PR_PR15_Pos;
pub const EXTI_PR_PR15: u32 = EXTI_PR_PR15_Msk;
pub const EXTI_PR_PR16_Pos: u32 = 16;
pub const EXTI_PR_PR16_Msk: u32 = 0x1 << EXTI_PR_PR16_Pos;
pub const EXTI_PR_PR16: u32 = EXTI_PR_PR16_Msk;
pub const EXTI_PR_PR17_Pos: u32 = 17;
pub const EXTI_PR_PR17_Msk: u32 = 0x1 << EXTI_PR_PR17_Pos;
pub const EXTI_PR_PR17: u32 = EXTI_PR_PR17_Msk;
pub const EXTI_PR_PR19_Pos: u32 = 19;
pub const EXTI_PR_PR19_Msk: u32 = 0x1 << EXTI_PR_PR19_Pos;
pub const EXTI_PR_PR19: u32 = EXTI_PR_PR19_Msk;
pub const EXTI_PR_PR20_Pos: u32 = 20;
pub const EXTI_PR_PR20_Msk: u32 = 0x1 << EXTI_PR_PR20_Pos;
pub const EXTI_PR_PR20: u32 = EXTI_PR_PR20_Msk;
pub const EXTI_PR_PR22_Pos: u32 = 22;
pub const EXTI_PR_PR22_Msk: u32 = 0x1 << EXTI_PR_PR22_Pos;
pub const EXTI_PR_PR22: u32 = EXTI_PR_PR22_Msk;
pub const EXTI_PR_PR30_Pos: u32 = 30;
pub const EXTI_PR_PR30_Msk: u32 = 0x1 << EXTI_PR_PR30_Pos;
pub const EXTI_PR_PR30: u32 = EXTI_PR_PR30_Msk;
pub const EXTI_PR_PIF0: u32 = EXTI_PR_PR0;
pub const EXTI_PR_PIF1: u32 = EXTI_PR_PR1;
pub const EXTI_PR_PIF2: u32 = EXTI_PR_PR2;
pub const EXTI_PR_PIF3: u32 = EXTI_PR_PR3;
pub const EXTI_PR_PIF4: u32 = EXTI_PR_PR4;
pub const EXTI_PR_PIF5: u32 = EXTI_PR_PR5;
pub const EXTI_PR_PIF6: u32 = EXTI_PR_PR6;
pub const EXTI_PR_PIF7: u32 = EXTI_PR_PR7;
pub const EXTI_PR_PIF8: u32 = EXTI_PR_PR8;
pub const EXTI_PR_PIF9: u32 = EXTI_PR_PR9;
pub const EXTI_PR_PIF10: u32 = EXTI_PR_PR10;
pub const EXTI_PR_PIF11: u32 = EXTI_PR_PR11;
pub const EXTI_PR_PIF12: u32 = EXTI_PR_PR12;
pub const EXTI_PR_PIF13: u32 = EXTI_PR_PR13;
pub const EXTI_PR_PIF14: u32 = EXTI_PR_PR14;
pub const EXTI_PR_PIF15: u32 = EXTI_PR_PR15;
pub const EXTI_PR_PIF16: u32 = EXTI_PR_PR16;
pub const EXTI_PR_PIF17: u32 = EXTI_PR_PR17;
pub const EXTI_PR_PIF18: u32 = EXTI_PR_PR18;
pub const EXTI_PR_PIF19: u32 = EXTI_PR_PR19;
pub const EXTI_PR_PIF20: u32 = EXTI_PR_PR20;
pub const EXTI_PR_PIF21: u32 = EXTI_PR_PR21;
pub const EXTI_PR_PIF22: u32 = EXTI_PR_PR22;
pub const EXTI_PR_PIF23: u32 = EXTI_PR_PR23;
pub const EXTI_PR_PIF24: u32 = EXTI_PR_PR24;
pub const EXTI_PR_PIF25: u32 = EXTI_PR_PR25;
pub const EXTI_PR_PIF26: u32 = EXTI_PR_PR26;
pub const EXTI_PR_PIF27: u32 = EXTI_PR_PR27;
pub const EXTI_PR_PIF28: u32 = EXTI_PR_PR28;
pub const EXTI_PR_PIF29: u32 = EXTI_PR_PR29;
pub const EXTI_PR_PIF30: u32 = EXTI_PR_PR30;
pub const EXTI_PR_PIF31: u32 = EXTI_PR_PR31;
pub const EXTI_IMR2_MR32_Pos: u32 = 0;
pub const EXTI_IMR2_MR32_Msk: u32 = 0x1 << EXTI_IMR2_MR32_Pos;
pub const EXTI_IMR2_MR32: u32 = EXTI_IMR2_MR32_Msk;
pub const EXTI_IMR2_IM32: u32 = EXTI_IMR2_MR32;
pub const EXTI_IMR2_IM33: u32 = EXTI_IMR2_MR33;
pub const EXTI_IMR2_IM34: u32 = EXTI_IMR2_MR34;
pub const EXTI_IMR2_IM35: u32 = EXTI_IMR2_MR35;
pub const EXTI_IMR2_IM_Pos: u32 = 0;
pub const EXTI_IMR2_IM_Msk: u32 = 0xF << EXTI_IMR2_IM_Pos;
pub const EXTI_IMR2_IM: u32 = EXTI_IMR2_IM_Msk;
pub const EXTI_IMR2_IM_Msk: u32 = 0xD << EXTI_IMR2_IM_Pos;
pub const EXTI_IMR2_IM_Msk: u32 = 0x1 << EXTI_IMR2_IM_Pos;
pub const EXTI_EMR2_MR32_Pos: u32 = 0;
pub const EXTI_EMR2_MR32_Msk: u32 = 0x1 << EXTI_EMR2_MR32_Pos;
pub const EXTI_EMR2_MR32: u32 = EXTI_EMR2_MR32_Msk;
pub const EXTI_EMR2_EM32: u32 = EXTI_EMR2_MR32;
pub const EXTI_EMR2_EM33: u32 = EXTI_EMR2_MR33;
pub const EXTI_EMR2_EM34: u32 = EXTI_EMR2_MR34;
pub const EXTI_EMR2_EM35: u32 = EXTI_EMR2_MR35;
pub const EXTI_EMR2_EM_Pos: u32 = 0;
pub const EXTI_EMR2_EM_Msk: u32 = 0xF << EXTI_EMR2_EM_Pos;
pub const EXTI_EMR2_EM: u32 = EXTI_EMR2_EM_Msk;
pub const EXTI_EMR2_EM_Msk: u32 = 0xD << EXTI_EMR2_EM_Pos;
pub const EXTI_EMR2_EM_Msk: u32 = 0x1 << EXTI_EMR2_EM_Pos;
pub const EXTI_RTSR2_TR32_Pos: u32 = 0;
pub const EXTI_RTSR2_TR32_Msk: u32 = 0x1 << EXTI_RTSR2_TR32_Pos;
pub const EXTI_RTSR2_TR32: u32 = EXTI_RTSR2_TR32_Msk;
pub const EXTI_RTSR2_RT32: u32 = EXTI_RTSR2_TR32;
pub const EXTI_RTSR2_RT33: u32 = EXTI_RTSR2_TR33;
pub const EXTI_RTSR2_RT34: u32 = EXTI_RTSR2_TR34;
pub const EXTI_RTSR2_RT35: u32 = EXTI_RTSR2_TR35;
pub const EXTI_FTSR2_TR32_Pos: u32 = 0;
pub const EXTI_FTSR2_TR32_Msk: u32 = 0x1 << EXTI_FTSR2_TR32_Pos;
pub const EXTI_FTSR2_TR32: u32 = EXTI_FTSR2_TR32_Msk;
pub const EXTI_FTSR2_FT32: u32 = EXTI_FTSR2_TR32;
pub const EXTI_FTSR2_FT33: u32 = EXTI_FTSR2_TR33;
pub const EXTI_FTSR2_FT34: u32 = EXTI_FTSR2_TR34;
pub const EXTI_FTSR2_FT35: u32 = EXTI_FTSR2_TR35;
pub const EXTI_SWIER2_SWIER32_Pos: u32 = 0;
pub const EXTI_SWIER2_SWIER32_Msk: u32 = 0x1 << EXTI_SWIER2_SWIER32_Pos;
pub const EXTI_SWIER2_SWIER32: u32 = EXTI_SWIER2_SWIER32_Msk;
pub const EXTI_SWIER2_SWI32: u32 = EXTI_SWIER2_SWIER32;
pub const EXTI_SWIER2_SWI33: u32 = EXTI_SWIER2_SWIER33;
pub const EXTI_SWIER2_SWI34: u32 = EXTI_SWIER2_SWIER34;
pub const EXTI_SWIER2_SWI35: u32 = EXTI_SWIER2_SWIER35;
pub const EXTI_PR2_PR32_Pos: u32 = 0;
pub const EXTI_PR2_PR32_Msk: u32 = 0x1 << EXTI_PR2_PR32_Pos;
pub const EXTI_PR2_PR32: u32 = EXTI_PR2_PR32_Msk;
pub const EXTI_PR2_PIF32: u32 = EXTI_PR2_PR32;
pub const EXTI_PR2_PIF33: u32 = EXTI_PR2_PR33;
pub const EXTI_PR2_PIF34: u32 = EXTI_PR2_PR34;
pub const EXTI_PR2_PIF35: u32 = EXTI_PR2_PR35;
pub const FLASH_ACR_LATENCY_Pos: u32 = 0;
pub const FLASH_ACR_LATENCY_Msk: u32 = 0x7 << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_LATENCY: u32 = FLASH_ACR_LATENCY_Msk;
pub const FLASH_ACR_LATENCY_0: u32 = 0x1 << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_LATENCY_1: u32 = 0x2 << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_LATENCY_2: u32 = 0x4 << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_HLFCYA_Pos: u32 = 3;
pub const FLASH_ACR_HLFCYA_Msk: u32 = 0x1 << FLASH_ACR_HLFCYA_Pos;
pub const FLASH_ACR_HLFCYA: u32 = FLASH_ACR_HLFCYA_Msk;
pub const FLASH_ACR_PRFTBE_Pos: u32 = 4;
pub const FLASH_ACR_PRFTBE_Msk: u32 = 0x1 << FLASH_ACR_PRFTBE_Pos;
pub const FLASH_ACR_PRFTBE: u32 = FLASH_ACR_PRFTBE_Msk;
pub const FLASH_ACR_PRFTBS_Pos: u32 = 5;
pub const FLASH_ACR_PRFTBS_Msk: u32 = 0x1 << FLASH_ACR_PRFTBS_Pos;
pub const FLASH_ACR_PRFTBS: u32 = FLASH_ACR_PRFTBS_Msk;
pub const FLASH_KEYR_FKEYR_Pos: u32 = 0;
pub const FLASH_KEYR_FKEYR_Msk: u32 = 0xFFFFFFFF << FLASH_KEYR_FKEYR_Pos;
pub const FLASH_KEYR_FKEYR: u32 = FLASH_KEYR_FKEYR_Msk;
pub const RDP_KEY_Pos: u32 = 0;
pub const RDP_KEY_Msk: u32 = 0xA5 << RDP_KEY_Pos;
pub const RDP_KEY: u32 = RDP_KEY_Msk;
pub const FLASH_KEY1_Pos: u32 = 0;
pub const FLASH_KEY1_Msk: u32 = 0x45670123 << FLASH_KEY1_Pos;
pub const FLASH_KEY1: u32 = FLASH_KEY1_Msk;
pub const FLASH_KEY2_Pos: u32 = 0;
pub const FLASH_KEY2_Msk: u32 = 0xCDEF89AB << FLASH_KEY2_Pos;
pub const FLASH_KEY2: u32 = FLASH_KEY2_Msk;
pub const FLASH_OPTKEYR_OPTKEYR_Pos: u32 = 0;
pub const FLASH_OPTKEYR_OPTKEYR_Msk: u32 = 0xFFFFFFFF << FLASH_OPTKEYR_OPTKEYR_Pos;
pub const FLASH_OPTKEYR_OPTKEYR: u32 = FLASH_OPTKEYR_OPTKEYR_Msk;
pub const FLASH_OPTKEY1: u32 = FLASH_KEY1;
pub const FLASH_OPTKEY2: u32 = FLASH_KEY2;
pub const FLASH_SR_BSY_Pos: u32 = 0;
pub const FLASH_SR_BSY_Msk: u32 = 0x1 << FLASH_SR_BSY_Pos;
pub const FLASH_SR_BSY: u32 = FLASH_SR_BSY_Msk;
pub const FLASH_SR_PGERR_Pos: u32 = 2;
pub const FLASH_SR_PGERR_Msk: u32 = 0x1 << FLASH_SR_PGERR_Pos;
pub const FLASH_SR_PGERR: u32 = FLASH_SR_PGERR_Msk;
pub const FLASH_SR_WRPERR_Pos: u32 = 4;
pub const FLASH_SR_WRPERR_Msk: u32 = 0x1 << FLASH_SR_WRPERR_Pos;
pub const FLASH_SR_WRPERR: u32 = FLASH_SR_WRPERR_Msk;
pub const FLASH_SR_EOP_Pos: u32 = 5;
pub const FLASH_SR_EOP_Msk: u32 = 0x1 << FLASH_SR_EOP_Pos;
pub const FLASH_SR_EOP: u32 = FLASH_SR_EOP_Msk;
pub const FLASH_CR_PG_Pos: u32 = 0;
pub const FLASH_CR_PG_Msk: u32 = 0x1 << FLASH_CR_PG_Pos;
pub const FLASH_CR_PG: u32 = FLASH_CR_PG_Msk;
pub const FLASH_CR_PER_Pos: u32 = 1;
pub const FLASH_CR_PER_Msk: u32 = 0x1 << FLASH_CR_PER_Pos;
pub const FLASH_CR_PER: u32 = FLASH_CR_PER_Msk;
pub const FLASH_CR_MER_Pos: u32 = 2;
pub const FLASH_CR_MER_Msk: u32 = 0x1 << FLASH_CR_MER_Pos;
pub const FLASH_CR_MER: u32 = FLASH_CR_MER_Msk;
pub const FLASH_CR_OPTPG_Pos: u32 = 4;
pub const FLASH_CR_OPTPG_Msk: u32 = 0x1 << FLASH_CR_OPTPG_Pos;
pub const FLASH_CR_OPTPG: u32 = FLASH_CR_OPTPG_Msk;
pub const FLASH_CR_OPTER_Pos: u32 = 5;
pub const FLASH_CR_OPTER_Msk: u32 = 0x1 << FLASH_CR_OPTER_Pos;
pub const FLASH_CR_OPTER: u32 = FLASH_CR_OPTER_Msk;
pub const FLASH_CR_STRT_Pos: u32 = 6;
pub const FLASH_CR_STRT_Msk: u32 = 0x1 << FLASH_CR_STRT_Pos;
pub const FLASH_CR_STRT: u32 = FLASH_CR_STRT_Msk;
pub const FLASH_CR_LOCK_Pos: u32 = 7;
pub const FLASH_CR_LOCK_Msk: u32 = 0x1 << FLASH_CR_LOCK_Pos;
pub const FLASH_CR_LOCK: u32 = FLASH_CR_LOCK_Msk;
pub const FLASH_CR_OPTWRE_Pos: u32 = 9;
pub const FLASH_CR_OPTWRE_Msk: u32 = 0x1 << FLASH_CR_OPTWRE_Pos;
pub const FLASH_CR_OPTWRE: u32 = FLASH_CR_OPTWRE_Msk;
pub const FLASH_CR_ERRIE_Pos: u32 = 10;
pub const FLASH_CR_ERRIE_Msk: u32 = 0x1 << FLASH_CR_ERRIE_Pos;
pub const FLASH_CR_ERRIE: u32 = FLASH_CR_ERRIE_Msk;
pub const FLASH_CR_EOPIE_Pos: u32 = 12;
pub const FLASH_CR_EOPIE_Msk: u32 = 0x1 << FLASH_CR_EOPIE_Pos;
pub const FLASH_CR_EOPIE: u32 = FLASH_CR_EOPIE_Msk;
pub const FLASH_CR_OBL_LAUNCH_Pos: u32 = 13;
pub const FLASH_CR_OBL_LAUNCH_Msk: u32 = 0x1 << FLASH_CR_OBL_LAUNCH_Pos;
pub const FLASH_CR_OBL_LAUNCH: u32 = FLASH_CR_OBL_LAUNCH_Msk;
pub const FLASH_AR_FAR_Pos: u32 = 0;
pub const FLASH_AR_FAR_Msk: u32 = 0xFFFFFFFF << FLASH_AR_FAR_Pos;
pub const FLASH_AR_FAR: u32 = FLASH_AR_FAR_Msk;
pub const FLASH_OBR_OPTERR_Pos: u32 = 0;
pub const FLASH_OBR_OPTERR_Msk: u32 = 0x1 << FLASH_OBR_OPTERR_Pos;
pub const FLASH_OBR_OPTERR: u32 = FLASH_OBR_OPTERR_Msk;
pub const FLASH_OBR_RDPRT_Pos: u32 = 1;
pub const FLASH_OBR_RDPRT_Msk: u32 = 0x3 << FLASH_OBR_RDPRT_Pos;
pub const FLASH_OBR_RDPRT: u32 = FLASH_OBR_RDPRT_Msk;
pub const FLASH_OBR_RDPRT_1: u32 = 0x1 << FLASH_OBR_RDPRT_Pos;
pub const FLASH_OBR_RDPRT_2: u32 = 0x3 << FLASH_OBR_RDPRT_Pos;
pub const FLASH_OBR_USER_Pos: u32 = 8;
pub const FLASH_OBR_USER_Msk: u32 = 0x77 << FLASH_OBR_USER_Pos;
pub const FLASH_OBR_USER: u32 = FLASH_OBR_USER_Msk;
pub const FLASH_OBR_IWDG_SW_Pos: u32 = 8;
pub const FLASH_OBR_IWDG_SW_Msk: u32 = 0x1 << FLASH_OBR_IWDG_SW_Pos;
pub const FLASH_OBR_IWDG_SW: u32 = FLASH_OBR_IWDG_SW_Msk;
pub const FLASH_OBR_nRST_STOP_Pos: u32 = 9;
pub const FLASH_OBR_nRST_STOP_Msk: u32 = 0x1 << FLASH_OBR_nRST_STOP_Pos;
pub const FLASH_OBR_nRST_STOP: u32 = FLASH_OBR_nRST_STOP_Msk;
pub const FLASH_OBR_nRST_STDBY_Pos: u32 = 10;
pub const FLASH_OBR_nRST_STDBY_Msk: u32 = 0x1 << FLASH_OBR_nRST_STDBY_Pos;
pub const FLASH_OBR_nRST_STDBY: u32 = FLASH_OBR_nRST_STDBY_Msk;
pub const FLASH_OBR_nBOOT1_Pos: u32 = 12;
pub const FLASH_OBR_nBOOT1_Msk: u32 = 0x1 << FLASH_OBR_nBOOT1_Pos;
pub const FLASH_OBR_nBOOT1: u32 = FLASH_OBR_nBOOT1_Msk;
pub const FLASH_OBR_VDDA_MONITOR_Pos: u32 = 13;
pub const FLASH_OBR_VDDA_MONITOR_Msk: u32 = 0x1 << FLASH_OBR_VDDA_MONITOR_Pos;
pub const FLASH_OBR_VDDA_MONITOR: u32 = FLASH_OBR_VDDA_MONITOR_Msk;
pub const FLASH_OBR_SRAM_PE_Pos: u32 = 14;
pub const FLASH_OBR_SRAM_PE_Msk: u32 = 0x1 << FLASH_OBR_SRAM_PE_Pos;
pub const FLASH_OBR_SRAM_PE: u32 = FLASH_OBR_SRAM_PE_Msk;
pub const FLASH_OBR_DATA0_Pos: u32 = 16;
pub const FLASH_OBR_DATA0_Msk: u32 = 0xFF << FLASH_OBR_DATA0_Pos;
pub const FLASH_OBR_DATA0: u32 = FLASH_OBR_DATA0_Msk;
pub const FLASH_OBR_DATA1_Pos: u32 = 24;
pub const FLASH_OBR_DATA1_Msk: u32 = 0xFF << FLASH_OBR_DATA1_Pos;
pub const FLASH_OBR_DATA1: u32 = FLASH_OBR_DATA1_Msk;
pub const FLASH_OBR_WDG_SW: u32 = FLASH_OBR_IWDG_SW;
pub const FLASH_WRPR_WRP_Pos: u32 = 0;
pub const FLASH_WRPR_WRP_Msk: u32 = 0xFFFFFFFF << FLASH_WRPR_WRP_Pos;
pub const FLASH_WRPR_WRP: u32 = FLASH_WRPR_WRP_Msk;
pub const OB_RDP_RDP_Pos: u32 = 0;
pub const OB_RDP_RDP_Msk: u32 = 0xFF << OB_RDP_RDP_Pos;
pub const OB_RDP_RDP: u32 = OB_RDP_RDP_Msk;
pub const OB_RDP_nRDP_Pos: u32 = 8;
pub const OB_RDP_nRDP_Msk: u32 = 0xFF << OB_RDP_nRDP_Pos;
pub const OB_RDP_nRDP: u32 = OB_RDP_nRDP_Msk;
pub const OB_USER_USER_Pos: u32 = 16;
pub const OB_USER_USER_Msk: u32 = 0xFF << OB_USER_USER_Pos;
pub const OB_USER_USER: u32 = OB_USER_USER_Msk;
pub const OB_USER_nUSER_Pos: u32 = 24;
pub const OB_USER_nUSER_Msk: u32 = 0xFF << OB_USER_nUSER_Pos;
pub const OB_USER_nUSER: u32 = OB_USER_nUSER_Msk;
pub const OB_WRP0_WRP0_Pos: u32 = 0;
pub const OB_WRP0_WRP0_Msk: u32 = 0xFF << OB_WRP0_WRP0_Pos;
pub const OB_WRP0_WRP0: u32 = OB_WRP0_WRP0_Msk;
pub const OB_WRP0_nWRP0_Pos: u32 = 8;
pub const OB_WRP0_nWRP0_Msk: u32 = 0xFF << OB_WRP0_nWRP0_Pos;
pub const OB_WRP0_nWRP0: u32 = OB_WRP0_nWRP0_Msk;
pub const OB_WRP1_WRP1_Pos: u32 = 16;
pub const OB_WRP1_WRP1_Msk: u32 = 0xFF << OB_WRP1_WRP1_Pos;
pub const OB_WRP1_WRP1: u32 = OB_WRP1_WRP1_Msk;
pub const OB_WRP1_nWRP1_Pos: u32 = 24;
pub const OB_WRP1_nWRP1_Msk: u32 = 0xFF << OB_WRP1_nWRP1_Pos;
pub const OB_WRP1_nWRP1: u32 = OB_WRP1_nWRP1_Msk;
pub const GPIO_MODER_MODER0_Pos: u32 = 0;
pub const GPIO_MODER_MODER0_Msk: u32 = 0x3 << GPIO_MODER_MODER0_Pos;
pub const GPIO_MODER_MODER0: u32 = GPIO_MODER_MODER0_Msk;
pub const GPIO_MODER_MODER0_0: u32 = 0x1 << GPIO_MODER_MODER0_Pos;
pub const GPIO_MODER_MODER0_1: u32 = 0x2 << GPIO_MODER_MODER0_Pos;
pub const GPIO_MODER_MODER1_Pos: u32 = 2;
pub const GPIO_MODER_MODER1_Msk: u32 = 0x3 << GPIO_MODER_MODER1_Pos;
pub const GPIO_MODER_MODER1: u32 = GPIO_MODER_MODER1_Msk;
pub const GPIO_MODER_MODER1_0: u32 = 0x1 << GPIO_MODER_MODER1_Pos;
pub const GPIO_MODER_MODER1_1: u32 = 0x2 << GPIO_MODER_MODER1_Pos;
pub const GPIO_MODER_MODER2_Pos: u32 = 4;
pub const GPIO_MODER_MODER2_Msk: u32 = 0x3 << GPIO_MODER_MODER2_Pos;
pub const GPIO_MODER_MODER2: u32 = GPIO_MODER_MODER2_Msk;
pub const GPIO_MODER_MODER2_0: u32 = 0x1 << GPIO_MODER_MODER2_Pos;
pub const GPIO_MODER_MODER2_1: u32 = 0x2 << GPIO_MODER_MODER2_Pos;
pub const GPIO_MODER_MODER3_Pos: u32 = 6;
pub const GPIO_MODER_MODER3_Msk: u32 = 0x3 << GPIO_MODER_MODER3_Pos;
pub const GPIO_MODER_MODER3: u32 = GPIO_MODER_MODER3_Msk;
pub const GPIO_MODER_MODER3_0: u32 = 0x1 << GPIO_MODER_MODER3_Pos;
pub const GPIO_MODER_MODER3_1: u32 = 0x2 << GPIO_MODER_MODER3_Pos;
pub const GPIO_MODER_MODER4_Pos: u32 = 8;
pub const GPIO_MODER_MODER4_Msk: u32 = 0x3 << GPIO_MODER_MODER4_Pos;
pub const GPIO_MODER_MODER4: u32 = GPIO_MODER_MODER4_Msk;
pub const GPIO_MODER_MODER4_0: u32 = 0x1 << GPIO_MODER_MODER4_Pos;
pub const GPIO_MODER_MODER4_1: u32 = 0x2 << GPIO_MODER_MODER4_Pos;
pub const GPIO_MODER_MODER5_Pos: u32 = 10;
pub const GPIO_MODER_MODER5_Msk: u32 = 0x3 << GPIO_MODER_MODER5_Pos;
pub const GPIO_MODER_MODER5: u32 = GPIO_MODER_MODER5_Msk;
pub const GPIO_MODER_MODER5_0: u32 = 0x1 << GPIO_MODER_MODER5_Pos;
pub const GPIO_MODER_MODER5_1: u32 = 0x2 << GPIO_MODER_MODER5_Pos;
pub const GPIO_MODER_MODER6_Pos: u32 = 12;
pub const GPIO_MODER_MODER6_Msk: u32 = 0x3 << GPIO_MODER_MODER6_Pos;
pub const GPIO_MODER_MODER6: u32 = GPIO_MODER_MODER6_Msk;
pub const GPIO_MODER_MODER6_0: u32 = 0x1 << GPIO_MODER_MODER6_Pos;
pub const GPIO_MODER_MODER6_1: u32 = 0x2 << GPIO_MODER_MODER6_Pos;
pub const GPIO_MODER_MODER7_Pos: u32 = 14;
pub const GPIO_MODER_MODER7_Msk: u32 = 0x3 << GPIO_MODER_MODER7_Pos;
pub const GPIO_MODER_MODER7: u32 = GPIO_MODER_MODER7_Msk;
pub const GPIO_MODER_MODER7_0: u32 = 0x1 << GPIO_MODER_MODER7_Pos;
pub const GPIO_MODER_MODER7_1: u32 = 0x2 << GPIO_MODER_MODER7_Pos;
pub const GPIO_MODER_MODER8_Pos: u32 = 16;
pub const GPIO_MODER_MODER8_Msk: u32 = 0x3 << GPIO_MODER_MODER8_Pos;
pub const GPIO_MODER_MODER8: u32 = GPIO_MODER_MODER8_Msk;
pub const GPIO_MODER_MODER8_0: u32 = 0x1 << GPIO_MODER_MODER8_Pos;
pub const GPIO_MODER_MODER8_1: u32 = 0x2 << GPIO_MODER_MODER8_Pos;
pub const GPIO_MODER_MODER9_Pos: u32 = 18;
pub const GPIO_MODER_MODER9_Msk: u32 = 0x3 << GPIO_MODER_MODER9_Pos;
pub const GPIO_MODER_MODER9: u32 = GPIO_MODER_MODER9_Msk;
pub const GPIO_MODER_MODER9_0: u32 = 0x1 << GPIO_MODER_MODER9_Pos;
pub const GPIO_MODER_MODER9_1: u32 = 0x2 << GPIO_MODER_MODER9_Pos;
pub const GPIO_MODER_MODER10_Pos: u32 = 20;
pub const GPIO_MODER_MODER10_Msk: u32 = 0x3 << GPIO_MODER_MODER10_Pos;
pub const GPIO_MODER_MODER10: u32 = GPIO_MODER_MODER10_Msk;
pub const GPIO_MODER_MODER10_0: u32 = 0x1 << GPIO_MODER_MODER10_Pos;
pub const GPIO_MODER_MODER10_1: u32 = 0x2 << GPIO_MODER_MODER10_Pos;
pub const GPIO_MODER_MODER11_Pos: u32 = 22;
pub const GPIO_MODER_MODER11_Msk: u32 = 0x3 << GPIO_MODER_MODER11_Pos;
pub const GPIO_MODER_MODER11: u32 = GPIO_MODER_MODER11_Msk;
pub const GPIO_MODER_MODER11_0: u32 = 0x1 << GPIO_MODER_MODER11_Pos;
pub const GPIO_MODER_MODER11_1: u32 = 0x2 << GPIO_MODER_MODER11_Pos;
pub const GPIO_MODER_MODER12_Pos: u32 = 24;
pub const GPIO_MODER_MODER12_Msk: u32 = 0x3 << GPIO_MODER_MODER12_Pos;
pub const GPIO_MODER_MODER12: u32 = GPIO_MODER_MODER12_Msk;
pub const GPIO_MODER_MODER12_0: u32 = 0x1 << GPIO_MODER_MODER12_Pos;
pub const GPIO_MODER_MODER12_1: u32 = 0x2 << GPIO_MODER_MODER12_Pos;
pub const GPIO_MODER_MODER13_Pos: u32 = 26;
pub const GPIO_MODER_MODER13_Msk: u32 = 0x3 << GPIO_MODER_MODER13_Pos;
pub const GPIO_MODER_MODER13: u32 = GPIO_MODER_MODER13_Msk;
pub const GPIO_MODER_MODER13_0: u32 = 0x1 << GPIO_MODER_MODER13_Pos;
pub const GPIO_MODER_MODER13_1: u32 = 0x2 << GPIO_MODER_MODER13_Pos;
pub const GPIO_MODER_MODER14_Pos: u32 = 28;
pub const GPIO_MODER_MODER14_Msk: u32 = 0x3 << GPIO_MODER_MODER14_Pos;
pub const GPIO_MODER_MODER14: u32 = GPIO_MODER_MODER14_Msk;
pub const GPIO_MODER_MODER14_0: u32 = 0x1 << GPIO_MODER_MODER14_Pos;
pub const GPIO_MODER_MODER14_1: u32 = 0x2 << GPIO_MODER_MODER14_Pos;
pub const GPIO_MODER_MODER15_Pos: u32 = 30;
pub const GPIO_MODER_MODER15_Msk: u32 = 0x3 << GPIO_MODER_MODER15_Pos;
pub const GPIO_MODER_MODER15: u32 = GPIO_MODER_MODER15_Msk;
pub const GPIO_MODER_MODER15_0: u32 = 0x1 << GPIO_MODER_MODER15_Pos;
pub const GPIO_MODER_MODER15_1: u32 = 0x2 << GPIO_MODER_MODER15_Pos;
pub const GPIO_OTYPER_OT_0: u32 = 0x00000001;
pub const GPIO_OTYPER_OT_1: u32 = 0x00000002;
pub const GPIO_OTYPER_OT_2: u32 = 0x00000004;
pub const GPIO_OTYPER_OT_3: u32 = 0x00000008;
pub const GPIO_OTYPER_OT_4: u32 = 0x00000010;
pub const GPIO_OTYPER_OT_5: u32 = 0x00000020;
pub const GPIO_OTYPER_OT_6: u32 = 0x00000040;
pub const GPIO_OTYPER_OT_7: u32 = 0x00000080;
pub const GPIO_OTYPER_OT_8: u32 = 0x00000100;
pub const GPIO_OTYPER_OT_9: u32 = 0x00000200;
pub const GPIO_OTYPER_OT_10: u32 = 0x00000400;
pub const GPIO_OTYPER_OT_11: u32 = 0x00000800;
pub const GPIO_OTYPER_OT_12: u32 = 0x00001000;
pub const GPIO_OTYPER_OT_13: u32 = 0x00002000;
pub const GPIO_OTYPER_OT_14: u32 = 0x00004000;
pub const GPIO_OTYPER_OT_15: u32 = 0x00008000;
pub const GPIO_OSPEEDER_OSPEEDR0_Pos: u32 = 0;
pub const GPIO_OSPEEDER_OSPEEDR0_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR0_Pos;
pub const GPIO_OSPEEDER_OSPEEDR0: u32 = GPIO_OSPEEDER_OSPEEDR0_Msk;
pub const GPIO_OSPEEDER_OSPEEDR0_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR0_Pos;
pub const GPIO_OSPEEDER_OSPEEDR0_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR0_Pos;
pub const GPIO_OSPEEDER_OSPEEDR1_Pos: u32 = 2;
pub const GPIO_OSPEEDER_OSPEEDR1_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR1_Pos;
pub const GPIO_OSPEEDER_OSPEEDR1: u32 = GPIO_OSPEEDER_OSPEEDR1_Msk;
pub const GPIO_OSPEEDER_OSPEEDR1_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR1_Pos;
pub const GPIO_OSPEEDER_OSPEEDR1_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR1_Pos;
pub const GPIO_OSPEEDER_OSPEEDR2_Pos: u32 = 4;
pub const GPIO_OSPEEDER_OSPEEDR2_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR2_Pos;
pub const GPIO_OSPEEDER_OSPEEDR2: u32 = GPIO_OSPEEDER_OSPEEDR2_Msk;
pub const GPIO_OSPEEDER_OSPEEDR2_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR2_Pos;
pub const GPIO_OSPEEDER_OSPEEDR2_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR2_Pos;
pub const GPIO_OSPEEDER_OSPEEDR3_Pos: u32 = 6;
pub const GPIO_OSPEEDER_OSPEEDR3_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR3_Pos;
pub const GPIO_OSPEEDER_OSPEEDR3: u32 = GPIO_OSPEEDER_OSPEEDR3_Msk;
pub const GPIO_OSPEEDER_OSPEEDR3_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR3_Pos;
pub const GPIO_OSPEEDER_OSPEEDR3_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR3_Pos;
pub const GPIO_OSPEEDER_OSPEEDR4_Pos: u32 = 8;
pub const GPIO_OSPEEDER_OSPEEDR4_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR4_Pos;
pub const GPIO_OSPEEDER_OSPEEDR4: u32 = GPIO_OSPEEDER_OSPEEDR4_Msk;
pub const GPIO_OSPEEDER_OSPEEDR4_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR4_Pos;
pub const GPIO_OSPEEDER_OSPEEDR4_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR4_Pos;
pub const GPIO_OSPEEDER_OSPEEDR5_Pos: u32 = 10;
pub const GPIO_OSPEEDER_OSPEEDR5_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR5_Pos;
pub const GPIO_OSPEEDER_OSPEEDR5: u32 = GPIO_OSPEEDER_OSPEEDR5_Msk;
pub const GPIO_OSPEEDER_OSPEEDR5_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR5_Pos;
pub const GPIO_OSPEEDER_OSPEEDR5_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR5_Pos;
pub const GPIO_OSPEEDER_OSPEEDR6_Pos: u32 = 12;
pub const GPIO_OSPEEDER_OSPEEDR6_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR6_Pos;
pub const GPIO_OSPEEDER_OSPEEDR6: u32 = GPIO_OSPEEDER_OSPEEDR6_Msk;
pub const GPIO_OSPEEDER_OSPEEDR6_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR6_Pos;
pub const GPIO_OSPEEDER_OSPEEDR6_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR6_Pos;
pub const GPIO_OSPEEDER_OSPEEDR7_Pos: u32 = 14;
pub const GPIO_OSPEEDER_OSPEEDR7_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR7_Pos;
pub const GPIO_OSPEEDER_OSPEEDR7: u32 = GPIO_OSPEEDER_OSPEEDR7_Msk;
pub const GPIO_OSPEEDER_OSPEEDR7_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR7_Pos;
pub const GPIO_OSPEEDER_OSPEEDR7_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR7_Pos;
pub const GPIO_OSPEEDER_OSPEEDR8_Pos: u32 = 16;
pub const GPIO_OSPEEDER_OSPEEDR8_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR8_Pos;
pub const GPIO_OSPEEDER_OSPEEDR8: u32 = GPIO_OSPEEDER_OSPEEDR8_Msk;
pub const GPIO_OSPEEDER_OSPEEDR8_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR8_Pos;
pub const GPIO_OSPEEDER_OSPEEDR8_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR8_Pos;
pub const GPIO_OSPEEDER_OSPEEDR9_Pos: u32 = 18;
pub const GPIO_OSPEEDER_OSPEEDR9_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR9_Pos;
pub const GPIO_OSPEEDER_OSPEEDR9: u32 = GPIO_OSPEEDER_OSPEEDR9_Msk;
pub const GPIO_OSPEEDER_OSPEEDR9_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR9_Pos;
pub const GPIO_OSPEEDER_OSPEEDR9_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR9_Pos;
pub const GPIO_OSPEEDER_OSPEEDR10_Pos: u32 = 20;
pub const GPIO_OSPEEDER_OSPEEDR10_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR10_Pos;
pub const GPIO_OSPEEDER_OSPEEDR10: u32 = GPIO_OSPEEDER_OSPEEDR10_Msk;
pub const GPIO_OSPEEDER_OSPEEDR10_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR10_Pos;
pub const GPIO_OSPEEDER_OSPEEDR10_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR10_Pos;
pub const GPIO_OSPEEDER_OSPEEDR11_Pos: u32 = 22;
pub const GPIO_OSPEEDER_OSPEEDR11_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR11_Pos;
pub const GPIO_OSPEEDER_OSPEEDR11: u32 = GPIO_OSPEEDER_OSPEEDR11_Msk;
pub const GPIO_OSPEEDER_OSPEEDR11_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR11_Pos;
pub const GPIO_OSPEEDER_OSPEEDR11_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR11_Pos;
pub const GPIO_OSPEEDER_OSPEEDR12_Pos: u32 = 24;
pub const GPIO_OSPEEDER_OSPEEDR12_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR12_Pos;
pub const GPIO_OSPEEDER_OSPEEDR12: u32 = GPIO_OSPEEDER_OSPEEDR12_Msk;
pub const GPIO_OSPEEDER_OSPEEDR12_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR12_Pos;
pub const GPIO_OSPEEDER_OSPEEDR12_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR12_Pos;
pub const GPIO_OSPEEDER_OSPEEDR13_Pos: u32 = 26;
pub const GPIO_OSPEEDER_OSPEEDR13_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR13_Pos;
pub const GPIO_OSPEEDER_OSPEEDR13: u32 = GPIO_OSPEEDER_OSPEEDR13_Msk;
pub const GPIO_OSPEEDER_OSPEEDR13_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR13_Pos;
pub const GPIO_OSPEEDER_OSPEEDR13_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR13_Pos;
pub const GPIO_OSPEEDER_OSPEEDR14_Pos: u32 = 28;
pub const GPIO_OSPEEDER_OSPEEDR14_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR14_Pos;
pub const GPIO_OSPEEDER_OSPEEDR14: u32 = GPIO_OSPEEDER_OSPEEDR14_Msk;
pub const GPIO_OSPEEDER_OSPEEDR14_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR14_Pos;
pub const GPIO_OSPEEDER_OSPEEDR14_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR14_Pos;
pub const GPIO_OSPEEDER_OSPEEDR15_Pos: u32 = 30;
pub const GPIO_OSPEEDER_OSPEEDR15_Msk: u32 = 0x3 << GPIO_OSPEEDER_OSPEEDR15_Pos;
pub const GPIO_OSPEEDER_OSPEEDR15: u32 = GPIO_OSPEEDER_OSPEEDR15_Msk;
pub const GPIO_OSPEEDER_OSPEEDR15_0: u32 = 0x1 << GPIO_OSPEEDER_OSPEEDR15_Pos;
pub const GPIO_OSPEEDER_OSPEEDR15_1: u32 = 0x2 << GPIO_OSPEEDER_OSPEEDR15_Pos;
pub const GPIO_PUPDR_PUPDR0_Pos: u32 = 0;
pub const GPIO_PUPDR_PUPDR0_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR0_Pos;
pub const GPIO_PUPDR_PUPDR0: u32 = GPIO_PUPDR_PUPDR0_Msk;
pub const GPIO_PUPDR_PUPDR0_0: u32 = 0x1 << GPIO_PUPDR_PUPDR0_Pos;
pub const GPIO_PUPDR_PUPDR0_1: u32 = 0x2 << GPIO_PUPDR_PUPDR0_Pos;
pub const GPIO_PUPDR_PUPDR1_Pos: u32 = 2;
pub const GPIO_PUPDR_PUPDR1_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR1_Pos;
pub const GPIO_PUPDR_PUPDR1: u32 = GPIO_PUPDR_PUPDR1_Msk;
pub const GPIO_PUPDR_PUPDR1_0: u32 = 0x1 << GPIO_PUPDR_PUPDR1_Pos;
pub const GPIO_PUPDR_PUPDR1_1: u32 = 0x2 << GPIO_PUPDR_PUPDR1_Pos;
pub const GPIO_PUPDR_PUPDR2_Pos: u32 = 4;
pub const GPIO_PUPDR_PUPDR2_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR2_Pos;
pub const GPIO_PUPDR_PUPDR2: u32 = GPIO_PUPDR_PUPDR2_Msk;
pub const GPIO_PUPDR_PUPDR2_0: u32 = 0x1 << GPIO_PUPDR_PUPDR2_Pos;
pub const GPIO_PUPDR_PUPDR2_1: u32 = 0x2 << GPIO_PUPDR_PUPDR2_Pos;
pub const GPIO_PUPDR_PUPDR3_Pos: u32 = 6;
pub const GPIO_PUPDR_PUPDR3_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR3_Pos;
pub const GPIO_PUPDR_PUPDR3: u32 = GPIO_PUPDR_PUPDR3_Msk;
pub const GPIO_PUPDR_PUPDR3_0: u32 = 0x1 << GPIO_PUPDR_PUPDR3_Pos;
pub const GPIO_PUPDR_PUPDR3_1: u32 = 0x2 << GPIO_PUPDR_PUPDR3_Pos;
pub const GPIO_PUPDR_PUPDR4_Pos: u32 = 8;
pub const GPIO_PUPDR_PUPDR4_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR4_Pos;
pub const GPIO_PUPDR_PUPDR4: u32 = GPIO_PUPDR_PUPDR4_Msk;
pub const GPIO_PUPDR_PUPDR4_0: u32 = 0x1 << GPIO_PUPDR_PUPDR4_Pos;
pub const GPIO_PUPDR_PUPDR4_1: u32 = 0x2 << GPIO_PUPDR_PUPDR4_Pos;
pub const GPIO_PUPDR_PUPDR5_Pos: u32 = 10;
pub const GPIO_PUPDR_PUPDR5_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR5_Pos;
pub const GPIO_PUPDR_PUPDR5: u32 = GPIO_PUPDR_PUPDR5_Msk;
pub const GPIO_PUPDR_PUPDR5_0: u32 = 0x1 << GPIO_PUPDR_PUPDR5_Pos;
pub const GPIO_PUPDR_PUPDR5_1: u32 = 0x2 << GPIO_PUPDR_PUPDR5_Pos;
pub const GPIO_PUPDR_PUPDR6_Pos: u32 = 12;
pub const GPIO_PUPDR_PUPDR6_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR6_Pos;
pub const GPIO_PUPDR_PUPDR6: u32 = GPIO_PUPDR_PUPDR6_Msk;
pub const GPIO_PUPDR_PUPDR6_0: u32 = 0x1 << GPIO_PUPDR_PUPDR6_Pos;
pub const GPIO_PUPDR_PUPDR6_1: u32 = 0x2 << GPIO_PUPDR_PUPDR6_Pos;
pub const GPIO_PUPDR_PUPDR7_Pos: u32 = 14;
pub const GPIO_PUPDR_PUPDR7_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR7_Pos;
pub const GPIO_PUPDR_PUPDR7: u32 = GPIO_PUPDR_PUPDR7_Msk;
pub const GPIO_PUPDR_PUPDR7_0: u32 = 0x1 << GPIO_PUPDR_PUPDR7_Pos;
pub const GPIO_PUPDR_PUPDR7_1: u32 = 0x2 << GPIO_PUPDR_PUPDR7_Pos;
pub const GPIO_PUPDR_PUPDR8_Pos: u32 = 16;
pub const GPIO_PUPDR_PUPDR8_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR8_Pos;
pub const GPIO_PUPDR_PUPDR8: u32 = GPIO_PUPDR_PUPDR8_Msk;
pub const GPIO_PUPDR_PUPDR8_0: u32 = 0x1 << GPIO_PUPDR_PUPDR8_Pos;
pub const GPIO_PUPDR_PUPDR8_1: u32 = 0x2 << GPIO_PUPDR_PUPDR8_Pos;
pub const GPIO_PUPDR_PUPDR9_Pos: u32 = 18;
pub const GPIO_PUPDR_PUPDR9_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR9_Pos;
pub const GPIO_PUPDR_PUPDR9: u32 = GPIO_PUPDR_PUPDR9_Msk;
pub const GPIO_PUPDR_PUPDR9_0: u32 = 0x1 << GPIO_PUPDR_PUPDR9_Pos;
pub const GPIO_PUPDR_PUPDR9_1: u32 = 0x2 << GPIO_PUPDR_PUPDR9_Pos;
pub const GPIO_PUPDR_PUPDR10_Pos: u32 = 20;
pub const GPIO_PUPDR_PUPDR10_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR10_Pos;
pub const GPIO_PUPDR_PUPDR10: u32 = GPIO_PUPDR_PUPDR10_Msk;
pub const GPIO_PUPDR_PUPDR10_0: u32 = 0x1 << GPIO_PUPDR_PUPDR10_Pos;
pub const GPIO_PUPDR_PUPDR10_1: u32 = 0x2 << GPIO_PUPDR_PUPDR10_Pos;
pub const GPIO_PUPDR_PUPDR11_Pos: u32 = 22;
pub const GPIO_PUPDR_PUPDR11_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR11_Pos;
pub const GPIO_PUPDR_PUPDR11: u32 = GPIO_PUPDR_PUPDR11_Msk;
pub const GPIO_PUPDR_PUPDR11_0: u32 = 0x1 << GPIO_PUPDR_PUPDR11_Pos;
pub const GPIO_PUPDR_PUPDR11_1: u32 = 0x2 << GPIO_PUPDR_PUPDR11_Pos;
pub const GPIO_PUPDR_PUPDR12_Pos: u32 = 24;
pub const GPIO_PUPDR_PUPDR12_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR12_Pos;
pub const GPIO_PUPDR_PUPDR12: u32 = GPIO_PUPDR_PUPDR12_Msk;
pub const GPIO_PUPDR_PUPDR12_0: u32 = 0x1 << GPIO_PUPDR_PUPDR12_Pos;
pub const GPIO_PUPDR_PUPDR12_1: u32 = 0x2 << GPIO_PUPDR_PUPDR12_Pos;
pub const GPIO_PUPDR_PUPDR13_Pos: u32 = 26;
pub const GPIO_PUPDR_PUPDR13_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR13_Pos;
pub const GPIO_PUPDR_PUPDR13: u32 = GPIO_PUPDR_PUPDR13_Msk;
pub const GPIO_PUPDR_PUPDR13_0: u32 = 0x1 << GPIO_PUPDR_PUPDR13_Pos;
pub const GPIO_PUPDR_PUPDR13_1: u32 = 0x2 << GPIO_PUPDR_PUPDR13_Pos;
pub const GPIO_PUPDR_PUPDR14_Pos: u32 = 28;
pub const GPIO_PUPDR_PUPDR14_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR14_Pos;
pub const GPIO_PUPDR_PUPDR14: u32 = GPIO_PUPDR_PUPDR14_Msk;
pub const GPIO_PUPDR_PUPDR14_0: u32 = 0x1 << GPIO_PUPDR_PUPDR14_Pos;
pub const GPIO_PUPDR_PUPDR14_1: u32 = 0x2 << GPIO_PUPDR_PUPDR14_Pos;
pub const GPIO_PUPDR_PUPDR15_Pos: u32 = 30;
pub const GPIO_PUPDR_PUPDR15_Msk: u32 = 0x3 << GPIO_PUPDR_PUPDR15_Pos;
pub const GPIO_PUPDR_PUPDR15: u32 = GPIO_PUPDR_PUPDR15_Msk;
pub const GPIO_PUPDR_PUPDR15_0: u32 = 0x1 << GPIO_PUPDR_PUPDR15_Pos;
pub const GPIO_PUPDR_PUPDR15_1: u32 = 0x2 << GPIO_PUPDR_PUPDR15_Pos;
pub const GPIO_IDR_0: u32 = 0x00000001;
pub const GPIO_IDR_1: u32 = 0x00000002;
pub const GPIO_IDR_2: u32 = 0x00000004;
pub const GPIO_IDR_3: u32 = 0x00000008;
pub const GPIO_IDR_4: u32 = 0x00000010;
pub const GPIO_IDR_5: u32 = 0x00000020;
pub const GPIO_IDR_6: u32 = 0x00000040;
pub const GPIO_IDR_7: u32 = 0x00000080;
pub const GPIO_IDR_8: u32 = 0x00000100;
pub const GPIO_IDR_9: u32 = 0x00000200;
pub const GPIO_IDR_10: u32 = 0x00000400;
pub const GPIO_IDR_11: u32 = 0x00000800;
pub const GPIO_IDR_12: u32 = 0x00001000;
pub const GPIO_IDR_13: u32 = 0x00002000;
pub const GPIO_IDR_14: u32 = 0x00004000;
pub const GPIO_IDR_15: u32 = 0x00008000;
pub const GPIO_ODR_0: u32 = 0x00000001;
pub const GPIO_ODR_1: u32 = 0x00000002;
pub const GPIO_ODR_2: u32 = 0x00000004;
pub const GPIO_ODR_3: u32 = 0x00000008;
pub const GPIO_ODR_4: u32 = 0x00000010;
pub const GPIO_ODR_5: u32 = 0x00000020;
pub const GPIO_ODR_6: u32 = 0x00000040;
pub const GPIO_ODR_7: u32 = 0x00000080;
pub const GPIO_ODR_8: u32 = 0x00000100;
pub const GPIO_ODR_9: u32 = 0x00000200;
pub const GPIO_ODR_10: u32 = 0x00000400;
pub const GPIO_ODR_11: u32 = 0x00000800;
pub const GPIO_ODR_12: u32 = 0x00001000;
pub const GPIO_ODR_13: u32 = 0x00002000;
pub const GPIO_ODR_14: u32 = 0x00004000;
pub const GPIO_ODR_15: u32 = 0x00008000;
pub const GPIO_BSRR_BS_0: u32 = 0x00000001;
pub const GPIO_BSRR_BS_1: u32 = 0x00000002;
pub const GPIO_BSRR_BS_2: u32 = 0x00000004;
pub const GPIO_BSRR_BS_3: u32 = 0x00000008;
pub const GPIO_BSRR_BS_4: u32 = 0x00000010;
pub const GPIO_BSRR_BS_5: u32 = 0x00000020;
pub const GPIO_BSRR_BS_6: u32 = 0x00000040;
pub const GPIO_BSRR_BS_7: u32 = 0x00000080;
pub const GPIO_BSRR_BS_8: u32 = 0x00000100;
pub const GPIO_BSRR_BS_9: u32 = 0x00000200;
pub const GPIO_BSRR_BS_10: u32 = 0x00000400;
pub const GPIO_BSRR_BS_11: u32 = 0x00000800;
pub const GPIO_BSRR_BS_12: u32 = 0x00001000;
pub const GPIO_BSRR_BS_13: u32 = 0x00002000;
pub const GPIO_BSRR_BS_14: u32 = 0x00004000;
pub const GPIO_BSRR_BS_15: u32 = 0x00008000;
pub const GPIO_BSRR_BR_0: u32 = 0x00010000;
pub const GPIO_BSRR_BR_1: u32 = 0x00020000;
pub const GPIO_BSRR_BR_2: u32 = 0x00040000;
pub const GPIO_BSRR_BR_3: u32 = 0x00080000;
pub const GPIO_BSRR_BR_4: u32 = 0x00100000;
pub const GPIO_BSRR_BR_5: u32 = 0x00200000;
pub const GPIO_BSRR_BR_6: u32 = 0x00400000;
pub const GPIO_BSRR_BR_7: u32 = 0x00800000;
pub const GPIO_BSRR_BR_8: u32 = 0x01000000;
pub const GPIO_BSRR_BR_9: u32 = 0x02000000;
pub const GPIO_BSRR_BR_10: u32 = 0x04000000;
pub const GPIO_BSRR_BR_11: u32 = 0x08000000;
pub const GPIO_BSRR_BR_12: u32 = 0x10000000;
pub const GPIO_BSRR_BR_13: u32 = 0x20000000;
pub const GPIO_BSRR_BR_14: u32 = 0x40000000;
pub const GPIO_BSRR_BR_15: u32 = 0x80000000;
pub const GPIO_LCKR_LCK0_Pos: u32 = 0;
pub const GPIO_LCKR_LCK0_Msk: u32 = 0x1 << GPIO_LCKR_LCK0_Pos;
pub const GPIO_LCKR_LCK0: u32 = GPIO_LCKR_LCK0_Msk;
pub const GPIO_LCKR_LCK1_Pos: u32 = 1;
pub const GPIO_LCKR_LCK1_Msk: u32 = 0x1 << GPIO_LCKR_LCK1_Pos;
pub const GPIO_LCKR_LCK1: u32 = GPIO_LCKR_LCK1_Msk;
pub const GPIO_LCKR_LCK2_Pos: u32 = 2;
pub const GPIO_LCKR_LCK2_Msk: u32 = 0x1 << GPIO_LCKR_LCK2_Pos;
pub const GPIO_LCKR_LCK2: u32 = GPIO_LCKR_LCK2_Msk;
pub const GPIO_LCKR_LCK3_Pos: u32 = 3;
pub const GPIO_LCKR_LCK3_Msk: u32 = 0x1 << GPIO_LCKR_LCK3_Pos;
pub const GPIO_LCKR_LCK3: u32 = GPIO_LCKR_LCK3_Msk;
pub const GPIO_LCKR_LCK4_Pos: u32 = 4;
pub const GPIO_LCKR_LCK4_Msk: u32 = 0x1 << GPIO_LCKR_LCK4_Pos;
pub const GPIO_LCKR_LCK4: u32 = GPIO_LCKR_LCK4_Msk;
pub const GPIO_LCKR_LCK5_Pos: u32 = 5;
pub const GPIO_LCKR_LCK5_Msk: u32 = 0x1 << GPIO_LCKR_LCK5_Pos;
pub const GPIO_LCKR_LCK5: u32 = GPIO_LCKR_LCK5_Msk;
pub const GPIO_LCKR_LCK6_Pos: u32 = 6;
pub const GPIO_LCKR_LCK6_Msk: u32 = 0x1 << GPIO_LCKR_LCK6_Pos;
pub const GPIO_LCKR_LCK6: u32 = GPIO_LCKR_LCK6_Msk;
pub const GPIO_LCKR_LCK7_Pos: u32 = 7;
pub const GPIO_LCKR_LCK7_Msk: u32 = 0x1 << GPIO_LCKR_LCK7_Pos;
pub const GPIO_LCKR_LCK7: u32 = GPIO_LCKR_LCK7_Msk;
pub const GPIO_LCKR_LCK8_Pos: u32 = 8;
pub const GPIO_LCKR_LCK8_Msk: u32 = 0x1 << GPIO_LCKR_LCK8_Pos;
pub const GPIO_LCKR_LCK8: u32 = GPIO_LCKR_LCK8_Msk;
pub const GPIO_LCKR_LCK9_Pos: u32 = 9;
pub const GPIO_LCKR_LCK9_Msk: u32 = 0x1 << GPIO_LCKR_LCK9_Pos;
pub const GPIO_LCKR_LCK9: u32 = GPIO_LCKR_LCK9_Msk;
pub const GPIO_LCKR_LCK10_Pos: u32 = 10;
pub const GPIO_LCKR_LCK10_Msk: u32 = 0x1 << GPIO_LCKR_LCK10_Pos;
pub const GPIO_LCKR_LCK10: u32 = GPIO_LCKR_LCK10_Msk;
pub const GPIO_LCKR_LCK11_Pos: u32 = 11;
pub const GPIO_LCKR_LCK11_Msk: u32 = 0x1 << GPIO_LCKR_LCK11_Pos;
pub const GPIO_LCKR_LCK11: u32 = GPIO_LCKR_LCK11_Msk;
pub const GPIO_LCKR_LCK12_Pos: u32 = 12;
pub const GPIO_LCKR_LCK12_Msk: u32 = 0x1 << GPIO_LCKR_LCK12_Pos;
pub const GPIO_LCKR_LCK12: u32 = GPIO_LCKR_LCK12_Msk;
pub const GPIO_LCKR_LCK13_Pos: u32 = 13;
pub const GPIO_LCKR_LCK13_Msk: u32 = 0x1 << GPIO_LCKR_LCK13_Pos;
pub const GPIO_LCKR_LCK13: u32 = GPIO_LCKR_LCK13_Msk;
pub const GPIO_LCKR_LCK14_Pos: u32 = 14;
pub const GPIO_LCKR_LCK14_Msk: u32 = 0x1 << GPIO_LCKR_LCK14_Pos;
pub const GPIO_LCKR_LCK14: u32 = GPIO_LCKR_LCK14_Msk;
pub const GPIO_LCKR_LCK15_Pos: u32 = 15;
pub const GPIO_LCKR_LCK15_Msk: u32 = 0x1 << GPIO_LCKR_LCK15_Pos;
pub const GPIO_LCKR_LCK15: u32 = GPIO_LCKR_LCK15_Msk;
pub const GPIO_LCKR_LCKK_Pos: u32 = 16;
pub const GPIO_LCKR_LCKK_Msk: u32 = 0x1 << GPIO_LCKR_LCKK_Pos;
pub const GPIO_LCKR_LCKK: u32 = GPIO_LCKR_LCKK_Msk;
pub const GPIO_AFRL_AFRL0_Pos: u32 = 0;
pub const GPIO_AFRL_AFRL0_Msk: u32 = 0xF << GPIO_AFRL_AFRL0_Pos;
pub const GPIO_AFRL_AFRL0: u32 = GPIO_AFRL_AFRL0_Msk;
pub const GPIO_AFRL_AFRL1_Pos: u32 = 4;
pub const GPIO_AFRL_AFRL1_Msk: u32 = 0xF << GPIO_AFRL_AFRL1_Pos;
pub const GPIO_AFRL_AFRL1: u32 = GPIO_AFRL_AFRL1_Msk;
pub const GPIO_AFRL_AFRL2_Pos: u32 = 8;
pub const GPIO_AFRL_AFRL2_Msk: u32 = 0xF << GPIO_AFRL_AFRL2_Pos;
pub const GPIO_AFRL_AFRL2: u32 = GPIO_AFRL_AFRL2_Msk;
pub const GPIO_AFRL_AFRL3_Pos: u32 = 12;
pub const GPIO_AFRL_AFRL3_Msk: u32 = 0xF << GPIO_AFRL_AFRL3_Pos;
pub const GPIO_AFRL_AFRL3: u32 = GPIO_AFRL_AFRL3_Msk;
pub const GPIO_AFRL_AFRL4_Pos: u32 = 16;
pub const GPIO_AFRL_AFRL4_Msk: u32 = 0xF << GPIO_AFRL_AFRL4_Pos;
pub const GPIO_AFRL_AFRL4: u32 = GPIO_AFRL_AFRL4_Msk;
pub const GPIO_AFRL_AFRL5_Pos: u32 = 20;
pub const GPIO_AFRL_AFRL5_Msk: u32 = 0xF << GPIO_AFRL_AFRL5_Pos;
pub const GPIO_AFRL_AFRL5: u32 = GPIO_AFRL_AFRL5_Msk;
pub const GPIO_AFRL_AFRL6_Pos: u32 = 24;
pub const GPIO_AFRL_AFRL6_Msk: u32 = 0xF << GPIO_AFRL_AFRL6_Pos;
pub const GPIO_AFRL_AFRL6: u32 = GPIO_AFRL_AFRL6_Msk;
pub const GPIO_AFRL_AFRL7_Pos: u32 = 28;
pub const GPIO_AFRL_AFRL7_Msk: u32 = 0xF << GPIO_AFRL_AFRL7_Pos;
pub const GPIO_AFRL_AFRL7: u32 = GPIO_AFRL_AFRL7_Msk;
pub const GPIO_AFRH_AFRH0_Pos: u32 = 0;
pub const GPIO_AFRH_AFRH0_Msk: u32 = 0xF << GPIO_AFRH_AFRH0_Pos;
pub const GPIO_AFRH_AFRH0: u32 = GPIO_AFRH_AFRH0_Msk;
pub const GPIO_AFRH_AFRH1_Pos: u32 = 4;
pub const GPIO_AFRH_AFRH1_Msk: u32 = 0xF << GPIO_AFRH_AFRH1_Pos;
pub const GPIO_AFRH_AFRH1: u32 = GPIO_AFRH_AFRH1_Msk;
pub const GPIO_AFRH_AFRH2_Pos: u32 = 8;
pub const GPIO_AFRH_AFRH2_Msk: u32 = 0xF << GPIO_AFRH_AFRH2_Pos;
pub const GPIO_AFRH_AFRH2: u32 = GPIO_AFRH_AFRH2_Msk;
pub const GPIO_AFRH_AFRH3_Pos: u32 = 12;
pub const GPIO_AFRH_AFRH3_Msk: u32 = 0xF << GPIO_AFRH_AFRH3_Pos;
pub const GPIO_AFRH_AFRH3: u32 = GPIO_AFRH_AFRH3_Msk;
pub const GPIO_AFRH_AFRH4_Pos: u32 = 16;
pub const GPIO_AFRH_AFRH4_Msk: u32 = 0xF << GPIO_AFRH_AFRH4_Pos;
pub const GPIO_AFRH_AFRH4: u32 = GPIO_AFRH_AFRH4_Msk;
pub const GPIO_AFRH_AFRH5_Pos: u32 = 20;
pub const GPIO_AFRH_AFRH5_Msk: u32 = 0xF << GPIO_AFRH_AFRH5_Pos;
pub const GPIO_AFRH_AFRH5: u32 = GPIO_AFRH_AFRH5_Msk;
pub const GPIO_AFRH_AFRH6_Pos: u32 = 24;
pub const GPIO_AFRH_AFRH6_Msk: u32 = 0xF << GPIO_AFRH_AFRH6_Pos;
pub const GPIO_AFRH_AFRH6: u32 = GPIO_AFRH_AFRH6_Msk;
pub const GPIO_AFRH_AFRH7_Pos: u32 = 28;
pub const GPIO_AFRH_AFRH7_Msk: u32 = 0xF << GPIO_AFRH_AFRH7_Pos;
pub const GPIO_AFRH_AFRH7: u32 = GPIO_AFRH_AFRH7_Msk;
pub const GPIO_BRR_BR_0: u32 = 0x00000001;
pub const GPIO_BRR_BR_1: u32 = 0x00000002;
pub const GPIO_BRR_BR_2: u32 = 0x00000004;
pub const GPIO_BRR_BR_3: u32 = 0x00000008;
pub const GPIO_BRR_BR_4: u32 = 0x00000010;
pub const GPIO_BRR_BR_5: u32 = 0x00000020;
pub const GPIO_BRR_BR_6: u32 = 0x00000040;
pub const GPIO_BRR_BR_7: u32 = 0x00000080;
pub const GPIO_BRR_BR_8: u32 = 0x00000100;
pub const GPIO_BRR_BR_9: u32 = 0x00000200;
pub const GPIO_BRR_BR_10: u32 = 0x00000400;
pub const GPIO_BRR_BR_11: u32 = 0x00000800;
pub const GPIO_BRR_BR_12: u32 = 0x00001000;
pub const GPIO_BRR_BR_13: u32 = 0x00002000;
pub const GPIO_BRR_BR_14: u32 = 0x00004000;
pub const GPIO_BRR_BR_15: u32 = 0x00008000;
pub const HRTIM_MCR_CK_PSC_Pos: u32 = 0;
pub const HRTIM_MCR_CK_PSC_Msk: u32 = 0x7 << HRTIM_MCR_CK_PSC_Pos;
pub const HRTIM_MCR_CK_PSC: u32 = HRTIM_MCR_CK_PSC_Msk;
pub const HRTIM_MCR_CK_PSC_0: u32 = 0x1 << HRTIM_MCR_CK_PSC_Pos;
pub const HRTIM_MCR_CK_PSC_1: u32 = 0x2 << HRTIM_MCR_CK_PSC_Pos;
pub const HRTIM_MCR_CK_PSC_2: u32 = 0x4 << HRTIM_MCR_CK_PSC_Pos;
pub const HRTIM_MCR_CONT_Pos: u32 = 3;
pub const HRTIM_MCR_CONT_Msk: u32 = 0x1 << HRTIM_MCR_CONT_Pos;
pub const HRTIM_MCR_CONT: u32 = HRTIM_MCR_CONT_Msk;
pub const HRTIM_MCR_RETRIG_Pos: u32 = 4;
pub const HRTIM_MCR_RETRIG_Msk: u32 = 0x1 << HRTIM_MCR_RETRIG_Pos;
pub const HRTIM_MCR_RETRIG: u32 = HRTIM_MCR_RETRIG_Msk;
pub const HRTIM_MCR_HALF_Pos: u32 = 5;
pub const HRTIM_MCR_HALF_Msk: u32 = 0x1 << HRTIM_MCR_HALF_Pos;
pub const HRTIM_MCR_HALF: u32 = HRTIM_MCR_HALF_Msk;
pub const HRTIM_MCR_SYNC_IN_Pos: u32 = 8;
pub const HRTIM_MCR_SYNC_IN_Msk: u32 = 0x3 << HRTIM_MCR_SYNC_IN_Pos;
pub const HRTIM_MCR_SYNC_IN: u32 = HRTIM_MCR_SYNC_IN_Msk;
pub const HRTIM_MCR_SYNC_IN_0: u32 = 0x1 << HRTIM_MCR_SYNC_IN_Pos;
pub const HRTIM_MCR_SYNC_IN_1: u32 = 0x2 << HRTIM_MCR_SYNC_IN_Pos;
pub const HRTIM_MCR_SYNCRSTM_Pos: u32 = 10;
pub const HRTIM_MCR_SYNCRSTM_Msk: u32 = 0x1 << HRTIM_MCR_SYNCRSTM_Pos;
pub const HRTIM_MCR_SYNCRSTM: u32 = HRTIM_MCR_SYNCRSTM_Msk;
pub const HRTIM_MCR_SYNCSTRTM_Pos: u32 = 11;
pub const HRTIM_MCR_SYNCSTRTM_Msk: u32 = 0x1 << HRTIM_MCR_SYNCSTRTM_Pos;
pub const HRTIM_MCR_SYNCSTRTM: u32 = HRTIM_MCR_SYNCSTRTM_Msk;
pub const HRTIM_MCR_SYNC_OUT_Pos: u32 = 12;
pub const HRTIM_MCR_SYNC_OUT_Msk: u32 = 0x3 << HRTIM_MCR_SYNC_OUT_Pos;
pub const HRTIM_MCR_SYNC_OUT: u32 = HRTIM_MCR_SYNC_OUT_Msk;
pub const HRTIM_MCR_SYNC_OUT_0: u32 = 0x1 << HRTIM_MCR_SYNC_OUT_Pos;
pub const HRTIM_MCR_SYNC_OUT_1: u32 = 0x2 << HRTIM_MCR_SYNC_OUT_Pos;
pub const HRTIM_MCR_SYNC_SRC_Pos: u32 = 14;
pub const HRTIM_MCR_SYNC_SRC_Msk: u32 = 0x3 << HRTIM_MCR_SYNC_SRC_Pos;
pub const HRTIM_MCR_SYNC_SRC: u32 = HRTIM_MCR_SYNC_SRC_Msk;
pub const HRTIM_MCR_SYNC_SRC_0: u32 = 0x1 << HRTIM_MCR_SYNC_SRC_Pos;
pub const HRTIM_MCR_SYNC_SRC_1: u32 = 0x2 << HRTIM_MCR_SYNC_SRC_Pos;
pub const HRTIM_MCR_MCEN_Pos: u32 = 16;
pub const HRTIM_MCR_MCEN_Msk: u32 = 0x1 << HRTIM_MCR_MCEN_Pos;
pub const HRTIM_MCR_MCEN: u32 = HRTIM_MCR_MCEN_Msk;
pub const HRTIM_MCR_TACEN_Pos: u32 = 17;
pub const HRTIM_MCR_TACEN_Msk: u32 = 0x1 << HRTIM_MCR_TACEN_Pos;
pub const HRTIM_MCR_TACEN: u32 = HRTIM_MCR_TACEN_Msk;
pub const HRTIM_MCR_TBCEN_Pos: u32 = 18;
pub const HRTIM_MCR_TBCEN_Msk: u32 = 0x1 << HRTIM_MCR_TBCEN_Pos;
pub const HRTIM_MCR_TBCEN: u32 = HRTIM_MCR_TBCEN_Msk;
pub const HRTIM_MCR_TCCEN_Pos: u32 = 19;
pub const HRTIM_MCR_TCCEN_Msk: u32 = 0x1 << HRTIM_MCR_TCCEN_Pos;
pub const HRTIM_MCR_TCCEN: u32 = HRTIM_MCR_TCCEN_Msk;
pub const HRTIM_MCR_TDCEN_Pos: u32 = 20;
pub const HRTIM_MCR_TDCEN_Msk: u32 = 0x1 << HRTIM_MCR_TDCEN_Pos;
pub const HRTIM_MCR_TDCEN: u32 = HRTIM_MCR_TDCEN_Msk;
pub const HRTIM_MCR_TECEN_Pos: u32 = 21;
pub const HRTIM_MCR_TECEN_Msk: u32 = 0x1 << HRTIM_MCR_TECEN_Pos;
pub const HRTIM_MCR_TECEN: u32 = HRTIM_MCR_TECEN_Msk;
pub const HRTIM_MCR_DACSYNC_Pos: u32 = 25;
pub const HRTIM_MCR_DACSYNC_Msk: u32 = 0x3 << HRTIM_MCR_DACSYNC_Pos;
pub const HRTIM_MCR_DACSYNC: u32 = HRTIM_MCR_DACSYNC_Msk;
pub const HRTIM_MCR_DACSYNC_0: u32 = 0x1 << HRTIM_MCR_DACSYNC_Pos;
pub const HRTIM_MCR_DACSYNC_1: u32 = 0x2 << HRTIM_MCR_DACSYNC_Pos;
pub const HRTIM_MCR_PREEN_Pos: u32 = 27;
pub const HRTIM_MCR_PREEN_Msk: u32 = 0x1 << HRTIM_MCR_PREEN_Pos;
pub const HRTIM_MCR_PREEN: u32 = HRTIM_MCR_PREEN_Msk;
pub const HRTIM_MCR_MREPU_Pos: u32 = 29;
pub const HRTIM_MCR_MREPU_Msk: u32 = 0x1 << HRTIM_MCR_MREPU_Pos;
pub const HRTIM_MCR_MREPU: u32 = HRTIM_MCR_MREPU_Msk;
pub const HRTIM_MCR_BRSTDMA_Pos: u32 = 30;
pub const HRTIM_MCR_BRSTDMA_Msk: u32 = 0x3 << HRTIM_MCR_BRSTDMA_Pos;
pub const HRTIM_MCR_BRSTDMA: u32 = HRTIM_MCR_BRSTDMA_Msk;
pub const HRTIM_MCR_BRSTDMA_0: u32 = 0x1 << HRTIM_MCR_BRSTDMA_Pos;
pub const HRTIM_MCR_BRSTDMA_1: u32 = 0x2 << HRTIM_MCR_BRSTDMA_Pos;
pub const HRTIM_MISR_MCMP1_Pos: u32 = 0;
pub const HRTIM_MISR_MCMP1_Msk: u32 = 0x1 << HRTIM_MISR_MCMP1_Pos;
pub const HRTIM_MISR_MCMP1: u32 = HRTIM_MISR_MCMP1_Msk;
pub const HRTIM_MISR_MCMP2_Pos: u32 = 1;
pub const HRTIM_MISR_MCMP2_Msk: u32 = 0x1 << HRTIM_MISR_MCMP2_Pos;
pub const HRTIM_MISR_MCMP2: u32 = HRTIM_MISR_MCMP2_Msk;
pub const HRTIM_MISR_MCMP3_Pos: u32 = 2;
pub const HRTIM_MISR_MCMP3_Msk: u32 = 0x1 << HRTIM_MISR_MCMP3_Pos;
pub const HRTIM_MISR_MCMP3: u32 = HRTIM_MISR_MCMP3_Msk;
pub const HRTIM_MISR_MCMP4_Pos: u32 = 3;
pub const HRTIM_MISR_MCMP4_Msk: u32 = 0x1 << HRTIM_MISR_MCMP4_Pos;
pub const HRTIM_MISR_MCMP4: u32 = HRTIM_MISR_MCMP4_Msk;
pub const HRTIM_MISR_MREP_Pos: u32 = 4;
pub const HRTIM_MISR_MREP_Msk: u32 = 0x1 << HRTIM_MISR_MREP_Pos;
pub const HRTIM_MISR_MREP: u32 = HRTIM_MISR_MREP_Msk;
pub const HRTIM_MISR_SYNC_Pos: u32 = 5;
pub const HRTIM_MISR_SYNC_Msk: u32 = 0x1 << HRTIM_MISR_SYNC_Pos;
pub const HRTIM_MISR_SYNC: u32 = HRTIM_MISR_SYNC_Msk;
pub const HRTIM_MISR_MUPD_Pos: u32 = 6;
pub const HRTIM_MISR_MUPD_Msk: u32 = 0x1 << HRTIM_MISR_MUPD_Pos;
pub const HRTIM_MISR_MUPD: u32 = HRTIM_MISR_MUPD_Msk;
pub const HRTIM_MICR_MCMP1_Pos: u32 = 0;
pub const HRTIM_MICR_MCMP1_Msk: u32 = 0x1 << HRTIM_MICR_MCMP1_Pos;
pub const HRTIM_MICR_MCMP1: u32 = HRTIM_MICR_MCMP1_Msk;
pub const HRTIM_MICR_MCMP2_Pos: u32 = 1;
pub const HRTIM_MICR_MCMP2_Msk: u32 = 0x1 << HRTIM_MICR_MCMP2_Pos;
pub const HRTIM_MICR_MCMP2: u32 = HRTIM_MICR_MCMP2_Msk;
pub const HRTIM_MICR_MCMP3_Pos: u32 = 2;
pub const HRTIM_MICR_MCMP3_Msk: u32 = 0x1 << HRTIM_MICR_MCMP3_Pos;
pub const HRTIM_MICR_MCMP3: u32 = HRTIM_MICR_MCMP3_Msk;
pub const HRTIM_MICR_MCMP4_Pos: u32 = 3;
pub const HRTIM_MICR_MCMP4_Msk: u32 = 0x1 << HRTIM_MICR_MCMP4_Pos;
pub const HRTIM_MICR_MCMP4: u32 = HRTIM_MICR_MCMP4_Msk;
pub const HRTIM_MICR_MREP_Pos: u32 = 4;
pub const HRTIM_MICR_MREP_Msk: u32 = 0x1 << HRTIM_MICR_MREP_Pos;
pub const HRTIM_MICR_MREP: u32 = HRTIM_MICR_MREP_Msk;
pub const HRTIM_MICR_SYNC_Pos: u32 = 5;
pub const HRTIM_MICR_SYNC_Msk: u32 = 0x1 << HRTIM_MICR_SYNC_Pos;
pub const HRTIM_MICR_SYNC: u32 = HRTIM_MICR_SYNC_Msk;
pub const HRTIM_MICR_MUPD_Pos: u32 = 6;
pub const HRTIM_MICR_MUPD_Msk: u32 = 0x1 << HRTIM_MICR_MUPD_Pos;
pub const HRTIM_MICR_MUPD: u32 = HRTIM_MICR_MUPD_Msk;
pub const HRTIM_MDIER_MCMP1IE_Pos: u32 = 0;
pub const HRTIM_MDIER_MCMP1IE_Msk: u32 = 0x1 << HRTIM_MDIER_MCMP1IE_Pos;
pub const HRTIM_MDIER_MCMP1IE: u32 = HRTIM_MDIER_MCMP1IE_Msk;
pub const HRTIM_MDIER_MCMP2IE_Pos: u32 = 1;
pub const HRTIM_MDIER_MCMP2IE_Msk: u32 = 0x1 << HRTIM_MDIER_MCMP2IE_Pos;
pub const HRTIM_MDIER_MCMP2IE: u32 = HRTIM_MDIER_MCMP2IE_Msk;
pub const HRTIM_MDIER_MCMP3IE_Pos: u32 = 2;
pub const HRTIM_MDIER_MCMP3IE_Msk: u32 = 0x1 << HRTIM_MDIER_MCMP3IE_Pos;
pub const HRTIM_MDIER_MCMP3IE: u32 = HRTIM_MDIER_MCMP3IE_Msk;
pub const HRTIM_MDIER_MCMP4IE_Pos: u32 = 3;
pub const HRTIM_MDIER_MCMP4IE_Msk: u32 = 0x1 << HRTIM_MDIER_MCMP4IE_Pos;
pub const HRTIM_MDIER_MCMP4IE: u32 = HRTIM_MDIER_MCMP4IE_Msk;
pub const HRTIM_MDIER_MREPIE_Pos: u32 = 4;
pub const HRTIM_MDIER_MREPIE_Msk: u32 = 0x1 << HRTIM_MDIER_MREPIE_Pos;
pub const HRTIM_MDIER_MREPIE: u32 = HRTIM_MDIER_MREPIE_Msk;
pub const HRTIM_MDIER_SYNCIE_Pos: u32 = 5;
pub const HRTIM_MDIER_SYNCIE_Msk: u32 = 0x1 << HRTIM_MDIER_SYNCIE_Pos;
pub const HRTIM_MDIER_SYNCIE: u32 = HRTIM_MDIER_SYNCIE_Msk;
pub const HRTIM_MDIER_MUPDIE_Pos: u32 = 6;
pub const HRTIM_MDIER_MUPDIE_Msk: u32 = 0x1 << HRTIM_MDIER_MUPDIE_Pos;
pub const HRTIM_MDIER_MUPDIE: u32 = HRTIM_MDIER_MUPDIE_Msk;
pub const HRTIM_MDIER_MCMP1DE_Pos: u32 = 16;
pub const HRTIM_MDIER_MCMP1DE_Msk: u32 = 0x1 << HRTIM_MDIER_MCMP1DE_Pos;
pub const HRTIM_MDIER_MCMP1DE: u32 = HRTIM_MDIER_MCMP1DE_Msk;
pub const HRTIM_MDIER_MCMP2DE_Pos: u32 = 17;
pub const HRTIM_MDIER_MCMP2DE_Msk: u32 = 0x1 << HRTIM_MDIER_MCMP2DE_Pos;
pub const HRTIM_MDIER_MCMP2DE: u32 = HRTIM_MDIER_MCMP2DE_Msk;
pub const HRTIM_MDIER_MCMP3DE_Pos: u32 = 18;
pub const HRTIM_MDIER_MCMP3DE_Msk: u32 = 0x1 << HRTIM_MDIER_MCMP3DE_Pos;
pub const HRTIM_MDIER_MCMP3DE: u32 = HRTIM_MDIER_MCMP3DE_Msk;
pub const HRTIM_MDIER_MCMP4DE_Pos: u32 = 19;
pub const HRTIM_MDIER_MCMP4DE_Msk: u32 = 0x1 << HRTIM_MDIER_MCMP4DE_Pos;
pub const HRTIM_MDIER_MCMP4DE: u32 = HRTIM_MDIER_MCMP4DE_Msk;
pub const HRTIM_MDIER_MREPDE_Pos: u32 = 20;
pub const HRTIM_MDIER_MREPDE_Msk: u32 = 0x1 << HRTIM_MDIER_MREPDE_Pos;
pub const HRTIM_MDIER_MREPDE: u32 = HRTIM_MDIER_MREPDE_Msk;
pub const HRTIM_MDIER_SYNCDE_Pos: u32 = 21;
pub const HRTIM_MDIER_SYNCDE_Msk: u32 = 0x1 << HRTIM_MDIER_SYNCDE_Pos;
pub const HRTIM_MDIER_SYNCDE: u32 = HRTIM_MDIER_SYNCDE_Msk;
pub const HRTIM_MDIER_MUPDDE_Pos: u32 = 22;
pub const HRTIM_MDIER_MUPDDE_Msk: u32 = 0x1 << HRTIM_MDIER_MUPDDE_Pos;
pub const HRTIM_MDIER_MUPDDE: u32 = HRTIM_MDIER_MUPDDE_Msk;
pub const HRTIM_MCNTR_MCNTR_Pos: u32 = 0;
pub const HRTIM_MCNTR_MCNTR_Msk: u32 = 0xFFFF << HRTIM_MCNTR_MCNTR_Pos;
pub const HRTIM_MCNTR_MCNTR: u32 = HRTIM_MCNTR_MCNTR_Msk;
pub const HRTIM_MPER_MPER_Pos: u32 = 0;
pub const HRTIM_MPER_MPER_Msk: u32 = 0xFFFF << HRTIM_MPER_MPER_Pos;
pub const HRTIM_MPER_MPER: u32 = HRTIM_MPER_MPER_Msk;
pub const HRTIM_MREP_MREP_Pos: u32 = 0;
pub const HRTIM_MREP_MREP_Msk: u32 = 0xFF << HRTIM_MREP_MREP_Pos;
pub const HRTIM_MREP_MREP: u32 = HRTIM_MREP_MREP_Msk;
pub const HRTIM_MCMP1R_MCMP1R_Pos: u32 = 0;
pub const HRTIM_MCMP1R_MCMP1R_Msk: u32 = 0xFFFF << HRTIM_MCMP1R_MCMP1R_Pos;
pub const HRTIM_MCMP1R_MCMP1R: u32 = HRTIM_MCMP1R_MCMP1R_Msk;
pub const HRTIM_MCMP2R_MCMP2R_Pos: u32 = 0;
pub const HRTIM_MCMP2R_MCMP2R_Msk: u32 = 0xFFFF << HRTIM_MCMP2R_MCMP2R_Pos;
pub const HRTIM_MCMP2R_MCMP2R: u32 = HRTIM_MCMP2R_MCMP2R_Msk;
pub const HRTIM_MCMP3R_MCMP3R_Pos: u32 = 0;
pub const HRTIM_MCMP3R_MCMP3R_Msk: u32 = 0xFFFF << HRTIM_MCMP3R_MCMP3R_Pos;
pub const HRTIM_MCMP3R_MCMP3R: u32 = HRTIM_MCMP3R_MCMP3R_Msk;
pub const HRTIM_MCMP4R_MCMP4R_Pos: u32 = 0;
pub const HRTIM_MCMP4R_MCMP4R_Msk: u32 = 0xFFFF << HRTIM_MCMP4R_MCMP4R_Pos;
pub const HRTIM_MCMP4R_MCMP4R: u32 = HRTIM_MCMP4R_MCMP4R_Msk;
pub const HRTIM_MCMP1R_MCMP2R: u32 = HRTIM_MCMP2R_MCMP2R;
pub const HRTIM_MCMP1R_MCMP3R: u32 = HRTIM_MCMP3R_MCMP3R;
pub const HRTIM_MCMP1R_MCMP4R: u32 = HRTIM_MCMP4R_MCMP4R;
pub const HRTIM_TIMCR_CK_PSC_Pos: u32 = 0;
pub const HRTIM_TIMCR_CK_PSC_Msk: u32 = 0x7 << HRTIM_TIMCR_CK_PSC_Pos;
pub const HRTIM_TIMCR_CK_PSC: u32 = HRTIM_TIMCR_CK_PSC_Msk;
pub const HRTIM_TIMCR_CK_PSC_0: u32 = 0x1 << HRTIM_TIMCR_CK_PSC_Pos;
pub const HRTIM_TIMCR_CK_PSC_1: u32 = 0x2 << HRTIM_TIMCR_CK_PSC_Pos;
pub const HRTIM_TIMCR_CK_PSC_2: u32 = 0x4 << HRTIM_TIMCR_CK_PSC_Pos;
pub const HRTIM_TIMCR_CONT_Pos: u32 = 3;
pub const HRTIM_TIMCR_CONT_Msk: u32 = 0x1 << HRTIM_TIMCR_CONT_Pos;
pub const HRTIM_TIMCR_CONT: u32 = HRTIM_TIMCR_CONT_Msk;
pub const HRTIM_TIMCR_RETRIG_Pos: u32 = 4;
pub const HRTIM_TIMCR_RETRIG_Msk: u32 = 0x1 << HRTIM_TIMCR_RETRIG_Pos;
pub const HRTIM_TIMCR_RETRIG: u32 = HRTIM_TIMCR_RETRIG_Msk;
pub const HRTIM_TIMCR_HALF_Pos: u32 = 5;
pub const HRTIM_TIMCR_HALF_Msk: u32 = 0x1 << HRTIM_TIMCR_HALF_Pos;
pub const HRTIM_TIMCR_HALF: u32 = HRTIM_TIMCR_HALF_Msk;
pub const HRTIM_TIMCR_PSHPLL_Pos: u32 = 6;
pub const HRTIM_TIMCR_PSHPLL_Msk: u32 = 0x1 << HRTIM_TIMCR_PSHPLL_Pos;
pub const HRTIM_TIMCR_PSHPLL: u32 = HRTIM_TIMCR_PSHPLL_Msk;
pub const HRTIM_TIMCR_SYNCRST_Pos: u32 = 10;
pub const HRTIM_TIMCR_SYNCRST_Msk: u32 = 0x1 << HRTIM_TIMCR_SYNCRST_Pos;
pub const HRTIM_TIMCR_SYNCRST: u32 = HRTIM_TIMCR_SYNCRST_Msk;
pub const HRTIM_TIMCR_SYNCSTRT_Pos: u32 = 11;
pub const HRTIM_TIMCR_SYNCSTRT_Msk: u32 = 0x1 << HRTIM_TIMCR_SYNCSTRT_Pos;
pub const HRTIM_TIMCR_SYNCSTRT: u32 = HRTIM_TIMCR_SYNCSTRT_Msk;
pub const HRTIM_TIMCR_DELCMP2_Pos: u32 = 12;
pub const HRTIM_TIMCR_DELCMP2_Msk: u32 = 0x3 << HRTIM_TIMCR_DELCMP2_Pos;
pub const HRTIM_TIMCR_DELCMP2: u32 = HRTIM_TIMCR_DELCMP2_Msk;
pub const HRTIM_TIMCR_DELCMP2_0: u32 = 0x1 << HRTIM_TIMCR_DELCMP2_Pos;
pub const HRTIM_TIMCR_DELCMP2_1: u32 = 0x2 << HRTIM_TIMCR_DELCMP2_Pos;
pub const HRTIM_TIMCR_DELCMP4_Pos: u32 = 14;
pub const HRTIM_TIMCR_DELCMP4_Msk: u32 = 0x3 << HRTIM_TIMCR_DELCMP4_Pos;
pub const HRTIM_TIMCR_DELCMP4: u32 = HRTIM_TIMCR_DELCMP4_Msk;
pub const HRTIM_TIMCR_DELCMP4_0: u32 = 0x1 << HRTIM_TIMCR_DELCMP4_Pos;
pub const HRTIM_TIMCR_DELCMP4_1: u32 = 0x2 << HRTIM_TIMCR_DELCMP4_Pos;
pub const HRTIM_TIMCR_TREPU_Pos: u32 = 17;
pub const HRTIM_TIMCR_TREPU_Msk: u32 = 0x1 << HRTIM_TIMCR_TREPU_Pos;
pub const HRTIM_TIMCR_TREPU: u32 = HRTIM_TIMCR_TREPU_Msk;
pub const HRTIM_TIMCR_TRSTU_Pos: u32 = 18;
pub const HRTIM_TIMCR_TRSTU_Msk: u32 = 0x1 << HRTIM_TIMCR_TRSTU_Pos;
pub const HRTIM_TIMCR_TRSTU: u32 = HRTIM_TIMCR_TRSTU_Msk;
pub const HRTIM_TIMCR_TAU_Pos: u32 = 19;
pub const HRTIM_TIMCR_TAU_Msk: u32 = 0x1 << HRTIM_TIMCR_TAU_Pos;
pub const HRTIM_TIMCR_TAU: u32 = HRTIM_TIMCR_TAU_Msk;
pub const HRTIM_TIMCR_TBU_Pos: u32 = 20;
pub const HRTIM_TIMCR_TBU_Msk: u32 = 0x1 << HRTIM_TIMCR_TBU_Pos;
pub const HRTIM_TIMCR_TBU: u32 = HRTIM_TIMCR_TBU_Msk;
pub const HRTIM_TIMCR_TCU_Pos: u32 = 21;
pub const HRTIM_TIMCR_TCU_Msk: u32 = 0x1 << HRTIM_TIMCR_TCU_Pos;
pub const HRTIM_TIMCR_TCU: u32 = HRTIM_TIMCR_TCU_Msk;
pub const HRTIM_TIMCR_TDU_Pos: u32 = 22;
pub const HRTIM_TIMCR_TDU_Msk: u32 = 0x1 << HRTIM_TIMCR_TDU_Pos;
pub const HRTIM_TIMCR_TDU: u32 = HRTIM_TIMCR_TDU_Msk;
pub const HRTIM_TIMCR_TEU_Pos: u32 = 23;
pub const HRTIM_TIMCR_TEU_Msk: u32 = 0x1 << HRTIM_TIMCR_TEU_Pos;
pub const HRTIM_TIMCR_TEU: u32 = HRTIM_TIMCR_TEU_Msk;
pub const HRTIM_TIMCR_MSTU_Pos: u32 = 24;
pub const HRTIM_TIMCR_MSTU_Msk: u32 = 0x1 << HRTIM_TIMCR_MSTU_Pos;
pub const HRTIM_TIMCR_MSTU: u32 = HRTIM_TIMCR_MSTU_Msk;
pub const HRTIM_TIMCR_DACSYNC_Pos: u32 = 25;
pub const HRTIM_TIMCR_DACSYNC_Msk: u32 = 0x3 << HRTIM_TIMCR_DACSYNC_Pos;
pub const HRTIM_TIMCR_DACSYNC: u32 = HRTIM_TIMCR_DACSYNC_Msk;
pub const HRTIM_TIMCR_DACSYNC_0: u32 = 0x1 << HRTIM_TIMCR_DACSYNC_Pos;
pub const HRTIM_TIMCR_DACSYNC_1: u32 = 0x2 << HRTIM_TIMCR_DACSYNC_Pos;
pub const HRTIM_TIMCR_PREEN_Pos: u32 = 27;
pub const HRTIM_TIMCR_PREEN_Msk: u32 = 0x1 << HRTIM_TIMCR_PREEN_Pos;
pub const HRTIM_TIMCR_PREEN: u32 = HRTIM_TIMCR_PREEN_Msk;
pub const HRTIM_TIMCR_UPDGAT_Pos: u32 = 28;
pub const HRTIM_TIMCR_UPDGAT_Msk: u32 = 0xF << HRTIM_TIMCR_UPDGAT_Pos;
pub const HRTIM_TIMCR_UPDGAT: u32 = HRTIM_TIMCR_UPDGAT_Msk;
pub const HRTIM_TIMCR_UPDGAT_0: u32 = 0x1 << HRTIM_TIMCR_UPDGAT_Pos;
pub const HRTIM_TIMCR_UPDGAT_1: u32 = 0x2 << HRTIM_TIMCR_UPDGAT_Pos;
pub const HRTIM_TIMCR_UPDGAT_2: u32 = 0x4 << HRTIM_TIMCR_UPDGAT_Pos;
pub const HRTIM_TIMCR_UPDGAT_3: u32 = 0x8 << HRTIM_TIMCR_UPDGAT_Pos;
pub const HRTIM_TIMICR_DLYPRT1C_Pos: u32 = HRTIM_TIMICR_RSTC_Pos;
pub const HRTIM_TIMICR_DLYPRT1C_Msk: u32 = HRTIM_TIMICR_DLYPRTC_Msk;
pub const HRTIM_TIMICR_DLYPRT1C: u32 = HRTIM_TIMICR_DLYPRTC;
pub const HRTIM_TIMICR_DLYPRT2C_Pos: u32 = HRTIM_TIMICR_RSTC_Pos;
pub const HRTIM_TIMICR_DLYPRT2C_Msk: u32 = HRTIM_TIMICR_DLYPRTC_Msk;
pub const HRTIM_TIMICR_DLYPRT2C: u32 = HRTIM_TIMICR_DLYPRTC;
pub const HRTIM_TIMISR_CMP1_Pos: u32 = 0;
pub const HRTIM_TIMISR_CMP1_Msk: u32 = 0x1 << HRTIM_TIMISR_CMP1_Pos;
pub const HRTIM_TIMISR_CMP1: u32 = HRTIM_TIMISR_CMP1_Msk;
pub const HRTIM_TIMISR_CMP2_Pos: u32 = 1;
pub const HRTIM_TIMISR_CMP2_Msk: u32 = 0x1 << HRTIM_TIMISR_CMP2_Pos;
pub const HRTIM_TIMISR_CMP2: u32 = HRTIM_TIMISR_CMP2_Msk;
pub const HRTIM_TIMISR_CMP3_Pos: u32 = 2;
pub const HRTIM_TIMISR_CMP3_Msk: u32 = 0x1 << HRTIM_TIMISR_CMP3_Pos;
pub const HRTIM_TIMISR_CMP3: u32 = HRTIM_TIMISR_CMP3_Msk;
pub const HRTIM_TIMISR_CMP4_Pos: u32 = 3;
pub const HRTIM_TIMISR_CMP4_Msk: u32 = 0x1 << HRTIM_TIMISR_CMP4_Pos;
pub const HRTIM_TIMISR_CMP4: u32 = HRTIM_TIMISR_CMP4_Msk;
pub const HRTIM_TIMISR_REP_Pos: u32 = 4;
pub const HRTIM_TIMISR_REP_Msk: u32 = 0x1 << HRTIM_TIMISR_REP_Pos;
pub const HRTIM_TIMISR_REP: u32 = HRTIM_TIMISR_REP_Msk;
pub const HRTIM_TIMISR_UPD_Pos: u32 = 6;
pub const HRTIM_TIMISR_UPD_Msk: u32 = 0x1 << HRTIM_TIMISR_UPD_Pos;
pub const HRTIM_TIMISR_UPD: u32 = HRTIM_TIMISR_UPD_Msk;
pub const HRTIM_TIMISR_CPT1_Pos: u32 = 7;
pub const HRTIM_TIMISR_CPT1_Msk: u32 = 0x1 << HRTIM_TIMISR_CPT1_Pos;
pub const HRTIM_TIMISR_CPT1: u32 = HRTIM_TIMISR_CPT1_Msk;
pub const HRTIM_TIMISR_CPT2_Pos: u32 = 8;
pub const HRTIM_TIMISR_CPT2_Msk: u32 = 0x1 << HRTIM_TIMISR_CPT2_Pos;
pub const HRTIM_TIMISR_CPT2: u32 = HRTIM_TIMISR_CPT2_Msk;
pub const HRTIM_TIMISR_SET1_Pos: u32 = 9;
pub const HRTIM_TIMISR_SET1_Msk: u32 = 0x1 << HRTIM_TIMISR_SET1_Pos;
pub const HRTIM_TIMISR_SET1: u32 = HRTIM_TIMISR_SET1_Msk;
pub const HRTIM_TIMISR_RST1_Pos: u32 = 10;
pub const HRTIM_TIMISR_RST1_Msk: u32 = 0x1 << HRTIM_TIMISR_RST1_Pos;
pub const HRTIM_TIMISR_RST1: u32 = HRTIM_TIMISR_RST1_Msk;
pub const HRTIM_TIMISR_SET2_Pos: u32 = 11;
pub const HRTIM_TIMISR_SET2_Msk: u32 = 0x1 << HRTIM_TIMISR_SET2_Pos;
pub const HRTIM_TIMISR_SET2: u32 = HRTIM_TIMISR_SET2_Msk;
pub const HRTIM_TIMISR_RST2_Pos: u32 = 12;
pub const HRTIM_TIMISR_RST2_Msk: u32 = 0x1 << HRTIM_TIMISR_RST2_Pos;
pub const HRTIM_TIMISR_RST2: u32 = HRTIM_TIMISR_RST2_Msk;
pub const HRTIM_TIMISR_RST_Pos: u32 = 13;
pub const HRTIM_TIMISR_RST_Msk: u32 = 0x1 << HRTIM_TIMISR_RST_Pos;
pub const HRTIM_TIMISR_RST: u32 = HRTIM_TIMISR_RST_Msk;
pub const HRTIM_TIMISR_DLYPRT_Pos: u32 = 14;
pub const HRTIM_TIMISR_DLYPRT_Msk: u32 = 0x1 << HRTIM_TIMISR_DLYPRT_Pos;
pub const HRTIM_TIMISR_DLYPRT: u32 = HRTIM_TIMISR_DLYPRT_Msk;
pub const HRTIM_TIMISR_CPPSTAT_Pos: u32 = 16;
pub const HRTIM_TIMISR_CPPSTAT_Msk: u32 = 0x1 << HRTIM_TIMISR_CPPSTAT_Pos;
pub const HRTIM_TIMISR_CPPSTAT: u32 = HRTIM_TIMISR_CPPSTAT_Msk;
pub const HRTIM_TIMISR_IPPSTAT_Pos: u32 = 17;
pub const HRTIM_TIMISR_IPPSTAT_Msk: u32 = 0x1 << HRTIM_TIMISR_IPPSTAT_Pos;
pub const HRTIM_TIMISR_IPPSTAT: u32 = HRTIM_TIMISR_IPPSTAT_Msk;
pub const HRTIM_TIMISR_O1STAT_Pos: u32 = 18;
pub const HRTIM_TIMISR_O1STAT_Msk: u32 = 0x1 << HRTIM_TIMISR_O1STAT_Pos;
pub const HRTIM_TIMISR_O1STAT: u32 = HRTIM_TIMISR_O1STAT_Msk;
pub const HRTIM_TIMISR_O2STAT_Pos: u32 = 19;
pub const HRTIM_TIMISR_O2STAT_Msk: u32 = 0x1 << HRTIM_TIMISR_O2STAT_Pos;
pub const HRTIM_TIMISR_O2STAT: u32 = HRTIM_TIMISR_O2STAT_Msk;
pub const HRTIM_TIMISR_O1CPY_Pos: u32 = 20;
pub const HRTIM_TIMISR_O1CPY_Msk: u32 = 0x1 << HRTIM_TIMISR_O1CPY_Pos;
pub const HRTIM_TIMISR_O1CPY: u32 = HRTIM_TIMISR_O1CPY_Msk;
pub const HRTIM_TIMISR_O2CPY_Pos: u32 = 21;
pub const HRTIM_TIMISR_O2CPY_Msk: u32 = 0x1 << HRTIM_TIMISR_O2CPY_Pos;
pub const HRTIM_TIMISR_O2CPY: u32 = HRTIM_TIMISR_O2CPY_Msk;
pub const HRTIM_TIMICR_CMP1C_Pos: u32 = 0;
pub const HRTIM_TIMICR_CMP1C_Msk: u32 = 0x1 << HRTIM_TIMICR_CMP1C_Pos;
pub const HRTIM_TIMICR_CMP1C: u32 = HRTIM_TIMICR_CMP1C_Msk;
pub const HRTIM_TIMICR_CMP2C_Pos: u32 = 1;
pub const HRTIM_TIMICR_CMP2C_Msk: u32 = 0x1 << HRTIM_TIMICR_CMP2C_Pos;
pub const HRTIM_TIMICR_CMP2C: u32 = HRTIM_TIMICR_CMP2C_Msk;
pub const HRTIM_TIMICR_CMP3C_Pos: u32 = 2;
pub const HRTIM_TIMICR_CMP3C_Msk: u32 = 0x1 << HRTIM_TIMICR_CMP3C_Pos;
pub const HRTIM_TIMICR_CMP3C: u32 = HRTIM_TIMICR_CMP3C_Msk;
pub const HRTIM_TIMICR_CMP4C_Pos: u32 = 3;
pub const HRTIM_TIMICR_CMP4C_Msk: u32 = 0x1 << HRTIM_TIMICR_CMP4C_Pos;
pub const HRTIM_TIMICR_CMP4C: u32 = HRTIM_TIMICR_CMP4C_Msk;
pub const HRTIM_TIMICR_REPC_Pos: u32 = 4;
pub const HRTIM_TIMICR_REPC_Msk: u32 = 0x1 << HRTIM_TIMICR_REPC_Pos;
pub const HRTIM_TIMICR_REPC: u32 = HRTIM_TIMICR_REPC_Msk;
pub const HRTIM_TIMICR_UPDC_Pos: u32 = 6;
pub const HRTIM_TIMICR_UPDC_Msk: u32 = 0x1 << HRTIM_TIMICR_UPDC_Pos;
pub const HRTIM_TIMICR_UPDC: u32 = HRTIM_TIMICR_UPDC_Msk;
pub const HRTIM_TIMICR_CPT1C_Pos: u32 = 7;
pub const HRTIM_TIMICR_CPT1C_Msk: u32 = 0x1 << HRTIM_TIMICR_CPT1C_Pos;
pub const HRTIM_TIMICR_CPT1C: u32 = HRTIM_TIMICR_CPT1C_Msk;
pub const HRTIM_TIMICR_CPT2C_Pos: u32 = 8;
pub const HRTIM_TIMICR_CPT2C_Msk: u32 = 0x1 << HRTIM_TIMICR_CPT2C_Pos;
pub const HRTIM_TIMICR_CPT2C: u32 = HRTIM_TIMICR_CPT2C_Msk;
pub const HRTIM_TIMICR_SET1C_Pos: u32 = 9;
pub const HRTIM_TIMICR_SET1C_Msk: u32 = 0x1 << HRTIM_TIMICR_SET1C_Pos;
pub const HRTIM_TIMICR_SET1C: u32 = HRTIM_TIMICR_SET1C_Msk;
pub const HRTIM_TIMICR_RST1C_Pos: u32 = 10;
pub const HRTIM_TIMICR_RST1C_Msk: u32 = 0x1 << HRTIM_TIMICR_RST1C_Pos;
pub const HRTIM_TIMICR_RST1C: u32 = HRTIM_TIMICR_RST1C_Msk;
pub const HRTIM_TIMICR_SET2C_Pos: u32 = 11;
pub const HRTIM_TIMICR_SET2C_Msk: u32 = 0x1 << HRTIM_TIMICR_SET2C_Pos;
pub const HRTIM_TIMICR_SET2C: u32 = HRTIM_TIMICR_SET2C_Msk;
pub const HRTIM_TIMICR_RST2C_Pos: u32 = 12;
pub const HRTIM_TIMICR_RST2C_Msk: u32 = 0x1 << HRTIM_TIMICR_RST2C_Pos;
pub const HRTIM_TIMICR_RST2C: u32 = HRTIM_TIMICR_RST2C_Msk;
pub const HRTIM_TIMICR_RSTC_Pos: u32 = 13;
pub const HRTIM_TIMICR_RSTC_Msk: u32 = 0x1 << HRTIM_TIMICR_RSTC_Pos;
pub const HRTIM_TIMICR_RSTC: u32 = HRTIM_TIMICR_RSTC_Msk;
pub const HRTIM_TIMICR_DLYPRTC_Pos: u32 = 14;
pub const HRTIM_TIMICR_DLYPRTC_Msk: u32 = 0x1 << HRTIM_TIMICR_DLYPRTC_Pos;
pub const HRTIM_TIMICR_DLYPRTC: u32 = HRTIM_TIMICR_DLYPRTC_Msk;
pub const HRTIM_TIMDIER_CMP1IE_Pos: u32 = 0;
pub const HRTIM_TIMDIER_CMP1IE_Msk: u32 = 0x1 << HRTIM_TIMDIER_CMP1IE_Pos;
pub const HRTIM_TIMDIER_CMP1IE: u32 = HRTIM_TIMDIER_CMP1IE_Msk;
pub const HRTIM_TIMDIER_CMP2IE_Pos: u32 = 1;
pub const HRTIM_TIMDIER_CMP2IE_Msk: u32 = 0x1 << HRTIM_TIMDIER_CMP2IE_Pos;
pub const HRTIM_TIMDIER_CMP2IE: u32 = HRTIM_TIMDIER_CMP2IE_Msk;
pub const HRTIM_TIMDIER_CMP3IE_Pos: u32 = 2;
pub const HRTIM_TIMDIER_CMP3IE_Msk: u32 = 0x1 << HRTIM_TIMDIER_CMP3IE_Pos;
pub const HRTIM_TIMDIER_CMP3IE: u32 = HRTIM_TIMDIER_CMP3IE_Msk;
pub const HRTIM_TIMDIER_CMP4IE_Pos: u32 = 3;
pub const HRTIM_TIMDIER_CMP4IE_Msk: u32 = 0x1 << HRTIM_TIMDIER_CMP4IE_Pos;
pub const HRTIM_TIMDIER_CMP4IE: u32 = HRTIM_TIMDIER_CMP4IE_Msk;
pub const HRTIM_TIMDIER_REPIE_Pos: u32 = 4;
pub const HRTIM_TIMDIER_REPIE_Msk: u32 = 0x1 << HRTIM_TIMDIER_REPIE_Pos;
pub const HRTIM_TIMDIER_REPIE: u32 = HRTIM_TIMDIER_REPIE_Msk;
pub const HRTIM_TIMDIER_UPDIE_Pos: u32 = 6;
pub const HRTIM_TIMDIER_UPDIE_Msk: u32 = 0x1 << HRTIM_TIMDIER_UPDIE_Pos;
pub const HRTIM_TIMDIER_UPDIE: u32 = HRTIM_TIMDIER_UPDIE_Msk;
pub const HRTIM_TIMDIER_CPT1IE_Pos: u32 = 7;
pub const HRTIM_TIMDIER_CPT1IE_Msk: u32 = 0x1 << HRTIM_TIMDIER_CPT1IE_Pos;
pub const HRTIM_TIMDIER_CPT1IE: u32 = HRTIM_TIMDIER_CPT1IE_Msk;
pub const HRTIM_TIMDIER_CPT2IE_Pos: u32 = 8;
pub const HRTIM_TIMDIER_CPT2IE_Msk: u32 = 0x1 << HRTIM_TIMDIER_CPT2IE_Pos;
pub const HRTIM_TIMDIER_CPT2IE: u32 = HRTIM_TIMDIER_CPT2IE_Msk;
pub const HRTIM_TIMDIER_SET1IE_Pos: u32 = 9;
pub const HRTIM_TIMDIER_SET1IE_Msk: u32 = 0x1 << HRTIM_TIMDIER_SET1IE_Pos;
pub const HRTIM_TIMDIER_SET1IE: u32 = HRTIM_TIMDIER_SET1IE_Msk;
pub const HRTIM_TIMDIER_RST1IE_Pos: u32 = 10;
pub const HRTIM_TIMDIER_RST1IE_Msk: u32 = 0x1 << HRTIM_TIMDIER_RST1IE_Pos;
pub const HRTIM_TIMDIER_RST1IE: u32 = HRTIM_TIMDIER_RST1IE_Msk;
pub const HRTIM_TIMDIER_SET2IE_Pos: u32 = 11;
pub const HRTIM_TIMDIER_SET2IE_Msk: u32 = 0x1 << HRTIM_TIMDIER_SET2IE_Pos;
pub const HRTIM_TIMDIER_SET2IE: u32 = HRTIM_TIMDIER_SET2IE_Msk;
pub const HRTIM_TIMDIER_RST2IE_Pos: u32 = 12;
pub const HRTIM_TIMDIER_RST2IE_Msk: u32 = 0x1 << HRTIM_TIMDIER_RST2IE_Pos;
pub const HRTIM_TIMDIER_RST2IE: u32 = HRTIM_TIMDIER_RST2IE_Msk;
pub const HRTIM_TIMDIER_RSTIE_Pos: u32 = 13;
pub const HRTIM_TIMDIER_RSTIE_Msk: u32 = 0x1 << HRTIM_TIMDIER_RSTIE_Pos;
pub const HRTIM_TIMDIER_RSTIE: u32 = HRTIM_TIMDIER_RSTIE_Msk;
pub const HRTIM_TIMDIER_DLYPRTIE_Pos: u32 = 14;
pub const HRTIM_TIMDIER_DLYPRTIE_Msk: u32 = 0x1 << HRTIM_TIMDIER_DLYPRTIE_Pos;
pub const HRTIM_TIMDIER_DLYPRTIE: u32 = HRTIM_TIMDIER_DLYPRTIE_Msk;
pub const HRTIM_TIMDIER_CMP1DE_Pos: u32 = 16;
pub const HRTIM_TIMDIER_CMP1DE_Msk: u32 = 0x1 << HRTIM_TIMDIER_CMP1DE_Pos;
pub const HRTIM_TIMDIER_CMP1DE: u32 = HRTIM_TIMDIER_CMP1DE_Msk;
pub const HRTIM_TIMDIER_CMP2DE_Pos: u32 = 17;
pub const HRTIM_TIMDIER_CMP2DE_Msk: u32 = 0x1 << HRTIM_TIMDIER_CMP2DE_Pos;
pub const HRTIM_TIMDIER_CMP2DE: u32 = HRTIM_TIMDIER_CMP2DE_Msk;
pub const HRTIM_TIMDIER_CMP3DE_Pos: u32 = 18;
pub const HRTIM_TIMDIER_CMP3DE_Msk: u32 = 0x1 << HRTIM_TIMDIER_CMP3DE_Pos;
pub const HRTIM_TIMDIER_CMP3DE: u32 = HRTIM_TIMDIER_CMP3DE_Msk;
pub const HRTIM_TIMDIER_CMP4DE_Pos: u32 = 19;
pub const HRTIM_TIMDIER_CMP4DE_Msk: u32 = 0x1 << HRTIM_TIMDIER_CMP4DE_Pos;
pub const HRTIM_TIMDIER_CMP4DE: u32 = HRTIM_TIMDIER_CMP4DE_Msk;
pub const HRTIM_TIMDIER_REPDE_Pos: u32 = 20;
pub const HRTIM_TIMDIER_REPDE_Msk: u32 = 0x1 << HRTIM_TIMDIER_REPDE_Pos;
pub const HRTIM_TIMDIER_REPDE: u32 = HRTIM_TIMDIER_REPDE_Msk;
pub const HRTIM_TIMDIER_UPDDE_Pos: u32 = 22;
pub const HRTIM_TIMDIER_UPDDE_Msk: u32 = 0x1 << HRTIM_TIMDIER_UPDDE_Pos;
pub const HRTIM_TIMDIER_UPDDE: u32 = HRTIM_TIMDIER_UPDDE_Msk;
pub const HRTIM_TIMDIER_CPT1DE_Pos: u32 = 23;
pub const HRTIM_TIMDIER_CPT1DE_Msk: u32 = 0x1 << HRTIM_TIMDIER_CPT1DE_Pos;
pub const HRTIM_TIMDIER_CPT1DE: u32 = HRTIM_TIMDIER_CPT1DE_Msk;
pub const HRTIM_TIMDIER_CPT2DE_Pos: u32 = 24;
pub const HRTIM_TIMDIER_CPT2DE_Msk: u32 = 0x1 << HRTIM_TIMDIER_CPT2DE_Pos;
pub const HRTIM_TIMDIER_CPT2DE: u32 = HRTIM_TIMDIER_CPT2DE_Msk;
pub const HRTIM_TIMDIER_SET1DE_Pos: u32 = 25;
pub const HRTIM_TIMDIER_SET1DE_Msk: u32 = 0x1 << HRTIM_TIMDIER_SET1DE_Pos;
pub const HRTIM_TIMDIER_SET1DE: u32 = HRTIM_TIMDIER_SET1DE_Msk;
pub const HRTIM_TIMDIER_RST1DE_Pos: u32 = 26;
pub const HRTIM_TIMDIER_RST1DE_Msk: u32 = 0x1 << HRTIM_TIMDIER_RST1DE_Pos;
pub const HRTIM_TIMDIER_RST1DE: u32 = HRTIM_TIMDIER_RST1DE_Msk;
pub const HRTIM_TIMDIER_SET2DE_Pos: u32 = 27;
pub const HRTIM_TIMDIER_SET2DE_Msk: u32 = 0x1 << HRTIM_TIMDIER_SET2DE_Pos;
pub const HRTIM_TIMDIER_SET2DE: u32 = HRTIM_TIMDIER_SET2DE_Msk;
pub const HRTIM_TIMDIER_RST2DE_Pos: u32 = 28;
pub const HRTIM_TIMDIER_RST2DE_Msk: u32 = 0x1 << HRTIM_TIMDIER_RST2DE_Pos;
pub const HRTIM_TIMDIER_RST2DE: u32 = HRTIM_TIMDIER_RST2DE_Msk;
pub const HRTIM_TIMDIER_RSTDE_Pos: u32 = 29;
pub const HRTIM_TIMDIER_RSTDE_Msk: u32 = 0x1 << HRTIM_TIMDIER_RSTDE_Pos;
pub const HRTIM_TIMDIER_RSTDE: u32 = HRTIM_TIMDIER_RSTDE_Msk;
pub const HRTIM_TIMDIER_DLYPRTDE_Pos: u32 = 30;
pub const HRTIM_TIMDIER_DLYPRTDE_Msk: u32 = 0x1 << HRTIM_TIMDIER_DLYPRTDE_Pos;
pub const HRTIM_TIMDIER_DLYPRTDE: u32 = HRTIM_TIMDIER_DLYPRTDE_Msk;
pub const HRTIM_CNTR_CNTR_Pos: u32 = 0;
pub const HRTIM_CNTR_CNTR_Msk: u32 = 0xFFFF << HRTIM_CNTR_CNTR_Pos;
pub const HRTIM_CNTR_CNTR: u32 = HRTIM_CNTR_CNTR_Msk;
pub const HRTIM_PER_PER_Pos: u32 = 0;
pub const HRTIM_PER_PER_Msk: u32 = 0xFFFF << HRTIM_PER_PER_Pos;
pub const HRTIM_PER_PER: u32 = HRTIM_PER_PER_Msk;
pub const HRTIM_REP_REP_Pos: u32 = 0;
pub const HRTIM_REP_REP_Msk: u32 = 0xFF << HRTIM_REP_REP_Pos;
pub const HRTIM_REP_REP: u32 = HRTIM_REP_REP_Msk;
pub const HRTIM_CMP1R_CMP1R_Pos: u32 = 0;
pub const HRTIM_CMP1R_CMP1R_Msk: u32 = 0xFFFF << HRTIM_CMP1R_CMP1R_Pos;
pub const HRTIM_CMP1R_CMP1R: u32 = HRTIM_CMP1R_CMP1R_Msk;
pub const HRTIM_CMP1CR_CMP1CR_Pos: u32 = 0;
pub const HRTIM_CMP1CR_CMP1CR_Msk: u32 = 0xFFFF << HRTIM_CMP1CR_CMP1CR_Pos;
pub const HRTIM_CMP1CR_CMP1CR: u32 = HRTIM_CMP1CR_CMP1CR_Msk;
pub const HRTIM_CMP2R_CMP2R_Pos: u32 = 0;
pub const HRTIM_CMP2R_CMP2R_Msk: u32 = 0xFFFF << HRTIM_CMP2R_CMP2R_Pos;
pub const HRTIM_CMP2R_CMP2R: u32 = HRTIM_CMP2R_CMP2R_Msk;
pub const HRTIM_CMP3R_CMP3R_Pos: u32 = 0;
pub const HRTIM_CMP3R_CMP3R_Msk: u32 = 0xFFFF << HRTIM_CMP3R_CMP3R_Pos;
pub const HRTIM_CMP3R_CMP3R: u32 = HRTIM_CMP3R_CMP3R_Msk;
pub const HRTIM_CMP4R_CMP4R_Pos: u32 = 0;
pub const HRTIM_CMP4R_CMP4R_Msk: u32 = 0xFFFF << HRTIM_CMP4R_CMP4R_Pos;
pub const HRTIM_CMP4R_CMP4R: u32 = HRTIM_CMP4R_CMP4R_Msk;
pub const HRTIM_CPT1R_CPT1R_Pos: u32 = 0;
pub const HRTIM_CPT1R_CPT1R_Msk: u32 = 0xFFFF << HRTIM_CPT1R_CPT1R_Pos;
pub const HRTIM_CPT1R_CPT1R: u32 = HRTIM_CPT1R_CPT1R_Msk;
pub const HRTIM_CPT2R_CPT2R_Pos: u32 = 0;
pub const HRTIM_CPT2R_CPT2R_Msk: u32 = 0xFFFF << HRTIM_CPT2R_CPT2R_Pos;
pub const HRTIM_CPT2R_CPT2R: u32 = HRTIM_CPT2R_CPT2R_Msk;
pub const HRTIM_DTR_DTR_Pos: u32 = 0;
pub const HRTIM_DTR_DTR_Msk: u32 = 0x1FF << HRTIM_DTR_DTR_Pos;
pub const HRTIM_DTR_DTR: u32 = HRTIM_DTR_DTR_Msk;
pub const HRTIM_DTR_DTR_0: u32 = 0x001 << HRTIM_DTR_DTR_Pos;
pub const HRTIM_DTR_DTR_1: u32 = 0x002 << HRTIM_DTR_DTR_Pos;
pub const HRTIM_DTR_DTR_2: u32 = 0x004 << HRTIM_DTR_DTR_Pos;
pub const HRTIM_DTR_DTR_3: u32 = 0x008 << HRTIM_DTR_DTR_Pos;
pub const HRTIM_DTR_DTR_4: u32 = 0x010 << HRTIM_DTR_DTR_Pos;
pub const HRTIM_DTR_DTR_5: u32 = 0x020 << HRTIM_DTR_DTR_Pos;
pub const HRTIM_DTR_DTR_6: u32 = 0x040 << HRTIM_DTR_DTR_Pos;
pub const HRTIM_DTR_DTR_7: u32 = 0x080 << HRTIM_DTR_DTR_Pos;
pub const HRTIM_DTR_DTR_8: u32 = 0x100 << HRTIM_DTR_DTR_Pos;
pub const HRTIM_DTR_SDTR_Pos: u32 = 9;
pub const HRTIM_DTR_SDTR_Msk: u32 = 0x1 << HRTIM_DTR_SDTR_Pos;
pub const HRTIM_DTR_SDTR: u32 = HRTIM_DTR_SDTR_Msk;
pub const HRTIM_DTR_DTPRSC_Pos: u32 = 10;
pub const HRTIM_DTR_DTPRSC_Msk: u32 = 0x7 << HRTIM_DTR_DTPRSC_Pos;
pub const HRTIM_DTR_DTPRSC: u32 = HRTIM_DTR_DTPRSC_Msk;
pub const HRTIM_DTR_DTPRSC_0: u32 = 0x1 << HRTIM_DTR_DTPRSC_Pos;
pub const HRTIM_DTR_DTPRSC_1: u32 = 0x2 << HRTIM_DTR_DTPRSC_Pos;
pub const HRTIM_DTR_DTPRSC_2: u32 = 0x4 << HRTIM_DTR_DTPRSC_Pos;
pub const HRTIM_DTR_DTRSLK_Pos: u32 = 14;
pub const HRTIM_DTR_DTRSLK_Msk: u32 = 0x1 << HRTIM_DTR_DTRSLK_Pos;
pub const HRTIM_DTR_DTRSLK: u32 = HRTIM_DTR_DTRSLK_Msk;
pub const HRTIM_DTR_DTRLK_Pos: u32 = 15;
pub const HRTIM_DTR_DTRLK_Msk: u32 = 0x1 << HRTIM_DTR_DTRLK_Pos;
pub const HRTIM_DTR_DTRLK: u32 = HRTIM_DTR_DTRLK_Msk;
pub const HRTIM_DTR_DTF_Pos: u32 = 16;
pub const HRTIM_DTR_DTF_Msk: u32 = 0x1FF << HRTIM_DTR_DTF_Pos;
pub const HRTIM_DTR_DTF: u32 = HRTIM_DTR_DTF_Msk;
pub const HRTIM_DTR_DTF_0: u32 = 0x001 << HRTIM_DTR_DTF_Pos;
pub const HRTIM_DTR_DTF_1: u32 = 0x002 << HRTIM_DTR_DTF_Pos;
pub const HRTIM_DTR_DTF_2: u32 = 0x004 << HRTIM_DTR_DTF_Pos;
pub const HRTIM_DTR_DTF_3: u32 = 0x008 << HRTIM_DTR_DTF_Pos;
pub const HRTIM_DTR_DTF_4: u32 = 0x010 << HRTIM_DTR_DTF_Pos;
pub const HRTIM_DTR_DTF_5: u32 = 0x020 << HRTIM_DTR_DTF_Pos;
pub const HRTIM_DTR_DTF_6: u32 = 0x040 << HRTIM_DTR_DTF_Pos;
pub const HRTIM_DTR_DTF_7: u32 = 0x080 << HRTIM_DTR_DTF_Pos;
pub const HRTIM_DTR_DTF_8: u32 = 0x100 << HRTIM_DTR_DTF_Pos;
pub const HRTIM_DTR_SDTF_Pos: u32 = 25;
pub const HRTIM_DTR_SDTF_Msk: u32 = 0x1 << HRTIM_DTR_SDTF_Pos;
pub const HRTIM_DTR_SDTF: u32 = HRTIM_DTR_SDTF_Msk;
pub const HRTIM_DTR_DTFSLK_Pos: u32 = 30;
pub const HRTIM_DTR_DTFSLK_Msk: u32 = 0x1 << HRTIM_DTR_DTFSLK_Pos;
pub const HRTIM_DTR_DTFSLK: u32 = HRTIM_DTR_DTFSLK_Msk;
pub const HRTIM_DTR_DTFLK_Pos: u32 = 31;
pub const HRTIM_DTR_DTFLK_Msk: u32 = 0x1 << HRTIM_DTR_DTFLK_Pos;
pub const HRTIM_DTR_DTFLK: u32 = HRTIM_DTR_DTFLK_Msk;
pub const HRTIM_SET1R_SST_Pos: u32 = 0;
pub const HRTIM_SET1R_SST_Msk: u32 = 0x1 << HRTIM_SET1R_SST_Pos;
pub const HRTIM_SET1R_SST: u32 = HRTIM_SET1R_SST_Msk;
pub const HRTIM_SET1R_RESYNC_Pos: u32 = 1;
pub const HRTIM_SET1R_RESYNC_Msk: u32 = 0x1 << HRTIM_SET1R_RESYNC_Pos;
pub const HRTIM_SET1R_RESYNC: u32 = HRTIM_SET1R_RESYNC_Msk;
pub const HRTIM_SET1R_PER_Pos: u32 = 2;
pub const HRTIM_SET1R_PER_Msk: u32 = 0x1 << HRTIM_SET1R_PER_Pos;
pub const HRTIM_SET1R_PER: u32 = HRTIM_SET1R_PER_Msk;
pub const HRTIM_SET1R_CMP1_Pos: u32 = 3;
pub const HRTIM_SET1R_CMP1_Msk: u32 = 0x1 << HRTIM_SET1R_CMP1_Pos;
pub const HRTIM_SET1R_CMP1: u32 = HRTIM_SET1R_CMP1_Msk;
pub const HRTIM_SET1R_CMP2_Pos: u32 = 4;
pub const HRTIM_SET1R_CMP2_Msk: u32 = 0x1 << HRTIM_SET1R_CMP2_Pos;
pub const HRTIM_SET1R_CMP2: u32 = HRTIM_SET1R_CMP2_Msk;
pub const HRTIM_SET1R_CMP3_Pos: u32 = 5;
pub const HRTIM_SET1R_CMP3_Msk: u32 = 0x1 << HRTIM_SET1R_CMP3_Pos;
pub const HRTIM_SET1R_CMP3: u32 = HRTIM_SET1R_CMP3_Msk;
pub const HRTIM_SET1R_CMP4_Pos: u32 = 6;
pub const HRTIM_SET1R_CMP4_Msk: u32 = 0x1 << HRTIM_SET1R_CMP4_Pos;
pub const HRTIM_SET1R_CMP4: u32 = HRTIM_SET1R_CMP4_Msk;
pub const HRTIM_SET1R_MSTPER_Pos: u32 = 7;
pub const HRTIM_SET1R_MSTPER_Msk: u32 = 0x1 << HRTIM_SET1R_MSTPER_Pos;
pub const HRTIM_SET1R_MSTPER: u32 = HRTIM_SET1R_MSTPER_Msk;
pub const HRTIM_SET1R_MSTCMP1_Pos: u32 = 8;
pub const HRTIM_SET1R_MSTCMP1_Msk: u32 = 0x1 << HRTIM_SET1R_MSTCMP1_Pos;
pub const HRTIM_SET1R_MSTCMP1: u32 = HRTIM_SET1R_MSTCMP1_Msk;
pub const HRTIM_SET1R_MSTCMP2_Pos: u32 = 9;
pub const HRTIM_SET1R_MSTCMP2_Msk: u32 = 0x1 << HRTIM_SET1R_MSTCMP2_Pos;
pub const HRTIM_SET1R_MSTCMP2: u32 = HRTIM_SET1R_MSTCMP2_Msk;
pub const HRTIM_SET1R_MSTCMP3_Pos: u32 = 10;
pub const HRTIM_SET1R_MSTCMP3_Msk: u32 = 0x1 << HRTIM_SET1R_MSTCMP3_Pos;
pub const HRTIM_SET1R_MSTCMP3: u32 = HRTIM_SET1R_MSTCMP3_Msk;
pub const HRTIM_SET1R_MSTCMP4_Pos: u32 = 11;
pub const HRTIM_SET1R_MSTCMP4_Msk: u32 = 0x1 << HRTIM_SET1R_MSTCMP4_Pos;
pub const HRTIM_SET1R_MSTCMP4: u32 = HRTIM_SET1R_MSTCMP4_Msk;
pub const HRTIM_SET1R_TIMEVNT1_Pos: u32 = 12;
pub const HRTIM_SET1R_TIMEVNT1_Msk: u32 = 0x1 << HRTIM_SET1R_TIMEVNT1_Pos;
pub const HRTIM_SET1R_TIMEVNT1: u32 = HRTIM_SET1R_TIMEVNT1_Msk;
pub const HRTIM_SET1R_TIMEVNT2_Pos: u32 = 13;
pub const HRTIM_SET1R_TIMEVNT2_Msk: u32 = 0x1 << HRTIM_SET1R_TIMEVNT2_Pos;
pub const HRTIM_SET1R_TIMEVNT2: u32 = HRTIM_SET1R_TIMEVNT2_Msk;
pub const HRTIM_SET1R_TIMEVNT3_Pos: u32 = 14;
pub const HRTIM_SET1R_TIMEVNT3_Msk: u32 = 0x1 << HRTIM_SET1R_TIMEVNT3_Pos;
pub const HRTIM_SET1R_TIMEVNT3: u32 = HRTIM_SET1R_TIMEVNT3_Msk;
pub const HRTIM_SET1R_TIMEVNT4_Pos: u32 = 15;
pub const HRTIM_SET1R_TIMEVNT4_Msk: u32 = 0x1 << HRTIM_SET1R_TIMEVNT4_Pos;
pub const HRTIM_SET1R_TIMEVNT4: u32 = HRTIM_SET1R_TIMEVNT4_Msk;
pub const HRTIM_SET1R_TIMEVNT5_Pos: u32 = 16;
pub const HRTIM_SET1R_TIMEVNT5_Msk: u32 = 0x1 << HRTIM_SET1R_TIMEVNT5_Pos;
pub const HRTIM_SET1R_TIMEVNT5: u32 = HRTIM_SET1R_TIMEVNT5_Msk;
pub const HRTIM_SET1R_TIMEVNT6_Pos: u32 = 17;
pub const HRTIM_SET1R_TIMEVNT6_Msk: u32 = 0x1 << HRTIM_SET1R_TIMEVNT6_Pos;
pub const HRTIM_SET1R_TIMEVNT6: u32 = HRTIM_SET1R_TIMEVNT6_Msk;
pub const HRTIM_SET1R_TIMEVNT7_Pos: u32 = 18;
pub const HRTIM_SET1R_TIMEVNT7_Msk: u32 = 0x1 << HRTIM_SET1R_TIMEVNT7_Pos;
pub const HRTIM_SET1R_TIMEVNT7: u32 = HRTIM_SET1R_TIMEVNT7_Msk;
pub const HRTIM_SET1R_TIMEVNT8_Pos: u32 = 19;
pub const HRTIM_SET1R_TIMEVNT8_Msk: u32 = 0x1 << HRTIM_SET1R_TIMEVNT8_Pos;
pub const HRTIM_SET1R_TIMEVNT8: u32 = HRTIM_SET1R_TIMEVNT8_Msk;
pub const HRTIM_SET1R_TIMEVNT9_Pos: u32 = 20;
pub const HRTIM_SET1R_TIMEVNT9_Msk: u32 = 0x1 << HRTIM_SET1R_TIMEVNT9_Pos;
pub const HRTIM_SET1R_TIMEVNT9: u32 = HRTIM_SET1R_TIMEVNT9_Msk;
pub const HRTIM_SET1R_EXTVNT1_Pos: u32 = 21;
pub const HRTIM_SET1R_EXTVNT1_Msk: u32 = 0x1 << HRTIM_SET1R_EXTVNT1_Pos;
pub const HRTIM_SET1R_EXTVNT1: u32 = HRTIM_SET1R_EXTVNT1_Msk;
pub const HRTIM_SET1R_EXTVNT2_Pos: u32 = 22;
pub const HRTIM_SET1R_EXTVNT2_Msk: u32 = 0x1 << HRTIM_SET1R_EXTVNT2_Pos;
pub const HRTIM_SET1R_EXTVNT2: u32 = HRTIM_SET1R_EXTVNT2_Msk;
pub const HRTIM_SET1R_EXTVNT3_Pos: u32 = 23;
pub const HRTIM_SET1R_EXTVNT3_Msk: u32 = 0x1 << HRTIM_SET1R_EXTVNT3_Pos;
pub const HRTIM_SET1R_EXTVNT3: u32 = HRTIM_SET1R_EXTVNT3_Msk;
pub const HRTIM_SET1R_EXTVNT4_Pos: u32 = 24;
pub const HRTIM_SET1R_EXTVNT4_Msk: u32 = 0x1 << HRTIM_SET1R_EXTVNT4_Pos;
pub const HRTIM_SET1R_EXTVNT4: u32 = HRTIM_SET1R_EXTVNT4_Msk;
pub const HRTIM_SET1R_EXTVNT5_Pos: u32 = 25;
pub const HRTIM_SET1R_EXTVNT5_Msk: u32 = 0x1 << HRTIM_SET1R_EXTVNT5_Pos;
pub const HRTIM_SET1R_EXTVNT5: u32 = HRTIM_SET1R_EXTVNT5_Msk;
pub const HRTIM_SET1R_EXTVNT6_Pos: u32 = 26;
pub const HRTIM_SET1R_EXTVNT6_Msk: u32 = 0x1 << HRTIM_SET1R_EXTVNT6_Pos;
pub const HRTIM_SET1R_EXTVNT6: u32 = HRTIM_SET1R_EXTVNT6_Msk;
pub const HRTIM_SET1R_EXTVNT7_Pos: u32 = 27;
pub const HRTIM_SET1R_EXTVNT7_Msk: u32 = 0x1 << HRTIM_SET1R_EXTVNT7_Pos;
pub const HRTIM_SET1R_EXTVNT7: u32 = HRTIM_SET1R_EXTVNT7_Msk;
pub const HRTIM_SET1R_EXTVNT8_Pos: u32 = 28;
pub const HRTIM_SET1R_EXTVNT8_Msk: u32 = 0x1 << HRTIM_SET1R_EXTVNT8_Pos;
pub const HRTIM_SET1R_EXTVNT8: u32 = HRTIM_SET1R_EXTVNT8_Msk;
pub const HRTIM_SET1R_EXTVNT9_Pos: u32 = 29;
pub const HRTIM_SET1R_EXTVNT9_Msk: u32 = 0x1 << HRTIM_SET1R_EXTVNT9_Pos;
pub const HRTIM_SET1R_EXTVNT9: u32 = HRTIM_SET1R_EXTVNT9_Msk;
pub const HRTIM_SET1R_EXTVNT10_Pos: u32 = 30;
pub const HRTIM_SET1R_EXTVNT10_Msk: u32 = 0x1 << HRTIM_SET1R_EXTVNT10_Pos;
pub const HRTIM_SET1R_EXTVNT10: u32 = HRTIM_SET1R_EXTVNT10_Msk;
pub const HRTIM_SET1R_UPDATE_Pos: u32 = 31;
pub const HRTIM_SET1R_UPDATE_Msk: u32 = 0x1 << HRTIM_SET1R_UPDATE_Pos;
pub const HRTIM_SET1R_UPDATE: u32 = HRTIM_SET1R_UPDATE_Msk;
pub const HRTIM_RST1R_SRT_Pos: u32 = 0;
pub const HRTIM_RST1R_SRT_Msk: u32 = 0x1 << HRTIM_RST1R_SRT_Pos;
pub const HRTIM_RST1R_SRT: u32 = HRTIM_RST1R_SRT_Msk;
pub const HRTIM_RST1R_RESYNC_Pos: u32 = 1;
pub const HRTIM_RST1R_RESYNC_Msk: u32 = 0x1 << HRTIM_RST1R_RESYNC_Pos;
pub const HRTIM_RST1R_RESYNC: u32 = HRTIM_RST1R_RESYNC_Msk;
pub const HRTIM_RST1R_PER_Pos: u32 = 2;
pub const HRTIM_RST1R_PER_Msk: u32 = 0x1 << HRTIM_RST1R_PER_Pos;
pub const HRTIM_RST1R_PER: u32 = HRTIM_RST1R_PER_Msk;
pub const HRTIM_RST1R_CMP1_Pos: u32 = 3;
pub const HRTIM_RST1R_CMP1_Msk: u32 = 0x1 << HRTIM_RST1R_CMP1_Pos;
pub const HRTIM_RST1R_CMP1: u32 = HRTIM_RST1R_CMP1_Msk;
pub const HRTIM_RST1R_CMP2_Pos: u32 = 4;
pub const HRTIM_RST1R_CMP2_Msk: u32 = 0x1 << HRTIM_RST1R_CMP2_Pos;
pub const HRTIM_RST1R_CMP2: u32 = HRTIM_RST1R_CMP2_Msk;
pub const HRTIM_RST1R_CMP3_Pos: u32 = 5;
pub const HRTIM_RST1R_CMP3_Msk: u32 = 0x1 << HRTIM_RST1R_CMP3_Pos;
pub const HRTIM_RST1R_CMP3: u32 = HRTIM_RST1R_CMP3_Msk;
pub const HRTIM_RST1R_CMP4_Pos: u32 = 6;
pub const HRTIM_RST1R_CMP4_Msk: u32 = 0x1 << HRTIM_RST1R_CMP4_Pos;
pub const HRTIM_RST1R_CMP4: u32 = HRTIM_RST1R_CMP4_Msk;
pub const HRTIM_RST1R_MSTPER_Pos: u32 = 7;
pub const HRTIM_RST1R_MSTPER_Msk: u32 = 0x1 << HRTIM_RST1R_MSTPER_Pos;
pub const HRTIM_RST1R_MSTPER: u32 = HRTIM_RST1R_MSTPER_Msk;
pub const HRTIM_RST1R_MSTCMP1_Pos: u32 = 8;
pub const HRTIM_RST1R_MSTCMP1_Msk: u32 = 0x1 << HRTIM_RST1R_MSTCMP1_Pos;
pub const HRTIM_RST1R_MSTCMP1: u32 = HRTIM_RST1R_MSTCMP1_Msk;
pub const HRTIM_RST1R_MSTCMP2_Pos: u32 = 9;
pub const HRTIM_RST1R_MSTCMP2_Msk: u32 = 0x1 << HRTIM_RST1R_MSTCMP2_Pos;
pub const HRTIM_RST1R_MSTCMP2: u32 = HRTIM_RST1R_MSTCMP2_Msk;
pub const HRTIM_RST1R_MSTCMP3_Pos: u32 = 10;
pub const HRTIM_RST1R_MSTCMP3_Msk: u32 = 0x1 << HRTIM_RST1R_MSTCMP3_Pos;
pub const HRTIM_RST1R_MSTCMP3: u32 = HRTIM_RST1R_MSTCMP3_Msk;
pub const HRTIM_RST1R_MSTCMP4_Pos: u32 = 11;
pub const HRTIM_RST1R_MSTCMP4_Msk: u32 = 0x1 << HRTIM_RST1R_MSTCMP4_Pos;
pub const HRTIM_RST1R_MSTCMP4: u32 = HRTIM_RST1R_MSTCMP4_Msk;
pub const HRTIM_RST1R_TIMEVNT1_Pos: u32 = 12;
pub const HRTIM_RST1R_TIMEVNT1_Msk: u32 = 0x1 << HRTIM_RST1R_TIMEVNT1_Pos;
pub const HRTIM_RST1R_TIMEVNT1: u32 = HRTIM_RST1R_TIMEVNT1_Msk;
pub const HRTIM_RST1R_TIMEVNT2_Pos: u32 = 13;
pub const HRTIM_RST1R_TIMEVNT2_Msk: u32 = 0x1 << HRTIM_RST1R_TIMEVNT2_Pos;
pub const HRTIM_RST1R_TIMEVNT2: u32 = HRTIM_RST1R_TIMEVNT2_Msk;
pub const HRTIM_RST1R_TIMEVNT3_Pos: u32 = 14;
pub const HRTIM_RST1R_TIMEVNT3_Msk: u32 = 0x1 << HRTIM_RST1R_TIMEVNT3_Pos;
pub const HRTIM_RST1R_TIMEVNT3: u32 = HRTIM_RST1R_TIMEVNT3_Msk;
pub const HRTIM_RST1R_TIMEVNT4_Pos: u32 = 15;
pub const HRTIM_RST1R_TIMEVNT4_Msk: u32 = 0x1 << HRTIM_RST1R_TIMEVNT4_Pos;
pub const HRTIM_RST1R_TIMEVNT4: u32 = HRTIM_RST1R_TIMEVNT4_Msk;
pub const HRTIM_RST1R_TIMEVNT5_Pos: u32 = 16;
pub const HRTIM_RST1R_TIMEVNT5_Msk: u32 = 0x1 << HRTIM_RST1R_TIMEVNT5_Pos;
pub const HRTIM_RST1R_TIMEVNT5: u32 = HRTIM_RST1R_TIMEVNT5_Msk;
pub const HRTIM_RST1R_TIMEVNT6_Pos: u32 = 17;
pub const HRTIM_RST1R_TIMEVNT6_Msk: u32 = 0x1 << HRTIM_RST1R_TIMEVNT6_Pos;
pub const HRTIM_RST1R_TIMEVNT6: u32 = HRTIM_RST1R_TIMEVNT6_Msk;
pub const HRTIM_RST1R_TIMEVNT7_Pos: u32 = 18;
pub const HRTIM_RST1R_TIMEVNT7_Msk: u32 = 0x1 << HRTIM_RST1R_TIMEVNT7_Pos;
pub const HRTIM_RST1R_TIMEVNT7: u32 = HRTIM_RST1R_TIMEVNT7_Msk;
pub const HRTIM_RST1R_TIMEVNT8_Pos: u32 = 19;
pub const HRTIM_RST1R_TIMEVNT8_Msk: u32 = 0x1 << HRTIM_RST1R_TIMEVNT8_Pos;
pub const HRTIM_RST1R_TIMEVNT8: u32 = HRTIM_RST1R_TIMEVNT8_Msk;
pub const HRTIM_RST1R_TIMEVNT9_Pos: u32 = 20;
pub const HRTIM_RST1R_TIMEVNT9_Msk: u32 = 0x1 << HRTIM_RST1R_TIMEVNT9_Pos;
pub const HRTIM_RST1R_TIMEVNT9: u32 = HRTIM_RST1R_TIMEVNT9_Msk;
pub const HRTIM_RST1R_EXTVNT1_Pos: u32 = 21;
pub const HRTIM_RST1R_EXTVNT1_Msk: u32 = 0x1 << HRTIM_RST1R_EXTVNT1_Pos;
pub const HRTIM_RST1R_EXTVNT1: u32 = HRTIM_RST1R_EXTVNT1_Msk;
pub const HRTIM_RST1R_EXTVNT2_Pos: u32 = 22;
pub const HRTIM_RST1R_EXTVNT2_Msk: u32 = 0x1 << HRTIM_RST1R_EXTVNT2_Pos;
pub const HRTIM_RST1R_EXTVNT2: u32 = HRTIM_RST1R_EXTVNT2_Msk;
pub const HRTIM_RST1R_EXTVNT3_Pos: u32 = 23;
pub const HRTIM_RST1R_EXTVNT3_Msk: u32 = 0x1 << HRTIM_RST1R_EXTVNT3_Pos;
pub const HRTIM_RST1R_EXTVNT3: u32 = HRTIM_RST1R_EXTVNT3_Msk;
pub const HRTIM_RST1R_EXTVNT4_Pos: u32 = 24;
pub const HRTIM_RST1R_EXTVNT4_Msk: u32 = 0x1 << HRTIM_RST1R_EXTVNT4_Pos;
pub const HRTIM_RST1R_EXTVNT4: u32 = HRTIM_RST1R_EXTVNT4_Msk;
pub const HRTIM_RST1R_EXTVNT5_Pos: u32 = 25;
pub const HRTIM_RST1R_EXTVNT5_Msk: u32 = 0x1 << HRTIM_RST1R_EXTVNT5_Pos;
pub const HRTIM_RST1R_EXTVNT5: u32 = HRTIM_RST1R_EXTVNT5_Msk;
pub const HRTIM_RST1R_EXTVNT6_Pos: u32 = 26;
pub const HRTIM_RST1R_EXTVNT6_Msk: u32 = 0x1 << HRTIM_RST1R_EXTVNT6_Pos;
pub const HRTIM_RST1R_EXTVNT6: u32 = HRTIM_RST1R_EXTVNT6_Msk;
pub const HRTIM_RST1R_EXTVNT7_Pos: u32 = 27;
pub const HRTIM_RST1R_EXTVNT7_Msk: u32 = 0x1 << HRTIM_RST1R_EXTVNT7_Pos;
pub const HRTIM_RST1R_EXTVNT7: u32 = HRTIM_RST1R_EXTVNT7_Msk;
pub const HRTIM_RST1R_EXTVNT8_Pos: u32 = 28;
pub const HRTIM_RST1R_EXTVNT8_Msk: u32 = 0x1 << HRTIM_RST1R_EXTVNT8_Pos;
pub const HRTIM_RST1R_EXTVNT8: u32 = HRTIM_RST1R_EXTVNT8_Msk;
pub const HRTIM_RST1R_EXTVNT9_Pos: u32 = 29;
pub const HRTIM_RST1R_EXTVNT9_Msk: u32 = 0x1 << HRTIM_RST1R_EXTVNT9_Pos;
pub const HRTIM_RST1R_EXTVNT9: u32 = HRTIM_RST1R_EXTVNT9_Msk;
pub const HRTIM_RST1R_EXTVNT10_Pos: u32 = 30;
pub const HRTIM_RST1R_EXTVNT10_Msk: u32 = 0x1 << HRTIM_RST1R_EXTVNT10_Pos;
pub const HRTIM_RST1R_EXTVNT10: u32 = HRTIM_RST1R_EXTVNT10_Msk;
pub const HRTIM_RST1R_UPDATE_Pos: u32 = 31;
pub const HRTIM_RST1R_UPDATE_Msk: u32 = 0x1 << HRTIM_RST1R_UPDATE_Pos;
pub const HRTIM_RST1R_UPDATE: u32 = HRTIM_RST1R_UPDATE_Msk;
pub const HRTIM_SET2R_SST_Pos: u32 = 0;
pub const HRTIM_SET2R_SST_Msk: u32 = 0x1 << HRTIM_SET2R_SST_Pos;
pub const HRTIM_SET2R_SST: u32 = HRTIM_SET2R_SST_Msk;
pub const HRTIM_SET2R_RESYNC_Pos: u32 = 1;
pub const HRTIM_SET2R_RESYNC_Msk: u32 = 0x1 << HRTIM_SET2R_RESYNC_Pos;
pub const HRTIM_SET2R_RESYNC: u32 = HRTIM_SET2R_RESYNC_Msk;
pub const HRTIM_SET2R_PER_Pos: u32 = 2;
pub const HRTIM_SET2R_PER_Msk: u32 = 0x1 << HRTIM_SET2R_PER_Pos;
pub const HRTIM_SET2R_PER: u32 = HRTIM_SET2R_PER_Msk;
pub const HRTIM_SET2R_CMP1_Pos: u32 = 3;
pub const HRTIM_SET2R_CMP1_Msk: u32 = 0x1 << HRTIM_SET2R_CMP1_Pos;
pub const HRTIM_SET2R_CMP1: u32 = HRTIM_SET2R_CMP1_Msk;
pub const HRTIM_SET2R_CMP2_Pos: u32 = 4;
pub const HRTIM_SET2R_CMP2_Msk: u32 = 0x1 << HRTIM_SET2R_CMP2_Pos;
pub const HRTIM_SET2R_CMP2: u32 = HRTIM_SET2R_CMP2_Msk;
pub const HRTIM_SET2R_CMP3_Pos: u32 = 5;
pub const HRTIM_SET2R_CMP3_Msk: u32 = 0x1 << HRTIM_SET2R_CMP3_Pos;
pub const HRTIM_SET2R_CMP3: u32 = HRTIM_SET2R_CMP3_Msk;
pub const HRTIM_SET2R_CMP4_Pos: u32 = 6;
pub const HRTIM_SET2R_CMP4_Msk: u32 = 0x1 << HRTIM_SET2R_CMP4_Pos;
pub const HRTIM_SET2R_CMP4: u32 = HRTIM_SET2R_CMP4_Msk;
pub const HRTIM_SET2R_MSTPER_Pos: u32 = 7;
pub const HRTIM_SET2R_MSTPER_Msk: u32 = 0x1 << HRTIM_SET2R_MSTPER_Pos;
pub const HRTIM_SET2R_MSTPER: u32 = HRTIM_SET2R_MSTPER_Msk;
pub const HRTIM_SET2R_MSTCMP1_Pos: u32 = 8;
pub const HRTIM_SET2R_MSTCMP1_Msk: u32 = 0x1 << HRTIM_SET2R_MSTCMP1_Pos;
pub const HRTIM_SET2R_MSTCMP1: u32 = HRTIM_SET2R_MSTCMP1_Msk;
pub const HRTIM_SET2R_MSTCMP2_Pos: u32 = 9;
pub const HRTIM_SET2R_MSTCMP2_Msk: u32 = 0x1 << HRTIM_SET2R_MSTCMP2_Pos;
pub const HRTIM_SET2R_MSTCMP2: u32 = HRTIM_SET2R_MSTCMP2_Msk;
pub const HRTIM_SET2R_MSTCMP3_Pos: u32 = 10;
pub const HRTIM_SET2R_MSTCMP3_Msk: u32 = 0x1 << HRTIM_SET2R_MSTCMP3_Pos;
pub const HRTIM_SET2R_MSTCMP3: u32 = HRTIM_SET2R_MSTCMP3_Msk;
pub const HRTIM_SET2R_MSTCMP4_Pos: u32 = 11;
pub const HRTIM_SET2R_MSTCMP4_Msk: u32 = 0x1 << HRTIM_SET2R_MSTCMP4_Pos;
pub const HRTIM_SET2R_MSTCMP4: u32 = HRTIM_SET2R_MSTCMP4_Msk;
pub const HRTIM_SET2R_TIMEVNT1_Pos: u32 = 12;
pub const HRTIM_SET2R_TIMEVNT1_Msk: u32 = 0x1 << HRTIM_SET2R_TIMEVNT1_Pos;
pub const HRTIM_SET2R_TIMEVNT1: u32 = HRTIM_SET2R_TIMEVNT1_Msk;
pub const HRTIM_SET2R_TIMEVNT2_Pos: u32 = 13;
pub const HRTIM_SET2R_TIMEVNT2_Msk: u32 = 0x1 << HRTIM_SET2R_TIMEVNT2_Pos;
pub const HRTIM_SET2R_TIMEVNT2: u32 = HRTIM_SET2R_TIMEVNT2_Msk;
pub const HRTIM_SET2R_TIMEVNT3_Pos: u32 = 14;
pub const HRTIM_SET2R_TIMEVNT3_Msk: u32 = 0x1 << HRTIM_SET2R_TIMEVNT3_Pos;
pub const HRTIM_SET2R_TIMEVNT3: u32 = HRTIM_SET2R_TIMEVNT3_Msk;
pub const HRTIM_SET2R_TIMEVNT4_Pos: u32 = 15;
pub const HRTIM_SET2R_TIMEVNT4_Msk: u32 = 0x1 << HRTIM_SET2R_TIMEVNT4_Pos;
pub const HRTIM_SET2R_TIMEVNT4: u32 = HRTIM_SET2R_TIMEVNT4_Msk;
pub const HRTIM_SET2R_TIMEVNT5_Pos: u32 = 16;
pub const HRTIM_SET2R_TIMEVNT5_Msk: u32 = 0x1 << HRTIM_SET2R_TIMEVNT5_Pos;
pub const HRTIM_SET2R_TIMEVNT5: u32 = HRTIM_SET2R_TIMEVNT5_Msk;
pub const HRTIM_SET2R_TIMEVNT6_Pos: u32 = 17;
pub const HRTIM_SET2R_TIMEVNT6_Msk: u32 = 0x1 << HRTIM_SET2R_TIMEVNT6_Pos;
pub const HRTIM_SET2R_TIMEVNT6: u32 = HRTIM_SET2R_TIMEVNT6_Msk;
pub const HRTIM_SET2R_TIMEVNT7_Pos: u32 = 18;
pub const HRTIM_SET2R_TIMEVNT7_Msk: u32 = 0x1 << HRTIM_SET2R_TIMEVNT7_Pos;
pub const HRTIM_SET2R_TIMEVNT7: u32 = HRTIM_SET2R_TIMEVNT7_Msk;
pub const HRTIM_SET2R_TIMEVNT8_Pos: u32 = 19;
pub const HRTIM_SET2R_TIMEVNT8_Msk: u32 = 0x1 << HRTIM_SET2R_TIMEVNT8_Pos;
pub const HRTIM_SET2R_TIMEVNT8: u32 = HRTIM_SET2R_TIMEVNT8_Msk;
pub const HRTIM_SET2R_TIMEVNT9_Pos: u32 = 20;
pub const HRTIM_SET2R_TIMEVNT9_Msk: u32 = 0x1 << HRTIM_SET2R_TIMEVNT9_Pos;
pub const HRTIM_SET2R_TIMEVNT9: u32 = HRTIM_SET2R_TIMEVNT9_Msk;
pub const HRTIM_SET2R_EXTVNT1_Pos: u32 = 21;
pub const HRTIM_SET2R_EXTVNT1_Msk: u32 = 0x1 << HRTIM_SET2R_EXTVNT1_Pos;
pub const HRTIM_SET2R_EXTVNT1: u32 = HRTIM_SET2R_EXTVNT1_Msk;
pub const HRTIM_SET2R_EXTVNT2_Pos: u32 = 22;
pub const HRTIM_SET2R_EXTVNT2_Msk: u32 = 0x1 << HRTIM_SET2R_EXTVNT2_Pos;
pub const HRTIM_SET2R_EXTVNT2: u32 = HRTIM_SET2R_EXTVNT2_Msk;
pub const HRTIM_SET2R_EXTVNT3_Pos: u32 = 23;
pub const HRTIM_SET2R_EXTVNT3_Msk: u32 = 0x1 << HRTIM_SET2R_EXTVNT3_Pos;
pub const HRTIM_SET2R_EXTVNT3: u32 = HRTIM_SET2R_EXTVNT3_Msk;
pub const HRTIM_SET2R_EXTVNT4_Pos: u32 = 24;
pub const HRTIM_SET2R_EXTVNT4_Msk: u32 = 0x1 << HRTIM_SET2R_EXTVNT4_Pos;
pub const HRTIM_SET2R_EXTVNT4: u32 = HRTIM_SET2R_EXTVNT4_Msk;
pub const HRTIM_SET2R_EXTVNT5_Pos: u32 = 25;
pub const HRTIM_SET2R_EXTVNT5_Msk: u32 = 0x1 << HRTIM_SET2R_EXTVNT5_Pos;
pub const HRTIM_SET2R_EXTVNT5: u32 = HRTIM_SET2R_EXTVNT5_Msk;
pub const HRTIM_SET2R_EXTVNT6_Pos: u32 = 26;
pub const HRTIM_SET2R_EXTVNT6_Msk: u32 = 0x1 << HRTIM_SET2R_EXTVNT6_Pos;
pub const HRTIM_SET2R_EXTVNT6: u32 = HRTIM_SET2R_EXTVNT6_Msk;
pub const HRTIM_SET2R_EXTVNT7_Pos: u32 = 27;
pub const HRTIM_SET2R_EXTVNT7_Msk: u32 = 0x1 << HRTIM_SET2R_EXTVNT7_Pos;
pub const HRTIM_SET2R_EXTVNT7: u32 = HRTIM_SET2R_EXTVNT7_Msk;
pub const HRTIM_SET2R_EXTVNT8_Pos: u32 = 28;
pub const HRTIM_SET2R_EXTVNT8_Msk: u32 = 0x1 << HRTIM_SET2R_EXTVNT8_Pos;
pub const HRTIM_SET2R_EXTVNT8: u32 = HRTIM_SET2R_EXTVNT8_Msk;
pub const HRTIM_SET2R_EXTVNT9_Pos: u32 = 29;
pub const HRTIM_SET2R_EXTVNT9_Msk: u32 = 0x1 << HRTIM_SET2R_EXTVNT9_Pos;
pub const HRTIM_SET2R_EXTVNT9: u32 = HRTIM_SET2R_EXTVNT9_Msk;
pub const HRTIM_SET2R_EXTVNT10_Pos: u32 = 30;
pub const HRTIM_SET2R_EXTVNT10_Msk: u32 = 0x1 << HRTIM_SET2R_EXTVNT10_Pos;
pub const HRTIM_SET2R_EXTVNT10: u32 = HRTIM_SET2R_EXTVNT10_Msk;
pub const HRTIM_SET2R_UPDATE_Pos: u32 = 31;
pub const HRTIM_SET2R_UPDATE_Msk: u32 = 0x1 << HRTIM_SET2R_UPDATE_Pos;
pub const HRTIM_SET2R_UPDATE: u32 = HRTIM_SET2R_UPDATE_Msk;
pub const HRTIM_RST2R_SRT_Pos: u32 = 0;
pub const HRTIM_RST2R_SRT_Msk: u32 = 0x1 << HRTIM_RST2R_SRT_Pos;
pub const HRTIM_RST2R_SRT: u32 = HRTIM_RST2R_SRT_Msk;
pub const HRTIM_RST2R_RESYNC_Pos: u32 = 1;
pub const HRTIM_RST2R_RESYNC_Msk: u32 = 0x1 << HRTIM_RST2R_RESYNC_Pos;
pub const HRTIM_RST2R_RESYNC: u32 = HRTIM_RST2R_RESYNC_Msk;
pub const HRTIM_RST2R_PER_Pos: u32 = 2;
pub const HRTIM_RST2R_PER_Msk: u32 = 0x1 << HRTIM_RST2R_PER_Pos;
pub const HRTIM_RST2R_PER: u32 = HRTIM_RST2R_PER_Msk;
pub const HRTIM_RST2R_CMP1_Pos: u32 = 3;
pub const HRTIM_RST2R_CMP1_Msk: u32 = 0x1 << HRTIM_RST2R_CMP1_Pos;
pub const HRTIM_RST2R_CMP1: u32 = HRTIM_RST2R_CMP1_Msk;
pub const HRTIM_RST2R_CMP2_Pos: u32 = 4;
pub const HRTIM_RST2R_CMP2_Msk: u32 = 0x1 << HRTIM_RST2R_CMP2_Pos;
pub const HRTIM_RST2R_CMP2: u32 = HRTIM_RST2R_CMP2_Msk;
pub const HRTIM_RST2R_CMP3_Pos: u32 = 5;
pub const HRTIM_RST2R_CMP3_Msk: u32 = 0x1 << HRTIM_RST2R_CMP3_Pos;
pub const HRTIM_RST2R_CMP3: u32 = HRTIM_RST2R_CMP3_Msk;
pub const HRTIM_RST2R_CMP4_Pos: u32 = 6;
pub const HRTIM_RST2R_CMP4_Msk: u32 = 0x1 << HRTIM_RST2R_CMP4_Pos;
pub const HRTIM_RST2R_CMP4: u32 = HRTIM_RST2R_CMP4_Msk;
pub const HRTIM_RST2R_MSTPER_Pos: u32 = 7;
pub const HRTIM_RST2R_MSTPER_Msk: u32 = 0x1 << HRTIM_RST2R_MSTPER_Pos;
pub const HRTIM_RST2R_MSTPER: u32 = HRTIM_RST2R_MSTPER_Msk;
pub const HRTIM_RST2R_MSTCMP1_Pos: u32 = 8;
pub const HRTIM_RST2R_MSTCMP1_Msk: u32 = 0x1 << HRTIM_RST2R_MSTCMP1_Pos;
pub const HRTIM_RST2R_MSTCMP1: u32 = HRTIM_RST2R_MSTCMP1_Msk;
pub const HRTIM_RST2R_MSTCMP2_Pos: u32 = 9;
pub const HRTIM_RST2R_MSTCMP2_Msk: u32 = 0x1 << HRTIM_RST2R_MSTCMP2_Pos;
pub const HRTIM_RST2R_MSTCMP2: u32 = HRTIM_RST2R_MSTCMP2_Msk;
pub const HRTIM_RST2R_MSTCMP3_Pos: u32 = 10;
pub const HRTIM_RST2R_MSTCMP3_Msk: u32 = 0x1 << HRTIM_RST2R_MSTCMP3_Pos;
pub const HRTIM_RST2R_MSTCMP3: u32 = HRTIM_RST2R_MSTCMP3_Msk;
pub const HRTIM_RST2R_MSTCMP4_Pos: u32 = 11;
pub const HRTIM_RST2R_MSTCMP4_Msk: u32 = 0x1 << HRTIM_RST2R_MSTCMP4_Pos;
pub const HRTIM_RST2R_MSTCMP4: u32 = HRTIM_RST2R_MSTCMP4_Msk;
pub const HRTIM_RST2R_TIMEVNT1_Pos: u32 = 12;
pub const HRTIM_RST2R_TIMEVNT1_Msk: u32 = 0x1 << HRTIM_RST2R_TIMEVNT1_Pos;
pub const HRTIM_RST2R_TIMEVNT1: u32 = HRTIM_RST2R_TIMEVNT1_Msk;
pub const HRTIM_RST2R_TIMEVNT2_Pos: u32 = 13;
pub const HRTIM_RST2R_TIMEVNT2_Msk: u32 = 0x1 << HRTIM_RST2R_TIMEVNT2_Pos;
pub const HRTIM_RST2R_TIMEVNT2: u32 = HRTIM_RST2R_TIMEVNT2_Msk;
pub const HRTIM_RST2R_TIMEVNT3_Pos: u32 = 14;
pub const HRTIM_RST2R_TIMEVNT3_Msk: u32 = 0x1 << HRTIM_RST2R_TIMEVNT3_Pos;
pub const HRTIM_RST2R_TIMEVNT3: u32 = HRTIM_RST2R_TIMEVNT3_Msk;
pub const HRTIM_RST2R_TIMEVNT4_Pos: u32 = 15;
pub const HRTIM_RST2R_TIMEVNT4_Msk: u32 = 0x1 << HRTIM_RST2R_TIMEVNT4_Pos;
pub const HRTIM_RST2R_TIMEVNT4: u32 = HRTIM_RST2R_TIMEVNT4_Msk;
pub const HRTIM_RST2R_TIMEVNT5_Pos: u32 = 16;
pub const HRTIM_RST2R_TIMEVNT5_Msk: u32 = 0x1 << HRTIM_RST2R_TIMEVNT5_Pos;
pub const HRTIM_RST2R_TIMEVNT5: u32 = HRTIM_RST2R_TIMEVNT5_Msk;
pub const HRTIM_RST2R_TIMEVNT6_Pos: u32 = 17;
pub const HRTIM_RST2R_TIMEVNT6_Msk: u32 = 0x1 << HRTIM_RST2R_TIMEVNT6_Pos;
pub const HRTIM_RST2R_TIMEVNT6: u32 = HRTIM_RST2R_TIMEVNT6_Msk;
pub const HRTIM_RST2R_TIMEVNT7_Pos: u32 = 18;
pub const HRTIM_RST2R_TIMEVNT7_Msk: u32 = 0x1 << HRTIM_RST2R_TIMEVNT7_Pos;
pub const HRTIM_RST2R_TIMEVNT7: u32 = HRTIM_RST2R_TIMEVNT7_Msk;
pub const HRTIM_RST2R_TIMEVNT8_Pos: u32 = 19;
pub const HRTIM_RST2R_TIMEVNT8_Msk: u32 = 0x1 << HRTIM_RST2R_TIMEVNT8_Pos;
pub const HRTIM_RST2R_TIMEVNT8: u32 = HRTIM_RST2R_TIMEVNT8_Msk;
pub const HRTIM_RST2R_TIMEVNT9_Pos: u32 = 20;
pub const HRTIM_RST2R_TIMEVNT9_Msk: u32 = 0x1 << HRTIM_RST2R_TIMEVNT9_Pos;
pub const HRTIM_RST2R_TIMEVNT9: u32 = HRTIM_RST2R_TIMEVNT9_Msk;
pub const HRTIM_RST2R_EXTVNT1_Pos: u32 = 21;
pub const HRTIM_RST2R_EXTVNT1_Msk: u32 = 0x1 << HRTIM_RST2R_EXTVNT1_Pos;
pub const HRTIM_RST2R_EXTVNT1: u32 = HRTIM_RST2R_EXTVNT1_Msk;
pub const HRTIM_RST2R_EXTVNT2_Pos: u32 = 22;
pub const HRTIM_RST2R_EXTVNT2_Msk: u32 = 0x1 << HRTIM_RST2R_EXTVNT2_Pos;
pub const HRTIM_RST2R_EXTVNT2: u32 = HRTIM_RST2R_EXTVNT2_Msk;
pub const HRTIM_RST2R_EXTVNT3_Pos: u32 = 23;
pub const HRTIM_RST2R_EXTVNT3_Msk: u32 = 0x1 << HRTIM_RST2R_EXTVNT3_Pos;
pub const HRTIM_RST2R_EXTVNT3: u32 = HRTIM_RST2R_EXTVNT3_Msk;
pub const HRTIM_RST2R_EXTVNT4_Pos: u32 = 24;
pub const HRTIM_RST2R_EXTVNT4_Msk: u32 = 0x1 << HRTIM_RST2R_EXTVNT4_Pos;
pub const HRTIM_RST2R_EXTVNT4: u32 = HRTIM_RST2R_EXTVNT4_Msk;
pub const HRTIM_RST2R_EXTVNT5_Pos: u32 = 25;
pub const HRTIM_RST2R_EXTVNT5_Msk: u32 = 0x1 << HRTIM_RST2R_EXTVNT5_Pos;
pub const HRTIM_RST2R_EXTVNT5: u32 = HRTIM_RST2R_EXTVNT5_Msk;
pub const HRTIM_RST2R_EXTVNT6_Pos: u32 = 26;
pub const HRTIM_RST2R_EXTVNT6_Msk: u32 = 0x1 << HRTIM_RST2R_EXTVNT6_Pos;
pub const HRTIM_RST2R_EXTVNT6: u32 = HRTIM_RST2R_EXTVNT6_Msk;
pub const HRTIM_RST2R_EXTVNT7_Pos: u32 = 27;
pub const HRTIM_RST2R_EXTVNT7_Msk: u32 = 0x1 << HRTIM_RST2R_EXTVNT7_Pos;
pub const HRTIM_RST2R_EXTVNT7: u32 = HRTIM_RST2R_EXTVNT7_Msk;
pub const HRTIM_RST2R_EXTVNT8_Pos: u32 = 28;
pub const HRTIM_RST2R_EXTVNT8_Msk: u32 = 0x1 << HRTIM_RST2R_EXTVNT8_Pos;
pub const HRTIM_RST2R_EXTVNT8: u32 = HRTIM_RST2R_EXTVNT8_Msk;
pub const HRTIM_RST2R_EXTVNT9_Pos: u32 = 29;
pub const HRTIM_RST2R_EXTVNT9_Msk: u32 = 0x1 << HRTIM_RST2R_EXTVNT9_Pos;
pub const HRTIM_RST2R_EXTVNT9: u32 = HRTIM_RST2R_EXTVNT9_Msk;
pub const HRTIM_RST2R_EXTVNT10_Pos: u32 = 30;
pub const HRTIM_RST2R_EXTVNT10_Msk: u32 = 0x1 << HRTIM_RST2R_EXTVNT10_Pos;
pub const HRTIM_RST2R_EXTVNT10: u32 = HRTIM_RST2R_EXTVNT10_Msk;
pub const HRTIM_RST2R_UPDATE_Pos: u32 = 31;
pub const HRTIM_RST2R_UPDATE_Msk: u32 = 0x1 << HRTIM_RST2R_UPDATE_Pos;
pub const HRTIM_RST2R_UPDATE: u32 = HRTIM_RST2R_UPDATE_Msk;
pub const HRTIM_EEFR1_EE1LTCH_Pos: u32 = 0;
pub const HRTIM_EEFR1_EE1LTCH_Msk: u32 = 0x1 << HRTIM_EEFR1_EE1LTCH_Pos;
pub const HRTIM_EEFR1_EE1LTCH: u32 = HRTIM_EEFR1_EE1LTCH_Msk;
pub const HRTIM_EEFR1_EE1FLTR_Pos: u32 = 1;
pub const HRTIM_EEFR1_EE1FLTR_Msk: u32 = 0xF << HRTIM_EEFR1_EE1FLTR_Pos;
pub const HRTIM_EEFR1_EE1FLTR: u32 = HRTIM_EEFR1_EE1FLTR_Msk;
pub const HRTIM_EEFR1_EE1FLTR_0: u32 = 0x1 << HRTIM_EEFR1_EE1FLTR_Pos;
pub const HRTIM_EEFR1_EE1FLTR_1: u32 = 0x2 << HRTIM_EEFR1_EE1FLTR_Pos;
pub const HRTIM_EEFR1_EE1FLTR_2: u32 = 0x4 << HRTIM_EEFR1_EE1FLTR_Pos;
pub const HRTIM_EEFR1_EE1FLTR_3: u32 = 0x8 << HRTIM_EEFR1_EE1FLTR_Pos;
pub const HRTIM_EEFR1_EE2LTCH_Pos: u32 = 6;
pub const HRTIM_EEFR1_EE2LTCH_Msk: u32 = 0x1 << HRTIM_EEFR1_EE2LTCH_Pos;
pub const HRTIM_EEFR1_EE2LTCH: u32 = HRTIM_EEFR1_EE2LTCH_Msk;
pub const HRTIM_EEFR1_EE2FLTR_Pos: u32 = 7;
pub const HRTIM_EEFR1_EE2FLTR_Msk: u32 = 0xF << HRTIM_EEFR1_EE2FLTR_Pos;
pub const HRTIM_EEFR1_EE2FLTR: u32 = HRTIM_EEFR1_EE2FLTR_Msk;
pub const HRTIM_EEFR1_EE2FLTR_0: u32 = 0x1 << HRTIM_EEFR1_EE2FLTR_Pos;
pub const HRTIM_EEFR1_EE2FLTR_1: u32 = 0x2 << HRTIM_EEFR1_EE2FLTR_Pos;
pub const HRTIM_EEFR1_EE2FLTR_2: u32 = 0x4 << HRTIM_EEFR1_EE2FLTR_Pos;
pub const HRTIM_EEFR1_EE2FLTR_3: u32 = 0x8 << HRTIM_EEFR1_EE2FLTR_Pos;
pub const HRTIM_EEFR1_EE3LTCH_Pos: u32 = 12;
pub const HRTIM_EEFR1_EE3LTCH_Msk: u32 = 0x1 << HRTIM_EEFR1_EE3LTCH_Pos;
pub const HRTIM_EEFR1_EE3LTCH: u32 = HRTIM_EEFR1_EE3LTCH_Msk;
pub const HRTIM_EEFR1_EE3FLTR_Pos: u32 = 13;
pub const HRTIM_EEFR1_EE3FLTR_Msk: u32 = 0xF << HRTIM_EEFR1_EE3FLTR_Pos;
pub const HRTIM_EEFR1_EE3FLTR: u32 = HRTIM_EEFR1_EE3FLTR_Msk;
pub const HRTIM_EEFR1_EE3FLTR_0: u32 = 0x1 << HRTIM_EEFR1_EE3FLTR_Pos;
pub const HRTIM_EEFR1_EE3FLTR_1: u32 = 0x2 << HRTIM_EEFR1_EE3FLTR_Pos;
pub const HRTIM_EEFR1_EE3FLTR_2: u32 = 0x4 << HRTIM_EEFR1_EE3FLTR_Pos;
pub const HRTIM_EEFR1_EE3FLTR_3: u32 = 0x8 << HRTIM_EEFR1_EE3FLTR_Pos;
pub const HRTIM_EEFR1_EE4LTCH_Pos: u32 = 18;
pub const HRTIM_EEFR1_EE4LTCH_Msk: u32 = 0x1 << HRTIM_EEFR1_EE4LTCH_Pos;
pub const HRTIM_EEFR1_EE4LTCH: u32 = HRTIM_EEFR1_EE4LTCH_Msk;
pub const HRTIM_EEFR1_EE4FLTR_Pos: u32 = 19;
pub const HRTIM_EEFR1_EE4FLTR_Msk: u32 = 0xF << HRTIM_EEFR1_EE4FLTR_Pos;
pub const HRTIM_EEFR1_EE4FLTR: u32 = HRTIM_EEFR1_EE4FLTR_Msk;
pub const HRTIM_EEFR1_EE4FLTR_0: u32 = 0x1 << HRTIM_EEFR1_EE4FLTR_Pos;
pub const HRTIM_EEFR1_EE4FLTR_1: u32 = 0x2 << HRTIM_EEFR1_EE4FLTR_Pos;
pub const HRTIM_EEFR1_EE4FLTR_2: u32 = 0x4 << HRTIM_EEFR1_EE4FLTR_Pos;
pub const HRTIM_EEFR1_EE4FLTR_3: u32 = 0x8 << HRTIM_EEFR1_EE4FLTR_Pos;
pub const HRTIM_EEFR1_EE5LTCH_Pos: u32 = 24;
pub const HRTIM_EEFR1_EE5LTCH_Msk: u32 = 0x1 << HRTIM_EEFR1_EE5LTCH_Pos;
pub const HRTIM_EEFR1_EE5LTCH: u32 = HRTIM_EEFR1_EE5LTCH_Msk;
pub const HRTIM_EEFR1_EE5FLTR_Pos: u32 = 25;
pub const HRTIM_EEFR1_EE5FLTR_Msk: u32 = 0xF << HRTIM_EEFR1_EE5FLTR_Pos;
pub const HRTIM_EEFR1_EE5FLTR: u32 = HRTIM_EEFR1_EE5FLTR_Msk;
pub const HRTIM_EEFR1_EE5FLTR_0: u32 = 0x1 << HRTIM_EEFR1_EE5FLTR_Pos;
pub const HRTIM_EEFR1_EE5FLTR_1: u32 = 0x2 << HRTIM_EEFR1_EE5FLTR_Pos;
pub const HRTIM_EEFR1_EE5FLTR_2: u32 = 0x4 << HRTIM_EEFR1_EE5FLTR_Pos;
pub const HRTIM_EEFR1_EE5FLTR_3: u32 = 0x8 << HRTIM_EEFR1_EE5FLTR_Pos;
pub const HRTIM_EEFR2_EE6LTCH_Pos: u32 = 0;
pub const HRTIM_EEFR2_EE6LTCH_Msk: u32 = 0x1 << HRTIM_EEFR2_EE6LTCH_Pos;
pub const HRTIM_EEFR2_EE6LTCH: u32 = HRTIM_EEFR2_EE6LTCH_Msk;
pub const HRTIM_EEFR2_EE6FLTR_Pos: u32 = 1;
pub const HRTIM_EEFR2_EE6FLTR_Msk: u32 = 0xF << HRTIM_EEFR2_EE6FLTR_Pos;
pub const HRTIM_EEFR2_EE6FLTR: u32 = HRTIM_EEFR2_EE6FLTR_Msk;
pub const HRTIM_EEFR2_EE6FLTR_0: u32 = 0x1 << HRTIM_EEFR2_EE6FLTR_Pos;
pub const HRTIM_EEFR2_EE6FLTR_1: u32 = 0x2 << HRTIM_EEFR2_EE6FLTR_Pos;
pub const HRTIM_EEFR2_EE6FLTR_2: u32 = 0x4 << HRTIM_EEFR2_EE6FLTR_Pos;
pub const HRTIM_EEFR2_EE6FLTR_3: u32 = 0x8 << HRTIM_EEFR2_EE6FLTR_Pos;
pub const HRTIM_EEFR2_EE7LTCH_Pos: u32 = 6;
pub const HRTIM_EEFR2_EE7LTCH_Msk: u32 = 0x1 << HRTIM_EEFR2_EE7LTCH_Pos;
pub const HRTIM_EEFR2_EE7LTCH: u32 = HRTIM_EEFR2_EE7LTCH_Msk;
pub const HRTIM_EEFR2_EE7FLTR_Pos: u32 = 7;
pub const HRTIM_EEFR2_EE7FLTR_Msk: u32 = 0xF << HRTIM_EEFR2_EE7FLTR_Pos;
pub const HRTIM_EEFR2_EE7FLTR: u32 = HRTIM_EEFR2_EE7FLTR_Msk;
pub const HRTIM_EEFR2_EE7FLTR_0: u32 = 0x1 << HRTIM_EEFR2_EE7FLTR_Pos;
pub const HRTIM_EEFR2_EE7FLTR_1: u32 = 0x2 << HRTIM_EEFR2_EE7FLTR_Pos;
pub const HRTIM_EEFR2_EE7FLTR_2: u32 = 0x4 << HRTIM_EEFR2_EE7FLTR_Pos;
pub const HRTIM_EEFR2_EE7FLTR_3: u32 = 0x8 << HRTIM_EEFR2_EE7FLTR_Pos;
pub const HRTIM_EEFR2_EE8LTCH_Pos: u32 = 12;
pub const HRTIM_EEFR2_EE8LTCH_Msk: u32 = 0x1 << HRTIM_EEFR2_EE8LTCH_Pos;
pub const HRTIM_EEFR2_EE8LTCH: u32 = HRTIM_EEFR2_EE8LTCH_Msk;
pub const HRTIM_EEFR2_EE8FLTR_Pos: u32 = 13;
pub const HRTIM_EEFR2_EE8FLTR_Msk: u32 = 0xF << HRTIM_EEFR2_EE8FLTR_Pos;
pub const HRTIM_EEFR2_EE8FLTR: u32 = HRTIM_EEFR2_EE8FLTR_Msk;
pub const HRTIM_EEFR2_EE8FLTR_0: u32 = 0x1 << HRTIM_EEFR2_EE8FLTR_Pos;
pub const HRTIM_EEFR2_EE8FLTR_1: u32 = 0x2 << HRTIM_EEFR2_EE8FLTR_Pos;
pub const HRTIM_EEFR2_EE8FLTR_2: u32 = 0x4 << HRTIM_EEFR2_EE8FLTR_Pos;
pub const HRTIM_EEFR2_EE8FLTR_3: u32 = 0x8 << HRTIM_EEFR2_EE8FLTR_Pos;
pub const HRTIM_EEFR2_EE9LTCH_Pos: u32 = 18;
pub const HRTIM_EEFR2_EE9LTCH_Msk: u32 = 0x1 << HRTIM_EEFR2_EE9LTCH_Pos;
pub const HRTIM_EEFR2_EE9LTCH: u32 = HRTIM_EEFR2_EE9LTCH_Msk;
pub const HRTIM_EEFR2_EE9FLTR_Pos: u32 = 19;
pub const HRTIM_EEFR2_EE9FLTR_Msk: u32 = 0xF << HRTIM_EEFR2_EE9FLTR_Pos;
pub const HRTIM_EEFR2_EE9FLTR: u32 = HRTIM_EEFR2_EE9FLTR_Msk;
pub const HRTIM_EEFR2_EE9FLTR_0: u32 = 0x1 << HRTIM_EEFR2_EE9FLTR_Pos;
pub const HRTIM_EEFR2_EE9FLTR_1: u32 = 0x2 << HRTIM_EEFR2_EE9FLTR_Pos;
pub const HRTIM_EEFR2_EE9FLTR_2: u32 = 0x4 << HRTIM_EEFR2_EE9FLTR_Pos;
pub const HRTIM_EEFR2_EE9FLTR_3: u32 = 0x8 << HRTIM_EEFR2_EE9FLTR_Pos;
pub const HRTIM_EEFR2_EE10LTCH_Pos: u32 = 24;
pub const HRTIM_EEFR2_EE10LTCH_Msk: u32 = 0x1 << HRTIM_EEFR2_EE10LTCH_Pos;
pub const HRTIM_EEFR2_EE10LTCH: u32 = HRTIM_EEFR2_EE10LTCH_Msk;
pub const HRTIM_EEFR2_EE10FLTR_Pos: u32 = 25;
pub const HRTIM_EEFR2_EE10FLTR_Msk: u32 = 0xF << HRTIM_EEFR2_EE10FLTR_Pos;
pub const HRTIM_EEFR2_EE10FLTR: u32 = HRTIM_EEFR2_EE10FLTR_Msk;
pub const HRTIM_EEFR2_EE10FLTR_0: u32 = 0x1 << HRTIM_EEFR2_EE10FLTR_Pos;
pub const HRTIM_EEFR2_EE10FLTR_1: u32 = 0x2 << HRTIM_EEFR2_EE10FLTR_Pos;
pub const HRTIM_EEFR2_EE10FLTR_2: u32 = 0x4 << HRTIM_EEFR2_EE10FLTR_Pos;
pub const HRTIM_EEFR2_EE10FLTR_3: u32 = 0x8 << HRTIM_EEFR2_EE10FLTR_Pos;
pub const HRTIM_RSTR_UPDATE_Pos: u32 = 1;
pub const HRTIM_RSTR_UPDATE_Msk: u32 = 0x1 << HRTIM_RSTR_UPDATE_Pos;
pub const HRTIM_RSTR_UPDATE: u32 = HRTIM_RSTR_UPDATE_Msk;
pub const HRTIM_RSTR_CMP2_Pos: u32 = 2;
pub const HRTIM_RSTR_CMP2_Msk: u32 = 0x1 << HRTIM_RSTR_CMP2_Pos;
pub const HRTIM_RSTR_CMP2: u32 = HRTIM_RSTR_CMP2_Msk;
pub const HRTIM_RSTR_CMP4_Pos: u32 = 3;
pub const HRTIM_RSTR_CMP4_Msk: u32 = 0x1 << HRTIM_RSTR_CMP4_Pos;
pub const HRTIM_RSTR_CMP4: u32 = HRTIM_RSTR_CMP4_Msk;
pub const HRTIM_RSTR_MSTPER_Pos: u32 = 4;
pub const HRTIM_RSTR_MSTPER_Msk: u32 = 0x1 << HRTIM_RSTR_MSTPER_Pos;
pub const HRTIM_RSTR_MSTPER: u32 = HRTIM_RSTR_MSTPER_Msk;
pub const HRTIM_RSTR_MSTCMP1_Pos: u32 = 5;
pub const HRTIM_RSTR_MSTCMP1_Msk: u32 = 0x1 << HRTIM_RSTR_MSTCMP1_Pos;
pub const HRTIM_RSTR_MSTCMP1: u32 = HRTIM_RSTR_MSTCMP1_Msk;
pub const HRTIM_RSTR_MSTCMP2_Pos: u32 = 6;
pub const HRTIM_RSTR_MSTCMP2_Msk: u32 = 0x1 << HRTIM_RSTR_MSTCMP2_Pos;
pub const HRTIM_RSTR_MSTCMP2: u32 = HRTIM_RSTR_MSTCMP2_Msk;
pub const HRTIM_RSTR_MSTCMP3_Pos: u32 = 7;
pub const HRTIM_RSTR_MSTCMP3_Msk: u32 = 0x1 << HRTIM_RSTR_MSTCMP3_Pos;
pub const HRTIM_RSTR_MSTCMP3: u32 = HRTIM_RSTR_MSTCMP3_Msk;
pub const HRTIM_RSTR_MSTCMP4_Pos: u32 = 8;
pub const HRTIM_RSTR_MSTCMP4_Msk: u32 = 0x1 << HRTIM_RSTR_MSTCMP4_Pos;
pub const HRTIM_RSTR_MSTCMP4: u32 = HRTIM_RSTR_MSTCMP4_Msk;
pub const HRTIM_RSTR_EXTEVNT1_Pos: u32 = 9;
pub const HRTIM_RSTR_EXTEVNT1_Msk: u32 = 0x1 << HRTIM_RSTR_EXTEVNT1_Pos;
pub const HRTIM_RSTR_EXTEVNT1: u32 = HRTIM_RSTR_EXTEVNT1_Msk;
pub const HRTIM_RSTR_EXTEVNT2_Pos: u32 = 10;
pub const HRTIM_RSTR_EXTEVNT2_Msk: u32 = 0x1 << HRTIM_RSTR_EXTEVNT2_Pos;
pub const HRTIM_RSTR_EXTEVNT2: u32 = HRTIM_RSTR_EXTEVNT2_Msk;
pub const HRTIM_RSTR_EXTEVNT3_Pos: u32 = 11;
pub const HRTIM_RSTR_EXTEVNT3_Msk: u32 = 0x1 << HRTIM_RSTR_EXTEVNT3_Pos;
pub const HRTIM_RSTR_EXTEVNT3: u32 = HRTIM_RSTR_EXTEVNT3_Msk;
pub const HRTIM_RSTR_EXTEVNT4_Pos: u32 = 12;
pub const HRTIM_RSTR_EXTEVNT4_Msk: u32 = 0x1 << HRTIM_RSTR_EXTEVNT4_Pos;
pub const HRTIM_RSTR_EXTEVNT4: u32 = HRTIM_RSTR_EXTEVNT4_Msk;
pub const HRTIM_RSTR_EXTEVNT5_Pos: u32 = 13;
pub const HRTIM_RSTR_EXTEVNT5_Msk: u32 = 0x1 << HRTIM_RSTR_EXTEVNT5_Pos;
pub const HRTIM_RSTR_EXTEVNT5: u32 = HRTIM_RSTR_EXTEVNT5_Msk;
pub const HRTIM_RSTR_EXTEVNT6_Pos: u32 = 14;
pub const HRTIM_RSTR_EXTEVNT6_Msk: u32 = 0x1 << HRTIM_RSTR_EXTEVNT6_Pos;
pub const HRTIM_RSTR_EXTEVNT6: u32 = HRTIM_RSTR_EXTEVNT6_Msk;
pub const HRTIM_RSTR_EXTEVNT7_Pos: u32 = 15;
pub const HRTIM_RSTR_EXTEVNT7_Msk: u32 = 0x1 << HRTIM_RSTR_EXTEVNT7_Pos;
pub const HRTIM_RSTR_EXTEVNT7: u32 = HRTIM_RSTR_EXTEVNT7_Msk;
pub const HRTIM_RSTR_EXTEVNT8_Pos: u32 = 16;
pub const HRTIM_RSTR_EXTEVNT8_Msk: u32 = 0x1 << HRTIM_RSTR_EXTEVNT8_Pos;
pub const HRTIM_RSTR_EXTEVNT8: u32 = HRTIM_RSTR_EXTEVNT8_Msk;
pub const HRTIM_RSTR_EXTEVNT9_Pos: u32 = 17;
pub const HRTIM_RSTR_EXTEVNT9_Msk: u32 = 0x1 << HRTIM_RSTR_EXTEVNT9_Pos;
pub const HRTIM_RSTR_EXTEVNT9: u32 = HRTIM_RSTR_EXTEVNT9_Msk;
pub const HRTIM_RSTR_EXTEVNT10_Pos: u32 = 18;
pub const HRTIM_RSTR_EXTEVNT10_Msk: u32 = 0x1 << HRTIM_RSTR_EXTEVNT10_Pos;
pub const HRTIM_RSTR_EXTEVNT10: u32 = HRTIM_RSTR_EXTEVNT10_Msk;
pub const HRTIM_RSTR_TIMBCMP1_Pos: u32 = 19;
pub const HRTIM_RSTR_TIMBCMP1_Msk: u32 = 0x1 << HRTIM_RSTR_TIMBCMP1_Pos;
pub const HRTIM_RSTR_TIMBCMP1: u32 = HRTIM_RSTR_TIMBCMP1_Msk;
pub const HRTIM_RSTR_TIMBCMP2_Pos: u32 = 20;
pub const HRTIM_RSTR_TIMBCMP2_Msk: u32 = 0x1 << HRTIM_RSTR_TIMBCMP2_Pos;
pub const HRTIM_RSTR_TIMBCMP2: u32 = HRTIM_RSTR_TIMBCMP2_Msk;
pub const HRTIM_RSTR_TIMBCMP4_Pos: u32 = 21;
pub const HRTIM_RSTR_TIMBCMP4_Msk: u32 = 0x1 << HRTIM_RSTR_TIMBCMP4_Pos;
pub const HRTIM_RSTR_TIMBCMP4: u32 = HRTIM_RSTR_TIMBCMP4_Msk;
pub const HRTIM_RSTR_TIMCCMP1_Pos: u32 = 22;
pub const HRTIM_RSTR_TIMCCMP1_Msk: u32 = 0x1 << HRTIM_RSTR_TIMCCMP1_Pos;
pub const HRTIM_RSTR_TIMCCMP1: u32 = HRTIM_RSTR_TIMCCMP1_Msk;
pub const HRTIM_RSTR_TIMCCMP2_Pos: u32 = 23;
pub const HRTIM_RSTR_TIMCCMP2_Msk: u32 = 0x1 << HRTIM_RSTR_TIMCCMP2_Pos;
pub const HRTIM_RSTR_TIMCCMP2: u32 = HRTIM_RSTR_TIMCCMP2_Msk;
pub const HRTIM_RSTR_TIMCCMP4_Pos: u32 = 24;
pub const HRTIM_RSTR_TIMCCMP4_Msk: u32 = 0x1 << HRTIM_RSTR_TIMCCMP4_Pos;
pub const HRTIM_RSTR_TIMCCMP4: u32 = HRTIM_RSTR_TIMCCMP4_Msk;
pub const HRTIM_RSTR_TIMDCMP1_Pos: u32 = 25;
pub const HRTIM_RSTR_TIMDCMP1_Msk: u32 = 0x1 << HRTIM_RSTR_TIMDCMP1_Pos;
pub const HRTIM_RSTR_TIMDCMP1: u32 = HRTIM_RSTR_TIMDCMP1_Msk;
pub const HRTIM_RSTR_TIMDCMP2_Pos: u32 = 26;
pub const HRTIM_RSTR_TIMDCMP2_Msk: u32 = 0x1 << HRTIM_RSTR_TIMDCMP2_Pos;
pub const HRTIM_RSTR_TIMDCMP2: u32 = HRTIM_RSTR_TIMDCMP2_Msk;
pub const HRTIM_RSTR_TIMDCMP4_Pos: u32 = 27;
pub const HRTIM_RSTR_TIMDCMP4_Msk: u32 = 0x1 << HRTIM_RSTR_TIMDCMP4_Pos;
pub const HRTIM_RSTR_TIMDCMP4: u32 = HRTIM_RSTR_TIMDCMP4_Msk;
pub const HRTIM_RSTR_TIMECMP1_Pos: u32 = 28;
pub const HRTIM_RSTR_TIMECMP1_Msk: u32 = 0x1 << HRTIM_RSTR_TIMECMP1_Pos;
pub const HRTIM_RSTR_TIMECMP1: u32 = HRTIM_RSTR_TIMECMP1_Msk;
pub const HRTIM_RSTR_TIMECMP2_Pos: u32 = 29;
pub const HRTIM_RSTR_TIMECMP2_Msk: u32 = 0x1 << HRTIM_RSTR_TIMECMP2_Pos;
pub const HRTIM_RSTR_TIMECMP2: u32 = HRTIM_RSTR_TIMECMP2_Msk;
pub const HRTIM_RSTR_TIMECMP4_Pos: u32 = 30;
pub const HRTIM_RSTR_TIMECMP4_Msk: u32 = 0x1 << HRTIM_RSTR_TIMECMP4_Pos;
pub const HRTIM_RSTR_TIMECMP4: u32 = HRTIM_RSTR_TIMECMP4_Msk;
pub const HRTIM_RSTBR_TIMACMP1_Pos: u32 = 19;
pub const HRTIM_RSTBR_TIMACMP1_Msk: u32 = 0x1 << HRTIM_RSTBR_TIMACMP1_Pos;
pub const HRTIM_RSTBR_TIMACMP1: u32 = HRTIM_RSTBR_TIMACMP1_Msk;
pub const HRTIM_RSTBR_TIMACMP2_Pos: u32 = 20;
pub const HRTIM_RSTBR_TIMACMP2_Msk: u32 = 0x1 << HRTIM_RSTBR_TIMACMP2_Pos;
pub const HRTIM_RSTBR_TIMACMP2: u32 = HRTIM_RSTBR_TIMACMP2_Msk;
pub const HRTIM_RSTBR_TIMACMP4_Pos: u32 = 21;
pub const HRTIM_RSTBR_TIMACMP4_Msk: u32 = 0x1 << HRTIM_RSTBR_TIMACMP4_Pos;
pub const HRTIM_RSTBR_TIMACMP4: u32 = HRTIM_RSTBR_TIMACMP4_Msk;
pub const HRTIM_RSTBR_TIMCCMP1_Pos: u32 = 22;
pub const HRTIM_RSTBR_TIMCCMP1_Msk: u32 = 0x1 << HRTIM_RSTBR_TIMCCMP1_Pos;
pub const HRTIM_RSTBR_TIMCCMP1: u32 = HRTIM_RSTBR_TIMCCMP1_Msk;
pub const HRTIM_RSTBR_TIMCCMP2_Pos: u32 = 23;
pub const HRTIM_RSTBR_TIMCCMP2_Msk: u32 = 0x1 << HRTIM_RSTBR_TIMCCMP2_Pos;
pub const HRTIM_RSTBR_TIMCCMP2: u32 = HRTIM_RSTBR_TIMCCMP2_Msk;
pub const HRTIM_RSTBR_TIMCCMP4_Pos: u32 = 24;
pub const HRTIM_RSTBR_TIMCCMP4_Msk: u32 = 0x1 << HRTIM_RSTBR_TIMCCMP4_Pos;
pub const HRTIM_RSTBR_TIMCCMP4: u32 = HRTIM_RSTBR_TIMCCMP4_Msk;
pub const HRTIM_RSTBR_TIMDCMP1_Pos: u32 = 25;
pub const HRTIM_RSTBR_TIMDCMP1_Msk: u32 = 0x1 << HRTIM_RSTBR_TIMDCMP1_Pos;
pub const HRTIM_RSTBR_TIMDCMP1: u32 = HRTIM_RSTBR_TIMDCMP1_Msk;
pub const HRTIM_RSTBR_TIMDCMP2_Pos: u32 = 26;
pub const HRTIM_RSTBR_TIMDCMP2_Msk: u32 = 0x1 << HRTIM_RSTBR_TIMDCMP2_Pos;
pub const HRTIM_RSTBR_TIMDCMP2: u32 = HRTIM_RSTBR_TIMDCMP2_Msk;
pub const HRTIM_RSTBR_TIMDCMP4_Pos: u32 = 27;
pub const HRTIM_RSTBR_TIMDCMP4_Msk: u32 = 0x1 << HRTIM_RSTBR_TIMDCMP4_Pos;
pub const HRTIM_RSTBR_TIMDCMP4: u32 = HRTIM_RSTBR_TIMDCMP4_Msk;
pub const HRTIM_RSTBR_TIMECMP1_Pos: u32 = 28;
pub const HRTIM_RSTBR_TIMECMP1_Msk: u32 = 0x1 << HRTIM_RSTBR_TIMECMP1_Pos;
pub const HRTIM_RSTBR_TIMECMP1: u32 = HRTIM_RSTBR_TIMECMP1_Msk;
pub const HRTIM_RSTBR_TIMECMP2_Pos: u32 = 29;
pub const HRTIM_RSTBR_TIMECMP2_Msk: u32 = 0x1 << HRTIM_RSTBR_TIMECMP2_Pos;
pub const HRTIM_RSTBR_TIMECMP2: u32 = HRTIM_RSTBR_TIMECMP2_Msk;
pub const HRTIM_RSTBR_TIMECMP4_Pos: u32 = 30;
pub const HRTIM_RSTBR_TIMECMP4_Msk: u32 = 0x1 << HRTIM_RSTBR_TIMECMP4_Pos;
pub const HRTIM_RSTBR_TIMECMP4: u32 = HRTIM_RSTBR_TIMECMP4_Msk;
pub const HRTIM_RSTCR_TIMACMP1_Pos: u32 = 19;
pub const HRTIM_RSTCR_TIMACMP1_Msk: u32 = 0x1 << HRTIM_RSTCR_TIMACMP1_Pos;
pub const HRTIM_RSTCR_TIMACMP1: u32 = HRTIM_RSTCR_TIMACMP1_Msk;
pub const HRTIM_RSTCR_TIMACMP2_Pos: u32 = 20;
pub const HRTIM_RSTCR_TIMACMP2_Msk: u32 = 0x1 << HRTIM_RSTCR_TIMACMP2_Pos;
pub const HRTIM_RSTCR_TIMACMP2: u32 = HRTIM_RSTCR_TIMACMP2_Msk;
pub const HRTIM_RSTCR_TIMACMP4_Pos: u32 = 21;
pub const HRTIM_RSTCR_TIMACMP4_Msk: u32 = 0x1 << HRTIM_RSTCR_TIMACMP4_Pos;
pub const HRTIM_RSTCR_TIMACMP4: u32 = HRTIM_RSTCR_TIMACMP4_Msk;
pub const HRTIM_RSTCR_TIMBCMP1_Pos: u32 = 22;
pub const HRTIM_RSTCR_TIMBCMP1_Msk: u32 = 0x1 << HRTIM_RSTCR_TIMBCMP1_Pos;
pub const HRTIM_RSTCR_TIMBCMP1: u32 = HRTIM_RSTCR_TIMBCMP1_Msk;
pub const HRTIM_RSTCR_TIMBCMP2_Pos: u32 = 23;
pub const HRTIM_RSTCR_TIMBCMP2_Msk: u32 = 0x1 << HRTIM_RSTCR_TIMBCMP2_Pos;
pub const HRTIM_RSTCR_TIMBCMP2: u32 = HRTIM_RSTCR_TIMBCMP2_Msk;
pub const HRTIM_RSTCR_TIMBCMP4_Pos: u32 = 24;
pub const HRTIM_RSTCR_TIMBCMP4_Msk: u32 = 0x1 << HRTIM_RSTCR_TIMBCMP4_Pos;
pub const HRTIM_RSTCR_TIMBCMP4: u32 = HRTIM_RSTCR_TIMBCMP4_Msk;
pub const HRTIM_RSTCR_TIMDCMP1_Pos: u32 = 25;
pub const HRTIM_RSTCR_TIMDCMP1_Msk: u32 = 0x1 << HRTIM_RSTCR_TIMDCMP1_Pos;
pub const HRTIM_RSTCR_TIMDCMP1: u32 = HRTIM_RSTCR_TIMDCMP1_Msk;
pub const HRTIM_RSTCR_TIMDCMP2_Pos: u32 = 26;
pub const HRTIM_RSTCR_TIMDCMP2_Msk: u32 = 0x1 << HRTIM_RSTCR_TIMDCMP2_Pos;
pub const HRTIM_RSTCR_TIMDCMP2: u32 = HRTIM_RSTCR_TIMDCMP2_Msk;
pub const HRTIM_RSTCR_TIMDCMP4_Pos: u32 = 27;
pub const HRTIM_RSTCR_TIMDCMP4_Msk: u32 = 0x1 << HRTIM_RSTCR_TIMDCMP4_Pos;
pub const HRTIM_RSTCR_TIMDCMP4: u32 = HRTIM_RSTCR_TIMDCMP4_Msk;
pub const HRTIM_RSTCR_TIMECMP1_Pos: u32 = 28;
pub const HRTIM_RSTCR_TIMECMP1_Msk: u32 = 0x1 << HRTIM_RSTCR_TIMECMP1_Pos;
pub const HRTIM_RSTCR_TIMECMP1: u32 = HRTIM_RSTCR_TIMECMP1_Msk;
pub const HRTIM_RSTCR_TIMECMP2_Pos: u32 = 29;
pub const HRTIM_RSTCR_TIMECMP2_Msk: u32 = 0x1 << HRTIM_RSTCR_TIMECMP2_Pos;
pub const HRTIM_RSTCR_TIMECMP2: u32 = HRTIM_RSTCR_TIMECMP2_Msk;
pub const HRTIM_RSTCR_TIMECMP4_Pos: u32 = 30;
pub const HRTIM_RSTCR_TIMECMP4_Msk: u32 = 0x1 << HRTIM_RSTCR_TIMECMP4_Pos;
pub const HRTIM_RSTCR_TIMECMP4: u32 = HRTIM_RSTCR_TIMECMP4_Msk;
pub const HRTIM_RSTDR_TIMACMP1_Pos: u32 = 19;
pub const HRTIM_RSTDR_TIMACMP1_Msk: u32 = 0x1 << HRTIM_RSTDR_TIMACMP1_Pos;
pub const HRTIM_RSTDR_TIMACMP1: u32 = HRTIM_RSTDR_TIMACMP1_Msk;
pub const HRTIM_RSTDR_TIMACMP2_Pos: u32 = 20;
pub const HRTIM_RSTDR_TIMACMP2_Msk: u32 = 0x1 << HRTIM_RSTDR_TIMACMP2_Pos;
pub const HRTIM_RSTDR_TIMACMP2: u32 = HRTIM_RSTDR_TIMACMP2_Msk;
pub const HRTIM_RSTDR_TIMACMP4_Pos: u32 = 21;
pub const HRTIM_RSTDR_TIMACMP4_Msk: u32 = 0x1 << HRTIM_RSTDR_TIMACMP4_Pos;
pub const HRTIM_RSTDR_TIMACMP4: u32 = HRTIM_RSTDR_TIMACMP4_Msk;
pub const HRTIM_RSTDR_TIMBCMP1_Pos: u32 = 22;
pub const HRTIM_RSTDR_TIMBCMP1_Msk: u32 = 0x1 << HRTIM_RSTDR_TIMBCMP1_Pos;
pub const HRTIM_RSTDR_TIMBCMP1: u32 = HRTIM_RSTDR_TIMBCMP1_Msk;
pub const HRTIM_RSTDR_TIMBCMP2_Pos: u32 = 23;
pub const HRTIM_RSTDR_TIMBCMP2_Msk: u32 = 0x1 << HRTIM_RSTDR_TIMBCMP2_Pos;
pub const HRTIM_RSTDR_TIMBCMP2: u32 = HRTIM_RSTDR_TIMBCMP2_Msk;
pub const HRTIM_RSTDR_TIMBCMP4_Pos: u32 = 24;
pub const HRTIM_RSTDR_TIMBCMP4_Msk: u32 = 0x1 << HRTIM_RSTDR_TIMBCMP4_Pos;
pub const HRTIM_RSTDR_TIMBCMP4: u32 = HRTIM_RSTDR_TIMBCMP4_Msk;
pub const HRTIM_RSTDR_TIMCCMP1_Pos: u32 = 25;
pub const HRTIM_RSTDR_TIMCCMP1_Msk: u32 = 0x1 << HRTIM_RSTDR_TIMCCMP1_Pos;
pub const HRTIM_RSTDR_TIMCCMP1: u32 = HRTIM_RSTDR_TIMCCMP1_Msk;
pub const HRTIM_RSTDR_TIMCCMP2_Pos: u32 = 26;
pub const HRTIM_RSTDR_TIMCCMP2_Msk: u32 = 0x1 << HRTIM_RSTDR_TIMCCMP2_Pos;
pub const HRTIM_RSTDR_TIMCCMP2: u32 = HRTIM_RSTDR_TIMCCMP2_Msk;
pub const HRTIM_RSTDR_TIMCCMP4_Pos: u32 = 27;
pub const HRTIM_RSTDR_TIMCCMP4_Msk: u32 = 0x1 << HRTIM_RSTDR_TIMCCMP4_Pos;
pub const HRTIM_RSTDR_TIMCCMP4: u32 = HRTIM_RSTDR_TIMCCMP4_Msk;
pub const HRTIM_RSTDR_TIMECMP1_Pos: u32 = 28;
pub const HRTIM_RSTDR_TIMECMP1_Msk: u32 = 0x1 << HRTIM_RSTDR_TIMECMP1_Pos;
pub const HRTIM_RSTDR_TIMECMP1: u32 = HRTIM_RSTDR_TIMECMP1_Msk;
pub const HRTIM_RSTDR_TIMECMP2_Pos: u32 = 29;
pub const HRTIM_RSTDR_TIMECMP2_Msk: u32 = 0x1 << HRTIM_RSTDR_TIMECMP2_Pos;
pub const HRTIM_RSTDR_TIMECMP2: u32 = HRTIM_RSTDR_TIMECMP2_Msk;
pub const HRTIM_RSTDR_TIMECMP4_Pos: u32 = 30;
pub const HRTIM_RSTDR_TIMECMP4_Msk: u32 = 0x1 << HRTIM_RSTDR_TIMECMP4_Pos;
pub const HRTIM_RSTDR_TIMECMP4: u32 = HRTIM_RSTDR_TIMECMP4_Msk;
pub const HRTIM_RSTER_TIMACMP1_Pos: u32 = 19;
pub const HRTIM_RSTER_TIMACMP1_Msk: u32 = 0x1 << HRTIM_RSTER_TIMACMP1_Pos;
pub const HRTIM_RSTER_TIMACMP1: u32 = HRTIM_RSTER_TIMACMP1_Msk;
pub const HRTIM_RSTER_TIMACMP2_Pos: u32 = 20;
pub const HRTIM_RSTER_TIMACMP2_Msk: u32 = 0x1 << HRTIM_RSTER_TIMACMP2_Pos;
pub const HRTIM_RSTER_TIMACMP2: u32 = HRTIM_RSTER_TIMACMP2_Msk;
pub const HRTIM_RSTER_TIMACMP4_Pos: u32 = 21;
pub const HRTIM_RSTER_TIMACMP4_Msk: u32 = 0x1 << HRTIM_RSTER_TIMACMP4_Pos;
pub const HRTIM_RSTER_TIMACMP4: u32 = HRTIM_RSTER_TIMACMP4_Msk;
pub const HRTIM_RSTER_TIMBCMP1_Pos: u32 = 22;
pub const HRTIM_RSTER_TIMBCMP1_Msk: u32 = 0x1 << HRTIM_RSTER_TIMBCMP1_Pos;
pub const HRTIM_RSTER_TIMBCMP1: u32 = HRTIM_RSTER_TIMBCMP1_Msk;
pub const HRTIM_RSTER_TIMBCMP2_Pos: u32 = 23;
pub const HRTIM_RSTER_TIMBCMP2_Msk: u32 = 0x1 << HRTIM_RSTER_TIMBCMP2_Pos;
pub const HRTIM_RSTER_TIMBCMP2: u32 = HRTIM_RSTER_TIMBCMP2_Msk;
pub const HRTIM_RSTER_TIMBCMP4_Pos: u32 = 24;
pub const HRTIM_RSTER_TIMBCMP4_Msk: u32 = 0x1 << HRTIM_RSTER_TIMBCMP4_Pos;
pub const HRTIM_RSTER_TIMBCMP4: u32 = HRTIM_RSTER_TIMBCMP4_Msk;
pub const HRTIM_RSTER_TIMCCMP1_Pos: u32 = 25;
pub const HRTIM_RSTER_TIMCCMP1_Msk: u32 = 0x1 << HRTIM_RSTER_TIMCCMP1_Pos;
pub const HRTIM_RSTER_TIMCCMP1: u32 = HRTIM_RSTER_TIMCCMP1_Msk;
pub const HRTIM_RSTER_TIMCCMP2_Pos: u32 = 26;
pub const HRTIM_RSTER_TIMCCMP2_Msk: u32 = 0x1 << HRTIM_RSTER_TIMCCMP2_Pos;
pub const HRTIM_RSTER_TIMCCMP2: u32 = HRTIM_RSTER_TIMCCMP2_Msk;
pub const HRTIM_RSTER_TIMCCMP4_Pos: u32 = 27;
pub const HRTIM_RSTER_TIMCCMP4_Msk: u32 = 0x1 << HRTIM_RSTER_TIMCCMP4_Pos;
pub const HRTIM_RSTER_TIMCCMP4: u32 = HRTIM_RSTER_TIMCCMP4_Msk;
pub const HRTIM_RSTER_TIMDCMP1_Pos: u32 = 28;
pub const HRTIM_RSTER_TIMDCMP1_Msk: u32 = 0x1 << HRTIM_RSTER_TIMDCMP1_Pos;
pub const HRTIM_RSTER_TIMDCMP1: u32 = HRTIM_RSTER_TIMDCMP1_Msk;
pub const HRTIM_RSTER_TIMDCMP2_Pos: u32 = 29;
pub const HRTIM_RSTER_TIMDCMP2_Msk: u32 = 0x1 << HRTIM_RSTER_TIMDCMP2_Pos;
pub const HRTIM_RSTER_TIMDCMP2: u32 = HRTIM_RSTER_TIMDCMP2_Msk;
pub const HRTIM_RSTER_TIMDCMP4_Pos: u32 = 30;
pub const HRTIM_RSTER_TIMDCMP4_Msk: u32 = 0x1 << HRTIM_RSTER_TIMDCMP4_Pos;
pub const HRTIM_RSTER_TIMDCMP4: u32 = HRTIM_RSTER_TIMDCMP4_Msk;
pub const HRTIM_CHPR_CARFRQ_Pos: u32 = 0;
pub const HRTIM_CHPR_CARFRQ_Msk: u32 = 0xF << HRTIM_CHPR_CARFRQ_Pos;
pub const HRTIM_CHPR_CARFRQ: u32 = HRTIM_CHPR_CARFRQ_Msk;
pub const HRTIM_CHPR_CARFRQ_0: u32 = 0x1 << HRTIM_CHPR_CARFRQ_Pos;
pub const HRTIM_CHPR_CARFRQ_1: u32 = 0x2 << HRTIM_CHPR_CARFRQ_Pos;
pub const HRTIM_CHPR_CARFRQ_2: u32 = 0x4 << HRTIM_CHPR_CARFRQ_Pos;
pub const HRTIM_CHPR_CARFRQ_3: u32 = 0x8 << HRTIM_CHPR_CARFRQ_Pos;
pub const HRTIM_CHPR_CARDTY_Pos: u32 = 4;
pub const HRTIM_CHPR_CARDTY_Msk: u32 = 0x7 << HRTIM_CHPR_CARDTY_Pos;
pub const HRTIM_CHPR_CARDTY: u32 = HRTIM_CHPR_CARDTY_Msk;
pub const HRTIM_CHPR_CARDTY_0: u32 = 0x1 << HRTIM_CHPR_CARDTY_Pos;
pub const HRTIM_CHPR_CARDTY_1: u32 = 0x2 << HRTIM_CHPR_CARDTY_Pos;
pub const HRTIM_CHPR_CARDTY_2: u32 = 0x4 << HRTIM_CHPR_CARDTY_Pos;
pub const HRTIM_CHPR_STRPW_Pos: u32 = 7;
pub const HRTIM_CHPR_STRPW_Msk: u32 = 0xF << HRTIM_CHPR_STRPW_Pos;
pub const HRTIM_CHPR_STRPW: u32 = HRTIM_CHPR_STRPW_Msk;
pub const HRTIM_CHPR_STRPW_0: u32 = 0x1 << HRTIM_CHPR_STRPW_Pos;
pub const HRTIM_CHPR_STRPW_1: u32 = 0x2 << HRTIM_CHPR_STRPW_Pos;
pub const HRTIM_CHPR_STRPW_2: u32 = 0x4 << HRTIM_CHPR_STRPW_Pos;
pub const HRTIM_CHPR_STRPW_3: u32 = 0x8 << HRTIM_CHPR_STRPW_Pos;
pub const HRTIM_CPT1CR_SWCPT_Pos: u32 = 0;
pub const HRTIM_CPT1CR_SWCPT_Msk: u32 = 0x1 << HRTIM_CPT1CR_SWCPT_Pos;
pub const HRTIM_CPT1CR_SWCPT: u32 = HRTIM_CPT1CR_SWCPT_Msk;
pub const HRTIM_CPT1CR_UPDCPT_Pos: u32 = 1;
pub const HRTIM_CPT1CR_UPDCPT_Msk: u32 = 0x1 << HRTIM_CPT1CR_UPDCPT_Pos;
pub const HRTIM_CPT1CR_UPDCPT: u32 = HRTIM_CPT1CR_UPDCPT_Msk;
pub const HRTIM_CPT1CR_EXEV1CPT_Pos: u32 = 2;
pub const HRTIM_CPT1CR_EXEV1CPT_Msk: u32 = 0x1 << HRTIM_CPT1CR_EXEV1CPT_Pos;
pub const HRTIM_CPT1CR_EXEV1CPT: u32 = HRTIM_CPT1CR_EXEV1CPT_Msk;
pub const HRTIM_CPT1CR_EXEV2CPT_Pos: u32 = 3;
pub const HRTIM_CPT1CR_EXEV2CPT_Msk: u32 = 0x1 << HRTIM_CPT1CR_EXEV2CPT_Pos;
pub const HRTIM_CPT1CR_EXEV2CPT: u32 = HRTIM_CPT1CR_EXEV2CPT_Msk;
pub const HRTIM_CPT1CR_EXEV3CPT_Pos: u32 = 4;
pub const HRTIM_CPT1CR_EXEV3CPT_Msk: u32 = 0x1 << HRTIM_CPT1CR_EXEV3CPT_Pos;
pub const HRTIM_CPT1CR_EXEV3CPT: u32 = HRTIM_CPT1CR_EXEV3CPT_Msk;
pub const HRTIM_CPT1CR_EXEV4CPT_Pos: u32 = 5;
pub const HRTIM_CPT1CR_EXEV4CPT_Msk: u32 = 0x1 << HRTIM_CPT1CR_EXEV4CPT_Pos;
pub const HRTIM_CPT1CR_EXEV4CPT: u32 = HRTIM_CPT1CR_EXEV4CPT_Msk;
pub const HRTIM_CPT1CR_EXEV5CPT_Pos: u32 = 6;
pub const HRTIM_CPT1CR_EXEV5CPT_Msk: u32 = 0x1 << HRTIM_CPT1CR_EXEV5CPT_Pos;
pub const HRTIM_CPT1CR_EXEV5CPT: u32 = HRTIM_CPT1CR_EXEV5CPT_Msk;
pub const HRTIM_CPT1CR_EXEV6CPT_Pos: u32 = 7;
pub const HRTIM_CPT1CR_EXEV6CPT_Msk: u32 = 0x1 << HRTIM_CPT1CR_EXEV6CPT_Pos;
pub const HRTIM_CPT1CR_EXEV6CPT: u32 = HRTIM_CPT1CR_EXEV6CPT_Msk;
pub const HRTIM_CPT1CR_EXEV7CPT_Pos: u32 = 8;
pub const HRTIM_CPT1CR_EXEV7CPT_Msk: u32 = 0x1 << HRTIM_CPT1CR_EXEV7CPT_Pos;
pub const HRTIM_CPT1CR_EXEV7CPT: u32 = HRTIM_CPT1CR_EXEV7CPT_Msk;
pub const HRTIM_CPT1CR_EXEV8CPT_Pos: u32 = 9;
pub const HRTIM_CPT1CR_EXEV8CPT_Msk: u32 = 0x1 << HRTIM_CPT1CR_EXEV8CPT_Pos;
pub const HRTIM_CPT1CR_EXEV8CPT: u32 = HRTIM_CPT1CR_EXEV8CPT_Msk;
pub const HRTIM_CPT1CR_EXEV9CPT_Pos: u32 = 10;
pub const HRTIM_CPT1CR_EXEV9CPT_Msk: u32 = 0x1 << HRTIM_CPT1CR_EXEV9CPT_Pos;
pub const HRTIM_CPT1CR_EXEV9CPT: u32 = HRTIM_CPT1CR_EXEV9CPT_Msk;
pub const HRTIM_CPT1CR_EXEV10CPT_Pos: u32 = 11;
pub const HRTIM_CPT1CR_EXEV10CPT_Msk: u32 = 0x1 << HRTIM_CPT1CR_EXEV10CPT_Pos;
pub const HRTIM_CPT1CR_EXEV10CPT: u32 = HRTIM_CPT1CR_EXEV10CPT_Msk;
pub const HRTIM_CPT1CR_TA1SET_Pos: u32 = 12;
pub const HRTIM_CPT1CR_TA1SET_Msk: u32 = 0x1 << HRTIM_CPT1CR_TA1SET_Pos;
pub const HRTIM_CPT1CR_TA1SET: u32 = HRTIM_CPT1CR_TA1SET_Msk;
pub const HRTIM_CPT1CR_TA1RST_Pos: u32 = 13;
pub const HRTIM_CPT1CR_TA1RST_Msk: u32 = 0x1 << HRTIM_CPT1CR_TA1RST_Pos;
pub const HRTIM_CPT1CR_TA1RST: u32 = HRTIM_CPT1CR_TA1RST_Msk;
pub const HRTIM_CPT1CR_TIMACMP1_Pos: u32 = 14;
pub const HRTIM_CPT1CR_TIMACMP1_Msk: u32 = 0x1 << HRTIM_CPT1CR_TIMACMP1_Pos;
pub const HRTIM_CPT1CR_TIMACMP1: u32 = HRTIM_CPT1CR_TIMACMP1_Msk;
pub const HRTIM_CPT1CR_TIMACMP2_Pos: u32 = 15;
pub const HRTIM_CPT1CR_TIMACMP2_Msk: u32 = 0x1 << HRTIM_CPT1CR_TIMACMP2_Pos;
pub const HRTIM_CPT1CR_TIMACMP2: u32 = HRTIM_CPT1CR_TIMACMP2_Msk;
pub const HRTIM_CPT1CR_TB1SET_Pos: u32 = 16;
pub const HRTIM_CPT1CR_TB1SET_Msk: u32 = 0x1 << HRTIM_CPT1CR_TB1SET_Pos;
pub const HRTIM_CPT1CR_TB1SET: u32 = HRTIM_CPT1CR_TB1SET_Msk;
pub const HRTIM_CPT1CR_TB1RST_Pos: u32 = 17;
pub const HRTIM_CPT1CR_TB1RST_Msk: u32 = 0x1 << HRTIM_CPT1CR_TB1RST_Pos;
pub const HRTIM_CPT1CR_TB1RST: u32 = HRTIM_CPT1CR_TB1RST_Msk;
pub const HRTIM_CPT1CR_TIMBCMP1_Pos: u32 = 18;
pub const HRTIM_CPT1CR_TIMBCMP1_Msk: u32 = 0x1 << HRTIM_CPT1CR_TIMBCMP1_Pos;
pub const HRTIM_CPT1CR_TIMBCMP1: u32 = HRTIM_CPT1CR_TIMBCMP1_Msk;
pub const HRTIM_CPT1CR_TIMBCMP2_Pos: u32 = 19;
pub const HRTIM_CPT1CR_TIMBCMP2_Msk: u32 = 0x1 << HRTIM_CPT1CR_TIMBCMP2_Pos;
pub const HRTIM_CPT1CR_TIMBCMP2: u32 = HRTIM_CPT1CR_TIMBCMP2_Msk;
pub const HRTIM_CPT1CR_TC1SET_Pos: u32 = 20;
pub const HRTIM_CPT1CR_TC1SET_Msk: u32 = 0x1 << HRTIM_CPT1CR_TC1SET_Pos;
pub const HRTIM_CPT1CR_TC1SET: u32 = HRTIM_CPT1CR_TC1SET_Msk;
pub const HRTIM_CPT1CR_TC1RST_Pos: u32 = 21;
pub const HRTIM_CPT1CR_TC1RST_Msk: u32 = 0x1 << HRTIM_CPT1CR_TC1RST_Pos;
pub const HRTIM_CPT1CR_TC1RST: u32 = HRTIM_CPT1CR_TC1RST_Msk;
pub const HRTIM_CPT1CR_TIMCCMP1_Pos: u32 = 22;
pub const HRTIM_CPT1CR_TIMCCMP1_Msk: u32 = 0x1 << HRTIM_CPT1CR_TIMCCMP1_Pos;
pub const HRTIM_CPT1CR_TIMCCMP1: u32 = HRTIM_CPT1CR_TIMCCMP1_Msk;
pub const HRTIM_CPT1CR_TIMCCMP2_Pos: u32 = 23;
pub const HRTIM_CPT1CR_TIMCCMP2_Msk: u32 = 0x1 << HRTIM_CPT1CR_TIMCCMP2_Pos;
pub const HRTIM_CPT1CR_TIMCCMP2: u32 = HRTIM_CPT1CR_TIMCCMP2_Msk;
pub const HRTIM_CPT1CR_TD1SET_Pos: u32 = 24;
pub const HRTIM_CPT1CR_TD1SET_Msk: u32 = 0x1 << HRTIM_CPT1CR_TD1SET_Pos;
pub const HRTIM_CPT1CR_TD1SET: u32 = HRTIM_CPT1CR_TD1SET_Msk;
pub const HRTIM_CPT1CR_TD1RST_Pos: u32 = 25;
pub const HRTIM_CPT1CR_TD1RST_Msk: u32 = 0x1 << HRTIM_CPT1CR_TD1RST_Pos;
pub const HRTIM_CPT1CR_TD1RST: u32 = HRTIM_CPT1CR_TD1RST_Msk;
pub const HRTIM_CPT1CR_TIMDCMP1_Pos: u32 = 26;
pub const HRTIM_CPT1CR_TIMDCMP1_Msk: u32 = 0x1 << HRTIM_CPT1CR_TIMDCMP1_Pos;
pub const HRTIM_CPT1CR_TIMDCMP1: u32 = HRTIM_CPT1CR_TIMDCMP1_Msk;
pub const HRTIM_CPT1CR_TIMDCMP2_Pos: u32 = 27;
pub const HRTIM_CPT1CR_TIMDCMP2_Msk: u32 = 0x1 << HRTIM_CPT1CR_TIMDCMP2_Pos;
pub const HRTIM_CPT1CR_TIMDCMP2: u32 = HRTIM_CPT1CR_TIMDCMP2_Msk;
pub const HRTIM_CPT1CR_TE1SET_Pos: u32 = 28;
pub const HRTIM_CPT1CR_TE1SET_Msk: u32 = 0x1 << HRTIM_CPT1CR_TE1SET_Pos;
pub const HRTIM_CPT1CR_TE1SET: u32 = HRTIM_CPT1CR_TE1SET_Msk;
pub const HRTIM_CPT1CR_TE1RST_Pos: u32 = 29;
pub const HRTIM_CPT1CR_TE1RST_Msk: u32 = 0x1 << HRTIM_CPT1CR_TE1RST_Pos;
pub const HRTIM_CPT1CR_TE1RST: u32 = HRTIM_CPT1CR_TE1RST_Msk;
pub const HRTIM_CPT1CR_TIMECMP1_Pos: u32 = 30;
pub const HRTIM_CPT1CR_TIMECMP1_Msk: u32 = 0x1 << HRTIM_CPT1CR_TIMECMP1_Pos;
pub const HRTIM_CPT1CR_TIMECMP1: u32 = HRTIM_CPT1CR_TIMECMP1_Msk;
pub const HRTIM_CPT1CR_TIMECMP2_Pos: u32 = 31;
pub const HRTIM_CPT1CR_TIMECMP2_Msk: u32 = 0x1 << HRTIM_CPT1CR_TIMECMP2_Pos;
pub const HRTIM_CPT1CR_TIMECMP2: u32 = HRTIM_CPT1CR_TIMECMP2_Msk;
pub const HRTIM_CPT2CR_SWCPT_Pos: u32 = 0;
pub const HRTIM_CPT2CR_SWCPT_Msk: u32 = 0x1 << HRTIM_CPT2CR_SWCPT_Pos;
pub const HRTIM_CPT2CR_SWCPT: u32 = HRTIM_CPT2CR_SWCPT_Msk;
pub const HRTIM_CPT2CR_UPDCPT_Pos: u32 = 1;
pub const HRTIM_CPT2CR_UPDCPT_Msk: u32 = 0x1 << HRTIM_CPT2CR_UPDCPT_Pos;
pub const HRTIM_CPT2CR_UPDCPT: u32 = HRTIM_CPT2CR_UPDCPT_Msk;
pub const HRTIM_CPT2CR_EXEV1CPT_Pos: u32 = 2;
pub const HRTIM_CPT2CR_EXEV1CPT_Msk: u32 = 0x1 << HRTIM_CPT2CR_EXEV1CPT_Pos;
pub const HRTIM_CPT2CR_EXEV1CPT: u32 = HRTIM_CPT2CR_EXEV1CPT_Msk;
pub const HRTIM_CPT2CR_EXEV2CPT_Pos: u32 = 3;
pub const HRTIM_CPT2CR_EXEV2CPT_Msk: u32 = 0x1 << HRTIM_CPT2CR_EXEV2CPT_Pos;
pub const HRTIM_CPT2CR_EXEV2CPT: u32 = HRTIM_CPT2CR_EXEV2CPT_Msk;
pub const HRTIM_CPT2CR_EXEV3CPT_Pos: u32 = 4;
pub const HRTIM_CPT2CR_EXEV3CPT_Msk: u32 = 0x1 << HRTIM_CPT2CR_EXEV3CPT_Pos;
pub const HRTIM_CPT2CR_EXEV3CPT: u32 = HRTIM_CPT2CR_EXEV3CPT_Msk;
pub const HRTIM_CPT2CR_EXEV4CPT_Pos: u32 = 5;
pub const HRTIM_CPT2CR_EXEV4CPT_Msk: u32 = 0x1 << HRTIM_CPT2CR_EXEV4CPT_Pos;
pub const HRTIM_CPT2CR_EXEV4CPT: u32 = HRTIM_CPT2CR_EXEV4CPT_Msk;
pub const HRTIM_CPT2CR_EXEV5CPT_Pos: u32 = 6;
pub const HRTIM_CPT2CR_EXEV5CPT_Msk: u32 = 0x1 << HRTIM_CPT2CR_EXEV5CPT_Pos;
pub const HRTIM_CPT2CR_EXEV5CPT: u32 = HRTIM_CPT2CR_EXEV5CPT_Msk;
pub const HRTIM_CPT2CR_EXEV6CPT_Pos: u32 = 7;
pub const HRTIM_CPT2CR_EXEV6CPT_Msk: u32 = 0x1 << HRTIM_CPT2CR_EXEV6CPT_Pos;
pub const HRTIM_CPT2CR_EXEV6CPT: u32 = HRTIM_CPT2CR_EXEV6CPT_Msk;
pub const HRTIM_CPT2CR_EXEV7CPT_Pos: u32 = 8;
pub const HRTIM_CPT2CR_EXEV7CPT_Msk: u32 = 0x1 << HRTIM_CPT2CR_EXEV7CPT_Pos;
pub const HRTIM_CPT2CR_EXEV7CPT: u32 = HRTIM_CPT2CR_EXEV7CPT_Msk;
pub const HRTIM_CPT2CR_EXEV8CPT_Pos: u32 = 9;
pub const HRTIM_CPT2CR_EXEV8CPT_Msk: u32 = 0x1 << HRTIM_CPT2CR_EXEV8CPT_Pos;
pub const HRTIM_CPT2CR_EXEV8CPT: u32 = HRTIM_CPT2CR_EXEV8CPT_Msk;
pub const HRTIM_CPT2CR_EXEV9CPT_Pos: u32 = 10;
pub const HRTIM_CPT2CR_EXEV9CPT_Msk: u32 = 0x1 << HRTIM_CPT2CR_EXEV9CPT_Pos;
pub const HRTIM_CPT2CR_EXEV9CPT: u32 = HRTIM_CPT2CR_EXEV9CPT_Msk;
pub const HRTIM_CPT2CR_EXEV10CPT_Pos: u32 = 11;
pub const HRTIM_CPT2CR_EXEV10CPT_Msk: u32 = 0x1 << HRTIM_CPT2CR_EXEV10CPT_Pos;
pub const HRTIM_CPT2CR_EXEV10CPT: u32 = HRTIM_CPT2CR_EXEV10CPT_Msk;
pub const HRTIM_CPT2CR_TA1SET_Pos: u32 = 12;
pub const HRTIM_CPT2CR_TA1SET_Msk: u32 = 0x1 << HRTIM_CPT2CR_TA1SET_Pos;
pub const HRTIM_CPT2CR_TA1SET: u32 = HRTIM_CPT2CR_TA1SET_Msk;
pub const HRTIM_CPT2CR_TA1RST_Pos: u32 = 13;
pub const HRTIM_CPT2CR_TA1RST_Msk: u32 = 0x1 << HRTIM_CPT2CR_TA1RST_Pos;
pub const HRTIM_CPT2CR_TA1RST: u32 = HRTIM_CPT2CR_TA1RST_Msk;
pub const HRTIM_CPT2CR_TIMACMP1_Pos: u32 = 14;
pub const HRTIM_CPT2CR_TIMACMP1_Msk: u32 = 0x1 << HRTIM_CPT2CR_TIMACMP1_Pos;
pub const HRTIM_CPT2CR_TIMACMP1: u32 = HRTIM_CPT2CR_TIMACMP1_Msk;
pub const HRTIM_CPT2CR_TIMACMP2_Pos: u32 = 15;
pub const HRTIM_CPT2CR_TIMACMP2_Msk: u32 = 0x1 << HRTIM_CPT2CR_TIMACMP2_Pos;
pub const HRTIM_CPT2CR_TIMACMP2: u32 = HRTIM_CPT2CR_TIMACMP2_Msk;
pub const HRTIM_CPT2CR_TB1SET_Pos: u32 = 16;
pub const HRTIM_CPT2CR_TB1SET_Msk: u32 = 0x1 << HRTIM_CPT2CR_TB1SET_Pos;
pub const HRTIM_CPT2CR_TB1SET: u32 = HRTIM_CPT2CR_TB1SET_Msk;
pub const HRTIM_CPT2CR_TB1RST_Pos: u32 = 17;
pub const HRTIM_CPT2CR_TB1RST_Msk: u32 = 0x1 << HRTIM_CPT2CR_TB1RST_Pos;
pub const HRTIM_CPT2CR_TB1RST: u32 = HRTIM_CPT2CR_TB1RST_Msk;
pub const HRTIM_CPT2CR_TIMBCMP1_Pos: u32 = 18;
pub const HRTIM_CPT2CR_TIMBCMP1_Msk: u32 = 0x1 << HRTIM_CPT2CR_TIMBCMP1_Pos;
pub const HRTIM_CPT2CR_TIMBCMP1: u32 = HRTIM_CPT2CR_TIMBCMP1_Msk;
pub const HRTIM_CPT2CR_TIMBCMP2_Pos: u32 = 19;
pub const HRTIM_CPT2CR_TIMBCMP2_Msk: u32 = 0x1 << HRTIM_CPT2CR_TIMBCMP2_Pos;
pub const HRTIM_CPT2CR_TIMBCMP2: u32 = HRTIM_CPT2CR_TIMBCMP2_Msk;
pub const HRTIM_CPT2CR_TC1SET_Pos: u32 = 20;
pub const HRTIM_CPT2CR_TC1SET_Msk: u32 = 0x1 << HRTIM_CPT2CR_TC1SET_Pos;
pub const HRTIM_CPT2CR_TC1SET: u32 = HRTIM_CPT2CR_TC1SET_Msk;
pub const HRTIM_CPT2CR_TC1RST_Pos: u32 = 21;
pub const HRTIM_CPT2CR_TC1RST_Msk: u32 = 0x1 << HRTIM_CPT2CR_TC1RST_Pos;
pub const HRTIM_CPT2CR_TC1RST: u32 = HRTIM_CPT2CR_TC1RST_Msk;
pub const HRTIM_CPT2CR_TIMCCMP1_Pos: u32 = 22;
pub const HRTIM_CPT2CR_TIMCCMP1_Msk: u32 = 0x1 << HRTIM_CPT2CR_TIMCCMP1_Pos;
pub const HRTIM_CPT2CR_TIMCCMP1: u32 = HRTIM_CPT2CR_TIMCCMP1_Msk;
pub const HRTIM_CPT2CR_TIMCCMP2_Pos: u32 = 23;
pub const HRTIM_CPT2CR_TIMCCMP2_Msk: u32 = 0x1 << HRTIM_CPT2CR_TIMCCMP2_Pos;
pub const HRTIM_CPT2CR_TIMCCMP2: u32 = HRTIM_CPT2CR_TIMCCMP2_Msk;
pub const HRTIM_CPT2CR_TD1SET_Pos: u32 = 24;
pub const HRTIM_CPT2CR_TD1SET_Msk: u32 = 0x1 << HRTIM_CPT2CR_TD1SET_Pos;
pub const HRTIM_CPT2CR_TD1SET: u32 = HRTIM_CPT2CR_TD1SET_Msk;
pub const HRTIM_CPT2CR_TD1RST_Pos: u32 = 25;
pub const HRTIM_CPT2CR_TD1RST_Msk: u32 = 0x1 << HRTIM_CPT2CR_TD1RST_Pos;
pub const HRTIM_CPT2CR_TD1RST: u32 = HRTIM_CPT2CR_TD1RST_Msk;
pub const HRTIM_CPT2CR_TIMDCMP1_Pos: u32 = 26;
pub const HRTIM_CPT2CR_TIMDCMP1_Msk: u32 = 0x1 << HRTIM_CPT2CR_TIMDCMP1_Pos;
pub const HRTIM_CPT2CR_TIMDCMP1: u32 = HRTIM_CPT2CR_TIMDCMP1_Msk;
pub const HRTIM_CPT2CR_TIMDCMP2_Pos: u32 = 27;
pub const HRTIM_CPT2CR_TIMDCMP2_Msk: u32 = 0x1 << HRTIM_CPT2CR_TIMDCMP2_Pos;
pub const HRTIM_CPT2CR_TIMDCMP2: u32 = HRTIM_CPT2CR_TIMDCMP2_Msk;
pub const HRTIM_CPT2CR_TE1SET_Pos: u32 = 28;
pub const HRTIM_CPT2CR_TE1SET_Msk: u32 = 0x1 << HRTIM_CPT2CR_TE1SET_Pos;
pub const HRTIM_CPT2CR_TE1SET: u32 = HRTIM_CPT2CR_TE1SET_Msk;
pub const HRTIM_CPT2CR_TE1RST_Pos: u32 = 29;
pub const HRTIM_CPT2CR_TE1RST_Msk: u32 = 0x1 << HRTIM_CPT2CR_TE1RST_Pos;
pub const HRTIM_CPT2CR_TE1RST: u32 = HRTIM_CPT2CR_TE1RST_Msk;
pub const HRTIM_CPT2CR_TIMECMP1_Pos: u32 = 30;
pub const HRTIM_CPT2CR_TIMECMP1_Msk: u32 = 0x1 << HRTIM_CPT2CR_TIMECMP1_Pos;
pub const HRTIM_CPT2CR_TIMECMP1: u32 = HRTIM_CPT2CR_TIMECMP1_Msk;
pub const HRTIM_CPT2CR_TIMECMP2_Pos: u32 = 31;
pub const HRTIM_CPT2CR_TIMECMP2_Msk: u32 = 0x1 << HRTIM_CPT2CR_TIMECMP2_Pos;
pub const HRTIM_CPT2CR_TIMECMP2: u32 = HRTIM_CPT2CR_TIMECMP2_Msk;
pub const HRTIM_OUTR_POL1_Pos: u32 = 1;
pub const HRTIM_OUTR_POL1_Msk: u32 = 0x1 << HRTIM_OUTR_POL1_Pos;
pub const HRTIM_OUTR_POL1: u32 = HRTIM_OUTR_POL1_Msk;
pub const HRTIM_OUTR_IDLM1_Pos: u32 = 2;
pub const HRTIM_OUTR_IDLM1_Msk: u32 = 0x1 << HRTIM_OUTR_IDLM1_Pos;
pub const HRTIM_OUTR_IDLM1: u32 = HRTIM_OUTR_IDLM1_Msk;
pub const HRTIM_OUTR_IDLES1_Pos: u32 = 3;
pub const HRTIM_OUTR_IDLES1_Msk: u32 = 0x1 << HRTIM_OUTR_IDLES1_Pos;
pub const HRTIM_OUTR_IDLES1: u32 = HRTIM_OUTR_IDLES1_Msk;
pub const HRTIM_OUTR_FAULT1_Pos: u32 = 4;
pub const HRTIM_OUTR_FAULT1_Msk: u32 = 0x3 << HRTIM_OUTR_FAULT1_Pos;
pub const HRTIM_OUTR_FAULT1: u32 = HRTIM_OUTR_FAULT1_Msk;
pub const HRTIM_OUTR_FAULT1_0: u32 = 0x1 << HRTIM_OUTR_FAULT1_Pos;
pub const HRTIM_OUTR_FAULT1_1: u32 = 0x2 << HRTIM_OUTR_FAULT1_Pos;
pub const HRTIM_OUTR_CHP1_Pos: u32 = 6;
pub const HRTIM_OUTR_CHP1_Msk: u32 = 0x1 << HRTIM_OUTR_CHP1_Pos;
pub const HRTIM_OUTR_CHP1: u32 = HRTIM_OUTR_CHP1_Msk;
pub const HRTIM_OUTR_DIDL1_Pos: u32 = 7;
pub const HRTIM_OUTR_DIDL1_Msk: u32 = 0x1 << HRTIM_OUTR_DIDL1_Pos;
pub const HRTIM_OUTR_DIDL1: u32 = HRTIM_OUTR_DIDL1_Msk;
pub const HRTIM_OUTR_DTEN_Pos: u32 = 8;
pub const HRTIM_OUTR_DTEN_Msk: u32 = 0x1 << HRTIM_OUTR_DTEN_Pos;
pub const HRTIM_OUTR_DTEN: u32 = HRTIM_OUTR_DTEN_Msk;
pub const HRTIM_OUTR_DLYPRTEN_Pos: u32 = 9;
pub const HRTIM_OUTR_DLYPRTEN_Msk: u32 = 0x1 << HRTIM_OUTR_DLYPRTEN_Pos;
pub const HRTIM_OUTR_DLYPRTEN: u32 = HRTIM_OUTR_DLYPRTEN_Msk;
pub const HRTIM_OUTR_DLYPRT_Pos: u32 = 10;
pub const HRTIM_OUTR_DLYPRT_Msk: u32 = 0x7 << HRTIM_OUTR_DLYPRT_Pos;
pub const HRTIM_OUTR_DLYPRT: u32 = HRTIM_OUTR_DLYPRT_Msk;
pub const HRTIM_OUTR_DLYPRT_0: u32 = 0x1 << HRTIM_OUTR_DLYPRT_Pos;
pub const HRTIM_OUTR_DLYPRT_1: u32 = 0x2 << HRTIM_OUTR_DLYPRT_Pos;
pub const HRTIM_OUTR_DLYPRT_2: u32 = 0x4 << HRTIM_OUTR_DLYPRT_Pos;
pub const HRTIM_OUTR_POL2_Pos: u32 = 17;
pub const HRTIM_OUTR_POL2_Msk: u32 = 0x1 << HRTIM_OUTR_POL2_Pos;
pub const HRTIM_OUTR_POL2: u32 = HRTIM_OUTR_POL2_Msk;
pub const HRTIM_OUTR_IDLM2_Pos: u32 = 18;
pub const HRTIM_OUTR_IDLM2_Msk: u32 = 0x1 << HRTIM_OUTR_IDLM2_Pos;
pub const HRTIM_OUTR_IDLM2: u32 = HRTIM_OUTR_IDLM2_Msk;
pub const HRTIM_OUTR_IDLES2_Pos: u32 = 19;
pub const HRTIM_OUTR_IDLES2_Msk: u32 = 0x1 << HRTIM_OUTR_IDLES2_Pos;
pub const HRTIM_OUTR_IDLES2: u32 = HRTIM_OUTR_IDLES2_Msk;
pub const HRTIM_OUTR_FAULT2_Pos: u32 = 20;
pub const HRTIM_OUTR_FAULT2_Msk: u32 = 0x3 << HRTIM_OUTR_FAULT2_Pos;
pub const HRTIM_OUTR_FAULT2: u32 = HRTIM_OUTR_FAULT2_Msk;
pub const HRTIM_OUTR_FAULT2_0: u32 = 0x1 << HRTIM_OUTR_FAULT2_Pos;
pub const HRTIM_OUTR_FAULT2_1: u32 = 0x2 << HRTIM_OUTR_FAULT2_Pos;
pub const HRTIM_OUTR_CHP2_Pos: u32 = 22;
pub const HRTIM_OUTR_CHP2_Msk: u32 = 0x1 << HRTIM_OUTR_CHP2_Pos;
pub const HRTIM_OUTR_CHP2: u32 = HRTIM_OUTR_CHP2_Msk;
pub const HRTIM_OUTR_DIDL2_Pos: u32 = 23;
pub const HRTIM_OUTR_DIDL2_Msk: u32 = 0x1 << HRTIM_OUTR_DIDL2_Pos;
pub const HRTIM_OUTR_DIDL2: u32 = HRTIM_OUTR_DIDL2_Msk;
pub const HRTIM_FLTR_FLT1EN_Pos: u32 = 0;
pub const HRTIM_FLTR_FLT1EN_Msk: u32 = 0x1 << HRTIM_FLTR_FLT1EN_Pos;
pub const HRTIM_FLTR_FLT1EN: u32 = HRTIM_FLTR_FLT1EN_Msk;
pub const HRTIM_FLTR_FLT2EN_Pos: u32 = 1;
pub const HRTIM_FLTR_FLT2EN_Msk: u32 = 0x1 << HRTIM_FLTR_FLT2EN_Pos;
pub const HRTIM_FLTR_FLT2EN: u32 = HRTIM_FLTR_FLT2EN_Msk;
pub const HRTIM_FLTR_FLT3EN_Pos: u32 = 2;
pub const HRTIM_FLTR_FLT3EN_Msk: u32 = 0x1 << HRTIM_FLTR_FLT3EN_Pos;
pub const HRTIM_FLTR_FLT3EN: u32 = HRTIM_FLTR_FLT3EN_Msk;
pub const HRTIM_FLTR_FLT4EN_Pos: u32 = 3;
pub const HRTIM_FLTR_FLT4EN_Msk: u32 = 0x1 << HRTIM_FLTR_FLT4EN_Pos;
pub const HRTIM_FLTR_FLT4EN: u32 = HRTIM_FLTR_FLT4EN_Msk;
pub const HRTIM_FLTR_FLT5EN_Pos: u32 = 4;
pub const HRTIM_FLTR_FLT5EN_Msk: u32 = 0x1 << HRTIM_FLTR_FLT5EN_Pos;
pub const HRTIM_FLTR_FLT5EN: u32 = HRTIM_FLTR_FLT5EN_Msk;
pub const HRTIM_FLTR_FLTLCK_Pos: u32 = 31;
pub const HRTIM_FLTR_FLTLCK_Msk: u32 = 0x1 << HRTIM_FLTR_FLTLCK_Pos;
pub const HRTIM_FLTR_FLTLCK: u32 = HRTIM_FLTR_FLTLCK_Msk;
pub const HRTIM_CR1_MUDIS_Pos: u32 = 0;
pub const HRTIM_CR1_MUDIS_Msk: u32 = 0x1 << HRTIM_CR1_MUDIS_Pos;
pub const HRTIM_CR1_MUDIS: u32 = HRTIM_CR1_MUDIS_Msk;
pub const HRTIM_CR1_TAUDIS_Pos: u32 = 1;
pub const HRTIM_CR1_TAUDIS_Msk: u32 = 0x1 << HRTIM_CR1_TAUDIS_Pos;
pub const HRTIM_CR1_TAUDIS: u32 = HRTIM_CR1_TAUDIS_Msk;
pub const HRTIM_CR1_TBUDIS_Pos: u32 = 2;
pub const HRTIM_CR1_TBUDIS_Msk: u32 = 0x1 << HRTIM_CR1_TBUDIS_Pos;
pub const HRTIM_CR1_TBUDIS: u32 = HRTIM_CR1_TBUDIS_Msk;
pub const HRTIM_CR1_TCUDIS_Pos: u32 = 3;
pub const HRTIM_CR1_TCUDIS_Msk: u32 = 0x1 << HRTIM_CR1_TCUDIS_Pos;
pub const HRTIM_CR1_TCUDIS: u32 = HRTIM_CR1_TCUDIS_Msk;
pub const HRTIM_CR1_TDUDIS_Pos: u32 = 4;
pub const HRTIM_CR1_TDUDIS_Msk: u32 = 0x1 << HRTIM_CR1_TDUDIS_Pos;
pub const HRTIM_CR1_TDUDIS: u32 = HRTIM_CR1_TDUDIS_Msk;
pub const HRTIM_CR1_TEUDIS_Pos: u32 = 5;
pub const HRTIM_CR1_TEUDIS_Msk: u32 = 0x1 << HRTIM_CR1_TEUDIS_Pos;
pub const HRTIM_CR1_TEUDIS: u32 = HRTIM_CR1_TEUDIS_Msk;
pub const HRTIM_CR1_ADC1USRC_Pos: u32 = 16;
pub const HRTIM_CR1_ADC1USRC_Msk: u32 = 0x7 << HRTIM_CR1_ADC1USRC_Pos;
pub const HRTIM_CR1_ADC1USRC: u32 = HRTIM_CR1_ADC1USRC_Msk;
pub const HRTIM_CR1_ADC1USRC_0: u32 = 0x1 << HRTIM_CR1_ADC1USRC_Pos;
pub const HRTIM_CR1_ADC1USRC_1: u32 = 0x2 << HRTIM_CR1_ADC1USRC_Pos;
pub const HRTIM_CR1_ADC1USRC_2: u32 = 0x4 << HRTIM_CR1_ADC1USRC_Pos;
pub const HRTIM_CR1_ADC2USRC_Pos: u32 = 19;
pub const HRTIM_CR1_ADC2USRC_Msk: u32 = 0x7 << HRTIM_CR1_ADC2USRC_Pos;
pub const HRTIM_CR1_ADC2USRC: u32 = HRTIM_CR1_ADC2USRC_Msk;
pub const HRTIM_CR1_ADC2USRC_0: u32 = 0x1 << HRTIM_CR1_ADC2USRC_Pos;
pub const HRTIM_CR1_ADC2USRC_1: u32 = 0x2 << HRTIM_CR1_ADC2USRC_Pos;
pub const HRTIM_CR1_ADC2USRC_2: u32 = 0x4 << HRTIM_CR1_ADC2USRC_Pos;
pub const HRTIM_CR1_ADC3USRC_Pos: u32 = 22;
pub const HRTIM_CR1_ADC3USRC_Msk: u32 = 0x7 << HRTIM_CR1_ADC3USRC_Pos;
pub const HRTIM_CR1_ADC3USRC: u32 = HRTIM_CR1_ADC3USRC_Msk;
pub const HRTIM_CR1_ADC3USRC_0: u32 = 0x1 << HRTIM_CR1_ADC3USRC_Pos;
pub const HRTIM_CR1_ADC3USRC_1: u32 = 0x2 << HRTIM_CR1_ADC3USRC_Pos;
pub const HRTIM_CR1_ADC3USRC_2: u32 = 0x4 << HRTIM_CR1_ADC3USRC_Pos;
pub const HRTIM_CR1_ADC4USRC_Pos: u32 = 25;
pub const HRTIM_CR1_ADC4USRC_Msk: u32 = 0x7 << HRTIM_CR1_ADC4USRC_Pos;
pub const HRTIM_CR1_ADC4USRC: u32 = HRTIM_CR1_ADC4USRC_Msk;
pub const HRTIM_CR1_ADC4USRC_0: u32 = 0x1 << HRTIM_CR1_ADC4USRC_Pos;
pub const HRTIM_CR1_ADC4USRC_1: u32 = 0x2 << HRTIM_CR1_ADC4USRC_Pos;
pub const HRTIM_CR1_ADC4USRC_2: u32 = 0x0 << HRTIM_CR1_ADC4USRC_Pos;
pub const HRTIM_CR2_MSWU_Pos: u32 = 0;
pub const HRTIM_CR2_MSWU_Msk: u32 = 0x1 << HRTIM_CR2_MSWU_Pos;
pub const HRTIM_CR2_MSWU: u32 = HRTIM_CR2_MSWU_Msk;
pub const HRTIM_CR2_TASWU_Pos: u32 = 1;
pub const HRTIM_CR2_TASWU_Msk: u32 = 0x1 << HRTIM_CR2_TASWU_Pos;
pub const HRTIM_CR2_TASWU: u32 = HRTIM_CR2_TASWU_Msk;
pub const HRTIM_CR2_TBSWU_Pos: u32 = 2;
pub const HRTIM_CR2_TBSWU_Msk: u32 = 0x1 << HRTIM_CR2_TBSWU_Pos;
pub const HRTIM_CR2_TBSWU: u32 = HRTIM_CR2_TBSWU_Msk;
pub const HRTIM_CR2_TCSWU_Pos: u32 = 3;
pub const HRTIM_CR2_TCSWU_Msk: u32 = 0x1 << HRTIM_CR2_TCSWU_Pos;
pub const HRTIM_CR2_TCSWU: u32 = HRTIM_CR2_TCSWU_Msk;
pub const HRTIM_CR2_TDSWU_Pos: u32 = 4;
pub const HRTIM_CR2_TDSWU_Msk: u32 = 0x1 << HRTIM_CR2_TDSWU_Pos;
pub const HRTIM_CR2_TDSWU: u32 = HRTIM_CR2_TDSWU_Msk;
pub const HRTIM_CR2_TESWU_Pos: u32 = 5;
pub const HRTIM_CR2_TESWU_Msk: u32 = 0x1 << HRTIM_CR2_TESWU_Pos;
pub const HRTIM_CR2_TESWU: u32 = HRTIM_CR2_TESWU_Msk;
pub const HRTIM_CR2_MRST_Pos: u32 = 8;
pub const HRTIM_CR2_MRST_Msk: u32 = 0x1 << HRTIM_CR2_MRST_Pos;
pub const HRTIM_CR2_MRST: u32 = HRTIM_CR2_MRST_Msk;
pub const HRTIM_CR2_TARST_Pos: u32 = 9;
pub const HRTIM_CR2_TARST_Msk: u32 = 0x1 << HRTIM_CR2_TARST_Pos;
pub const HRTIM_CR2_TARST: u32 = HRTIM_CR2_TARST_Msk;
pub const HRTIM_CR2_TBRST_Pos: u32 = 10;
pub const HRTIM_CR2_TBRST_Msk: u32 = 0x1 << HRTIM_CR2_TBRST_Pos;
pub const HRTIM_CR2_TBRST: u32 = HRTIM_CR2_TBRST_Msk;
pub const HRTIM_CR2_TCRST_Pos: u32 = 11;
pub const HRTIM_CR2_TCRST_Msk: u32 = 0x1 << HRTIM_CR2_TCRST_Pos;
pub const HRTIM_CR2_TCRST: u32 = HRTIM_CR2_TCRST_Msk;
pub const HRTIM_CR2_TDRST_Pos: u32 = 12;
pub const HRTIM_CR2_TDRST_Msk: u32 = 0x1 << HRTIM_CR2_TDRST_Pos;
pub const HRTIM_CR2_TDRST: u32 = HRTIM_CR2_TDRST_Msk;
pub const HRTIM_CR2_TERST_Pos: u32 = 13;
pub const HRTIM_CR2_TERST_Msk: u32 = 0x1 << HRTIM_CR2_TERST_Pos;
pub const HRTIM_CR2_TERST: u32 = HRTIM_CR2_TERST_Msk;
pub const HRTIM_ISR_FLT1_Pos: u32 = 0;
pub const HRTIM_ISR_FLT1_Msk: u32 = 0x1 << HRTIM_ISR_FLT1_Pos;
pub const HRTIM_ISR_FLT1: u32 = HRTIM_ISR_FLT1_Msk;
pub const HRTIM_ISR_FLT2_Pos: u32 = 1;
pub const HRTIM_ISR_FLT2_Msk: u32 = 0x1 << HRTIM_ISR_FLT2_Pos;
pub const HRTIM_ISR_FLT2: u32 = HRTIM_ISR_FLT2_Msk;
pub const HRTIM_ISR_FLT3_Pos: u32 = 2;
pub const HRTIM_ISR_FLT3_Msk: u32 = 0x1 << HRTIM_ISR_FLT3_Pos;
pub const HRTIM_ISR_FLT3: u32 = HRTIM_ISR_FLT3_Msk;
pub const HRTIM_ISR_FLT4_Pos: u32 = 3;
pub const HRTIM_ISR_FLT4_Msk: u32 = 0x1 << HRTIM_ISR_FLT4_Pos;
pub const HRTIM_ISR_FLT4: u32 = HRTIM_ISR_FLT4_Msk;
pub const HRTIM_ISR_FLT5_Pos: u32 = 4;
pub const HRTIM_ISR_FLT5_Msk: u32 = 0x1 << HRTIM_ISR_FLT5_Pos;
pub const HRTIM_ISR_FLT5: u32 = HRTIM_ISR_FLT5_Msk;
pub const HRTIM_ISR_SYSFLT_Pos: u32 = 5;
pub const HRTIM_ISR_SYSFLT_Msk: u32 = 0x1 << HRTIM_ISR_SYSFLT_Pos;
pub const HRTIM_ISR_SYSFLT: u32 = HRTIM_ISR_SYSFLT_Msk;
pub const HRTIM_ISR_DLLRDY_Pos: u32 = 16;
pub const HRTIM_ISR_DLLRDY_Msk: u32 = 0x1 << HRTIM_ISR_DLLRDY_Pos;
pub const HRTIM_ISR_DLLRDY: u32 = HRTIM_ISR_DLLRDY_Msk;
pub const HRTIM_ISR_BMPER_Pos: u32 = 17;
pub const HRTIM_ISR_BMPER_Msk: u32 = 0x1 << HRTIM_ISR_BMPER_Pos;
pub const HRTIM_ISR_BMPER: u32 = HRTIM_ISR_BMPER_Msk;
pub const HRTIM_ICR_FLT1C_Pos: u32 = 0;
pub const HRTIM_ICR_FLT1C_Msk: u32 = 0x1 << HRTIM_ICR_FLT1C_Pos;
pub const HRTIM_ICR_FLT1C: u32 = HRTIM_ICR_FLT1C_Msk;
pub const HRTIM_ICR_FLT2C_Pos: u32 = 1;
pub const HRTIM_ICR_FLT2C_Msk: u32 = 0x1 << HRTIM_ICR_FLT2C_Pos;
pub const HRTIM_ICR_FLT2C: u32 = HRTIM_ICR_FLT2C_Msk;
pub const HRTIM_ICR_FLT3C_Pos: u32 = 2;
pub const HRTIM_ICR_FLT3C_Msk: u32 = 0x1 << HRTIM_ICR_FLT3C_Pos;
pub const HRTIM_ICR_FLT3C: u32 = HRTIM_ICR_FLT3C_Msk;
pub const HRTIM_ICR_FLT4C_Pos: u32 = 3;
pub const HRTIM_ICR_FLT4C_Msk: u32 = 0x1 << HRTIM_ICR_FLT4C_Pos;
pub const HRTIM_ICR_FLT4C: u32 = HRTIM_ICR_FLT4C_Msk;
pub const HRTIM_ICR_FLT5C_Pos: u32 = 4;
pub const HRTIM_ICR_FLT5C_Msk: u32 = 0x1 << HRTIM_ICR_FLT5C_Pos;
pub const HRTIM_ICR_FLT5C: u32 = HRTIM_ICR_FLT5C_Msk;
pub const HRTIM_ICR_SYSFLTC_Pos: u32 = 5;
pub const HRTIM_ICR_SYSFLTC_Msk: u32 = 0x1 << HRTIM_ICR_SYSFLTC_Pos;
pub const HRTIM_ICR_SYSFLTC: u32 = HRTIM_ICR_SYSFLTC_Msk;
pub const HRTIM_ICR_DLLRDYC_Pos: u32 = 16;
pub const HRTIM_ICR_DLLRDYC_Msk: u32 = 0x1 << HRTIM_ICR_DLLRDYC_Pos;
pub const HRTIM_ICR_DLLRDYC: u32 = HRTIM_ICR_DLLRDYC_Msk;
pub const HRTIM_ICR_BMPERC_Pos: u32 = 17;
pub const HRTIM_ICR_BMPERC_Msk: u32 = 0x1 << HRTIM_ICR_BMPERC_Pos;
pub const HRTIM_ICR_BMPERC: u32 = HRTIM_ICR_BMPERC_Msk;
pub const HRTIM_IER_FLT1_Pos: u32 = 0;
pub const HRTIM_IER_FLT1_Msk: u32 = 0x1 << HRTIM_IER_FLT1_Pos;
pub const HRTIM_IER_FLT1: u32 = HRTIM_IER_FLT1_Msk;
pub const HRTIM_IER_FLT2_Pos: u32 = 1;
pub const HRTIM_IER_FLT2_Msk: u32 = 0x1 << HRTIM_IER_FLT2_Pos;
pub const HRTIM_IER_FLT2: u32 = HRTIM_IER_FLT2_Msk;
pub const HRTIM_IER_FLT3_Pos: u32 = 2;
pub const HRTIM_IER_FLT3_Msk: u32 = 0x1 << HRTIM_IER_FLT3_Pos;
pub const HRTIM_IER_FLT3: u32 = HRTIM_IER_FLT3_Msk;
pub const HRTIM_IER_FLT4_Pos: u32 = 3;
pub const HRTIM_IER_FLT4_Msk: u32 = 0x1 << HRTIM_IER_FLT4_Pos;
pub const HRTIM_IER_FLT4: u32 = HRTIM_IER_FLT4_Msk;
pub const HRTIM_IER_FLT5_Pos: u32 = 4;
pub const HRTIM_IER_FLT5_Msk: u32 = 0x1 << HRTIM_IER_FLT5_Pos;
pub const HRTIM_IER_FLT5: u32 = HRTIM_IER_FLT5_Msk;
pub const HRTIM_IER_SYSFLT_Pos: u32 = 5;
pub const HRTIM_IER_SYSFLT_Msk: u32 = 0x1 << HRTIM_IER_SYSFLT_Pos;
pub const HRTIM_IER_SYSFLT: u32 = HRTIM_IER_SYSFLT_Msk;
pub const HRTIM_IER_DLLRDY_Pos: u32 = 16;
pub const HRTIM_IER_DLLRDY_Msk: u32 = 0x1 << HRTIM_IER_DLLRDY_Pos;
pub const HRTIM_IER_DLLRDY: u32 = HRTIM_IER_DLLRDY_Msk;
pub const HRTIM_IER_BMPER_Pos: u32 = 17;
pub const HRTIM_IER_BMPER_Msk: u32 = 0x1 << HRTIM_IER_BMPER_Pos;
pub const HRTIM_IER_BMPER: u32 = HRTIM_IER_BMPER_Msk;
pub const HRTIM_OENR_TA1OEN_Pos: u32 = 0;
pub const HRTIM_OENR_TA1OEN_Msk: u32 = 0x1 << HRTIM_OENR_TA1OEN_Pos;
pub const HRTIM_OENR_TA1OEN: u32 = HRTIM_OENR_TA1OEN_Msk;
pub const HRTIM_OENR_TA2OEN_Pos: u32 = 1;
pub const HRTIM_OENR_TA2OEN_Msk: u32 = 0x1 << HRTIM_OENR_TA2OEN_Pos;
pub const HRTIM_OENR_TA2OEN: u32 = HRTIM_OENR_TA2OEN_Msk;
pub const HRTIM_OENR_TB1OEN_Pos: u32 = 2;
pub const HRTIM_OENR_TB1OEN_Msk: u32 = 0x1 << HRTIM_OENR_TB1OEN_Pos;
pub const HRTIM_OENR_TB1OEN: u32 = HRTIM_OENR_TB1OEN_Msk;
pub const HRTIM_OENR_TB2OEN_Pos: u32 = 3;
pub const HRTIM_OENR_TB2OEN_Msk: u32 = 0x1 << HRTIM_OENR_TB2OEN_Pos;
pub const HRTIM_OENR_TB2OEN: u32 = HRTIM_OENR_TB2OEN_Msk;
pub const HRTIM_OENR_TC1OEN_Pos: u32 = 4;
pub const HRTIM_OENR_TC1OEN_Msk: u32 = 0x1 << HRTIM_OENR_TC1OEN_Pos;
pub const HRTIM_OENR_TC1OEN: u32 = HRTIM_OENR_TC1OEN_Msk;
pub const HRTIM_OENR_TC2OEN_Pos: u32 = 5;
pub const HRTIM_OENR_TC2OEN_Msk: u32 = 0x1 << HRTIM_OENR_TC2OEN_Pos;
pub const HRTIM_OENR_TC2OEN: u32 = HRTIM_OENR_TC2OEN_Msk;
pub const HRTIM_OENR_TD1OEN_Pos: u32 = 6;
pub const HRTIM_OENR_TD1OEN_Msk: u32 = 0x1 << HRTIM_OENR_TD1OEN_Pos;
pub const HRTIM_OENR_TD1OEN: u32 = HRTIM_OENR_TD1OEN_Msk;
pub const HRTIM_OENR_TD2OEN_Pos: u32 = 7;
pub const HRTIM_OENR_TD2OEN_Msk: u32 = 0x1 << HRTIM_OENR_TD2OEN_Pos;
pub const HRTIM_OENR_TD2OEN: u32 = HRTIM_OENR_TD2OEN_Msk;
pub const HRTIM_OENR_TE1OEN_Pos: u32 = 8;
pub const HRTIM_OENR_TE1OEN_Msk: u32 = 0x1 << HRTIM_OENR_TE1OEN_Pos;
pub const HRTIM_OENR_TE1OEN: u32 = HRTIM_OENR_TE1OEN_Msk;
pub const HRTIM_OENR_TE2OEN_Pos: u32 = 9;
pub const HRTIM_OENR_TE2OEN_Msk: u32 = 0x1 << HRTIM_OENR_TE2OEN_Pos;
pub const HRTIM_OENR_TE2OEN: u32 = HRTIM_OENR_TE2OEN_Msk;
pub const HRTIM_ODISR_TA1ODIS_Pos: u32 = 0;
pub const HRTIM_ODISR_TA1ODIS_Msk: u32 = 0x1 << HRTIM_ODISR_TA1ODIS_Pos;
pub const HRTIM_ODISR_TA1ODIS: u32 = HRTIM_ODISR_TA1ODIS_Msk;
pub const HRTIM_ODISR_TA2ODIS_Pos: u32 = 1;
pub const HRTIM_ODISR_TA2ODIS_Msk: u32 = 0x1 << HRTIM_ODISR_TA2ODIS_Pos;
pub const HRTIM_ODISR_TA2ODIS: u32 = HRTIM_ODISR_TA2ODIS_Msk;
pub const HRTIM_ODISR_TB1ODIS_Pos: u32 = 2;
pub const HRTIM_ODISR_TB1ODIS_Msk: u32 = 0x1 << HRTIM_ODISR_TB1ODIS_Pos;
pub const HRTIM_ODISR_TB1ODIS: u32 = HRTIM_ODISR_TB1ODIS_Msk;
pub const HRTIM_ODISR_TB2ODIS_Pos: u32 = 3;
pub const HRTIM_ODISR_TB2ODIS_Msk: u32 = 0x1 << HRTIM_ODISR_TB2ODIS_Pos;
pub const HRTIM_ODISR_TB2ODIS: u32 = HRTIM_ODISR_TB2ODIS_Msk;
pub const HRTIM_ODISR_TC1ODIS_Pos: u32 = 4;
pub const HRTIM_ODISR_TC1ODIS_Msk: u32 = 0x1 << HRTIM_ODISR_TC1ODIS_Pos;
pub const HRTIM_ODISR_TC1ODIS: u32 = HRTIM_ODISR_TC1ODIS_Msk;
pub const HRTIM_ODISR_TC2ODIS_Pos: u32 = 5;
pub const HRTIM_ODISR_TC2ODIS_Msk: u32 = 0x1 << HRTIM_ODISR_TC2ODIS_Pos;
pub const HRTIM_ODISR_TC2ODIS: u32 = HRTIM_ODISR_TC2ODIS_Msk;
pub const HRTIM_ODISR_TD1ODIS_Pos: u32 = 6;
pub const HRTIM_ODISR_TD1ODIS_Msk: u32 = 0x1 << HRTIM_ODISR_TD1ODIS_Pos;
pub const HRTIM_ODISR_TD1ODIS: u32 = HRTIM_ODISR_TD1ODIS_Msk;
pub const HRTIM_ODISR_TD2ODIS_Pos: u32 = 7;
pub const HRTIM_ODISR_TD2ODIS_Msk: u32 = 0x1 << HRTIM_ODISR_TD2ODIS_Pos;
pub const HRTIM_ODISR_TD2ODIS: u32 = HRTIM_ODISR_TD2ODIS_Msk;
pub const HRTIM_ODISR_TE1ODIS_Pos: u32 = 8;
pub const HRTIM_ODISR_TE1ODIS_Msk: u32 = 0x1 << HRTIM_ODISR_TE1ODIS_Pos;
pub const HRTIM_ODISR_TE1ODIS: u32 = HRTIM_ODISR_TE1ODIS_Msk;
pub const HRTIM_ODISR_TE2ODIS_Pos: u32 = 9;
pub const HRTIM_ODISR_TE2ODIS_Msk: u32 = 0x1 << HRTIM_ODISR_TE2ODIS_Pos;
pub const HRTIM_ODISR_TE2ODIS: u32 = HRTIM_ODISR_TE2ODIS_Msk;
pub const HRTIM_ODSR_TA1ODS_Pos: u32 = 0;
pub const HRTIM_ODSR_TA1ODS_Msk: u32 = 0x1 << HRTIM_ODSR_TA1ODS_Pos;
pub const HRTIM_ODSR_TA1ODS: u32 = HRTIM_ODSR_TA1ODS_Msk;
pub const HRTIM_ODSR_TA2ODS_Pos: u32 = 1;
pub const HRTIM_ODSR_TA2ODS_Msk: u32 = 0x1 << HRTIM_ODSR_TA2ODS_Pos;
pub const HRTIM_ODSR_TA2ODS: u32 = HRTIM_ODSR_TA2ODS_Msk;
pub const HRTIM_ODSR_TB1ODS_Pos: u32 = 2;
pub const HRTIM_ODSR_TB1ODS_Msk: u32 = 0x1 << HRTIM_ODSR_TB1ODS_Pos;
pub const HRTIM_ODSR_TB1ODS: u32 = HRTIM_ODSR_TB1ODS_Msk;
pub const HRTIM_ODSR_TB2ODS_Pos: u32 = 3;
pub const HRTIM_ODSR_TB2ODS_Msk: u32 = 0x1 << HRTIM_ODSR_TB2ODS_Pos;
pub const HRTIM_ODSR_TB2ODS: u32 = HRTIM_ODSR_TB2ODS_Msk;
pub const HRTIM_ODSR_TC1ODS_Pos: u32 = 4;
pub const HRTIM_ODSR_TC1ODS_Msk: u32 = 0x1 << HRTIM_ODSR_TC1ODS_Pos;
pub const HRTIM_ODSR_TC1ODS: u32 = HRTIM_ODSR_TC1ODS_Msk;
pub const HRTIM_ODSR_TC2ODS_Pos: u32 = 5;
pub const HRTIM_ODSR_TC2ODS_Msk: u32 = 0x1 << HRTIM_ODSR_TC2ODS_Pos;
pub const HRTIM_ODSR_TC2ODS: u32 = HRTIM_ODSR_TC2ODS_Msk;
pub const HRTIM_ODSR_TD1ODS_Pos: u32 = 6;
pub const HRTIM_ODSR_TD1ODS_Msk: u32 = 0x1 << HRTIM_ODSR_TD1ODS_Pos;
pub const HRTIM_ODSR_TD1ODS: u32 = HRTIM_ODSR_TD1ODS_Msk;
pub const HRTIM_ODSR_TD2ODS_Pos: u32 = 7;
pub const HRTIM_ODSR_TD2ODS_Msk: u32 = 0x1 << HRTIM_ODSR_TD2ODS_Pos;
pub const HRTIM_ODSR_TD2ODS: u32 = HRTIM_ODSR_TD2ODS_Msk;
pub const HRTIM_ODSR_TE1ODS_Pos: u32 = 8;
pub const HRTIM_ODSR_TE1ODS_Msk: u32 = 0x1 << HRTIM_ODSR_TE1ODS_Pos;
pub const HRTIM_ODSR_TE1ODS: u32 = HRTIM_ODSR_TE1ODS_Msk;
pub const HRTIM_ODSR_TE2ODS_Pos: u32 = 9;
pub const HRTIM_ODSR_TE2ODS_Msk: u32 = 0x1 << HRTIM_ODSR_TE2ODS_Pos;
pub const HRTIM_ODSR_TE2ODS: u32 = HRTIM_ODSR_TE2ODS_Msk;
pub const HRTIM_BMCR_BME_Pos: u32 = 0;
pub const HRTIM_BMCR_BME_Msk: u32 = 0x1 << HRTIM_BMCR_BME_Pos;
pub const HRTIM_BMCR_BME: u32 = HRTIM_BMCR_BME_Msk;
pub const HRTIM_BMCR_BMOM_Pos: u32 = 1;
pub const HRTIM_BMCR_BMOM_Msk: u32 = 0x1 << HRTIM_BMCR_BMOM_Pos;
pub const HRTIM_BMCR_BMOM: u32 = HRTIM_BMCR_BMOM_Msk;
pub const HRTIM_BMCR_BMCLK_Pos: u32 = 2;
pub const HRTIM_BMCR_BMCLK_Msk: u32 = 0xF << HRTIM_BMCR_BMCLK_Pos;
pub const HRTIM_BMCR_BMCLK: u32 = HRTIM_BMCR_BMCLK_Msk;
pub const HRTIM_BMCR_BMCLK_0: u32 = 0x1 << HRTIM_BMCR_BMCLK_Pos;
pub const HRTIM_BMCR_BMCLK_1: u32 = 0x2 << HRTIM_BMCR_BMCLK_Pos;
pub const HRTIM_BMCR_BMCLK_2: u32 = 0x4 << HRTIM_BMCR_BMCLK_Pos;
pub const HRTIM_BMCR_BMCLK_3: u32 = 0x8 << HRTIM_BMCR_BMCLK_Pos;
pub const HRTIM_BMCR_BMPRSC_Pos: u32 = 6;
pub const HRTIM_BMCR_BMPRSC_Msk: u32 = 0xF << HRTIM_BMCR_BMPRSC_Pos;
pub const HRTIM_BMCR_BMPRSC: u32 = HRTIM_BMCR_BMPRSC_Msk;
pub const HRTIM_BMCR_BMPRSC_0: u32 = 0x1 << HRTIM_BMCR_BMPRSC_Pos;
pub const HRTIM_BMCR_BMPRSC_1: u32 = 0x2 << HRTIM_BMCR_BMPRSC_Pos;
pub const HRTIM_BMCR_BMPRSC_2: u32 = 0x4 << HRTIM_BMCR_BMPRSC_Pos;
pub const HRTIM_BMCR_BMPRSC_3: u32 = 0x8 << HRTIM_BMCR_BMPRSC_Pos;
pub const HRTIM_BMCR_BMPREN_Pos: u32 = 10;
pub const HRTIM_BMCR_BMPREN_Msk: u32 = 0x1 << HRTIM_BMCR_BMPREN_Pos;
pub const HRTIM_BMCR_BMPREN: u32 = HRTIM_BMCR_BMPREN_Msk;
pub const HRTIM_BMCR_MTBM_Pos: u32 = 16;
pub const HRTIM_BMCR_MTBM_Msk: u32 = 0x1 << HRTIM_BMCR_MTBM_Pos;
pub const HRTIM_BMCR_MTBM: u32 = HRTIM_BMCR_MTBM_Msk;
pub const HRTIM_BMCR_TABM_Pos: u32 = 17;
pub const HRTIM_BMCR_TABM_Msk: u32 = 0x1 << HRTIM_BMCR_TABM_Pos;
pub const HRTIM_BMCR_TABM: u32 = HRTIM_BMCR_TABM_Msk;
pub const HRTIM_BMCR_TBBM_Pos: u32 = 18;
pub const HRTIM_BMCR_TBBM_Msk: u32 = 0x1 << HRTIM_BMCR_TBBM_Pos;
pub const HRTIM_BMCR_TBBM: u32 = HRTIM_BMCR_TBBM_Msk;
pub const HRTIM_BMCR_TCBM_Pos: u32 = 19;
pub const HRTIM_BMCR_TCBM_Msk: u32 = 0x1 << HRTIM_BMCR_TCBM_Pos;
pub const HRTIM_BMCR_TCBM: u32 = HRTIM_BMCR_TCBM_Msk;
pub const HRTIM_BMCR_TDBM_Pos: u32 = 20;
pub const HRTIM_BMCR_TDBM_Msk: u32 = 0x1 << HRTIM_BMCR_TDBM_Pos;
pub const HRTIM_BMCR_TDBM: u32 = HRTIM_BMCR_TDBM_Msk;
pub const HRTIM_BMCR_TEBM_Pos: u32 = 21;
pub const HRTIM_BMCR_TEBM_Msk: u32 = 0x1 << HRTIM_BMCR_TEBM_Pos;
pub const HRTIM_BMCR_TEBM: u32 = HRTIM_BMCR_TEBM_Msk;
pub const HRTIM_BMCR_BMSTAT_Pos: u32 = 31;
pub const HRTIM_BMCR_BMSTAT_Msk: u32 = 0x1 << HRTIM_BMCR_BMSTAT_Pos;
pub const HRTIM_BMCR_BMSTAT: u32 = HRTIM_BMCR_BMSTAT_Msk;
pub const HRTIM_BMTRGR_SW_Pos: u32 = 0;
pub const HRTIM_BMTRGR_SW_Msk: u32 = 0x1 << HRTIM_BMTRGR_SW_Pos;
pub const HRTIM_BMTRGR_SW: u32 = HRTIM_BMTRGR_SW_Msk;
pub const HRTIM_BMTRGR_MSTRST_Pos: u32 = 1;
pub const HRTIM_BMTRGR_MSTRST_Msk: u32 = 0x1 << HRTIM_BMTRGR_MSTRST_Pos;
pub const HRTIM_BMTRGR_MSTRST: u32 = HRTIM_BMTRGR_MSTRST_Msk;
pub const HRTIM_BMTRGR_MSTREP_Pos: u32 = 2;
pub const HRTIM_BMTRGR_MSTREP_Msk: u32 = 0x1 << HRTIM_BMTRGR_MSTREP_Pos;
pub const HRTIM_BMTRGR_MSTREP: u32 = HRTIM_BMTRGR_MSTREP_Msk;
pub const HRTIM_BMTRGR_MSTCMP1_Pos: u32 = 3;
pub const HRTIM_BMTRGR_MSTCMP1_Msk: u32 = 0x1 << HRTIM_BMTRGR_MSTCMP1_Pos;
pub const HRTIM_BMTRGR_MSTCMP1: u32 = HRTIM_BMTRGR_MSTCMP1_Msk;
pub const HRTIM_BMTRGR_MSTCMP2_Pos: u32 = 4;
pub const HRTIM_BMTRGR_MSTCMP2_Msk: u32 = 0x1 << HRTIM_BMTRGR_MSTCMP2_Pos;
pub const HRTIM_BMTRGR_MSTCMP2: u32 = HRTIM_BMTRGR_MSTCMP2_Msk;
pub const HRTIM_BMTRGR_MSTCMP3_Pos: u32 = 5;
pub const HRTIM_BMTRGR_MSTCMP3_Msk: u32 = 0x1 << HRTIM_BMTRGR_MSTCMP3_Pos;
pub const HRTIM_BMTRGR_MSTCMP3: u32 = HRTIM_BMTRGR_MSTCMP3_Msk;
pub const HRTIM_BMTRGR_MSTCMP4_Pos: u32 = 6;
pub const HRTIM_BMTRGR_MSTCMP4_Msk: u32 = 0x1 << HRTIM_BMTRGR_MSTCMP4_Pos;
pub const HRTIM_BMTRGR_MSTCMP4: u32 = HRTIM_BMTRGR_MSTCMP4_Msk;
pub const HRTIM_BMTRGR_TARST_Pos: u32 = 7;
pub const HRTIM_BMTRGR_TARST_Msk: u32 = 0x1 << HRTIM_BMTRGR_TARST_Pos;
pub const HRTIM_BMTRGR_TARST: u32 = HRTIM_BMTRGR_TARST_Msk;
pub const HRTIM_BMTRGR_TAREP_Pos: u32 = 8;
pub const HRTIM_BMTRGR_TAREP_Msk: u32 = 0x1 << HRTIM_BMTRGR_TAREP_Pos;
pub const HRTIM_BMTRGR_TAREP: u32 = HRTIM_BMTRGR_TAREP_Msk;
pub const HRTIM_BMTRGR_TACMP1_Pos: u32 = 9;
pub const HRTIM_BMTRGR_TACMP1_Msk: u32 = 0x1 << HRTIM_BMTRGR_TACMP1_Pos;
pub const HRTIM_BMTRGR_TACMP1: u32 = HRTIM_BMTRGR_TACMP1_Msk;
pub const HRTIM_BMTRGR_TACMP2_Pos: u32 = 10;
pub const HRTIM_BMTRGR_TACMP2_Msk: u32 = 0x1 << HRTIM_BMTRGR_TACMP2_Pos;
pub const HRTIM_BMTRGR_TACMP2: u32 = HRTIM_BMTRGR_TACMP2_Msk;
pub const HRTIM_BMTRGR_TBRST_Pos: u32 = 11;
pub const HRTIM_BMTRGR_TBRST_Msk: u32 = 0x1 << HRTIM_BMTRGR_TBRST_Pos;
pub const HRTIM_BMTRGR_TBRST: u32 = HRTIM_BMTRGR_TBRST_Msk;
pub const HRTIM_BMTRGR_TBREP_Pos: u32 = 12;
pub const HRTIM_BMTRGR_TBREP_Msk: u32 = 0x1 << HRTIM_BMTRGR_TBREP_Pos;
pub const HRTIM_BMTRGR_TBREP: u32 = HRTIM_BMTRGR_TBREP_Msk;
pub const HRTIM_BMTRGR_TBCMP1_Pos: u32 = 13;
pub const HRTIM_BMTRGR_TBCMP1_Msk: u32 = 0x1 << HRTIM_BMTRGR_TBCMP1_Pos;
pub const HRTIM_BMTRGR_TBCMP1: u32 = HRTIM_BMTRGR_TBCMP1_Msk;
pub const HRTIM_BMTRGR_TBCMP2_Pos: u32 = 14;
pub const HRTIM_BMTRGR_TBCMP2_Msk: u32 = 0x1 << HRTIM_BMTRGR_TBCMP2_Pos;
pub const HRTIM_BMTRGR_TBCMP2: u32 = HRTIM_BMTRGR_TBCMP2_Msk;
pub const HRTIM_BMTRGR_TCRST_Pos: u32 = 15;
pub const HRTIM_BMTRGR_TCRST_Msk: u32 = 0x1 << HRTIM_BMTRGR_TCRST_Pos;
pub const HRTIM_BMTRGR_TCRST: u32 = HRTIM_BMTRGR_TCRST_Msk;
pub const HRTIM_BMTRGR_TCREP_Pos: u32 = 16;
pub const HRTIM_BMTRGR_TCREP_Msk: u32 = 0x1 << HRTIM_BMTRGR_TCREP_Pos;
pub const HRTIM_BMTRGR_TCREP: u32 = HRTIM_BMTRGR_TCREP_Msk;
pub const HRTIM_BMTRGR_TCCMP1_Pos: u32 = 17;
pub const HRTIM_BMTRGR_TCCMP1_Msk: u32 = 0x1 << HRTIM_BMTRGR_TCCMP1_Pos;
pub const HRTIM_BMTRGR_TCCMP1: u32 = HRTIM_BMTRGR_TCCMP1_Msk;
pub const HRTIM_BMTRGR_TCCMP2_Pos: u32 = 18;
pub const HRTIM_BMTRGR_TCCMP2_Msk: u32 = 0x1 << HRTIM_BMTRGR_TCCMP2_Pos;
pub const HRTIM_BMTRGR_TCCMP2: u32 = HRTIM_BMTRGR_TCCMP2_Msk;
pub const HRTIM_BMTRGR_TDRST_Pos: u32 = 19;
pub const HRTIM_BMTRGR_TDRST_Msk: u32 = 0x1 << HRTIM_BMTRGR_TDRST_Pos;
pub const HRTIM_BMTRGR_TDRST: u32 = HRTIM_BMTRGR_TDRST_Msk;
pub const HRTIM_BMTRGR_TDREP_Pos: u32 = 20;
pub const HRTIM_BMTRGR_TDREP_Msk: u32 = 0x1 << HRTIM_BMTRGR_TDREP_Pos;
pub const HRTIM_BMTRGR_TDREP: u32 = HRTIM_BMTRGR_TDREP_Msk;
pub const HRTIM_BMTRGR_TDCMP1_Pos: u32 = 21;
pub const HRTIM_BMTRGR_TDCMP1_Msk: u32 = 0x1 << HRTIM_BMTRGR_TDCMP1_Pos;
pub const HRTIM_BMTRGR_TDCMP1: u32 = HRTIM_BMTRGR_TDCMP1_Msk;
pub const HRTIM_BMTRGR_TDCMP2_Pos: u32 = 22;
pub const HRTIM_BMTRGR_TDCMP2_Msk: u32 = 0x1 << HRTIM_BMTRGR_TDCMP2_Pos;
pub const HRTIM_BMTRGR_TDCMP2: u32 = HRTIM_BMTRGR_TDCMP2_Msk;
pub const HRTIM_BMTRGR_TERST_Pos: u32 = 23;
pub const HRTIM_BMTRGR_TERST_Msk: u32 = 0x1 << HRTIM_BMTRGR_TERST_Pos;
pub const HRTIM_BMTRGR_TERST: u32 = HRTIM_BMTRGR_TERST_Msk;
pub const HRTIM_BMTRGR_TEREP_Pos: u32 = 24;
pub const HRTIM_BMTRGR_TEREP_Msk: u32 = 0x1 << HRTIM_BMTRGR_TEREP_Pos;
pub const HRTIM_BMTRGR_TEREP: u32 = HRTIM_BMTRGR_TEREP_Msk;
pub const HRTIM_BMTRGR_TECMP1_Pos: u32 = 25;
pub const HRTIM_BMTRGR_TECMP1_Msk: u32 = 0x1 << HRTIM_BMTRGR_TECMP1_Pos;
pub const HRTIM_BMTRGR_TECMP1: u32 = HRTIM_BMTRGR_TECMP1_Msk;
pub const HRTIM_BMTRGR_TECMP2_Pos: u32 = 26;
pub const HRTIM_BMTRGR_TECMP2_Msk: u32 = 0x1 << HRTIM_BMTRGR_TECMP2_Pos;
pub const HRTIM_BMTRGR_TECMP2: u32 = HRTIM_BMTRGR_TECMP2_Msk;
pub const HRTIM_BMTRGR_TAEEV7_Pos: u32 = 27;
pub const HRTIM_BMTRGR_TAEEV7_Msk: u32 = 0x1 << HRTIM_BMTRGR_TAEEV7_Pos;
pub const HRTIM_BMTRGR_TAEEV7: u32 = HRTIM_BMTRGR_TAEEV7_Msk;
pub const HRTIM_BMTRGR_TDEEV8_Pos: u32 = 28;
pub const HRTIM_BMTRGR_TDEEV8_Msk: u32 = 0x1 << HRTIM_BMTRGR_TDEEV8_Pos;
pub const HRTIM_BMTRGR_TDEEV8: u32 = HRTIM_BMTRGR_TDEEV8_Msk;
pub const HRTIM_BMTRGR_EEV7_Pos: u32 = 29;
pub const HRTIM_BMTRGR_EEV7_Msk: u32 = 0x1 << HRTIM_BMTRGR_EEV7_Pos;
pub const HRTIM_BMTRGR_EEV7: u32 = HRTIM_BMTRGR_EEV7_Msk;
pub const HRTIM_BMTRGR_EEV8_Pos: u32 = 30;
pub const HRTIM_BMTRGR_EEV8_Msk: u32 = 0x1 << HRTIM_BMTRGR_EEV8_Pos;
pub const HRTIM_BMTRGR_EEV8: u32 = HRTIM_BMTRGR_EEV8_Msk;
pub const HRTIM_BMTRGR_OCHPEV_Pos: u32 = 31;
pub const HRTIM_BMTRGR_OCHPEV_Msk: u32 = 0x1 << HRTIM_BMTRGR_OCHPEV_Pos;
pub const HRTIM_BMTRGR_OCHPEV: u32 = HRTIM_BMTRGR_OCHPEV_Msk;
pub const HRTIM_BMCMPR_BMCMPR_Pos: u32 = 0;
pub const HRTIM_BMCMPR_BMCMPR_Msk: u32 = 0xFFFF << HRTIM_BMCMPR_BMCMPR_Pos;
pub const HRTIM_BMCMPR_BMCMPR: u32 = HRTIM_BMCMPR_BMCMPR_Msk;
pub const HRTIM_BMPER_BMPER_Pos: u32 = 0;
pub const HRTIM_BMPER_BMPER_Msk: u32 = 0xFFFF << HRTIM_BMPER_BMPER_Pos;
pub const HRTIM_BMPER_BMPER: u32 = HRTIM_BMPER_BMPER_Msk;
pub const HRTIM_EECR1_EE1SRC_Pos: u32 = 0;
pub const HRTIM_EECR1_EE1SRC_Msk: u32 = 0x3 << HRTIM_EECR1_EE1SRC_Pos;
pub const HRTIM_EECR1_EE1SRC: u32 = HRTIM_EECR1_EE1SRC_Msk;
pub const HRTIM_EECR1_EE1SRC_0: u32 = 0x1 << HRTIM_EECR1_EE1SRC_Pos;
pub const HRTIM_EECR1_EE1SRC_1: u32 = 0x2 << HRTIM_EECR1_EE1SRC_Pos;
pub const HRTIM_EECR1_EE1POL_Pos: u32 = 2;
pub const HRTIM_EECR1_EE1POL_Msk: u32 = 0x1 << HRTIM_EECR1_EE1POL_Pos;
pub const HRTIM_EECR1_EE1POL: u32 = HRTIM_EECR1_EE1POL_Msk;
pub const HRTIM_EECR1_EE1SNS_Pos: u32 = 3;
pub const HRTIM_EECR1_EE1SNS_Msk: u32 = 0x3 << HRTIM_EECR1_EE1SNS_Pos;
pub const HRTIM_EECR1_EE1SNS: u32 = HRTIM_EECR1_EE1SNS_Msk;
pub const HRTIM_EECR1_EE1SNS_0: u32 = 0x1 << HRTIM_EECR1_EE1SNS_Pos;
pub const HRTIM_EECR1_EE1SNS_1: u32 = 0x2 << HRTIM_EECR1_EE1SNS_Pos;
pub const HRTIM_EECR1_EE1FAST_Pos: u32 = 5;
pub const HRTIM_EECR1_EE1FAST_Msk: u32 = 0x1 << HRTIM_EECR1_EE1FAST_Pos;
pub const HRTIM_EECR1_EE1FAST: u32 = HRTIM_EECR1_EE1FAST_Msk;
pub const HRTIM_EECR1_EE2SRC_Pos: u32 = 6;
pub const HRTIM_EECR1_EE2SRC_Msk: u32 = 0x3 << HRTIM_EECR1_EE2SRC_Pos;
pub const HRTIM_EECR1_EE2SRC: u32 = HRTIM_EECR1_EE2SRC_Msk;
pub const HRTIM_EECR1_EE2SRC_0: u32 = 0x1 << HRTIM_EECR1_EE2SRC_Pos;
pub const HRTIM_EECR1_EE2SRC_1: u32 = 0x2 << HRTIM_EECR1_EE2SRC_Pos;
pub const HRTIM_EECR1_EE2POL_Pos: u32 = 8;
pub const HRTIM_EECR1_EE2POL_Msk: u32 = 0x1 << HRTIM_EECR1_EE2POL_Pos;
pub const HRTIM_EECR1_EE2POL: u32 = HRTIM_EECR1_EE2POL_Msk;
pub const HRTIM_EECR1_EE2SNS_Pos: u32 = 9;
pub const HRTIM_EECR1_EE2SNS_Msk: u32 = 0x3 << HRTIM_EECR1_EE2SNS_Pos;
pub const HRTIM_EECR1_EE2SNS: u32 = HRTIM_EECR1_EE2SNS_Msk;
pub const HRTIM_EECR1_EE2SNS_0: u32 = 0x1 << HRTIM_EECR1_EE2SNS_Pos;
pub const HRTIM_EECR1_EE2SNS_1: u32 = 0x2 << HRTIM_EECR1_EE2SNS_Pos;
pub const HRTIM_EECR1_EE2FAST_Pos: u32 = 11;
pub const HRTIM_EECR1_EE2FAST_Msk: u32 = 0x1 << HRTIM_EECR1_EE2FAST_Pos;
pub const HRTIM_EECR1_EE2FAST: u32 = HRTIM_EECR1_EE2FAST_Msk;
pub const HRTIM_EECR1_EE3SRC_Pos: u32 = 12;
pub const HRTIM_EECR1_EE3SRC_Msk: u32 = 0x3 << HRTIM_EECR1_EE3SRC_Pos;
pub const HRTIM_EECR1_EE3SRC: u32 = HRTIM_EECR1_EE3SRC_Msk;
pub const HRTIM_EECR1_EE3SRC_0: u32 = 0x1 << HRTIM_EECR1_EE3SRC_Pos;
pub const HRTIM_EECR1_EE3SRC_1: u32 = 0x2 << HRTIM_EECR1_EE3SRC_Pos;
pub const HRTIM_EECR1_EE3POL_Pos: u32 = 14;
pub const HRTIM_EECR1_EE3POL_Msk: u32 = 0x1 << HRTIM_EECR1_EE3POL_Pos;
pub const HRTIM_EECR1_EE3POL: u32 = HRTIM_EECR1_EE3POL_Msk;
pub const HRTIM_EECR1_EE3SNS_Pos: u32 = 15;
pub const HRTIM_EECR1_EE3SNS_Msk: u32 = 0x3 << HRTIM_EECR1_EE3SNS_Pos;
pub const HRTIM_EECR1_EE3SNS: u32 = HRTIM_EECR1_EE3SNS_Msk;
pub const HRTIM_EECR1_EE3SNS_0: u32 = 0x1 << HRTIM_EECR1_EE3SNS_Pos;
pub const HRTIM_EECR1_EE3SNS_1: u32 = 0x2 << HRTIM_EECR1_EE3SNS_Pos;
pub const HRTIM_EECR1_EE3FAST_Pos: u32 = 17;
pub const HRTIM_EECR1_EE3FAST_Msk: u32 = 0x1 << HRTIM_EECR1_EE3FAST_Pos;
pub const HRTIM_EECR1_EE3FAST: u32 = HRTIM_EECR1_EE3FAST_Msk;
pub const HRTIM_EECR1_EE4SRC_Pos: u32 = 18;
pub const HRTIM_EECR1_EE4SRC_Msk: u32 = 0x3 << HRTIM_EECR1_EE4SRC_Pos;
pub const HRTIM_EECR1_EE4SRC: u32 = HRTIM_EECR1_EE4SRC_Msk;
pub const HRTIM_EECR1_EE4SRC_0: u32 = 0x1 << HRTIM_EECR1_EE4SRC_Pos;
pub const HRTIM_EECR1_EE4SRC_1: u32 = 0x2 << HRTIM_EECR1_EE4SRC_Pos;
pub const HRTIM_EECR1_EE4POL_Pos: u32 = 20;
pub const HRTIM_EECR1_EE4POL_Msk: u32 = 0x1 << HRTIM_EECR1_EE4POL_Pos;
pub const HRTIM_EECR1_EE4POL: u32 = HRTIM_EECR1_EE4POL_Msk;
pub const HRTIM_EECR1_EE4SNS_Pos: u32 = 21;
pub const HRTIM_EECR1_EE4SNS_Msk: u32 = 0x3 << HRTIM_EECR1_EE4SNS_Pos;
pub const HRTIM_EECR1_EE4SNS: u32 = HRTIM_EECR1_EE4SNS_Msk;
pub const HRTIM_EECR1_EE4SNS_0: u32 = 0x1 << HRTIM_EECR1_EE4SNS_Pos;
pub const HRTIM_EECR1_EE4SNS_1: u32 = 0x2 << HRTIM_EECR1_EE4SNS_Pos;
pub const HRTIM_EECR1_EE4FAST_Pos: u32 = 23;
pub const HRTIM_EECR1_EE4FAST_Msk: u32 = 0x1 << HRTIM_EECR1_EE4FAST_Pos;
pub const HRTIM_EECR1_EE4FAST: u32 = HRTIM_EECR1_EE4FAST_Msk;
pub const HRTIM_EECR1_EE5SRC_Pos: u32 = 24;
pub const HRTIM_EECR1_EE5SRC_Msk: u32 = 0x3 << HRTIM_EECR1_EE5SRC_Pos;
pub const HRTIM_EECR1_EE5SRC: u32 = HRTIM_EECR1_EE5SRC_Msk;
pub const HRTIM_EECR1_EE5SRC_0: u32 = 0x1 << HRTIM_EECR1_EE5SRC_Pos;
pub const HRTIM_EECR1_EE5SRC_1: u32 = 0x2 << HRTIM_EECR1_EE5SRC_Pos;
pub const HRTIM_EECR1_EE5POL_Pos: u32 = 26;
pub const HRTIM_EECR1_EE5POL_Msk: u32 = 0x1 << HRTIM_EECR1_EE5POL_Pos;
pub const HRTIM_EECR1_EE5POL: u32 = HRTIM_EECR1_EE5POL_Msk;
pub const HRTIM_EECR1_EE5SNS_Pos: u32 = 27;
pub const HRTIM_EECR1_EE5SNS_Msk: u32 = 0x3 << HRTIM_EECR1_EE5SNS_Pos;
pub const HRTIM_EECR1_EE5SNS: u32 = HRTIM_EECR1_EE5SNS_Msk;
pub const HRTIM_EECR1_EE5SNS_0: u32 = 0x1 << HRTIM_EECR1_EE5SNS_Pos;
pub const HRTIM_EECR1_EE5SNS_1: u32 = 0x2 << HRTIM_EECR1_EE5SNS_Pos;
pub const HRTIM_EECR1_EE5FAST_Pos: u32 = 29;
pub const HRTIM_EECR1_EE5FAST_Msk: u32 = 0x1 << HRTIM_EECR1_EE5FAST_Pos;
pub const HRTIM_EECR1_EE5FAST: u32 = HRTIM_EECR1_EE5FAST_Msk;
pub const HRTIM_EECR2_EE6SRC_Pos: u32 = 0;
pub const HRTIM_EECR2_EE6SRC_Msk: u32 = 0x3 << HRTIM_EECR2_EE6SRC_Pos;
pub const HRTIM_EECR2_EE6SRC: u32 = HRTIM_EECR2_EE6SRC_Msk;
pub const HRTIM_EECR2_EE6SRC_0: u32 = 0x1 << HRTIM_EECR2_EE6SRC_Pos;
pub const HRTIM_EECR2_EE6SRC_1: u32 = 0x2 << HRTIM_EECR2_EE6SRC_Pos;
pub const HRTIM_EECR2_EE6POL_Pos: u32 = 2;
pub const HRTIM_EECR2_EE6POL_Msk: u32 = 0x1 << HRTIM_EECR2_EE6POL_Pos;
pub const HRTIM_EECR2_EE6POL: u32 = HRTIM_EECR2_EE6POL_Msk;
pub const HRTIM_EECR2_EE6SNS_Pos: u32 = 3;
pub const HRTIM_EECR2_EE6SNS_Msk: u32 = 0x3 << HRTIM_EECR2_EE6SNS_Pos;
pub const HRTIM_EECR2_EE6SNS: u32 = HRTIM_EECR2_EE6SNS_Msk;
pub const HRTIM_EECR2_EE6SNS_0: u32 = 0x1 << HRTIM_EECR2_EE6SNS_Pos;
pub const HRTIM_EECR2_EE6SNS_1: u32 = 0x2 << HRTIM_EECR2_EE6SNS_Pos;
pub const HRTIM_EECR2_EE7SRC_Pos: u32 = 6;
pub const HRTIM_EECR2_EE7SRC_Msk: u32 = 0x3 << HRTIM_EECR2_EE7SRC_Pos;
pub const HRTIM_EECR2_EE7SRC: u32 = HRTIM_EECR2_EE7SRC_Msk;
pub const HRTIM_EECR2_EE7SRC_0: u32 = 0x1 << HRTIM_EECR2_EE7SRC_Pos;
pub const HRTIM_EECR2_EE7SRC_1: u32 = 0x2 << HRTIM_EECR2_EE7SRC_Pos;
pub const HRTIM_EECR2_EE7POL_Pos: u32 = 8;
pub const HRTIM_EECR2_EE7POL_Msk: u32 = 0x1 << HRTIM_EECR2_EE7POL_Pos;
pub const HRTIM_EECR2_EE7POL: u32 = HRTIM_EECR2_EE7POL_Msk;
pub const HRTIM_EECR2_EE7SNS_Pos: u32 = 9;
pub const HRTIM_EECR2_EE7SNS_Msk: u32 = 0x3 << HRTIM_EECR2_EE7SNS_Pos;
pub const HRTIM_EECR2_EE7SNS: u32 = HRTIM_EECR2_EE7SNS_Msk;
pub const HRTIM_EECR2_EE7SNS_0: u32 = 0x1 << HRTIM_EECR2_EE7SNS_Pos;
pub const HRTIM_EECR2_EE7SNS_1: u32 = 0x2 << HRTIM_EECR2_EE7SNS_Pos;
pub const HRTIM_EECR2_EE8SRC_Pos: u32 = 12;
pub const HRTIM_EECR2_EE8SRC_Msk: u32 = 0x3 << HRTIM_EECR2_EE8SRC_Pos;
pub const HRTIM_EECR2_EE8SRC: u32 = HRTIM_EECR2_EE8SRC_Msk;
pub const HRTIM_EECR2_EE8SRC_0: u32 = 0x1 << HRTIM_EECR2_EE8SRC_Pos;
pub const HRTIM_EECR2_EE8SRC_1: u32 = 0x2 << HRTIM_EECR2_EE8SRC_Pos;
pub const HRTIM_EECR2_EE8POL_Pos: u32 = 14;
pub const HRTIM_EECR2_EE8POL_Msk: u32 = 0x1 << HRTIM_EECR2_EE8POL_Pos;
pub const HRTIM_EECR2_EE8POL: u32 = HRTIM_EECR2_EE8POL_Msk;
pub const HRTIM_EECR2_EE8SNS_Pos: u32 = 15;
pub const HRTIM_EECR2_EE8SNS_Msk: u32 = 0x3 << HRTIM_EECR2_EE8SNS_Pos;
pub const HRTIM_EECR2_EE8SNS: u32 = HRTIM_EECR2_EE8SNS_Msk;
pub const HRTIM_EECR2_EE8SNS_0: u32 = 0x1 << HRTIM_EECR2_EE8SNS_Pos;
pub const HRTIM_EECR2_EE8SNS_1: u32 = 0x2 << HRTIM_EECR2_EE8SNS_Pos;
pub const HRTIM_EECR2_EE9SRC_Pos: u32 = 18;
pub const HRTIM_EECR2_EE9SRC_Msk: u32 = 0x3 << HRTIM_EECR2_EE9SRC_Pos;
pub const HRTIM_EECR2_EE9SRC: u32 = HRTIM_EECR2_EE9SRC_Msk;
pub const HRTIM_EECR2_EE9SRC_0: u32 = 0x1 << HRTIM_EECR2_EE9SRC_Pos;
pub const HRTIM_EECR2_EE9SRC_1: u32 = 0x2 << HRTIM_EECR2_EE9SRC_Pos;
pub const HRTIM_EECR2_EE9POL_Pos: u32 = 20;
pub const HRTIM_EECR2_EE9POL_Msk: u32 = 0x1 << HRTIM_EECR2_EE9POL_Pos;
pub const HRTIM_EECR2_EE9POL: u32 = HRTIM_EECR2_EE9POL_Msk;
pub const HRTIM_EECR2_EE9SNS_Pos: u32 = 21;
pub const HRTIM_EECR2_EE9SNS_Msk: u32 = 0x3 << HRTIM_EECR2_EE9SNS_Pos;
pub const HRTIM_EECR2_EE9SNS: u32 = HRTIM_EECR2_EE9SNS_Msk;
pub const HRTIM_EECR2_EE9SNS_0: u32 = 0x1 << HRTIM_EECR2_EE9SNS_Pos;
pub const HRTIM_EECR2_EE9SNS_1: u32 = 0x2 << HRTIM_EECR2_EE9SNS_Pos;
pub const HRTIM_EECR2_EE10SRC_Pos: u32 = 24;
pub const HRTIM_EECR2_EE10SRC_Msk: u32 = 0x3 << HRTIM_EECR2_EE10SRC_Pos;
pub const HRTIM_EECR2_EE10SRC: u32 = HRTIM_EECR2_EE10SRC_Msk;
pub const HRTIM_EECR2_EE10SRC_0: u32 = 0x1 << HRTIM_EECR2_EE10SRC_Pos;
pub const HRTIM_EECR2_EE10SRC_1: u32 = 0x2 << HRTIM_EECR2_EE10SRC_Pos;
pub const HRTIM_EECR2_EE10POL_Pos: u32 = 26;
pub const HRTIM_EECR2_EE10POL_Msk: u32 = 0x1 << HRTIM_EECR2_EE10POL_Pos;
pub const HRTIM_EECR2_EE10POL: u32 = HRTIM_EECR2_EE10POL_Msk;
pub const HRTIM_EECR2_EE10SNS_Pos: u32 = 27;
pub const HRTIM_EECR2_EE10SNS_Msk: u32 = 0x3 << HRTIM_EECR2_EE10SNS_Pos;
pub const HRTIM_EECR2_EE10SNS: u32 = HRTIM_EECR2_EE10SNS_Msk;
pub const HRTIM_EECR2_EE10SNS_0: u32 = 0x1 << HRTIM_EECR2_EE10SNS_Pos;
pub const HRTIM_EECR2_EE10SNS_1: u32 = 0x2 << HRTIM_EECR2_EE10SNS_Pos;
pub const HRTIM_EECR3_EE6F_Pos: u32 = 0;
pub const HRTIM_EECR3_EE6F_Msk: u32 = 0xF << HRTIM_EECR3_EE6F_Pos;
pub const HRTIM_EECR3_EE6F: u32 = HRTIM_EECR3_EE6F_Msk;
pub const HRTIM_EECR3_EE6F_0: u32 = 0x1 << HRTIM_EECR3_EE6F_Pos;
pub const HRTIM_EECR3_EE6F_1: u32 = 0x2 << HRTIM_EECR3_EE6F_Pos;
pub const HRTIM_EECR3_EE6F_2: u32 = 0x4 << HRTIM_EECR3_EE6F_Pos;
pub const HRTIM_EECR3_EE6F_3: u32 = 0x8 << HRTIM_EECR3_EE6F_Pos;
pub const HRTIM_EECR3_EE7F_Pos: u32 = 6;
pub const HRTIM_EECR3_EE7F_Msk: u32 = 0xF << HRTIM_EECR3_EE7F_Pos;
pub const HRTIM_EECR3_EE7F: u32 = HRTIM_EECR3_EE7F_Msk;
pub const HRTIM_EECR3_EE7F_0: u32 = 0x1 << HRTIM_EECR3_EE7F_Pos;
pub const HRTIM_EECR3_EE7F_1: u32 = 0x2 << HRTIM_EECR3_EE7F_Pos;
pub const HRTIM_EECR3_EE7F_2: u32 = 0x4 << HRTIM_EECR3_EE7F_Pos;
pub const HRTIM_EECR3_EE7F_3: u32 = 0x8 << HRTIM_EECR3_EE7F_Pos;
pub const HRTIM_EECR3_EE8F_Pos: u32 = 12;
pub const HRTIM_EECR3_EE8F_Msk: u32 = 0xF << HRTIM_EECR3_EE8F_Pos;
pub const HRTIM_EECR3_EE8F: u32 = HRTIM_EECR3_EE8F_Msk;
pub const HRTIM_EECR3_EE8F_0: u32 = 0x1 << HRTIM_EECR3_EE8F_Pos;
pub const HRTIM_EECR3_EE8F_1: u32 = 0x2 << HRTIM_EECR3_EE8F_Pos;
pub const HRTIM_EECR3_EE8F_2: u32 = 0x4 << HRTIM_EECR3_EE8F_Pos;
pub const HRTIM_EECR3_EE8F_3: u32 = 0x8 << HRTIM_EECR3_EE8F_Pos;
pub const HRTIM_EECR3_EE9F_Pos: u32 = 18;
pub const HRTIM_EECR3_EE9F_Msk: u32 = 0xF << HRTIM_EECR3_EE9F_Pos;
pub const HRTIM_EECR3_EE9F: u32 = HRTIM_EECR3_EE9F_Msk;
pub const HRTIM_EECR3_EE9F_0: u32 = 0x1 << HRTIM_EECR3_EE9F_Pos;
pub const HRTIM_EECR3_EE9F_1: u32 = 0x2 << HRTIM_EECR3_EE9F_Pos;
pub const HRTIM_EECR3_EE9F_2: u32 = 0x4 << HRTIM_EECR3_EE9F_Pos;
pub const HRTIM_EECR3_EE9F_3: u32 = 0x8 << HRTIM_EECR3_EE9F_Pos;
pub const HRTIM_EECR3_EE10F_Pos: u32 = 24;
pub const HRTIM_EECR3_EE10F_Msk: u32 = 0xF << HRTIM_EECR3_EE10F_Pos;
pub const HRTIM_EECR3_EE10F: u32 = HRTIM_EECR3_EE10F_Msk;
pub const HRTIM_EECR3_EE10F_0: u32 = 0x1 << HRTIM_EECR3_EE10F_Pos;
pub const HRTIM_EECR3_EE10F_1: u32 = 0x2 << HRTIM_EECR3_EE10F_Pos;
pub const HRTIM_EECR3_EE10F_2: u32 = 0x4 << HRTIM_EECR3_EE10F_Pos;
pub const HRTIM_EECR3_EE10F_3: u32 = 0x8 << HRTIM_EECR3_EE10F_Pos;
pub const HRTIM_EECR3_EEVSD_Pos: u32 = 30;
pub const HRTIM_EECR3_EEVSD_Msk: u32 = 0x3 << HRTIM_EECR3_EEVSD_Pos;
pub const HRTIM_EECR3_EEVSD: u32 = HRTIM_EECR3_EEVSD_Msk;
pub const HRTIM_EECR3_EEVSD_0: u32 = 0x1 << HRTIM_EECR3_EEVSD_Pos;
pub const HRTIM_EECR3_EEVSD_1: u32 = 0x2 << HRTIM_EECR3_EEVSD_Pos;
pub const HRTIM_ADC1R_AD1MC1_Pos: u32 = 0;
pub const HRTIM_ADC1R_AD1MC1_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1MC1_Pos;
pub const HRTIM_ADC1R_AD1MC1: u32 = HRTIM_ADC1R_AD1MC1_Msk;
pub const HRTIM_ADC1R_AD1MC2_Pos: u32 = 1;
pub const HRTIM_ADC1R_AD1MC2_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1MC2_Pos;
pub const HRTIM_ADC1R_AD1MC2: u32 = HRTIM_ADC1R_AD1MC2_Msk;
pub const HRTIM_ADC1R_AD1MC3_Pos: u32 = 2;
pub const HRTIM_ADC1R_AD1MC3_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1MC3_Pos;
pub const HRTIM_ADC1R_AD1MC3: u32 = HRTIM_ADC1R_AD1MC3_Msk;
pub const HRTIM_ADC1R_AD1MC4_Pos: u32 = 3;
pub const HRTIM_ADC1R_AD1MC4_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1MC4_Pos;
pub const HRTIM_ADC1R_AD1MC4: u32 = HRTIM_ADC1R_AD1MC4_Msk;
pub const HRTIM_ADC1R_AD1MPER_Pos: u32 = 4;
pub const HRTIM_ADC1R_AD1MPER_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1MPER_Pos;
pub const HRTIM_ADC1R_AD1MPER: u32 = HRTIM_ADC1R_AD1MPER_Msk;
pub const HRTIM_ADC1R_AD1EEV1_Pos: u32 = 5;
pub const HRTIM_ADC1R_AD1EEV1_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1EEV1_Pos;
pub const HRTIM_ADC1R_AD1EEV1: u32 = HRTIM_ADC1R_AD1EEV1_Msk;
pub const HRTIM_ADC1R_AD1EEV2_Pos: u32 = 6;
pub const HRTIM_ADC1R_AD1EEV2_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1EEV2_Pos;
pub const HRTIM_ADC1R_AD1EEV2: u32 = HRTIM_ADC1R_AD1EEV2_Msk;
pub const HRTIM_ADC1R_AD1EEV3_Pos: u32 = 7;
pub const HRTIM_ADC1R_AD1EEV3_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1EEV3_Pos;
pub const HRTIM_ADC1R_AD1EEV3: u32 = HRTIM_ADC1R_AD1EEV3_Msk;
pub const HRTIM_ADC1R_AD1EEV4_Pos: u32 = 8;
pub const HRTIM_ADC1R_AD1EEV4_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1EEV4_Pos;
pub const HRTIM_ADC1R_AD1EEV4: u32 = HRTIM_ADC1R_AD1EEV4_Msk;
pub const HRTIM_ADC1R_AD1EEV5_Pos: u32 = 9;
pub const HRTIM_ADC1R_AD1EEV5_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1EEV5_Pos;
pub const HRTIM_ADC1R_AD1EEV5: u32 = HRTIM_ADC1R_AD1EEV5_Msk;
pub const HRTIM_ADC1R_AD1TAC2_Pos: u32 = 10;
pub const HRTIM_ADC1R_AD1TAC2_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TAC2_Pos;
pub const HRTIM_ADC1R_AD1TAC2: u32 = HRTIM_ADC1R_AD1TAC2_Msk;
pub const HRTIM_ADC1R_AD1TAC3_Pos: u32 = 11;
pub const HRTIM_ADC1R_AD1TAC3_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TAC3_Pos;
pub const HRTIM_ADC1R_AD1TAC3: u32 = HRTIM_ADC1R_AD1TAC3_Msk;
pub const HRTIM_ADC1R_AD1TAC4_Pos: u32 = 12;
pub const HRTIM_ADC1R_AD1TAC4_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TAC4_Pos;
pub const HRTIM_ADC1R_AD1TAC4: u32 = HRTIM_ADC1R_AD1TAC4_Msk;
pub const HRTIM_ADC1R_AD1TAPER_Pos: u32 = 13;
pub const HRTIM_ADC1R_AD1TAPER_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TAPER_Pos;
pub const HRTIM_ADC1R_AD1TAPER: u32 = HRTIM_ADC1R_AD1TAPER_Msk;
pub const HRTIM_ADC1R_AD1TARST_Pos: u32 = 14;
pub const HRTIM_ADC1R_AD1TARST_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TARST_Pos;
pub const HRTIM_ADC1R_AD1TARST: u32 = HRTIM_ADC1R_AD1TARST_Msk;
pub const HRTIM_ADC1R_AD1TBC2_Pos: u32 = 15;
pub const HRTIM_ADC1R_AD1TBC2_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TBC2_Pos;
pub const HRTIM_ADC1R_AD1TBC2: u32 = HRTIM_ADC1R_AD1TBC2_Msk;
pub const HRTIM_ADC1R_AD1TBC3_Pos: u32 = 16;
pub const HRTIM_ADC1R_AD1TBC3_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TBC3_Pos;
pub const HRTIM_ADC1R_AD1TBC3: u32 = HRTIM_ADC1R_AD1TBC3_Msk;
pub const HRTIM_ADC1R_AD1TBC4_Pos: u32 = 17;
pub const HRTIM_ADC1R_AD1TBC4_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TBC4_Pos;
pub const HRTIM_ADC1R_AD1TBC4: u32 = HRTIM_ADC1R_AD1TBC4_Msk;
pub const HRTIM_ADC1R_AD1TBPER_Pos: u32 = 18;
pub const HRTIM_ADC1R_AD1TBPER_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TBPER_Pos;
pub const HRTIM_ADC1R_AD1TBPER: u32 = HRTIM_ADC1R_AD1TBPER_Msk;
pub const HRTIM_ADC1R_AD1TBRST_Pos: u32 = 19;
pub const HRTIM_ADC1R_AD1TBRST_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TBRST_Pos;
pub const HRTIM_ADC1R_AD1TBRST: u32 = HRTIM_ADC1R_AD1TBRST_Msk;
pub const HRTIM_ADC1R_AD1TCC2_Pos: u32 = 20;
pub const HRTIM_ADC1R_AD1TCC2_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TCC2_Pos;
pub const HRTIM_ADC1R_AD1TCC2: u32 = HRTIM_ADC1R_AD1TCC2_Msk;
pub const HRTIM_ADC1R_AD1TCC3_Pos: u32 = 21;
pub const HRTIM_ADC1R_AD1TCC3_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TCC3_Pos;
pub const HRTIM_ADC1R_AD1TCC3: u32 = HRTIM_ADC1R_AD1TCC3_Msk;
pub const HRTIM_ADC1R_AD1TCC4_Pos: u32 = 22;
pub const HRTIM_ADC1R_AD1TCC4_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TCC4_Pos;
pub const HRTIM_ADC1R_AD1TCC4: u32 = HRTIM_ADC1R_AD1TCC4_Msk;
pub const HRTIM_ADC1R_AD1TCPER_Pos: u32 = 23;
pub const HRTIM_ADC1R_AD1TCPER_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TCPER_Pos;
pub const HRTIM_ADC1R_AD1TCPER: u32 = HRTIM_ADC1R_AD1TCPER_Msk;
pub const HRTIM_ADC1R_AD1TDC2_Pos: u32 = 24;
pub const HRTIM_ADC1R_AD1TDC2_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TDC2_Pos;
pub const HRTIM_ADC1R_AD1TDC2: u32 = HRTIM_ADC1R_AD1TDC2_Msk;
pub const HRTIM_ADC1R_AD1TDC3_Pos: u32 = 25;
pub const HRTIM_ADC1R_AD1TDC3_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TDC3_Pos;
pub const HRTIM_ADC1R_AD1TDC3: u32 = HRTIM_ADC1R_AD1TDC3_Msk;
pub const HRTIM_ADC1R_AD1TDC4_Pos: u32 = 26;
pub const HRTIM_ADC1R_AD1TDC4_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TDC4_Pos;
pub const HRTIM_ADC1R_AD1TDC4: u32 = HRTIM_ADC1R_AD1TDC4_Msk;
pub const HRTIM_ADC1R_AD1TDPER_Pos: u32 = 27;
pub const HRTIM_ADC1R_AD1TDPER_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TDPER_Pos;
pub const HRTIM_ADC1R_AD1TDPER: u32 = HRTIM_ADC1R_AD1TDPER_Msk;
pub const HRTIM_ADC1R_AD1TEC2_Pos: u32 = 28;
pub const HRTIM_ADC1R_AD1TEC2_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TEC2_Pos;
pub const HRTIM_ADC1R_AD1TEC2: u32 = HRTIM_ADC1R_AD1TEC2_Msk;
pub const HRTIM_ADC1R_AD1TEC3_Pos: u32 = 29;
pub const HRTIM_ADC1R_AD1TEC3_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TEC3_Pos;
pub const HRTIM_ADC1R_AD1TEC3: u32 = HRTIM_ADC1R_AD1TEC3_Msk;
pub const HRTIM_ADC1R_AD1TEC4_Pos: u32 = 30;
pub const HRTIM_ADC1R_AD1TEC4_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TEC4_Pos;
pub const HRTIM_ADC1R_AD1TEC4: u32 = HRTIM_ADC1R_AD1TEC4_Msk;
pub const HRTIM_ADC1R_AD1TEPER_Pos: u32 = 31;
pub const HRTIM_ADC1R_AD1TEPER_Msk: u32 = 0x1 << HRTIM_ADC1R_AD1TEPER_Pos;
pub const HRTIM_ADC1R_AD1TEPER: u32 = HRTIM_ADC1R_AD1TEPER_Msk;
pub const HRTIM_ADC2R_AD2MC1_Pos: u32 = 0;
pub const HRTIM_ADC2R_AD2MC1_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2MC1_Pos;
pub const HRTIM_ADC2R_AD2MC1: u32 = HRTIM_ADC2R_AD2MC1_Msk;
pub const HRTIM_ADC2R_AD2MC2_Pos: u32 = 1;
pub const HRTIM_ADC2R_AD2MC2_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2MC2_Pos;
pub const HRTIM_ADC2R_AD2MC2: u32 = HRTIM_ADC2R_AD2MC2_Msk;
pub const HRTIM_ADC2R_AD2MC3_Pos: u32 = 2;
pub const HRTIM_ADC2R_AD2MC3_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2MC3_Pos;
pub const HRTIM_ADC2R_AD2MC3: u32 = HRTIM_ADC2R_AD2MC3_Msk;
pub const HRTIM_ADC2R_AD2MC4_Pos: u32 = 3;
pub const HRTIM_ADC2R_AD2MC4_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2MC4_Pos;
pub const HRTIM_ADC2R_AD2MC4: u32 = HRTIM_ADC2R_AD2MC4_Msk;
pub const HRTIM_ADC2R_AD2MPER_Pos: u32 = 4;
pub const HRTIM_ADC2R_AD2MPER_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2MPER_Pos;
pub const HRTIM_ADC2R_AD2MPER: u32 = HRTIM_ADC2R_AD2MPER_Msk;
pub const HRTIM_ADC2R_AD2EEV6_Pos: u32 = 5;
pub const HRTIM_ADC2R_AD2EEV6_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2EEV6_Pos;
pub const HRTIM_ADC2R_AD2EEV6: u32 = HRTIM_ADC2R_AD2EEV6_Msk;
pub const HRTIM_ADC2R_AD2EEV7_Pos: u32 = 6;
pub const HRTIM_ADC2R_AD2EEV7_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2EEV7_Pos;
pub const HRTIM_ADC2R_AD2EEV7: u32 = HRTIM_ADC2R_AD2EEV7_Msk;
pub const HRTIM_ADC2R_AD2EEV8_Pos: u32 = 7;
pub const HRTIM_ADC2R_AD2EEV8_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2EEV8_Pos;
pub const HRTIM_ADC2R_AD2EEV8: u32 = HRTIM_ADC2R_AD2EEV8_Msk;
pub const HRTIM_ADC2R_AD2EEV9_Pos: u32 = 8;
pub const HRTIM_ADC2R_AD2EEV9_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2EEV9_Pos;
pub const HRTIM_ADC2R_AD2EEV9: u32 = HRTIM_ADC2R_AD2EEV9_Msk;
pub const HRTIM_ADC2R_AD2EEV10_Pos: u32 = 9;
pub const HRTIM_ADC2R_AD2EEV10_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2EEV10_Pos;
pub const HRTIM_ADC2R_AD2EEV10: u32 = HRTIM_ADC2R_AD2EEV10_Msk;
pub const HRTIM_ADC2R_AD2TAC2_Pos: u32 = 10;
pub const HRTIM_ADC2R_AD2TAC2_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TAC2_Pos;
pub const HRTIM_ADC2R_AD2TAC2: u32 = HRTIM_ADC2R_AD2TAC2_Msk;
pub const HRTIM_ADC2R_AD2TAC3_Pos: u32 = 11;
pub const HRTIM_ADC2R_AD2TAC3_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TAC3_Pos;
pub const HRTIM_ADC2R_AD2TAC3: u32 = HRTIM_ADC2R_AD2TAC3_Msk;
pub const HRTIM_ADC2R_AD2TAC4_Pos: u32 = 12;
pub const HRTIM_ADC2R_AD2TAC4_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TAC4_Pos;
pub const HRTIM_ADC2R_AD2TAC4: u32 = HRTIM_ADC2R_AD2TAC4_Msk;
pub const HRTIM_ADC2R_AD2TAPER_Pos: u32 = 13;
pub const HRTIM_ADC2R_AD2TAPER_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TAPER_Pos;
pub const HRTIM_ADC2R_AD2TAPER: u32 = HRTIM_ADC2R_AD2TAPER_Msk;
pub const HRTIM_ADC2R_AD2TBC2_Pos: u32 = 14;
pub const HRTIM_ADC2R_AD2TBC2_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TBC2_Pos;
pub const HRTIM_ADC2R_AD2TBC2: u32 = HRTIM_ADC2R_AD2TBC2_Msk;
pub const HRTIM_ADC2R_AD2TBC3_Pos: u32 = 15;
pub const HRTIM_ADC2R_AD2TBC3_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TBC3_Pos;
pub const HRTIM_ADC2R_AD2TBC3: u32 = HRTIM_ADC2R_AD2TBC3_Msk;
pub const HRTIM_ADC2R_AD2TBC4_Pos: u32 = 16;
pub const HRTIM_ADC2R_AD2TBC4_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TBC4_Pos;
pub const HRTIM_ADC2R_AD2TBC4: u32 = HRTIM_ADC2R_AD2TBC4_Msk;
pub const HRTIM_ADC2R_AD2TBPER_Pos: u32 = 17;
pub const HRTIM_ADC2R_AD2TBPER_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TBPER_Pos;
pub const HRTIM_ADC2R_AD2TBPER: u32 = HRTIM_ADC2R_AD2TBPER_Msk;
pub const HRTIM_ADC2R_AD2TCC2_Pos: u32 = 18;
pub const HRTIM_ADC2R_AD2TCC2_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TCC2_Pos;
pub const HRTIM_ADC2R_AD2TCC2: u32 = HRTIM_ADC2R_AD2TCC2_Msk;
pub const HRTIM_ADC2R_AD2TCC3_Pos: u32 = 19;
pub const HRTIM_ADC2R_AD2TCC3_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TCC3_Pos;
pub const HRTIM_ADC2R_AD2TCC3: u32 = HRTIM_ADC2R_AD2TCC3_Msk;
pub const HRTIM_ADC2R_AD2TCC4_Pos: u32 = 20;
pub const HRTIM_ADC2R_AD2TCC4_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TCC4_Pos;
pub const HRTIM_ADC2R_AD2TCC4: u32 = HRTIM_ADC2R_AD2TCC4_Msk;
pub const HRTIM_ADC2R_AD2TCPER_Pos: u32 = 21;
pub const HRTIM_ADC2R_AD2TCPER_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TCPER_Pos;
pub const HRTIM_ADC2R_AD2TCPER: u32 = HRTIM_ADC2R_AD2TCPER_Msk;
pub const HRTIM_ADC2R_AD2TCRST_Pos: u32 = 22;
pub const HRTIM_ADC2R_AD2TCRST_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TCRST_Pos;
pub const HRTIM_ADC2R_AD2TCRST: u32 = HRTIM_ADC2R_AD2TCRST_Msk;
pub const HRTIM_ADC2R_AD2TDC2_Pos: u32 = 23;
pub const HRTIM_ADC2R_AD2TDC2_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TDC2_Pos;
pub const HRTIM_ADC2R_AD2TDC2: u32 = HRTIM_ADC2R_AD2TDC2_Msk;
pub const HRTIM_ADC2R_AD2TDC3_Pos: u32 = 24;
pub const HRTIM_ADC2R_AD2TDC3_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TDC3_Pos;
pub const HRTIM_ADC2R_AD2TDC3: u32 = HRTIM_ADC2R_AD2TDC3_Msk;
pub const HRTIM_ADC2R_AD2TDC4_Pos: u32 = 25;
pub const HRTIM_ADC2R_AD2TDC4_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TDC4_Pos;
pub const HRTIM_ADC2R_AD2TDC4: u32 = HRTIM_ADC2R_AD2TDC4_Msk;
pub const HRTIM_ADC2R_AD2TDPER_Pos: u32 = 26;
pub const HRTIM_ADC2R_AD2TDPER_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TDPER_Pos;
pub const HRTIM_ADC2R_AD2TDPER: u32 = HRTIM_ADC2R_AD2TDPER_Msk;
pub const HRTIM_ADC2R_AD2TDRST_Pos: u32 = 27;
pub const HRTIM_ADC2R_AD2TDRST_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TDRST_Pos;
pub const HRTIM_ADC2R_AD2TDRST: u32 = HRTIM_ADC2R_AD2TDRST_Msk;
pub const HRTIM_ADC2R_AD2TEC2_Pos: u32 = 28;
pub const HRTIM_ADC2R_AD2TEC2_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TEC2_Pos;
pub const HRTIM_ADC2R_AD2TEC2: u32 = HRTIM_ADC2R_AD2TEC2_Msk;
pub const HRTIM_ADC2R_AD2TEC3_Pos: u32 = 29;
pub const HRTIM_ADC2R_AD2TEC3_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TEC3_Pos;
pub const HRTIM_ADC2R_AD2TEC3: u32 = HRTIM_ADC2R_AD2TEC3_Msk;
pub const HRTIM_ADC2R_AD2TEC4_Pos: u32 = 30;
pub const HRTIM_ADC2R_AD2TEC4_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TEC4_Pos;
pub const HRTIM_ADC2R_AD2TEC4: u32 = HRTIM_ADC2R_AD2TEC4_Msk;
pub const HRTIM_ADC2R_AD2TERST_Pos: u32 = 31;
pub const HRTIM_ADC2R_AD2TERST_Msk: u32 = 0x1 << HRTIM_ADC2R_AD2TERST_Pos;
pub const HRTIM_ADC2R_AD2TERST: u32 = HRTIM_ADC2R_AD2TERST_Msk;
pub const HRTIM_ADC3R_AD3MC1_Pos: u32 = 0;
pub const HRTIM_ADC3R_AD3MC1_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3MC1_Pos;
pub const HRTIM_ADC3R_AD3MC1: u32 = HRTIM_ADC3R_AD3MC1_Msk;
pub const HRTIM_ADC3R_AD3MC2_Pos: u32 = 1;
pub const HRTIM_ADC3R_AD3MC2_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3MC2_Pos;
pub const HRTIM_ADC3R_AD3MC2: u32 = HRTIM_ADC3R_AD3MC2_Msk;
pub const HRTIM_ADC3R_AD3MC3_Pos: u32 = 2;
pub const HRTIM_ADC3R_AD3MC3_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3MC3_Pos;
pub const HRTIM_ADC3R_AD3MC3: u32 = HRTIM_ADC3R_AD3MC3_Msk;
pub const HRTIM_ADC3R_AD3MC4_Pos: u32 = 3;
pub const HRTIM_ADC3R_AD3MC4_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3MC4_Pos;
pub const HRTIM_ADC3R_AD3MC4: u32 = HRTIM_ADC3R_AD3MC4_Msk;
pub const HRTIM_ADC3R_AD3MPER_Pos: u32 = 4;
pub const HRTIM_ADC3R_AD3MPER_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3MPER_Pos;
pub const HRTIM_ADC3R_AD3MPER: u32 = HRTIM_ADC3R_AD3MPER_Msk;
pub const HRTIM_ADC3R_AD3EEV1_Pos: u32 = 5;
pub const HRTIM_ADC3R_AD3EEV1_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3EEV1_Pos;
pub const HRTIM_ADC3R_AD3EEV1: u32 = HRTIM_ADC3R_AD3EEV1_Msk;
pub const HRTIM_ADC3R_AD3EEV2_Pos: u32 = 6;
pub const HRTIM_ADC3R_AD3EEV2_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3EEV2_Pos;
pub const HRTIM_ADC3R_AD3EEV2: u32 = HRTIM_ADC3R_AD3EEV2_Msk;
pub const HRTIM_ADC3R_AD3EEV3_Pos: u32 = 7;
pub const HRTIM_ADC3R_AD3EEV3_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3EEV3_Pos;
pub const HRTIM_ADC3R_AD3EEV3: u32 = HRTIM_ADC3R_AD3EEV3_Msk;
pub const HRTIM_ADC3R_AD3EEV4_Pos: u32 = 8;
pub const HRTIM_ADC3R_AD3EEV4_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3EEV4_Pos;
pub const HRTIM_ADC3R_AD3EEV4: u32 = HRTIM_ADC3R_AD3EEV4_Msk;
pub const HRTIM_ADC3R_AD3EEV5_Pos: u32 = 9;
pub const HRTIM_ADC3R_AD3EEV5_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3EEV5_Pos;
pub const HRTIM_ADC3R_AD3EEV5: u32 = HRTIM_ADC3R_AD3EEV5_Msk;
pub const HRTIM_ADC3R_AD3TAC2_Pos: u32 = 10;
pub const HRTIM_ADC3R_AD3TAC2_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TAC2_Pos;
pub const HRTIM_ADC3R_AD3TAC2: u32 = HRTIM_ADC3R_AD3TAC2_Msk;
pub const HRTIM_ADC3R_AD3TAC3_Pos: u32 = 11;
pub const HRTIM_ADC3R_AD3TAC3_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TAC3_Pos;
pub const HRTIM_ADC3R_AD3TAC3: u32 = HRTIM_ADC3R_AD3TAC3_Msk;
pub const HRTIM_ADC3R_AD3TAC4_Pos: u32 = 12;
pub const HRTIM_ADC3R_AD3TAC4_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TAC4_Pos;
pub const HRTIM_ADC3R_AD3TAC4: u32 = HRTIM_ADC3R_AD3TAC4_Msk;
pub const HRTIM_ADC3R_AD3TAPER_Pos: u32 = 13;
pub const HRTIM_ADC3R_AD3TAPER_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TAPER_Pos;
pub const HRTIM_ADC3R_AD3TAPER: u32 = HRTIM_ADC3R_AD3TAPER_Msk;
pub const HRTIM_ADC3R_AD3TARST_Pos: u32 = 14;
pub const HRTIM_ADC3R_AD3TARST_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TARST_Pos;
pub const HRTIM_ADC3R_AD3TARST: u32 = HRTIM_ADC3R_AD3TARST_Msk;
pub const HRTIM_ADC3R_AD3TBC2_Pos: u32 = 15;
pub const HRTIM_ADC3R_AD3TBC2_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TBC2_Pos;
pub const HRTIM_ADC3R_AD3TBC2: u32 = HRTIM_ADC3R_AD3TBC2_Msk;
pub const HRTIM_ADC3R_AD3TBC3_Pos: u32 = 16;
pub const HRTIM_ADC3R_AD3TBC3_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TBC3_Pos;
pub const HRTIM_ADC3R_AD3TBC3: u32 = HRTIM_ADC3R_AD3TBC3_Msk;
pub const HRTIM_ADC3R_AD3TBC4_Pos: u32 = 17;
pub const HRTIM_ADC3R_AD3TBC4_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TBC4_Pos;
pub const HRTIM_ADC3R_AD3TBC4: u32 = HRTIM_ADC3R_AD3TBC4_Msk;
pub const HRTIM_ADC3R_AD3TBPER_Pos: u32 = 18;
pub const HRTIM_ADC3R_AD3TBPER_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TBPER_Pos;
pub const HRTIM_ADC3R_AD3TBPER: u32 = HRTIM_ADC3R_AD3TBPER_Msk;
pub const HRTIM_ADC3R_AD3TBRST_Pos: u32 = 19;
pub const HRTIM_ADC3R_AD3TBRST_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TBRST_Pos;
pub const HRTIM_ADC3R_AD3TBRST: u32 = HRTIM_ADC3R_AD3TBRST_Msk;
pub const HRTIM_ADC3R_AD3TCC2_Pos: u32 = 20;
pub const HRTIM_ADC3R_AD3TCC2_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TCC2_Pos;
pub const HRTIM_ADC3R_AD3TCC2: u32 = HRTIM_ADC3R_AD3TCC2_Msk;
pub const HRTIM_ADC3R_AD3TCC3_Pos: u32 = 21;
pub const HRTIM_ADC3R_AD3TCC3_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TCC3_Pos;
pub const HRTIM_ADC3R_AD3TCC3: u32 = HRTIM_ADC3R_AD3TCC3_Msk;
pub const HRTIM_ADC3R_AD3TCC4_Pos: u32 = 22;
pub const HRTIM_ADC3R_AD3TCC4_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TCC4_Pos;
pub const HRTIM_ADC3R_AD3TCC4: u32 = HRTIM_ADC3R_AD3TCC4_Msk;
pub const HRTIM_ADC3R_AD3TCPER_Pos: u32 = 23;
pub const HRTIM_ADC3R_AD3TCPER_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TCPER_Pos;
pub const HRTIM_ADC3R_AD3TCPER: u32 = HRTIM_ADC3R_AD3TCPER_Msk;
pub const HRTIM_ADC3R_AD3TDC2_Pos: u32 = 24;
pub const HRTIM_ADC3R_AD3TDC2_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TDC2_Pos;
pub const HRTIM_ADC3R_AD3TDC2: u32 = HRTIM_ADC3R_AD3TDC2_Msk;
pub const HRTIM_ADC3R_AD3TDC3_Pos: u32 = 25;
pub const HRTIM_ADC3R_AD3TDC3_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TDC3_Pos;
pub const HRTIM_ADC3R_AD3TDC3: u32 = HRTIM_ADC3R_AD3TDC3_Msk;
pub const HRTIM_ADC3R_AD3TDC4_Pos: u32 = 26;
pub const HRTIM_ADC3R_AD3TDC4_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TDC4_Pos;
pub const HRTIM_ADC3R_AD3TDC4: u32 = HRTIM_ADC3R_AD3TDC4_Msk;
pub const HRTIM_ADC3R_AD3TDPER_Pos: u32 = 27;
pub const HRTIM_ADC3R_AD3TDPER_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TDPER_Pos;
pub const HRTIM_ADC3R_AD3TDPER: u32 = HRTIM_ADC3R_AD3TDPER_Msk;
pub const HRTIM_ADC3R_AD3TEC2_Pos: u32 = 28;
pub const HRTIM_ADC3R_AD3TEC2_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TEC2_Pos;
pub const HRTIM_ADC3R_AD3TEC2: u32 = HRTIM_ADC3R_AD3TEC2_Msk;
pub const HRTIM_ADC3R_AD3TEC3_Pos: u32 = 29;
pub const HRTIM_ADC3R_AD3TEC3_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TEC3_Pos;
pub const HRTIM_ADC3R_AD3TEC3: u32 = HRTIM_ADC3R_AD3TEC3_Msk;
pub const HRTIM_ADC3R_AD3TEC4_Pos: u32 = 30;
pub const HRTIM_ADC3R_AD3TEC4_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TEC4_Pos;
pub const HRTIM_ADC3R_AD3TEC4: u32 = HRTIM_ADC3R_AD3TEC4_Msk;
pub const HRTIM_ADC3R_AD3TEPER_Pos: u32 = 31;
pub const HRTIM_ADC3R_AD3TEPER_Msk: u32 = 0x1 << HRTIM_ADC3R_AD3TEPER_Pos;
pub const HRTIM_ADC3R_AD3TEPER: u32 = HRTIM_ADC3R_AD3TEPER_Msk;
pub const HRTIM_ADC4R_AD4MC1_Pos: u32 = 0;
pub const HRTIM_ADC4R_AD4MC1_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4MC1_Pos;
pub const HRTIM_ADC4R_AD4MC1: u32 = HRTIM_ADC4R_AD4MC1_Msk;
pub const HRTIM_ADC4R_AD4MC2_Pos: u32 = 1;
pub const HRTIM_ADC4R_AD4MC2_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4MC2_Pos;
pub const HRTIM_ADC4R_AD4MC2: u32 = HRTIM_ADC4R_AD4MC2_Msk;
pub const HRTIM_ADC4R_AD4MC3_Pos: u32 = 2;
pub const HRTIM_ADC4R_AD4MC3_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4MC3_Pos;
pub const HRTIM_ADC4R_AD4MC3: u32 = HRTIM_ADC4R_AD4MC3_Msk;
pub const HRTIM_ADC4R_AD4MC4_Pos: u32 = 3;
pub const HRTIM_ADC4R_AD4MC4_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4MC4_Pos;
pub const HRTIM_ADC4R_AD4MC4: u32 = HRTIM_ADC4R_AD4MC4_Msk;
pub const HRTIM_ADC4R_AD4MPER_Pos: u32 = 4;
pub const HRTIM_ADC4R_AD4MPER_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4MPER_Pos;
pub const HRTIM_ADC4R_AD4MPER: u32 = HRTIM_ADC4R_AD4MPER_Msk;
pub const HRTIM_ADC4R_AD4EEV6_Pos: u32 = 5;
pub const HRTIM_ADC4R_AD4EEV6_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4EEV6_Pos;
pub const HRTIM_ADC4R_AD4EEV6: u32 = HRTIM_ADC4R_AD4EEV6_Msk;
pub const HRTIM_ADC4R_AD4EEV7_Pos: u32 = 6;
pub const HRTIM_ADC4R_AD4EEV7_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4EEV7_Pos;
pub const HRTIM_ADC4R_AD4EEV7: u32 = HRTIM_ADC4R_AD4EEV7_Msk;
pub const HRTIM_ADC4R_AD4EEV8_Pos: u32 = 7;
pub const HRTIM_ADC4R_AD4EEV8_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4EEV8_Pos;
pub const HRTIM_ADC4R_AD4EEV8: u32 = HRTIM_ADC4R_AD4EEV8_Msk;
pub const HRTIM_ADC4R_AD4EEV9_Pos: u32 = 8;
pub const HRTIM_ADC4R_AD4EEV9_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4EEV9_Pos;
pub const HRTIM_ADC4R_AD4EEV9: u32 = HRTIM_ADC4R_AD4EEV9_Msk;
pub const HRTIM_ADC4R_AD4EEV10_Pos: u32 = 9;
pub const HRTIM_ADC4R_AD4EEV10_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4EEV10_Pos;
pub const HRTIM_ADC4R_AD4EEV10: u32 = HRTIM_ADC4R_AD4EEV10_Msk;
pub const HRTIM_ADC4R_AD4TAC2_Pos: u32 = 10;
pub const HRTIM_ADC4R_AD4TAC2_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TAC2_Pos;
pub const HRTIM_ADC4R_AD4TAC2: u32 = HRTIM_ADC4R_AD4TAC2_Msk;
pub const HRTIM_ADC4R_AD4TAC3_Pos: u32 = 11;
pub const HRTIM_ADC4R_AD4TAC3_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TAC3_Pos;
pub const HRTIM_ADC4R_AD4TAC3: u32 = HRTIM_ADC4R_AD4TAC3_Msk;
pub const HRTIM_ADC4R_AD4TAC4_Pos: u32 = 12;
pub const HRTIM_ADC4R_AD4TAC4_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TAC4_Pos;
pub const HRTIM_ADC4R_AD4TAC4: u32 = HRTIM_ADC4R_AD4TAC4_Msk;
pub const HRTIM_ADC4R_AD4TAPER_Pos: u32 = 13;
pub const HRTIM_ADC4R_AD4TAPER_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TAPER_Pos;
pub const HRTIM_ADC4R_AD4TAPER: u32 = HRTIM_ADC4R_AD4TAPER_Msk;
pub const HRTIM_ADC4R_AD4TBC2_Pos: u32 = 14;
pub const HRTIM_ADC4R_AD4TBC2_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TBC2_Pos;
pub const HRTIM_ADC4R_AD4TBC2: u32 = HRTIM_ADC4R_AD4TBC2_Msk;
pub const HRTIM_ADC4R_AD4TBC3_Pos: u32 = 15;
pub const HRTIM_ADC4R_AD4TBC3_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TBC3_Pos;
pub const HRTIM_ADC4R_AD4TBC3: u32 = HRTIM_ADC4R_AD4TBC3_Msk;
pub const HRTIM_ADC4R_AD4TBC4_Pos: u32 = 16;
pub const HRTIM_ADC4R_AD4TBC4_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TBC4_Pos;
pub const HRTIM_ADC4R_AD4TBC4: u32 = HRTIM_ADC4R_AD4TBC4_Msk;
pub const HRTIM_ADC4R_AD4TBPER_Pos: u32 = 17;
pub const HRTIM_ADC4R_AD4TBPER_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TBPER_Pos;
pub const HRTIM_ADC4R_AD4TBPER: u32 = HRTIM_ADC4R_AD4TBPER_Msk;
pub const HRTIM_ADC4R_AD4TCC2_Pos: u32 = 18;
pub const HRTIM_ADC4R_AD4TCC2_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TCC2_Pos;
pub const HRTIM_ADC4R_AD4TCC2: u32 = HRTIM_ADC4R_AD4TCC2_Msk;
pub const HRTIM_ADC4R_AD4TCC3_Pos: u32 = 19;
pub const HRTIM_ADC4R_AD4TCC3_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TCC3_Pos;
pub const HRTIM_ADC4R_AD4TCC3: u32 = HRTIM_ADC4R_AD4TCC3_Msk;
pub const HRTIM_ADC4R_AD4TCC4_Pos: u32 = 20;
pub const HRTIM_ADC4R_AD4TCC4_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TCC4_Pos;
pub const HRTIM_ADC4R_AD4TCC4: u32 = HRTIM_ADC4R_AD4TCC4_Msk;
pub const HRTIM_ADC4R_AD4TCPER_Pos: u32 = 21;
pub const HRTIM_ADC4R_AD4TCPER_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TCPER_Pos;
pub const HRTIM_ADC4R_AD4TCPER: u32 = HRTIM_ADC4R_AD4TCPER_Msk;
pub const HRTIM_ADC4R_AD4TCRST_Pos: u32 = 22;
pub const HRTIM_ADC4R_AD4TCRST_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TCRST_Pos;
pub const HRTIM_ADC4R_AD4TCRST: u32 = HRTIM_ADC4R_AD4TCRST_Msk;
pub const HRTIM_ADC4R_AD4TDC2_Pos: u32 = 23;
pub const HRTIM_ADC4R_AD4TDC2_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TDC2_Pos;
pub const HRTIM_ADC4R_AD4TDC2: u32 = HRTIM_ADC4R_AD4TDC2_Msk;
pub const HRTIM_ADC4R_AD4TDC3_Pos: u32 = 24;
pub const HRTIM_ADC4R_AD4TDC3_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TDC3_Pos;
pub const HRTIM_ADC4R_AD4TDC3: u32 = HRTIM_ADC4R_AD4TDC3_Msk;
pub const HRTIM_ADC4R_AD4TDC4_Pos: u32 = 25;
pub const HRTIM_ADC4R_AD4TDC4_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TDC4_Pos;
pub const HRTIM_ADC4R_AD4TDC4: u32 = HRTIM_ADC4R_AD4TDC4_Msk;
pub const HRTIM_ADC4R_AD4TDPER_Pos: u32 = 26;
pub const HRTIM_ADC4R_AD4TDPER_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TDPER_Pos;
pub const HRTIM_ADC4R_AD4TDPER: u32 = HRTIM_ADC4R_AD4TDPER_Msk;
pub const HRTIM_ADC4R_AD4TDRST_Pos: u32 = 27;
pub const HRTIM_ADC4R_AD4TDRST_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TDRST_Pos;
pub const HRTIM_ADC4R_AD4TDRST: u32 = HRTIM_ADC4R_AD4TDRST_Msk;
pub const HRTIM_ADC4R_AD4TEC2_Pos: u32 = 28;
pub const HRTIM_ADC4R_AD4TEC2_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TEC2_Pos;
pub const HRTIM_ADC4R_AD4TEC2: u32 = HRTIM_ADC4R_AD4TEC2_Msk;
pub const HRTIM_ADC4R_AD4TEC3_Pos: u32 = 29;
pub const HRTIM_ADC4R_AD4TEC3_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TEC3_Pos;
pub const HRTIM_ADC4R_AD4TEC3: u32 = HRTIM_ADC4R_AD4TEC3_Msk;
pub const HRTIM_ADC4R_AD4TEC4_Pos: u32 = 30;
pub const HRTIM_ADC4R_AD4TEC4_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TEC4_Pos;
pub const HRTIM_ADC4R_AD4TEC4: u32 = HRTIM_ADC4R_AD4TEC4_Msk;
pub const HRTIM_ADC4R_AD4TERST_Pos: u32 = 31;
pub const HRTIM_ADC4R_AD4TERST_Msk: u32 = 0x1 << HRTIM_ADC4R_AD4TERST_Pos;
pub const HRTIM_ADC4R_AD4TERST: u32 = HRTIM_ADC4R_AD4TERST_Msk;
pub const HRTIM_DLLCR_CAL_Pos: u32 = 0;
pub const HRTIM_DLLCR_CAL_Msk: u32 = 0x1 << HRTIM_DLLCR_CAL_Pos;
pub const HRTIM_DLLCR_CAL: u32 = HRTIM_DLLCR_CAL_Msk;
pub const HRTIM_DLLCR_CALEN_Pos: u32 = 1;
pub const HRTIM_DLLCR_CALEN_Msk: u32 = 0x1 << HRTIM_DLLCR_CALEN_Pos;
pub const HRTIM_DLLCR_CALEN: u32 = HRTIM_DLLCR_CALEN_Msk;
pub const HRTIM_DLLCR_CALRTE_Pos: u32 = 2;
pub const HRTIM_DLLCR_CALRTE_Msk: u32 = 0x3 << HRTIM_DLLCR_CALRTE_Pos;
pub const HRTIM_DLLCR_CALRTE: u32 = HRTIM_DLLCR_CALRTE_Msk;
pub const HRTIM_DLLCR_CALRTE_0: u32 = 0x1 << HRTIM_DLLCR_CALRTE_Pos;
pub const HRTIM_DLLCR_CALRTE_1: u32 = 0x2 << HRTIM_DLLCR_CALRTE_Pos;
pub const HRTIM_FLTINR1_FLT1E_Pos: u32 = 0;
pub const HRTIM_FLTINR1_FLT1E_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT1E_Pos;
pub const HRTIM_FLTINR1_FLT1E: u32 = HRTIM_FLTINR1_FLT1E_Msk;
pub const HRTIM_FLTINR1_FLT1P_Pos: u32 = 1;
pub const HRTIM_FLTINR1_FLT1P_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT1P_Pos;
pub const HRTIM_FLTINR1_FLT1P: u32 = HRTIM_FLTINR1_FLT1P_Msk;
pub const HRTIM_FLTINR1_FLT1SRC_Pos: u32 = 2;
pub const HRTIM_FLTINR1_FLT1SRC_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT1SRC_Pos;
pub const HRTIM_FLTINR1_FLT1SRC: u32 = HRTIM_FLTINR1_FLT1SRC_Msk;
pub const HRTIM_FLTINR1_FLT1F_Pos: u32 = 3;
pub const HRTIM_FLTINR1_FLT1F_Msk: u32 = 0xF << HRTIM_FLTINR1_FLT1F_Pos;
pub const HRTIM_FLTINR1_FLT1F: u32 = HRTIM_FLTINR1_FLT1F_Msk;
pub const HRTIM_FLTINR1_FLT1F_0: u32 = 0x1 << HRTIM_FLTINR1_FLT1F_Pos;
pub const HRTIM_FLTINR1_FLT1F_1: u32 = 0x2 << HRTIM_FLTINR1_FLT1F_Pos;
pub const HRTIM_FLTINR1_FLT1F_2: u32 = 0x4 << HRTIM_FLTINR1_FLT1F_Pos;
pub const HRTIM_FLTINR1_FLT1F_3: u32 = 0x8 << HRTIM_FLTINR1_FLT1F_Pos;
pub const HRTIM_FLTINR1_FLT1LCK_Pos: u32 = 7;
pub const HRTIM_FLTINR1_FLT1LCK_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT1LCK_Pos;
pub const HRTIM_FLTINR1_FLT1LCK: u32 = HRTIM_FLTINR1_FLT1LCK_Msk;
pub const HRTIM_FLTINR1_FLT2E_Pos: u32 = 8;
pub const HRTIM_FLTINR1_FLT2E_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT2E_Pos;
pub const HRTIM_FLTINR1_FLT2E: u32 = HRTIM_FLTINR1_FLT2E_Msk;
pub const HRTIM_FLTINR1_FLT2P_Pos: u32 = 9;
pub const HRTIM_FLTINR1_FLT2P_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT2P_Pos;
pub const HRTIM_FLTINR1_FLT2P: u32 = HRTIM_FLTINR1_FLT2P_Msk;
pub const HRTIM_FLTINR1_FLT2SRC_Pos: u32 = 10;
pub const HRTIM_FLTINR1_FLT2SRC_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT2SRC_Pos;
pub const HRTIM_FLTINR1_FLT2SRC: u32 = HRTIM_FLTINR1_FLT2SRC_Msk;
pub const HRTIM_FLTINR1_FLT2F_Pos: u32 = 11;
pub const HRTIM_FLTINR1_FLT2F_Msk: u32 = 0xF << HRTIM_FLTINR1_FLT2F_Pos;
pub const HRTIM_FLTINR1_FLT2F: u32 = HRTIM_FLTINR1_FLT2F_Msk;
pub const HRTIM_FLTINR1_FLT2F_0: u32 = 0x1 << HRTIM_FLTINR1_FLT2F_Pos;
pub const HRTIM_FLTINR1_FLT2F_1: u32 = 0x2 << HRTIM_FLTINR1_FLT2F_Pos;
pub const HRTIM_FLTINR1_FLT2F_2: u32 = 0x4 << HRTIM_FLTINR1_FLT2F_Pos;
pub const HRTIM_FLTINR1_FLT2F_3: u32 = 0x8 << HRTIM_FLTINR1_FLT2F_Pos;
pub const HRTIM_FLTINR1_FLT2LCK_Pos: u32 = 15;
pub const HRTIM_FLTINR1_FLT2LCK_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT2LCK_Pos;
pub const HRTIM_FLTINR1_FLT2LCK: u32 = HRTIM_FLTINR1_FLT2LCK_Msk;
pub const HRTIM_FLTINR1_FLT3E_Pos: u32 = 16;
pub const HRTIM_FLTINR1_FLT3E_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT3E_Pos;
pub const HRTIM_FLTINR1_FLT3E: u32 = HRTIM_FLTINR1_FLT3E_Msk;
pub const HRTIM_FLTINR1_FLT3P_Pos: u32 = 17;
pub const HRTIM_FLTINR1_FLT3P_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT3P_Pos;
pub const HRTIM_FLTINR1_FLT3P: u32 = HRTIM_FLTINR1_FLT3P_Msk;
pub const HRTIM_FLTINR1_FLT3SRC_Pos: u32 = 18;
pub const HRTIM_FLTINR1_FLT3SRC_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT3SRC_Pos;
pub const HRTIM_FLTINR1_FLT3SRC: u32 = HRTIM_FLTINR1_FLT3SRC_Msk;
pub const HRTIM_FLTINR1_FLT3F_Pos: u32 = 19;
pub const HRTIM_FLTINR1_FLT3F_Msk: u32 = 0xF << HRTIM_FLTINR1_FLT3F_Pos;
pub const HRTIM_FLTINR1_FLT3F: u32 = HRTIM_FLTINR1_FLT3F_Msk;
pub const HRTIM_FLTINR1_FLT3F_0: u32 = 0x1 << HRTIM_FLTINR1_FLT3F_Pos;
pub const HRTIM_FLTINR1_FLT3F_1: u32 = 0x2 << HRTIM_FLTINR1_FLT3F_Pos;
pub const HRTIM_FLTINR1_FLT3F_2: u32 = 0x4 << HRTIM_FLTINR1_FLT3F_Pos;
pub const HRTIM_FLTINR1_FLT3F_3: u32 = 0x8 << HRTIM_FLTINR1_FLT3F_Pos;
pub const HRTIM_FLTINR1_FLT3LCK_Pos: u32 = 23;
pub const HRTIM_FLTINR1_FLT3LCK_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT3LCK_Pos;
pub const HRTIM_FLTINR1_FLT3LCK: u32 = HRTIM_FLTINR1_FLT3LCK_Msk;
pub const HRTIM_FLTINR1_FLT4E_Pos: u32 = 24;
pub const HRTIM_FLTINR1_FLT4E_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT4E_Pos;
pub const HRTIM_FLTINR1_FLT4E: u32 = HRTIM_FLTINR1_FLT4E_Msk;
pub const HRTIM_FLTINR1_FLT4P_Pos: u32 = 25;
pub const HRTIM_FLTINR1_FLT4P_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT4P_Pos;
pub const HRTIM_FLTINR1_FLT4P: u32 = HRTIM_FLTINR1_FLT4P_Msk;
pub const HRTIM_FLTINR1_FLT4SRC_Pos: u32 = 26;
pub const HRTIM_FLTINR1_FLT4SRC_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT4SRC_Pos;
pub const HRTIM_FLTINR1_FLT4SRC: u32 = HRTIM_FLTINR1_FLT4SRC_Msk;
pub const HRTIM_FLTINR1_FLT4F_Pos: u32 = 27;
pub const HRTIM_FLTINR1_FLT4F_Msk: u32 = 0xF << HRTIM_FLTINR1_FLT4F_Pos;
pub const HRTIM_FLTINR1_FLT4F: u32 = HRTIM_FLTINR1_FLT4F_Msk;
pub const HRTIM_FLTINR1_FLT4F_0: u32 = 0x1 << HRTIM_FLTINR1_FLT4F_Pos;
pub const HRTIM_FLTINR1_FLT4F_1: u32 = 0x2 << HRTIM_FLTINR1_FLT4F_Pos;
pub const HRTIM_FLTINR1_FLT4F_2: u32 = 0x4 << HRTIM_FLTINR1_FLT4F_Pos;
pub const HRTIM_FLTINR1_FLT4F_3: u32 = 0x8 << HRTIM_FLTINR1_FLT4F_Pos;
pub const HRTIM_FLTINR1_FLT4LCK_Pos: u32 = 31;
pub const HRTIM_FLTINR1_FLT4LCK_Msk: u32 = 0x1 << HRTIM_FLTINR1_FLT4LCK_Pos;
pub const HRTIM_FLTINR1_FLT4LCK: u32 = HRTIM_FLTINR1_FLT4LCK_Msk;
pub const HRTIM_FLTINR2_FLT5E_Pos: u32 = 0;
pub const HRTIM_FLTINR2_FLT5E_Msk: u32 = 0x1 << HRTIM_FLTINR2_FLT5E_Pos;
pub const HRTIM_FLTINR2_FLT5E: u32 = HRTIM_FLTINR2_FLT5E_Msk;
pub const HRTIM_FLTINR2_FLT5P_Pos: u32 = 1;
pub const HRTIM_FLTINR2_FLT5P_Msk: u32 = 0x1 << HRTIM_FLTINR2_FLT5P_Pos;
pub const HRTIM_FLTINR2_FLT5P: u32 = HRTIM_FLTINR2_FLT5P_Msk;
pub const HRTIM_FLTINR2_FLT5SRC_Pos: u32 = 2;
pub const HRTIM_FLTINR2_FLT5SRC_Msk: u32 = 0x1 << HRTIM_FLTINR2_FLT5SRC_Pos;
pub const HRTIM_FLTINR2_FLT5SRC: u32 = HRTIM_FLTINR2_FLT5SRC_Msk;
pub const HRTIM_FLTINR2_FLT5F_Pos: u32 = 3;
pub const HRTIM_FLTINR2_FLT5F_Msk: u32 = 0xF << HRTIM_FLTINR2_FLT5F_Pos;
pub const HRTIM_FLTINR2_FLT5F: u32 = HRTIM_FLTINR2_FLT5F_Msk;
pub const HRTIM_FLTINR2_FLT5F_0: u32 = 0x1 << HRTIM_FLTINR2_FLT5F_Pos;
pub const HRTIM_FLTINR2_FLT5F_1: u32 = 0x2 << HRTIM_FLTINR2_FLT5F_Pos;
pub const HRTIM_FLTINR2_FLT5F_2: u32 = 0x4 << HRTIM_FLTINR2_FLT5F_Pos;
pub const HRTIM_FLTINR2_FLT5F_3: u32 = 0x8 << HRTIM_FLTINR2_FLT5F_Pos;
pub const HRTIM_FLTINR2_FLT5LCK_Pos: u32 = 7;
pub const HRTIM_FLTINR2_FLT5LCK_Msk: u32 = 0x1 << HRTIM_FLTINR2_FLT5LCK_Pos;
pub const HRTIM_FLTINR2_FLT5LCK: u32 = HRTIM_FLTINR2_FLT5LCK_Msk;
pub const HRTIM_FLTINR2_FLTSD_Pos: u32 = 24;
pub const HRTIM_FLTINR2_FLTSD_Msk: u32 = 0x3 << HRTIM_FLTINR2_FLTSD_Pos;
pub const HRTIM_FLTINR2_FLTSD: u32 = HRTIM_FLTINR2_FLTSD_Msk;
pub const HRTIM_FLTINR2_FLTSD_0: u32 = 0x1 << HRTIM_FLTINR2_FLTSD_Pos;
pub const HRTIM_FLTINR2_FLTSD_1: u32 = 0x2 << HRTIM_FLTINR2_FLTSD_Pos;
pub const HRTIM_BDMUPR_MCR_Pos: u32 = 0;
pub const HRTIM_BDMUPR_MCR_Msk: u32 = 0x1 << HRTIM_BDMUPR_MCR_Pos;
pub const HRTIM_BDMUPR_MCR: u32 = HRTIM_BDMUPR_MCR_Msk;
pub const HRTIM_BDMUPR_MICR_Pos: u32 = 1;
pub const HRTIM_BDMUPR_MICR_Msk: u32 = 0x1 << HRTIM_BDMUPR_MICR_Pos;
pub const HRTIM_BDMUPR_MICR: u32 = HRTIM_BDMUPR_MICR_Msk;
pub const HRTIM_BDMUPR_MDIER_Pos: u32 = 2;
pub const HRTIM_BDMUPR_MDIER_Msk: u32 = 0x1 << HRTIM_BDMUPR_MDIER_Pos;
pub const HRTIM_BDMUPR_MDIER: u32 = HRTIM_BDMUPR_MDIER_Msk;
pub const HRTIM_BDMUPR_MCNT_Pos: u32 = 3;
pub const HRTIM_BDMUPR_MCNT_Msk: u32 = 0x1 << HRTIM_BDMUPR_MCNT_Pos;
pub const HRTIM_BDMUPR_MCNT: u32 = HRTIM_BDMUPR_MCNT_Msk;
pub const HRTIM_BDMUPR_MPER_Pos: u32 = 4;
pub const HRTIM_BDMUPR_MPER_Msk: u32 = 0x1 << HRTIM_BDMUPR_MPER_Pos;
pub const HRTIM_BDMUPR_MPER: u32 = HRTIM_BDMUPR_MPER_Msk;
pub const HRTIM_BDMUPR_MREP_Pos: u32 = 5;
pub const HRTIM_BDMUPR_MREP_Msk: u32 = 0x1 << HRTIM_BDMUPR_MREP_Pos;
pub const HRTIM_BDMUPR_MREP: u32 = HRTIM_BDMUPR_MREP_Msk;
pub const HRTIM_BDMUPR_MCMP1_Pos: u32 = 6;
pub const HRTIM_BDMUPR_MCMP1_Msk: u32 = 0x1 << HRTIM_BDMUPR_MCMP1_Pos;
pub const HRTIM_BDMUPR_MCMP1: u32 = HRTIM_BDMUPR_MCMP1_Msk;
pub const HRTIM_BDMUPR_MCMP2_Pos: u32 = 7;
pub const HRTIM_BDMUPR_MCMP2_Msk: u32 = 0x1 << HRTIM_BDMUPR_MCMP2_Pos;
pub const HRTIM_BDMUPR_MCMP2: u32 = HRTIM_BDMUPR_MCMP2_Msk;
pub const HRTIM_BDMUPR_MCMP3_Pos: u32 = 8;
pub const HRTIM_BDMUPR_MCMP3_Msk: u32 = 0x1 << HRTIM_BDMUPR_MCMP3_Pos;
pub const HRTIM_BDMUPR_MCMP3: u32 = HRTIM_BDMUPR_MCMP3_Msk;
pub const HRTIM_BDMUPR_MCMP4_Pos: u32 = 9;
pub const HRTIM_BDMUPR_MCMP4_Msk: u32 = 0x1 << HRTIM_BDMUPR_MCMP4_Pos;
pub const HRTIM_BDMUPR_MCMP4: u32 = HRTIM_BDMUPR_MCMP4_Msk;
pub const HRTIM_BDTUPR_TIMCR_Pos: u32 = 0;
pub const HRTIM_BDTUPR_TIMCR_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMCR_Pos;
pub const HRTIM_BDTUPR_TIMCR: u32 = HRTIM_BDTUPR_TIMCR_Msk;
pub const HRTIM_BDTUPR_TIMICR_Pos: u32 = 1;
pub const HRTIM_BDTUPR_TIMICR_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMICR_Pos;
pub const HRTIM_BDTUPR_TIMICR: u32 = HRTIM_BDTUPR_TIMICR_Msk;
pub const HRTIM_BDTUPR_TIMDIER_Pos: u32 = 2;
pub const HRTIM_BDTUPR_TIMDIER_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMDIER_Pos;
pub const HRTIM_BDTUPR_TIMDIER: u32 = HRTIM_BDTUPR_TIMDIER_Msk;
pub const HRTIM_BDTUPR_TIMCNT_Pos: u32 = 3;
pub const HRTIM_BDTUPR_TIMCNT_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMCNT_Pos;
pub const HRTIM_BDTUPR_TIMCNT: u32 = HRTIM_BDTUPR_TIMCNT_Msk;
pub const HRTIM_BDTUPR_TIMPER_Pos: u32 = 4;
pub const HRTIM_BDTUPR_TIMPER_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMPER_Pos;
pub const HRTIM_BDTUPR_TIMPER: u32 = HRTIM_BDTUPR_TIMPER_Msk;
pub const HRTIM_BDTUPR_TIMREP_Pos: u32 = 5;
pub const HRTIM_BDTUPR_TIMREP_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMREP_Pos;
pub const HRTIM_BDTUPR_TIMREP: u32 = HRTIM_BDTUPR_TIMREP_Msk;
pub const HRTIM_BDTUPR_TIMCMP1_Pos: u32 = 6;
pub const HRTIM_BDTUPR_TIMCMP1_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMCMP1_Pos;
pub const HRTIM_BDTUPR_TIMCMP1: u32 = HRTIM_BDTUPR_TIMCMP1_Msk;
pub const HRTIM_BDTUPR_TIMCMP2_Pos: u32 = 7;
pub const HRTIM_BDTUPR_TIMCMP2_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMCMP2_Pos;
pub const HRTIM_BDTUPR_TIMCMP2: u32 = HRTIM_BDTUPR_TIMCMP2_Msk;
pub const HRTIM_BDTUPR_TIMCMP3_Pos: u32 = 8;
pub const HRTIM_BDTUPR_TIMCMP3_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMCMP3_Pos;
pub const HRTIM_BDTUPR_TIMCMP3: u32 = HRTIM_BDTUPR_TIMCMP3_Msk;
pub const HRTIM_BDTUPR_TIMCMP4_Pos: u32 = 9;
pub const HRTIM_BDTUPR_TIMCMP4_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMCMP4_Pos;
pub const HRTIM_BDTUPR_TIMCMP4: u32 = HRTIM_BDTUPR_TIMCMP4_Msk;
pub const HRTIM_BDTUPR_TIMDTR_Pos: u32 = 10;
pub const HRTIM_BDTUPR_TIMDTR_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMDTR_Pos;
pub const HRTIM_BDTUPR_TIMDTR: u32 = HRTIM_BDTUPR_TIMDTR_Msk;
pub const HRTIM_BDTUPR_TIMSET1R_Pos: u32 = 11;
pub const HRTIM_BDTUPR_TIMSET1R_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMSET1R_Pos;
pub const HRTIM_BDTUPR_TIMSET1R: u32 = HRTIM_BDTUPR_TIMSET1R_Msk;
pub const HRTIM_BDTUPR_TIMRST1R_Pos: u32 = 12;
pub const HRTIM_BDTUPR_TIMRST1R_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMRST1R_Pos;
pub const HRTIM_BDTUPR_TIMRST1R: u32 = HRTIM_BDTUPR_TIMRST1R_Msk;
pub const HRTIM_BDTUPR_TIMSET2R_Pos: u32 = 13;
pub const HRTIM_BDTUPR_TIMSET2R_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMSET2R_Pos;
pub const HRTIM_BDTUPR_TIMSET2R: u32 = HRTIM_BDTUPR_TIMSET2R_Msk;
pub const HRTIM_BDTUPR_TIMRST2R_Pos: u32 = 14;
pub const HRTIM_BDTUPR_TIMRST2R_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMRST2R_Pos;
pub const HRTIM_BDTUPR_TIMRST2R: u32 = HRTIM_BDTUPR_TIMRST2R_Msk;
pub const HRTIM_BDTUPR_TIMEEFR1_Pos: u32 = 15;
pub const HRTIM_BDTUPR_TIMEEFR1_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMEEFR1_Pos;
pub const HRTIM_BDTUPR_TIMEEFR1: u32 = HRTIM_BDTUPR_TIMEEFR1_Msk;
pub const HRTIM_BDTUPR_TIMEEFR2_Pos: u32 = 16;
pub const HRTIM_BDTUPR_TIMEEFR2_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMEEFR2_Pos;
pub const HRTIM_BDTUPR_TIMEEFR2: u32 = HRTIM_BDTUPR_TIMEEFR2_Msk;
pub const HRTIM_BDTUPR_TIMRSTR_Pos: u32 = 17;
pub const HRTIM_BDTUPR_TIMRSTR_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMRSTR_Pos;
pub const HRTIM_BDTUPR_TIMRSTR: u32 = HRTIM_BDTUPR_TIMRSTR_Msk;
pub const HRTIM_BDTUPR_TIMCHPR_Pos: u32 = 18;
pub const HRTIM_BDTUPR_TIMCHPR_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMCHPR_Pos;
pub const HRTIM_BDTUPR_TIMCHPR: u32 = HRTIM_BDTUPR_TIMCHPR_Msk;
pub const HRTIM_BDTUPR_TIMOUTR_Pos: u32 = 19;
pub const HRTIM_BDTUPR_TIMOUTR_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMOUTR_Pos;
pub const HRTIM_BDTUPR_TIMOUTR: u32 = HRTIM_BDTUPR_TIMOUTR_Msk;
pub const HRTIM_BDTUPR_TIMFLTR_Pos: u32 = 20;
pub const HRTIM_BDTUPR_TIMFLTR_Msk: u32 = 0x1 << HRTIM_BDTUPR_TIMFLTR_Pos;
pub const HRTIM_BDTUPR_TIMFLTR: u32 = HRTIM_BDTUPR_TIMFLTR_Msk;
pub const HRTIM_BDMADR_BDMADR_Pos: u32 = 0;
pub const HRTIM_BDMADR_BDMADR_Msk: u32 = 0xFFFFFFFF << HRTIM_BDMADR_BDMADR_Pos;
pub const HRTIM_BDMADR_BDMADR: u32 = HRTIM_BDMADR_BDMADR_Msk;
pub const I2C_CR1_PE_Pos: u32 = 0;
pub const I2C_CR1_PE_Msk: u32 = 0x1 << I2C_CR1_PE_Pos;
pub const I2C_CR1_PE: u32 = I2C_CR1_PE_Msk;
pub const I2C_CR1_TXIE_Pos: u32 = 1;
pub const I2C_CR1_TXIE_Msk: u32 = 0x1 << I2C_CR1_TXIE_Pos;
pub const I2C_CR1_TXIE: u32 = I2C_CR1_TXIE_Msk;
pub const I2C_CR1_RXIE_Pos: u32 = 2;
pub const I2C_CR1_RXIE_Msk: u32 = 0x1 << I2C_CR1_RXIE_Pos;
pub const I2C_CR1_RXIE: u32 = I2C_CR1_RXIE_Msk;
pub const I2C_CR1_ADDRIE_Pos: u32 = 3;
pub const I2C_CR1_ADDRIE_Msk: u32 = 0x1 << I2C_CR1_ADDRIE_Pos;
pub const I2C_CR1_ADDRIE: u32 = I2C_CR1_ADDRIE_Msk;
pub const I2C_CR1_NACKIE_Pos: u32 = 4;
pub const I2C_CR1_NACKIE_Msk: u32 = 0x1 << I2C_CR1_NACKIE_Pos;
pub const I2C_CR1_NACKIE: u32 = I2C_CR1_NACKIE_Msk;
pub const I2C_CR1_STOPIE_Pos: u32 = 5;
pub const I2C_CR1_STOPIE_Msk: u32 = 0x1 << I2C_CR1_STOPIE_Pos;
pub const I2C_CR1_STOPIE: u32 = I2C_CR1_STOPIE_Msk;
pub const I2C_CR1_TCIE_Pos: u32 = 6;
pub const I2C_CR1_TCIE_Msk: u32 = 0x1 << I2C_CR1_TCIE_Pos;
pub const I2C_CR1_TCIE: u32 = I2C_CR1_TCIE_Msk;
pub const I2C_CR1_ERRIE_Pos: u32 = 7;
pub const I2C_CR1_ERRIE_Msk: u32 = 0x1 << I2C_CR1_ERRIE_Pos;
pub const I2C_CR1_ERRIE: u32 = I2C_CR1_ERRIE_Msk;
pub const I2C_CR1_DNF_Pos: u32 = 8;
pub const I2C_CR1_DNF_Msk: u32 = 0xF << I2C_CR1_DNF_Pos;
pub const I2C_CR1_DNF: u32 = I2C_CR1_DNF_Msk;
pub const I2C_CR1_ANFOFF_Pos: u32 = 12;
pub const I2C_CR1_ANFOFF_Msk: u32 = 0x1 << I2C_CR1_ANFOFF_Pos;
pub const I2C_CR1_ANFOFF: u32 = I2C_CR1_ANFOFF_Msk;
pub const I2C_CR1_SWRST_Pos: u32 = 13;
pub const I2C_CR1_SWRST_Msk: u32 = 0x1 << I2C_CR1_SWRST_Pos;
pub const I2C_CR1_SWRST: u32 = I2C_CR1_SWRST_Msk;
pub const I2C_CR1_TXDMAEN_Pos: u32 = 14;
pub const I2C_CR1_TXDMAEN_Msk: u32 = 0x1 << I2C_CR1_TXDMAEN_Pos;
pub const I2C_CR1_TXDMAEN: u32 = I2C_CR1_TXDMAEN_Msk;
pub const I2C_CR1_RXDMAEN_Pos: u32 = 15;
pub const I2C_CR1_RXDMAEN_Msk: u32 = 0x1 << I2C_CR1_RXDMAEN_Pos;
pub const I2C_CR1_RXDMAEN: u32 = I2C_CR1_RXDMAEN_Msk;
pub const I2C_CR1_SBC_Pos: u32 = 16;
pub const I2C_CR1_SBC_Msk: u32 = 0x1 << I2C_CR1_SBC_Pos;
pub const I2C_CR1_SBC: u32 = I2C_CR1_SBC_Msk;
pub const I2C_CR1_NOSTRETCH_Pos: u32 = 17;
pub const I2C_CR1_NOSTRETCH_Msk: u32 = 0x1 << I2C_CR1_NOSTRETCH_Pos;
pub const I2C_CR1_NOSTRETCH: u32 = I2C_CR1_NOSTRETCH_Msk;
pub const I2C_CR1_WUPEN_Pos: u32 = 18;
pub const I2C_CR1_WUPEN_Msk: u32 = 0x1 << I2C_CR1_WUPEN_Pos;
pub const I2C_CR1_WUPEN: u32 = I2C_CR1_WUPEN_Msk;
pub const I2C_CR1_GCEN_Pos: u32 = 19;
pub const I2C_CR1_GCEN_Msk: u32 = 0x1 << I2C_CR1_GCEN_Pos;
pub const I2C_CR1_GCEN: u32 = I2C_CR1_GCEN_Msk;
pub const I2C_CR1_SMBHEN_Pos: u32 = 20;
pub const I2C_CR1_SMBHEN_Msk: u32 = 0x1 << I2C_CR1_SMBHEN_Pos;
pub const I2C_CR1_SMBHEN: u32 = I2C_CR1_SMBHEN_Msk;
pub const I2C_CR1_SMBDEN_Pos: u32 = 21;
pub const I2C_CR1_SMBDEN_Msk: u32 = 0x1 << I2C_CR1_SMBDEN_Pos;
pub const I2C_CR1_SMBDEN: u32 = I2C_CR1_SMBDEN_Msk;
pub const I2C_CR1_ALERTEN_Pos: u32 = 22;
pub const I2C_CR1_ALERTEN_Msk: u32 = 0x1 << I2C_CR1_ALERTEN_Pos;
pub const I2C_CR1_ALERTEN: u32 = I2C_CR1_ALERTEN_Msk;
pub const I2C_CR1_PECEN_Pos: u32 = 23;
pub const I2C_CR1_PECEN_Msk: u32 = 0x1 << I2C_CR1_PECEN_Pos;
pub const I2C_CR1_PECEN: u32 = I2C_CR1_PECEN_Msk;
pub const I2C_CR1_DFN: u32 = I2C_CR1_DNF;
pub const I2C_CR2_SADD_Pos: u32 = 0;
pub const I2C_CR2_SADD_Msk: u32 = 0x3FF << I2C_CR2_SADD_Pos;
pub const I2C_CR2_SADD: u32 = I2C_CR2_SADD_Msk;
pub const I2C_CR2_RD_WRN_Pos: u32 = 10;
pub const I2C_CR2_RD_WRN_Msk: u32 = 0x1 << I2C_CR2_RD_WRN_Pos;
pub const I2C_CR2_RD_WRN: u32 = I2C_CR2_RD_WRN_Msk;
pub const I2C_CR2_ADD10_Pos: u32 = 11;
pub const I2C_CR2_ADD10_Msk: u32 = 0x1 << I2C_CR2_ADD10_Pos;
pub const I2C_CR2_ADD10: u32 = I2C_CR2_ADD10_Msk;
pub const I2C_CR2_HEAD10R_Pos: u32 = 12;
pub const I2C_CR2_HEAD10R_Msk: u32 = 0x1 << I2C_CR2_HEAD10R_Pos;
pub const I2C_CR2_HEAD10R: u32 = I2C_CR2_HEAD10R_Msk;
pub const I2C_CR2_START_Pos: u32 = 13;
pub const I2C_CR2_START_Msk: u32 = 0x1 << I2C_CR2_START_Pos;
pub const I2C_CR2_START: u32 = I2C_CR2_START_Msk;
pub const I2C_CR2_STOP_Pos: u32 = 14;
pub const I2C_CR2_STOP_Msk: u32 = 0x1 << I2C_CR2_STOP_Pos;
pub const I2C_CR2_STOP: u32 = I2C_CR2_STOP_Msk;
pub const I2C_CR2_NACK_Pos: u32 = 15;
pub const I2C_CR2_NACK_Msk: u32 = 0x1 << I2C_CR2_NACK_Pos;
pub const I2C_CR2_NACK: u32 = I2C_CR2_NACK_Msk;
pub const I2C_CR2_NBYTES_Pos: u32 = 16;
pub const I2C_CR2_NBYTES_Msk: u32 = 0xFF << I2C_CR2_NBYTES_Pos;
pub const I2C_CR2_NBYTES: u32 = I2C_CR2_NBYTES_Msk;
pub const I2C_CR2_RELOAD_Pos: u32 = 24;
pub const I2C_CR2_RELOAD_Msk: u32 = 0x1 << I2C_CR2_RELOAD_Pos;
pub const I2C_CR2_RELOAD: u32 = I2C_CR2_RELOAD_Msk;
pub const I2C_CR2_AUTOEND_Pos: u32 = 25;
pub const I2C_CR2_AUTOEND_Msk: u32 = 0x1 << I2C_CR2_AUTOEND_Pos;
pub const I2C_CR2_AUTOEND: u32 = I2C_CR2_AUTOEND_Msk;
pub const I2C_CR2_PECBYTE_Pos: u32 = 26;
pub const I2C_CR2_PECBYTE_Msk: u32 = 0x1 << I2C_CR2_PECBYTE_Pos;
pub const I2C_CR2_PECBYTE: u32 = I2C_CR2_PECBYTE_Msk;
pub const I2C_OAR1_OA1_Pos: u32 = 0;
pub const I2C_OAR1_OA1_Msk: u32 = 0x3FF << I2C_OAR1_OA1_Pos;
pub const I2C_OAR1_OA1: u32 = I2C_OAR1_OA1_Msk;
pub const I2C_OAR1_OA1MODE_Pos: u32 = 10;
pub const I2C_OAR1_OA1MODE_Msk: u32 = 0x1 << I2C_OAR1_OA1MODE_Pos;
pub const I2C_OAR1_OA1MODE: u32 = I2C_OAR1_OA1MODE_Msk;
pub const I2C_OAR1_OA1EN_Pos: u32 = 15;
pub const I2C_OAR1_OA1EN_Msk: u32 = 0x1 << I2C_OAR1_OA1EN_Pos;
pub const I2C_OAR1_OA1EN: u32 = I2C_OAR1_OA1EN_Msk;
pub const I2C_OAR2_OA2_Pos: u32 = 1;
pub const I2C_OAR2_OA2_Msk: u32 = 0x7F << I2C_OAR2_OA2_Pos;
pub const I2C_OAR2_OA2: u32 = I2C_OAR2_OA2_Msk;
pub const I2C_OAR2_OA2MSK_Pos: u32 = 8;
pub const I2C_OAR2_OA2MSK_Msk: u32 = 0x7 << I2C_OAR2_OA2MSK_Pos;
pub const I2C_OAR2_OA2MSK: u32 = I2C_OAR2_OA2MSK_Msk;
pub const I2C_OAR2_OA2NOMASK: u32 = 0x00000000;
pub const I2C_OAR2_OA2MASK01_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK01_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK01_Pos;
pub const I2C_OAR2_OA2MASK01: u32 = I2C_OAR2_OA2MASK01_Msk;
pub const I2C_OAR2_OA2MASK02_Pos: u32 = 9;
pub const I2C_OAR2_OA2MASK02_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK02_Pos;
pub const I2C_OAR2_OA2MASK02: u32 = I2C_OAR2_OA2MASK02_Msk;
pub const I2C_OAR2_OA2MASK03_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK03_Msk: u32 = 0x3 << I2C_OAR2_OA2MASK03_Pos;
pub const I2C_OAR2_OA2MASK03: u32 = I2C_OAR2_OA2MASK03_Msk;
pub const I2C_OAR2_OA2MASK04_Pos: u32 = 10;
pub const I2C_OAR2_OA2MASK04_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK04_Pos;
pub const I2C_OAR2_OA2MASK04: u32 = I2C_OAR2_OA2MASK04_Msk;
pub const I2C_OAR2_OA2MASK05_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK05_Msk: u32 = 0x5 << I2C_OAR2_OA2MASK05_Pos;
pub const I2C_OAR2_OA2MASK05: u32 = I2C_OAR2_OA2MASK05_Msk;
pub const I2C_OAR2_OA2MASK06_Pos: u32 = 9;
pub const I2C_OAR2_OA2MASK06_Msk: u32 = 0x3 << I2C_OAR2_OA2MASK06_Pos;
pub const I2C_OAR2_OA2MASK06: u32 = I2C_OAR2_OA2MASK06_Msk;
pub const I2C_OAR2_OA2MASK07_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK07_Msk: u32 = 0x7 << I2C_OAR2_OA2MASK07_Pos;
pub const I2C_OAR2_OA2MASK07: u32 = I2C_OAR2_OA2MASK07_Msk;
pub const I2C_OAR2_OA2EN_Pos: u32 = 15;
pub const I2C_OAR2_OA2EN_Msk: u32 = 0x1 << I2C_OAR2_OA2EN_Pos;
pub const I2C_OAR2_OA2EN: u32 = I2C_OAR2_OA2EN_Msk;
pub const I2C_TIMINGR_SCLL_Pos: u32 = 0;
pub const I2C_TIMINGR_SCLL_Msk: u32 = 0xFF << I2C_TIMINGR_SCLL_Pos;
pub const I2C_TIMINGR_SCLL: u32 = I2C_TIMINGR_SCLL_Msk;
pub const I2C_TIMINGR_SCLH_Pos: u32 = 8;
pub const I2C_TIMINGR_SCLH_Msk: u32 = 0xFF << I2C_TIMINGR_SCLH_Pos;
pub const I2C_TIMINGR_SCLH: u32 = I2C_TIMINGR_SCLH_Msk;
pub const I2C_TIMINGR_SDADEL_Pos: u32 = 16;
pub const I2C_TIMINGR_SDADEL_Msk: u32 = 0xF << I2C_TIMINGR_SDADEL_Pos;
pub const I2C_TIMINGR_SDADEL: u32 = I2C_TIMINGR_SDADEL_Msk;
pub const I2C_TIMINGR_SCLDEL_Pos: u32 = 20;
pub const I2C_TIMINGR_SCLDEL_Msk: u32 = 0xF << I2C_TIMINGR_SCLDEL_Pos;
pub const I2C_TIMINGR_SCLDEL: u32 = I2C_TIMINGR_SCLDEL_Msk;
pub const I2C_TIMINGR_PRESC_Pos: u32 = 28;
pub const I2C_TIMINGR_PRESC_Msk: u32 = 0xF << I2C_TIMINGR_PRESC_Pos;
pub const I2C_TIMINGR_PRESC: u32 = I2C_TIMINGR_PRESC_Msk;
pub const I2C_TIMEOUTR_TIMEOUTA_Pos: u32 = 0;
pub const I2C_TIMEOUTR_TIMEOUTA_Msk: u32 = 0xFFF << I2C_TIMEOUTR_TIMEOUTA_Pos;
pub const I2C_TIMEOUTR_TIMEOUTA: u32 = I2C_TIMEOUTR_TIMEOUTA_Msk;
pub const I2C_TIMEOUTR_TIDLE_Pos: u32 = 12;
pub const I2C_TIMEOUTR_TIDLE_Msk: u32 = 0x1 << I2C_TIMEOUTR_TIDLE_Pos;
pub const I2C_TIMEOUTR_TIDLE: u32 = I2C_TIMEOUTR_TIDLE_Msk;
pub const I2C_TIMEOUTR_TIMOUTEN_Pos: u32 = 15;
pub const I2C_TIMEOUTR_TIMOUTEN_Msk: u32 = 0x1 << I2C_TIMEOUTR_TIMOUTEN_Pos;
pub const I2C_TIMEOUTR_TIMOUTEN: u32 = I2C_TIMEOUTR_TIMOUTEN_Msk;
pub const I2C_TIMEOUTR_TIMEOUTB_Pos: u32 = 16;
pub const I2C_TIMEOUTR_TIMEOUTB_Msk: u32 = 0xFFF << I2C_TIMEOUTR_TIMEOUTB_Pos;
pub const I2C_TIMEOUTR_TIMEOUTB: u32 = I2C_TIMEOUTR_TIMEOUTB_Msk;
pub const I2C_TIMEOUTR_TEXTEN_Pos: u32 = 31;
pub const I2C_TIMEOUTR_TEXTEN_Msk: u32 = 0x1 << I2C_TIMEOUTR_TEXTEN_Pos;
pub const I2C_TIMEOUTR_TEXTEN: u32 = I2C_TIMEOUTR_TEXTEN_Msk;
pub const I2C_ISR_TXE_Pos: u32 = 0;
pub const I2C_ISR_TXE_Msk: u32 = 0x1 << I2C_ISR_TXE_Pos;
pub const I2C_ISR_TXE: u32 = I2C_ISR_TXE_Msk;
pub const I2C_ISR_TXIS_Pos: u32 = 1;
pub const I2C_ISR_TXIS_Msk: u32 = 0x1 << I2C_ISR_TXIS_Pos;
pub const I2C_ISR_TXIS: u32 = I2C_ISR_TXIS_Msk;
pub const I2C_ISR_RXNE_Pos: u32 = 2;
pub const I2C_ISR_RXNE_Msk: u32 = 0x1 << I2C_ISR_RXNE_Pos;
pub const I2C_ISR_RXNE: u32 = I2C_ISR_RXNE_Msk;
pub const I2C_ISR_ADDR_Pos: u32 = 3;
pub const I2C_ISR_ADDR_Msk: u32 = 0x1 << I2C_ISR_ADDR_Pos;
pub const I2C_ISR_ADDR: u32 = I2C_ISR_ADDR_Msk;
pub const I2C_ISR_NACKF_Pos: u32 = 4;
pub const I2C_ISR_NACKF_Msk: u32 = 0x1 << I2C_ISR_NACKF_Pos;
pub const I2C_ISR_NACKF: u32 = I2C_ISR_NACKF_Msk;
pub const I2C_ISR_STOPF_Pos: u32 = 5;
pub const I2C_ISR_STOPF_Msk: u32 = 0x1 << I2C_ISR_STOPF_Pos;
pub const I2C_ISR_STOPF: u32 = I2C_ISR_STOPF_Msk;
pub const I2C_ISR_TC_Pos: u32 = 6;
pub const I2C_ISR_TC_Msk: u32 = 0x1 << I2C_ISR_TC_Pos;
pub const I2C_ISR_TC: u32 = I2C_ISR_TC_Msk;
pub const I2C_ISR_TCR_Pos: u32 = 7;
pub const I2C_ISR_TCR_Msk: u32 = 0x1 << I2C_ISR_TCR_Pos;
pub const I2C_ISR_TCR: u32 = I2C_ISR_TCR_Msk;
pub const I2C_ISR_BERR_Pos: u32 = 8;
pub const I2C_ISR_BERR_Msk: u32 = 0x1 << I2C_ISR_BERR_Pos;
pub const I2C_ISR_BERR: u32 = I2C_ISR_BERR_Msk;
pub const I2C_ISR_ARLO_Pos: u32 = 9;
pub const I2C_ISR_ARLO_Msk: u32 = 0x1 << I2C_ISR_ARLO_Pos;
pub const I2C_ISR_ARLO: u32 = I2C_ISR_ARLO_Msk;
pub const I2C_ISR_OVR_Pos: u32 = 10;
pub const I2C_ISR_OVR_Msk: u32 = 0x1 << I2C_ISR_OVR_Pos;
pub const I2C_ISR_OVR: u32 = I2C_ISR_OVR_Msk;
pub const I2C_ISR_PECERR_Pos: u32 = 11;
pub const I2C_ISR_PECERR_Msk: u32 = 0x1 << I2C_ISR_PECERR_Pos;
pub const I2C_ISR_PECERR: u32 = I2C_ISR_PECERR_Msk;
pub const I2C_ISR_TIMEOUT_Pos: u32 = 12;
pub const I2C_ISR_TIMEOUT_Msk: u32 = 0x1 << I2C_ISR_TIMEOUT_Pos;
pub const I2C_ISR_TIMEOUT: u32 = I2C_ISR_TIMEOUT_Msk;
pub const I2C_ISR_ALERT_Pos: u32 = 13;
pub const I2C_ISR_ALERT_Msk: u32 = 0x1 << I2C_ISR_ALERT_Pos;
pub const I2C_ISR_ALERT: u32 = I2C_ISR_ALERT_Msk;
pub const I2C_ISR_BUSY_Pos: u32 = 15;
pub const I2C_ISR_BUSY_Msk: u32 = 0x1 << I2C_ISR_BUSY_Pos;
pub const I2C_ISR_BUSY: u32 = I2C_ISR_BUSY_Msk;
pub const I2C_ISR_DIR_Pos: u32 = 16;
pub const I2C_ISR_DIR_Msk: u32 = 0x1 << I2C_ISR_DIR_Pos;
pub const I2C_ISR_DIR: u32 = I2C_ISR_DIR_Msk;
pub const I2C_ISR_ADDCODE_Pos: u32 = 17;
pub const I2C_ISR_ADDCODE_Msk: u32 = 0x7F << I2C_ISR_ADDCODE_Pos;
pub const I2C_ISR_ADDCODE: u32 = I2C_ISR_ADDCODE_Msk;
pub const I2C_ICR_ADDRCF_Pos: u32 = 3;
pub const I2C_ICR_ADDRCF_Msk: u32 = 0x1 << I2C_ICR_ADDRCF_Pos;
pub const I2C_ICR_ADDRCF: u32 = I2C_ICR_ADDRCF_Msk;
pub const I2C_ICR_NACKCF_Pos: u32 = 4;
pub const I2C_ICR_NACKCF_Msk: u32 = 0x1 << I2C_ICR_NACKCF_Pos;
pub const I2C_ICR_NACKCF: u32 = I2C_ICR_NACKCF_Msk;
pub const I2C_ICR_STOPCF_Pos: u32 = 5;
pub const I2C_ICR_STOPCF_Msk: u32 = 0x1 << I2C_ICR_STOPCF_Pos;
pub const I2C_ICR_STOPCF: u32 = I2C_ICR_STOPCF_Msk;
pub const I2C_ICR_BERRCF_Pos: u32 = 8;
pub const I2C_ICR_BERRCF_Msk: u32 = 0x1 << I2C_ICR_BERRCF_Pos;
pub const I2C_ICR_BERRCF: u32 = I2C_ICR_BERRCF_Msk;
pub const I2C_ICR_ARLOCF_Pos: u32 = 9;
pub const I2C_ICR_ARLOCF_Msk: u32 = 0x1 << I2C_ICR_ARLOCF_Pos;
pub const I2C_ICR_ARLOCF: u32 = I2C_ICR_ARLOCF_Msk;
pub const I2C_ICR_OVRCF_Pos: u32 = 10;
pub const I2C_ICR_OVRCF_Msk: u32 = 0x1 << I2C_ICR_OVRCF_Pos;
pub const I2C_ICR_OVRCF: u32 = I2C_ICR_OVRCF_Msk;
pub const I2C_ICR_PECCF_Pos: u32 = 11;
pub const I2C_ICR_PECCF_Msk: u32 = 0x1 << I2C_ICR_PECCF_Pos;
pub const I2C_ICR_PECCF: u32 = I2C_ICR_PECCF_Msk;
pub const I2C_ICR_TIMOUTCF_Pos: u32 = 12;
pub const I2C_ICR_TIMOUTCF_Msk: u32 = 0x1 << I2C_ICR_TIMOUTCF_Pos;
pub const I2C_ICR_TIMOUTCF: u32 = I2C_ICR_TIMOUTCF_Msk;
pub const I2C_ICR_ALERTCF_Pos: u32 = 13;
pub const I2C_ICR_ALERTCF_Msk: u32 = 0x1 << I2C_ICR_ALERTCF_Pos;
pub const I2C_ICR_ALERTCF: u32 = I2C_ICR_ALERTCF_Msk;
pub const I2C_PECR_PEC_Pos: u32 = 0;
pub const I2C_PECR_PEC_Msk: u32 = 0xFF << I2C_PECR_PEC_Pos;
pub const I2C_PECR_PEC: u32 = I2C_PECR_PEC_Msk;
pub const I2C_RXDR_RXDATA_Pos: u32 = 0;
pub const I2C_RXDR_RXDATA_Msk: u32 = 0xFF << I2C_RXDR_RXDATA_Pos;
pub const I2C_RXDR_RXDATA: u32 = I2C_RXDR_RXDATA_Msk;
pub const I2C_TXDR_TXDATA_Pos: u32 = 0;
pub const I2C_TXDR_TXDATA_Msk: u32 = 0xFF << I2C_TXDR_TXDATA_Pos;
pub const I2C_TXDR_TXDATA: u32 = I2C_TXDR_TXDATA_Msk;
pub const IWDG_KR_KEY_Pos: u32 = 0;
pub const IWDG_KR_KEY_Msk: u32 = 0xFFFF << IWDG_KR_KEY_Pos;
pub const IWDG_KR_KEY: u32 = IWDG_KR_KEY_Msk;
pub const IWDG_PR_PR_Pos: u32 = 0;
pub const IWDG_PR_PR_Msk: u32 = 0x7 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR: u32 = IWDG_PR_PR_Msk;
pub const IWDG_PR_PR_0: u32 = 0x1 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_1: u32 = 0x2 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_2: u32 = 0x4 << IWDG_PR_PR_Pos;
pub const IWDG_RLR_RL_Pos: u32 = 0;
pub const IWDG_RLR_RL_Msk: u32 = 0xFFF << IWDG_RLR_RL_Pos;
pub const IWDG_RLR_RL: u32 = IWDG_RLR_RL_Msk;
pub const IWDG_SR_PVU_Pos: u32 = 0;
pub const IWDG_SR_PVU_Msk: u32 = 0x1 << IWDG_SR_PVU_Pos;
pub const IWDG_SR_PVU: u32 = IWDG_SR_PVU_Msk;
pub const IWDG_SR_RVU_Pos: u32 = 1;
pub const IWDG_SR_RVU_Msk: u32 = 0x1 << IWDG_SR_RVU_Pos;
pub const IWDG_SR_RVU: u32 = IWDG_SR_RVU_Msk;
pub const IWDG_SR_WVU_Pos: u32 = 2;
pub const IWDG_SR_WVU_Msk: u32 = 0x1 << IWDG_SR_WVU_Pos;
pub const IWDG_SR_WVU: u32 = IWDG_SR_WVU_Msk;
pub const IWDG_WINR_WIN_Pos: u32 = 0;
pub const IWDG_WINR_WIN_Msk: u32 = 0xFFF << IWDG_WINR_WIN_Pos;
pub const IWDG_WINR_WIN: u32 = IWDG_WINR_WIN_Msk;
pub const PWR_CR_LPDS_Pos: u32 = 0;
pub const PWR_CR_LPDS_Msk: u32 = 0x1 << PWR_CR_LPDS_Pos;
pub const PWR_CR_LPDS: u32 = PWR_CR_LPDS_Msk;
pub const PWR_CR_PDDS_Pos: u32 = 1;
pub const PWR_CR_PDDS_Msk: u32 = 0x1 << PWR_CR_PDDS_Pos;
pub const PWR_CR_PDDS: u32 = PWR_CR_PDDS_Msk;
pub const PWR_CR_CWUF_Pos: u32 = 2;
pub const PWR_CR_CWUF_Msk: u32 = 0x1 << PWR_CR_CWUF_Pos;
pub const PWR_CR_CWUF: u32 = PWR_CR_CWUF_Msk;
pub const PWR_CR_CSBF_Pos: u32 = 3;
pub const PWR_CR_CSBF_Msk: u32 = 0x1 << PWR_CR_CSBF_Pos;
pub const PWR_CR_CSBF: u32 = PWR_CR_CSBF_Msk;
pub const PWR_CR_PVDE_Pos: u32 = 4;
pub const PWR_CR_PVDE_Msk: u32 = 0x1 << PWR_CR_PVDE_Pos;
pub const PWR_CR_PVDE: u32 = PWR_CR_PVDE_Msk;
pub const PWR_CR_PLS_Pos: u32 = 5;
pub const PWR_CR_PLS_Msk: u32 = 0x7 << PWR_CR_PLS_Pos;
pub const PWR_CR_PLS: u32 = PWR_CR_PLS_Msk;
pub const PWR_CR_PLS_0: u32 = 0x1 << PWR_CR_PLS_Pos;
pub const PWR_CR_PLS_1: u32 = 0x2 << PWR_CR_PLS_Pos;
pub const PWR_CR_PLS_2: u32 = 0x4 << PWR_CR_PLS_Pos;
pub const PWR_CR_PLS_LEV0: u32 = 0x00000000;
pub const PWR_CR_PLS_LEV1: u32 = 0x00000020;
pub const PWR_CR_PLS_LEV2: u32 = 0x00000040;
pub const PWR_CR_PLS_LEV3: u32 = 0x00000060;
pub const PWR_CR_PLS_LEV4: u32 = 0x00000080;
pub const PWR_CR_PLS_LEV5: u32 = 0x000000A0;
pub const PWR_CR_PLS_LEV6: u32 = 0x000000C0;
pub const PWR_CR_PLS_LEV7: u32 = 0x000000E0;
pub const PWR_CR_DBP_Pos: u32 = 8;
pub const PWR_CR_DBP_Msk: u32 = 0x1 << PWR_CR_DBP_Pos;
pub const PWR_CR_DBP: u32 = PWR_CR_DBP_Msk;
pub const PWR_CSR_WUF_Pos: u32 = 0;
pub const PWR_CSR_WUF_Msk: u32 = 0x1 << PWR_CSR_WUF_Pos;
pub const PWR_CSR_WUF: u32 = PWR_CSR_WUF_Msk;
pub const PWR_CSR_SBF_Pos: u32 = 1;
pub const PWR_CSR_SBF_Msk: u32 = 0x1 << PWR_CSR_SBF_Pos;
pub const PWR_CSR_SBF: u32 = PWR_CSR_SBF_Msk;
pub const PWR_CSR_PVDO_Pos: u32 = 2;
pub const PWR_CSR_PVDO_Msk: u32 = 0x1 << PWR_CSR_PVDO_Pos;
pub const PWR_CSR_PVDO: u32 = PWR_CSR_PVDO_Msk;
pub const PWR_CSR_EWUP1_Pos: u32 = 8;
pub const PWR_CSR_EWUP1_Msk: u32 = 0x1 << PWR_CSR_EWUP1_Pos;
pub const PWR_CSR_EWUP1: u32 = PWR_CSR_EWUP1_Msk;
pub const PWR_CSR_EWUP2_Pos: u32 = 9;
pub const PWR_CSR_EWUP2_Msk: u32 = 0x1 << PWR_CSR_EWUP2_Pos;
pub const PWR_CSR_EWUP2: u32 = PWR_CSR_EWUP2_Msk;
pub const PWR_CSR_EWUP3_Pos: u32 = 10;
pub const PWR_CSR_EWUP3_Msk: u32 = 0x1 << PWR_CSR_EWUP3_Pos;
pub const PWR_CSR_EWUP3: u32 = PWR_CSR_EWUP3_Msk;
pub const RCC_CR_HSION_Pos: u32 = 0;
pub const RCC_CR_HSION_Msk: u32 = 0x1 << RCC_CR_HSION_Pos;
pub const RCC_CR_HSION: u32 = RCC_CR_HSION_Msk;
pub const RCC_CR_HSIRDY_Pos: u32 = 1;
pub const RCC_CR_HSIRDY_Msk: u32 = 0x1 << RCC_CR_HSIRDY_Pos;
pub const RCC_CR_HSIRDY: u32 = RCC_CR_HSIRDY_Msk;
pub const RCC_CR_HSITRIM_Pos: u32 = 3;
pub const RCC_CR_HSITRIM_Msk: u32 = 0x1F << RCC_CR_HSITRIM_Pos;
pub const RCC_CR_HSITRIM: u32 = RCC_CR_HSITRIM_Msk;
pub const RCC_CR_HSITRIM_0: u32 = 0x01 << RCC_CR_HSITRIM_Pos;
pub const RCC_CR_HSITRIM_1: u32 = 0x02 << RCC_CR_HSITRIM_Pos;
pub const RCC_CR_HSITRIM_2: u32 = 0x04 << RCC_CR_HSITRIM_Pos;
pub const RCC_CR_HSITRIM_3: u32 = 0x08 << RCC_CR_HSITRIM_Pos;
pub const RCC_CR_HSITRIM_4: u32 = 0x10 << RCC_CR_HSITRIM_Pos;
pub const RCC_CR_HSICAL_Pos: u32 = 8;
pub const RCC_CR_HSICAL_Msk: u32 = 0xFF << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL: u32 = RCC_CR_HSICAL_Msk;
pub const RCC_CR_HSICAL_0: u32 = 0x01 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL_1: u32 = 0x02 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL_2: u32 = 0x04 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL_3: u32 = 0x08 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL_4: u32 = 0x10 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL_5: u32 = 0x20 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL_6: u32 = 0x40 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL_7: u32 = 0x80 << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSEON_Pos: u32 = 16;
pub const RCC_CR_HSEON_Msk: u32 = 0x1 << RCC_CR_HSEON_Pos;
pub const RCC_CR_HSEON: u32 = RCC_CR_HSEON_Msk;
pub const RCC_CR_HSERDY_Pos: u32 = 17;
pub const RCC_CR_HSERDY_Msk: u32 = 0x1 << RCC_CR_HSERDY_Pos;
pub const RCC_CR_HSERDY: u32 = RCC_CR_HSERDY_Msk;
pub const RCC_CR_HSEBYP_Pos: u32 = 18;
pub const RCC_CR_HSEBYP_Msk: u32 = 0x1 << RCC_CR_HSEBYP_Pos;
pub const RCC_CR_HSEBYP: u32 = RCC_CR_HSEBYP_Msk;
pub const RCC_CR_CSSON_Pos: u32 = 19;
pub const RCC_CR_CSSON_Msk: u32 = 0x1 << RCC_CR_CSSON_Pos;
pub const RCC_CR_CSSON: u32 = RCC_CR_CSSON_Msk;
pub const RCC_CR_PLLON_Pos: u32 = 24;
pub const RCC_CR_PLLON_Msk: u32 = 0x1 << RCC_CR_PLLON_Pos;
pub const RCC_CR_PLLON: u32 = RCC_CR_PLLON_Msk;
pub const RCC_CR_PLLRDY_Pos: u32 = 25;
pub const RCC_CR_PLLRDY_Msk: u32 = 0x1 << RCC_CR_PLLRDY_Pos;
pub const RCC_CR_PLLRDY: u32 = RCC_CR_PLLRDY_Msk;
pub const RCC_CFGR_SW_Pos: u32 = 0;
pub const RCC_CFGR_SW_Msk: u32 = 0x3 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW: u32 = RCC_CFGR_SW_Msk;
pub const RCC_CFGR_SW_0: u32 = 0x1 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW_1: u32 = 0x2 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW_HSI: u32 = 0x00000000;
pub const RCC_CFGR_SW_HSE: u32 = 0x00000001;
pub const RCC_CFGR_SW_PLL: u32 = 0x00000002;
pub const RCC_CFGR_SWS_Pos: u32 = 2;
pub const RCC_CFGR_SWS_Msk: u32 = 0x3 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS: u32 = RCC_CFGR_SWS_Msk;
pub const RCC_CFGR_SWS_0: u32 = 0x1 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS_1: u32 = 0x2 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS_HSI: u32 = 0x00000000;
pub const RCC_CFGR_SWS_HSE: u32 = 0x00000004;
pub const RCC_CFGR_SWS_PLL: u32 = 0x00000008;
pub const RCC_CFGR_HPRE_Pos: u32 = 4;
pub const RCC_CFGR_HPRE_Msk: u32 = 0xF << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE: u32 = RCC_CFGR_HPRE_Msk;
pub const RCC_CFGR_HPRE_0: u32 = 0x1 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_1: u32 = 0x2 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_2: u32 = 0x4 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_3: u32 = 0x8 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_DIV1: u32 = 0x00000000;
pub const RCC_CFGR_HPRE_DIV2: u32 = 0x00000080;
pub const RCC_CFGR_HPRE_DIV4: u32 = 0x00000090;
pub const RCC_CFGR_HPRE_DIV8: u32 = 0x000000A0;
pub const RCC_CFGR_HPRE_DIV16: u32 = 0x000000B0;
pub const RCC_CFGR_HPRE_DIV64: u32 = 0x000000C0;
pub const RCC_CFGR_HPRE_DIV128: u32 = 0x000000D0;
pub const RCC_CFGR_HPRE_DIV256: u32 = 0x000000E0;
pub const RCC_CFGR_HPRE_DIV512: u32 = 0x000000F0;
pub const RCC_CFGR_PPRE1_Pos: u32 = 8;
pub const RCC_CFGR_PPRE1_Msk: u32 = 0x7 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1: u32 = RCC_CFGR_PPRE1_Msk;
pub const RCC_CFGR_PPRE1_0: u32 = 0x1 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1_1: u32 = 0x2 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1_2: u32 = 0x4 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1_DIV1: u32 = 0x00000000;
pub const RCC_CFGR_PPRE1_DIV2: u32 = 0x00000400;
pub const RCC_CFGR_PPRE1_DIV4: u32 = 0x00000500;
pub const RCC_CFGR_PPRE1_DIV8: u32 = 0x00000600;
pub const RCC_CFGR_PPRE1_DIV16: u32 = 0x00000700;
pub const RCC_CFGR_PPRE2_Pos: u32 = 11;
pub const RCC_CFGR_PPRE2_Msk: u32 = 0x7 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2: u32 = RCC_CFGR_PPRE2_Msk;
pub const RCC_CFGR_PPRE2_0: u32 = 0x1 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2_1: u32 = 0x2 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2_2: u32 = 0x4 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2_DIV1: u32 = 0x00000000;
pub const RCC_CFGR_PPRE2_DIV2: u32 = 0x00002000;
pub const RCC_CFGR_PPRE2_DIV4: u32 = 0x00002800;
pub const RCC_CFGR_PPRE2_DIV8: u32 = 0x00003000;
pub const RCC_CFGR_PPRE2_DIV16: u32 = 0x00003800;
pub const RCC_CFGR_PLLSRC_Pos: u32 = 16;
pub const RCC_CFGR_PLLSRC_Msk: u32 = 0x1 << RCC_CFGR_PLLSRC_Pos;
pub const RCC_CFGR_PLLSRC: u32 = RCC_CFGR_PLLSRC_Msk;
pub const RCC_CFGR_PLLSRC_HSI_DIV2: u32 = 0x00000000;
pub const RCC_CFGR_PLLSRC_HSE_PREDIV: u32 = 0x00010000;
pub const RCC_CFGR_PLLXTPRE_Pos: u32 = 17;
pub const RCC_CFGR_PLLXTPRE_Msk: u32 = 0x1 << RCC_CFGR_PLLXTPRE_Pos;
pub const RCC_CFGR_PLLXTPRE: u32 = RCC_CFGR_PLLXTPRE_Msk;
pub const RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1: u32 = 0x00000000;
pub const RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2: u32 = 0x00020000;
pub const RCC_CFGR_PLLMUL_Pos: u32 = 18;
pub const RCC_CFGR_PLLMUL_Msk: u32 = 0xF << RCC_CFGR_PLLMUL_Pos;
pub const RCC_CFGR_PLLMUL: u32 = RCC_CFGR_PLLMUL_Msk;
pub const RCC_CFGR_PLLMUL_0: u32 = 0x1 << RCC_CFGR_PLLMUL_Pos;
pub const RCC_CFGR_PLLMUL_1: u32 = 0x2 << RCC_CFGR_PLLMUL_Pos;
pub const RCC_CFGR_PLLMUL_2: u32 = 0x4 << RCC_CFGR_PLLMUL_Pos;
pub const RCC_CFGR_PLLMUL_3: u32 = 0x8 << RCC_CFGR_PLLMUL_Pos;
pub const RCC_CFGR_PLLMUL2: u32 = 0x00000000;
pub const RCC_CFGR_PLLMUL3: u32 = 0x00040000;
pub const RCC_CFGR_PLLMUL4: u32 = 0x00080000;
pub const RCC_CFGR_PLLMUL5: u32 = 0x000C0000;
pub const RCC_CFGR_PLLMUL6: u32 = 0x00100000;
pub const RCC_CFGR_PLLMUL7: u32 = 0x00140000;
pub const RCC_CFGR_PLLMUL8: u32 = 0x00180000;
pub const RCC_CFGR_PLLMUL9: u32 = 0x001C0000;
pub const RCC_CFGR_PLLMUL10: u32 = 0x00200000;
pub const RCC_CFGR_PLLMUL11: u32 = 0x00240000;
pub const RCC_CFGR_PLLMUL12: u32 = 0x00280000;
pub const RCC_CFGR_PLLMUL13: u32 = 0x002C0000;
pub const RCC_CFGR_PLLMUL14: u32 = 0x00300000;
pub const RCC_CFGR_PLLMUL15: u32 = 0x00340000;
pub const RCC_CFGR_PLLMUL16: u32 = 0x00380000;
pub const RCC_CFGR_MCO_Pos: u32 = 24;
pub const RCC_CFGR_MCO_Msk: u32 = 0x7 << RCC_CFGR_MCO_Pos;
pub const RCC_CFGR_MCO: u32 = RCC_CFGR_MCO_Msk;
pub const RCC_CFGR_MCO_0: u32 = 0x1 << RCC_CFGR_MCO_Pos;
pub const RCC_CFGR_MCO_1: u32 = 0x2 << RCC_CFGR_MCO_Pos;
pub const RCC_CFGR_MCO_2: u32 = 0x4 << RCC_CFGR_MCO_Pos;
pub const RCC_CFGR_MCO_NOCLOCK: u32 = 0x00000000;
pub const RCC_CFGR_MCO_LSI: u32 = 0x02000000;
pub const RCC_CFGR_MCO_LSE: u32 = 0x03000000;
pub const RCC_CFGR_MCO_SYSCLK: u32 = 0x04000000;
pub const RCC_CFGR_MCO_HSI: u32 = 0x05000000;
pub const RCC_CFGR_MCO_HSE: u32 = 0x06000000;
pub const RCC_CFGR_MCO_PLL: u32 = 0x07000000;
pub const RCC_CFGR_MCOPRE_Pos: u32 = 28;
pub const RCC_CFGR_MCOPRE_Msk: u32 = 0x7 << RCC_CFGR_MCOPRE_Pos;
pub const RCC_CFGR_MCOPRE: u32 = RCC_CFGR_MCOPRE_Msk;
pub const RCC_CFGR_MCOPRE_0: u32 = 0x1 << RCC_CFGR_MCOPRE_Pos;
pub const RCC_CFGR_MCOPRE_1: u32 = 0x2 << RCC_CFGR_MCOPRE_Pos;
pub const RCC_CFGR_MCOPRE_2: u32 = 0x4 << RCC_CFGR_MCOPRE_Pos;
pub const RCC_CFGR_MCOPRE_DIV1: u32 = 0x00000000;
pub const RCC_CFGR_MCOPRE_DIV2: u32 = 0x10000000;
pub const RCC_CFGR_MCOPRE_DIV4: u32 = 0x20000000;
pub const RCC_CFGR_MCOPRE_DIV8: u32 = 0x30000000;
pub const RCC_CFGR_MCOPRE_DIV16: u32 = 0x40000000;
pub const RCC_CFGR_MCOPRE_DIV32: u32 = 0x50000000;
pub const RCC_CFGR_MCOPRE_DIV64: u32 = 0x60000000;
pub const RCC_CFGR_MCOPRE_DIV128: u32 = 0x70000000;
pub const RCC_CFGR_PLLNODIV_Pos: u32 = 31;
pub const RCC_CFGR_PLLNODIV_Msk: u32 = 0x1 << RCC_CFGR_PLLNODIV_Pos;
pub const RCC_CFGR_PLLNODIV: u32 = RCC_CFGR_PLLNODIV_Msk;
pub const RCC_CFGR_MCOSEL: u32 = RCC_CFGR_MCO;
pub const RCC_CFGR_MCOSEL_0: u32 = RCC_CFGR_MCO_0;
pub const RCC_CFGR_MCOSEL_1: u32 = RCC_CFGR_MCO_1;
pub const RCC_CFGR_MCOSEL_2: u32 = RCC_CFGR_MCO_2;
pub const RCC_CFGR_MCOSEL_NOCLOCK: u32 = RCC_CFGR_MCO_NOCLOCK;
pub const RCC_CFGR_MCOSEL_LSI: u32 = RCC_CFGR_MCO_LSI;
pub const RCC_CFGR_MCOSEL_LSE: u32 = RCC_CFGR_MCO_LSE;
pub const RCC_CFGR_MCOSEL_SYSCLK: u32 = RCC_CFGR_MCO_SYSCLK;
pub const RCC_CFGR_MCOSEL_HSI: u32 = RCC_CFGR_MCO_HSI;
pub const RCC_CFGR_MCOSEL_HSE: u32 = RCC_CFGR_MCO_HSE;
pub const RCC_CFGR_MCOSEL_PLL_DIV2: u32 = RCC_CFGR_MCO_PLL;
pub const RCC_CIR_LSIRDYF_Pos: u32 = 0;
pub const RCC_CIR_LSIRDYF_Msk: u32 = 0x1 << RCC_CIR_LSIRDYF_Pos;
pub const RCC_CIR_LSIRDYF: u32 = RCC_CIR_LSIRDYF_Msk;
pub const RCC_CIR_LSERDYF_Pos: u32 = 1;
pub const RCC_CIR_LSERDYF_Msk: u32 = 0x1 << RCC_CIR_LSERDYF_Pos;
pub const RCC_CIR_LSERDYF: u32 = RCC_CIR_LSERDYF_Msk;
pub const RCC_CIR_HSIRDYF_Pos: u32 = 2;
pub const RCC_CIR_HSIRDYF_Msk: u32 = 0x1 << RCC_CIR_HSIRDYF_Pos;
pub const RCC_CIR_HSIRDYF: u32 = RCC_CIR_HSIRDYF_Msk;
pub const RCC_CIR_HSERDYF_Pos: u32 = 3;
pub const RCC_CIR_HSERDYF_Msk: u32 = 0x1 << RCC_CIR_HSERDYF_Pos;
pub const RCC_CIR_HSERDYF: u32 = RCC_CIR_HSERDYF_Msk;
pub const RCC_CIR_PLLRDYF_Pos: u32 = 4;
pub const RCC_CIR_PLLRDYF_Msk: u32 = 0x1 << RCC_CIR_PLLRDYF_Pos;
pub const RCC_CIR_PLLRDYF: u32 = RCC_CIR_PLLRDYF_Msk;
pub const RCC_CIR_CSSF_Pos: u32 = 7;
pub const RCC_CIR_CSSF_Msk: u32 = 0x1 << RCC_CIR_CSSF_Pos;
pub const RCC_CIR_CSSF: u32 = RCC_CIR_CSSF_Msk;
pub const RCC_CIR_LSIRDYIE_Pos: u32 = 8;
pub const RCC_CIR_LSIRDYIE_Msk: u32 = 0x1 << RCC_CIR_LSIRDYIE_Pos;
pub const RCC_CIR_LSIRDYIE: u32 = RCC_CIR_LSIRDYIE_Msk;
pub const RCC_CIR_LSERDYIE_Pos: u32 = 9;
pub const RCC_CIR_LSERDYIE_Msk: u32 = 0x1 << RCC_CIR_LSERDYIE_Pos;
pub const RCC_CIR_LSERDYIE: u32 = RCC_CIR_LSERDYIE_Msk;
pub const RCC_CIR_HSIRDYIE_Pos: u32 = 10;
pub const RCC_CIR_HSIRDYIE_Msk: u32 = 0x1 << RCC_CIR_HSIRDYIE_Pos;
pub const RCC_CIR_HSIRDYIE: u32 = RCC_CIR_HSIRDYIE_Msk;
pub const RCC_CIR_HSERDYIE_Pos: u32 = 11;
pub const RCC_CIR_HSERDYIE_Msk: u32 = 0x1 << RCC_CIR_HSERDYIE_Pos;
pub const RCC_CIR_HSERDYIE: u32 = RCC_CIR_HSERDYIE_Msk;
pub const RCC_CIR_PLLRDYIE_Pos: u32 = 12;
pub const RCC_CIR_PLLRDYIE_Msk: u32 = 0x1 << RCC_CIR_PLLRDYIE_Pos;
pub const RCC_CIR_PLLRDYIE: u32 = RCC_CIR_PLLRDYIE_Msk;
pub const RCC_CIR_LSIRDYC_Pos: u32 = 16;
pub const RCC_CIR_LSIRDYC_Msk: u32 = 0x1 << RCC_CIR_LSIRDYC_Pos;
pub const RCC_CIR_LSIRDYC: u32 = RCC_CIR_LSIRDYC_Msk;
pub const RCC_CIR_LSERDYC_Pos: u32 = 17;
pub const RCC_CIR_LSERDYC_Msk: u32 = 0x1 << RCC_CIR_LSERDYC_Pos;
pub const RCC_CIR_LSERDYC: u32 = RCC_CIR_LSERDYC_Msk;
pub const RCC_CIR_HSIRDYC_Pos: u32 = 18;
pub const RCC_CIR_HSIRDYC_Msk: u32 = 0x1 << RCC_CIR_HSIRDYC_Pos;
pub const RCC_CIR_HSIRDYC: u32 = RCC_CIR_HSIRDYC_Msk;
pub const RCC_CIR_HSERDYC_Pos: u32 = 19;
pub const RCC_CIR_HSERDYC_Msk: u32 = 0x1 << RCC_CIR_HSERDYC_Pos;
pub const RCC_CIR_HSERDYC: u32 = RCC_CIR_HSERDYC_Msk;
pub const RCC_CIR_PLLRDYC_Pos: u32 = 20;
pub const RCC_CIR_PLLRDYC_Msk: u32 = 0x1 << RCC_CIR_PLLRDYC_Pos;
pub const RCC_CIR_PLLRDYC: u32 = RCC_CIR_PLLRDYC_Msk;
pub const RCC_CIR_CSSC_Pos: u32 = 23;
pub const RCC_CIR_CSSC_Msk: u32 = 0x1 << RCC_CIR_CSSC_Pos;
pub const RCC_CIR_CSSC: u32 = RCC_CIR_CSSC_Msk;
pub const RCC_APB2RSTR_SYSCFGRST_Pos: u32 = 0;
pub const RCC_APB2RSTR_SYSCFGRST_Msk: u32 = 0x1 << RCC_APB2RSTR_SYSCFGRST_Pos;
pub const RCC_APB2RSTR_SYSCFGRST: u32 = RCC_APB2RSTR_SYSCFGRST_Msk;
pub const RCC_APB2RSTR_TIM1RST_Pos: u32 = 11;
pub const RCC_APB2RSTR_TIM1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM1RST_Pos;
pub const RCC_APB2RSTR_TIM1RST: u32 = RCC_APB2RSTR_TIM1RST_Msk;
pub const RCC_APB2RSTR_SPI1RST_Pos: u32 = 12;
pub const RCC_APB2RSTR_SPI1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SPI1RST_Pos;
pub const RCC_APB2RSTR_SPI1RST: u32 = RCC_APB2RSTR_SPI1RST_Msk;
pub const RCC_APB2RSTR_USART1RST_Pos: u32 = 14;
pub const RCC_APB2RSTR_USART1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_USART1RST_Pos;
pub const RCC_APB2RSTR_USART1RST: u32 = RCC_APB2RSTR_USART1RST_Msk;
pub const RCC_APB2RSTR_TIM15RST_Pos: u32 = 16;
pub const RCC_APB2RSTR_TIM15RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM15RST_Pos;
pub const RCC_APB2RSTR_TIM15RST: u32 = RCC_APB2RSTR_TIM15RST_Msk;
pub const RCC_APB2RSTR_TIM16RST_Pos: u32 = 17;
pub const RCC_APB2RSTR_TIM16RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM16RST_Pos;
pub const RCC_APB2RSTR_TIM16RST: u32 = RCC_APB2RSTR_TIM16RST_Msk;
pub const RCC_APB2RSTR_TIM17RST_Pos: u32 = 18;
pub const RCC_APB2RSTR_TIM17RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM17RST_Pos;
pub const RCC_APB2RSTR_TIM17RST: u32 = RCC_APB2RSTR_TIM17RST_Msk;
pub const RCC_APB2RSTR_HRTIM1RST_Pos: u32 = 29;
pub const RCC_APB2RSTR_HRTIM1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_HRTIM1RST_Pos;
pub const RCC_APB2RSTR_HRTIM1RST: u32 = RCC_APB2RSTR_HRTIM1RST_Msk;
pub const RCC_APB1RSTR_TIM2RST_Pos: u32 = 0;
pub const RCC_APB1RSTR_TIM2RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM2RST_Pos;
pub const RCC_APB1RSTR_TIM2RST: u32 = RCC_APB1RSTR_TIM2RST_Msk;
pub const RCC_APB1RSTR_TIM3RST_Pos: u32 = 1;
pub const RCC_APB1RSTR_TIM3RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM3RST_Pos;
pub const RCC_APB1RSTR_TIM3RST: u32 = RCC_APB1RSTR_TIM3RST_Msk;
pub const RCC_APB1RSTR_TIM6RST_Pos: u32 = 4;
pub const RCC_APB1RSTR_TIM6RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM6RST_Pos;
pub const RCC_APB1RSTR_TIM6RST: u32 = RCC_APB1RSTR_TIM6RST_Msk;
pub const RCC_APB1RSTR_TIM7RST_Pos: u32 = 5;
pub const RCC_APB1RSTR_TIM7RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM7RST_Pos;
pub const RCC_APB1RSTR_TIM7RST: u32 = RCC_APB1RSTR_TIM7RST_Msk;
pub const RCC_APB1RSTR_WWDGRST_Pos: u32 = 11;
pub const RCC_APB1RSTR_WWDGRST_Msk: u32 = 0x1 << RCC_APB1RSTR_WWDGRST_Pos;
pub const RCC_APB1RSTR_WWDGRST: u32 = RCC_APB1RSTR_WWDGRST_Msk;
pub const RCC_APB1RSTR_USART2RST_Pos: u32 = 17;
pub const RCC_APB1RSTR_USART2RST_Msk: u32 = 0x1 << RCC_APB1RSTR_USART2RST_Pos;
pub const RCC_APB1RSTR_USART2RST: u32 = RCC_APB1RSTR_USART2RST_Msk;
pub const RCC_APB1RSTR_USART3RST_Pos: u32 = 18;
pub const RCC_APB1RSTR_USART3RST_Msk: u32 = 0x1 << RCC_APB1RSTR_USART3RST_Pos;
pub const RCC_APB1RSTR_USART3RST: u32 = RCC_APB1RSTR_USART3RST_Msk;
pub const RCC_APB1RSTR_I2C1RST_Pos: u32 = 21;
pub const RCC_APB1RSTR_I2C1RST_Msk: u32 = 0x1 << RCC_APB1RSTR_I2C1RST_Pos;
pub const RCC_APB1RSTR_I2C1RST: u32 = RCC_APB1RSTR_I2C1RST_Msk;
pub const RCC_APB1RSTR_CANRST_Pos: u32 = 25;
pub const RCC_APB1RSTR_CANRST_Msk: u32 = 0x1 << RCC_APB1RSTR_CANRST_Pos;
pub const RCC_APB1RSTR_CANRST: u32 = RCC_APB1RSTR_CANRST_Msk;
pub const RCC_APB1RSTR_DAC2RST_Pos: u32 = 26;
pub const RCC_APB1RSTR_DAC2RST_Msk: u32 = 0x1 << RCC_APB1RSTR_DAC2RST_Pos;
pub const RCC_APB1RSTR_DAC2RST: u32 = RCC_APB1RSTR_DAC2RST_Msk;
pub const RCC_APB1RSTR_PWRRST_Pos: u32 = 28;
pub const RCC_APB1RSTR_PWRRST_Msk: u32 = 0x1 << RCC_APB1RSTR_PWRRST_Pos;
pub const RCC_APB1RSTR_PWRRST: u32 = RCC_APB1RSTR_PWRRST_Msk;
pub const RCC_APB1RSTR_DAC1RST_Pos: u32 = 29;
pub const RCC_APB1RSTR_DAC1RST_Msk: u32 = 0x1 << RCC_APB1RSTR_DAC1RST_Pos;
pub const RCC_APB1RSTR_DAC1RST: u32 = RCC_APB1RSTR_DAC1RST_Msk;
pub const RCC_AHBENR_DMA1EN_Pos: u32 = 0;
pub const RCC_AHBENR_DMA1EN_Msk: u32 = 0x1 << RCC_AHBENR_DMA1EN_Pos;
pub const RCC_AHBENR_DMA1EN: u32 = RCC_AHBENR_DMA1EN_Msk;
pub const RCC_AHBENR_SRAMEN_Pos: u32 = 2;
pub const RCC_AHBENR_SRAMEN_Msk: u32 = 0x1 << RCC_AHBENR_SRAMEN_Pos;
pub const RCC_AHBENR_SRAMEN: u32 = RCC_AHBENR_SRAMEN_Msk;
pub const RCC_AHBENR_FLITFEN_Pos: u32 = 4;
pub const RCC_AHBENR_FLITFEN_Msk: u32 = 0x1 << RCC_AHBENR_FLITFEN_Pos;
pub const RCC_AHBENR_FLITFEN: u32 = RCC_AHBENR_FLITFEN_Msk;
pub const RCC_AHBENR_CRCEN_Pos: u32 = 6;
pub const RCC_AHBENR_CRCEN_Msk: u32 = 0x1 << RCC_AHBENR_CRCEN_Pos;
pub const RCC_AHBENR_CRCEN: u32 = RCC_AHBENR_CRCEN_Msk;
pub const RCC_AHBENR_GPIOAEN_Pos: u32 = 17;
pub const RCC_AHBENR_GPIOAEN_Msk: u32 = 0x1 << RCC_AHBENR_GPIOAEN_Pos;
pub const RCC_AHBENR_GPIOAEN: u32 = RCC_AHBENR_GPIOAEN_Msk;
pub const RCC_AHBENR_GPIOBEN_Pos: u32 = 18;
pub const RCC_AHBENR_GPIOBEN_Msk: u32 = 0x1 << RCC_AHBENR_GPIOBEN_Pos;
pub const RCC_AHBENR_GPIOBEN: u32 = RCC_AHBENR_GPIOBEN_Msk;
pub const RCC_AHBENR_GPIOCEN_Pos: u32 = 19;
pub const RCC_AHBENR_GPIOCEN_Msk: u32 = 0x1 << RCC_AHBENR_GPIOCEN_Pos;
pub const RCC_AHBENR_GPIOCEN: u32 = RCC_AHBENR_GPIOCEN_Msk;
pub const RCC_AHBENR_GPIODEN_Pos: u32 = 20;
pub const RCC_AHBENR_GPIODEN_Msk: u32 = 0x1 << RCC_AHBENR_GPIODEN_Pos;
pub const RCC_AHBENR_GPIODEN: u32 = RCC_AHBENR_GPIODEN_Msk;
pub const RCC_AHBENR_GPIOFEN_Pos: u32 = 22;
pub const RCC_AHBENR_GPIOFEN_Msk: u32 = 0x1 << RCC_AHBENR_GPIOFEN_Pos;
pub const RCC_AHBENR_GPIOFEN: u32 = RCC_AHBENR_GPIOFEN_Msk;
pub const RCC_AHBENR_TSCEN_Pos: u32 = 24;
pub const RCC_AHBENR_TSCEN_Msk: u32 = 0x1 << RCC_AHBENR_TSCEN_Pos;
pub const RCC_AHBENR_TSCEN: u32 = RCC_AHBENR_TSCEN_Msk;
pub const RCC_AHBENR_ADC12EN_Pos: u32 = 28;
pub const RCC_AHBENR_ADC12EN_Msk: u32 = 0x1 << RCC_AHBENR_ADC12EN_Pos;
pub const RCC_AHBENR_ADC12EN: u32 = RCC_AHBENR_ADC12EN_Msk;
pub const RCC_APB2ENR_SYSCFGEN_Pos: u32 = 0;
pub const RCC_APB2ENR_SYSCFGEN_Msk: u32 = 0x1 << RCC_APB2ENR_SYSCFGEN_Pos;
pub const RCC_APB2ENR_SYSCFGEN: u32 = RCC_APB2ENR_SYSCFGEN_Msk;
pub const RCC_APB2ENR_TIM1EN_Pos: u32 = 11;
pub const RCC_APB2ENR_TIM1EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM1EN_Pos;
pub const RCC_APB2ENR_TIM1EN: u32 = RCC_APB2ENR_TIM1EN_Msk;
pub const RCC_APB2ENR_SPI1EN_Pos: u32 = 12;
pub const RCC_APB2ENR_SPI1EN_Msk: u32 = 0x1 << RCC_APB2ENR_SPI1EN_Pos;
pub const RCC_APB2ENR_SPI1EN: u32 = RCC_APB2ENR_SPI1EN_Msk;
pub const RCC_APB2ENR_USART1EN_Pos: u32 = 14;
pub const RCC_APB2ENR_USART1EN_Msk: u32 = 0x1 << RCC_APB2ENR_USART1EN_Pos;
pub const RCC_APB2ENR_USART1EN: u32 = RCC_APB2ENR_USART1EN_Msk;
pub const RCC_APB2ENR_TIM15EN_Pos: u32 = 16;
pub const RCC_APB2ENR_TIM15EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM15EN_Pos;
pub const RCC_APB2ENR_TIM15EN: u32 = RCC_APB2ENR_TIM15EN_Msk;
pub const RCC_APB2ENR_TIM16EN_Pos: u32 = 17;
pub const RCC_APB2ENR_TIM16EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM16EN_Pos;
pub const RCC_APB2ENR_TIM16EN: u32 = RCC_APB2ENR_TIM16EN_Msk;
pub const RCC_APB2ENR_TIM17EN_Pos: u32 = 18;
pub const RCC_APB2ENR_TIM17EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM17EN_Pos;
pub const RCC_APB2ENR_TIM17EN: u32 = RCC_APB2ENR_TIM17EN_Msk;
pub const RCC_APB2ENR_HRTIM1EN_Pos: u32 = 29;
pub const RCC_APB2ENR_HRTIM1EN_Msk: u32 = 0x1 << RCC_APB2ENR_HRTIM1EN_Pos;
pub const RCC_APB2ENR_HRTIM1EN: u32 = RCC_APB2ENR_HRTIM1EN_Msk;
pub const RCC_APB1ENR_TIM2EN_Pos: u32 = 0;
pub const RCC_APB1ENR_TIM2EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM2EN_Pos;
pub const RCC_APB1ENR_TIM2EN: u32 = RCC_APB1ENR_TIM2EN_Msk;
pub const RCC_APB1ENR_TIM3EN_Pos: u32 = 1;
pub const RCC_APB1ENR_TIM3EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM3EN_Pos;
pub const RCC_APB1ENR_TIM3EN: u32 = RCC_APB1ENR_TIM3EN_Msk;
pub const RCC_APB1ENR_TIM6EN_Pos: u32 = 4;
pub const RCC_APB1ENR_TIM6EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM6EN_Pos;
pub const RCC_APB1ENR_TIM6EN: u32 = RCC_APB1ENR_TIM6EN_Msk;
pub const RCC_APB1ENR_TIM7EN_Pos: u32 = 5;
pub const RCC_APB1ENR_TIM7EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM7EN_Pos;
pub const RCC_APB1ENR_TIM7EN: u32 = RCC_APB1ENR_TIM7EN_Msk;
pub const RCC_APB1ENR_WWDGEN_Pos: u32 = 11;
pub const RCC_APB1ENR_WWDGEN_Msk: u32 = 0x1 << RCC_APB1ENR_WWDGEN_Pos;
pub const RCC_APB1ENR_WWDGEN: u32 = RCC_APB1ENR_WWDGEN_Msk;
pub const RCC_APB1ENR_USART2EN_Pos: u32 = 17;
pub const RCC_APB1ENR_USART2EN_Msk: u32 = 0x1 << RCC_APB1ENR_USART2EN_Pos;
pub const RCC_APB1ENR_USART2EN: u32 = RCC_APB1ENR_USART2EN_Msk;
pub const RCC_APB1ENR_USART3EN_Pos: u32 = 18;
pub const RCC_APB1ENR_USART3EN_Msk: u32 = 0x1 << RCC_APB1ENR_USART3EN_Pos;
pub const RCC_APB1ENR_USART3EN: u32 = RCC_APB1ENR_USART3EN_Msk;
pub const RCC_APB1ENR_I2C1EN_Pos: u32 = 21;
pub const RCC_APB1ENR_I2C1EN_Msk: u32 = 0x1 << RCC_APB1ENR_I2C1EN_Pos;
pub const RCC_APB1ENR_I2C1EN: u32 = RCC_APB1ENR_I2C1EN_Msk;
pub const RCC_APB1ENR_CANEN_Pos: u32 = 25;
pub const RCC_APB1ENR_CANEN_Msk: u32 = 0x1 << RCC_APB1ENR_CANEN_Pos;
pub const RCC_APB1ENR_CANEN: u32 = RCC_APB1ENR_CANEN_Msk;
pub const RCC_APB1ENR_DAC2EN_Pos: u32 = 26;
pub const RCC_APB1ENR_DAC2EN_Msk: u32 = 0x1 << RCC_APB1ENR_DAC2EN_Pos;
pub const RCC_APB1ENR_DAC2EN: u32 = RCC_APB1ENR_DAC2EN_Msk;
pub const RCC_APB1ENR_PWREN_Pos: u32 = 28;
pub const RCC_APB1ENR_PWREN_Msk: u32 = 0x1 << RCC_APB1ENR_PWREN_Pos;
pub const RCC_APB1ENR_PWREN: u32 = RCC_APB1ENR_PWREN_Msk;
pub const RCC_APB1ENR_DAC1EN_Pos: u32 = 29;
pub const RCC_APB1ENR_DAC1EN_Msk: u32 = 0x1 << RCC_APB1ENR_DAC1EN_Pos;
pub const RCC_APB1ENR_DAC1EN: u32 = RCC_APB1ENR_DAC1EN_Msk;
pub const RCC_BDCR_LSE_Pos: u32 = 0;
pub const RCC_BDCR_LSE_Msk: u32 = 0x7 << RCC_BDCR_LSE_Pos;
pub const RCC_BDCR_LSE: u32 = RCC_BDCR_LSE_Msk;
pub const RCC_BDCR_LSEON_Pos: u32 = 0;
pub const RCC_BDCR_LSEON_Msk: u32 = 0x1 << RCC_BDCR_LSEON_Pos;
pub const RCC_BDCR_LSEON: u32 = RCC_BDCR_LSEON_Msk;
pub const RCC_BDCR_LSERDY_Pos: u32 = 1;
pub const RCC_BDCR_LSERDY_Msk: u32 = 0x1 << RCC_BDCR_LSERDY_Pos;
pub const RCC_BDCR_LSERDY: u32 = RCC_BDCR_LSERDY_Msk;
pub const RCC_BDCR_LSEBYP_Pos: u32 = 2;
pub const RCC_BDCR_LSEBYP_Msk: u32 = 0x1 << RCC_BDCR_LSEBYP_Pos;
pub const RCC_BDCR_LSEBYP: u32 = RCC_BDCR_LSEBYP_Msk;
pub const RCC_BDCR_LSEDRV_Pos: u32 = 3;
pub const RCC_BDCR_LSEDRV_Msk: u32 = 0x3 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_LSEDRV: u32 = RCC_BDCR_LSEDRV_Msk;
pub const RCC_BDCR_LSEDRV_0: u32 = 0x1 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_LSEDRV_1: u32 = 0x2 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_RTCSEL_Pos: u32 = 8;
pub const RCC_BDCR_RTCSEL_Msk: u32 = 0x3 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL: u32 = RCC_BDCR_RTCSEL_Msk;
pub const RCC_BDCR_RTCSEL_0: u32 = 0x1 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL_1: u32 = 0x2 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL_NOCLOCK: u32 = 0x00000000;
pub const RCC_BDCR_RTCSEL_LSE: u32 = 0x00000100;
pub const RCC_BDCR_RTCSEL_LSI: u32 = 0x00000200;
pub const RCC_BDCR_RTCSEL_HSE: u32 = 0x00000300;
pub const RCC_BDCR_RTCEN_Pos: u32 = 15;
pub const RCC_BDCR_RTCEN_Msk: u32 = 0x1 << RCC_BDCR_RTCEN_Pos;
pub const RCC_BDCR_RTCEN: u32 = RCC_BDCR_RTCEN_Msk;
pub const RCC_BDCR_BDRST_Pos: u32 = 16;
pub const RCC_BDCR_BDRST_Msk: u32 = 0x1 << RCC_BDCR_BDRST_Pos;
pub const RCC_BDCR_BDRST: u32 = RCC_BDCR_BDRST_Msk;
pub const RCC_CSR_LSION_Pos: u32 = 0;
pub const RCC_CSR_LSION_Msk: u32 = 0x1 << RCC_CSR_LSION_Pos;
pub const RCC_CSR_LSION: u32 = RCC_CSR_LSION_Msk;
pub const RCC_CSR_LSIRDY_Pos: u32 = 1;
pub const RCC_CSR_LSIRDY_Msk: u32 = 0x1 << RCC_CSR_LSIRDY_Pos;
pub const RCC_CSR_LSIRDY: u32 = RCC_CSR_LSIRDY_Msk;
pub const RCC_CSR_V18PWRRSTF_Pos: u32 = 23;
pub const RCC_CSR_V18PWRRSTF_Msk: u32 = 0x1 << RCC_CSR_V18PWRRSTF_Pos;
pub const RCC_CSR_V18PWRRSTF: u32 = RCC_CSR_V18PWRRSTF_Msk;
pub const RCC_CSR_RMVF_Pos: u32 = 24;
pub const RCC_CSR_RMVF_Msk: u32 = 0x1 << RCC_CSR_RMVF_Pos;
pub const RCC_CSR_RMVF: u32 = RCC_CSR_RMVF_Msk;
pub const RCC_CSR_OBLRSTF_Pos: u32 = 25;
pub const RCC_CSR_OBLRSTF_Msk: u32 = 0x1 << RCC_CSR_OBLRSTF_Pos;
pub const RCC_CSR_OBLRSTF: u32 = RCC_CSR_OBLRSTF_Msk;
pub const RCC_CSR_PINRSTF_Pos: u32 = 26;
pub const RCC_CSR_PINRSTF_Msk: u32 = 0x1 << RCC_CSR_PINRSTF_Pos;
pub const RCC_CSR_PINRSTF: u32 = RCC_CSR_PINRSTF_Msk;
pub const RCC_CSR_PORRSTF_Pos: u32 = 27;
pub const RCC_CSR_PORRSTF_Msk: u32 = 0x1 << RCC_CSR_PORRSTF_Pos;
pub const RCC_CSR_PORRSTF: u32 = RCC_CSR_PORRSTF_Msk;
pub const RCC_CSR_SFTRSTF_Pos: u32 = 28;
pub const RCC_CSR_SFTRSTF_Msk: u32 = 0x1 << RCC_CSR_SFTRSTF_Pos;
pub const RCC_CSR_SFTRSTF: u32 = RCC_CSR_SFTRSTF_Msk;
pub const RCC_CSR_IWDGRSTF_Pos: u32 = 29;
pub const RCC_CSR_IWDGRSTF_Msk: u32 = 0x1 << RCC_CSR_IWDGRSTF_Pos;
pub const RCC_CSR_IWDGRSTF: u32 = RCC_CSR_IWDGRSTF_Msk;
pub const RCC_CSR_WWDGRSTF_Pos: u32 = 30;
pub const RCC_CSR_WWDGRSTF_Msk: u32 = 0x1 << RCC_CSR_WWDGRSTF_Pos;
pub const RCC_CSR_WWDGRSTF: u32 = RCC_CSR_WWDGRSTF_Msk;
pub const RCC_CSR_LPWRRSTF_Pos: u32 = 31;
pub const RCC_CSR_LPWRRSTF_Msk: u32 = 0x1 << RCC_CSR_LPWRRSTF_Pos;
pub const RCC_CSR_LPWRRSTF: u32 = RCC_CSR_LPWRRSTF_Msk;
pub const RCC_AHBRSTR_GPIOARST_Pos: u32 = 17;
pub const RCC_AHBRSTR_GPIOARST_Msk: u32 = 0x1 << RCC_AHBRSTR_GPIOARST_Pos;
pub const RCC_AHBRSTR_GPIOARST: u32 = RCC_AHBRSTR_GPIOARST_Msk;
pub const RCC_AHBRSTR_GPIOBRST_Pos: u32 = 18;
pub const RCC_AHBRSTR_GPIOBRST_Msk: u32 = 0x1 << RCC_AHBRSTR_GPIOBRST_Pos;
pub const RCC_AHBRSTR_GPIOBRST: u32 = RCC_AHBRSTR_GPIOBRST_Msk;
pub const RCC_AHBRSTR_GPIOCRST_Pos: u32 = 19;
pub const RCC_AHBRSTR_GPIOCRST_Msk: u32 = 0x1 << RCC_AHBRSTR_GPIOCRST_Pos;
pub const RCC_AHBRSTR_GPIOCRST: u32 = RCC_AHBRSTR_GPIOCRST_Msk;
pub const RCC_AHBRSTR_GPIODRST_Pos: u32 = 20;
pub const RCC_AHBRSTR_GPIODRST_Msk: u32 = 0x1 << RCC_AHBRSTR_GPIODRST_Pos;
pub const RCC_AHBRSTR_GPIODRST: u32 = RCC_AHBRSTR_GPIODRST_Msk;
pub const RCC_AHBRSTR_GPIOFRST_Pos: u32 = 22;
pub const RCC_AHBRSTR_GPIOFRST_Msk: u32 = 0x1 << RCC_AHBRSTR_GPIOFRST_Pos;
pub const RCC_AHBRSTR_GPIOFRST: u32 = RCC_AHBRSTR_GPIOFRST_Msk;
pub const RCC_AHBRSTR_TSCRST_Pos: u32 = 24;
pub const RCC_AHBRSTR_TSCRST_Msk: u32 = 0x1 << RCC_AHBRSTR_TSCRST_Pos;
pub const RCC_AHBRSTR_TSCRST: u32 = RCC_AHBRSTR_TSCRST_Msk;
pub const RCC_AHBRSTR_ADC12RST_Pos: u32 = 28;
pub const RCC_AHBRSTR_ADC12RST_Msk: u32 = 0x1 << RCC_AHBRSTR_ADC12RST_Pos;
pub const RCC_AHBRSTR_ADC12RST: u32 = RCC_AHBRSTR_ADC12RST_Msk;
pub const RCC_CFGR2_PREDIV_Pos: u32 = 0;
pub const RCC_CFGR2_PREDIV_Msk: u32 = 0xF << RCC_CFGR2_PREDIV_Pos;
pub const RCC_CFGR2_PREDIV: u32 = RCC_CFGR2_PREDIV_Msk;
pub const RCC_CFGR2_PREDIV_0: u32 = 0x1 << RCC_CFGR2_PREDIV_Pos;
pub const RCC_CFGR2_PREDIV_1: u32 = 0x2 << RCC_CFGR2_PREDIV_Pos;
pub const RCC_CFGR2_PREDIV_2: u32 = 0x4 << RCC_CFGR2_PREDIV_Pos;
pub const RCC_CFGR2_PREDIV_3: u32 = 0x8 << RCC_CFGR2_PREDIV_Pos;
pub const RCC_CFGR2_PREDIV_DIV1: u32 = 0x00000000;
pub const RCC_CFGR2_PREDIV_DIV2: u32 = 0x00000001;
pub const RCC_CFGR2_PREDIV_DIV3: u32 = 0x00000002;
pub const RCC_CFGR2_PREDIV_DIV4: u32 = 0x00000003;
pub const RCC_CFGR2_PREDIV_DIV5: u32 = 0x00000004;
pub const RCC_CFGR2_PREDIV_DIV6: u32 = 0x00000005;
pub const RCC_CFGR2_PREDIV_DIV7: u32 = 0x00000006;
pub const RCC_CFGR2_PREDIV_DIV8: u32 = 0x00000007;
pub const RCC_CFGR2_PREDIV_DIV9: u32 = 0x00000008;
pub const RCC_CFGR2_PREDIV_DIV10: u32 = 0x00000009;
pub const RCC_CFGR2_PREDIV_DIV11: u32 = 0x0000000A;
pub const RCC_CFGR2_PREDIV_DIV12: u32 = 0x0000000B;
pub const RCC_CFGR2_PREDIV_DIV13: u32 = 0x0000000C;
pub const RCC_CFGR2_PREDIV_DIV14: u32 = 0x0000000D;
pub const RCC_CFGR2_PREDIV_DIV15: u32 = 0x0000000E;
pub const RCC_CFGR2_PREDIV_DIV16: u32 = 0x0000000F;
pub const RCC_CFGR2_ADCPRE12_Pos: u32 = 4;
pub const RCC_CFGR2_ADCPRE12_Msk: u32 = 0x1F << RCC_CFGR2_ADCPRE12_Pos;
pub const RCC_CFGR2_ADCPRE12: u32 = RCC_CFGR2_ADCPRE12_Msk;
pub const RCC_CFGR2_ADCPRE12_0: u32 = 0x01 << RCC_CFGR2_ADCPRE12_Pos;
pub const RCC_CFGR2_ADCPRE12_1: u32 = 0x02 << RCC_CFGR2_ADCPRE12_Pos;
pub const RCC_CFGR2_ADCPRE12_2: u32 = 0x04 << RCC_CFGR2_ADCPRE12_Pos;
pub const RCC_CFGR2_ADCPRE12_3: u32 = 0x08 << RCC_CFGR2_ADCPRE12_Pos;
pub const RCC_CFGR2_ADCPRE12_4: u32 = 0x10 << RCC_CFGR2_ADCPRE12_Pos;
pub const RCC_CFGR2_ADCPRE12_NO: u32 = 0x00000000;
pub const RCC_CFGR2_ADCPRE12_DIV1: u32 = 0x00000100;
pub const RCC_CFGR2_ADCPRE12_DIV2: u32 = 0x00000110;
pub const RCC_CFGR2_ADCPRE12_DIV4: u32 = 0x00000120;
pub const RCC_CFGR2_ADCPRE12_DIV6: u32 = 0x00000130;
pub const RCC_CFGR2_ADCPRE12_DIV8: u32 = 0x00000140;
pub const RCC_CFGR2_ADCPRE12_DIV10: u32 = 0x00000150;
pub const RCC_CFGR2_ADCPRE12_DIV12: u32 = 0x00000160;
pub const RCC_CFGR2_ADCPRE12_DIV16: u32 = 0x00000170;
pub const RCC_CFGR2_ADCPRE12_DIV32: u32 = 0x00000180;
pub const RCC_CFGR2_ADCPRE12_DIV64: u32 = 0x00000190;
pub const RCC_CFGR2_ADCPRE12_DIV128: u32 = 0x000001A0;
pub const RCC_CFGR2_ADCPRE12_DIV256: u32 = 0x000001B0;
pub const RCC_CFGR3_USART1SW_Pos: u32 = 0;
pub const RCC_CFGR3_USART1SW_Msk: u32 = 0x3 << RCC_CFGR3_USART1SW_Pos;
pub const RCC_CFGR3_USART1SW: u32 = RCC_CFGR3_USART1SW_Msk;
pub const RCC_CFGR3_USART1SW_0: u32 = 0x1 << RCC_CFGR3_USART1SW_Pos;
pub const RCC_CFGR3_USART1SW_1: u32 = 0x2 << RCC_CFGR3_USART1SW_Pos;
pub const RCC_CFGR3_USART1SW_PCLK1: u32 = 0x00000000;
pub const RCC_CFGR3_USART1SW_SYSCLK: u32 = 0x00000001;
pub const RCC_CFGR3_USART1SW_LSE: u32 = 0x00000002;
pub const RCC_CFGR3_USART1SW_HSI: u32 = 0x00000003;
pub const RCC_CFGR3_USART1SW_PCLK: u32 = RCC_CFGR3_USART1SW_PCLK1;
pub const RCC_CFGR3_I2CSW_Pos: u32 = 4;
pub const RCC_CFGR3_I2CSW_Msk: u32 = 0x1 << RCC_CFGR3_I2CSW_Pos;
pub const RCC_CFGR3_I2CSW: u32 = RCC_CFGR3_I2CSW_Msk;
pub const RCC_CFGR3_I2C1SW_Pos: u32 = 4;
pub const RCC_CFGR3_I2C1SW_Msk: u32 = 0x1 << RCC_CFGR3_I2C1SW_Pos;
pub const RCC_CFGR3_I2C1SW: u32 = RCC_CFGR3_I2C1SW_Msk;
pub const RCC_CFGR3_I2C1SW_HSI: u32 = 0x00000000;
pub const RCC_CFGR3_I2C1SW_SYSCLK_Pos: u32 = 4;
pub const RCC_CFGR3_I2C1SW_SYSCLK_Msk: u32 = 0x1 << RCC_CFGR3_I2C1SW_SYSCLK_Pos;
pub const RCC_CFGR3_I2C1SW_SYSCLK: u32 = RCC_CFGR3_I2C1SW_SYSCLK_Msk;
pub const RCC_CFGR3_TIMSW_Pos: u32 = 8;
pub const RCC_CFGR3_TIMSW_Msk: u32 = 0x1 << RCC_CFGR3_TIMSW_Pos;
pub const RCC_CFGR3_TIMSW: u32 = RCC_CFGR3_TIMSW_Msk;
pub const RCC_CFGR3_TIM1SW_Pos: u32 = 8;
pub const RCC_CFGR3_TIM1SW_Msk: u32 = 0x1 << RCC_CFGR3_TIM1SW_Pos;
pub const RCC_CFGR3_TIM1SW: u32 = RCC_CFGR3_TIM1SW_Msk;
pub const RCC_CFGR3_TIM1SW_PCLK2: u32 = 0x00000000;
pub const RCC_CFGR3_TIM1SW_PLL_Pos: u32 = 8;
pub const RCC_CFGR3_TIM1SW_PLL_Msk: u32 = 0x1 << RCC_CFGR3_TIM1SW_PLL_Pos;
pub const RCC_CFGR3_TIM1SW_PLL: u32 = RCC_CFGR3_TIM1SW_PLL_Msk;
pub const RCC_CFGR3_HRTIMSW_Pos: u32 = 12;
pub const RCC_CFGR3_HRTIMSW_Msk: u32 = 0x1 << RCC_CFGR3_HRTIMSW_Pos;
pub const RCC_CFGR3_HRTIMSW: u32 = RCC_CFGR3_HRTIMSW_Msk;
pub const RCC_CFGR3_HRTIM1SW_Pos: u32 = 12;
pub const RCC_CFGR3_HRTIM1SW_Msk: u32 = 0x1 << RCC_CFGR3_HRTIM1SW_Pos;
pub const RCC_CFGR3_HRTIM1SW: u32 = RCC_CFGR3_HRTIM1SW_Msk;
pub const RCC_CFGR3_HRTIM1SW_PCLK2: u32 = 0x00000000;
pub const RCC_CFGR3_HRTIM1SW_PLL_Pos: u32 = 12;
pub const RCC_CFGR3_HRTIM1SW_PLL_Msk: u32 = 0x1 << RCC_CFGR3_HRTIM1SW_PLL_Pos;
pub const RCC_CFGR3_HRTIM1SW_PLL: u32 = RCC_CFGR3_HRTIM1SW_PLL_Msk;
pub const RCC_CFGR3_TIM1SW_HCLK: u32 = RCC_CFGR3_TIM1SW_PCLK2;
pub const RCC_CFGR3_HRTIM1SW_HCLK: u32 = RCC_CFGR3_HRTIM1SW_PCLK2;
pub const RTC_TR_PM_Pos: u32 = 22;
pub const RTC_TR_PM_Msk: u32 = 0x1 << RTC_TR_PM_Pos;
pub const RTC_TR_PM: u32 = RTC_TR_PM_Msk;
pub const RTC_TR_HT_Pos: u32 = 20;
pub const RTC_TR_HT_Msk: u32 = 0x3 << RTC_TR_HT_Pos;
pub const RTC_TR_HT: u32 = RTC_TR_HT_Msk;
pub const RTC_TR_HT_0: u32 = 0x1 << RTC_TR_HT_Pos;
pub const RTC_TR_HT_1: u32 = 0x2 << RTC_TR_HT_Pos;
pub const RTC_TR_HU_Pos: u32 = 16;
pub const RTC_TR_HU_Msk: u32 = 0xF << RTC_TR_HU_Pos;
pub const RTC_TR_HU: u32 = RTC_TR_HU_Msk;
pub const RTC_TR_HU_0: u32 = 0x1 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_1: u32 = 0x2 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_2: u32 = 0x4 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_3: u32 = 0x8 << RTC_TR_HU_Pos;
pub const RTC_TR_MNT_Pos: u32 = 12;
pub const RTC_TR_MNT_Msk: u32 = 0x7 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT: u32 = RTC_TR_MNT_Msk;
pub const RTC_TR_MNT_0: u32 = 0x1 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT_1: u32 = 0x2 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT_2: u32 = 0x4 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNU_Pos: u32 = 8;
pub const RTC_TR_MNU_Msk: u32 = 0xF << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU: u32 = RTC_TR_MNU_Msk;
pub const RTC_TR_MNU_0: u32 = 0x1 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_1: u32 = 0x2 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_2: u32 = 0x4 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_3: u32 = 0x8 << RTC_TR_MNU_Pos;
pub const RTC_TR_ST_Pos: u32 = 4;
pub const RTC_TR_ST_Msk: u32 = 0x7 << RTC_TR_ST_Pos;
pub const RTC_TR_ST: u32 = RTC_TR_ST_Msk;
pub const RTC_TR_ST_0: u32 = 0x1 << RTC_TR_ST_Pos;
pub const RTC_TR_ST_1: u32 = 0x2 << RTC_TR_ST_Pos;
pub const RTC_TR_ST_2: u32 = 0x4 << RTC_TR_ST_Pos;
pub const RTC_TR_SU_Pos: u32 = 0;
pub const RTC_TR_SU_Msk: u32 = 0xF << RTC_TR_SU_Pos;
pub const RTC_TR_SU: u32 = RTC_TR_SU_Msk;
pub const RTC_TR_SU_0: u32 = 0x1 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_1: u32 = 0x2 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_2: u32 = 0x4 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_3: u32 = 0x8 << RTC_TR_SU_Pos;
pub const RTC_DR_YT_Pos: u32 = 20;
pub const RTC_DR_YT_Msk: u32 = 0xF << RTC_DR_YT_Pos;
pub const RTC_DR_YT: u32 = RTC_DR_YT_Msk;
pub const RTC_DR_YT_0: u32 = 0x1 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_1: u32 = 0x2 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_2: u32 = 0x4 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_3: u32 = 0x8 << RTC_DR_YT_Pos;
pub const RTC_DR_YU_Pos: u32 = 16;
pub const RTC_DR_YU_Msk: u32 = 0xF << RTC_DR_YU_Pos;
pub const RTC_DR_YU: u32 = RTC_DR_YU_Msk;
pub const RTC_DR_YU_0: u32 = 0x1 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_1: u32 = 0x2 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_2: u32 = 0x4 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_3: u32 = 0x8 << RTC_DR_YU_Pos;
pub const RTC_DR_WDU_Pos: u32 = 13;
pub const RTC_DR_WDU_Msk: u32 = 0x7 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU: u32 = RTC_DR_WDU_Msk;
pub const RTC_DR_WDU_0: u32 = 0x1 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU_1: u32 = 0x2 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU_2: u32 = 0x4 << RTC_DR_WDU_Pos;
pub const RTC_DR_MT_Pos: u32 = 12;
pub const RTC_DR_MT_Msk: u32 = 0x1 << RTC_DR_MT_Pos;
pub const RTC_DR_MT: u32 = RTC_DR_MT_Msk;
pub const RTC_DR_MU_Pos: u32 = 8;
pub const RTC_DR_MU_Msk: u32 = 0xF << RTC_DR_MU_Pos;
pub const RTC_DR_MU: u32 = RTC_DR_MU_Msk;
pub const RTC_DR_MU_0: u32 = 0x1 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_1: u32 = 0x2 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_2: u32 = 0x4 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_3: u32 = 0x8 << RTC_DR_MU_Pos;
pub const RTC_DR_DT_Pos: u32 = 4;
pub const RTC_DR_DT_Msk: u32 = 0x3 << RTC_DR_DT_Pos;
pub const RTC_DR_DT: u32 = RTC_DR_DT_Msk;
pub const RTC_DR_DT_0: u32 = 0x1 << RTC_DR_DT_Pos;
pub const RTC_DR_DT_1: u32 = 0x2 << RTC_DR_DT_Pos;
pub const RTC_DR_DU_Pos: u32 = 0;
pub const RTC_DR_DU_Msk: u32 = 0xF << RTC_DR_DU_Pos;
pub const RTC_DR_DU: u32 = RTC_DR_DU_Msk;
pub const RTC_DR_DU_0: u32 = 0x1 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_1: u32 = 0x2 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_2: u32 = 0x4 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_3: u32 = 0x8 << RTC_DR_DU_Pos;
pub const RTC_CR_COE_Pos: u32 = 23;
pub const RTC_CR_COE_Msk: u32 = 0x1 << RTC_CR_COE_Pos;
pub const RTC_CR_COE: u32 = RTC_CR_COE_Msk;
pub const RTC_CR_OSEL_Pos: u32 = 21;
pub const RTC_CR_OSEL_Msk: u32 = 0x3 << RTC_CR_OSEL_Pos;
pub const RTC_CR_OSEL: u32 = RTC_CR_OSEL_Msk;
pub const RTC_CR_OSEL_0: u32 = 0x1 << RTC_CR_OSEL_Pos;
pub const RTC_CR_OSEL_1: u32 = 0x2 << RTC_CR_OSEL_Pos;
pub const RTC_CR_POL_Pos: u32 = 20;
pub const RTC_CR_POL_Msk: u32 = 0x1 << RTC_CR_POL_Pos;
pub const RTC_CR_POL: u32 = RTC_CR_POL_Msk;
pub const RTC_CR_COSEL_Pos: u32 = 19;
pub const RTC_CR_COSEL_Msk: u32 = 0x1 << RTC_CR_COSEL_Pos;
pub const RTC_CR_COSEL: u32 = RTC_CR_COSEL_Msk;
pub const RTC_CR_BKP_Pos: u32 = 18;
pub const RTC_CR_BKP_Msk: u32 = 0x1 << RTC_CR_BKP_Pos;
pub const RTC_CR_BKP: u32 = RTC_CR_BKP_Msk;
pub const RTC_CR_SUB1H_Pos: u32 = 17;
pub const RTC_CR_SUB1H_Msk: u32 = 0x1 << RTC_CR_SUB1H_Pos;
pub const RTC_CR_SUB1H: u32 = RTC_CR_SUB1H_Msk;
pub const RTC_CR_ADD1H_Pos: u32 = 16;
pub const RTC_CR_ADD1H_Msk: u32 = 0x1 << RTC_CR_ADD1H_Pos;
pub const RTC_CR_ADD1H: u32 = RTC_CR_ADD1H_Msk;
pub const RTC_CR_TSIE_Pos: u32 = 15;
pub const RTC_CR_TSIE_Msk: u32 = 0x1 << RTC_CR_TSIE_Pos;
pub const RTC_CR_TSIE: u32 = RTC_CR_TSIE_Msk;
pub const RTC_CR_WUTIE_Pos: u32 = 14;
pub const RTC_CR_WUTIE_Msk: u32 = 0x1 << RTC_CR_WUTIE_Pos;
pub const RTC_CR_WUTIE: u32 = RTC_CR_WUTIE_Msk;
pub const RTC_CR_ALRBIE_Pos: u32 = 13;
pub const RTC_CR_ALRBIE_Msk: u32 = 0x1 << RTC_CR_ALRBIE_Pos;
pub const RTC_CR_ALRBIE: u32 = RTC_CR_ALRBIE_Msk;
pub const RTC_CR_ALRAIE_Pos: u32 = 12;
pub const RTC_CR_ALRAIE_Msk: u32 = 0x1 << RTC_CR_ALRAIE_Pos;
pub const RTC_CR_ALRAIE: u32 = RTC_CR_ALRAIE_Msk;
pub const RTC_CR_TSE_Pos: u32 = 11;
pub const RTC_CR_TSE_Msk: u32 = 0x1 << RTC_CR_TSE_Pos;
pub const RTC_CR_TSE: u32 = RTC_CR_TSE_Msk;
pub const RTC_CR_WUTE_Pos: u32 = 10;
pub const RTC_CR_WUTE_Msk: u32 = 0x1 << RTC_CR_WUTE_Pos;
pub const RTC_CR_WUTE: u32 = RTC_CR_WUTE_Msk;
pub const RTC_CR_ALRBE_Pos: u32 = 9;
pub const RTC_CR_ALRBE_Msk: u32 = 0x1 << RTC_CR_ALRBE_Pos;
pub const RTC_CR_ALRBE: u32 = RTC_CR_ALRBE_Msk;
pub const RTC_CR_ALRAE_Pos: u32 = 8;
pub const RTC_CR_ALRAE_Msk: u32 = 0x1 << RTC_CR_ALRAE_Pos;
pub const RTC_CR_ALRAE: u32 = RTC_CR_ALRAE_Msk;
pub const RTC_CR_FMT_Pos: u32 = 6;
pub const RTC_CR_FMT_Msk: u32 = 0x1 << RTC_CR_FMT_Pos;
pub const RTC_CR_FMT: u32 = RTC_CR_FMT_Msk;
pub const RTC_CR_BYPSHAD_Pos: u32 = 5;
pub const RTC_CR_BYPSHAD_Msk: u32 = 0x1 << RTC_CR_BYPSHAD_Pos;
pub const RTC_CR_BYPSHAD: u32 = RTC_CR_BYPSHAD_Msk;
pub const RTC_CR_REFCKON_Pos: u32 = 4;
pub const RTC_CR_REFCKON_Msk: u32 = 0x1 << RTC_CR_REFCKON_Pos;
pub const RTC_CR_REFCKON: u32 = RTC_CR_REFCKON_Msk;
pub const RTC_CR_TSEDGE_Pos: u32 = 3;
pub const RTC_CR_TSEDGE_Msk: u32 = 0x1 << RTC_CR_TSEDGE_Pos;
pub const RTC_CR_TSEDGE: u32 = RTC_CR_TSEDGE_Msk;
pub const RTC_CR_WUCKSEL_Pos: u32 = 0;
pub const RTC_CR_WUCKSEL_Msk: u32 = 0x7 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL: u32 = RTC_CR_WUCKSEL_Msk;
pub const RTC_CR_WUCKSEL_0: u32 = 0x1 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL_1: u32 = 0x2 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL_2: u32 = 0x4 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_BCK_Pos: u32 = RTC_CR_BKP_Pos;
pub const RTC_CR_BCK_Msk: u32 = RTC_CR_BKP_Msk;
pub const RTC_CR_BCK: u32 = RTC_CR_BKP;
pub const RTC_ISR_RECALPF_Pos: u32 = 16;
pub const RTC_ISR_RECALPF_Msk: u32 = 0x1 << RTC_ISR_RECALPF_Pos;
pub const RTC_ISR_RECALPF: u32 = RTC_ISR_RECALPF_Msk;
pub const RTC_ISR_TAMP2F_Pos: u32 = 14;
pub const RTC_ISR_TAMP2F_Msk: u32 = 0x1 << RTC_ISR_TAMP2F_Pos;
pub const RTC_ISR_TAMP2F: u32 = RTC_ISR_TAMP2F_Msk;
pub const RTC_ISR_TAMP1F_Pos: u32 = 13;
pub const RTC_ISR_TAMP1F_Msk: u32 = 0x1 << RTC_ISR_TAMP1F_Pos;
pub const RTC_ISR_TAMP1F: u32 = RTC_ISR_TAMP1F_Msk;
pub const RTC_ISR_TSOVF_Pos: u32 = 12;
pub const RTC_ISR_TSOVF_Msk: u32 = 0x1 << RTC_ISR_TSOVF_Pos;
pub const RTC_ISR_TSOVF: u32 = RTC_ISR_TSOVF_Msk;
pub const RTC_ISR_TSF_Pos: u32 = 11;
pub const RTC_ISR_TSF_Msk: u32 = 0x1 << RTC_ISR_TSF_Pos;
pub const RTC_ISR_TSF: u32 = RTC_ISR_TSF_Msk;
pub const RTC_ISR_WUTF_Pos: u32 = 10;
pub const RTC_ISR_WUTF_Msk: u32 = 0x1 << RTC_ISR_WUTF_Pos;
pub const RTC_ISR_WUTF: u32 = RTC_ISR_WUTF_Msk;
pub const RTC_ISR_ALRBF_Pos: u32 = 9;
pub const RTC_ISR_ALRBF_Msk: u32 = 0x1 << RTC_ISR_ALRBF_Pos;
pub const RTC_ISR_ALRBF: u32 = RTC_ISR_ALRBF_Msk;
pub const RTC_ISR_ALRAF_Pos: u32 = 8;
pub const RTC_ISR_ALRAF_Msk: u32 = 0x1 << RTC_ISR_ALRAF_Pos;
pub const RTC_ISR_ALRAF: u32 = RTC_ISR_ALRAF_Msk;
pub const RTC_ISR_INIT_Pos: u32 = 7;
pub const RTC_ISR_INIT_Msk: u32 = 0x1 << RTC_ISR_INIT_Pos;
pub const RTC_ISR_INIT: u32 = RTC_ISR_INIT_Msk;
pub const RTC_ISR_INITF_Pos: u32 = 6;
pub const RTC_ISR_INITF_Msk: u32 = 0x1 << RTC_ISR_INITF_Pos;
pub const RTC_ISR_INITF: u32 = RTC_ISR_INITF_Msk;
pub const RTC_ISR_RSF_Pos: u32 = 5;
pub const RTC_ISR_RSF_Msk: u32 = 0x1 << RTC_ISR_RSF_Pos;
pub const RTC_ISR_RSF: u32 = RTC_ISR_RSF_Msk;
pub const RTC_ISR_INITS_Pos: u32 = 4;
pub const RTC_ISR_INITS_Msk: u32 = 0x1 << RTC_ISR_INITS_Pos;
pub const RTC_ISR_INITS: u32 = RTC_ISR_INITS_Msk;
pub const RTC_ISR_SHPF_Pos: u32 = 3;
pub const RTC_ISR_SHPF_Msk: u32 = 0x1 << RTC_ISR_SHPF_Pos;
pub const RTC_ISR_SHPF: u32 = RTC_ISR_SHPF_Msk;
pub const RTC_ISR_WUTWF_Pos: u32 = 2;
pub const RTC_ISR_WUTWF_Msk: u32 = 0x1 << RTC_ISR_WUTWF_Pos;
pub const RTC_ISR_WUTWF: u32 = RTC_ISR_WUTWF_Msk;
pub const RTC_ISR_ALRBWF_Pos: u32 = 1;
pub const RTC_ISR_ALRBWF_Msk: u32 = 0x1 << RTC_ISR_ALRBWF_Pos;
pub const RTC_ISR_ALRBWF: u32 = RTC_ISR_ALRBWF_Msk;
pub const RTC_ISR_ALRAWF_Pos: u32 = 0;
pub const RTC_ISR_ALRAWF_Msk: u32 = 0x1 << RTC_ISR_ALRAWF_Pos;
pub const RTC_ISR_ALRAWF: u32 = RTC_ISR_ALRAWF_Msk;
pub const RTC_PRER_PREDIV_A_Pos: u32 = 16;
pub const RTC_PRER_PREDIV_A_Msk: u32 = 0x7F << RTC_PRER_PREDIV_A_Pos;
pub const RTC_PRER_PREDIV_A: u32 = RTC_PRER_PREDIV_A_Msk;
pub const RTC_PRER_PREDIV_S_Pos: u32 = 0;
pub const RTC_PRER_PREDIV_S_Msk: u32 = 0x7FFF << RTC_PRER_PREDIV_S_Pos;
pub const RTC_PRER_PREDIV_S: u32 = RTC_PRER_PREDIV_S_Msk;
pub const RTC_WUTR_WUT_Pos: u32 = 0;
pub const RTC_WUTR_WUT_Msk: u32 = 0xFFFF << RTC_WUTR_WUT_Pos;
pub const RTC_WUTR_WUT: u32 = RTC_WUTR_WUT_Msk;
pub const RTC_ALRMAR_MSK4_Pos: u32 = 31;
pub const RTC_ALRMAR_MSK4_Msk: u32 = 0x1 << RTC_ALRMAR_MSK4_Pos;
pub const RTC_ALRMAR_MSK4: u32 = RTC_ALRMAR_MSK4_Msk;
pub const RTC_ALRMAR_WDSEL_Pos: u32 = 30;
pub const RTC_ALRMAR_WDSEL_Msk: u32 = 0x1 << RTC_ALRMAR_WDSEL_Pos;
pub const RTC_ALRMAR_WDSEL: u32 = RTC_ALRMAR_WDSEL_Msk;
pub const RTC_ALRMAR_DT_Pos: u32 = 28;
pub const RTC_ALRMAR_DT_Msk: u32 = 0x3 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DT: u32 = RTC_ALRMAR_DT_Msk;
pub const RTC_ALRMAR_DT_0: u32 = 0x1 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DT_1: u32 = 0x2 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DU_Pos: u32 = 24;
pub const RTC_ALRMAR_DU_Msk: u32 = 0xF << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU: u32 = RTC_ALRMAR_DU_Msk;
pub const RTC_ALRMAR_DU_0: u32 = 0x1 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_1: u32 = 0x2 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_2: u32 = 0x4 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_3: u32 = 0x8 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_MSK3_Pos: u32 = 23;
pub const RTC_ALRMAR_MSK3_Msk: u32 = 0x1 << RTC_ALRMAR_MSK3_Pos;
pub const RTC_ALRMAR_MSK3: u32 = RTC_ALRMAR_MSK3_Msk;
pub const RTC_ALRMAR_PM_Pos: u32 = 22;
pub const RTC_ALRMAR_PM_Msk: u32 = 0x1 << RTC_ALRMAR_PM_Pos;
pub const RTC_ALRMAR_PM: u32 = RTC_ALRMAR_PM_Msk;
pub const RTC_ALRMAR_HT_Pos: u32 = 20;
pub const RTC_ALRMAR_HT_Msk: u32 = 0x3 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HT: u32 = RTC_ALRMAR_HT_Msk;
pub const RTC_ALRMAR_HT_0: u32 = 0x1 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HT_1: u32 = 0x2 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HU_Pos: u32 = 16;
pub const RTC_ALRMAR_HU_Msk: u32 = 0xF << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU: u32 = RTC_ALRMAR_HU_Msk;
pub const RTC_ALRMAR_HU_0: u32 = 0x1 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_1: u32 = 0x2 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_2: u32 = 0x4 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_3: u32 = 0x8 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_MSK2_Pos: u32 = 15;
pub const RTC_ALRMAR_MSK2_Msk: u32 = 0x1 << RTC_ALRMAR_MSK2_Pos;
pub const RTC_ALRMAR_MSK2: u32 = RTC_ALRMAR_MSK2_Msk;
pub const RTC_ALRMAR_MNT_Pos: u32 = 12;
pub const RTC_ALRMAR_MNT_Msk: u32 = 0x7 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT: u32 = RTC_ALRMAR_MNT_Msk;
pub const RTC_ALRMAR_MNT_0: u32 = 0x1 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT_1: u32 = 0x2 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT_2: u32 = 0x4 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNU_Pos: u32 = 8;
pub const RTC_ALRMAR_MNU_Msk: u32 = 0xF << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU: u32 = RTC_ALRMAR_MNU_Msk;
pub const RTC_ALRMAR_MNU_0: u32 = 0x1 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_1: u32 = 0x2 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_2: u32 = 0x4 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_3: u32 = 0x8 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MSK1_Pos: u32 = 7;
pub const RTC_ALRMAR_MSK1_Msk: u32 = 0x1 << RTC_ALRMAR_MSK1_Pos;
pub const RTC_ALRMAR_MSK1: u32 = RTC_ALRMAR_MSK1_Msk;
pub const RTC_ALRMAR_ST_Pos: u32 = 4;
pub const RTC_ALRMAR_ST_Msk: u32 = 0x7 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST: u32 = RTC_ALRMAR_ST_Msk;
pub const RTC_ALRMAR_ST_0: u32 = 0x1 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST_1: u32 = 0x2 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST_2: u32 = 0x4 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_SU_Pos: u32 = 0;
pub const RTC_ALRMAR_SU_Msk: u32 = 0xF << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU: u32 = RTC_ALRMAR_SU_Msk;
pub const RTC_ALRMAR_SU_0: u32 = 0x1 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_1: u32 = 0x2 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_2: u32 = 0x4 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_3: u32 = 0x8 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMBR_MSK4_Pos: u32 = 31;
pub const RTC_ALRMBR_MSK4_Msk: u32 = 0x1 << RTC_ALRMBR_MSK4_Pos;
pub const RTC_ALRMBR_MSK4: u32 = RTC_ALRMBR_MSK4_Msk;
pub const RTC_ALRMBR_WDSEL_Pos: u32 = 30;
pub const RTC_ALRMBR_WDSEL_Msk: u32 = 0x1 << RTC_ALRMBR_WDSEL_Pos;
pub const RTC_ALRMBR_WDSEL: u32 = RTC_ALRMBR_WDSEL_Msk;
pub const RTC_ALRMBR_DT_Pos: u32 = 28;
pub const RTC_ALRMBR_DT_Msk: u32 = 0x3 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DT: u32 = RTC_ALRMBR_DT_Msk;
pub const RTC_ALRMBR_DT_0: u32 = 0x1 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DT_1: u32 = 0x2 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DU_Pos: u32 = 24;
pub const RTC_ALRMBR_DU_Msk: u32 = 0xF << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU: u32 = RTC_ALRMBR_DU_Msk;
pub const RTC_ALRMBR_DU_0: u32 = 0x1 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_1: u32 = 0x2 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_2: u32 = 0x4 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_3: u32 = 0x8 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_MSK3_Pos: u32 = 23;
pub const RTC_ALRMBR_MSK3_Msk: u32 = 0x1 << RTC_ALRMBR_MSK3_Pos;
pub const RTC_ALRMBR_MSK3: u32 = RTC_ALRMBR_MSK3_Msk;
pub const RTC_ALRMBR_PM_Pos: u32 = 22;
pub const RTC_ALRMBR_PM_Msk: u32 = 0x1 << RTC_ALRMBR_PM_Pos;
pub const RTC_ALRMBR_PM: u32 = RTC_ALRMBR_PM_Msk;
pub const RTC_ALRMBR_HT_Pos: u32 = 20;
pub const RTC_ALRMBR_HT_Msk: u32 = 0x3 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HT: u32 = RTC_ALRMBR_HT_Msk;
pub const RTC_ALRMBR_HT_0: u32 = 0x1 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HT_1: u32 = 0x2 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HU_Pos: u32 = 16;
pub const RTC_ALRMBR_HU_Msk: u32 = 0xF << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU: u32 = RTC_ALRMBR_HU_Msk;
pub const RTC_ALRMBR_HU_0: u32 = 0x1 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_1: u32 = 0x2 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_2: u32 = 0x4 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_3: u32 = 0x8 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_MSK2_Pos: u32 = 15;
pub const RTC_ALRMBR_MSK2_Msk: u32 = 0x1 << RTC_ALRMBR_MSK2_Pos;
pub const RTC_ALRMBR_MSK2: u32 = RTC_ALRMBR_MSK2_Msk;
pub const RTC_ALRMBR_MNT_Pos: u32 = 12;
pub const RTC_ALRMBR_MNT_Msk: u32 = 0x7 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT: u32 = RTC_ALRMBR_MNT_Msk;
pub const RTC_ALRMBR_MNT_0: u32 = 0x1 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT_1: u32 = 0x2 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT_2: u32 = 0x4 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNU_Pos: u32 = 8;
pub const RTC_ALRMBR_MNU_Msk: u32 = 0xF << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU: u32 = RTC_ALRMBR_MNU_Msk;
pub const RTC_ALRMBR_MNU_0: u32 = 0x1 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_1: u32 = 0x2 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_2: u32 = 0x4 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_3: u32 = 0x8 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MSK1_Pos: u32 = 7;
pub const RTC_ALRMBR_MSK1_Msk: u32 = 0x1 << RTC_ALRMBR_MSK1_Pos;
pub const RTC_ALRMBR_MSK1: u32 = RTC_ALRMBR_MSK1_Msk;
pub const RTC_ALRMBR_ST_Pos: u32 = 4;
pub const RTC_ALRMBR_ST_Msk: u32 = 0x7 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST: u32 = RTC_ALRMBR_ST_Msk;
pub const RTC_ALRMBR_ST_0: u32 = 0x1 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST_1: u32 = 0x2 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST_2: u32 = 0x4 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_SU_Pos: u32 = 0;
pub const RTC_ALRMBR_SU_Msk: u32 = 0xF << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU: u32 = RTC_ALRMBR_SU_Msk;
pub const RTC_ALRMBR_SU_0: u32 = 0x1 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_1: u32 = 0x2 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_2: u32 = 0x4 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_3: u32 = 0x8 << RTC_ALRMBR_SU_Pos;
pub const RTC_WPR_KEY_Pos: u32 = 0;
pub const RTC_WPR_KEY_Msk: u32 = 0xFF << RTC_WPR_KEY_Pos;
pub const RTC_WPR_KEY: u32 = RTC_WPR_KEY_Msk;
pub const RTC_SSR_SS_Pos: u32 = 0;
pub const RTC_SSR_SS_Msk: u32 = 0xFFFF << RTC_SSR_SS_Pos;
pub const RTC_SSR_SS: u32 = RTC_SSR_SS_Msk;
pub const RTC_SHIFTR_SUBFS_Pos: u32 = 0;
pub const RTC_SHIFTR_SUBFS_Msk: u32 = 0x7FFF << RTC_SHIFTR_SUBFS_Pos;
pub const RTC_SHIFTR_SUBFS: u32 = RTC_SHIFTR_SUBFS_Msk;
pub const RTC_SHIFTR_ADD1S_Pos: u32 = 31;
pub const RTC_SHIFTR_ADD1S_Msk: u32 = 0x1 << RTC_SHIFTR_ADD1S_Pos;
pub const RTC_SHIFTR_ADD1S: u32 = RTC_SHIFTR_ADD1S_Msk;
pub const RTC_TSTR_PM_Pos: u32 = 22;
pub const RTC_TSTR_PM_Msk: u32 = 0x1 << RTC_TSTR_PM_Pos;
pub const RTC_TSTR_PM: u32 = RTC_TSTR_PM_Msk;
pub const RTC_TSTR_HT_Pos: u32 = 20;
pub const RTC_TSTR_HT_Msk: u32 = 0x3 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HT: u32 = RTC_TSTR_HT_Msk;
pub const RTC_TSTR_HT_0: u32 = 0x1 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HT_1: u32 = 0x2 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HU_Pos: u32 = 16;
pub const RTC_TSTR_HU_Msk: u32 = 0xF << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU: u32 = RTC_TSTR_HU_Msk;
pub const RTC_TSTR_HU_0: u32 = 0x1 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_1: u32 = 0x2 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_2: u32 = 0x4 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_3: u32 = 0x8 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_MNT_Pos: u32 = 12;
pub const RTC_TSTR_MNT_Msk: u32 = 0x7 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT: u32 = RTC_TSTR_MNT_Msk;
pub const RTC_TSTR_MNT_0: u32 = 0x1 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT_1: u32 = 0x2 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT_2: u32 = 0x4 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNU_Pos: u32 = 8;
pub const RTC_TSTR_MNU_Msk: u32 = 0xF << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU: u32 = RTC_TSTR_MNU_Msk;
pub const RTC_TSTR_MNU_0: u32 = 0x1 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_1: u32 = 0x2 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_2: u32 = 0x4 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_3: u32 = 0x8 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_ST_Pos: u32 = 4;
pub const RTC_TSTR_ST_Msk: u32 = 0x7 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST: u32 = RTC_TSTR_ST_Msk;
pub const RTC_TSTR_ST_0: u32 = 0x1 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST_1: u32 = 0x2 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST_2: u32 = 0x4 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_SU_Pos: u32 = 0;
pub const RTC_TSTR_SU_Msk: u32 = 0xF << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU: u32 = RTC_TSTR_SU_Msk;
pub const RTC_TSTR_SU_0: u32 = 0x1 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_1: u32 = 0x2 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_2: u32 = 0x4 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_3: u32 = 0x8 << RTC_TSTR_SU_Pos;
pub const RTC_TSDR_WDU_Pos: u32 = 13;
pub const RTC_TSDR_WDU_Msk: u32 = 0x7 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU: u32 = RTC_TSDR_WDU_Msk;
pub const RTC_TSDR_WDU_0: u32 = 0x1 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU_1: u32 = 0x2 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU_2: u32 = 0x4 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_MT_Pos: u32 = 12;
pub const RTC_TSDR_MT_Msk: u32 = 0x1 << RTC_TSDR_MT_Pos;
pub const RTC_TSDR_MT: u32 = RTC_TSDR_MT_Msk;
pub const RTC_TSDR_MU_Pos: u32 = 8;
pub const RTC_TSDR_MU_Msk: u32 = 0xF << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU: u32 = RTC_TSDR_MU_Msk;
pub const RTC_TSDR_MU_0: u32 = 0x1 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_1: u32 = 0x2 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_2: u32 = 0x4 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_3: u32 = 0x8 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_DT_Pos: u32 = 4;
pub const RTC_TSDR_DT_Msk: u32 = 0x3 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DT: u32 = RTC_TSDR_DT_Msk;
pub const RTC_TSDR_DT_0: u32 = 0x1 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DT_1: u32 = 0x2 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DU_Pos: u32 = 0;
pub const RTC_TSDR_DU_Msk: u32 = 0xF << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU: u32 = RTC_TSDR_DU_Msk;
pub const RTC_TSDR_DU_0: u32 = 0x1 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_1: u32 = 0x2 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_2: u32 = 0x4 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_3: u32 = 0x8 << RTC_TSDR_DU_Pos;
pub const RTC_TSSSR_SS_Pos: u32 = 0;
pub const RTC_TSSSR_SS_Msk: u32 = 0xFFFF << RTC_TSSSR_SS_Pos;
pub const RTC_TSSSR_SS: u32 = RTC_TSSSR_SS_Msk;
pub const RTC_CALR_CALP_Pos: u32 = 15;
pub const RTC_CALR_CALP_Msk: u32 = 0x1 << RTC_CALR_CALP_Pos;
pub const RTC_CALR_CALP: u32 = RTC_CALR_CALP_Msk;
pub const RTC_CALR_CALW8_Pos: u32 = 14;
pub const RTC_CALR_CALW8_Msk: u32 = 0x1 << RTC_CALR_CALW8_Pos;
pub const RTC_CALR_CALW8: u32 = RTC_CALR_CALW8_Msk;
pub const RTC_CALR_CALW16_Pos: u32 = 13;
pub const RTC_CALR_CALW16_Msk: u32 = 0x1 << RTC_CALR_CALW16_Pos;
pub const RTC_CALR_CALW16: u32 = RTC_CALR_CALW16_Msk;
pub const RTC_CALR_CALM_Pos: u32 = 0;
pub const RTC_CALR_CALM_Msk: u32 = 0x1FF << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM: u32 = RTC_CALR_CALM_Msk;
pub const RTC_CALR_CALM_0: u32 = 0x001 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_1: u32 = 0x002 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_2: u32 = 0x004 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_3: u32 = 0x008 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_4: u32 = 0x010 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_5: u32 = 0x020 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_6: u32 = 0x040 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_7: u32 = 0x080 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_8: u32 = 0x100 << RTC_CALR_CALM_Pos;
pub const RTC_TAFCR_PC15MODE_Pos: u32 = 23;
pub const RTC_TAFCR_PC15MODE_Msk: u32 = 0x1 << RTC_TAFCR_PC15MODE_Pos;
pub const RTC_TAFCR_PC15MODE: u32 = RTC_TAFCR_PC15MODE_Msk;
pub const RTC_TAFCR_PC15VALUE_Pos: u32 = 22;
pub const RTC_TAFCR_PC15VALUE_Msk: u32 = 0x1 << RTC_TAFCR_PC15VALUE_Pos;
pub const RTC_TAFCR_PC15VALUE: u32 = RTC_TAFCR_PC15VALUE_Msk;
pub const RTC_TAFCR_PC14MODE_Pos: u32 = 21;
pub const RTC_TAFCR_PC14MODE_Msk: u32 = 0x1 << RTC_TAFCR_PC14MODE_Pos;
pub const RTC_TAFCR_PC14MODE: u32 = RTC_TAFCR_PC14MODE_Msk;
pub const RTC_TAFCR_PC14VALUE_Pos: u32 = 20;
pub const RTC_TAFCR_PC14VALUE_Msk: u32 = 0x1 << RTC_TAFCR_PC14VALUE_Pos;
pub const RTC_TAFCR_PC14VALUE: u32 = RTC_TAFCR_PC14VALUE_Msk;
pub const RTC_TAFCR_PC13MODE_Pos: u32 = 19;
pub const RTC_TAFCR_PC13MODE_Msk: u32 = 0x1 << RTC_TAFCR_PC13MODE_Pos;
pub const RTC_TAFCR_PC13MODE: u32 = RTC_TAFCR_PC13MODE_Msk;
pub const RTC_TAFCR_PC13VALUE_Pos: u32 = 18;
pub const RTC_TAFCR_PC13VALUE_Msk: u32 = 0x1 << RTC_TAFCR_PC13VALUE_Pos;
pub const RTC_TAFCR_PC13VALUE: u32 = RTC_TAFCR_PC13VALUE_Msk;
pub const RTC_TAFCR_TAMPPUDIS_Pos: u32 = 15;
pub const RTC_TAFCR_TAMPPUDIS_Msk: u32 = 0x1 << RTC_TAFCR_TAMPPUDIS_Pos;
pub const RTC_TAFCR_TAMPPUDIS: u32 = RTC_TAFCR_TAMPPUDIS_Msk;
pub const RTC_TAFCR_TAMPPRCH_Pos: u32 = 13;
pub const RTC_TAFCR_TAMPPRCH_Msk: u32 = 0x3 << RTC_TAFCR_TAMPPRCH_Pos;
pub const RTC_TAFCR_TAMPPRCH: u32 = RTC_TAFCR_TAMPPRCH_Msk;
pub const RTC_TAFCR_TAMPPRCH_0: u32 = 0x1 << RTC_TAFCR_TAMPPRCH_Pos;
pub const RTC_TAFCR_TAMPPRCH_1: u32 = 0x2 << RTC_TAFCR_TAMPPRCH_Pos;
pub const RTC_TAFCR_TAMPFLT_Pos: u32 = 11;
pub const RTC_TAFCR_TAMPFLT_Msk: u32 = 0x3 << RTC_TAFCR_TAMPFLT_Pos;
pub const RTC_TAFCR_TAMPFLT: u32 = RTC_TAFCR_TAMPFLT_Msk;
pub const RTC_TAFCR_TAMPFLT_0: u32 = 0x1 << RTC_TAFCR_TAMPFLT_Pos;
pub const RTC_TAFCR_TAMPFLT_1: u32 = 0x2 << RTC_TAFCR_TAMPFLT_Pos;
pub const RTC_TAFCR_TAMPFREQ_Pos: u32 = 8;
pub const RTC_TAFCR_TAMPFREQ_Msk: u32 = 0x7 << RTC_TAFCR_TAMPFREQ_Pos;
pub const RTC_TAFCR_TAMPFREQ: u32 = RTC_TAFCR_TAMPFREQ_Msk;
pub const RTC_TAFCR_TAMPFREQ_0: u32 = 0x1 << RTC_TAFCR_TAMPFREQ_Pos;
pub const RTC_TAFCR_TAMPFREQ_1: u32 = 0x2 << RTC_TAFCR_TAMPFREQ_Pos;
pub const RTC_TAFCR_TAMPFREQ_2: u32 = 0x4 << RTC_TAFCR_TAMPFREQ_Pos;
pub const RTC_TAFCR_TAMPTS_Pos: u32 = 7;
pub const RTC_TAFCR_TAMPTS_Msk: u32 = 0x1 << RTC_TAFCR_TAMPTS_Pos;
pub const RTC_TAFCR_TAMPTS: u32 = RTC_TAFCR_TAMPTS_Msk;
pub const RTC_TAFCR_TAMP2TRG_Pos: u32 = 4;
pub const RTC_TAFCR_TAMP2TRG_Msk: u32 = 0x1 << RTC_TAFCR_TAMP2TRG_Pos;
pub const RTC_TAFCR_TAMP2TRG: u32 = RTC_TAFCR_TAMP2TRG_Msk;
pub const RTC_TAFCR_TAMP2E_Pos: u32 = 3;
pub const RTC_TAFCR_TAMP2E_Msk: u32 = 0x1 << RTC_TAFCR_TAMP2E_Pos;
pub const RTC_TAFCR_TAMP2E: u32 = RTC_TAFCR_TAMP2E_Msk;
pub const RTC_TAFCR_TAMPIE_Pos: u32 = 2;
pub const RTC_TAFCR_TAMPIE_Msk: u32 = 0x1 << RTC_TAFCR_TAMPIE_Pos;
pub const RTC_TAFCR_TAMPIE: u32 = RTC_TAFCR_TAMPIE_Msk;
pub const RTC_TAFCR_TAMP1TRG_Pos: u32 = 1;
pub const RTC_TAFCR_TAMP1TRG_Msk: u32 = 0x1 << RTC_TAFCR_TAMP1TRG_Pos;
pub const RTC_TAFCR_TAMP1TRG: u32 = RTC_TAFCR_TAMP1TRG_Msk;
pub const RTC_TAFCR_TAMP1E_Pos: u32 = 0;
pub const RTC_TAFCR_TAMP1E_Msk: u32 = 0x1 << RTC_TAFCR_TAMP1E_Pos;
pub const RTC_TAFCR_TAMP1E: u32 = RTC_TAFCR_TAMP1E_Msk;
pub const RTC_TAFCR_ALARMOUTTYPE: u32 = RTC_TAFCR_PC13VALUE;
pub const RTC_ALRMASSR_MASKSS_Pos: u32 = 24;
pub const RTC_ALRMASSR_MASKSS_Msk: u32 = 0xF << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS: u32 = RTC_ALRMASSR_MASKSS_Msk;
pub const RTC_ALRMASSR_MASKSS_0: u32 = 0x1 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_1: u32 = 0x2 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_2: u32 = 0x4 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_3: u32 = 0x8 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_SS_Pos: u32 = 0;
pub const RTC_ALRMASSR_SS_Msk: u32 = 0x7FFF << RTC_ALRMASSR_SS_Pos;
pub const RTC_ALRMASSR_SS: u32 = RTC_ALRMASSR_SS_Msk;
pub const RTC_ALRMBSSR_MASKSS_Pos: u32 = 24;
pub const RTC_ALRMBSSR_MASKSS_Msk: u32 = 0xF << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS: u32 = RTC_ALRMBSSR_MASKSS_Msk;
pub const RTC_ALRMBSSR_MASKSS_0: u32 = 0x1 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_1: u32 = 0x2 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_2: u32 = 0x4 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_3: u32 = 0x8 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_SS_Pos: u32 = 0;
pub const RTC_ALRMBSSR_SS_Msk: u32 = 0x7FFF << RTC_ALRMBSSR_SS_Pos;
pub const RTC_ALRMBSSR_SS: u32 = RTC_ALRMBSSR_SS_Msk;
pub const RTC_BKP0R_Pos: u32 = 0;
pub const RTC_BKP0R_Msk: u32 = 0xFFFFFFFF << RTC_BKP0R_Pos;
pub const RTC_BKP0R: u32 = RTC_BKP0R_Msk;
pub const RTC_BKP1R_Pos: u32 = 0;
pub const RTC_BKP1R_Msk: u32 = 0xFFFFFFFF << RTC_BKP1R_Pos;
pub const RTC_BKP1R: u32 = RTC_BKP1R_Msk;
pub const RTC_BKP2R_Pos: u32 = 0;
pub const RTC_BKP2R_Msk: u32 = 0xFFFFFFFF << RTC_BKP2R_Pos;
pub const RTC_BKP2R: u32 = RTC_BKP2R_Msk;
pub const RTC_BKP3R_Pos: u32 = 0;
pub const RTC_BKP3R_Msk: u32 = 0xFFFFFFFF << RTC_BKP3R_Pos;
pub const RTC_BKP3R: u32 = RTC_BKP3R_Msk;
pub const RTC_BKP4R_Pos: u32 = 0;
pub const RTC_BKP4R_Msk: u32 = 0xFFFFFFFF << RTC_BKP4R_Pos;
pub const RTC_BKP4R: u32 = RTC_BKP4R_Msk;
pub const RTC_BKP_NUMBER: u32 = 5;
pub const SPI_CR1_CPHA_Pos: u32 = 0;
pub const SPI_CR1_CPHA_Msk: u32 = 0x1 << SPI_CR1_CPHA_Pos;
pub const SPI_CR1_CPHA: u32 = SPI_CR1_CPHA_Msk;
pub const SPI_CR1_CPOL_Pos: u32 = 1;
pub const SPI_CR1_CPOL_Msk: u32 = 0x1 << SPI_CR1_CPOL_Pos;
pub const SPI_CR1_CPOL: u32 = SPI_CR1_CPOL_Msk;
pub const SPI_CR1_MSTR_Pos: u32 = 2;
pub const SPI_CR1_MSTR_Msk: u32 = 0x1 << SPI_CR1_MSTR_Pos;
pub const SPI_CR1_MSTR: u32 = SPI_CR1_MSTR_Msk;
pub const SPI_CR1_BR_Pos: u32 = 3;
pub const SPI_CR1_BR_Msk: u32 = 0x7 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR: u32 = SPI_CR1_BR_Msk;
pub const SPI_CR1_BR_0: u32 = 0x1 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR_1: u32 = 0x2 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR_2: u32 = 0x4 << SPI_CR1_BR_Pos;
pub const SPI_CR1_SPE_Pos: u32 = 6;
pub const SPI_CR1_SPE_Msk: u32 = 0x1 << SPI_CR1_SPE_Pos;
pub const SPI_CR1_SPE: u32 = SPI_CR1_SPE_Msk;
pub const SPI_CR1_LSBFIRST_Pos: u32 = 7;
pub const SPI_CR1_LSBFIRST_Msk: u32 = 0x1 << SPI_CR1_LSBFIRST_Pos;
pub const SPI_CR1_LSBFIRST: u32 = SPI_CR1_LSBFIRST_Msk;
pub const SPI_CR1_SSI_Pos: u32 = 8;
pub const SPI_CR1_SSI_Msk: u32 = 0x1 << SPI_CR1_SSI_Pos;
pub const SPI_CR1_SSI: u32 = SPI_CR1_SSI_Msk;
pub const SPI_CR1_SSM_Pos: u32 = 9;
pub const SPI_CR1_SSM_Msk: u32 = 0x1 << SPI_CR1_SSM_Pos;
pub const SPI_CR1_SSM: u32 = SPI_CR1_SSM_Msk;
pub const SPI_CR1_RXONLY_Pos: u32 = 10;
pub const SPI_CR1_RXONLY_Msk: u32 = 0x1 << SPI_CR1_RXONLY_Pos;
pub const SPI_CR1_RXONLY: u32 = SPI_CR1_RXONLY_Msk;
pub const SPI_CR1_CRCL_Pos: u32 = 11;
pub const SPI_CR1_CRCL_Msk: u32 = 0x1 << SPI_CR1_CRCL_Pos;
pub const SPI_CR1_CRCL: u32 = SPI_CR1_CRCL_Msk;
pub const SPI_CR1_CRCNEXT_Pos: u32 = 12;
pub const SPI_CR1_CRCNEXT_Msk: u32 = 0x1 << SPI_CR1_CRCNEXT_Pos;
pub const SPI_CR1_CRCNEXT: u32 = SPI_CR1_CRCNEXT_Msk;
pub const SPI_CR1_CRCEN_Pos: u32 = 13;
pub const SPI_CR1_CRCEN_Msk: u32 = 0x1 << SPI_CR1_CRCEN_Pos;
pub const SPI_CR1_CRCEN: u32 = SPI_CR1_CRCEN_Msk;
pub const SPI_CR1_BIDIOE_Pos: u32 = 14;
pub const SPI_CR1_BIDIOE_Msk: u32 = 0x1 << SPI_CR1_BIDIOE_Pos;
pub const SPI_CR1_BIDIOE: u32 = SPI_CR1_BIDIOE_Msk;
pub const SPI_CR1_BIDIMODE_Pos: u32 = 15;
pub const SPI_CR1_BIDIMODE_Msk: u32 = 0x1 << SPI_CR1_BIDIMODE_Pos;
pub const SPI_CR1_BIDIMODE: u32 = SPI_CR1_BIDIMODE_Msk;
pub const SPI_CR2_RXDMAEN_Pos: u32 = 0;
pub const SPI_CR2_RXDMAEN_Msk: u32 = 0x1 << SPI_CR2_RXDMAEN_Pos;
pub const SPI_CR2_RXDMAEN: u32 = SPI_CR2_RXDMAEN_Msk;
pub const SPI_CR2_TXDMAEN_Pos: u32 = 1;
pub const SPI_CR2_TXDMAEN_Msk: u32 = 0x1 << SPI_CR2_TXDMAEN_Pos;
pub const SPI_CR2_TXDMAEN: u32 = SPI_CR2_TXDMAEN_Msk;
pub const SPI_CR2_SSOE_Pos: u32 = 2;
pub const SPI_CR2_SSOE_Msk: u32 = 0x1 << SPI_CR2_SSOE_Pos;
pub const SPI_CR2_SSOE: u32 = SPI_CR2_SSOE_Msk;
pub const SPI_CR2_NSSP_Pos: u32 = 3;
pub const SPI_CR2_NSSP_Msk: u32 = 0x1 << SPI_CR2_NSSP_Pos;
pub const SPI_CR2_NSSP: u32 = SPI_CR2_NSSP_Msk;
pub const SPI_CR2_FRF_Pos: u32 = 4;
pub const SPI_CR2_FRF_Msk: u32 = 0x1 << SPI_CR2_FRF_Pos;
pub const SPI_CR2_FRF: u32 = SPI_CR2_FRF_Msk;
pub const SPI_CR2_ERRIE_Pos: u32 = 5;
pub const SPI_CR2_ERRIE_Msk: u32 = 0x1 << SPI_CR2_ERRIE_Pos;
pub const SPI_CR2_ERRIE: u32 = SPI_CR2_ERRIE_Msk;
pub const SPI_CR2_RXNEIE_Pos: u32 = 6;
pub const SPI_CR2_RXNEIE_Msk: u32 = 0x1 << SPI_CR2_RXNEIE_Pos;
pub const SPI_CR2_RXNEIE: u32 = SPI_CR2_RXNEIE_Msk;
pub const SPI_CR2_TXEIE_Pos: u32 = 7;
pub const SPI_CR2_TXEIE_Msk: u32 = 0x1 << SPI_CR2_TXEIE_Pos;
pub const SPI_CR2_TXEIE: u32 = SPI_CR2_TXEIE_Msk;
pub const SPI_CR2_DS_Pos: u32 = 8;
pub const SPI_CR2_DS_Msk: u32 = 0xF << SPI_CR2_DS_Pos;
pub const SPI_CR2_DS: u32 = SPI_CR2_DS_Msk;
pub const SPI_CR2_DS_0: u32 = 0x1 << SPI_CR2_DS_Pos;
pub const SPI_CR2_DS_1: u32 = 0x2 << SPI_CR2_DS_Pos;
pub const SPI_CR2_DS_2: u32 = 0x4 << SPI_CR2_DS_Pos;
pub const SPI_CR2_DS_3: u32 = 0x8 << SPI_CR2_DS_Pos;
pub const SPI_CR2_FRXTH_Pos: u32 = 12;
pub const SPI_CR2_FRXTH_Msk: u32 = 0x1 << SPI_CR2_FRXTH_Pos;
pub const SPI_CR2_FRXTH: u32 = SPI_CR2_FRXTH_Msk;
pub const SPI_CR2_LDMARX_Pos: u32 = 13;
pub const SPI_CR2_LDMARX_Msk: u32 = 0x1 << SPI_CR2_LDMARX_Pos;
pub const SPI_CR2_LDMARX: u32 = SPI_CR2_LDMARX_Msk;
pub const SPI_CR2_LDMATX_Pos: u32 = 14;
pub const SPI_CR2_LDMATX_Msk: u32 = 0x1 << SPI_CR2_LDMATX_Pos;
pub const SPI_CR2_LDMATX: u32 = SPI_CR2_LDMATX_Msk;
pub const SPI_SR_RXNE_Pos: u32 = 0;
pub const SPI_SR_RXNE_Msk: u32 = 0x1 << SPI_SR_RXNE_Pos;
pub const SPI_SR_RXNE: u32 = SPI_SR_RXNE_Msk;
pub const SPI_SR_TXE_Pos: u32 = 1;
pub const SPI_SR_TXE_Msk: u32 = 0x1 << SPI_SR_TXE_Pos;
pub const SPI_SR_TXE: u32 = SPI_SR_TXE_Msk;
pub const SPI_SR_CRCERR_Pos: u32 = 4;
pub const SPI_SR_CRCERR_Msk: u32 = 0x1 << SPI_SR_CRCERR_Pos;
pub const SPI_SR_CRCERR: u32 = SPI_SR_CRCERR_Msk;
pub const SPI_SR_MODF_Pos: u32 = 5;
pub const SPI_SR_MODF_Msk: u32 = 0x1 << SPI_SR_MODF_Pos;
pub const SPI_SR_MODF: u32 = SPI_SR_MODF_Msk;
pub const SPI_SR_OVR_Pos: u32 = 6;
pub const SPI_SR_OVR_Msk: u32 = 0x1 << SPI_SR_OVR_Pos;
pub const SPI_SR_OVR: u32 = SPI_SR_OVR_Msk;
pub const SPI_SR_BSY_Pos: u32 = 7;
pub const SPI_SR_BSY_Msk: u32 = 0x1 << SPI_SR_BSY_Pos;
pub const SPI_SR_BSY: u32 = SPI_SR_BSY_Msk;
pub const SPI_SR_FRE_Pos: u32 = 8;
pub const SPI_SR_FRE_Msk: u32 = 0x1 << SPI_SR_FRE_Pos;
pub const SPI_SR_FRE: u32 = SPI_SR_FRE_Msk;
pub const SPI_SR_FRLVL_Pos: u32 = 9;
pub const SPI_SR_FRLVL_Msk: u32 = 0x3 << SPI_SR_FRLVL_Pos;
pub const SPI_SR_FRLVL: u32 = SPI_SR_FRLVL_Msk;
pub const SPI_SR_FRLVL_0: u32 = 0x1 << SPI_SR_FRLVL_Pos;
pub const SPI_SR_FRLVL_1: u32 = 0x2 << SPI_SR_FRLVL_Pos;
pub const SPI_SR_FTLVL_Pos: u32 = 11;
pub const SPI_SR_FTLVL_Msk: u32 = 0x3 << SPI_SR_FTLVL_Pos;
pub const SPI_SR_FTLVL: u32 = SPI_SR_FTLVL_Msk;
pub const SPI_SR_FTLVL_0: u32 = 0x1 << SPI_SR_FTLVL_Pos;
pub const SPI_SR_FTLVL_1: u32 = 0x2 << SPI_SR_FTLVL_Pos;
pub const SPI_DR_DR_Pos: u32 = 0;
pub const SPI_DR_DR_Msk: u32 = 0xFFFF << SPI_DR_DR_Pos;
pub const SPI_DR_DR: u32 = SPI_DR_DR_Msk;
pub const SPI_CRCPR_CRCPOLY_Pos: u32 = 0;
pub const SPI_CRCPR_CRCPOLY_Msk: u32 = 0xFFFF << SPI_CRCPR_CRCPOLY_Pos;
pub const SPI_CRCPR_CRCPOLY: u32 = SPI_CRCPR_CRCPOLY_Msk;
pub const SPI_RXCRCR_RXCRC_Pos: u32 = 0;
pub const SPI_RXCRCR_RXCRC_Msk: u32 = 0xFFFF << SPI_RXCRCR_RXCRC_Pos;
pub const SPI_RXCRCR_RXCRC: u32 = SPI_RXCRCR_RXCRC_Msk;
pub const SPI_TXCRCR_TXCRC_Pos: u32 = 0;
pub const SPI_TXCRCR_TXCRC_Msk: u32 = 0xFFFF << SPI_TXCRCR_TXCRC_Pos;
pub const SPI_TXCRCR_TXCRC: u32 = SPI_TXCRCR_TXCRC_Msk;
pub const SYSCFG_CFGR1_MEM_MODE_Pos: u32 = 0;
pub const SYSCFG_CFGR1_MEM_MODE_Msk: u32 = 0x3 << SYSCFG_CFGR1_MEM_MODE_Pos;
pub const SYSCFG_CFGR1_MEM_MODE: u32 = SYSCFG_CFGR1_MEM_MODE_Msk;
pub const SYSCFG_CFGR1_MEM_MODE_0: u32 = 0x00000001;
pub const SYSCFG_CFGR1_MEM_MODE_1: u32 = 0x00000002;
pub const SYSCFG_CFGR1_TIM1_ITR3_RMP_Pos: u32 = 6;
pub const SYSCFG_CFGR1_TIM1_ITR3_RMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_TIM1_ITR3_RMP_Pos;
pub const SYSCFG_CFGR1_TIM1_ITR3_RMP: u32 = SYSCFG_CFGR1_TIM1_ITR3_RMP_Msk;
pub const SYSCFG_CFGR1_DAC1_TRIG1_RMP_Pos: u32 = 7;
pub const SYSCFG_CFGR1_DAC1_TRIG1_RMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_DAC1_TRIG1_RMP_Pos;
pub const SYSCFG_CFGR1_DAC1_TRIG1_RMP: u32 = SYSCFG_CFGR1_DAC1_TRIG1_RMP_Msk;
pub const SYSCFG_CFGR1_DMA_RMP_Pos: u32 = 11;
pub const SYSCFG_CFGR1_DMA_RMP_Msk: u32 = 0x1F << SYSCFG_CFGR1_DMA_RMP_Pos;
pub const SYSCFG_CFGR1_DMA_RMP: u32 = SYSCFG_CFGR1_DMA_RMP_Msk;
pub const SYSCFG_CFGR1_TIM16_DMA_RMP_Pos: u32 = 11;
pub const SYSCFG_CFGR1_TIM16_DMA_RMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_TIM16_DMA_RMP_Pos;
pub const SYSCFG_CFGR1_TIM16_DMA_RMP: u32 = SYSCFG_CFGR1_TIM16_DMA_RMP_Msk;
pub const SYSCFG_CFGR1_TIM17_DMA_RMP_Pos: u32 = 12;
pub const SYSCFG_CFGR1_TIM17_DMA_RMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_TIM17_DMA_RMP_Pos;
pub const SYSCFG_CFGR1_TIM17_DMA_RMP: u32 = SYSCFG_CFGR1_TIM17_DMA_RMP_Msk;
pub const SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Pos: u32 = 13;
pub const SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Pos;
pub const SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP: u32 = SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP_Msk;
pub const SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP_Pos: u32 = 14;
pub const SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP_Pos;
pub const SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP: u32 = SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP_Msk;
pub const SYSCFG_CFGR1_DAC2Ch1_DMA_RMP_Pos: u32 = 15;
pub const SYSCFG_CFGR1_DAC2Ch1_DMA_RMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_DAC2Ch1_DMA_RMP_Pos;
pub const SYSCFG_CFGR1_DAC2Ch1_DMA_RMP: u32 = SYSCFG_CFGR1_DAC2Ch1_DMA_RMP_Msk;
pub const SYSCFG_CFGR1_I2C_PB6_FMP_Pos: u32 = 16;
pub const SYSCFG_CFGR1_I2C_PB6_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C_PB6_FMP_Pos;
pub const SYSCFG_CFGR1_I2C_PB6_FMP: u32 = SYSCFG_CFGR1_I2C_PB6_FMP_Msk;
pub const SYSCFG_CFGR1_I2C_PB7_FMP_Pos: u32 = 17;
pub const SYSCFG_CFGR1_I2C_PB7_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C_PB7_FMP_Pos;
pub const SYSCFG_CFGR1_I2C_PB7_FMP: u32 = SYSCFG_CFGR1_I2C_PB7_FMP_Msk;
pub const SYSCFG_CFGR1_I2C_PB8_FMP_Pos: u32 = 18;
pub const SYSCFG_CFGR1_I2C_PB8_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C_PB8_FMP_Pos;
pub const SYSCFG_CFGR1_I2C_PB8_FMP: u32 = SYSCFG_CFGR1_I2C_PB8_FMP_Msk;
pub const SYSCFG_CFGR1_I2C_PB9_FMP_Pos: u32 = 19;
pub const SYSCFG_CFGR1_I2C_PB9_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C_PB9_FMP_Pos;
pub const SYSCFG_CFGR1_I2C_PB9_FMP: u32 = SYSCFG_CFGR1_I2C_PB9_FMP_Msk;
pub const SYSCFG_CFGR1_I2C1_FMP_Pos: u32 = 20;
pub const SYSCFG_CFGR1_I2C1_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C1_FMP_Pos;
pub const SYSCFG_CFGR1_I2C1_FMP: u32 = SYSCFG_CFGR1_I2C1_FMP_Msk;
pub const SYSCFG_CFGR1_ENCODER_MODE_Pos: u32 = 22;
pub const SYSCFG_CFGR1_ENCODER_MODE_Msk: u32 = 0x3 << SYSCFG_CFGR1_ENCODER_MODE_Pos;
pub const SYSCFG_CFGR1_ENCODER_MODE: u32 = SYSCFG_CFGR1_ENCODER_MODE_Msk;
pub const SYSCFG_CFGR1_ENCODER_MODE_0: u32 = 0x1 << SYSCFG_CFGR1_ENCODER_MODE_Pos;
pub const SYSCFG_CFGR1_ENCODER_MODE_1: u32 = 0x2 << SYSCFG_CFGR1_ENCODER_MODE_Pos;
pub const SYSCFG_CFGR1_ENCODER_MODE_TIM2_Pos: u32 = 22;
pub const SYSCFG_CFGR1_ENCODER_MODE_TIM2_Msk: u32 = 0x1 << SYSCFG_CFGR1_ENCODER_MODE_TIM2_Pos;
pub const SYSCFG_CFGR1_ENCODER_MODE_TIM2: u32 = SYSCFG_CFGR1_ENCODER_MODE_TIM2_Msk;
pub const SYSCFG_CFGR1_ENCODER_MODE_TIM3_Pos: u32 = 23;
pub const SYSCFG_CFGR1_ENCODER_MODE_TIM3_Msk: u32 = 0x1 << SYSCFG_CFGR1_ENCODER_MODE_TIM3_Pos;
pub const SYSCFG_CFGR1_ENCODER_MODE_TIM3: u32 = SYSCFG_CFGR1_ENCODER_MODE_TIM3_Msk;
pub const SYSCFG_CFGR1_FPU_IE_Pos: u32 = 26;
pub const SYSCFG_CFGR1_FPU_IE_Msk: u32 = 0x3F << SYSCFG_CFGR1_FPU_IE_Pos;
pub const SYSCFG_CFGR1_FPU_IE: u32 = SYSCFG_CFGR1_FPU_IE_Msk;
pub const SYSCFG_CFGR1_FPU_IE_0: u32 = 0x01 << SYSCFG_CFGR1_FPU_IE_Pos;
pub const SYSCFG_CFGR1_FPU_IE_1: u32 = 0x02 << SYSCFG_CFGR1_FPU_IE_Pos;
pub const SYSCFG_CFGR1_FPU_IE_2: u32 = 0x04 << SYSCFG_CFGR1_FPU_IE_Pos;
pub const SYSCFG_CFGR1_FPU_IE_3: u32 = 0x08 << SYSCFG_CFGR1_FPU_IE_Pos;
pub const SYSCFG_CFGR1_FPU_IE_4: u32 = 0x10 << SYSCFG_CFGR1_FPU_IE_Pos;
pub const SYSCFG_CFGR1_FPU_IE_5: u32 = 0x20 << SYSCFG_CFGR1_FPU_IE_Pos;
pub const SYSCFG_RCR_PAGE0_Pos: u32 = 0;
pub const SYSCFG_RCR_PAGE0_Msk: u32 = 0x1 << SYSCFG_RCR_PAGE0_Pos;
pub const SYSCFG_RCR_PAGE0: u32 = SYSCFG_RCR_PAGE0_Msk;
pub const SYSCFG_RCR_PAGE1_Pos: u32 = 1;
pub const SYSCFG_RCR_PAGE1_Msk: u32 = 0x1 << SYSCFG_RCR_PAGE1_Pos;
pub const SYSCFG_RCR_PAGE1: u32 = SYSCFG_RCR_PAGE1_Msk;
pub const SYSCFG_RCR_PAGE2_Pos: u32 = 2;
pub const SYSCFG_RCR_PAGE2_Msk: u32 = 0x1 << SYSCFG_RCR_PAGE2_Pos;
pub const SYSCFG_RCR_PAGE2: u32 = SYSCFG_RCR_PAGE2_Msk;
pub const SYSCFG_RCR_PAGE3_Pos: u32 = 3;
pub const SYSCFG_RCR_PAGE3_Msk: u32 = 0x1 << SYSCFG_RCR_PAGE3_Pos;
pub const SYSCFG_RCR_PAGE3: u32 = SYSCFG_RCR_PAGE3_Msk;
pub const SYSCFG_EXTICR1_EXTI0_Pos: u32 = 0;
pub const SYSCFG_EXTICR1_EXTI0_Msk: u32 = 0xF << SYSCFG_EXTICR1_EXTI0_Pos;
pub const SYSCFG_EXTICR1_EXTI0: u32 = SYSCFG_EXTICR1_EXTI0_Msk;
pub const SYSCFG_EXTICR1_EXTI1_Pos: u32 = 4;
pub const SYSCFG_EXTICR1_EXTI1_Msk: u32 = 0xF << SYSCFG_EXTICR1_EXTI1_Pos;
pub const SYSCFG_EXTICR1_EXTI1: u32 = SYSCFG_EXTICR1_EXTI1_Msk;
pub const SYSCFG_EXTICR1_EXTI2_Pos: u32 = 8;
pub const SYSCFG_EXTICR1_EXTI2_Msk: u32 = 0xF << SYSCFG_EXTICR1_EXTI2_Pos;
pub const SYSCFG_EXTICR1_EXTI2: u32 = SYSCFG_EXTICR1_EXTI2_Msk;
pub const SYSCFG_EXTICR1_EXTI3_Pos: u32 = 12;
pub const SYSCFG_EXTICR1_EXTI3_Msk: u32 = 0xF << SYSCFG_EXTICR1_EXTI3_Pos;
pub const SYSCFG_EXTICR1_EXTI3: u32 = SYSCFG_EXTICR1_EXTI3_Msk;
pub const SYSCFG_EXTICR1_EXTI0_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR1_EXTI0_PB: u32 = 0x00000001;
pub const SYSCFG_EXTICR1_EXTI0_PC: u32 = 0x00000002;
pub const SYSCFG_EXTICR1_EXTI0_PD: u32 = 0x00000003;
pub const SYSCFG_EXTICR1_EXTI0_PE: u32 = 0x00000004;
pub const SYSCFG_EXTICR1_EXTI0_PF: u32 = 0x00000005;
pub const SYSCFG_EXTICR1_EXTI1_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR1_EXTI1_PB: u32 = 0x00000010;
pub const SYSCFG_EXTICR1_EXTI1_PC: u32 = 0x00000020;
pub const SYSCFG_EXTICR1_EXTI1_PD: u32 = 0x00000030;
pub const SYSCFG_EXTICR1_EXTI1_PE: u32 = 0x00000040;
pub const SYSCFG_EXTICR1_EXTI1_PF: u32 = 0x00000050;
pub const SYSCFG_EXTICR1_EXTI2_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR1_EXTI2_PB: u32 = 0x00000100;
pub const SYSCFG_EXTICR1_EXTI2_PC: u32 = 0x00000200;
pub const SYSCFG_EXTICR1_EXTI2_PD: u32 = 0x00000300;
pub const SYSCFG_EXTICR1_EXTI2_PE: u32 = 0x00000400;
pub const SYSCFG_EXTICR1_EXTI2_PF: u32 = 0x00000500;
pub const SYSCFG_EXTICR1_EXTI3_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR1_EXTI3_PB: u32 = 0x00001000;
pub const SYSCFG_EXTICR1_EXTI3_PC: u32 = 0x00002000;
pub const SYSCFG_EXTICR1_EXTI3_PD: u32 = 0x00003000;
pub const SYSCFG_EXTICR1_EXTI3_PE: u32 = 0x00004000;
pub const SYSCFG_EXTICR2_EXTI4_Pos: u32 = 0;
pub const SYSCFG_EXTICR2_EXTI4_Msk: u32 = 0xF << SYSCFG_EXTICR2_EXTI4_Pos;
pub const SYSCFG_EXTICR2_EXTI4: u32 = SYSCFG_EXTICR2_EXTI4_Msk;
pub const SYSCFG_EXTICR2_EXTI5_Pos: u32 = 4;
pub const SYSCFG_EXTICR2_EXTI5_Msk: u32 = 0xF << SYSCFG_EXTICR2_EXTI5_Pos;
pub const SYSCFG_EXTICR2_EXTI5: u32 = SYSCFG_EXTICR2_EXTI5_Msk;
pub const SYSCFG_EXTICR2_EXTI6_Pos: u32 = 8;
pub const SYSCFG_EXTICR2_EXTI6_Msk: u32 = 0xF << SYSCFG_EXTICR2_EXTI6_Pos;
pub const SYSCFG_EXTICR2_EXTI6: u32 = SYSCFG_EXTICR2_EXTI6_Msk;
pub const SYSCFG_EXTICR2_EXTI7_Pos: u32 = 12;
pub const SYSCFG_EXTICR2_EXTI7_Msk: u32 = 0xF << SYSCFG_EXTICR2_EXTI7_Pos;
pub const SYSCFG_EXTICR2_EXTI7: u32 = SYSCFG_EXTICR2_EXTI7_Msk;
pub const SYSCFG_EXTICR2_EXTI4_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR2_EXTI4_PB: u32 = 0x00000001;
pub const SYSCFG_EXTICR2_EXTI4_PC: u32 = 0x00000002;
pub const SYSCFG_EXTICR2_EXTI4_PD: u32 = 0x00000003;
pub const SYSCFG_EXTICR2_EXTI4_PE: u32 = 0x00000004;
pub const SYSCFG_EXTICR2_EXTI4_PF: u32 = 0x00000005;
pub const SYSCFG_EXTICR2_EXTI5_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR2_EXTI5_PB: u32 = 0x00000010;
pub const SYSCFG_EXTICR2_EXTI5_PC: u32 = 0x00000020;
pub const SYSCFG_EXTICR2_EXTI5_PD: u32 = 0x00000030;
pub const SYSCFG_EXTICR2_EXTI5_PE: u32 = 0x00000040;
pub const SYSCFG_EXTICR2_EXTI5_PF: u32 = 0x00000050;
pub const SYSCFG_EXTICR2_EXTI6_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR2_EXTI6_PB: u32 = 0x00000100;
pub const SYSCFG_EXTICR2_EXTI6_PC: u32 = 0x00000200;
pub const SYSCFG_EXTICR2_EXTI6_PD: u32 = 0x00000300;
pub const SYSCFG_EXTICR2_EXTI6_PE: u32 = 0x00000400;
pub const SYSCFG_EXTICR2_EXTI6_PF: u32 = 0x00000500;
pub const SYSCFG_EXTICR2_EXTI7_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR2_EXTI7_PB: u32 = 0x00001000;
pub const SYSCFG_EXTICR2_EXTI7_PC: u32 = 0x00002000;
pub const SYSCFG_EXTICR2_EXTI7_PD: u32 = 0x00003000;
pub const SYSCFG_EXTICR2_EXTI7_PE: u32 = 0x00004000;
pub const SYSCFG_EXTICR3_EXTI8_Pos: u32 = 0;
pub const SYSCFG_EXTICR3_EXTI8_Msk: u32 = 0xF << SYSCFG_EXTICR3_EXTI8_Pos;
pub const SYSCFG_EXTICR3_EXTI8: u32 = SYSCFG_EXTICR3_EXTI8_Msk;
pub const SYSCFG_EXTICR3_EXTI9_Pos: u32 = 4;
pub const SYSCFG_EXTICR3_EXTI9_Msk: u32 = 0xF << SYSCFG_EXTICR3_EXTI9_Pos;
pub const SYSCFG_EXTICR3_EXTI9: u32 = SYSCFG_EXTICR3_EXTI9_Msk;
pub const SYSCFG_EXTICR3_EXTI10_Pos: u32 = 8;
pub const SYSCFG_EXTICR3_EXTI10_Msk: u32 = 0xF << SYSCFG_EXTICR3_EXTI10_Pos;
pub const SYSCFG_EXTICR3_EXTI10: u32 = SYSCFG_EXTICR3_EXTI10_Msk;
pub const SYSCFG_EXTICR3_EXTI11_Pos: u32 = 12;
pub const SYSCFG_EXTICR3_EXTI11_Msk: u32 = 0xF << SYSCFG_EXTICR3_EXTI11_Pos;
pub const SYSCFG_EXTICR3_EXTI11: u32 = SYSCFG_EXTICR3_EXTI11_Msk;
pub const SYSCFG_EXTICR3_EXTI8_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR3_EXTI8_PB: u32 = 0x00000001;
pub const SYSCFG_EXTICR3_EXTI8_PC: u32 = 0x00000002;
pub const SYSCFG_EXTICR3_EXTI8_PD: u32 = 0x00000003;
pub const SYSCFG_EXTICR3_EXTI8_PE: u32 = 0x00000004;
pub const SYSCFG_EXTICR3_EXTI9_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR3_EXTI9_PB: u32 = 0x00000010;
pub const SYSCFG_EXTICR3_EXTI9_PC: u32 = 0x00000020;
pub const SYSCFG_EXTICR3_EXTI9_PD: u32 = 0x00000030;
pub const SYSCFG_EXTICR3_EXTI9_PE: u32 = 0x00000040;
pub const SYSCFG_EXTICR3_EXTI9_PF: u32 = 0x00000050;
pub const SYSCFG_EXTICR3_EXTI10_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR3_EXTI10_PB: u32 = 0x00000100;
pub const SYSCFG_EXTICR3_EXTI10_PC: u32 = 0x00000200;
pub const SYSCFG_EXTICR3_EXTI10_PD: u32 = 0x00000300;
pub const SYSCFG_EXTICR3_EXTI10_PE: u32 = 0x00000400;
pub const SYSCFG_EXTICR3_EXTI10_PF: u32 = 0x00000500;
pub const SYSCFG_EXTICR3_EXTI11_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR3_EXTI11_PB: u32 = 0x00001000;
pub const SYSCFG_EXTICR3_EXTI11_PC: u32 = 0x00002000;
pub const SYSCFG_EXTICR3_EXTI11_PD: u32 = 0x00003000;
pub const SYSCFG_EXTICR3_EXTI11_PE: u32 = 0x00004000;
pub const SYSCFG_EXTICR4_EXTI12_Pos: u32 = 0;
pub const SYSCFG_EXTICR4_EXTI12_Msk: u32 = 0xF << SYSCFG_EXTICR4_EXTI12_Pos;
pub const SYSCFG_EXTICR4_EXTI12: u32 = SYSCFG_EXTICR4_EXTI12_Msk;
pub const SYSCFG_EXTICR4_EXTI13_Pos: u32 = 4;
pub const SYSCFG_EXTICR4_EXTI13_Msk: u32 = 0xF << SYSCFG_EXTICR4_EXTI13_Pos;
pub const SYSCFG_EXTICR4_EXTI13: u32 = SYSCFG_EXTICR4_EXTI13_Msk;
pub const SYSCFG_EXTICR4_EXTI14_Pos: u32 = 8;
pub const SYSCFG_EXTICR4_EXTI14_Msk: u32 = 0xF << SYSCFG_EXTICR4_EXTI14_Pos;
pub const SYSCFG_EXTICR4_EXTI14: u32 = SYSCFG_EXTICR4_EXTI14_Msk;
pub const SYSCFG_EXTICR4_EXTI15_Pos: u32 = 12;
pub const SYSCFG_EXTICR4_EXTI15_Msk: u32 = 0xF << SYSCFG_EXTICR4_EXTI15_Pos;
pub const SYSCFG_EXTICR4_EXTI15: u32 = SYSCFG_EXTICR4_EXTI15_Msk;
pub const SYSCFG_EXTICR4_EXTI12_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR4_EXTI12_PB: u32 = 0x00000001;
pub const SYSCFG_EXTICR4_EXTI12_PC: u32 = 0x00000002;
pub const SYSCFG_EXTICR4_EXTI12_PD: u32 = 0x00000003;
pub const SYSCFG_EXTICR4_EXTI12_PE: u32 = 0x00000004;
pub const SYSCFG_EXTICR4_EXTI13_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR4_EXTI13_PB: u32 = 0x00000010;
pub const SYSCFG_EXTICR4_EXTI13_PC: u32 = 0x00000020;
pub const SYSCFG_EXTICR4_EXTI13_PD: u32 = 0x00000030;
pub const SYSCFG_EXTICR4_EXTI13_PE: u32 = 0x00000040;
pub const SYSCFG_EXTICR4_EXTI14_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR4_EXTI14_PB: u32 = 0x00000100;
pub const SYSCFG_EXTICR4_EXTI14_PC: u32 = 0x00000200;
pub const SYSCFG_EXTICR4_EXTI14_PD: u32 = 0x00000300;
pub const SYSCFG_EXTICR4_EXTI14_PE: u32 = 0x00000400;
pub const SYSCFG_EXTICR4_EXTI15_PA: u32 = 0x00000000;
pub const SYSCFG_EXTICR4_EXTI15_PB: u32 = 0x00001000;
pub const SYSCFG_EXTICR4_EXTI15_PC: u32 = 0x00002000;
pub const SYSCFG_EXTICR4_EXTI15_PD: u32 = 0x00003000;
pub const SYSCFG_EXTICR4_EXTI15_PE: u32 = 0x00004000;
pub const SYSCFG_CFGR2_LOCKUP_LOCK_Pos: u32 = 0;
pub const SYSCFG_CFGR2_LOCKUP_LOCK_Msk: u32 = 0x1 << SYSCFG_CFGR2_LOCKUP_LOCK_Pos;
pub const SYSCFG_CFGR2_LOCKUP_LOCK: u32 = SYSCFG_CFGR2_LOCKUP_LOCK_Msk;
pub const SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos: u32 = 1;
pub const SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk: u32 = 0x1 << SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos;
pub const SYSCFG_CFGR2_SRAM_PARITY_LOCK: u32 = SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk;
pub const SYSCFG_CFGR2_PVD_LOCK_Pos: u32 = 2;
pub const SYSCFG_CFGR2_PVD_LOCK_Msk: u32 = 0x1 << SYSCFG_CFGR2_PVD_LOCK_Pos;
pub const SYSCFG_CFGR2_PVD_LOCK: u32 = SYSCFG_CFGR2_PVD_LOCK_Msk;
pub const SYSCFG_CFGR2_BYP_ADDR_PAR_Pos: u32 = 4;
pub const SYSCFG_CFGR2_BYP_ADDR_PAR_Msk: u32 = 0x1 << SYSCFG_CFGR2_BYP_ADDR_PAR_Pos;
pub const SYSCFG_CFGR2_BYP_ADDR_PAR: u32 = SYSCFG_CFGR2_BYP_ADDR_PAR_Msk;
pub const SYSCFG_CFGR2_SRAM_PE_Pos: u32 = 8;
pub const SYSCFG_CFGR2_SRAM_PE_Msk: u32 = 0x1 << SYSCFG_CFGR2_SRAM_PE_Pos;
pub const SYSCFG_CFGR2_SRAM_PE: u32 = SYSCFG_CFGR2_SRAM_PE_Msk;
pub const SYSCFG_CFGR3_DMA_RMP_Pos: u32 = 0;
pub const SYSCFG_CFGR3_DMA_RMP_Msk: u32 = 0x3FF << SYSCFG_CFGR3_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_DMA_RMP: u32 = SYSCFG_CFGR3_DMA_RMP_Msk;
pub const SYSCFG_CFGR3_SPI1_RX_DMA_RMP_Pos: u32 = 0;
pub const SYSCFG_CFGR3_SPI1_RX_DMA_RMP_Msk: u32 = 0x3 << SYSCFG_CFGR3_SPI1_RX_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_SPI1_RX_DMA_RMP: u32 = SYSCFG_CFGR3_SPI1_RX_DMA_RMP_Msk;
pub const SYSCFG_CFGR3_SPI1_RX_DMA_RMP_0: u32 = 0x1 << SYSCFG_CFGR3_SPI1_RX_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_SPI1_RX_DMA_RMP_1: u32 = 0x2 << SYSCFG_CFGR3_SPI1_RX_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_SPI1_TX_DMA_RMP_Pos: u32 = 2;
pub const SYSCFG_CFGR3_SPI1_TX_DMA_RMP_Msk: u32 = 0x3 << SYSCFG_CFGR3_SPI1_TX_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_SPI1_TX_DMA_RMP: u32 = SYSCFG_CFGR3_SPI1_TX_DMA_RMP_Msk;
pub const SYSCFG_CFGR3_SPI1_TX_DMA_RMP_0: u32 = 0x1 << SYSCFG_CFGR3_SPI1_TX_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_SPI1_TX_DMA_RMP_1: u32 = 0x2 << SYSCFG_CFGR3_SPI1_TX_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_I2C1_RX_DMA_RMP_Pos: u32 = 4;
pub const SYSCFG_CFGR3_I2C1_RX_DMA_RMP_Msk: u32 = 0x3 << SYSCFG_CFGR3_I2C1_RX_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_I2C1_RX_DMA_RMP: u32 = SYSCFG_CFGR3_I2C1_RX_DMA_RMP_Msk;
pub const SYSCFG_CFGR3_I2C1_RX_DMA_RMP_0: u32 = 0x1 << SYSCFG_CFGR3_I2C1_RX_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_I2C1_RX_DMA_RMP_1: u32 = 0x2 << SYSCFG_CFGR3_I2C1_RX_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_I2C1_TX_DMA_RMP_Pos: u32 = 6;
pub const SYSCFG_CFGR3_I2C1_TX_DMA_RMP_Msk: u32 = 0x3 << SYSCFG_CFGR3_I2C1_TX_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_I2C1_TX_DMA_RMP: u32 = SYSCFG_CFGR3_I2C1_TX_DMA_RMP_Msk;
pub const SYSCFG_CFGR3_I2C1_TX_DMA_RMP_0: u32 = 0x1 << SYSCFG_CFGR3_I2C1_TX_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_I2C1_TX_DMA_RMP_1: u32 = 0x2 << SYSCFG_CFGR3_I2C1_TX_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_ADC2_DMA_RMP_Pos: u32 = 8;
pub const SYSCFG_CFGR3_ADC2_DMA_RMP_Msk: u32 = 0x3 << SYSCFG_CFGR3_ADC2_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_ADC2_DMA_RMP: u32 = SYSCFG_CFGR3_ADC2_DMA_RMP_Msk;
pub const SYSCFG_CFGR3_ADC2_DMA_RMP_0: u32 = 0x1 << SYSCFG_CFGR3_ADC2_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_ADC2_DMA_RMP_1: u32 = 0x2 << SYSCFG_CFGR3_ADC2_DMA_RMP_Pos;
pub const SYSCFG_CFGR3_TRIGGER_RMP_Pos: u32 = 16;
pub const SYSCFG_CFGR3_TRIGGER_RMP_Msk: u32 = 0x3 << SYSCFG_CFGR3_TRIGGER_RMP_Pos;
pub const SYSCFG_CFGR3_TRIGGER_RMP: u32 = SYSCFG_CFGR3_TRIGGER_RMP_Msk;
pub const SYSCFG_CFGR3_DAC1_TRG3_RMP_Pos: u32 = 16;
pub const SYSCFG_CFGR3_DAC1_TRG3_RMP_Msk: u32 = 0x1 << SYSCFG_CFGR3_DAC1_TRG3_RMP_Pos;
pub const SYSCFG_CFGR3_DAC1_TRG3_RMP: u32 = SYSCFG_CFGR3_DAC1_TRG3_RMP_Msk;
pub const SYSCFG_CFGR3_DAC1_TRG5_RMP_Pos: u32 = 17;
pub const SYSCFG_CFGR3_DAC1_TRG5_RMP_Msk: u32 = 0x1 << SYSCFG_CFGR3_DAC1_TRG5_RMP_Pos;
pub const SYSCFG_CFGR3_DAC1_TRG5_RMP: u32 = SYSCFG_CFGR3_DAC1_TRG5_RMP_Msk;
pub const TIM_CR1_CEN_Pos: u32 = 0;
pub const TIM_CR1_CEN_Msk: u32 = 0x1 << TIM_CR1_CEN_Pos;
pub const TIM_CR1_CEN: u32 = TIM_CR1_CEN_Msk;
pub const TIM_CR1_UDIS_Pos: u32 = 1;
pub const TIM_CR1_UDIS_Msk: u32 = 0x1 << TIM_CR1_UDIS_Pos;
pub const TIM_CR1_UDIS: u32 = TIM_CR1_UDIS_Msk;
pub const TIM_CR1_URS_Pos: u32 = 2;
pub const TIM_CR1_URS_Msk: u32 = 0x1 << TIM_CR1_URS_Pos;
pub const TIM_CR1_URS: u32 = TIM_CR1_URS_Msk;
pub const TIM_CR1_OPM_Pos: u32 = 3;
pub const TIM_CR1_OPM_Msk: u32 = 0x1 << TIM_CR1_OPM_Pos;
pub const TIM_CR1_OPM: u32 = TIM_CR1_OPM_Msk;
pub const TIM_CR1_DIR_Pos: u32 = 4;
pub const TIM_CR1_DIR_Msk: u32 = 0x1 << TIM_CR1_DIR_Pos;
pub const TIM_CR1_DIR: u32 = TIM_CR1_DIR_Msk;
pub const TIM_CR1_CMS_Pos: u32 = 5;
pub const TIM_CR1_CMS_Msk: u32 = 0x3 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_CMS: u32 = TIM_CR1_CMS_Msk;
pub const TIM_CR1_CMS_0: u32 = 0x1 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_CMS_1: u32 = 0x2 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_ARPE_Pos: u32 = 7;
pub const TIM_CR1_ARPE_Msk: u32 = 0x1 << TIM_CR1_ARPE_Pos;
pub const TIM_CR1_ARPE: u32 = TIM_CR1_ARPE_Msk;
pub const TIM_CR1_CKD_Pos: u32 = 8;
pub const TIM_CR1_CKD_Msk: u32 = 0x3 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_CKD: u32 = TIM_CR1_CKD_Msk;
pub const TIM_CR1_CKD_0: u32 = 0x1 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_CKD_1: u32 = 0x2 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_UIFREMAP_Pos: u32 = 11;
pub const TIM_CR1_UIFREMAP_Msk: u32 = 0x1 << TIM_CR1_UIFREMAP_Pos;
pub const TIM_CR1_UIFREMAP: u32 = TIM_CR1_UIFREMAP_Msk;
pub const TIM_CR2_CCPC_Pos: u32 = 0;
pub const TIM_CR2_CCPC_Msk: u32 = 0x1 << TIM_CR2_CCPC_Pos;
pub const TIM_CR2_CCPC: u32 = TIM_CR2_CCPC_Msk;
pub const TIM_CR2_CCUS_Pos: u32 = 2;
pub const TIM_CR2_CCUS_Msk: u32 = 0x1 << TIM_CR2_CCUS_Pos;
pub const TIM_CR2_CCUS: u32 = TIM_CR2_CCUS_Msk;
pub const TIM_CR2_CCDS_Pos: u32 = 3;
pub const TIM_CR2_CCDS_Msk: u32 = 0x1 << TIM_CR2_CCDS_Pos;
pub const TIM_CR2_CCDS: u32 = TIM_CR2_CCDS_Msk;
pub const TIM_CR2_MMS_Pos: u32 = 4;
pub const TIM_CR2_MMS_Msk: u32 = 0x7 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS: u32 = TIM_CR2_MMS_Msk;
pub const TIM_CR2_MMS_0: u32 = 0x1 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_1: u32 = 0x2 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_2: u32 = 0x4 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_TI1S_Pos: u32 = 7;
pub const TIM_CR2_TI1S_Msk: u32 = 0x1 << TIM_CR2_TI1S_Pos;
pub const TIM_CR2_TI1S: u32 = TIM_CR2_TI1S_Msk;
pub const TIM_CR2_OIS1_Pos: u32 = 8;
pub const TIM_CR2_OIS1_Msk: u32 = 0x1 << TIM_CR2_OIS1_Pos;
pub const TIM_CR2_OIS1: u32 = TIM_CR2_OIS1_Msk;
pub const TIM_CR2_OIS1N_Pos: u32 = 9;
pub const TIM_CR2_OIS1N_Msk: u32 = 0x1 << TIM_CR2_OIS1N_Pos;
pub const TIM_CR2_OIS1N: u32 = TIM_CR2_OIS1N_Msk;
pub const TIM_CR2_OIS2_Pos: u32 = 10;
pub const TIM_CR2_OIS2_Msk: u32 = 0x1 << TIM_CR2_OIS2_Pos;
pub const TIM_CR2_OIS2: u32 = TIM_CR2_OIS2_Msk;
pub const TIM_CR2_OIS2N_Pos: u32 = 11;
pub const TIM_CR2_OIS2N_Msk: u32 = 0x1 << TIM_CR2_OIS2N_Pos;
pub const TIM_CR2_OIS2N: u32 = TIM_CR2_OIS2N_Msk;
pub const TIM_CR2_OIS3_Pos: u32 = 12;
pub const TIM_CR2_OIS3_Msk: u32 = 0x1 << TIM_CR2_OIS3_Pos;
pub const TIM_CR2_OIS3: u32 = TIM_CR2_OIS3_Msk;
pub const TIM_CR2_OIS3N_Pos: u32 = 13;
pub const TIM_CR2_OIS3N_Msk: u32 = 0x1 << TIM_CR2_OIS3N_Pos;
pub const TIM_CR2_OIS3N: u32 = TIM_CR2_OIS3N_Msk;
pub const TIM_CR2_OIS4_Pos: u32 = 14;
pub const TIM_CR2_OIS4_Msk: u32 = 0x1 << TIM_CR2_OIS4_Pos;
pub const TIM_CR2_OIS4: u32 = TIM_CR2_OIS4_Msk;
pub const TIM_CR2_OIS5_Pos: u32 = 16;
pub const TIM_CR2_OIS5_Msk: u32 = 0x1 << TIM_CR2_OIS5_Pos;
pub const TIM_CR2_OIS5: u32 = TIM_CR2_OIS5_Msk;
pub const TIM_CR2_OIS6_Pos: u32 = 18;
pub const TIM_CR2_OIS6_Msk: u32 = 0x1 << TIM_CR2_OIS6_Pos;
pub const TIM_CR2_OIS6: u32 = TIM_CR2_OIS6_Msk;
pub const TIM_CR2_MMS2_Pos: u32 = 20;
pub const TIM_CR2_MMS2_Msk: u32 = 0xF << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2: u32 = TIM_CR2_MMS2_Msk;
pub const TIM_CR2_MMS2_0: u32 = 0x1 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_1: u32 = 0x2 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_2: u32 = 0x4 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_3: u32 = 0x8 << TIM_CR2_MMS2_Pos;
pub const TIM_SMCR_SMS_Pos: u32 = 0;
pub const TIM_SMCR_SMS_Msk: u32 = 0x10007 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS: u32 = TIM_SMCR_SMS_Msk;
pub const TIM_SMCR_SMS_0: u32 = 0x00000001;
pub const TIM_SMCR_SMS_1: u32 = 0x00000002;
pub const TIM_SMCR_SMS_2: u32 = 0x00000004;
pub const TIM_SMCR_SMS_3: u32 = 0x00010000;
pub const TIM_SMCR_OCCS_Pos: u32 = 3;
pub const TIM_SMCR_OCCS_Msk: u32 = 0x1 << TIM_SMCR_OCCS_Pos;
pub const TIM_SMCR_OCCS: u32 = TIM_SMCR_OCCS_Msk;
pub const TIM_SMCR_TS_Pos: u32 = 4;
pub const TIM_SMCR_TS_Msk: u32 = 0x7 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS: u32 = TIM_SMCR_TS_Msk;
pub const TIM_SMCR_TS_0: u32 = 0x1 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_1: u32 = 0x2 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_2: u32 = 0x4 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_MSM_Pos: u32 = 7;
pub const TIM_SMCR_MSM_Msk: u32 = 0x1 << TIM_SMCR_MSM_Pos;
pub const TIM_SMCR_MSM: u32 = TIM_SMCR_MSM_Msk;
pub const TIM_SMCR_ETF_Pos: u32 = 8;
pub const TIM_SMCR_ETF_Msk: u32 = 0xF << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF: u32 = TIM_SMCR_ETF_Msk;
pub const TIM_SMCR_ETF_0: u32 = 0x1 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_1: u32 = 0x2 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_2: u32 = 0x4 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_3: u32 = 0x8 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETPS_Pos: u32 = 12;
pub const TIM_SMCR_ETPS_Msk: u32 = 0x3 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ETPS: u32 = TIM_SMCR_ETPS_Msk;
pub const TIM_SMCR_ETPS_0: u32 = 0x1 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ETPS_1: u32 = 0x2 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ECE_Pos: u32 = 14;
pub const TIM_SMCR_ECE_Msk: u32 = 0x1 << TIM_SMCR_ECE_Pos;
pub const TIM_SMCR_ECE: u32 = TIM_SMCR_ECE_Msk;
pub const TIM_SMCR_ETP_Pos: u32 = 15;
pub const TIM_SMCR_ETP_Msk: u32 = 0x1 << TIM_SMCR_ETP_Pos;
pub const TIM_SMCR_ETP: u32 = TIM_SMCR_ETP_Msk;
pub const TIM_DIER_UIE_Pos: u32 = 0;
pub const TIM_DIER_UIE_Msk: u32 = 0x1 << TIM_DIER_UIE_Pos;
pub const TIM_DIER_UIE: u32 = TIM_DIER_UIE_Msk;
pub const TIM_DIER_CC1IE_Pos: u32 = 1;
pub const TIM_DIER_CC1IE_Msk: u32 = 0x1 << TIM_DIER_CC1IE_Pos;
pub const TIM_DIER_CC1IE: u32 = TIM_DIER_CC1IE_Msk;
pub const TIM_DIER_CC2IE_Pos: u32 = 2;
pub const TIM_DIER_CC2IE_Msk: u32 = 0x1 << TIM_DIER_CC2IE_Pos;
pub const TIM_DIER_CC2IE: u32 = TIM_DIER_CC2IE_Msk;
pub const TIM_DIER_CC3IE_Pos: u32 = 3;
pub const TIM_DIER_CC3IE_Msk: u32 = 0x1 << TIM_DIER_CC3IE_Pos;
pub const TIM_DIER_CC3IE: u32 = TIM_DIER_CC3IE_Msk;
pub const TIM_DIER_CC4IE_Pos: u32 = 4;
pub const TIM_DIER_CC4IE_Msk: u32 = 0x1 << TIM_DIER_CC4IE_Pos;
pub const TIM_DIER_CC4IE: u32 = TIM_DIER_CC4IE_Msk;
pub const TIM_DIER_COMIE_Pos: u32 = 5;
pub const TIM_DIER_COMIE_Msk: u32 = 0x1 << TIM_DIER_COMIE_Pos;
pub const TIM_DIER_COMIE: u32 = TIM_DIER_COMIE_Msk;
pub const TIM_DIER_TIE_Pos: u32 = 6;
pub const TIM_DIER_TIE_Msk: u32 = 0x1 << TIM_DIER_TIE_Pos;
pub const TIM_DIER_TIE: u32 = TIM_DIER_TIE_Msk;
pub const TIM_DIER_BIE_Pos: u32 = 7;
pub const TIM_DIER_BIE_Msk: u32 = 0x1 << TIM_DIER_BIE_Pos;
pub const TIM_DIER_BIE: u32 = TIM_DIER_BIE_Msk;
pub const TIM_DIER_UDE_Pos: u32 = 8;
pub const TIM_DIER_UDE_Msk: u32 = 0x1 << TIM_DIER_UDE_Pos;
pub const TIM_DIER_UDE: u32 = TIM_DIER_UDE_Msk;
pub const TIM_DIER_CC1DE_Pos: u32 = 9;
pub const TIM_DIER_CC1DE_Msk: u32 = 0x1 << TIM_DIER_CC1DE_Pos;
pub const TIM_DIER_CC1DE: u32 = TIM_DIER_CC1DE_Msk;
pub const TIM_DIER_CC2DE_Pos: u32 = 10;
pub const TIM_DIER_CC2DE_Msk: u32 = 0x1 << TIM_DIER_CC2DE_Pos;
pub const TIM_DIER_CC2DE: u32 = TIM_DIER_CC2DE_Msk;
pub const TIM_DIER_CC3DE_Pos: u32 = 11;
pub const TIM_DIER_CC3DE_Msk: u32 = 0x1 << TIM_DIER_CC3DE_Pos;
pub const TIM_DIER_CC3DE: u32 = TIM_DIER_CC3DE_Msk;
pub const TIM_DIER_CC4DE_Pos: u32 = 12;
pub const TIM_DIER_CC4DE_Msk: u32 = 0x1 << TIM_DIER_CC4DE_Pos;
pub const TIM_DIER_CC4DE: u32 = TIM_DIER_CC4DE_Msk;
pub const TIM_DIER_COMDE_Pos: u32 = 13;
pub const TIM_DIER_COMDE_Msk: u32 = 0x1 << TIM_DIER_COMDE_Pos;
pub const TIM_DIER_COMDE: u32 = TIM_DIER_COMDE_Msk;
pub const TIM_DIER_TDE_Pos: u32 = 14;
pub const TIM_DIER_TDE_Msk: u32 = 0x1 << TIM_DIER_TDE_Pos;
pub const TIM_DIER_TDE: u32 = TIM_DIER_TDE_Msk;
pub const TIM_SR_UIF_Pos: u32 = 0;
pub const TIM_SR_UIF_Msk: u32 = 0x1 << TIM_SR_UIF_Pos;
pub const TIM_SR_UIF: u32 = TIM_SR_UIF_Msk;
pub const TIM_SR_CC1IF_Pos: u32 = 1;
pub const TIM_SR_CC1IF_Msk: u32 = 0x1 << TIM_SR_CC1IF_Pos;
pub const TIM_SR_CC1IF: u32 = TIM_SR_CC1IF_Msk;
pub const TIM_SR_CC2IF_Pos: u32 = 2;
pub const TIM_SR_CC2IF_Msk: u32 = 0x1 << TIM_SR_CC2IF_Pos;
pub const TIM_SR_CC2IF: u32 = TIM_SR_CC2IF_Msk;
pub const TIM_SR_CC3IF_Pos: u32 = 3;
pub const TIM_SR_CC3IF_Msk: u32 = 0x1 << TIM_SR_CC3IF_Pos;
pub const TIM_SR_CC3IF: u32 = TIM_SR_CC3IF_Msk;
pub const TIM_SR_CC4IF_Pos: u32 = 4;
pub const TIM_SR_CC4IF_Msk: u32 = 0x1 << TIM_SR_CC4IF_Pos;
pub const TIM_SR_CC4IF: u32 = TIM_SR_CC4IF_Msk;
pub const TIM_SR_COMIF_Pos: u32 = 5;
pub const TIM_SR_COMIF_Msk: u32 = 0x1 << TIM_SR_COMIF_Pos;
pub const TIM_SR_COMIF: u32 = TIM_SR_COMIF_Msk;
pub const TIM_SR_TIF_Pos: u32 = 6;
pub const TIM_SR_TIF_Msk: u32 = 0x1 << TIM_SR_TIF_Pos;
pub const TIM_SR_TIF: u32 = TIM_SR_TIF_Msk;
pub const TIM_SR_BIF_Pos: u32 = 7;
pub const TIM_SR_BIF_Msk: u32 = 0x1 << TIM_SR_BIF_Pos;
pub const TIM_SR_BIF: u32 = TIM_SR_BIF_Msk;
pub const TIM_SR_B2IF_Pos: u32 = 8;
pub const TIM_SR_B2IF_Msk: u32 = 0x1 << TIM_SR_B2IF_Pos;
pub const TIM_SR_B2IF: u32 = TIM_SR_B2IF_Msk;
pub const TIM_SR_CC1OF_Pos: u32 = 9;
pub const TIM_SR_CC1OF_Msk: u32 = 0x1 << TIM_SR_CC1OF_Pos;
pub const TIM_SR_CC1OF: u32 = TIM_SR_CC1OF_Msk;
pub const TIM_SR_CC2OF_Pos: u32 = 10;
pub const TIM_SR_CC2OF_Msk: u32 = 0x1 << TIM_SR_CC2OF_Pos;
pub const TIM_SR_CC2OF: u32 = TIM_SR_CC2OF_Msk;
pub const TIM_SR_CC3OF_Pos: u32 = 11;
pub const TIM_SR_CC3OF_Msk: u32 = 0x1 << TIM_SR_CC3OF_Pos;
pub const TIM_SR_CC3OF: u32 = TIM_SR_CC3OF_Msk;
pub const TIM_SR_CC4OF_Pos: u32 = 12;
pub const TIM_SR_CC4OF_Msk: u32 = 0x1 << TIM_SR_CC4OF_Pos;
pub const TIM_SR_CC4OF: u32 = TIM_SR_CC4OF_Msk;
pub const TIM_SR_CC5IF_Pos: u32 = 16;
pub const TIM_SR_CC5IF_Msk: u32 = 0x1 << TIM_SR_CC5IF_Pos;
pub const TIM_SR_CC5IF: u32 = TIM_SR_CC5IF_Msk;
pub const TIM_SR_CC6IF_Pos: u32 = 17;
pub const TIM_SR_CC6IF_Msk: u32 = 0x1 << TIM_SR_CC6IF_Pos;
pub const TIM_SR_CC6IF: u32 = TIM_SR_CC6IF_Msk;
pub const TIM_EGR_UG_Pos: u32 = 0;
pub const TIM_EGR_UG_Msk: u32 = 0x1 << TIM_EGR_UG_Pos;
pub const TIM_EGR_UG: u32 = TIM_EGR_UG_Msk;
pub const TIM_EGR_CC1G_Pos: u32 = 1;
pub const TIM_EGR_CC1G_Msk: u32 = 0x1 << TIM_EGR_CC1G_Pos;
pub const TIM_EGR_CC1G: u32 = TIM_EGR_CC1G_Msk;
pub const TIM_EGR_CC2G_Pos: u32 = 2;
pub const TIM_EGR_CC2G_Msk: u32 = 0x1 << TIM_EGR_CC2G_Pos;
pub const TIM_EGR_CC2G: u32 = TIM_EGR_CC2G_Msk;
pub const TIM_EGR_CC3G_Pos: u32 = 3;
pub const TIM_EGR_CC3G_Msk: u32 = 0x1 << TIM_EGR_CC3G_Pos;
pub const TIM_EGR_CC3G: u32 = TIM_EGR_CC3G_Msk;
pub const TIM_EGR_CC4G_Pos: u32 = 4;
pub const TIM_EGR_CC4G_Msk: u32 = 0x1 << TIM_EGR_CC4G_Pos;
pub const TIM_EGR_CC4G: u32 = TIM_EGR_CC4G_Msk;
pub const TIM_EGR_COMG_Pos: u32 = 5;
pub const TIM_EGR_COMG_Msk: u32 = 0x1 << TIM_EGR_COMG_Pos;
pub const TIM_EGR_COMG: u32 = TIM_EGR_COMG_Msk;
pub const TIM_EGR_TG_Pos: u32 = 6;
pub const TIM_EGR_TG_Msk: u32 = 0x1 << TIM_EGR_TG_Pos;
pub const TIM_EGR_TG: u32 = TIM_EGR_TG_Msk;
pub const TIM_EGR_BG_Pos: u32 = 7;
pub const TIM_EGR_BG_Msk: u32 = 0x1 << TIM_EGR_BG_Pos;
pub const TIM_EGR_BG: u32 = TIM_EGR_BG_Msk;
pub const TIM_EGR_B2G_Pos: u32 = 8;
pub const TIM_EGR_B2G_Msk: u32 = 0x1 << TIM_EGR_B2G_Pos;
pub const TIM_EGR_B2G: u32 = TIM_EGR_B2G_Msk;
pub const TIM_CCMR1_CC1S_Pos: u32 = 0;
pub const TIM_CCMR1_CC1S_Msk: u32 = 0x3 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_CC1S: u32 = TIM_CCMR1_CC1S_Msk;
pub const TIM_CCMR1_CC1S_0: u32 = 0x1 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_CC1S_1: u32 = 0x2 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_OC1FE_Pos: u32 = 2;
pub const TIM_CCMR1_OC1FE_Msk: u32 = 0x1 << TIM_CCMR1_OC1FE_Pos;
pub const TIM_CCMR1_OC1FE: u32 = TIM_CCMR1_OC1FE_Msk;
pub const TIM_CCMR1_OC1PE_Pos: u32 = 3;
pub const TIM_CCMR1_OC1PE_Msk: u32 = 0x1 << TIM_CCMR1_OC1PE_Pos;
pub const TIM_CCMR1_OC1PE: u32 = TIM_CCMR1_OC1PE_Msk;
pub const TIM_CCMR1_OC1M_Pos: u32 = 4;
pub const TIM_CCMR1_OC1M_Msk: u32 = 0x1007 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M: u32 = TIM_CCMR1_OC1M_Msk;
pub const TIM_CCMR1_OC1M_0: u32 = 0x00000010;
pub const TIM_CCMR1_OC1M_1: u32 = 0x00000020;
pub const TIM_CCMR1_OC1M_2: u32 = 0x00000040;
pub const TIM_CCMR1_OC1M_3: u32 = 0x00010000;
pub const TIM_CCMR1_OC1CE_Pos: u32 = 7;
pub const TIM_CCMR1_OC1CE_Msk: u32 = 0x1 << TIM_CCMR1_OC1CE_Pos;
pub const TIM_CCMR1_OC1CE: u32 = TIM_CCMR1_OC1CE_Msk;
pub const TIM_CCMR1_CC2S_Pos: u32 = 8;
pub const TIM_CCMR1_CC2S_Msk: u32 = 0x3 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_CC2S: u32 = TIM_CCMR1_CC2S_Msk;
pub const TIM_CCMR1_CC2S_0: u32 = 0x1 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_CC2S_1: u32 = 0x2 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_OC2FE_Pos: u32 = 10;
pub const TIM_CCMR1_OC2FE_Msk: u32 = 0x1 << TIM_CCMR1_OC2FE_Pos;
pub const TIM_CCMR1_OC2FE: u32 = TIM_CCMR1_OC2FE_Msk;
pub const TIM_CCMR1_OC2PE_Pos: u32 = 11;
pub const TIM_CCMR1_OC2PE_Msk: u32 = 0x1 << TIM_CCMR1_OC2PE_Pos;
pub const TIM_CCMR1_OC2PE: u32 = TIM_CCMR1_OC2PE_Msk;
pub const TIM_CCMR1_OC2M_Pos: u32 = 12;
pub const TIM_CCMR1_OC2M_Msk: u32 = 0x1007 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M: u32 = TIM_CCMR1_OC2M_Msk;
pub const TIM_CCMR1_OC2M_0: u32 = 0x00001000;
pub const TIM_CCMR1_OC2M_1: u32 = 0x00002000;
pub const TIM_CCMR1_OC2M_2: u32 = 0x00004000;
pub const TIM_CCMR1_OC2M_3: u32 = 0x01000000;
pub const TIM_CCMR1_OC2CE_Pos: u32 = 15;
pub const TIM_CCMR1_OC2CE_Msk: u32 = 0x1 << TIM_CCMR1_OC2CE_Pos;
pub const TIM_CCMR1_OC2CE: u32 = TIM_CCMR1_OC2CE_Msk;
pub const TIM_CCMR1_IC1PSC_Pos: u32 = 2;
pub const TIM_CCMR1_IC1PSC_Msk: u32 = 0x3 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1PSC: u32 = TIM_CCMR1_IC1PSC_Msk;
pub const TIM_CCMR1_IC1PSC_0: u32 = 0x1 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1PSC_1: u32 = 0x2 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1F_Pos: u32 = 4;
pub const TIM_CCMR1_IC1F_Msk: u32 = 0xF << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F: u32 = TIM_CCMR1_IC1F_Msk;
pub const TIM_CCMR1_IC1F_0: u32 = 0x1 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_1: u32 = 0x2 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_2: u32 = 0x4 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_3: u32 = 0x8 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC2PSC_Pos: u32 = 10;
pub const TIM_CCMR1_IC2PSC_Msk: u32 = 0x3 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2PSC: u32 = TIM_CCMR1_IC2PSC_Msk;
pub const TIM_CCMR1_IC2PSC_0: u32 = 0x1 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2PSC_1: u32 = 0x2 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2F_Pos: u32 = 12;
pub const TIM_CCMR1_IC2F_Msk: u32 = 0xF << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F: u32 = TIM_CCMR1_IC2F_Msk;
pub const TIM_CCMR1_IC2F_0: u32 = 0x1 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_1: u32 = 0x2 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_2: u32 = 0x4 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_3: u32 = 0x8 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR2_CC3S_Pos: u32 = 0;
pub const TIM_CCMR2_CC3S_Msk: u32 = 0x3 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_CC3S: u32 = TIM_CCMR2_CC3S_Msk;
pub const TIM_CCMR2_CC3S_0: u32 = 0x1 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_CC3S_1: u32 = 0x2 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_OC3FE_Pos: u32 = 2;
pub const TIM_CCMR2_OC3FE_Msk: u32 = 0x1 << TIM_CCMR2_OC3FE_Pos;
pub const TIM_CCMR2_OC3FE: u32 = TIM_CCMR2_OC3FE_Msk;
pub const TIM_CCMR2_OC3PE_Pos: u32 = 3;
pub const TIM_CCMR2_OC3PE_Msk: u32 = 0x1 << TIM_CCMR2_OC3PE_Pos;
pub const TIM_CCMR2_OC3PE: u32 = TIM_CCMR2_OC3PE_Msk;
pub const TIM_CCMR2_OC3M_Pos: u32 = 4;
pub const TIM_CCMR2_OC3M_Msk: u32 = 0x1007 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M: u32 = TIM_CCMR2_OC3M_Msk;
pub const TIM_CCMR2_OC3M_0: u32 = 0x00000010;
pub const TIM_CCMR2_OC3M_1: u32 = 0x00000020;
pub const TIM_CCMR2_OC3M_2: u32 = 0x00000040;
pub const TIM_CCMR2_OC3M_3: u32 = 0x00010000;
pub const TIM_CCMR2_OC3CE_Pos: u32 = 7;
pub const TIM_CCMR2_OC3CE_Msk: u32 = 0x1 << TIM_CCMR2_OC3CE_Pos;
pub const TIM_CCMR2_OC3CE: u32 = TIM_CCMR2_OC3CE_Msk;
pub const TIM_CCMR2_CC4S_Pos: u32 = 8;
pub const TIM_CCMR2_CC4S_Msk: u32 = 0x3 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_CC4S: u32 = TIM_CCMR2_CC4S_Msk;
pub const TIM_CCMR2_CC4S_0: u32 = 0x1 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_CC4S_1: u32 = 0x2 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_OC4FE_Pos: u32 = 10;
pub const TIM_CCMR2_OC4FE_Msk: u32 = 0x1 << TIM_CCMR2_OC4FE_Pos;
pub const TIM_CCMR2_OC4FE: u32 = TIM_CCMR2_OC4FE_Msk;
pub const TIM_CCMR2_OC4PE_Pos: u32 = 11;
pub const TIM_CCMR2_OC4PE_Msk: u32 = 0x1 << TIM_CCMR2_OC4PE_Pos;
pub const TIM_CCMR2_OC4PE: u32 = TIM_CCMR2_OC4PE_Msk;
pub const TIM_CCMR2_OC4M_Pos: u32 = 12;
pub const TIM_CCMR2_OC4M_Msk: u32 = 0x1007 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M: u32 = TIM_CCMR2_OC4M_Msk;
pub const TIM_CCMR2_OC4M_0: u32 = 0x00001000;
pub const TIM_CCMR2_OC4M_1: u32 = 0x00002000;
pub const TIM_CCMR2_OC4M_2: u32 = 0x00004000;
pub const TIM_CCMR2_OC4M_3: u32 = 0x01000000;
pub const TIM_CCMR2_OC4CE_Pos: u32 = 15;
pub const TIM_CCMR2_OC4CE_Msk: u32 = 0x1 << TIM_CCMR2_OC4CE_Pos;
pub const TIM_CCMR2_OC4CE: u32 = TIM_CCMR2_OC4CE_Msk;
pub const TIM_CCMR2_IC3PSC_Pos: u32 = 2;
pub const TIM_CCMR2_IC3PSC_Msk: u32 = 0x3 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3PSC: u32 = TIM_CCMR2_IC3PSC_Msk;
pub const TIM_CCMR2_IC3PSC_0: u32 = 0x1 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3PSC_1: u32 = 0x2 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3F_Pos: u32 = 4;
pub const TIM_CCMR2_IC3F_Msk: u32 = 0xF << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F: u32 = TIM_CCMR2_IC3F_Msk;
pub const TIM_CCMR2_IC3F_0: u32 = 0x1 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_1: u32 = 0x2 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_2: u32 = 0x4 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_3: u32 = 0x8 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC4PSC_Pos: u32 = 10;
pub const TIM_CCMR2_IC4PSC_Msk: u32 = 0x3 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4PSC: u32 = TIM_CCMR2_IC4PSC_Msk;
pub const TIM_CCMR2_IC4PSC_0: u32 = 0x1 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4PSC_1: u32 = 0x2 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4F_Pos: u32 = 12;
pub const TIM_CCMR2_IC4F_Msk: u32 = 0xF << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F: u32 = TIM_CCMR2_IC4F_Msk;
pub const TIM_CCMR2_IC4F_0: u32 = 0x1 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_1: u32 = 0x2 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_2: u32 = 0x4 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_3: u32 = 0x8 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCER_CC1E_Pos: u32 = 0;
pub const TIM_CCER_CC1E_Msk: u32 = 0x1 << TIM_CCER_CC1E_Pos;
pub const TIM_CCER_CC1E: u32 = TIM_CCER_CC1E_Msk;
pub const TIM_CCER_CC1P_Pos: u32 = 1;
pub const TIM_CCER_CC1P_Msk: u32 = 0x1 << TIM_CCER_CC1P_Pos;
pub const TIM_CCER_CC1P: u32 = TIM_CCER_CC1P_Msk;
pub const TIM_CCER_CC1NE_Pos: u32 = 2;
pub const TIM_CCER_CC1NE_Msk: u32 = 0x1 << TIM_CCER_CC1NE_Pos;
pub const TIM_CCER_CC1NE: u32 = TIM_CCER_CC1NE_Msk;
pub const TIM_CCER_CC1NP_Pos: u32 = 3;
pub const TIM_CCER_CC1NP_Msk: u32 = 0x1 << TIM_CCER_CC1NP_Pos;
pub const TIM_CCER_CC1NP: u32 = TIM_CCER_CC1NP_Msk;
pub const TIM_CCER_CC2E_Pos: u32 = 4;
pub const TIM_CCER_CC2E_Msk: u32 = 0x1 << TIM_CCER_CC2E_Pos;
pub const TIM_CCER_CC2E: u32 = TIM_CCER_CC2E_Msk;
pub const TIM_CCER_CC2P_Pos: u32 = 5;
pub const TIM_CCER_CC2P_Msk: u32 = 0x1 << TIM_CCER_CC2P_Pos;
pub const TIM_CCER_CC2P: u32 = TIM_CCER_CC2P_Msk;
pub const TIM_CCER_CC2NE_Pos: u32 = 6;
pub const TIM_CCER_CC2NE_Msk: u32 = 0x1 << TIM_CCER_CC2NE_Pos;
pub const TIM_CCER_CC2NE: u32 = TIM_CCER_CC2NE_Msk;
pub const TIM_CCER_CC2NP_Pos: u32 = 7;
pub const TIM_CCER_CC2NP_Msk: u32 = 0x1 << TIM_CCER_CC2NP_Pos;
pub const TIM_CCER_CC2NP: u32 = TIM_CCER_CC2NP_Msk;
pub const TIM_CCER_CC3E_Pos: u32 = 8;
pub const TIM_CCER_CC3E_Msk: u32 = 0x1 << TIM_CCER_CC3E_Pos;
pub const TIM_CCER_CC3E: u32 = TIM_CCER_CC3E_Msk;
pub const TIM_CCER_CC3P_Pos: u32 = 9;
pub const TIM_CCER_CC3P_Msk: u32 = 0x1 << TIM_CCER_CC3P_Pos;
pub const TIM_CCER_CC3P: u32 = TIM_CCER_CC3P_Msk;
pub const TIM_CCER_CC3NE_Pos: u32 = 10;
pub const TIM_CCER_CC3NE_Msk: u32 = 0x1 << TIM_CCER_CC3NE_Pos;
pub const TIM_CCER_CC3NE: u32 = TIM_CCER_CC3NE_Msk;
pub const TIM_CCER_CC3NP_Pos: u32 = 11;
pub const TIM_CCER_CC3NP_Msk: u32 = 0x1 << TIM_CCER_CC3NP_Pos;
pub const TIM_CCER_CC3NP: u32 = TIM_CCER_CC3NP_Msk;
pub const TIM_CCER_CC4E_Pos: u32 = 12;
pub const TIM_CCER_CC4E_Msk: u32 = 0x1 << TIM_CCER_CC4E_Pos;
pub const TIM_CCER_CC4E: u32 = TIM_CCER_CC4E_Msk;
pub const TIM_CCER_CC4P_Pos: u32 = 13;
pub const TIM_CCER_CC4P_Msk: u32 = 0x1 << TIM_CCER_CC4P_Pos;
pub const TIM_CCER_CC4P: u32 = TIM_CCER_CC4P_Msk;
pub const TIM_CCER_CC4NP_Pos: u32 = 15;
pub const TIM_CCER_CC4NP_Msk: u32 = 0x1 << TIM_CCER_CC4NP_Pos;
pub const TIM_CCER_CC4NP: u32 = TIM_CCER_CC4NP_Msk;
pub const TIM_CCER_CC5E_Pos: u32 = 16;
pub const TIM_CCER_CC5E_Msk: u32 = 0x1 << TIM_CCER_CC5E_Pos;
pub const TIM_CCER_CC5E: u32 = TIM_CCER_CC5E_Msk;
pub const TIM_CCER_CC5P_Pos: u32 = 17;
pub const TIM_CCER_CC5P_Msk: u32 = 0x1 << TIM_CCER_CC5P_Pos;
pub const TIM_CCER_CC5P: u32 = TIM_CCER_CC5P_Msk;
pub const TIM_CCER_CC6E_Pos: u32 = 20;
pub const TIM_CCER_CC6E_Msk: u32 = 0x1 << TIM_CCER_CC6E_Pos;
pub const TIM_CCER_CC6E: u32 = TIM_CCER_CC6E_Msk;
pub const TIM_CCER_CC6P_Pos: u32 = 21;
pub const TIM_CCER_CC6P_Msk: u32 = 0x1 << TIM_CCER_CC6P_Pos;
pub const TIM_CCER_CC6P: u32 = TIM_CCER_CC6P_Msk;
pub const TIM_CNT_CNT_Pos: u32 = 0;
pub const TIM_CNT_CNT_Msk: u32 = 0xFFFFFFFF << TIM_CNT_CNT_Pos;
pub const TIM_CNT_CNT: u32 = TIM_CNT_CNT_Msk;
pub const TIM_CNT_UIFCPY_Pos: u32 = 31;
pub const TIM_CNT_UIFCPY_Msk: u32 = 0x1 << TIM_CNT_UIFCPY_Pos;
pub const TIM_CNT_UIFCPY: u32 = TIM_CNT_UIFCPY_Msk;
pub const TIM_PSC_PSC_Pos: u32 = 0;
pub const TIM_PSC_PSC_Msk: u32 = 0xFFFF << TIM_PSC_PSC_Pos;
pub const TIM_PSC_PSC: u32 = TIM_PSC_PSC_Msk;
pub const TIM_ARR_ARR_Pos: u32 = 0;
pub const TIM_ARR_ARR_Msk: u32 = 0xFFFFFFFF << TIM_ARR_ARR_Pos;
pub const TIM_ARR_ARR: u32 = TIM_ARR_ARR_Msk;
pub const TIM_RCR_REP_Pos: u32 = 0;
pub const TIM_RCR_REP_Msk: u32 = 0xFFFF << TIM_RCR_REP_Pos;
pub const TIM_RCR_REP: u32 = TIM_RCR_REP_Msk;
pub const TIM_CCR1_CCR1_Pos: u32 = 0;
pub const TIM_CCR1_CCR1_Msk: u32 = 0xFFFF << TIM_CCR1_CCR1_Pos;
pub const TIM_CCR1_CCR1: u32 = TIM_CCR1_CCR1_Msk;
pub const TIM_CCR2_CCR2_Pos: u32 = 0;
pub const TIM_CCR2_CCR2_Msk: u32 = 0xFFFF << TIM_CCR2_CCR2_Pos;
pub const TIM_CCR2_CCR2: u32 = TIM_CCR2_CCR2_Msk;
pub const TIM_CCR3_CCR3_Pos: u32 = 0;
pub const TIM_CCR3_CCR3_Msk: u32 = 0xFFFF << TIM_CCR3_CCR3_Pos;
pub const TIM_CCR3_CCR3: u32 = TIM_CCR3_CCR3_Msk;
pub const TIM_CCR4_CCR4_Pos: u32 = 0;
pub const TIM_CCR4_CCR4_Msk: u32 = 0xFFFF << TIM_CCR4_CCR4_Pos;
pub const TIM_CCR4_CCR4: u32 = TIM_CCR4_CCR4_Msk;
pub const TIM_CCR5_CCR5_Pos: u32 = 0;
pub const TIM_CCR5_CCR5_Msk: u32 = 0xFFFFFFFF << TIM_CCR5_CCR5_Pos;
pub const TIM_CCR5_CCR5: u32 = TIM_CCR5_CCR5_Msk;
pub const TIM_CCR5_GC5C1_Pos: u32 = 29;
pub const TIM_CCR5_GC5C1_Msk: u32 = 0x1 << TIM_CCR5_GC5C1_Pos;
pub const TIM_CCR5_GC5C1: u32 = TIM_CCR5_GC5C1_Msk;
pub const TIM_CCR5_GC5C2_Pos: u32 = 30;
pub const TIM_CCR5_GC5C2_Msk: u32 = 0x1 << TIM_CCR5_GC5C2_Pos;
pub const TIM_CCR5_GC5C2: u32 = TIM_CCR5_GC5C2_Msk;
pub const TIM_CCR5_GC5C3_Pos: u32 = 31;
pub const TIM_CCR5_GC5C3_Msk: u32 = 0x1 << TIM_CCR5_GC5C3_Pos;
pub const TIM_CCR5_GC5C3: u32 = TIM_CCR5_GC5C3_Msk;
pub const TIM_CCR6_CCR6_Pos: u32 = 0;
pub const TIM_CCR6_CCR6_Msk: u32 = 0xFFFF << TIM_CCR6_CCR6_Pos;
pub const TIM_CCR6_CCR6: u32 = TIM_CCR6_CCR6_Msk;
pub const TIM_BDTR_DTG_Pos: u32 = 0;
pub const TIM_BDTR_DTG_Msk: u32 = 0xFF << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG: u32 = TIM_BDTR_DTG_Msk;
pub const TIM_BDTR_DTG_0: u32 = 0x01 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_1: u32 = 0x02 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_2: u32 = 0x04 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_3: u32 = 0x08 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_4: u32 = 0x10 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_5: u32 = 0x20 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_6: u32 = 0x40 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_7: u32 = 0x80 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_LOCK_Pos: u32 = 8;
pub const TIM_BDTR_LOCK_Msk: u32 = 0x3 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_LOCK: u32 = TIM_BDTR_LOCK_Msk;
pub const TIM_BDTR_LOCK_0: u32 = 0x1 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_LOCK_1: u32 = 0x2 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_OSSI_Pos: u32 = 10;
pub const TIM_BDTR_OSSI_Msk: u32 = 0x1 << TIM_BDTR_OSSI_Pos;
pub const TIM_BDTR_OSSI: u32 = TIM_BDTR_OSSI_Msk;
pub const TIM_BDTR_OSSR_Pos: u32 = 11;
pub const TIM_BDTR_OSSR_Msk: u32 = 0x1 << TIM_BDTR_OSSR_Pos;
pub const TIM_BDTR_OSSR: u32 = TIM_BDTR_OSSR_Msk;
pub const TIM_BDTR_BKE_Pos: u32 = 12;
pub const TIM_BDTR_BKE_Msk: u32 = 0x1 << TIM_BDTR_BKE_Pos;
pub const TIM_BDTR_BKE: u32 = TIM_BDTR_BKE_Msk;
pub const TIM_BDTR_BKP_Pos: u32 = 13;
pub const TIM_BDTR_BKP_Msk: u32 = 0x1 << TIM_BDTR_BKP_Pos;
pub const TIM_BDTR_BKP: u32 = TIM_BDTR_BKP_Msk;
pub const TIM_BDTR_AOE_Pos: u32 = 14;
pub const TIM_BDTR_AOE_Msk: u32 = 0x1 << TIM_BDTR_AOE_Pos;
pub const TIM_BDTR_AOE: u32 = TIM_BDTR_AOE_Msk;
pub const TIM_BDTR_MOE_Pos: u32 = 15;
pub const TIM_BDTR_MOE_Msk: u32 = 0x1 << TIM_BDTR_MOE_Pos;
pub const TIM_BDTR_MOE: u32 = TIM_BDTR_MOE_Msk;
pub const TIM_BDTR_BKF_Pos: u32 = 16;
pub const TIM_BDTR_BKF_Msk: u32 = 0xF << TIM_BDTR_BKF_Pos;
pub const TIM_BDTR_BKF: u32 = TIM_BDTR_BKF_Msk;
pub const TIM_BDTR_BK2F_Pos: u32 = 20;
pub const TIM_BDTR_BK2F_Msk: u32 = 0xF << TIM_BDTR_BK2F_Pos;
pub const TIM_BDTR_BK2F: u32 = TIM_BDTR_BK2F_Msk;
pub const TIM_BDTR_BK2E_Pos: u32 = 24;
pub const TIM_BDTR_BK2E_Msk: u32 = 0x1 << TIM_BDTR_BK2E_Pos;
pub const TIM_BDTR_BK2E: u32 = TIM_BDTR_BK2E_Msk;
pub const TIM_BDTR_BK2P_Pos: u32 = 25;
pub const TIM_BDTR_BK2P_Msk: u32 = 0x1 << TIM_BDTR_BK2P_Pos;
pub const TIM_BDTR_BK2P: u32 = TIM_BDTR_BK2P_Msk;
pub const TIM_DCR_DBA_Pos: u32 = 0;
pub const TIM_DCR_DBA_Msk: u32 = 0x1F << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA: u32 = TIM_DCR_DBA_Msk;
pub const TIM_DCR_DBA_0: u32 = 0x01 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_1: u32 = 0x02 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_2: u32 = 0x04 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_3: u32 = 0x08 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_4: u32 = 0x10 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBL_Pos: u32 = 8;
pub const TIM_DCR_DBL_Msk: u32 = 0x1F << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL: u32 = TIM_DCR_DBL_Msk;
pub const TIM_DCR_DBL_0: u32 = 0x01 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_1: u32 = 0x02 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_2: u32 = 0x04 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_3: u32 = 0x08 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_4: u32 = 0x10 << TIM_DCR_DBL_Pos;
pub const TIM_DMAR_DMAB_Pos: u32 = 0;
pub const TIM_DMAR_DMAB_Msk: u32 = 0xFFFF << TIM_DMAR_DMAB_Pos;
pub const TIM_DMAR_DMAB: u32 = TIM_DMAR_DMAB_Msk;
pub const TIM16_OR_TI1_RMP_Pos: u32 = 0;
pub const TIM16_OR_TI1_RMP_Msk: u32 = 0x3 << TIM16_OR_TI1_RMP_Pos;
pub const TIM16_OR_TI1_RMP: u32 = TIM16_OR_TI1_RMP_Msk;
pub const TIM16_OR_TI1_RMP_0: u32 = 0x1 << TIM16_OR_TI1_RMP_Pos;
pub const TIM16_OR_TI1_RMP_1: u32 = 0x2 << TIM16_OR_TI1_RMP_Pos;
pub const TIM1_OR_ETR_RMP_Pos: u32 = 0;
pub const TIM1_OR_ETR_RMP_Msk: u32 = 0xF << TIM1_OR_ETR_RMP_Pos;
pub const TIM1_OR_ETR_RMP: u32 = TIM1_OR_ETR_RMP_Msk;
pub const TIM1_OR_ETR_RMP_0: u32 = 0x1 << TIM1_OR_ETR_RMP_Pos;
pub const TIM1_OR_ETR_RMP_1: u32 = 0x2 << TIM1_OR_ETR_RMP_Pos;
pub const TIM1_OR_ETR_RMP_2: u32 = 0x4 << TIM1_OR_ETR_RMP_Pos;
pub const TIM1_OR_ETR_RMP_3: u32 = 0x8 << TIM1_OR_ETR_RMP_Pos;
pub const TIM_CCMR3_OC5FE_Pos: u32 = 2;
pub const TIM_CCMR3_OC5FE_Msk: u32 = 0x1 << TIM_CCMR3_OC5FE_Pos;
pub const TIM_CCMR3_OC5FE: u32 = TIM_CCMR3_OC5FE_Msk;
pub const TIM_CCMR3_OC5PE_Pos: u32 = 3;
pub const TIM_CCMR3_OC5PE_Msk: u32 = 0x1 << TIM_CCMR3_OC5PE_Pos;
pub const TIM_CCMR3_OC5PE: u32 = TIM_CCMR3_OC5PE_Msk;
pub const TIM_CCMR3_OC5M_Pos: u32 = 4;
pub const TIM_CCMR3_OC5M_Msk: u32 = 0x1007 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M: u32 = TIM_CCMR3_OC5M_Msk;
pub const TIM_CCMR3_OC5M_0: u32 = 0x0001 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_1: u32 = 0x0002 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_2: u32 = 0x0004 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_3: u32 = 0x1000 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5CE_Pos: u32 = 7;
pub const TIM_CCMR3_OC5CE_Msk: u32 = 0x1 << TIM_CCMR3_OC5CE_Pos;
pub const TIM_CCMR3_OC5CE: u32 = TIM_CCMR3_OC5CE_Msk;
pub const TIM_CCMR3_OC6FE_Pos: u32 = 10;
pub const TIM_CCMR3_OC6FE_Msk: u32 = 0x1 << TIM_CCMR3_OC6FE_Pos;
pub const TIM_CCMR3_OC6FE: u32 = TIM_CCMR3_OC6FE_Msk;
pub const TIM_CCMR3_OC6PE_Pos: u32 = 11;
pub const TIM_CCMR3_OC6PE_Msk: u32 = 0x1 << TIM_CCMR3_OC6PE_Pos;
pub const TIM_CCMR3_OC6PE: u32 = TIM_CCMR3_OC6PE_Msk;
pub const TIM_CCMR3_OC6M_Pos: u32 = 12;
pub const TIM_CCMR3_OC6M_Msk: u32 = 0x1007 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M: u32 = TIM_CCMR3_OC6M_Msk;
pub const TIM_CCMR3_OC6M_0: u32 = 0x0001 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_1: u32 = 0x0002 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_2: u32 = 0x0004 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_3: u32 = 0x1000 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6CE_Pos: u32 = 15;
pub const TIM_CCMR3_OC6CE_Msk: u32 = 0x1 << TIM_CCMR3_OC6CE_Pos;
pub const TIM_CCMR3_OC6CE: u32 = TIM_CCMR3_OC6CE_Msk;
pub const TSC_CR_TSCE_Pos: u32 = 0;
pub const TSC_CR_TSCE_Msk: u32 = 0x1 << TSC_CR_TSCE_Pos;
pub const TSC_CR_TSCE: u32 = TSC_CR_TSCE_Msk;
pub const TSC_CR_START_Pos: u32 = 1;
pub const TSC_CR_START_Msk: u32 = 0x1 << TSC_CR_START_Pos;
pub const TSC_CR_START: u32 = TSC_CR_START_Msk;
pub const TSC_CR_AM_Pos: u32 = 2;
pub const TSC_CR_AM_Msk: u32 = 0x1 << TSC_CR_AM_Pos;
pub const TSC_CR_AM: u32 = TSC_CR_AM_Msk;
pub const TSC_CR_SYNCPOL_Pos: u32 = 3;
pub const TSC_CR_SYNCPOL_Msk: u32 = 0x1 << TSC_CR_SYNCPOL_Pos;
pub const TSC_CR_SYNCPOL: u32 = TSC_CR_SYNCPOL_Msk;
pub const TSC_CR_IODEF_Pos: u32 = 4;
pub const TSC_CR_IODEF_Msk: u32 = 0x1 << TSC_CR_IODEF_Pos;
pub const TSC_CR_IODEF: u32 = TSC_CR_IODEF_Msk;
pub const TSC_CR_MCV_Pos: u32 = 5;
pub const TSC_CR_MCV_Msk: u32 = 0x7 << TSC_CR_MCV_Pos;
pub const TSC_CR_MCV: u32 = TSC_CR_MCV_Msk;
pub const TSC_CR_MCV_0: u32 = 0x1 << TSC_CR_MCV_Pos;
pub const TSC_CR_MCV_1: u32 = 0x2 << TSC_CR_MCV_Pos;
pub const TSC_CR_MCV_2: u32 = 0x4 << TSC_CR_MCV_Pos;
pub const TSC_CR_PGPSC_Pos: u32 = 12;
pub const TSC_CR_PGPSC_Msk: u32 = 0x7 << TSC_CR_PGPSC_Pos;
pub const TSC_CR_PGPSC: u32 = TSC_CR_PGPSC_Msk;
pub const TSC_CR_PGPSC_0: u32 = 0x1 << TSC_CR_PGPSC_Pos;
pub const TSC_CR_PGPSC_1: u32 = 0x2 << TSC_CR_PGPSC_Pos;
pub const TSC_CR_PGPSC_2: u32 = 0x4 << TSC_CR_PGPSC_Pos;
pub const TSC_CR_SSPSC_Pos: u32 = 15;
pub const TSC_CR_SSPSC_Msk: u32 = 0x1 << TSC_CR_SSPSC_Pos;
pub const TSC_CR_SSPSC: u32 = TSC_CR_SSPSC_Msk;
pub const TSC_CR_SSE_Pos: u32 = 16;
pub const TSC_CR_SSE_Msk: u32 = 0x1 << TSC_CR_SSE_Pos;
pub const TSC_CR_SSE: u32 = TSC_CR_SSE_Msk;
pub const TSC_CR_SSD_Pos: u32 = 17;
pub const TSC_CR_SSD_Msk: u32 = 0x7F << TSC_CR_SSD_Pos;
pub const TSC_CR_SSD: u32 = TSC_CR_SSD_Msk;
pub const TSC_CR_SSD_0: u32 = 0x01 << TSC_CR_SSD_Pos;
pub const TSC_CR_SSD_1: u32 = 0x02 << TSC_CR_SSD_Pos;
pub const TSC_CR_SSD_2: u32 = 0x04 << TSC_CR_SSD_Pos;
pub const TSC_CR_SSD_3: u32 = 0x08 << TSC_CR_SSD_Pos;
pub const TSC_CR_SSD_4: u32 = 0x10 << TSC_CR_SSD_Pos;
pub const TSC_CR_SSD_5: u32 = 0x20 << TSC_CR_SSD_Pos;
pub const TSC_CR_SSD_6: u32 = 0x40 << TSC_CR_SSD_Pos;
pub const TSC_CR_CTPL_Pos: u32 = 24;
pub const TSC_CR_CTPL_Msk: u32 = 0xF << TSC_CR_CTPL_Pos;
pub const TSC_CR_CTPL: u32 = TSC_CR_CTPL_Msk;
pub const TSC_CR_CTPL_0: u32 = 0x1 << TSC_CR_CTPL_Pos;
pub const TSC_CR_CTPL_1: u32 = 0x2 << TSC_CR_CTPL_Pos;
pub const TSC_CR_CTPL_2: u32 = 0x4 << TSC_CR_CTPL_Pos;
pub const TSC_CR_CTPL_3: u32 = 0x8 << TSC_CR_CTPL_Pos;
pub const TSC_CR_CTPH_Pos: u32 = 28;
pub const TSC_CR_CTPH_Msk: u32 = 0xF << TSC_CR_CTPH_Pos;
pub const TSC_CR_CTPH: u32 = TSC_CR_CTPH_Msk;
pub const TSC_CR_CTPH_0: u32 = 0x1 << TSC_CR_CTPH_Pos;
pub const TSC_CR_CTPH_1: u32 = 0x2 << TSC_CR_CTPH_Pos;
pub const TSC_CR_CTPH_2: u32 = 0x4 << TSC_CR_CTPH_Pos;
pub const TSC_CR_CTPH_3: u32 = 0x8 << TSC_CR_CTPH_Pos;
pub const TSC_IER_EOAIE_Pos: u32 = 0;
pub const TSC_IER_EOAIE_Msk: u32 = 0x1 << TSC_IER_EOAIE_Pos;
pub const TSC_IER_EOAIE: u32 = TSC_IER_EOAIE_Msk;
pub const TSC_IER_MCEIE_Pos: u32 = 1;
pub const TSC_IER_MCEIE_Msk: u32 = 0x1 << TSC_IER_MCEIE_Pos;
pub const TSC_IER_MCEIE: u32 = TSC_IER_MCEIE_Msk;
pub const TSC_ICR_EOAIC_Pos: u32 = 0;
pub const TSC_ICR_EOAIC_Msk: u32 = 0x1 << TSC_ICR_EOAIC_Pos;
pub const TSC_ICR_EOAIC: u32 = TSC_ICR_EOAIC_Msk;
pub const TSC_ICR_MCEIC_Pos: u32 = 1;
pub const TSC_ICR_MCEIC_Msk: u32 = 0x1 << TSC_ICR_MCEIC_Pos;
pub const TSC_ICR_MCEIC: u32 = TSC_ICR_MCEIC_Msk;
pub const TSC_ISR_EOAF_Pos: u32 = 0;
pub const TSC_ISR_EOAF_Msk: u32 = 0x1 << TSC_ISR_EOAF_Pos;
pub const TSC_ISR_EOAF: u32 = TSC_ISR_EOAF_Msk;
pub const TSC_ISR_MCEF_Pos: u32 = 1;
pub const TSC_ISR_MCEF_Msk: u32 = 0x1 << TSC_ISR_MCEF_Pos;
pub const TSC_ISR_MCEF: u32 = TSC_ISR_MCEF_Msk;
pub const TSC_IOHCR_G1_IO1_Pos: u32 = 0;
pub const TSC_IOHCR_G1_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G1_IO1_Pos;
pub const TSC_IOHCR_G1_IO1: u32 = TSC_IOHCR_G1_IO1_Msk;
pub const TSC_IOHCR_G1_IO2_Pos: u32 = 1;
pub const TSC_IOHCR_G1_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G1_IO2_Pos;
pub const TSC_IOHCR_G1_IO2: u32 = TSC_IOHCR_G1_IO2_Msk;
pub const TSC_IOHCR_G1_IO3_Pos: u32 = 2;
pub const TSC_IOHCR_G1_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G1_IO3_Pos;
pub const TSC_IOHCR_G1_IO3: u32 = TSC_IOHCR_G1_IO3_Msk;
pub const TSC_IOHCR_G1_IO4_Pos: u32 = 3;
pub const TSC_IOHCR_G1_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G1_IO4_Pos;
pub const TSC_IOHCR_G1_IO4: u32 = TSC_IOHCR_G1_IO4_Msk;
pub const TSC_IOHCR_G2_IO1_Pos: u32 = 4;
pub const TSC_IOHCR_G2_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G2_IO1_Pos;
pub const TSC_IOHCR_G2_IO1: u32 = TSC_IOHCR_G2_IO1_Msk;
pub const TSC_IOHCR_G2_IO2_Pos: u32 = 5;
pub const TSC_IOHCR_G2_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G2_IO2_Pos;
pub const TSC_IOHCR_G2_IO2: u32 = TSC_IOHCR_G2_IO2_Msk;
pub const TSC_IOHCR_G2_IO3_Pos: u32 = 6;
pub const TSC_IOHCR_G2_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G2_IO3_Pos;
pub const TSC_IOHCR_G2_IO3: u32 = TSC_IOHCR_G2_IO3_Msk;
pub const TSC_IOHCR_G2_IO4_Pos: u32 = 7;
pub const TSC_IOHCR_G2_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G2_IO4_Pos;
pub const TSC_IOHCR_G2_IO4: u32 = TSC_IOHCR_G2_IO4_Msk;
pub const TSC_IOHCR_G3_IO1_Pos: u32 = 8;
pub const TSC_IOHCR_G3_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G3_IO1_Pos;
pub const TSC_IOHCR_G3_IO1: u32 = TSC_IOHCR_G3_IO1_Msk;
pub const TSC_IOHCR_G3_IO2_Pos: u32 = 9;
pub const TSC_IOHCR_G3_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G3_IO2_Pos;
pub const TSC_IOHCR_G3_IO2: u32 = TSC_IOHCR_G3_IO2_Msk;
pub const TSC_IOHCR_G3_IO3_Pos: u32 = 10;
pub const TSC_IOHCR_G3_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G3_IO3_Pos;
pub const TSC_IOHCR_G3_IO3: u32 = TSC_IOHCR_G3_IO3_Msk;
pub const TSC_IOHCR_G3_IO4_Pos: u32 = 11;
pub const TSC_IOHCR_G3_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G3_IO4_Pos;
pub const TSC_IOHCR_G3_IO4: u32 = TSC_IOHCR_G3_IO4_Msk;
pub const TSC_IOHCR_G4_IO1_Pos: u32 = 12;
pub const TSC_IOHCR_G4_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G4_IO1_Pos;
pub const TSC_IOHCR_G4_IO1: u32 = TSC_IOHCR_G4_IO1_Msk;
pub const TSC_IOHCR_G4_IO2_Pos: u32 = 13;
pub const TSC_IOHCR_G4_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G4_IO2_Pos;
pub const TSC_IOHCR_G4_IO2: u32 = TSC_IOHCR_G4_IO2_Msk;
pub const TSC_IOHCR_G4_IO3_Pos: u32 = 14;
pub const TSC_IOHCR_G4_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G4_IO3_Pos;
pub const TSC_IOHCR_G4_IO3: u32 = TSC_IOHCR_G4_IO3_Msk;
pub const TSC_IOHCR_G4_IO4_Pos: u32 = 15;
pub const TSC_IOHCR_G4_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G4_IO4_Pos;
pub const TSC_IOHCR_G4_IO4: u32 = TSC_IOHCR_G4_IO4_Msk;
pub const TSC_IOHCR_G5_IO1_Pos: u32 = 16;
pub const TSC_IOHCR_G5_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G5_IO1_Pos;
pub const TSC_IOHCR_G5_IO1: u32 = TSC_IOHCR_G5_IO1_Msk;
pub const TSC_IOHCR_G5_IO2_Pos: u32 = 17;
pub const TSC_IOHCR_G5_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G5_IO2_Pos;
pub const TSC_IOHCR_G5_IO2: u32 = TSC_IOHCR_G5_IO2_Msk;
pub const TSC_IOHCR_G5_IO3_Pos: u32 = 18;
pub const TSC_IOHCR_G5_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G5_IO3_Pos;
pub const TSC_IOHCR_G5_IO3: u32 = TSC_IOHCR_G5_IO3_Msk;
pub const TSC_IOHCR_G5_IO4_Pos: u32 = 19;
pub const TSC_IOHCR_G5_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G5_IO4_Pos;
pub const TSC_IOHCR_G5_IO4: u32 = TSC_IOHCR_G5_IO4_Msk;
pub const TSC_IOHCR_G6_IO1_Pos: u32 = 20;
pub const TSC_IOHCR_G6_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G6_IO1_Pos;
pub const TSC_IOHCR_G6_IO1: u32 = TSC_IOHCR_G6_IO1_Msk;
pub const TSC_IOHCR_G6_IO2_Pos: u32 = 21;
pub const TSC_IOHCR_G6_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G6_IO2_Pos;
pub const TSC_IOHCR_G6_IO2: u32 = TSC_IOHCR_G6_IO2_Msk;
pub const TSC_IOHCR_G6_IO3_Pos: u32 = 22;
pub const TSC_IOHCR_G6_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G6_IO3_Pos;
pub const TSC_IOHCR_G6_IO3: u32 = TSC_IOHCR_G6_IO3_Msk;
pub const TSC_IOHCR_G6_IO4_Pos: u32 = 23;
pub const TSC_IOHCR_G6_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G6_IO4_Pos;
pub const TSC_IOHCR_G6_IO4: u32 = TSC_IOHCR_G6_IO4_Msk;
pub const TSC_IOHCR_G7_IO1_Pos: u32 = 24;
pub const TSC_IOHCR_G7_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G7_IO1_Pos;
pub const TSC_IOHCR_G7_IO1: u32 = TSC_IOHCR_G7_IO1_Msk;
pub const TSC_IOHCR_G7_IO2_Pos: u32 = 25;
pub const TSC_IOHCR_G7_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G7_IO2_Pos;
pub const TSC_IOHCR_G7_IO2: u32 = TSC_IOHCR_G7_IO2_Msk;
pub const TSC_IOHCR_G7_IO3_Pos: u32 = 26;
pub const TSC_IOHCR_G7_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G7_IO3_Pos;
pub const TSC_IOHCR_G7_IO3: u32 = TSC_IOHCR_G7_IO3_Msk;
pub const TSC_IOHCR_G7_IO4_Pos: u32 = 27;
pub const TSC_IOHCR_G7_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G7_IO4_Pos;
pub const TSC_IOHCR_G7_IO4: u32 = TSC_IOHCR_G7_IO4_Msk;
pub const TSC_IOHCR_G8_IO1_Pos: u32 = 28;
pub const TSC_IOHCR_G8_IO1_Msk: u32 = 0x1 << TSC_IOHCR_G8_IO1_Pos;
pub const TSC_IOHCR_G8_IO1: u32 = TSC_IOHCR_G8_IO1_Msk;
pub const TSC_IOHCR_G8_IO2_Pos: u32 = 29;
pub const TSC_IOHCR_G8_IO2_Msk: u32 = 0x1 << TSC_IOHCR_G8_IO2_Pos;
pub const TSC_IOHCR_G8_IO2: u32 = TSC_IOHCR_G8_IO2_Msk;
pub const TSC_IOHCR_G8_IO3_Pos: u32 = 30;
pub const TSC_IOHCR_G8_IO3_Msk: u32 = 0x1 << TSC_IOHCR_G8_IO3_Pos;
pub const TSC_IOHCR_G8_IO3: u32 = TSC_IOHCR_G8_IO3_Msk;
pub const TSC_IOHCR_G8_IO4_Pos: u32 = 31;
pub const TSC_IOHCR_G8_IO4_Msk: u32 = 0x1 << TSC_IOHCR_G8_IO4_Pos;
pub const TSC_IOHCR_G8_IO4: u32 = TSC_IOHCR_G8_IO4_Msk;
pub const TSC_IOASCR_G1_IO1_Pos: u32 = 0;
pub const TSC_IOASCR_G1_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G1_IO1_Pos;
pub const TSC_IOASCR_G1_IO1: u32 = TSC_IOASCR_G1_IO1_Msk;
pub const TSC_IOASCR_G1_IO2_Pos: u32 = 1;
pub const TSC_IOASCR_G1_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G1_IO2_Pos;
pub const TSC_IOASCR_G1_IO2: u32 = TSC_IOASCR_G1_IO2_Msk;
pub const TSC_IOASCR_G1_IO3_Pos: u32 = 2;
pub const TSC_IOASCR_G1_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G1_IO3_Pos;
pub const TSC_IOASCR_G1_IO3: u32 = TSC_IOASCR_G1_IO3_Msk;
pub const TSC_IOASCR_G1_IO4_Pos: u32 = 3;
pub const TSC_IOASCR_G1_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G1_IO4_Pos;
pub const TSC_IOASCR_G1_IO4: u32 = TSC_IOASCR_G1_IO4_Msk;
pub const TSC_IOASCR_G2_IO1_Pos: u32 = 4;
pub const TSC_IOASCR_G2_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G2_IO1_Pos;
pub const TSC_IOASCR_G2_IO1: u32 = TSC_IOASCR_G2_IO1_Msk;
pub const TSC_IOASCR_G2_IO2_Pos: u32 = 5;
pub const TSC_IOASCR_G2_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G2_IO2_Pos;
pub const TSC_IOASCR_G2_IO2: u32 = TSC_IOASCR_G2_IO2_Msk;
pub const TSC_IOASCR_G2_IO3_Pos: u32 = 6;
pub const TSC_IOASCR_G2_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G2_IO3_Pos;
pub const TSC_IOASCR_G2_IO3: u32 = TSC_IOASCR_G2_IO3_Msk;
pub const TSC_IOASCR_G2_IO4_Pos: u32 = 7;
pub const TSC_IOASCR_G2_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G2_IO4_Pos;
pub const TSC_IOASCR_G2_IO4: u32 = TSC_IOASCR_G2_IO4_Msk;
pub const TSC_IOASCR_G3_IO1_Pos: u32 = 8;
pub const TSC_IOASCR_G3_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G3_IO1_Pos;
pub const TSC_IOASCR_G3_IO1: u32 = TSC_IOASCR_G3_IO1_Msk;
pub const TSC_IOASCR_G3_IO2_Pos: u32 = 9;
pub const TSC_IOASCR_G3_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G3_IO2_Pos;
pub const TSC_IOASCR_G3_IO2: u32 = TSC_IOASCR_G3_IO2_Msk;
pub const TSC_IOASCR_G3_IO3_Pos: u32 = 10;
pub const TSC_IOASCR_G3_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G3_IO3_Pos;
pub const TSC_IOASCR_G3_IO3: u32 = TSC_IOASCR_G3_IO3_Msk;
pub const TSC_IOASCR_G3_IO4_Pos: u32 = 11;
pub const TSC_IOASCR_G3_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G3_IO4_Pos;
pub const TSC_IOASCR_G3_IO4: u32 = TSC_IOASCR_G3_IO4_Msk;
pub const TSC_IOASCR_G4_IO1_Pos: u32 = 12;
pub const TSC_IOASCR_G4_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G4_IO1_Pos;
pub const TSC_IOASCR_G4_IO1: u32 = TSC_IOASCR_G4_IO1_Msk;
pub const TSC_IOASCR_G4_IO2_Pos: u32 = 13;
pub const TSC_IOASCR_G4_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G4_IO2_Pos;
pub const TSC_IOASCR_G4_IO2: u32 = TSC_IOASCR_G4_IO2_Msk;
pub const TSC_IOASCR_G4_IO3_Pos: u32 = 14;
pub const TSC_IOASCR_G4_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G4_IO3_Pos;
pub const TSC_IOASCR_G4_IO3: u32 = TSC_IOASCR_G4_IO3_Msk;
pub const TSC_IOASCR_G4_IO4_Pos: u32 = 15;
pub const TSC_IOASCR_G4_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G4_IO4_Pos;
pub const TSC_IOASCR_G4_IO4: u32 = TSC_IOASCR_G4_IO4_Msk;
pub const TSC_IOASCR_G5_IO1_Pos: u32 = 16;
pub const TSC_IOASCR_G5_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G5_IO1_Pos;
pub const TSC_IOASCR_G5_IO1: u32 = TSC_IOASCR_G5_IO1_Msk;
pub const TSC_IOASCR_G5_IO2_Pos: u32 = 17;
pub const TSC_IOASCR_G5_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G5_IO2_Pos;
pub const TSC_IOASCR_G5_IO2: u32 = TSC_IOASCR_G5_IO2_Msk;
pub const TSC_IOASCR_G5_IO3_Pos: u32 = 18;
pub const TSC_IOASCR_G5_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G5_IO3_Pos;
pub const TSC_IOASCR_G5_IO3: u32 = TSC_IOASCR_G5_IO3_Msk;
pub const TSC_IOASCR_G5_IO4_Pos: u32 = 19;
pub const TSC_IOASCR_G5_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G5_IO4_Pos;
pub const TSC_IOASCR_G5_IO4: u32 = TSC_IOASCR_G5_IO4_Msk;
pub const TSC_IOASCR_G6_IO1_Pos: u32 = 20;
pub const TSC_IOASCR_G6_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G6_IO1_Pos;
pub const TSC_IOASCR_G6_IO1: u32 = TSC_IOASCR_G6_IO1_Msk;
pub const TSC_IOASCR_G6_IO2_Pos: u32 = 21;
pub const TSC_IOASCR_G6_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G6_IO2_Pos;
pub const TSC_IOASCR_G6_IO2: u32 = TSC_IOASCR_G6_IO2_Msk;
pub const TSC_IOASCR_G6_IO3_Pos: u32 = 22;
pub const TSC_IOASCR_G6_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G6_IO3_Pos;
pub const TSC_IOASCR_G6_IO3: u32 = TSC_IOASCR_G6_IO3_Msk;
pub const TSC_IOASCR_G6_IO4_Pos: u32 = 23;
pub const TSC_IOASCR_G6_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G6_IO4_Pos;
pub const TSC_IOASCR_G6_IO4: u32 = TSC_IOASCR_G6_IO4_Msk;
pub const TSC_IOASCR_G7_IO1_Pos: u32 = 24;
pub const TSC_IOASCR_G7_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G7_IO1_Pos;
pub const TSC_IOASCR_G7_IO1: u32 = TSC_IOASCR_G7_IO1_Msk;
pub const TSC_IOASCR_G7_IO2_Pos: u32 = 25;
pub const TSC_IOASCR_G7_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G7_IO2_Pos;
pub const TSC_IOASCR_G7_IO2: u32 = TSC_IOASCR_G7_IO2_Msk;
pub const TSC_IOASCR_G7_IO3_Pos: u32 = 26;
pub const TSC_IOASCR_G7_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G7_IO3_Pos;
pub const TSC_IOASCR_G7_IO3: u32 = TSC_IOASCR_G7_IO3_Msk;
pub const TSC_IOASCR_G7_IO4_Pos: u32 = 27;
pub const TSC_IOASCR_G7_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G7_IO4_Pos;
pub const TSC_IOASCR_G7_IO4: u32 = TSC_IOASCR_G7_IO4_Msk;
pub const TSC_IOASCR_G8_IO1_Pos: u32 = 28;
pub const TSC_IOASCR_G8_IO1_Msk: u32 = 0x1 << TSC_IOASCR_G8_IO1_Pos;
pub const TSC_IOASCR_G8_IO1: u32 = TSC_IOASCR_G8_IO1_Msk;
pub const TSC_IOASCR_G8_IO2_Pos: u32 = 29;
pub const TSC_IOASCR_G8_IO2_Msk: u32 = 0x1 << TSC_IOASCR_G8_IO2_Pos;
pub const TSC_IOASCR_G8_IO2: u32 = TSC_IOASCR_G8_IO2_Msk;
pub const TSC_IOASCR_G8_IO3_Pos: u32 = 30;
pub const TSC_IOASCR_G8_IO3_Msk: u32 = 0x1 << TSC_IOASCR_G8_IO3_Pos;
pub const TSC_IOASCR_G8_IO3: u32 = TSC_IOASCR_G8_IO3_Msk;
pub const TSC_IOASCR_G8_IO4_Pos: u32 = 31;
pub const TSC_IOASCR_G8_IO4_Msk: u32 = 0x1 << TSC_IOASCR_G8_IO4_Pos;
pub const TSC_IOASCR_G8_IO4: u32 = TSC_IOASCR_G8_IO4_Msk;
pub const TSC_IOSCR_G1_IO1_Pos: u32 = 0;
pub const TSC_IOSCR_G1_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G1_IO1_Pos;
pub const TSC_IOSCR_G1_IO1: u32 = TSC_IOSCR_G1_IO1_Msk;
pub const TSC_IOSCR_G1_IO2_Pos: u32 = 1;
pub const TSC_IOSCR_G1_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G1_IO2_Pos;
pub const TSC_IOSCR_G1_IO2: u32 = TSC_IOSCR_G1_IO2_Msk;
pub const TSC_IOSCR_G1_IO3_Pos: u32 = 2;
pub const TSC_IOSCR_G1_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G1_IO3_Pos;
pub const TSC_IOSCR_G1_IO3: u32 = TSC_IOSCR_G1_IO3_Msk;
pub const TSC_IOSCR_G1_IO4_Pos: u32 = 3;
pub const TSC_IOSCR_G1_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G1_IO4_Pos;
pub const TSC_IOSCR_G1_IO4: u32 = TSC_IOSCR_G1_IO4_Msk;
pub const TSC_IOSCR_G2_IO1_Pos: u32 = 4;
pub const TSC_IOSCR_G2_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G2_IO1_Pos;
pub const TSC_IOSCR_G2_IO1: u32 = TSC_IOSCR_G2_IO1_Msk;
pub const TSC_IOSCR_G2_IO2_Pos: u32 = 5;
pub const TSC_IOSCR_G2_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G2_IO2_Pos;
pub const TSC_IOSCR_G2_IO2: u32 = TSC_IOSCR_G2_IO2_Msk;
pub const TSC_IOSCR_G2_IO3_Pos: u32 = 6;
pub const TSC_IOSCR_G2_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G2_IO3_Pos;
pub const TSC_IOSCR_G2_IO3: u32 = TSC_IOSCR_G2_IO3_Msk;
pub const TSC_IOSCR_G2_IO4_Pos: u32 = 7;
pub const TSC_IOSCR_G2_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G2_IO4_Pos;
pub const TSC_IOSCR_G2_IO4: u32 = TSC_IOSCR_G2_IO4_Msk;
pub const TSC_IOSCR_G3_IO1_Pos: u32 = 8;
pub const TSC_IOSCR_G3_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G3_IO1_Pos;
pub const TSC_IOSCR_G3_IO1: u32 = TSC_IOSCR_G3_IO1_Msk;
pub const TSC_IOSCR_G3_IO2_Pos: u32 = 9;
pub const TSC_IOSCR_G3_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G3_IO2_Pos;
pub const TSC_IOSCR_G3_IO2: u32 = TSC_IOSCR_G3_IO2_Msk;
pub const TSC_IOSCR_G3_IO3_Pos: u32 = 10;
pub const TSC_IOSCR_G3_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G3_IO3_Pos;
pub const TSC_IOSCR_G3_IO3: u32 = TSC_IOSCR_G3_IO3_Msk;
pub const TSC_IOSCR_G3_IO4_Pos: u32 = 11;
pub const TSC_IOSCR_G3_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G3_IO4_Pos;
pub const TSC_IOSCR_G3_IO4: u32 = TSC_IOSCR_G3_IO4_Msk;
pub const TSC_IOSCR_G4_IO1_Pos: u32 = 12;
pub const TSC_IOSCR_G4_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G4_IO1_Pos;
pub const TSC_IOSCR_G4_IO1: u32 = TSC_IOSCR_G4_IO1_Msk;
pub const TSC_IOSCR_G4_IO2_Pos: u32 = 13;
pub const TSC_IOSCR_G4_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G4_IO2_Pos;
pub const TSC_IOSCR_G4_IO2: u32 = TSC_IOSCR_G4_IO2_Msk;
pub const TSC_IOSCR_G4_IO3_Pos: u32 = 14;
pub const TSC_IOSCR_G4_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G4_IO3_Pos;
pub const TSC_IOSCR_G4_IO3: u32 = TSC_IOSCR_G4_IO3_Msk;
pub const TSC_IOSCR_G4_IO4_Pos: u32 = 15;
pub const TSC_IOSCR_G4_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G4_IO4_Pos;
pub const TSC_IOSCR_G4_IO4: u32 = TSC_IOSCR_G4_IO4_Msk;
pub const TSC_IOSCR_G5_IO1_Pos: u32 = 16;
pub const TSC_IOSCR_G5_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G5_IO1_Pos;
pub const TSC_IOSCR_G5_IO1: u32 = TSC_IOSCR_G5_IO1_Msk;
pub const TSC_IOSCR_G5_IO2_Pos: u32 = 17;
pub const TSC_IOSCR_G5_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G5_IO2_Pos;
pub const TSC_IOSCR_G5_IO2: u32 = TSC_IOSCR_G5_IO2_Msk;
pub const TSC_IOSCR_G5_IO3_Pos: u32 = 18;
pub const TSC_IOSCR_G5_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G5_IO3_Pos;
pub const TSC_IOSCR_G5_IO3: u32 = TSC_IOSCR_G5_IO3_Msk;
pub const TSC_IOSCR_G5_IO4_Pos: u32 = 19;
pub const TSC_IOSCR_G5_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G5_IO4_Pos;
pub const TSC_IOSCR_G5_IO4: u32 = TSC_IOSCR_G5_IO4_Msk;
pub const TSC_IOSCR_G6_IO1_Pos: u32 = 20;
pub const TSC_IOSCR_G6_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G6_IO1_Pos;
pub const TSC_IOSCR_G6_IO1: u32 = TSC_IOSCR_G6_IO1_Msk;
pub const TSC_IOSCR_G6_IO2_Pos: u32 = 21;
pub const TSC_IOSCR_G6_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G6_IO2_Pos;
pub const TSC_IOSCR_G6_IO2: u32 = TSC_IOSCR_G6_IO2_Msk;
pub const TSC_IOSCR_G6_IO3_Pos: u32 = 22;
pub const TSC_IOSCR_G6_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G6_IO3_Pos;
pub const TSC_IOSCR_G6_IO3: u32 = TSC_IOSCR_G6_IO3_Msk;
pub const TSC_IOSCR_G6_IO4_Pos: u32 = 23;
pub const TSC_IOSCR_G6_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G6_IO4_Pos;
pub const TSC_IOSCR_G6_IO4: u32 = TSC_IOSCR_G6_IO4_Msk;
pub const TSC_IOSCR_G7_IO1_Pos: u32 = 24;
pub const TSC_IOSCR_G7_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G7_IO1_Pos;
pub const TSC_IOSCR_G7_IO1: u32 = TSC_IOSCR_G7_IO1_Msk;
pub const TSC_IOSCR_G7_IO2_Pos: u32 = 25;
pub const TSC_IOSCR_G7_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G7_IO2_Pos;
pub const TSC_IOSCR_G7_IO2: u32 = TSC_IOSCR_G7_IO2_Msk;
pub const TSC_IOSCR_G7_IO3_Pos: u32 = 26;
pub const TSC_IOSCR_G7_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G7_IO3_Pos;
pub const TSC_IOSCR_G7_IO3: u32 = TSC_IOSCR_G7_IO3_Msk;
pub const TSC_IOSCR_G7_IO4_Pos: u32 = 27;
pub const TSC_IOSCR_G7_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G7_IO4_Pos;
pub const TSC_IOSCR_G7_IO4: u32 = TSC_IOSCR_G7_IO4_Msk;
pub const TSC_IOSCR_G8_IO1_Pos: u32 = 28;
pub const TSC_IOSCR_G8_IO1_Msk: u32 = 0x1 << TSC_IOSCR_G8_IO1_Pos;
pub const TSC_IOSCR_G8_IO1: u32 = TSC_IOSCR_G8_IO1_Msk;
pub const TSC_IOSCR_G8_IO2_Pos: u32 = 29;
pub const TSC_IOSCR_G8_IO2_Msk: u32 = 0x1 << TSC_IOSCR_G8_IO2_Pos;
pub const TSC_IOSCR_G8_IO2: u32 = TSC_IOSCR_G8_IO2_Msk;
pub const TSC_IOSCR_G8_IO3_Pos: u32 = 30;
pub const TSC_IOSCR_G8_IO3_Msk: u32 = 0x1 << TSC_IOSCR_G8_IO3_Pos;
pub const TSC_IOSCR_G8_IO3: u32 = TSC_IOSCR_G8_IO3_Msk;
pub const TSC_IOSCR_G8_IO4_Pos: u32 = 31;
pub const TSC_IOSCR_G8_IO4_Msk: u32 = 0x1 << TSC_IOSCR_G8_IO4_Pos;
pub const TSC_IOSCR_G8_IO4: u32 = TSC_IOSCR_G8_IO4_Msk;
pub const TSC_IOCCR_G1_IO1_Pos: u32 = 0;
pub const TSC_IOCCR_G1_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G1_IO1_Pos;
pub const TSC_IOCCR_G1_IO1: u32 = TSC_IOCCR_G1_IO1_Msk;
pub const TSC_IOCCR_G1_IO2_Pos: u32 = 1;
pub const TSC_IOCCR_G1_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G1_IO2_Pos;
pub const TSC_IOCCR_G1_IO2: u32 = TSC_IOCCR_G1_IO2_Msk;
pub const TSC_IOCCR_G1_IO3_Pos: u32 = 2;
pub const TSC_IOCCR_G1_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G1_IO3_Pos;
pub const TSC_IOCCR_G1_IO3: u32 = TSC_IOCCR_G1_IO3_Msk;
pub const TSC_IOCCR_G1_IO4_Pos: u32 = 3;
pub const TSC_IOCCR_G1_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G1_IO4_Pos;
pub const TSC_IOCCR_G1_IO4: u32 = TSC_IOCCR_G1_IO4_Msk;
pub const TSC_IOCCR_G2_IO1_Pos: u32 = 4;
pub const TSC_IOCCR_G2_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G2_IO1_Pos;
pub const TSC_IOCCR_G2_IO1: u32 = TSC_IOCCR_G2_IO1_Msk;
pub const TSC_IOCCR_G2_IO2_Pos: u32 = 5;
pub const TSC_IOCCR_G2_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G2_IO2_Pos;
pub const TSC_IOCCR_G2_IO2: u32 = TSC_IOCCR_G2_IO2_Msk;
pub const TSC_IOCCR_G2_IO3_Pos: u32 = 6;
pub const TSC_IOCCR_G2_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G2_IO3_Pos;
pub const TSC_IOCCR_G2_IO3: u32 = TSC_IOCCR_G2_IO3_Msk;
pub const TSC_IOCCR_G2_IO4_Pos: u32 = 7;
pub const TSC_IOCCR_G2_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G2_IO4_Pos;
pub const TSC_IOCCR_G2_IO4: u32 = TSC_IOCCR_G2_IO4_Msk;
pub const TSC_IOCCR_G3_IO1_Pos: u32 = 8;
pub const TSC_IOCCR_G3_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G3_IO1_Pos;
pub const TSC_IOCCR_G3_IO1: u32 = TSC_IOCCR_G3_IO1_Msk;
pub const TSC_IOCCR_G3_IO2_Pos: u32 = 9;
pub const TSC_IOCCR_G3_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G3_IO2_Pos;
pub const TSC_IOCCR_G3_IO2: u32 = TSC_IOCCR_G3_IO2_Msk;
pub const TSC_IOCCR_G3_IO3_Pos: u32 = 10;
pub const TSC_IOCCR_G3_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G3_IO3_Pos;
pub const TSC_IOCCR_G3_IO3: u32 = TSC_IOCCR_G3_IO3_Msk;
pub const TSC_IOCCR_G3_IO4_Pos: u32 = 11;
pub const TSC_IOCCR_G3_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G3_IO4_Pos;
pub const TSC_IOCCR_G3_IO4: u32 = TSC_IOCCR_G3_IO4_Msk;
pub const TSC_IOCCR_G4_IO1_Pos: u32 = 12;
pub const TSC_IOCCR_G4_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G4_IO1_Pos;
pub const TSC_IOCCR_G4_IO1: u32 = TSC_IOCCR_G4_IO1_Msk;
pub const TSC_IOCCR_G4_IO2_Pos: u32 = 13;
pub const TSC_IOCCR_G4_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G4_IO2_Pos;
pub const TSC_IOCCR_G4_IO2: u32 = TSC_IOCCR_G4_IO2_Msk;
pub const TSC_IOCCR_G4_IO3_Pos: u32 = 14;
pub const TSC_IOCCR_G4_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G4_IO3_Pos;
pub const TSC_IOCCR_G4_IO3: u32 = TSC_IOCCR_G4_IO3_Msk;
pub const TSC_IOCCR_G4_IO4_Pos: u32 = 15;
pub const TSC_IOCCR_G4_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G4_IO4_Pos;
pub const TSC_IOCCR_G4_IO4: u32 = TSC_IOCCR_G4_IO4_Msk;
pub const TSC_IOCCR_G5_IO1_Pos: u32 = 16;
pub const TSC_IOCCR_G5_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G5_IO1_Pos;
pub const TSC_IOCCR_G5_IO1: u32 = TSC_IOCCR_G5_IO1_Msk;
pub const TSC_IOCCR_G5_IO2_Pos: u32 = 17;
pub const TSC_IOCCR_G5_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G5_IO2_Pos;
pub const TSC_IOCCR_G5_IO2: u32 = TSC_IOCCR_G5_IO2_Msk;
pub const TSC_IOCCR_G5_IO3_Pos: u32 = 18;
pub const TSC_IOCCR_G5_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G5_IO3_Pos;
pub const TSC_IOCCR_G5_IO3: u32 = TSC_IOCCR_G5_IO3_Msk;
pub const TSC_IOCCR_G5_IO4_Pos: u32 = 19;
pub const TSC_IOCCR_G5_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G5_IO4_Pos;
pub const TSC_IOCCR_G5_IO4: u32 = TSC_IOCCR_G5_IO4_Msk;
pub const TSC_IOCCR_G6_IO1_Pos: u32 = 20;
pub const TSC_IOCCR_G6_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G6_IO1_Pos;
pub const TSC_IOCCR_G6_IO1: u32 = TSC_IOCCR_G6_IO1_Msk;
pub const TSC_IOCCR_G6_IO2_Pos: u32 = 21;
pub const TSC_IOCCR_G6_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G6_IO2_Pos;
pub const TSC_IOCCR_G6_IO2: u32 = TSC_IOCCR_G6_IO2_Msk;
pub const TSC_IOCCR_G6_IO3_Pos: u32 = 22;
pub const TSC_IOCCR_G6_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G6_IO3_Pos;
pub const TSC_IOCCR_G6_IO3: u32 = TSC_IOCCR_G6_IO3_Msk;
pub const TSC_IOCCR_G6_IO4_Pos: u32 = 23;
pub const TSC_IOCCR_G6_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G6_IO4_Pos;
pub const TSC_IOCCR_G6_IO4: u32 = TSC_IOCCR_G6_IO4_Msk;
pub const TSC_IOCCR_G7_IO1_Pos: u32 = 24;
pub const TSC_IOCCR_G7_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G7_IO1_Pos;
pub const TSC_IOCCR_G7_IO1: u32 = TSC_IOCCR_G7_IO1_Msk;
pub const TSC_IOCCR_G7_IO2_Pos: u32 = 25;
pub const TSC_IOCCR_G7_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G7_IO2_Pos;
pub const TSC_IOCCR_G7_IO2: u32 = TSC_IOCCR_G7_IO2_Msk;
pub const TSC_IOCCR_G7_IO3_Pos: u32 = 26;
pub const TSC_IOCCR_G7_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G7_IO3_Pos;
pub const TSC_IOCCR_G7_IO3: u32 = TSC_IOCCR_G7_IO3_Msk;
pub const TSC_IOCCR_G7_IO4_Pos: u32 = 27;
pub const TSC_IOCCR_G7_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G7_IO4_Pos;
pub const TSC_IOCCR_G7_IO4: u32 = TSC_IOCCR_G7_IO4_Msk;
pub const TSC_IOCCR_G8_IO1_Pos: u32 = 28;
pub const TSC_IOCCR_G8_IO1_Msk: u32 = 0x1 << TSC_IOCCR_G8_IO1_Pos;
pub const TSC_IOCCR_G8_IO1: u32 = TSC_IOCCR_G8_IO1_Msk;
pub const TSC_IOCCR_G8_IO2_Pos: u32 = 29;
pub const TSC_IOCCR_G8_IO2_Msk: u32 = 0x1 << TSC_IOCCR_G8_IO2_Pos;
pub const TSC_IOCCR_G8_IO2: u32 = TSC_IOCCR_G8_IO2_Msk;
pub const TSC_IOCCR_G8_IO3_Pos: u32 = 30;
pub const TSC_IOCCR_G8_IO3_Msk: u32 = 0x1 << TSC_IOCCR_G8_IO3_Pos;
pub const TSC_IOCCR_G8_IO3: u32 = TSC_IOCCR_G8_IO3_Msk;
pub const TSC_IOCCR_G8_IO4_Pos: u32 = 31;
pub const TSC_IOCCR_G8_IO4_Msk: u32 = 0x1 << TSC_IOCCR_G8_IO4_Pos;
pub const TSC_IOCCR_G8_IO4: u32 = TSC_IOCCR_G8_IO4_Msk;
pub const TSC_IOGCSR_G1E_Pos: u32 = 0;
pub const TSC_IOGCSR_G1E_Msk: u32 = 0x1 << TSC_IOGCSR_G1E_Pos;
pub const TSC_IOGCSR_G1E: u32 = TSC_IOGCSR_G1E_Msk;
pub const TSC_IOGCSR_G2E_Pos: u32 = 1;
pub const TSC_IOGCSR_G2E_Msk: u32 = 0x1 << TSC_IOGCSR_G2E_Pos;
pub const TSC_IOGCSR_G2E: u32 = TSC_IOGCSR_G2E_Msk;
pub const TSC_IOGCSR_G3E_Pos: u32 = 2;
pub const TSC_IOGCSR_G3E_Msk: u32 = 0x1 << TSC_IOGCSR_G3E_Pos;
pub const TSC_IOGCSR_G3E: u32 = TSC_IOGCSR_G3E_Msk;
pub const TSC_IOGCSR_G4E_Pos: u32 = 3;
pub const TSC_IOGCSR_G4E_Msk: u32 = 0x1 << TSC_IOGCSR_G4E_Pos;
pub const TSC_IOGCSR_G4E: u32 = TSC_IOGCSR_G4E_Msk;
pub const TSC_IOGCSR_G5E_Pos: u32 = 4;
pub const TSC_IOGCSR_G5E_Msk: u32 = 0x1 << TSC_IOGCSR_G5E_Pos;
pub const TSC_IOGCSR_G5E: u32 = TSC_IOGCSR_G5E_Msk;
pub const TSC_IOGCSR_G6E_Pos: u32 = 5;
pub const TSC_IOGCSR_G6E_Msk: u32 = 0x1 << TSC_IOGCSR_G6E_Pos;
pub const TSC_IOGCSR_G6E: u32 = TSC_IOGCSR_G6E_Msk;
pub const TSC_IOGCSR_G7E_Pos: u32 = 6;
pub const TSC_IOGCSR_G7E_Msk: u32 = 0x1 << TSC_IOGCSR_G7E_Pos;
pub const TSC_IOGCSR_G7E: u32 = TSC_IOGCSR_G7E_Msk;
pub const TSC_IOGCSR_G8E_Pos: u32 = 7;
pub const TSC_IOGCSR_G8E_Msk: u32 = 0x1 << TSC_IOGCSR_G8E_Pos;
pub const TSC_IOGCSR_G8E: u32 = TSC_IOGCSR_G8E_Msk;
pub const TSC_IOGCSR_G1S_Pos: u32 = 16;
pub const TSC_IOGCSR_G1S_Msk: u32 = 0x1 << TSC_IOGCSR_G1S_Pos;
pub const TSC_IOGCSR_G1S: u32 = TSC_IOGCSR_G1S_Msk;
pub const TSC_IOGCSR_G2S_Pos: u32 = 17;
pub const TSC_IOGCSR_G2S_Msk: u32 = 0x1 << TSC_IOGCSR_G2S_Pos;
pub const TSC_IOGCSR_G2S: u32 = TSC_IOGCSR_G2S_Msk;
pub const TSC_IOGCSR_G3S_Pos: u32 = 18;
pub const TSC_IOGCSR_G3S_Msk: u32 = 0x1 << TSC_IOGCSR_G3S_Pos;
pub const TSC_IOGCSR_G3S: u32 = TSC_IOGCSR_G3S_Msk;
pub const TSC_IOGCSR_G4S_Pos: u32 = 19;
pub const TSC_IOGCSR_G4S_Msk: u32 = 0x1 << TSC_IOGCSR_G4S_Pos;
pub const TSC_IOGCSR_G4S: u32 = TSC_IOGCSR_G4S_Msk;
pub const TSC_IOGCSR_G5S_Pos: u32 = 20;
pub const TSC_IOGCSR_G5S_Msk: u32 = 0x1 << TSC_IOGCSR_G5S_Pos;
pub const TSC_IOGCSR_G5S: u32 = TSC_IOGCSR_G5S_Msk;
pub const TSC_IOGCSR_G6S_Pos: u32 = 21;
pub const TSC_IOGCSR_G6S_Msk: u32 = 0x1 << TSC_IOGCSR_G6S_Pos;
pub const TSC_IOGCSR_G6S: u32 = TSC_IOGCSR_G6S_Msk;
pub const TSC_IOGCSR_G7S_Pos: u32 = 22;
pub const TSC_IOGCSR_G7S_Msk: u32 = 0x1 << TSC_IOGCSR_G7S_Pos;
pub const TSC_IOGCSR_G7S: u32 = TSC_IOGCSR_G7S_Msk;
pub const TSC_IOGCSR_G8S_Pos: u32 = 23;
pub const TSC_IOGCSR_G8S_Msk: u32 = 0x1 << TSC_IOGCSR_G8S_Pos;
pub const TSC_IOGCSR_G8S: u32 = TSC_IOGCSR_G8S_Msk;
pub const TSC_IOGXCR_CNT_Pos: u32 = 0;
pub const TSC_IOGXCR_CNT_Msk: u32 = 0x3FFF << TSC_IOGXCR_CNT_Pos;
pub const TSC_IOGXCR_CNT: u32 = TSC_IOGXCR_CNT_Msk;
pub const USART_CR1_UE_Pos: u32 = 0;
pub const USART_CR1_UE_Msk: u32 = 0x1 << USART_CR1_UE_Pos;
pub const USART_CR1_UE: u32 = USART_CR1_UE_Msk;
pub const USART_CR1_UESM_Pos: u32 = 1;
pub const USART_CR1_UESM_Msk: u32 = 0x1 << USART_CR1_UESM_Pos;
pub const USART_CR1_UESM: u32 = USART_CR1_UESM_Msk;
pub const USART_CR1_RE_Pos: u32 = 2;
pub const USART_CR1_RE_Msk: u32 = 0x1 << USART_CR1_RE_Pos;
pub const USART_CR1_RE: u32 = USART_CR1_RE_Msk;
pub const USART_CR1_TE_Pos: u32 = 3;
pub const USART_CR1_TE_Msk: u32 = 0x1 << USART_CR1_TE_Pos;
pub const USART_CR1_TE: u32 = USART_CR1_TE_Msk;
pub const USART_CR1_IDLEIE_Pos: u32 = 4;
pub const USART_CR1_IDLEIE_Msk: u32 = 0x1 << USART_CR1_IDLEIE_Pos;
pub const USART_CR1_IDLEIE: u32 = USART_CR1_IDLEIE_Msk;
pub const USART_CR1_RXNEIE_Pos: u32 = 5;
pub const USART_CR1_RXNEIE_Msk: u32 = 0x1 << USART_CR1_RXNEIE_Pos;
pub const USART_CR1_RXNEIE: u32 = USART_CR1_RXNEIE_Msk;
pub const USART_CR1_TCIE_Pos: u32 = 6;
pub const USART_CR1_TCIE_Msk: u32 = 0x1 << USART_CR1_TCIE_Pos;
pub const USART_CR1_TCIE: u32 = USART_CR1_TCIE_Msk;
pub const USART_CR1_TXEIE_Pos: u32 = 7;
pub const USART_CR1_TXEIE_Msk: u32 = 0x1 << USART_CR1_TXEIE_Pos;
pub const USART_CR1_TXEIE: u32 = USART_CR1_TXEIE_Msk;
pub const USART_CR1_PEIE_Pos: u32 = 8;
pub const USART_CR1_PEIE_Msk: u32 = 0x1 << USART_CR1_PEIE_Pos;
pub const USART_CR1_PEIE: u32 = USART_CR1_PEIE_Msk;
pub const USART_CR1_PS_Pos: u32 = 9;
pub const USART_CR1_PS_Msk: u32 = 0x1 << USART_CR1_PS_Pos;
pub const USART_CR1_PS: u32 = USART_CR1_PS_Msk;
pub const USART_CR1_PCE_Pos: u32 = 10;
pub const USART_CR1_PCE_Msk: u32 = 0x1 << USART_CR1_PCE_Pos;
pub const USART_CR1_PCE: u32 = USART_CR1_PCE_Msk;
pub const USART_CR1_WAKE_Pos: u32 = 11;
pub const USART_CR1_WAKE_Msk: u32 = 0x1 << USART_CR1_WAKE_Pos;
pub const USART_CR1_WAKE: u32 = USART_CR1_WAKE_Msk;
pub const USART_CR1_M0_Pos: u32 = 12;
pub const USART_CR1_M0_Msk: u32 = 0x1 << USART_CR1_M0_Pos;
pub const USART_CR1_M0: u32 = USART_CR1_M0_Msk;
pub const USART_CR1_MME_Pos: u32 = 13;
pub const USART_CR1_MME_Msk: u32 = 0x1 << USART_CR1_MME_Pos;
pub const USART_CR1_MME: u32 = USART_CR1_MME_Msk;
pub const USART_CR1_CMIE_Pos: u32 = 14;
pub const USART_CR1_CMIE_Msk: u32 = 0x1 << USART_CR1_CMIE_Pos;
pub const USART_CR1_CMIE: u32 = USART_CR1_CMIE_Msk;
pub const USART_CR1_OVER8_Pos: u32 = 15;
pub const USART_CR1_OVER8_Msk: u32 = 0x1 << USART_CR1_OVER8_Pos;
pub const USART_CR1_OVER8: u32 = USART_CR1_OVER8_Msk;
pub const USART_CR1_DEDT_Pos: u32 = 16;
pub const USART_CR1_DEDT_Msk: u32 = 0x1F << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT: u32 = USART_CR1_DEDT_Msk;
pub const USART_CR1_DEDT_0: u32 = 0x01 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_1: u32 = 0x02 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_2: u32 = 0x04 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_3: u32 = 0x08 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_4: u32 = 0x10 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEAT_Pos: u32 = 21;
pub const USART_CR1_DEAT_Msk: u32 = 0x1F << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT: u32 = USART_CR1_DEAT_Msk;
pub const USART_CR1_DEAT_0: u32 = 0x01 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_1: u32 = 0x02 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_2: u32 = 0x04 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_3: u32 = 0x08 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_4: u32 = 0x10 << USART_CR1_DEAT_Pos;
pub const USART_CR1_RTOIE_Pos: u32 = 26;
pub const USART_CR1_RTOIE_Msk: u32 = 0x1 << USART_CR1_RTOIE_Pos;
pub const USART_CR1_RTOIE: u32 = USART_CR1_RTOIE_Msk;
pub const USART_CR1_EOBIE_Pos: u32 = 27;
pub const USART_CR1_EOBIE_Msk: u32 = 0x1 << USART_CR1_EOBIE_Pos;
pub const USART_CR1_EOBIE: u32 = USART_CR1_EOBIE_Msk;
pub const USART_CR1_M1_Pos: u32 = 28;
pub const USART_CR1_M1_Msk: u32 = 0x1 << USART_CR1_M1_Pos;
pub const USART_CR1_M1: u32 = USART_CR1_M1_Msk;
pub const USART_CR1_M_Pos: u32 = 12;
pub const USART_CR1_M_Msk: u32 = 0x10001 << USART_CR1_M_Pos;
pub const USART_CR1_M: u32 = USART_CR1_M_Msk;
pub const USART_CR2_ADDM7_Pos: u32 = 4;
pub const USART_CR2_ADDM7_Msk: u32 = 0x1 << USART_CR2_ADDM7_Pos;
pub const USART_CR2_ADDM7: u32 = USART_CR2_ADDM7_Msk;
pub const USART_CR2_LBDL_Pos: u32 = 5;
pub const USART_CR2_LBDL_Msk: u32 = 0x1 << USART_CR2_LBDL_Pos;
pub const USART_CR2_LBDL: u32 = USART_CR2_LBDL_Msk;
pub const USART_CR2_LBDIE_Pos: u32 = 6;
pub const USART_CR2_LBDIE_Msk: u32 = 0x1 << USART_CR2_LBDIE_Pos;
pub const USART_CR2_LBDIE: u32 = USART_CR2_LBDIE_Msk;
pub const USART_CR2_LBCL_Pos: u32 = 8;
pub const USART_CR2_LBCL_Msk: u32 = 0x1 << USART_CR2_LBCL_Pos;
pub const USART_CR2_LBCL: u32 = USART_CR2_LBCL_Msk;
pub const USART_CR2_CPHA_Pos: u32 = 9;
pub const USART_CR2_CPHA_Msk: u32 = 0x1 << USART_CR2_CPHA_Pos;
pub const USART_CR2_CPHA: u32 = USART_CR2_CPHA_Msk;
pub const USART_CR2_CPOL_Pos: u32 = 10;
pub const USART_CR2_CPOL_Msk: u32 = 0x1 << USART_CR2_CPOL_Pos;
pub const USART_CR2_CPOL: u32 = USART_CR2_CPOL_Msk;
pub const USART_CR2_CLKEN_Pos: u32 = 11;
pub const USART_CR2_CLKEN_Msk: u32 = 0x1 << USART_CR2_CLKEN_Pos;
pub const USART_CR2_CLKEN: u32 = USART_CR2_CLKEN_Msk;
pub const USART_CR2_STOP_Pos: u32 = 12;
pub const USART_CR2_STOP_Msk: u32 = 0x3 << USART_CR2_STOP_Pos;
pub const USART_CR2_STOP: u32 = USART_CR2_STOP_Msk;
pub const USART_CR2_STOP_0: u32 = 0x1 << USART_CR2_STOP_Pos;
pub const USART_CR2_STOP_1: u32 = 0x2 << USART_CR2_STOP_Pos;
pub const USART_CR2_LINEN_Pos: u32 = 14;
pub const USART_CR2_LINEN_Msk: u32 = 0x1 << USART_CR2_LINEN_Pos;
pub const USART_CR2_LINEN: u32 = USART_CR2_LINEN_Msk;
pub const USART_CR2_SWAP_Pos: u32 = 15;
pub const USART_CR2_SWAP_Msk: u32 = 0x1 << USART_CR2_SWAP_Pos;
pub const USART_CR2_SWAP: u32 = USART_CR2_SWAP_Msk;
pub const USART_CR2_RXINV_Pos: u32 = 16;
pub const USART_CR2_RXINV_Msk: u32 = 0x1 << USART_CR2_RXINV_Pos;
pub const USART_CR2_RXINV: u32 = USART_CR2_RXINV_Msk;
pub const USART_CR2_TXINV_Pos: u32 = 17;
pub const USART_CR2_TXINV_Msk: u32 = 0x1 << USART_CR2_TXINV_Pos;
pub const USART_CR2_TXINV: u32 = USART_CR2_TXINV_Msk;
pub const USART_CR2_DATAINV_Pos: u32 = 18;
pub const USART_CR2_DATAINV_Msk: u32 = 0x1 << USART_CR2_DATAINV_Pos;
pub const USART_CR2_DATAINV: u32 = USART_CR2_DATAINV_Msk;
pub const USART_CR2_MSBFIRST_Pos: u32 = 19;
pub const USART_CR2_MSBFIRST_Msk: u32 = 0x1 << USART_CR2_MSBFIRST_Pos;
pub const USART_CR2_MSBFIRST: u32 = USART_CR2_MSBFIRST_Msk;
pub const USART_CR2_ABREN_Pos: u32 = 20;
pub const USART_CR2_ABREN_Msk: u32 = 0x1 << USART_CR2_ABREN_Pos;
pub const USART_CR2_ABREN: u32 = USART_CR2_ABREN_Msk;
pub const USART_CR2_ABRMODE_Pos: u32 = 21;
pub const USART_CR2_ABRMODE_Msk: u32 = 0x3 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_ABRMODE: u32 = USART_CR2_ABRMODE_Msk;
pub const USART_CR2_ABRMODE_0: u32 = 0x1 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_ABRMODE_1: u32 = 0x2 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_RTOEN_Pos: u32 = 23;
pub const USART_CR2_RTOEN_Msk: u32 = 0x1 << USART_CR2_RTOEN_Pos;
pub const USART_CR2_RTOEN: u32 = USART_CR2_RTOEN_Msk;
pub const USART_CR2_ADD_Pos: u32 = 24;
pub const USART_CR2_ADD_Msk: u32 = 0xFF << USART_CR2_ADD_Pos;
pub const USART_CR2_ADD: u32 = USART_CR2_ADD_Msk;
pub const USART_CR3_EIE_Pos: u32 = 0;
pub const USART_CR3_EIE_Msk: u32 = 0x1 << USART_CR3_EIE_Pos;
pub const USART_CR3_EIE: u32 = USART_CR3_EIE_Msk;
pub const USART_CR3_IREN_Pos: u32 = 1;
pub const USART_CR3_IREN_Msk: u32 = 0x1 << USART_CR3_IREN_Pos;
pub const USART_CR3_IREN: u32 = USART_CR3_IREN_Msk;
pub const USART_CR3_IRLP_Pos: u32 = 2;
pub const USART_CR3_IRLP_Msk: u32 = 0x1 << USART_CR3_IRLP_Pos;
pub const USART_CR3_IRLP: u32 = USART_CR3_IRLP_Msk;
pub const USART_CR3_HDSEL_Pos: u32 = 3;
pub const USART_CR3_HDSEL_Msk: u32 = 0x1 << USART_CR3_HDSEL_Pos;
pub const USART_CR3_HDSEL: u32 = USART_CR3_HDSEL_Msk;
pub const USART_CR3_NACK_Pos: u32 = 4;
pub const USART_CR3_NACK_Msk: u32 = 0x1 << USART_CR3_NACK_Pos;
pub const USART_CR3_NACK: u32 = USART_CR3_NACK_Msk;
pub const USART_CR3_SCEN_Pos: u32 = 5;
pub const USART_CR3_SCEN_Msk: u32 = 0x1 << USART_CR3_SCEN_Pos;
pub const USART_CR3_SCEN: u32 = USART_CR3_SCEN_Msk;
pub const USART_CR3_DMAR_Pos: u32 = 6;
pub const USART_CR3_DMAR_Msk: u32 = 0x1 << USART_CR3_DMAR_Pos;
pub const USART_CR3_DMAR: u32 = USART_CR3_DMAR_Msk;
pub const USART_CR3_DMAT_Pos: u32 = 7;
pub const USART_CR3_DMAT_Msk: u32 = 0x1 << USART_CR3_DMAT_Pos;
pub const USART_CR3_DMAT: u32 = USART_CR3_DMAT_Msk;
pub const USART_CR3_RTSE_Pos: u32 = 8;
pub const USART_CR3_RTSE_Msk: u32 = 0x1 << USART_CR3_RTSE_Pos;
pub const USART_CR3_RTSE: u32 = USART_CR3_RTSE_Msk;
pub const USART_CR3_CTSE_Pos: u32 = 9;
pub const USART_CR3_CTSE_Msk: u32 = 0x1 << USART_CR3_CTSE_Pos;
pub const USART_CR3_CTSE: u32 = USART_CR3_CTSE_Msk;
pub const USART_CR3_CTSIE_Pos: u32 = 10;
pub const USART_CR3_CTSIE_Msk: u32 = 0x1 << USART_CR3_CTSIE_Pos;
pub const USART_CR3_CTSIE: u32 = USART_CR3_CTSIE_Msk;
pub const USART_CR3_ONEBIT_Pos: u32 = 11;
pub const USART_CR3_ONEBIT_Msk: u32 = 0x1 << USART_CR3_ONEBIT_Pos;
pub const USART_CR3_ONEBIT: u32 = USART_CR3_ONEBIT_Msk;
pub const USART_CR3_OVRDIS_Pos: u32 = 12;
pub const USART_CR3_OVRDIS_Msk: u32 = 0x1 << USART_CR3_OVRDIS_Pos;
pub const USART_CR3_OVRDIS: u32 = USART_CR3_OVRDIS_Msk;
pub const USART_CR3_DDRE_Pos: u32 = 13;
pub const USART_CR3_DDRE_Msk: u32 = 0x1 << USART_CR3_DDRE_Pos;
pub const USART_CR3_DDRE: u32 = USART_CR3_DDRE_Msk;
pub const USART_CR3_DEM_Pos: u32 = 14;
pub const USART_CR3_DEM_Msk: u32 = 0x1 << USART_CR3_DEM_Pos;
pub const USART_CR3_DEM: u32 = USART_CR3_DEM_Msk;
pub const USART_CR3_DEP_Pos: u32 = 15;
pub const USART_CR3_DEP_Msk: u32 = 0x1 << USART_CR3_DEP_Pos;
pub const USART_CR3_DEP: u32 = USART_CR3_DEP_Msk;
pub const USART_CR3_SCARCNT_Pos: u32 = 17;
pub const USART_CR3_SCARCNT_Msk: u32 = 0x7 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT: u32 = USART_CR3_SCARCNT_Msk;
pub const USART_CR3_SCARCNT_0: u32 = 0x1 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT_1: u32 = 0x2 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT_2: u32 = 0x4 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_WUS_Pos: u32 = 20;
pub const USART_CR3_WUS_Msk: u32 = 0x3 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUS: u32 = USART_CR3_WUS_Msk;
pub const USART_CR3_WUS_0: u32 = 0x1 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUS_1: u32 = 0x2 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUFIE_Pos: u32 = 22;
pub const USART_CR3_WUFIE_Msk: u32 = 0x1 << USART_CR3_WUFIE_Pos;
pub const USART_CR3_WUFIE: u32 = USART_CR3_WUFIE_Msk;
pub const USART_BRR_DIV_FRACTION_Pos: u32 = 0;
pub const USART_BRR_DIV_FRACTION_Msk: u32 = 0xF << USART_BRR_DIV_FRACTION_Pos;
pub const USART_BRR_DIV_FRACTION: u32 = USART_BRR_DIV_FRACTION_Msk;
pub const USART_BRR_DIV_MANTISSA_Pos: u32 = 4;
pub const USART_BRR_DIV_MANTISSA_Msk: u32 = 0xFFF << USART_BRR_DIV_MANTISSA_Pos;
pub const USART_BRR_DIV_MANTISSA: u32 = USART_BRR_DIV_MANTISSA_Msk;
pub const USART_GTPR_PSC_Pos: u32 = 0;
pub const USART_GTPR_PSC_Msk: u32 = 0xFF << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC: u32 = USART_GTPR_PSC_Msk;
pub const USART_GTPR_GT_Pos: u32 = 8;
pub const USART_GTPR_GT_Msk: u32 = 0xFF << USART_GTPR_GT_Pos;
pub const USART_GTPR_GT: u32 = USART_GTPR_GT_Msk;
pub const USART_RTOR_RTO_Pos: u32 = 0;
pub const USART_RTOR_RTO_Msk: u32 = 0xFFFFFF << USART_RTOR_RTO_Pos;
pub const USART_RTOR_RTO: u32 = USART_RTOR_RTO_Msk;
pub const USART_RTOR_BLEN_Pos: u32 = 24;
pub const USART_RTOR_BLEN_Msk: u32 = 0xFF << USART_RTOR_BLEN_Pos;
pub const USART_RTOR_BLEN: u32 = USART_RTOR_BLEN_Msk;
pub const USART_RQR_ABRRQ_Pos: u32 = 0;
pub const USART_RQR_ABRRQ_Msk: u32 = 0x1 << USART_RQR_ABRRQ_Pos;
pub const USART_RQR_ABRRQ: u32 = USART_RQR_ABRRQ_Msk;
pub const USART_RQR_SBKRQ_Pos: u32 = 1;
pub const USART_RQR_SBKRQ_Msk: u32 = 0x1 << USART_RQR_SBKRQ_Pos;
pub const USART_RQR_SBKRQ: u32 = USART_RQR_SBKRQ_Msk;
pub const USART_RQR_MMRQ_Pos: u32 = 2;
pub const USART_RQR_MMRQ_Msk: u32 = 0x1 << USART_RQR_MMRQ_Pos;
pub const USART_RQR_MMRQ: u32 = USART_RQR_MMRQ_Msk;
pub const USART_RQR_RXFRQ_Pos: u32 = 3;
pub const USART_RQR_RXFRQ_Msk: u32 = 0x1 << USART_RQR_RXFRQ_Pos;
pub const USART_RQR_RXFRQ: u32 = USART_RQR_RXFRQ_Msk;
pub const USART_RQR_TXFRQ_Pos: u32 = 4;
pub const USART_RQR_TXFRQ_Msk: u32 = 0x1 << USART_RQR_TXFRQ_Pos;
pub const USART_RQR_TXFRQ: u32 = USART_RQR_TXFRQ_Msk;
pub const USART_ISR_PE_Pos: u32 = 0;
pub const USART_ISR_PE_Msk: u32 = 0x1 << USART_ISR_PE_Pos;
pub const USART_ISR_PE: u32 = USART_ISR_PE_Msk;
pub const USART_ISR_FE_Pos: u32 = 1;
pub const USART_ISR_FE_Msk: u32 = 0x1 << USART_ISR_FE_Pos;
pub const USART_ISR_FE: u32 = USART_ISR_FE_Msk;
pub const USART_ISR_NE_Pos: u32 = 2;
pub const USART_ISR_NE_Msk: u32 = 0x1 << USART_ISR_NE_Pos;
pub const USART_ISR_NE: u32 = USART_ISR_NE_Msk;
pub const USART_ISR_ORE_Pos: u32 = 3;
pub const USART_ISR_ORE_Msk: u32 = 0x1 << USART_ISR_ORE_Pos;
pub const USART_ISR_ORE: u32 = USART_ISR_ORE_Msk;
pub const USART_ISR_IDLE_Pos: u32 = 4;
pub const USART_ISR_IDLE_Msk: u32 = 0x1 << USART_ISR_IDLE_Pos;
pub const USART_ISR_IDLE: u32 = USART_ISR_IDLE_Msk;
pub const USART_ISR_RXNE_Pos: u32 = 5;
pub const USART_ISR_RXNE_Msk: u32 = 0x1 << USART_ISR_RXNE_Pos;
pub const USART_ISR_RXNE: u32 = USART_ISR_RXNE_Msk;
pub const USART_ISR_TC_Pos: u32 = 6;
pub const USART_ISR_TC_Msk: u32 = 0x1 << USART_ISR_TC_Pos;
pub const USART_ISR_TC: u32 = USART_ISR_TC_Msk;
pub const USART_ISR_TXE_Pos: u32 = 7;
pub const USART_ISR_TXE_Msk: u32 = 0x1 << USART_ISR_TXE_Pos;
pub const USART_ISR_TXE: u32 = USART_ISR_TXE_Msk;
pub const USART_ISR_LBDF_Pos: u32 = 8;
pub const USART_ISR_LBDF_Msk: u32 = 0x1 << USART_ISR_LBDF_Pos;
pub const USART_ISR_LBDF: u32 = USART_ISR_LBDF_Msk;
pub const USART_ISR_CTSIF_Pos: u32 = 9;
pub const USART_ISR_CTSIF_Msk: u32 = 0x1 << USART_ISR_CTSIF_Pos;
pub const USART_ISR_CTSIF: u32 = USART_ISR_CTSIF_Msk;
pub const USART_ISR_CTS_Pos: u32 = 10;
pub const USART_ISR_CTS_Msk: u32 = 0x1 << USART_ISR_CTS_Pos;
pub const USART_ISR_CTS: u32 = USART_ISR_CTS_Msk;
pub const USART_ISR_RTOF_Pos: u32 = 11;
pub const USART_ISR_RTOF_Msk: u32 = 0x1 << USART_ISR_RTOF_Pos;
pub const USART_ISR_RTOF: u32 = USART_ISR_RTOF_Msk;
pub const USART_ISR_EOBF_Pos: u32 = 12;
pub const USART_ISR_EOBF_Msk: u32 = 0x1 << USART_ISR_EOBF_Pos;
pub const USART_ISR_EOBF: u32 = USART_ISR_EOBF_Msk;
pub const USART_ISR_ABRE_Pos: u32 = 14;
pub const USART_ISR_ABRE_Msk: u32 = 0x1 << USART_ISR_ABRE_Pos;
pub const USART_ISR_ABRE: u32 = USART_ISR_ABRE_Msk;
pub const USART_ISR_ABRF_Pos: u32 = 15;
pub const USART_ISR_ABRF_Msk: u32 = 0x1 << USART_ISR_ABRF_Pos;
pub const USART_ISR_ABRF: u32 = USART_ISR_ABRF_Msk;
pub const USART_ISR_BUSY_Pos: u32 = 16;
pub const USART_ISR_BUSY_Msk: u32 = 0x1 << USART_ISR_BUSY_Pos;
pub const USART_ISR_BUSY: u32 = USART_ISR_BUSY_Msk;
pub const USART_ISR_CMF_Pos: u32 = 17;
pub const USART_ISR_CMF_Msk: u32 = 0x1 << USART_ISR_CMF_Pos;
pub const USART_ISR_CMF: u32 = USART_ISR_CMF_Msk;
pub const USART_ISR_SBKF_Pos: u32 = 18;
pub const USART_ISR_SBKF_Msk: u32 = 0x1 << USART_ISR_SBKF_Pos;
pub const USART_ISR_SBKF: u32 = USART_ISR_SBKF_Msk;
pub const USART_ISR_RWU_Pos: u32 = 19;
pub const USART_ISR_RWU_Msk: u32 = 0x1 << USART_ISR_RWU_Pos;
pub const USART_ISR_RWU: u32 = USART_ISR_RWU_Msk;
pub const USART_ISR_WUF_Pos: u32 = 20;
pub const USART_ISR_WUF_Msk: u32 = 0x1 << USART_ISR_WUF_Pos;
pub const USART_ISR_WUF: u32 = USART_ISR_WUF_Msk;
pub const USART_ISR_TEACK_Pos: u32 = 21;
pub const USART_ISR_TEACK_Msk: u32 = 0x1 << USART_ISR_TEACK_Pos;
pub const USART_ISR_TEACK: u32 = USART_ISR_TEACK_Msk;
pub const USART_ISR_REACK_Pos: u32 = 22;
pub const USART_ISR_REACK_Msk: u32 = 0x1 << USART_ISR_REACK_Pos;
pub const USART_ISR_REACK: u32 = USART_ISR_REACK_Msk;
pub const USART_ICR_PECF_Pos: u32 = 0;
pub const USART_ICR_PECF_Msk: u32 = 0x1 << USART_ICR_PECF_Pos;
pub const USART_ICR_PECF: u32 = USART_ICR_PECF_Msk;
pub const USART_ICR_FECF_Pos: u32 = 1;
pub const USART_ICR_FECF_Msk: u32 = 0x1 << USART_ICR_FECF_Pos;
pub const USART_ICR_FECF: u32 = USART_ICR_FECF_Msk;
pub const USART_ICR_NCF_Pos: u32 = 2;
pub const USART_ICR_NCF_Msk: u32 = 0x1 << USART_ICR_NCF_Pos;
pub const USART_ICR_NCF: u32 = USART_ICR_NCF_Msk;
pub const USART_ICR_ORECF_Pos: u32 = 3;
pub const USART_ICR_ORECF_Msk: u32 = 0x1 << USART_ICR_ORECF_Pos;
pub const USART_ICR_ORECF: u32 = USART_ICR_ORECF_Msk;
pub const USART_ICR_IDLECF_Pos: u32 = 4;
pub const USART_ICR_IDLECF_Msk: u32 = 0x1 << USART_ICR_IDLECF_Pos;
pub const USART_ICR_IDLECF: u32 = USART_ICR_IDLECF_Msk;
pub const USART_ICR_TCCF_Pos: u32 = 6;
pub const USART_ICR_TCCF_Msk: u32 = 0x1 << USART_ICR_TCCF_Pos;
pub const USART_ICR_TCCF: u32 = USART_ICR_TCCF_Msk;
pub const USART_ICR_LBDCF_Pos: u32 = 8;
pub const USART_ICR_LBDCF_Msk: u32 = 0x1 << USART_ICR_LBDCF_Pos;
pub const USART_ICR_LBDCF: u32 = USART_ICR_LBDCF_Msk;
pub const USART_ICR_CTSCF_Pos: u32 = 9;
pub const USART_ICR_CTSCF_Msk: u32 = 0x1 << USART_ICR_CTSCF_Pos;
pub const USART_ICR_CTSCF: u32 = USART_ICR_CTSCF_Msk;
pub const USART_ICR_RTOCF_Pos: u32 = 11;
pub const USART_ICR_RTOCF_Msk: u32 = 0x1 << USART_ICR_RTOCF_Pos;
pub const USART_ICR_RTOCF: u32 = USART_ICR_RTOCF_Msk;
pub const USART_ICR_EOBCF_Pos: u32 = 12;
pub const USART_ICR_EOBCF_Msk: u32 = 0x1 << USART_ICR_EOBCF_Pos;
pub const USART_ICR_EOBCF: u32 = USART_ICR_EOBCF_Msk;
pub const USART_ICR_CMCF_Pos: u32 = 17;
pub const USART_ICR_CMCF_Msk: u32 = 0x1 << USART_ICR_CMCF_Pos;
pub const USART_ICR_CMCF: u32 = USART_ICR_CMCF_Msk;
pub const USART_ICR_WUCF_Pos: u32 = 20;
pub const USART_ICR_WUCF_Msk: u32 = 0x1 << USART_ICR_WUCF_Pos;
pub const USART_ICR_WUCF: u32 = USART_ICR_WUCF_Msk;
pub const USART_RDR_RDR_Pos: u32 = 0;
pub const USART_RDR_RDR_Msk: u32 = 0x1FF << USART_RDR_RDR_Pos;
pub const USART_RDR_RDR: u32 = USART_RDR_RDR_Msk;
pub const USART_TDR_TDR_Pos: u32 = 0;
pub const USART_TDR_TDR_Msk: u32 = 0x1FF << USART_TDR_TDR_Pos;
pub const USART_TDR_TDR: u32 = USART_TDR_TDR_Msk;
pub const WWDG_CR_T_Pos: u32 = 0;
pub const WWDG_CR_T_Msk: u32 = 0x7F << WWDG_CR_T_Pos;
pub const WWDG_CR_T: u32 = WWDG_CR_T_Msk;
pub const WWDG_CR_T_0: u32 = 0x01 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_1: u32 = 0x02 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_2: u32 = 0x04 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_3: u32 = 0x08 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_4: u32 = 0x10 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_5: u32 = 0x20 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_6: u32 = 0x40 << WWDG_CR_T_Pos;
pub const WWDG_CR_T0: u32 = WWDG_CR_T_0;
pub const WWDG_CR_T1: u32 = WWDG_CR_T_1;
pub const WWDG_CR_T2: u32 = WWDG_CR_T_2;
pub const WWDG_CR_T3: u32 = WWDG_CR_T_3;
pub const WWDG_CR_T4: u32 = WWDG_CR_T_4;
pub const WWDG_CR_T5: u32 = WWDG_CR_T_5;
pub const WWDG_CR_T6: u32 = WWDG_CR_T_6;
pub const WWDG_CR_WDGA_Pos: u32 = 7;
pub const WWDG_CR_WDGA_Msk: u32 = 0x1 << WWDG_CR_WDGA_Pos;
pub const WWDG_CR_WDGA: u32 = WWDG_CR_WDGA_Msk;
pub const WWDG_CFR_W_Pos: u32 = 0;
pub const WWDG_CFR_W_Msk: u32 = 0x7F << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W: u32 = WWDG_CFR_W_Msk;
pub const WWDG_CFR_W_0: u32 = 0x01 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_1: u32 = 0x02 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_2: u32 = 0x04 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_3: u32 = 0x08 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_4: u32 = 0x10 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_5: u32 = 0x20 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_6: u32 = 0x40 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W0: u32 = WWDG_CFR_W_0;
pub const WWDG_CFR_W1: u32 = WWDG_CFR_W_1;
pub const WWDG_CFR_W2: u32 = WWDG_CFR_W_2;
pub const WWDG_CFR_W3: u32 = WWDG_CFR_W_3;
pub const WWDG_CFR_W4: u32 = WWDG_CFR_W_4;
pub const WWDG_CFR_W5: u32 = WWDG_CFR_W_5;
pub const WWDG_CFR_W6: u32 = WWDG_CFR_W_6;
pub const WWDG_CFR_WDGTB_Pos: u32 = 7;
pub const WWDG_CFR_WDGTB_Msk: u32 = 0x3 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB: u32 = WWDG_CFR_WDGTB_Msk;
pub const WWDG_CFR_WDGTB_0: u32 = 0x1 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB_1: u32 = 0x2 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB0: u32 = WWDG_CFR_WDGTB_0;
pub const WWDG_CFR_WDGTB1: u32 = WWDG_CFR_WDGTB_1;
pub const WWDG_CFR_EWI_Pos: u32 = 9;
pub const WWDG_CFR_EWI_Msk: u32 = 0x1 << WWDG_CFR_EWI_Pos;
pub const WWDG_CFR_EWI: u32 = WWDG_CFR_EWI_Msk;
pub const WWDG_SR_EWIF_Pos: u32 = 0;
pub const WWDG_SR_EWIF_Msk: u32 = 0x1 << WWDG_SR_EWIF_Pos;
pub const WWDG_SR_EWIF: u32 = WWDG_SR_EWIF_Msk;
