xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../../project_LCD.srcs/sources_1/bd/RGB_BRAM/ipshared/37c2/simulation/blk_mem_gen_v8_4.v,
RGB_BRAM_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/RGB_BRAM/ip/RGB_BRAM_blk_mem_gen_0_0/sim/RGB_BRAM_blk_mem_gen_0_0.v,
RGB_BRAM_blk_mem_gen_R_0.v,verilog,xil_defaultlib,../../../bd/RGB_BRAM/ip/RGB_BRAM_blk_mem_gen_R_0/sim/RGB_BRAM_blk_mem_gen_R_0.v,
RGB_BRAM_blk_mem_gen_R1_0.v,verilog,xil_defaultlib,../../../bd/RGB_BRAM/ip/RGB_BRAM_blk_mem_gen_R1_0/sim/RGB_BRAM_blk_mem_gen_R1_0.v,
RGB_BRAM.v,verilog,xil_defaultlib,../../../bd/RGB_BRAM/sim/RGB_BRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
