$comment
	File created using the following command:
		vcd file DecoderDemo3.msim.vcd -direction
$end
$date
	Sat Dec 04 17:27:15 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module decoderdemo3_vhd_vec_tst $end
$var wire 1 ! cmpOut $end
$var wire 1 " e0 $end
$var wire 1 # e1 $end
$var wire 1 $ x0 $end
$var wire 1 % x1 $end
$var wire 1 & x2 $end
$var wire 1 ' x3 $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_cmpOut $end
$var wire 1 2 ww_x0 $end
$var wire 1 3 ww_x1 $end
$var wire 1 4 ww_x2 $end
$var wire 1 5 ww_e1 $end
$var wire 1 6 ww_e0 $end
$var wire 1 7 ww_x3 $end
$var wire 1 8 \cmpOut~output_o\ $end
$var wire 1 9 \x1~input_o\ $end
$var wire 1 : \x3~input_o\ $end
$var wire 1 ; \x0~input_o\ $end
$var wire 1 < \x2~input_o\ $end
$var wire 1 = \inst2~0_combout\ $end
$var wire 1 > \e1~input_o\ $end
$var wire 1 ? \e0~input_o\ $end
$var wire 1 @ \inst2~1_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
0&
0'
0(
1)
x*
1+
1,
1-
1.
1/
10
01
02
03
04
15
06
07
08
09
0:
0;
0<
0=
1>
0?
0@
$end
#62500
1$
12
1;
#125000
0$
1%
02
13
19
0;
#187500
1$
12
1;
#250000
0$
0%
1&
02
03
14
1<
09
0;
#312500
1$
12
1;
#375000
0$
1%
02
13
19
0;
1=
1@
18
11
1!
#437500
1$
12
1;
#500000
0$
0%
0&
1'
02
03
04
17
1:
0<
09
0;
0=
0@
08
01
0!
#562500
1$
12
1;
1=
1@
18
11
1!
#625000
0$
1%
02
13
19
0;
#687500
1$
12
1;
#750000
0$
0%
1&
02
03
14
1<
09
0;
0=
0@
08
01
0!
#812500
1$
12
1;
1=
1@
18
11
1!
#875000
0$
1%
02
13
19
0;
#937500
1$
12
1;
#1000000
