# ğŸš¦ Traffic Light Controller (Verilog | FSM | RTL Design)

## ğŸ§­ Overview
This project implements a **Finite State Machine (FSM)-based Traffic Light Controller** using **Verilog HDL**, designed to manage **Northâ€“South (NS)** and **Eastâ€“West (EW)** traffic flow.  
The controller features **timed light sequencing**, **emergency override logic**, and a **fully synchronous state machine** driven by a clock and internal timer.

---

## âš™ï¸ Features
âœ… **FSM-Controlled Operation:**  
Cycles through four primary traffic states:  
1. `NS_GREEN` â†’ Northâ€“South vehicles move, Eastâ€“West stops  
2. `NS_YELLOW` â†’ Northâ€“South slows down  
3. `EW_GREEN` â†’ Eastâ€“West vehicles move, Northâ€“South stops  
4. `EW_YELLOW` â†’ Eastâ€“West slows down  

âœ… **Emergency Override:**  
When the **emergency signal** is activated, all lights instantly switch to:  
- **Northâ€“South â†’ Green**  
- **Eastâ€“West â†’ Red**  
After the emergency clears, normal cycling automatically resumes.  

âœ… **Timer-Driven State Transition:**  
Each state lasts for **10 clock cycles**, managed by a 4-bit timer counter.  

âœ… **Simulation-Friendly Testbench:**  
Includes a Verilog testbench (`Traffic_Light_tb.v`) that:  
- Generates a clock and reset  
- Triggers emergency mode mid-cycle  
- Monitors and prints all signal transitions  
- Dumps waveform data for viewing in GTKWave or Vivado  

---

## ğŸ”„ FSM State Diagram
```
 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 â”‚  NS_GREEN  â”‚â”€â”€â”€â”€â”€â”€â–¶â”‚ NS_YELLOW  â”‚
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â–²                    â”‚
       â”‚                    â–¼
 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â—€â”€â”€â”€â”€â”€â”€â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 â”‚ EW_YELLOW  â”‚       â”‚  EW_GREEN  â”‚
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

During an **emergency**, the FSM temporarily halts and holds:
```
NS_light = GREEN
EW_light = RED
```

---

## ğŸ’¡ Signal Encoding

| Signal | Meaning | Encoding |
|:-------|:---------|:----------|
| `NS_light`, `EW_light` | Traffic light outputs | 3-bit vector |
| RED | Stop | `100` |
| GREEN | Go | `010` |
| YELLOW | Prepare/Wait | `001` |

---

## ğŸ§ª Simulation Results

### ğŸ–¥ Console Output Snapshot
```
Time=0      | NS_light=010 | EW_light=100 | Emergency=0 | State=0
Time=105000 | NS_light=001 | EW_light=100 | Emergency=0 | State=1
>>> Emergency Activated!
Time=110000 | NS_light=010 | EW_light=100 | Emergency=1 | State=1
>>> Emergency Cleared!
Time=140000 | NS_light=010 | EW_light=100 | Emergency=0 | State=0
...
```

The console verifies:
- Sequential cycling through 4 FSM states  
- Immediate emergency response  
- Correct restoration of normal operation after emergency clears  

### ğŸ“Š Waveform Output
![Simulation Output](Simulation_Output.png)
![Waveform](Waveform.png)

- Green, Yellow, and Red transitions alternate properly  
- Emergency signal temporarily forces NS lane to green  
- Timer resets after each state transition  

---

## ğŸ§° Files Included

| File | Description |
|------|--------------|
| `Traffic_Light.v` | Main FSM design module |
| `Traffic_Light_tb.v` | Testbench for simulation |
| `Simulation_Output.png` | Console output snapshot |
| `Waveform.png` | Signal waveform showing light transitions |

---

## ğŸ§  Concepts Demonstrated
- Finite State Machine (FSM) Design  
- Sequential vs. Combinational Logic  
- Synchronous Timing and Reset  
- Priority Handling (Emergency Override)  
- HDL Testbench Simulation  

---

## ğŸ§© Future Enhancements

ğŸ”¹ **Formal Verification & Model Checking:**  
In the next phase, the controllerâ€™s behavior can be represented as a **Kripke Structure**, allowing **Computational Temporal Logic (CTL)** to mathematically verify safety and liveness properties â€” such as â€œno conflicting greensâ€ and â€œeventual light change.â€

ğŸ”¹ **Asynchronous Traffic Management:**  
Transitioning from synchronous timing-based operation to an **event-driven asynchronous controller** will improve responsiveness to real-world triggers like vehicle sensors or pedestrian buttons.

ğŸ”¹ **Adaptive Input Control:**  
Incorporating an external **button or sensor input** can dynamically modify the traffic cycle, giving priority to side roads or pedestrians based on real-time demand.

ğŸ”¹ **Hardware Implementation and Analysis:**  
Future versions should be synthesized using Verilog on FPGA tools to **evaluate timing delay, dynamic power, and resource utilization** metrics, enabling hardware-level optimization.

ğŸ”¹ **Temporal Logic Property Checking:**  
Integrate formal tools to check CTL formulas ensuring that **critical system constraints** always hold (e.g., deadlock-free transitions, safe state recovery after interruptions).
  

---

## ğŸ‘¨â€ğŸ’» Author
**Vishwas Jasuja**  
B.Tech in Microelectronics and VLSI, IIT Mandi  
*Designed and simulated using Verilog HDL (Vivado environment)*  


