<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2770" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2770{left:546px;bottom:68px;letter-spacing:0.1px;}
#t2_2770{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t3_2770{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2770{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2770{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2770{left:69px;bottom:949px;letter-spacing:0.13px;}
#t7_2770{left:69px;bottom:924px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t8_2770{left:69px;bottom:907px;letter-spacing:-0.17px;word-spacing:-0.79px;}
#t9_2770{left:69px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_2770{left:69px;bottom:874px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#tb_2770{left:69px;bottom:857px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_2770{left:69px;bottom:840px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#td_2770{left:69px;bottom:816px;letter-spacing:-0.16px;word-spacing:-1.08px;}
#te_2770{left:69px;bottom:799px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_2770{left:69px;bottom:782px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_2770{left:69px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_2770{left:69px;bottom:741px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ti_2770{left:69px;bottom:724px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tj_2770{left:69px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_2770{left:69px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_2770{left:69px;bottom:674px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_2770{left:69px;bottom:657px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tn_2770{left:69px;bottom:640px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#to_2770{left:69px;bottom:623px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tp_2770{left:69px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_2770{left:69px;bottom:582px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_2770{left:69px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_2770{left:69px;bottom:548px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tt_2770{left:69px;bottom:532px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_2770{left:319px;bottom:538px;}
#tv_2770{left:334px;bottom:532px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tw_2770{left:69px;bottom:515px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_2770{left:69px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_2770{left:69px;bottom:481px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_2770{left:69px;bottom:464px;letter-spacing:-0.24px;word-spacing:-0.38px;}
#t10_2770{left:69px;bottom:440px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t11_2770{left:69px;bottom:423px;letter-spacing:-0.15px;}
#t12_2770{left:69px;bottom:397px;}
#t13_2770{left:95px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_2770{left:69px;bottom:374px;}
#t15_2770{left:95px;bottom:377px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t16_2770{left:69px;bottom:351px;}
#t17_2770{left:95px;bottom:354px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t18_2770{left:69px;bottom:328px;}
#t19_2770{left:95px;bottom:331px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_2770{left:69px;bottom:305px;}
#t1b_2770{left:95px;bottom:309px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1c_2770{left:204px;bottom:315px;}
#t1d_2770{left:219px;bottom:309px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t1e_2770{left:95px;bottom:292px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1f_2770{left:69px;bottom:265px;}
#t1g_2770{left:95px;bottom:269px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_2770{left:69px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t1i_2770{left:69px;bottom:228px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1j_2770{left:69px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_2770{left:69px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#t1l_2770{left:69px;bottom:177px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#t1m_2770{left:69px;bottom:160px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1n_2770{left:74px;bottom:1050px;letter-spacing:-0.15px;}
#t1o_2770{left:186px;bottom:1050px;letter-spacing:-0.12px;}
#t1p_2770{left:317px;bottom:1050px;letter-spacing:-0.12px;}
#t1q_2770{left:74px;bottom:1027px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1r_2770{left:74px;bottom:1005px;letter-spacing:-0.14px;}
#t1s_2770{left:186px;bottom:1027px;letter-spacing:-0.14px;}
#t1t_2770{left:317px;bottom:1027px;letter-spacing:-0.12px;}
#t1u_2770{left:317px;bottom:1005px;letter-spacing:-0.11px;}

.s1_2770{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2770{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2770{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2770{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2770{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2770{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_2770{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_2770{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_2770{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2770" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2770Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2770" style="-webkit-user-select: none;"><object width="935" height="1210" data="2770/2770.svg" type="image/svg+xml" id="pdf2770" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2770" class="t s1_2770">GETSEC[EXITAC]—Exit Authenticated Code Execution Mode </span>
<span id="t2_2770" class="t s2_2770">SAFER MODE EXTENSIONS REFERENCE </span>
<span id="t3_2770" class="t s1_2770">7-18 </span><span id="t4_2770" class="t s1_2770">Vol. 2D </span>
<span id="t5_2770" class="t s3_2770">GETSEC[EXITAC]—Exit Authenticated Code Execution Mode </span>
<span id="t6_2770" class="t s4_2770">Description </span>
<span id="t7_2770" class="t s5_2770">The GETSEC[EXITAC] leaf function exits the ILP out of authenticated code execution mode established by </span>
<span id="t8_2770" class="t s5_2770">GETSEC[ENTERACCS] or GETSEC[SENTER]. The EXITAC leaf of GETSEC is selected with EAX set to 3 at entry. EBX </span>
<span id="t9_2770" class="t s5_2770">(or RBX, if in 64-bit mode) holds the near jump target offset for where the processor execution resumes upon </span>
<span id="ta_2770" class="t s5_2770">exiting authenticated code execution mode. EDX contains additional parameter control information. Currently only </span>
<span id="tb_2770" class="t s5_2770">an input value of 0 in EDX is supported. All other EDX settings are considered reserved and result in a general </span>
<span id="tc_2770" class="t s5_2770">protection violation. </span>
<span id="td_2770" class="t s5_2770">GETSEC[EXITAC] can only be executed if the processor is in protected mode with CPL = 0 and EFLAGS.VM = 0. The </span>
<span id="te_2770" class="t s5_2770">processor must also be in authenticated code execution mode. To avoid potential operability conflicts between </span>
<span id="tf_2770" class="t s5_2770">modes, the processor is not allowed to execute this instruction if it is in SMM or in VMX operation. A violation of </span>
<span id="tg_2770" class="t s5_2770">these conditions results in a general protection violation. </span>
<span id="th_2770" class="t s5_2770">Upon completion of the GETSEC[EXITAC] operation, the processor unmasks responses to external event signals </span>
<span id="ti_2770" class="t s5_2770">INIT#, NMI#, and SMI#. This unmasking is performed conditionally, based on whether the authenticated code </span>
<span id="tj_2770" class="t s5_2770">execution mode was entered via execution of GETSEC[SENTER] or GETSEC[ENTERACCS]. If the processor is in </span>
<span id="tk_2770" class="t s5_2770">authenticated code execution mode due to the execution of GETSEC[SENTER], then these external event signals </span>
<span id="tl_2770" class="t s5_2770">will remain masked. In this case, A20M is kept disabled in the measured environment until the measured environ- </span>
<span id="tm_2770" class="t s5_2770">ment executes GETSEC[SEXIT]. INIT# is unconditionally unmasked by EXITAC. Note that any events that are </span>
<span id="tn_2770" class="t s5_2770">pending, but have been blocked while in authenticated code execution mode, will be recognized at the completion </span>
<span id="to_2770" class="t s5_2770">of the GETSEC[EXITAC] instruction if the pin event is unmasked. </span>
<span id="tp_2770" class="t s5_2770">The intent of providing the ability to optionally leave the pin events SMI#, and NMI# masked is to support the </span>
<span id="tq_2770" class="t s5_2770">completion of a measured environment bring-up that makes use of VMX. In this envisioned security usage </span>
<span id="tr_2770" class="t s5_2770">scenario, these events will remain masked until an appropriate virtual machine has been established in order to </span>
<span id="ts_2770" class="t s5_2770">field servicing of these events in a safer manner. Details on when and how events are masked and unmasked in </span>
<span id="tt_2770" class="t s5_2770">VMX operation are described in Intel </span>
<span id="tu_2770" class="t s6_2770">® </span>
<span id="tv_2770" class="t s5_2770">64 and IA-32 Architectures Software Developer’s Manual, Volume 3C. It </span>
<span id="tw_2770" class="t s5_2770">should be cautioned that if no VMX environment is to be activated following GETSEC[EXITAC], that these events </span>
<span id="tx_2770" class="t s5_2770">will remain masked until the measured environment is exited with GETSEC[SEXIT]. If this is not desired then the </span>
<span id="ty_2770" class="t s5_2770">GETSEC function SMCTRL(0) can be used for unmasking SMI# in this context. NMI# can be correspondingly </span>
<span id="tz_2770" class="t s5_2770">unmasked by execution of IRET. </span>
<span id="t10_2770" class="t s5_2770">A successful exit of the authenticated code execution mode requires the ILP to perform additional steps as outlined </span>
<span id="t11_2770" class="t s5_2770">below: </span>
<span id="t12_2770" class="t s7_2770">• </span><span id="t13_2770" class="t s5_2770">Invalidate the contents of the internal authenticated code execution area. </span>
<span id="t14_2770" class="t s7_2770">• </span><span id="t15_2770" class="t s5_2770">Invalidate processor TLBs. </span>
<span id="t16_2770" class="t s7_2770">• </span><span id="t17_2770" class="t s5_2770">Clear the internal processor AC Mode indicator flag. </span>
<span id="t18_2770" class="t s7_2770">• </span><span id="t19_2770" class="t s5_2770">Re-lock the TPM locality 3 space. </span>
<span id="t1a_2770" class="t s7_2770">• </span><span id="t1b_2770" class="t s5_2770">Unlock the Intel </span>
<span id="t1c_2770" class="t s6_2770">® </span>
<span id="t1d_2770" class="t s5_2770">TXT-capable chipset memory and I/O protections to allow memory and I/O activity by other </span>
<span id="t1e_2770" class="t s5_2770">processor agents. </span>
<span id="t1f_2770" class="t s7_2770">• </span><span id="t1g_2770" class="t s5_2770">Perform a near absolute indirect jump to the designated instruction location. </span>
<span id="t1h_2770" class="t s5_2770">The content of the authenticated code execution area is invalidated by hardware in order to protect it from further </span>
<span id="t1i_2770" class="t s5_2770">use or visibility. This internal processor storage area can no longer be used or relied upon after GETSEC[EXITAC]. </span>
<span id="t1j_2770" class="t s5_2770">Data structures need to be re-established outside of the authenticated code execution area if they are to be refer- </span>
<span id="t1k_2770" class="t s5_2770">enced after EXITAC. Since addressed memory content formerly mapped to the authenticated code execution area </span>
<span id="t1l_2770" class="t s5_2770">may no longer be coherent with external system memory after EXITAC, processor TLBs in support of linear to phys- </span>
<span id="t1m_2770" class="t s5_2770">ical address translation are also invalidated. </span>
<span id="t1n_2770" class="t s8_2770">Opcode </span><span id="t1o_2770" class="t s8_2770">Instruction </span><span id="t1p_2770" class="t s8_2770">Description </span>
<span id="t1q_2770" class="t s9_2770">NP 0F 37 </span>
<span id="t1r_2770" class="t s9_2770">(EAX=3) </span>
<span id="t1s_2770" class="t s9_2770">GETSEC[EXITAC] </span><span id="t1t_2770" class="t s9_2770">Exit authenticated code execution mode. </span>
<span id="t1u_2770" class="t s9_2770">RBX holds the Near Absolute Indirect jump target and EDX hold the exit parameter flags. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
