Oh no...

Cycle: 5
MARS instruction number: 2	Instruction: ori $16,$1,0
Expected:	Register Write to Reg: 0x10 Val: 0x10010000
Got     :	Register Write to Reg: 0x10 Val: 0x00000000
Incorrect write

Cycle: 7
MARS instruction number: 4	Instruction: ori $21,$1,76
Expected:	Register Write to Reg: 0x15 Val: 0x1001004C
Got     :	Register Write to Reg: 0x15 Val: 0x0000004C
Incorrect write

Cycle: 8
MARS instruction number: 5	Instruction: lw $21,0($21)
Expected:	Register Write to Reg: 0x15 Val: 0x00000013
Got     :	Register Write to Reg: 0x15 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


