Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  2 20:24:17 2025
| Host         : HuaweiPC-Dyl2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   40          inf        0.000                      0                   40           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_counter/code_i_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.480ns  (logic 3.374ns (52.066%)  route 3.106ns (47.934%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  inst_counter/code_i_reg[6]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_counter/code_i_reg[6]/Q
                         net (fo=9, routed)           0.861     1.317    inst_counter/code_i[6]
    SLICE_X0Y53          LUT6 (Prop_lut6_I3_O)        0.124     1.441 r  inst_counter/LED_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     1.875    inst_counter/LED_OBUF_inst_i_2_n_0
    SLICE_X0Y53          LUT3 (Prop_lut3_I2_O)        0.124     1.999 r  inst_counter/LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.812     3.810    LED_OBUF
    T10                  OBUF (Prop_obuf_I_O)         2.670     6.480 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     6.480    LED
    T10                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.757ns  (logic 0.966ns (25.713%)  route 2.791ns (74.287%))
  Logic Levels:           4  (FDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE                         0.000     0.000 r  inst_counter/code_i_reg[2]/C
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  inst_counter/code_i_reg[2]/Q
                         net (fo=9, routed)           0.949     1.368    inst_counter/code_i[2]
    SLICE_X1Y54          LUT6 (Prop_lut6_I2_O)        0.299     1.667 r  inst_counter/code_i[7]_i_8/O
                         net (fo=1, routed)           0.790     2.458    inst_detct/code_i_reg[0]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     2.582 r  inst_detct/code_i[7]_i_6/O
                         net (fo=8, routed)           1.051     3.633    inst_counter/code_i_reg[0]_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I0_O)        0.124     3.757 r  inst_counter/code_i[0]_i_1/O
                         net (fo=1, routed)           0.000     3.757    inst_counter/p_0_in[0]
    SLICE_X0Y54          FDCE                                         r  inst_counter/code_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.572ns  (logic 0.966ns (27.044%)  route 2.606ns (72.956%))
  Logic Levels:           4  (FDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE                         0.000     0.000 r  inst_counter/code_i_reg[2]/C
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  inst_counter/code_i_reg[2]/Q
                         net (fo=9, routed)           0.949     1.368    inst_counter/code_i[2]
    SLICE_X1Y54          LUT6 (Prop_lut6_I2_O)        0.299     1.667 r  inst_counter/code_i[7]_i_8/O
                         net (fo=1, routed)           0.790     2.458    inst_detct/code_i_reg[0]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     2.582 r  inst_detct/code_i[7]_i_6/O
                         net (fo=8, routed)           0.866     3.448    inst_counter/code_i_reg[0]_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.124     3.572 r  inst_counter/code_i[6]_i_1/O
                         net (fo=1, routed)           0.000     3.572    inst_counter/p_0_in[6]
    SLICE_X0Y53          FDCE                                         r  inst_counter/code_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.565ns  (logic 0.966ns (27.099%)  route 2.599ns (72.901%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE                         0.000     0.000 r  inst_counter/code_i_reg[2]/C
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  inst_counter/code_i_reg[2]/Q
                         net (fo=9, routed)           0.949     1.368    inst_counter/code_i[2]
    SLICE_X1Y54          LUT6 (Prop_lut6_I2_O)        0.299     1.667 r  inst_counter/code_i[7]_i_8/O
                         net (fo=1, routed)           0.790     2.458    inst_detct/code_i_reg[0]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     2.582 r  inst_detct/code_i[7]_i_6/O
                         net (fo=8, routed)           0.859     3.441    inst_counter/code_i_reg[0]_0
    SLICE_X0Y53          LUT4 (Prop_lut4_I0_O)        0.124     3.565 r  inst_counter/code_i[7]_i_2/O
                         net (fo=1, routed)           0.000     3.565    inst_counter/p_0_in[7]
    SLICE_X0Y53          FDCE                                         r  inst_counter/code_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.542ns  (logic 0.966ns (27.274%)  route 2.576ns (72.726%))
  Logic Levels:           4  (FDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE                         0.000     0.000 r  inst_counter/code_i_reg[2]/C
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  inst_counter/code_i_reg[2]/Q
                         net (fo=9, routed)           0.949     1.368    inst_counter/code_i[2]
    SLICE_X1Y54          LUT6 (Prop_lut6_I2_O)        0.299     1.667 r  inst_counter/code_i[7]_i_8/O
                         net (fo=1, routed)           0.790     2.458    inst_detct/code_i_reg[0]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     2.582 r  inst_detct/code_i[7]_i_6/O
                         net (fo=8, routed)           0.836     3.418    inst_counter/code_i_reg[0]_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I0_O)        0.124     3.542 r  inst_counter/code_i[3]_i_1/O
                         net (fo=1, routed)           0.000     3.542    inst_counter/p_0_in[3]
    SLICE_X0Y54          FDCE                                         r  inst_counter/code_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.496ns  (logic 0.966ns (27.635%)  route 2.530ns (72.365%))
  Logic Levels:           4  (FDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE                         0.000     0.000 r  inst_counter/code_i_reg[2]/C
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  inst_counter/code_i_reg[2]/Q
                         net (fo=9, routed)           0.949     1.368    inst_counter/code_i[2]
    SLICE_X1Y54          LUT6 (Prop_lut6_I2_O)        0.299     1.667 r  inst_counter/code_i[7]_i_8/O
                         net (fo=1, routed)           0.790     2.458    inst_detct/code_i_reg[0]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     2.582 r  inst_detct/code_i[7]_i_6/O
                         net (fo=8, routed)           0.790     3.372    inst_counter/code_i_reg[0]_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.124     3.496 r  inst_counter/code_i[5]_i_1/O
                         net (fo=1, routed)           0.000     3.496    inst_counter/p_0_in[5]
    SLICE_X1Y53          FDCE                                         r  inst_counter/code_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.391ns  (logic 0.966ns (28.490%)  route 2.425ns (71.510%))
  Logic Levels:           4  (FDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE                         0.000     0.000 r  inst_counter/code_i_reg[2]/C
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  inst_counter/code_i_reg[2]/Q
                         net (fo=9, routed)           0.949     1.368    inst_counter/code_i[2]
    SLICE_X1Y54          LUT6 (Prop_lut6_I2_O)        0.299     1.667 r  inst_counter/code_i[7]_i_8/O
                         net (fo=1, routed)           0.790     2.458    inst_detct/code_i_reg[0]
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     2.582 r  inst_detct/code_i[7]_i_6/O
                         net (fo=8, routed)           0.685     3.267    inst_counter/code_i_reg[0]_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I0_O)        0.124     3.391 r  inst_counter/code_i[4]_i_1/O
                         net (fo=1, routed)           0.000     3.391    inst_counter/p_0_in[4]
    SLICE_X1Y54          FDCE                                         r  inst_counter/code_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.273ns  (logic 0.856ns (26.151%)  route 2.417ns (73.849%))
  Logic Levels:           4  (FDCE=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE                         0.000     0.000 r  inst_counter/code_i_reg[5]/C
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  inst_counter/code_i_reg[5]/Q
                         net (fo=6, routed)           0.927     1.383    inst_counter/code_i[5]
    SLICE_X1Y53          LUT5 (Prop_lut5_I1_O)        0.124     1.507 r  inst_counter/code_i[6]_i_2/O
                         net (fo=5, routed)           0.474     1.981    inst_counter/code_i[6]_i_2_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     2.105 r  inst_counter/code_i[3]_i_2/O
                         net (fo=3, routed)           1.016     3.121    inst_counter/code_i[3]_i_2_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.152     3.273 r  inst_counter/code_i[2]_i_1/O
                         net (fo=1, routed)           0.000     3.273    inst_counter/p_0_in[2]
    SLICE_X0Y54          FDCE                                         r  inst_counter/code_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.245ns  (logic 0.828ns (25.514%)  route 2.417ns (74.486%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE                         0.000     0.000 r  inst_counter/code_i_reg[5]/C
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  inst_counter/code_i_reg[5]/Q
                         net (fo=6, routed)           0.927     1.383    inst_counter/code_i[5]
    SLICE_X1Y53          LUT5 (Prop_lut5_I1_O)        0.124     1.507 r  inst_counter/code_i[6]_i_2/O
                         net (fo=5, routed)           0.474     1.981    inst_counter/code_i[6]_i_2_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     2.105 r  inst_counter/code_i[3]_i_2/O
                         net (fo=3, routed)           1.016     3.121    inst_counter/code_i[3]_i_2_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.124     3.245 r  inst_counter/code_i[1]_i_1/O
                         net (fo=1, routed)           0.000     3.245    inst_counter/p_0_in[1]
    SLICE_X0Y54          FDCE                                         r  inst_counter/code_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_counter/code_i_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.921ns  (logic 1.107ns (37.885%)  route 1.814ns (62.115%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           0.867     1.850    inst_counter/RESET_IBUF
    SLICE_X0Y55          LUT1 (Prop_lut1_I0_O)        0.124     1.974 f  inst_counter/code_i[7]_i_3/O
                         net (fo=8, routed)           0.947     2.921    inst_counter/code_i[7]_i_3_n_0
    SLICE_X0Y53          FDCE                                         f  inst_counter/code_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_detct/sreg_le_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_detct/sreg_le_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  inst_detct/sreg_le_reg[0]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_detct/sreg_le_reg[0]/Q
                         net (fo=3, routed)           0.124     0.288    inst_detct/sreg_le[0]
    SLICE_X3Y55          FDRE                                         r  inst_detct/sreg_le_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_detct/sreg_C_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_detct/sreg_C_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  inst_detct/sreg_C_reg[0]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_detct/sreg_C_reg[0]/Q
                         net (fo=3, routed)           0.133     0.297    inst_detct/sreg_C[0]
    SLICE_X3Y55          FDRE                                         r  inst_detct/sreg_C_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_detct/sreg_L_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_detct/sreg_L_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.805%)  route 0.135ns (45.195%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  inst_detct/sreg_L_reg[0]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_detct/sreg_L_reg[0]/Q
                         net (fo=3, routed)           0.135     0.299    inst_detct/sreg_L[0]
    SLICE_X3Y55          FDRE                                         r  inst_detct/sreg_L_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  inst_counter/code_i_reg[6]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  inst_counter/code_i_reg[6]/Q
                         net (fo=9, routed)           0.120     0.261    inst_counter/code_i[6]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  inst_counter/code_i[5]_i_1/O
                         net (fo=1, routed)           0.000     0.306    inst_counter/p_0_in[5]
    SLICE_X1Y53          FDCE                                         r  inst_counter/code_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDCE                         0.000     0.000 r  inst_counter/code_i_reg[2]/C
    SLICE_X0Y54          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  inst_counter/code_i_reg[2]/Q
                         net (fo=9, routed)           0.105     0.233    inst_counter/code_i[2]
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.099     0.332 r  inst_counter/code_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.332    inst_counter/p_0_in[3]
    SLICE_X0Y54          FDCE                                         r  inst_counter/code_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.164%)  route 0.171ns (47.836%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  inst_counter/code_i_reg[7]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  inst_counter/code_i_reg[7]/Q
                         net (fo=9, routed)           0.171     0.312    inst_counter/Q[0]
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  inst_counter/code_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.357    inst_counter/p_0_in[0]
    SLICE_X0Y54          FDCE                                         r  inst_counter/code_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_sinch/sreg_le_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sinch/SYNC_OUT_reg[2]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.141ns (38.314%)  route 0.227ns (61.686%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE                         0.000     0.000 r  inst_sinch/sreg_le_reg[0]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_sinch/sreg_le_reg[0]/Q
                         net (fo=1, routed)           0.227     0.368    inst_sinch/sreg_le_reg_n_0_[0]
    SLICE_X2Y54          SRL16E                                       r  inst_sinch/SYNC_OUT_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_sinch/sreg_C_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sinch/SYNC_OUT_reg[0]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.141ns (38.210%)  route 0.228ns (61.790%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE                         0.000     0.000 r  inst_sinch/sreg_C_reg[0]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_sinch/sreg_C_reg[0]/Q
                         net (fo=1, routed)           0.228     0.369    inst_sinch/sreg_C_reg_n_0_[0]
    SLICE_X2Y54          SRL16E                                       r  inst_sinch/SYNC_OUT_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_sinch/sreg_L_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sinch/SYNC_OUT_reg[1]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.141ns (38.210%)  route 0.228ns (61.790%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE                         0.000     0.000 r  inst_sinch/sreg_L_reg[0]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_sinch/sreg_L_reg[0]/Q
                         net (fo=1, routed)           0.228     0.369    inst_sinch/sreg_L_reg_n_0_[0]
    SLICE_X2Y54          SRL16E                                       r  inst_sinch/SYNC_OUT_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  inst_counter/code_i_reg[6]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_counter/code_i_reg[6]/Q
                         net (fo=9, routed)           0.196     0.337    inst_counter/code_i[6]
    SLICE_X0Y53          LUT4 (Prop_lut4_I2_O)        0.045     0.382 r  inst_counter/code_i[7]_i_2/O
                         net (fo=1, routed)           0.000     0.382    inst_counter/p_0_in[7]
    SLICE_X0Y53          FDCE                                         r  inst_counter/code_i_reg[7]/D
  -------------------------------------------------------------------    -------------------





