
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-road-321.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2622611 heartbeat IPC: 3.813 cumulative IPC: 3.813 (Simulation time: 0 hr 0 min 20 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5217289 heartbeat IPC: 3.85404 cumulative IPC: 3.83341 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 7783294 heartbeat IPC: 3.89711 cumulative IPC: 3.85441 (Simulation time: 0 hr 0 min 58 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 10354783 heartbeat IPC: 3.8888 cumulative IPC: 3.86295 (Simulation time: 0 hr 1 min 18 sec) 

Warmup complete CPU 0 instructions: 40000005 cycles: 10354784 (Simulation time: 0 hr 1 min 18 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 32479833 heartbeat IPC: 0.451976 cumulative IPC: 0.451976 (Simulation time: 0 hr 1 min 55 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 54577185 heartbeat IPC: 0.452543 cumulative IPC: 0.452259 (Simulation time: 0 hr 2 min 32 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 76778607 heartbeat IPC: 0.450422 cumulative IPC: 0.451645 (Simulation time: 0 hr 3 min 8 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 98872294 heartbeat IPC: 0.452618 cumulative IPC: 0.451888 (Simulation time: 0 hr 3 min 45 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 120949358 heartbeat IPC: 0.452959 cumulative IPC: 0.452102 (Simulation time: 0 hr 4 min 22 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 145718704 heartbeat IPC: 0.403725 cumulative IPC: 0.44325 (Simulation time: 0 hr 5 min 11 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 168906059 heartbeat IPC: 0.43127 cumulative IPC: 0.441498 (Simulation time: 0 hr 5 min 54 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 191473774 heartbeat IPC: 0.443111 cumulative IPC: 0.441699 (Simulation time: 0 hr 6 min 36 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 214151229 heartbeat IPC: 0.440967 cumulative IPC: 0.441617 (Simulation time: 0 hr 7 min 18 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 236410043 heartbeat IPC: 0.44926 cumulative IPC: 0.44237 (Simulation time: 0 hr 7 min 55 sec) 
Finished CPU 0 instructions: 100000002 cycles: 226055260 cumulative IPC: 0.44237 (Simulation time: 0 hr 7 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.44237 instructions: 100000002 cycles: 226055260
cpu0_DTLB TOTAL     ACCESS:   26265521  HIT:   26211406  MISS:      54115
cpu0_DTLB LOAD      ACCESS:   21693165  HIT:   21639192  MISS:      53973
cpu0_DTLB RFO       ACCESS:    4572356  HIT:    4572214  MISS:        142
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 97.404 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 50396
cpu0_ITLB TOTAL     ACCESS:   10466636  HIT:   10466636  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10466636  HIT:   10466636  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      54115  HIT:      22881  MISS:      31234
cpu0_STLB LOAD      ACCESS:      53973  HIT:      22760  MISS:      31213
cpu0_STLB RFO       ACCESS:        142  HIT:        121  MISS:         21
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 154.159 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   23950872  HIT:   21952851  MISS:    1998021
cpu0_L1D LOAD      ACCESS:   18562018  HIT:   16583465  MISS:    1978553
cpu0_L1D RFO       ACCESS:    5357772  HIT:    5342063  MISS:      15709
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      31082  HIT:      27323  MISS:       3759
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 216.029 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 2556547
cpu0_L2C TOTAL     ACCESS:    2334663  HIT:     494969  MISS:    1839694
cpu0_L2C LOAD      ACCESS:    1978544  HIT:     151796  MISS:    1826748
cpu0_L2C RFO       ACCESS:      15709  HIT:       2962  MISS:      12747
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     336651  HIT:     336651  MISS:          0
cpu0_L2C TRANSLATION ACCESS:       3759  HIT:       3560  MISS:        199
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 223.659 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    3679388  HIT:      12967  MISS:    1826727
LLC LOAD      ACCESS:    1826748  HIT:      12683  MISS:    1814065
LLC RFO       ACCESS:      12747  HIT:        169  MISS:      12578
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1839694  HIT:          0  MISS:    1839694
LLC TRANSLATION ACCESS:        199  HIT:        115  MISS:         84
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 205.098 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      12495  ROW_BUFFER_MISS:    1814228
 DBUS AVG_CONGESTED_CYCLE:    3.82732
 WQ ROW_BUFFER_HIT:      79622  ROW_BUFFER_MISS:     254460  FULL:          0

Summary: DRAM events
Added_to_RQ : 1826723
Added_to_WQ : 334084
Merged_WQ_READ : 4
 DBUS congested total cycle: 13917340
 DBUS delay total cycle: 7686899246

CPU 0 Branch Prediction Accuracy: 63.2255% MPKI: 43.8759 Average ROB Occupancy at Mispredict: 107.936
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 43.8759
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

