/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright 2016 Freescale Semiconductor, Inc.
 * Copyright 2017 NXP
 */

#ifndef __DT_BINDINGS_CLOCK_IMX8MQ_H
#define __DT_BINDINGS_CLOCK_IMX8MQ_H

#define IMX8MQ_CLK_DUMMY		0U
#define IMX8MQ_CLK_32K			1U
#define IMX8MQ_CLK_25M			2U
#define IMX8MQ_CLK_27M			3U
#define IMX8MQ_CLK_EXT1			4U
#define IMX8MQ_CLK_EXT2			5U
#define IMX8MQ_CLK_EXT3			6U
#define IMX8MQ_CLK_EXT4			7U

/* ANAMIX PLL clocks */
/* FRAC PLLs */
/* ARM PLL */
#define IMX8MQ_ARM_PLL_REF_SEL		8U
#define IMX8MQ_ARM_PLL_REF_DIV		9U
#define IMX8MQ_ARM_PLL			10U
#define IMX8MQ_ARM_PLL_BYPASS		11U
#define IMX8MQ_ARM_PLL_OUT		12U

/* GPU PLL */
#define IMX8MQ_GPU_PLL_REF_SEL		13U
#define IMX8MQ_GPU_PLL_REF_DIV		14U
#define IMX8MQ_GPU_PLL			15U
#define IMX8MQ_GPU_PLL_BYPASS		16U
#define IMX8MQ_GPU_PLL_OUT		17U

/* VPU PLL */
#define IMX8MQ_VPU_PLL_REF_SEL		18U
#define IMX8MQ_VPU_PLL_REF_DIV		19U
#define IMX8MQ_VPU_PLL			20U
#define IMX8MQ_VPU_PLL_BYPASS		21U
#define IMX8MQ_VPU_PLL_OUT		22U

/* AUDIO PLL1 */
#define IMX8MQ_AUDIO_PLL1_REF_SEL	23U
#define IMX8MQ_AUDIO_PLL1_REF_DIV	24U
#define IMX8MQ_AUDIO_PLL1		25U
#define IMX8MQ_AUDIO_PLL1_BYPASS	26U
#define IMX8MQ_AUDIO_PLL1_OUT		27U

/* AUDIO PLL2 */
#define IMX8MQ_AUDIO_PLL2_REF_SEL	28U
#define IMX8MQ_AUDIO_PLL2_REF_DIV	29U
#define IMX8MQ_AUDIO_PLL2		30U
#define IMX8MQ_AUDIO_PLL2_BYPASS	31U
#define IMX8MQ_AUDIO_PLL2_OUT		32U

/* VIDEO PLL1 */
#define IMX8MQ_VIDEO_PLL1_REF_SEL	33U
#define IMX8MQ_VIDEO_PLL1_REF_DIV	34U
#define IMX8MQ_VIDEO_PLL1		35U
#define IMX8MQ_VIDEO_PLL1_BYPASS	36U
#define IMX8MQ_VIDEO_PLL1_OUT		37U

/* SYS1 PLL */
#define IMX8MQ_SYS1_PLL1_REF_SEL	38U
#define IMX8MQ_SYS1_PLL1_REF_DIV	39U
#define IMX8MQ_SYS1_PLL1		40U
#define IMX8MQ_SYS1_PLL1_OUT		41U
#define IMX8MQ_SYS1_PLL1_OUT_DIV	42U
#define IMX8MQ_SYS1_PLL2		43U
#define IMX8MQ_SYS1_PLL2_DIV		44U
#define IMX8MQ_SYS1_PLL2_OUT		45U

/* SYS2 PLL */
#define IMX8MQ_SYS2_PLL1_REF_SEL	46U
#define IMX8MQ_SYS2_PLL1_REF_DIV	47U
#define IMX8MQ_SYS2_PLL1		48U
#define IMX8MQ_SYS2_PLL1_OUT		49U
#define IMX8MQ_SYS2_PLL1_OUT_DIV	50U
#define IMX8MQ_SYS2_PLL2		51U
#define IMX8MQ_SYS2_PLL2_DIV		52U
#define IMX8MQ_SYS2_PLL2_OUT		53U

/* SYS3 PLL */
#define IMX8MQ_SYS3_PLL1_REF_SEL	54U
#define IMX8MQ_SYS3_PLL1_REF_DIV	55U
#define IMX8MQ_SYS3_PLL1		56U
#define IMX8MQ_SYS3_PLL1_OUT		57U
#define IMX8MQ_SYS3_PLL1_OUT_DIV	58U
#define IMX8MQ_SYS3_PLL2		59U
#define IMX8MQ_SYS3_PLL2_DIV		60U
#define IMX8MQ_SYS3_PLL2_OUT		61U

/* DRAM PLL */
#define IMX8MQ_DRAM_PLL1_REF_SEL	62U
#define IMX8MQ_DRAM_PLL1_REF_DIV	63U
#define IMX8MQ_DRAM_PLL1		64U
#define IMX8MQ_DRAM_PLL1_OUT		65U
#define IMX8MQ_DRAM_PLL1_OUT_DIV	66U
#define IMX8MQ_DRAM_PLL2		67U
#define IMX8MQ_DRAM_PLL2_DIV		68U
#define IMX8MQ_DRAM_PLL2_OUT		69U

/* SYS PLL DIV */
#define IMX8MQ_SYS1_PLL_40M		70U
#define IMX8MQ_SYS1_PLL_80M		71U
#define IMX8MQ_SYS1_PLL_100M		72U
#define IMX8MQ_SYS1_PLL_133M		73U
#define IMX8MQ_SYS1_PLL_160M		74U
#define IMX8MQ_SYS1_PLL_200M		75U
#define IMX8MQ_SYS1_PLL_266M		76U
#define IMX8MQ_SYS1_PLL_400M		77U
#define IMX8MQ_SYS1_PLL_800M		78U

#define IMX8MQ_SYS2_PLL_50M		79U
#define IMX8MQ_SYS2_PLL_100M		80U
#define IMX8MQ_SYS2_PLL_125M		81U
#define IMX8MQ_SYS2_PLL_166M		82U
#define IMX8MQ_SYS2_PLL_200M		83U
#define IMX8MQ_SYS2_PLL_250M		84U
#define IMX8MQ_SYS2_PLL_333M		85U
#define IMX8MQ_SYS2_PLL_500M		86U
#define IMX8MQ_SYS2_PLL_1000M		87U

/* CCM ROOT clocks */
/* A53 */
#define IMX8MQ_CLK_A53_SRC		88U
#define IMX8MQ_CLK_A53_CG		89U
#define IMX8MQ_CLK_A53_DIV		90U
/* M4 */
#define IMX8MQ_CLK_M4_SRC		91U
#define IMX8MQ_CLK_M4_CG		92U
#define IMX8MQ_CLK_M4_DIV		93U
/* VPU */
#define IMX8MQ_CLK_VPU_SRC		94U
#define IMX8MQ_CLK_VPU_CG		95U
#define IMX8MQ_CLK_VPU_DIV		96U
/* GPU CORE */
#define IMX8MQ_CLK_GPU_CORE_SRC		97U
#define IMX8MQ_CLK_GPU_CORE_CG		98U
#define IMX8MQ_CLK_GPU_CORE_DIV		99U
/* GPU SHADER */
#define IMX8MQ_CLK_GPU_SHADER_SRC	100U
#define IMX8MQ_CLK_GPU_SHADER_CG	101U
#define IMX8MQ_CLK_GPU_SHADER_DIV	102U

/* BUS TYPE */
/* MAIN AXI */
#define IMX8MQ_CLK_MAIN_AXI		103U
/* ENET AXI */
#define IMX8MQ_CLK_ENET_AXI		104U
/* NAND_USDHC_BUS */
#define IMX8MQ_CLK_NAND_USDHC_BUS	105U
/* VPU BUS */
#define IMX8MQ_CLK_VPU_BUS		106U
/* DISP_AXI */
#define IMX8MQ_CLK_DISP_AXI		107U
/* DISP APB */
#define IMX8MQ_CLK_DISP_APB		108U
/* DISP RTRM */
#define IMX8MQ_CLK_DISP_RTRM		109U
/* USB_BUS */
#define IMX8MQ_CLK_USB_BUS		110U
/* GPU_AXI */
#define IMX8MQ_CLK_GPU_AXI		111U
/* GPU_AHB */
#define IMX8MQ_CLK_GPU_AHB		112U
/* NOC */
#define IMX8MQ_CLK_NOC			113U
/* NOC_APB */
#define IMX8MQ_CLK_NOC_APB		115U

/* AHB */
#define IMX8MQ_CLK_AHB			116U
/* AUDIO AHB */
#define IMX8MQ_CLK_AUDIO_AHB		117U

/* DRAM_ALT */
#define IMX8MQ_CLK_DRAM_ALT		118U

/* DRAM APB */
#define IMX8MQ_CLK_DRAM_APB		119U
/* VPU_G1 */
#define IMX8MQ_CLK_VPU_G1		120U
/* VPU_G2 */
#define IMX8MQ_CLK_VPU_G2		121U
/* DISP_DTRC */
#define IMX8MQ_CLK_DISP_DTRC		122U
/* DISP_DC8000 */
#define IMX8MQ_CLK_DISP_DC8000		123U
/* PCIE_CTRL */
#define IMX8MQ_CLK_PCIE1_CTRL		124U
/* PCIE_PHY */
#define IMX8MQ_CLK_PCIE1_PHY		125U
/* PCIE_AUX */
#define IMX8MQ_CLK_PCIE1_AUX		126U
/* DC_PIXEL */
#define IMX8MQ_CLK_DC_PIXEL		127U
/* LCDIF_PIXEL */
#define IMX8MQ_CLK_LCDIF_PIXEL		128U
/* SAI1~6 */
#define IMX8MQ_CLK_SAI1			129U

#define IMX8MQ_CLK_SAI2			130U

#define IMX8MQ_CLK_SAI3			131U

#define IMX8MQ_CLK_SAI4			132U

#define IMX8MQ_CLK_SAI5			133U

#define IMX8MQ_CLK_SAI6			134U
/* SPDIF1 */
#define IMX8MQ_CLK_SPDIF1		135U
/* SPDIF2 */
#define IMX8MQ_CLK_SPDIF2		136U
/* ENET_REF */
#define IMX8MQ_CLK_ENET_REF		137U
/* ENET_TIMER */
#define IMX8MQ_CLK_ENET_TIMER		138U
/* ENET_PHY */
#define IMX8MQ_CLK_ENET_PHY_REF		139U
/* NAND */
#define IMX8MQ_CLK_NAND			140U
/* QSPI */
#define IMX8MQ_CLK_QSPI			141U
/* USDHC1 */
#define IMX8MQ_CLK_USDHC1		142U
/* USDHC2 */
#define IMX8MQ_CLK_USDHC2		143U
/* I2C1 */
#define IMX8MQ_CLK_I2C1			144U
/* I2C2 */
#define IMX8MQ_CLK_I2C2			145U
/* I2C3 */
#define IMX8MQ_CLK_I2C3			146U
/* I2C4 */
#define IMX8MQ_CLK_I2C4			147U
/* UART1 */
#define IMX8MQ_CLK_UART1		148U
/* UART2 */
#define IMX8MQ_CLK_UART2		149U
/* UART3 */
#define IMX8MQ_CLK_UART3		150U
/* UART4 */
#define IMX8MQ_CLK_UART4		151U
/* USB_CORE_REF */
#define IMX8MQ_CLK_USB_CORE_REF		152U
/* USB_PHY_REF */
#define IMX8MQ_CLK_USB_PHY_REF		153U
/* ECSPI1 */
#define IMX8MQ_CLK_ECSPI1		154U
/* ECSPI2 */
#define IMX8MQ_CLK_ECSPI2		155U
/* PWM1 */
#define IMX8MQ_CLK_PWM1			156U
/* PWM2 */
#define IMX8MQ_CLK_PWM2			157U
/* PWM3 */
#define IMX8MQ_CLK_PWM3			158U
/* PWM4 */
#define IMX8MQ_CLK_PWM4			159U
/* GPT1 */
#define IMX8MQ_CLK_GPT1			160U
/* WDOG */
#define IMX8MQ_CLK_WDOG			161U
/* WRCLK */
#define IMX8MQ_CLK_WRCLK		162U
/* DSI_CORE */
#define IMX8MQ_CLK_DSI_CORE		163U
/* DSI_PHY */
#define IMX8MQ_CLK_DSI_PHY_REF		164U
/* DSI_DBI */
#define IMX8MQ_CLK_DSI_DBI		165U
/*DSI_ESC */
#define IMX8MQ_CLK_DSI_ESC		166U
/* CSI1_CORE */
#define IMX8MQ_CLK_CSI1_CORE		167U
/* CSI1_PHY */
#define IMX8MQ_CLK_CSI1_PHY_REF		168U
/* CSI_ESC */
#define IMX8MQ_CLK_CSI1_ESC		169U
/* CSI2_CORE */
#define IMX8MQ_CLK_CSI2_CORE		170U
/* CSI2_PHY */
#define IMX8MQ_CLK_CSI2_PHY_REF		171U
/* CSI2_ESC */
#define IMX8MQ_CLK_CSI2_ESC		172U
/* PCIE2_CTRL */
#define IMX8MQ_CLK_PCIE2_CTRL		173U
/* PCIE2_PHY */
#define IMX8MQ_CLK_PCIE2_PHY		174U
/* PCIE2_AUX */
#define IMX8MQ_CLK_PCIE2_AUX		175U
/* ECSPI3 */
#define IMX8MQ_CLK_ECSPI3		176U

/* CCGR clocks */
#define IMX8MQ_CLK_A53_ROOT			177U
#define IMX8MQ_CLK_DRAM_ROOT			178U
#define IMX8MQ_CLK_ECSPI1_ROOT			179U
#define IMX8MQ_CLK_ECSPI2_ROOT			180U
#define IMX8MQ_CLK_ECSPI3_ROOT			181U
#define IMX8MQ_CLK_ENET1_ROOT			182U
#define IMX8MQ_CLK_GPT1_ROOT			183U
#define IMX8MQ_CLK_I2C1_ROOT			184U
#define IMX8MQ_CLK_I2C2_ROOT			185U
#define IMX8MQ_CLK_I2C3_ROOT			186U
#define IMX8MQ_CLK_I2C4_ROOT			187U
#define IMX8MQ_CLK_M4_ROOT			188U
#define IMX8MQ_CLK_PCIE1_ROOT			189U
#define IMX8MQ_CLK_PCIE2_ROOT			190U
#define IMX8MQ_CLK_PWM1_ROOT			191U
#define IMX8MQ_CLK_PWM2_ROOT			192U
#define IMX8MQ_CLK_PWM3_ROOT			193U
#define IMX8MQ_CLK_PWM4_ROOT			194U
#define IMX8MQ_CLK_QSPI_ROOT			195U
#define IMX8MQ_CLK_SAI1_ROOT			196U
#define IMX8MQ_CLK_SAI2_ROOT			197U
#define IMX8MQ_CLK_SAI3_ROOT			198U
#define IMX8MQ_CLK_SAI4_ROOT			199U
#define IMX8MQ_CLK_SAI5_ROOT			200U
#define IMX8MQ_CLK_SAI6_ROOT			201U
#define IMX8MQ_CLK_UART1_ROOT			202U
#define IMX8MQ_CLK_UART2_ROOT			203U
#define IMX8MQ_CLK_UART3_ROOT			204U
#define IMX8MQ_CLK_UART4_ROOT			205U
#define IMX8MQ_CLK_USB1_CTRL_ROOT		206U
#define IMX8MQ_CLK_USB2_CTRL_ROOT		207U
#define IMX8MQ_CLK_USB1_PHY_ROOT		208U
#define IMX8MQ_CLK_USB2_PHY_ROOT		209U
#define IMX8MQ_CLK_USDHC1_ROOT			210U
#define IMX8MQ_CLK_USDHC2_ROOT			211U
#define IMX8MQ_CLK_WDOG1_ROOT			212U
#define IMX8MQ_CLK_WDOG2_ROOT			213U
#define IMX8MQ_CLK_WDOG3_ROOT			214U
#define IMX8MQ_CLK_GPU_ROOT			215U
#define IMX8MQ_CLK_HEVC_ROOT			216U
#define IMX8MQ_CLK_AVC_ROOT			217U
#define IMX8MQ_CLK_VP9_ROOT			218U
#define IMX8MQ_CLK_HEVC_INTER_ROOT		219U
#define IMX8MQ_CLK_DISP_ROOT			220U
#define IMX8MQ_CLK_HDMI_ROOT			221U
#define IMX8MQ_CLK_HDMI_PHY_ROOT		222U
#define IMX8MQ_CLK_VPU_DEC_ROOT			223U
#define IMX8MQ_CLK_CSI1_ROOT			224U
#define IMX8MQ_CLK_CSI2_ROOT			225U
#define IMX8MQ_CLK_RAWNAND_ROOT			226U
#define IMX8MQ_CLK_SDMA1_ROOT			227U
#define IMX8MQ_CLK_SDMA2_ROOT			228U
#define IMX8MQ_CLK_VPU_G1_ROOT			229U
#define IMX8MQ_CLK_VPU_G2_ROOT			230U

/* SCCG PLL GATE */
#define IMX8MQ_SYS1_PLL_OUT			231U
#define IMX8MQ_SYS2_PLL_OUT			232U
#define IMX8MQ_SYS3_PLL_OUT			233U
#define IMX8MQ_DRAM_PLL_OUT			234U

#define IMX8MQ_GPT_3M_CLK			235U

#define IMX8MQ_CLK_IPG_ROOT			236U
#define IMX8MQ_CLK_IPG_AUDIO_ROOT		237U
#define IMX8MQ_CLK_SAI1_IPG			238U
#define IMX8MQ_CLK_SAI2_IPG			239U
#define IMX8MQ_CLK_SAI3_IPG			240U
#define IMX8MQ_CLK_SAI4_IPG			241U
#define IMX8MQ_CLK_SAI5_IPG			242U
#define IMX8MQ_CLK_SAI6_IPG			243U

/* DSI AHB/IPG clocks */
/* rxesc clock */
#define IMX8MQ_CLK_DSI_AHB			244U
/* txesc clock */
#define IMX8MQ_CLK_DSI_IPG_DIV                  245U

#define IMX8MQ_CLK_TMU_ROOT			246U

/* Display root clocks */
#define IMX8MQ_CLK_DISP_AXI_ROOT		247U
#define IMX8MQ_CLK_DISP_APB_ROOT		248U
#define IMX8MQ_CLK_DISP_RTRM_ROOT		249U

#define IMX8MQ_CLK_OCOTP_ROOT			250U

#define IMX8MQ_CLK_DRAM_ALT_ROOT		251U
#define IMX8MQ_CLK_DRAM_CORE			252U

#define IMX8MQ_CLK_MU_ROOT			253U
#define IMX8MQ_VIDEO2_PLL_OUT			254U

#define IMX8MQ_CLK_CLKO2			255U

#define IMX8MQ_CLK_NAND_USDHC_BUS_RAWNAND_CLK	256U

#define IMX8MQ_CLK_CLKO1			257U
#define IMX8MQ_CLK_ARM				258U

#define IMX8MQ_CLK_GPIO1_ROOT			259U
#define IMX8MQ_CLK_GPIO2_ROOT			260U
#define IMX8MQ_CLK_GPIO3_ROOT			261U
#define IMX8MQ_CLK_GPIO4_ROOT			262U
#define IMX8MQ_CLK_GPIO5_ROOT			263U

#define IMX8MQ_CLK_SNVS_ROOT			264U
#define IMX8MQ_CLK_GIC				265U

#define IMX8MQ_VIDEO2_PLL1_REF_SEL		266U

#define IMX8MQ_SYS1_PLL_40M_CG			267U
#define IMX8MQ_SYS1_PLL_80M_CG			268U
#define IMX8MQ_SYS1_PLL_100M_CG			269U
#define IMX8MQ_SYS1_PLL_133M_CG			270U
#define IMX8MQ_SYS1_PLL_160M_CG			271U
#define IMX8MQ_SYS1_PLL_200M_CG			272U
#define IMX8MQ_SYS1_PLL_266M_CG			273U
#define IMX8MQ_SYS1_PLL_400M_CG			274U
#define IMX8MQ_SYS1_PLL_800M_CG			275U
#define IMX8MQ_SYS2_PLL_50M_CG			276U
#define IMX8MQ_SYS2_PLL_100M_CG			277U
#define IMX8MQ_SYS2_PLL_125M_CG			278U
#define IMX8MQ_SYS2_PLL_166M_CG			279U
#define IMX8MQ_SYS2_PLL_200M_CG			280U
#define IMX8MQ_SYS2_PLL_250M_CG			281U
#define IMX8MQ_SYS2_PLL_333M_CG			282U
#define IMX8MQ_SYS2_PLL_500M_CG			283U
#define IMX8MQ_SYS2_PLL_1000M_CG		284U

#define IMX8MQ_CLK_END				285U

#endif /* __DT_BINDINGS_CLOCK_IMX8MQ_H */
