{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1527800249556 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level_2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top_level_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527800252212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527800252474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527800252474 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 263 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1527800253026 ""}  } { { "db/pll_altpll.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 263 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1527800253026 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_25mhz_altpll.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/pll_25mhz_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 242 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1527800253037 ""}  } { { "db/pll_25mhz_altpll.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/pll_25mhz_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 242 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1527800253037 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527800255075 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527800256071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527800256071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527800256071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527800256071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527800256071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527800256071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527800256071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527800256071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527800256071 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1527800256071 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 7939 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527800256225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 7941 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527800256225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 7943 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527800256225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 7945 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527800256225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 7947 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527800256225 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1527800256225 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527800256259 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1527800256653 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|pll1 clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "Successfully merged PLL clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|pll1 and PLL clock_control:clk_cntrl\|pll:_50MHz_to_10MHz\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1" {  } { { "db/pll_25mhz_altpll.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/pll_25mhz_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 242 9698 10655 0 0 ""}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1527800259691 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1527800261048 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level_2.sdc " "Synopsys Design Constraints File file not found: 'top_level_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1527800261059 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527800261063 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527800261076 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|d0\|Mux7~0  from: dataa  to: combout " "Cell: bcd\|d0\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|d0\|Mux7~0  from: datac  to: combout " "Cell: bcd\|d0\|Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~0  from: dataa  to: combout " "Cell: bcd\|shifter~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~0  from: datab  to: combout " "Cell: bcd\|shifter~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~0  from: datac  to: combout " "Cell: bcd\|shifter~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~0  from: datad  to: combout " "Cell: bcd\|shifter~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~13  from: dataa  to: combout " "Cell: bcd\|shifter~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~13  from: datab  to: combout " "Cell: bcd\|shifter~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~13  from: datac  to: combout " "Cell: bcd\|shifter~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~14  from: datab  to: combout " "Cell: bcd\|shifter~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~14  from: datac  to: combout " "Cell: bcd\|shifter~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~14  from: datad  to: combout " "Cell: bcd\|shifter~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~15  from: datab  to: combout " "Cell: bcd\|shifter~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~15  from: datac  to: combout " "Cell: bcd\|shifter~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~15  from: datad  to: combout " "Cell: bcd\|shifter~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~1  from: dataa  to: combout " "Cell: bcd\|shifter~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~1  from: datab  to: combout " "Cell: bcd\|shifter~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~1  from: datac  to: combout " "Cell: bcd\|shifter~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~1  from: datad  to: combout " "Cell: bcd\|shifter~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~2  from: dataa  to: combout " "Cell: bcd\|shifter~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~2  from: datab  to: combout " "Cell: bcd\|shifter~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~2  from: datac  to: combout " "Cell: bcd\|shifter~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~2  from: datad  to: combout " "Cell: bcd\|shifter~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~3  from: dataa  to: combout " "Cell: bcd\|shifter~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~3  from: datab  to: combout " "Cell: bcd\|shifter~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~3  from: datac  to: combout " "Cell: bcd\|shifter~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~4  from: datab  to: combout " "Cell: bcd\|shifter~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~4  from: datac  to: combout " "Cell: bcd\|shifter~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~4  from: datad  to: combout " "Cell: bcd\|shifter~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~5  from: datab  to: combout " "Cell: bcd\|shifter~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~5  from: datac  to: combout " "Cell: bcd\|shifter~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~5  from: datad  to: combout " "Cell: bcd\|shifter~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|dram_out_mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~138  from: datad  to: combout " "Cell: data_ram\|dram_out_mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~138  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|dram_out_mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~117  from: datad  to: combout " "Cell: data_ram\|dram_out_mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~117  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|dram_out_mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~96  from: datad  to: combout " "Cell: data_ram\|dram_out_mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~96  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|dram_out_mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~20  from: datad  to: combout " "Cell: data_ram\|dram_out_mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|dram_out_mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~62  from: datad  to: combout " "Cell: data_ram\|dram_out_mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|dram_out_mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~75  from: datab  to: combout " "Cell: data_ram\|dram_out_mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~75  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|dram_out_mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~41  from: datad  to: combout " "Cell: data_ram\|dram_out_mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~41  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1527800261108 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1527800261108 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1527800261139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527800261150 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1527800261203 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""}  } { { "db/pll_25mhz_altpll.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/pll_25mhz_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 242 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527800261497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node clock_control:clk_cntrl\|pll_25mhz:_50MHz_to_25MHz\|altpll:altpll_component\|pll_25mhz_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""}  } { { "db/pll_25mhz_altpll.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/pll_25mhz_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 242 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527800261497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "in_Clock~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) " "Automatically promoted node in_Clock~input (placed in PIN AG15 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer:manual_clock\|button_out " "Destination node debouncer:manual_clock\|button_out" {  } { { "debouncer.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/debouncer.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 1030 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1527800261497 ""}  } { { "top_level_module.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 7928 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527800261497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_control:clk_cntrl\|four_way_mux:four_way_mux\|lpm_mux:LPM_MUX_component\|mux_arc:auto_generated\|result_node\[0\]  " "Automatically promoted node clock_control:clk_cntrl\|four_way_mux:four_way_mux\|lpm_mux:LPM_MUX_component\|mux_arc:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:Processor\|state_machine:SM\|STATE\[2\] " "Destination node processor:Processor\|state_machine:SM\|STATE\[2\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 996 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:Processor\|state_machine:SM\|STATE\[4\] " "Destination node processor:Processor\|state_machine:SM\|STATE\[4\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 997 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:Processor\|state_machine:SM\|STATE\[5\] " "Destination node processor:Processor\|state_machine:SM\|STATE\[5\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 998 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:Processor\|state_machine:SM\|STATE\[6\] " "Destination node processor:Processor\|state_machine:SM\|STATE\[6\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 999 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:Processor\|state_machine:SM\|STATE\[7\] " "Destination node processor:Processor\|state_machine:SM\|STATE\[7\]" {  } { { "state_machine.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 1000 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:Processor\|ADR_maker:ADR\|d_out\[16\] " "Destination node processor:Processor\|ADR_maker:ADR\|d_out\[16\]" {  } { { "ADR_maker.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ADR_maker.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 912 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:Processor\|ADR_maker:ADR\|d_out\[17\] " "Destination node processor:Processor\|ADR_maker:ADR\|d_out\[17\]" {  } { { "ADR_maker.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/ADR_maker.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 913 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_writer:writer\|Addr\[16\] " "Destination node Data_writer:writer\|Addr\[16\]" {  } { { "Data_writer.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/Data_writer.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 677 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_writer:writer\|Addr\[17\] " "Destination node Data_writer:writer\|Addr\[17\]" {  } { { "Data_writer.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/Data_writer.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 678 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|ram_block1a1 " "Destination node dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_djf1.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/altsyncram_djf1.tdf" 71 2 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 545 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1527800261497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1527800261497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1527800261497 ""}  } { { "db/mux_arc.tdf" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_arc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 1049 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527800261497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bi2bcd:bcd\|decoder:d0\|Mux7~0  " "Automatically promoted node bi2bcd:bcd\|decoder:d0\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1527800261498 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 2228 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527800261498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bi2bcd:SM_st\|decoder:d0\|Mux7~0  " "Automatically promoted node bi2bcd:SM_st\|decoder:d0\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1527800261498 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 0 { 0 ""} 0 1955 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527800261498 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527800262821 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527800262826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527800262827 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527800262833 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527800262837 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527800262844 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527800263627 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1527800263631 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527800263631 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527800264833 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1527800265824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527800274374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527800278024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527800278970 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527800321147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:43 " "Fitter placement operations ending: elapsed time is 00:00:43" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527800321147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527800322703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/downsampling_processor_fpga/Project v5.6/processor final/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1527800345931 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527800345931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:08 " "Fitter routing operations ending: elapsed time is 00:01:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527800394658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1527800394660 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527800394660 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 31.10 " "Total time spent on timing analysis during the Fitter is 31.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527800394968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527800395106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527800396112 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527800396197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527800397163 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527800399504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_2.fit.smsg " "Generated suppressed messages file D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527800402023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1493 " "Peak virtual memory: 1493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527800404018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 01 02:30:04 2018 " "Processing ended: Fri Jun 01 02:30:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527800404018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:40 " "Elapsed time: 00:02:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527800404018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:42 " "Total CPU time (on all processors): 00:02:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527800404018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527800404018 ""}
