ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 4
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"system_stm32n6xx_fsbl.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.
  25              		.section	.text.SystemInit,"ax",%progbits
  26              		.align	1
  27              		.global	SystemInit
  28              		.syntax unified
  29              		.thumb
  30              		.thumb_func
  32              	SystemInit:
  33              	.LFB256:
   1:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   ******************************************************************************
   3:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @file    system_stm32n6xx_fsbl.c
   4:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @author  MCD Application Team
   5:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @brief   CMSIS Cortex-M55 Device Peripheral Access Layer System Source File
   6:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *          to be used after the boot ROM execution in an applicative code called
   7:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *          "FSBL" for First Stage Boot Loader.
   8:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
   9:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *   This file provides two functions and one global variable to be called from
  10:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *   user application:
  11:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *      - SystemInit(): This function is called at secure startup just after the
  12:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                      boot ROM execution and before branch to secure main program.
  13:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                      This call is made inside the "startup_stm32n6xx_fsbl.s" file.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                      This function does not manage security isolation (IDAU/SAU,
  15:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                      interrupts, ...) unless USER_TZ_SAU_SETUP is defined at
  16:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                      project level.
  17:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *      - SystemCoreClock variable: Contains the CPU core clock, it can be used
  19:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                                  by the user application to setup the SysTick
  20:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                                  timer or configure other parameters.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
  22:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  23:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                                 be called whenever the core clock is changed
  24:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *                                 during program execution.
  25:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 2


  26:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *   After each device reset the HSI (64 MHz) is used as system clock source.
  27:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *   Then SystemInit() function is called, in "startup_stm32n6xx_fsbl.s" file, to
  28:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *   configure the system before to branch to main program.
  29:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
  30:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   ******************************************************************************
  31:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @attention
  32:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
  33:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * Copyright (c) 2023 STMicroelectronics.
  34:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * All rights reserved.
  35:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
  36:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * This software is licensed under terms that can be found in the LICENSE file
  37:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * in the root directory of this software component.
  38:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  39:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
  40:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   ******************************************************************************
  41:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  42:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  43:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup CMSIS
  44:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
  45:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  46:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  47:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System
  48:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
  49:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  50:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  51:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System_Private_Includes
  52:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
  53:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  54:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  55:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #include "stm32n6xx.h"
  56:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if defined(USER_TZ_SAU_SETUP)
  57:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #include "partition_stm32n6xx.h"  /* Trustzone-M core secure attributes */
  58:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* USER_TZ_SAU_SETUP */
  59:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #include <math.h>
  60:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  61:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
  62:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @}
  63:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  64:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  65:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System_Private_TypesDefinitions
  66:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
  67:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  68:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  69:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if defined ( __ICCARM__ )
  70:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #  define CMSE_NS_ENTRY __cmse_nonsecure_entry
  71:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #else
  72:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #  define CMSE_NS_ENTRY __attribute((cmse_nonsecure_entry))
  73:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif
  74:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  75:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
  76:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @}
  77:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  78:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  79:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System_Private_Defines
  80:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
  81:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
  82:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if !defined  (HSE_VALUE)
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 3


  83:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #define HSE_VALUE      48000000UL /*!< Value of the High-Speed External oscillator in Hz */
  84:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* HSE_VALUE */
  85:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  86:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if !defined  (HSI_VALUE)
  87:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #define HSI_VALUE      64000000UL /*!< Value of the High-Speed Internal oscillator in Hz */
  88:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* HSI_VALUE */
  89:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  90:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if !defined  (MSI_VALUE)
  91:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   #define MSI_VALUE       4000000UL /*!< Minimum value of the Low-power Internal oscillator in Hz *
  92:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* MSI_VALUE */
  93:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  94:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if !defined  (EXTERNAL_I2S_CLOCK_VALUE)
  95:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   #define EXTERNAL_I2S_CLOCK_VALUE  12288000UL /*!< Value of the External clock for I2S_CKIN in Hz 
  96:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* EXTERNAL_I2S_CLOCK_VALUE */
  97:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  98:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  99:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /* Note: Following vector table addresses must be defined in line with linker
 100:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****          configuration. */
 101:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /*!< Uncomment the following line if you need to relocate the vector table
 102:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****      anywhere in memory, else the vector table is kept at the automatic
 103:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****      selected boot address */
 104:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /* #define USER_VECT_TAB_ADDRESS */
 105:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 106:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if defined(USER_VECT_TAB_ADDRESS)
 107:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if !defined(VECT_TAB_BASE_ADDRESS)
 108:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #define VECT_TAB_BASE_ADDRESS   SRAM1_AXI_BASE_S /*!< Vector Table base address field.
 109:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****                                                      This value must be a multiple of 0x400. */
 110:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif
 111:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 112:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if !defined(VECT_TAB_OFFSET)
 113:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 114:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****                                                      This value must be a multiple of 0x400. */
 115:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif
 116:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* USER_VECT_TAB_ADDRESS */
 117:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 118:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /******************************************************************************/
 119:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
 120:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @}
 121:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 122:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 123:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System_Private_Macros
 124:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
 125:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 126:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 127:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
 128:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @}
 129:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 130:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 131:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System_Private_Variables
 132:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
 133:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 134:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* The SystemCoreClock variable is updated in three ways:
 135:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 136:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 137:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 138:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****          Note: If you use this function to configure the system clock; then there
 139:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 4


 140:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****                variable is updated automatically.
 141:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 142:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** uint32_t SystemCoreClock = HSI_VALUE;
 143:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
 144:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @}
 145:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 146:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 147:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System_Private_FunctionPrototypes
 148:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
 149:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 150:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 151:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
 152:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @}
 153:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 154:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 155:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /** @addtogroup STM32N6xx_System_Private_Functions
 156:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @{
 157:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 158:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 159:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if defined(__ICCARM__)
 160:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** extern uint32_t __vector_table;
 161:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #define INTVECT_START ((uint32_t)&__vector_table)
 162:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #elif defined(__ARMCC_VERSION)
 163:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** extern void *__Vectors;
 164:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #define INTVECT_START ((uint32_t)&__Vectors)
 165:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #elif defined(__GNUC__)
 166:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** extern void *g_pfnVectors;
 167:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #define INTVECT_START ((uint32_t)&g_pfnVectors)
 168:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif
 169:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 170:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
 171:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @brief  Setup the microcontroller system.
 172:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @retval None
 173:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 174:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 175:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** void SystemInit(void)
 176:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** {
  34              		.loc 1 176 1 view -0
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 0
  37              		@ frame_needed = 0, uses_anonymous_args = 0
 177:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 178:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Configure the Vector Table location -------------------------------------*/
 179:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if defined(USER_VECT_TAB_ADDRESS)
 180:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 181:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #else
 182:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SCB->VTOR = INTVECT_START;
  38              		.loc 1 182 3 view .LVU1
  39              		.loc 1 182 13 is_stmt 0 view .LVU2
  40 0000 4E4B     		ldr	r3, .L2
  41 0002 4F4A     		ldr	r2, .L2+4
 176:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  42              		.loc 1 176 1 view .LVU3
  43 0004 70B5     		push	{r4, r5, r6, lr}
  44              		.cfi_def_cfa_offset 16
  45              		.cfi_offset 4, -16
  46              		.cfi_offset 5, -12
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 5


  47              		.cfi_offset 6, -8
  48              		.cfi_offset 14, -4
 183:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif  /* USER_VECT_TAB_ADDRESS */
 184:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 185:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* RNG reset */
 186:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB3RSTSR = RCC_AHB3RSTSR_RNGRSTS;
  49              		.loc 1 186 18 view .LVU4
  50 0006 0120     		movs	r0, #1
 182:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif  /* USER_VECT_TAB_ADDRESS */
  51              		.loc 1 182 13 view .LVU5
  52 0008 9A60     		str	r2, [r3, #8]
  53              		.loc 1 186 3 is_stmt 1 view .LVU6
 187:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
 188:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Deactivate RNG clock */
 189:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB3ENCR = RCC_AHB3ENCR_RNGENC;
 190:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 191:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Clear SAU regions */
 192:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 0;
 193:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 194:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 195:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 1;
 196:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 197:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 198:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 2;
  54              		.loc 1 198 12 is_stmt 0 view .LVU7
  55 000a 0225     		movs	r5, #2
 192:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
  56              		.loc 1 192 12 view .LVU8
  57 000c 0022     		movs	r2, #0
 186:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
  58              		.loc 1 186 18 view .LVU9
  59 000e 4D49     		ldr	r1, .L2+8
 187:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
  60              		.loc 1 187 18 view .LVU10
  61 0010 01F58054 		add	r4, r1, #4096
 186:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
  62              		.loc 1 186 18 view .LVU11
  63 0014 C1F8180A 		str	r0, [r1, #2584]
 187:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
  64              		.loc 1 187 3 is_stmt 1 view .LVU12
 187:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
  65              		.loc 1 187 18 is_stmt 0 view .LVU13
  66 0018 C4F81802 		str	r0, [r4, #536]
 189:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  67              		.loc 1 189 3 is_stmt 1 view .LVU14
 189:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
  68              		.loc 1 189 17 is_stmt 0 view .LVU15
  69 001c C4F85802 		str	r0, [r4, #600]
 192:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
  70              		.loc 1 192 3 is_stmt 1 view .LVU16
 192:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
  71              		.loc 1 192 12 is_stmt 0 view .LVU17
  72 0020 C3F8D820 		str	r2, [r3, #216]
 193:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
  73              		.loc 1 193 3 is_stmt 1 view .LVU18
 193:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
  74              		.loc 1 193 13 is_stmt 0 view .LVU19
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 6


  75 0024 C3F8DC20 		str	r2, [r3, #220]
 194:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 1;
  76              		.loc 1 194 3 is_stmt 1 view .LVU20
 194:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 1;
  77              		.loc 1 194 13 is_stmt 0 view .LVU21
  78 0028 C3F8E020 		str	r2, [r3, #224]
 195:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
  79              		.loc 1 195 3 is_stmt 1 view .LVU22
 195:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
  80              		.loc 1 195 12 is_stmt 0 view .LVU23
  81 002c C3F8D800 		str	r0, [r3, #216]
 196:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
  82              		.loc 1 196 3 is_stmt 1 view .LVU24
 196:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
  83              		.loc 1 196 13 is_stmt 0 view .LVU25
  84 0030 C3F8DC20 		str	r2, [r3, #220]
 197:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 2;
  85              		.loc 1 197 3 is_stmt 1 view .LVU26
 197:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 2;
  86              		.loc 1 197 13 is_stmt 0 view .LVU27
  87 0034 C3F8E020 		str	r2, [r3, #224]
  88              		.loc 1 198 3 is_stmt 1 view .LVU28
  89              		.loc 1 198 12 is_stmt 0 view .LVU29
  90 0038 C3F8D850 		str	r5, [r3, #216]
 199:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
  91              		.loc 1 199 3 is_stmt 1 view .LVU30
 200:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 201:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 3;
  92              		.loc 1 201 12 is_stmt 0 view .LVU31
  93 003c 0325     		movs	r5, #3
 199:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
  94              		.loc 1 199 13 view .LVU32
  95 003e C3F8DC20 		str	r2, [r3, #220]
 200:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
  96              		.loc 1 200 3 is_stmt 1 view .LVU33
 200:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
  97              		.loc 1 200 13 is_stmt 0 view .LVU34
  98 0042 C3F8E020 		str	r2, [r3, #224]
  99              		.loc 1 201 3 is_stmt 1 view .LVU35
 100              		.loc 1 201 12 is_stmt 0 view .LVU36
 101 0046 C3F8D850 		str	r5, [r3, #216]
 202:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 102              		.loc 1 202 3 is_stmt 1 view .LVU37
 203:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 204:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 4;
 103              		.loc 1 204 12 is_stmt 0 view .LVU38
 104 004a 0425     		movs	r5, #4
 202:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 105              		.loc 1 202 13 view .LVU39
 106 004c C3F8DC20 		str	r2, [r3, #220]
 203:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 107              		.loc 1 203 3 is_stmt 1 view .LVU40
 203:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 108              		.loc 1 203 13 is_stmt 0 view .LVU41
 109 0050 C3F8E020 		str	r2, [r3, #224]
 110              		.loc 1 204 3 is_stmt 1 view .LVU42
 111              		.loc 1 204 12 is_stmt 0 view .LVU43
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 7


 112 0054 C3F8D850 		str	r5, [r3, #216]
 205:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 113              		.loc 1 205 3 is_stmt 1 view .LVU44
 206:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 207:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 5;
 114              		.loc 1 207 12 is_stmt 0 view .LVU45
 115 0058 0525     		movs	r5, #5
 205:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 116              		.loc 1 205 13 view .LVU46
 117 005a C3F8DC20 		str	r2, [r3, #220]
 206:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 118              		.loc 1 206 3 is_stmt 1 view .LVU47
 206:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 119              		.loc 1 206 13 is_stmt 0 view .LVU48
 120 005e C3F8E020 		str	r2, [r3, #224]
 121              		.loc 1 207 3 is_stmt 1 view .LVU49
 122              		.loc 1 207 12 is_stmt 0 view .LVU50
 123 0062 C3F8D850 		str	r5, [r3, #216]
 208:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 124              		.loc 1 208 3 is_stmt 1 view .LVU51
 209:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 210:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 6;
 125              		.loc 1 210 12 is_stmt 0 view .LVU52
 126 0066 0625     		movs	r5, #6
 208:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 127              		.loc 1 208 13 view .LVU53
 128 0068 C3F8DC20 		str	r2, [r3, #220]
 209:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 129              		.loc 1 209 3 is_stmt 1 view .LVU54
 209:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 130              		.loc 1 209 13 is_stmt 0 view .LVU55
 131 006c C3F8E020 		str	r2, [r3, #224]
 132              		.loc 1 210 3 is_stmt 1 view .LVU56
 133              		.loc 1 210 12 is_stmt 0 view .LVU57
 134 0070 C3F8D850 		str	r5, [r3, #216]
 211:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 135              		.loc 1 211 3 is_stmt 1 view .LVU58
 212:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 213:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RNR = 7;
 136              		.loc 1 213 12 is_stmt 0 view .LVU59
 137 0074 0725     		movs	r5, #7
 211:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 138              		.loc 1 211 13 view .LVU60
 139 0076 C3F8DC20 		str	r2, [r3, #220]
 212:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 140              		.loc 1 212 3 is_stmt 1 view .LVU61
 212:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
 141              		.loc 1 212 13 is_stmt 0 view .LVU62
 142 007a C3F8E020 		str	r2, [r3, #224]
 143              		.loc 1 213 3 is_stmt 1 view .LVU63
 144              		.loc 1 213 12 is_stmt 0 view .LVU64
 145 007e C3F8D850 		str	r5, [r3, #216]
 214:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RBAR = 0;
 146              		.loc 1 214 3 is_stmt 1 view .LVU65
 147              		.loc 1 214 13 is_stmt 0 view .LVU66
 148 0082 C3F8DC20 		str	r2, [r3, #220]
 215:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SAU->RLAR = 0;
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 8


 149              		.loc 1 215 3 is_stmt 1 view .LVU67
 150              		.loc 1 215 13 is_stmt 0 view .LVU68
 151 0086 C3F8E020 		str	r2, [r3, #224]
 216:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 217:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* System configuration setup */
 218:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB4ENSR2 = RCC_APB4ENSR2_SYSCFGENS;
 152              		.loc 1 218 3 is_stmt 1 view .LVU69
 153              		.loc 1 218 18 is_stmt 0 view .LVU70
 154 008a C1F8780A 		str	r0, [r1, #2680]
 219:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Delay after an RCC peripheral clock enabling */
 220:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   (void)RCC->APB4ENR2;
 155              		.loc 1 220 3 is_stmt 1 view .LVU71
 221:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 222:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Set default Vector Table location after system reset or return from Standby */
 223:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SYSCFG->INITSVTORCR = SCB->VTOR;
 156              		.loc 1 223 23 is_stmt 0 view .LVU72
 157 008e 2E4D     		ldr	r5, .L2+12
 220:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 158              		.loc 1 220 3 view .LVU73
 159 0090 D1F87822 		ldr	r2, [r1, #632]
 160              		.loc 1 223 3 is_stmt 1 view .LVU74
 161              		.loc 1 223 28 is_stmt 0 view .LVU75
 162 0094 9A68     		ldr	r2, [r3, #8]
 163              		.loc 1 223 23 view .LVU76
 164 0096 2A61     		str	r2, [r5, #16]
 224:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 225:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Compensation cells setting according to Errata Sheet ES0620 */
 226:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* a/ Enable access and configuration of VDDIOxCCCR registers  */
 227:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   PWR->SVMCR1 |= PWR_SVMCR1_VDDIO4SV;
 165              		.loc 1 227 3 is_stmt 1 view .LVU77
 166              		.loc 1 227 6 is_stmt 0 view .LVU78
 167 0098 2C4A     		ldr	r2, .L2+16
 168 009a 566B     		ldr	r6, [r2, #52]
 169              		.loc 1 227 15 view .LVU79
 170 009c 46F48076 		orr	r6, r6, #256
 171 00a0 5663     		str	r6, [r2, #52]
 228:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   PWR->SVMCR2 |= PWR_SVMCR2_VDDIO5SV;
 172              		.loc 1 228 3 is_stmt 1 view .LVU80
 173              		.loc 1 228 6 is_stmt 0 view .LVU81
 174 00a2 966B     		ldr	r6, [r2, #56]
 175              		.loc 1 228 15 view .LVU82
 176 00a4 46F48076 		orr	r6, r6, #256
 177 00a8 9663     		str	r6, [r2, #56]
 229:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   PWR->SVMCR3 |= PWR_SVMCR3_VDDIO2SV | PWR_SVMCR3_VDDIO3SV;
 178              		.loc 1 229 3 is_stmt 1 view .LVU83
 179              		.loc 1 229 6 is_stmt 0 view .LVU84
 180 00aa D66B     		ldr	r6, [r2, #60]
 181              		.loc 1 229 15 view .LVU85
 182 00ac 46F44076 		orr	r6, r6, #768
 183 00b0 D663     		str	r6, [r2, #60]
 230:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 231:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* b/ Enable access and configuration of VDDIOxCCCR registers */
 232:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SYSCFG->VDDIO2CCCR = 0x00000287UL; /* VDDIO2 power domain compensation */
 184              		.loc 1 232 3 is_stmt 1 view .LVU86
 185              		.loc 1 232 22 is_stmt 0 view .LVU87
 186 00b2 40F28726 		movw	r6, #647
 187 00b6 6E65     		str	r6, [r5, #84]
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 9


 233:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SYSCFG->VDDIO3CCCR = 0x00000287UL; /* VDDIO3 power domain compensation */
 188              		.loc 1 233 3 is_stmt 1 view .LVU88
 189              		.loc 1 233 22 is_stmt 0 view .LVU89
 190 00b8 EE65     		str	r6, [r5, #92]
 234:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SYSCFG->VDDIO4CCCR = 0x00000287UL; /* VDDIO4 power domain compensation */
 191              		.loc 1 234 3 is_stmt 1 view .LVU90
 192              		.loc 1 234 22 is_stmt 0 view .LVU91
 193 00ba 6E64     		str	r6, [r5, #68]
 235:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SYSCFG->VDDIO5CCCR = 0x00000287UL; /* VDDIO4 power domain compensation */
 194              		.loc 1 235 3 is_stmt 1 view .LVU92
 195              		.loc 1 235 22 is_stmt 0 view .LVU93
 196 00bc EE64     		str	r6, [r5, #76]
 236:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SYSCFG->VDDCCCR    = 0x00000287UL; /* VDD power domain compensation    */
 197              		.loc 1 236 3 is_stmt 1 view .LVU94
 198              		.loc 1 236 22 is_stmt 0 view .LVU95
 199 00be 6E66     		str	r6, [r5, #100]
 237:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 238:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Enable VDDADC CLAMP */
 239:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   PWR->SVMCR3 |= PWR_SVMCR3_ASV;
 200              		.loc 1 239 3 is_stmt 1 view .LVU96
 201              		.loc 1 239 6 is_stmt 0 view .LVU97
 202 00c0 D66B     		ldr	r6, [r2, #60]
 203              		.loc 1 239 15 view .LVU98
 204 00c2 46F48056 		orr	r6, r6, #4096
 205 00c6 D663     		str	r6, [r2, #60]
 240:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   PWR->SVMCR3 |= PWR_SVMCR3_AVMEN;
 206              		.loc 1 240 3 is_stmt 1 view .LVU99
 207              		.loc 1 240 6 is_stmt 0 view .LVU100
 208 00c8 D66B     		ldr	r6, [r2, #60]
 209              		.loc 1 240 15 view .LVU101
 210 00ca 46F01006 		orr	r6, r6, #16
 211 00ce D663     		str	r6, [r2, #60]
 241:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* read back the register to make sure that the transaction has taken place */
 242:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   (void) PWR->SVMCR3;
 212              		.loc 1 242 3 is_stmt 1 view .LVU102
 213 00d0 D26B     		ldr	r2, [r2, #60]
 243:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* enable VREF */
 244:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB4ENR1 |= RCC_APB4ENR1_VREFBUFEN;
 214              		.loc 1 244 3 view .LVU103
 215              		.loc 1 244 6 is_stmt 0 view .LVU104
 216 00d2 D1F87422 		ldr	r2, [r1, #628]
 217              		.loc 1 244 17 view .LVU105
 218 00d6 42F40042 		orr	r2, r2, #32768
 219 00da C1F87422 		str	r2, [r1, #628]
 245:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 246:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* RCC Fix to lower power consumption */
 247:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB4ENR2 |= 0x00000010UL;
 220              		.loc 1 247 3 is_stmt 1 view .LVU106
 221              		.loc 1 247 6 is_stmt 0 view .LVU107
 222 00de D1F87822 		ldr	r2, [r1, #632]
 223              		.loc 1 247 17 view .LVU108
 224 00e2 42F01002 		orr	r2, r2, #16
 225 00e6 C1F87822 		str	r2, [r1, #632]
 248:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   (void) RCC->APB4ENR2;
 226              		.loc 1 248 3 is_stmt 1 view .LVU109
 227 00ea D1F87822 		ldr	r2, [r1, #632]
 249:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB4ENR2 &= ~(0x00000010UL);
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 10


 228              		.loc 1 249 3 view .LVU110
 229              		.loc 1 249 6 is_stmt 0 view .LVU111
 230 00ee D1F87822 		ldr	r2, [r1, #632]
 231              		.loc 1 249 17 view .LVU112
 232 00f2 22F01002 		bic	r2, r2, #16
 233 00f6 C1F87822 		str	r2, [r1, #632]
 250:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 251:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* XSPI2 & XSPIM reset                                  */
 252:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB5RSTSR = RCC_AHB5RSTSR_XSPIMRSTS | RCC_AHB5RSTSR_XSPI2RSTS;
 234              		.loc 1 252 3 is_stmt 1 view .LVU113
 235              		.loc 1 252 18 is_stmt 0 view .LVU114
 236 00fa 4FF44052 		mov	r2, #12288
 237 00fe C1F8202A 		str	r2, [r1, #2592]
 253:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB5RSTCR = RCC_AHB5RSTCR_XSPIMRSTC | RCC_AHB5RSTCR_XSPI2RSTC;
 238              		.loc 1 253 3 is_stmt 1 view .LVU115
 239              		.loc 1 253 18 is_stmt 0 view .LVU116
 240 0102 C4F82022 		str	r2, [r4, #544]
 254:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 255:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* TIM2 reset */
 256:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB1RSTSR1 = RCC_APB1RSTSR1_TIM2RSTS;
 241              		.loc 1 256 3 is_stmt 1 view .LVU117
 257:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB1RSTCR1 = RCC_APB1RSTCR1_TIM2RSTC;
 258:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Deactivate TIM2 clock */
 259:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB1ENCR1 = RCC_APB1ENCR1_TIM2ENC;
 260:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 261:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Deactivate GPIOG clock */
 262:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->AHB4ENCR = RCC_AHB4ENCR_GPIOGENC;
 242              		.loc 1 262 17 is_stmt 0 view .LVU118
 243 0106 4022     		movs	r2, #64
 256:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB1RSTCR1 = RCC_APB1RSTCR1_TIM2RSTC;
 244              		.loc 1 256 19 view .LVU119
 245 0108 C1F8240A 		str	r0, [r1, #2596]
 257:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB1RSTCR1 = RCC_APB1RSTCR1_TIM2RSTC;
 246              		.loc 1 257 3 is_stmt 1 view .LVU120
 257:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB1RSTCR1 = RCC_APB1RSTCR1_TIM2RSTC;
 247              		.loc 1 257 19 is_stmt 0 view .LVU121
 248 010c C4F82402 		str	r0, [r4, #548]
 259:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 249              		.loc 1 259 3 is_stmt 1 view .LVU122
 259:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 250              		.loc 1 259 18 is_stmt 0 view .LVU123
 251 0110 C4F86402 		str	r0, [r4, #612]
 252              		.loc 1 262 3 is_stmt 1 view .LVU124
 253              		.loc 1 262 17 is_stmt 0 view .LVU125
 254 0114 C4F85C22 		str	r2, [r4, #604]
 263:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 264:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Read back the value to make sure it is written before deactivating SYSCFG */
 265:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   (void) SYSCFG->INITSVTORCR;
 255              		.loc 1 265 3 is_stmt 1 view .LVU126
 256 0118 2A69     		ldr	r2, [r5, #16]
 266:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Deactivate SYSCFG clock */
 267:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   RCC->APB4ENCR2 = RCC_APB4ENCR2_SYSCFGENC;
 257              		.loc 1 267 3 view .LVU127
 258              		.loc 1 267 18 is_stmt 0 view .LVU128
 259 011a C4F87802 		str	r0, [r4, #632]
 268:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 269:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if defined(USER_TZ_SAU_SETUP)
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 11


 270:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* SAU/IDAU, FPU and Interrupts secure/non-secure allocation settings */
 271:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   TZ_SAU_Setup();
 272:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* USER_TZ_SAU_SETUP */
 273:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 274:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* FPU settings ------------------------------------------------------------*/
 275:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 276:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 260              		.loc 1 276 3 is_stmt 1 view .LVU129
 261              		.loc 1 276 6 is_stmt 0 view .LVU130
 262 011e D3F88820 		ldr	r2, [r3, #136]
 263              		.loc 1 276 14 view .LVU131
 264 0122 42F47002 		orr	r2, r2, #15728640
 265 0126 C3F88820 		str	r2, [r3, #136]
 277:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 278:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 266              		.loc 1 278 3 is_stmt 1 view .LVU132
 267              		.loc 1 278 9 is_stmt 0 view .LVU133
 268 012a 094A     		ldr	r2, .L2+20
 269 012c D2F88830 		ldr	r3, [r2, #136]
 270              		.loc 1 278 17 view .LVU134
 271 0130 43F47003 		orr	r3, r3, #15728640
 272 0134 C2F88830 		str	r3, [r2, #136]
 279:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** #endif /* __FPU_PRESENT && __FPU_USED */
 280:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 281:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** }
 273              		.loc 1 281 1 view .LVU135
 274 0138 70BD     		pop	{r4, r5, r6, pc}
 275              	.L3:
 276 013a 00BF     		.align	2
 277              	.L2:
 278 013c 00ED00E0 		.word	-536810240
 279 0140 00000000 		.word	g_pfnVectors
 280 0144 00800256 		.word	1443004416
 281 0148 00800056 		.word	1442873344
 282 014c 00480256 		.word	1442990080
 283 0150 00ED02E0 		.word	-536679168
 284              		.cfi_endproc
 285              	.LFE256:
 287              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 288              		.align	1
 289              		.global	SystemCoreClockUpdate
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 294              	SystemCoreClockUpdate:
 295              	.LFB257:
 282:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 283:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
 284:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 285:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 286:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         be used by the user application to setup the SysTick timer or configure
 287:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         other parameters.
 288:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 289:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @note   Each time the CPU core clock changes, this function must be called
 290:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 291:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         based on this variable will be incorrect.
 292:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 12


 293:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @note   - The system frequency computed by this function is not the real
 294:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *           frequency in the chip. It is calculated based on the predefined
 295:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *           constant and the selected clock source:
 296:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 297:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *           - If CPUCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 298:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 299:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *           - If CPUCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(**)
 300:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 301:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *           - If CPUCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 302:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 303:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *           - If CPUCLK source is IC1, SystemCoreClock will contain the HSI_VALUE(*)
 304:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             or MSI_VALUE(**) or HSE_VALUE(***) or EXTERNAL_I2S_CLOCK_VALUE (****)
 305:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             multiplied/divided by the PLL factors.
 306:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 307:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         (*) HSI_VALUE default value is 64 MHz.
 308:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             With the HAL, HSI_VALUE is a constant defined in stm32n6xx_hal_conf.h file
 309:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             but the real value may vary depending on the variations in voltage and temperature.
 310:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 311:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *        (**) MSI_VALUE default value is 4 MHz.
 312:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             With the HAL, MSI_VALUE is a constant defined in stm32n6xx_hal_conf.h file
 313:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             but the real value may vary depending on the variations in voltage and temperature.
 314:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 315:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *       (***) HSE_VALUE default value is 30 MHz.
 316:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             With the HAL, HSE_VALUE is a constant defined in stm32n6xx_hal_conf.h file.
 317:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             User has to ensure that HSE_VALUE is same as the real frequency of the crystal used
 318:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             Otherwise, this function may have wrong result.
 319:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 320:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *      (****) EXTERNAL_I2S_CLOCK_VALUE default value is 12.288 MHz.
 321:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             With the HAL, EXTERNAL_I2S_CLOCK_VALUE is a constant defined in stm32n6xx_hal_conf.
 322:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             User has to ensure that EXTERNAL_I2S_CLOCK_VALUE is same as the real I2S_CKIN
 323:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *             pin frequency. Otherwise, this function may have wrong result.
 324:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 325:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         - The result of this function could be not correct when using fractional
 326:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *           value for HSE crystal.
 327:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *
 328:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @retval None
 329:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 330:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** void SystemCoreClockUpdate(void)
 331:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** {
 296              		.loc 1 331 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 332:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t sysclk = 0;
 300              		.loc 1 332 3 view .LVU137
 301              	.LVL0:
 333:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t pllm = 0;
 302              		.loc 1 333 3 view .LVU138
 334:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t plln = 0;
 303              		.loc 1 334 3 view .LVU139
 335:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t pllfracn = 0;
 304              		.loc 1 335 3 view .LVU140
 336:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t pllp1 = 0;
 305              		.loc 1 336 3 view .LVU141
 337:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t pllp2 = 0;
 306              		.loc 1 337 3 view .LVU142
 338:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t pllcfgr, pllsource, pllbypass, ic_divider;
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 13


 307              		.loc 1 338 3 view .LVU143
 339:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   float_t pllvco;
 308              		.loc 1 339 3 view .LVU144
 340:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 341:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Get CPUCLK source -------------------------------------------------------*/
 342:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
 309              		.loc 1 342 3 view .LVU145
 310              		.loc 1 342 14 is_stmt 0 view .LVU146
 311 0000 6E4B     		ldr	r3, .L36
 331:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t sysclk = 0;
 312              		.loc 1 331 1 view .LVU147
 313 0002 F0B5     		push	{r4, r5, r6, r7, lr}
 314              		.cfi_def_cfa_offset 20
 315              		.cfi_offset 4, -20
 316              		.cfi_offset 5, -16
 317              		.cfi_offset 6, -12
 318              		.cfi_offset 7, -8
 319              		.cfi_offset 14, -4
 320              		.loc 1 342 14 view .LVU148
 321 0004 1A6A     		ldr	r2, [r3, #32]
 322              		.loc 1 342 22 view .LVU149
 323 0006 02F44012 		and	r2, r2, #3145728
 324              		.loc 1 342 3 view .LVU150
 325 000a B2F5001F 		cmp	r2, #2097152
 326 000e 00F0B880 		beq	.L22
 327 0012 06D8     		bhi	.L6
 328 0014 62B9     		cbnz	r2, .L33
 343:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   {
 344:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   case 0:  /* HSI used as system clock source (default after reset) */
 345:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
 329              		.loc 1 345 5 is_stmt 1 view .LVU151
 330              		.loc 1 345 32 is_stmt 0 view .LVU152
 331 0016 9A6C     		ldr	r2, [r3, #72]
 332              		.loc 1 345 12 view .LVU153
 333 0018 694B     		ldr	r3, .L36+4
 334              		.loc 1 345 64 view .LVU154
 335 001a C2F3C112 		ubfx	r2, r2, #7, #2
 336              		.loc 1 345 12 view .LVU155
 337 001e D340     		lsrs	r3, r3, r2
 338              	.LVL1:
 346:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 339              		.loc 1 346 5 is_stmt 1 view .LVU156
 340 0020 03E0     		b	.L5
 341              	.LVL2:
 342              	.L6:
 342:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   {
 343              		.loc 1 342 3 is_stmt 0 view .LVU157
 344 0022 B2F5401F 		cmp	r2, #3145728
 345 0026 0BD0     		beq	.L9
 332:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   uint32_t pllm = 0;
 346              		.loc 1 332 12 view .LVU158
 347 0028 0023     		movs	r3, #0
 348              	.LVL3:
 349              	.L5:
 347:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 348:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   case RCC_CFGR1_CPUSWS_0:  /* MSI used as system clock source */
 349:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 14


 350:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 351:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = MSI_VALUE;
 352:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 353:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     else
 354:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 355:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = 16000000UL;
 356:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 357:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 358:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 359:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   case RCC_CFGR1_CPUSWS_1:  /* HSE used as system clock source */
 360:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     sysclk = HSE_VALUE;
 361:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 362:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 363:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   case (RCC_CFGR1_CPUSWS_1 | RCC_CFGR1_CPUSWS_0):  /* IC1 used as system clock  source */
 364:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     /* Get IC1 clock source parameters */
 365:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     switch (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL))
 366:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 367:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case 0:  /* PLL1 selected at IC1 clock source */
 368:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllcfgr = READ_REG(RCC->PLL1CFGR1);
 369:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
 370:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP;
 371:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 372:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 373:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllm = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVM) >>  RCC_PLL1CFGR1_PLL1DIVM_Pos;
 374:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
 375:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNF
 376:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL1CFGR3);
 377:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV1) >>  RCC_PLL1CFGR3_PLL1PDIV1_Pos;
 378:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV2) >>  RCC_PLL1CFGR3_PLL1PDIV2_Pos;
 379:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 380:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 381:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case RCC_IC1CFGR_IC1SEL_0:  /* PLL2 selected at IC1 clock source */
 382:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllcfgr = READ_REG(RCC->PLL2CFGR1);
 383:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
 384:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL2CFGR1_PLL2BYP;
 385:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 386:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 387:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllm = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVM) >>  RCC_PLL2CFGR1_PLL2DIVM_Pos;
 388:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
 389:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNF
 390:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL2CFGR3);
 391:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
 392:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV2) >>  RCC_PLL2CFGR3_PLL2PDIV2_Pos;
 393:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 394:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 395:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 396:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case RCC_IC1CFGR_IC1SEL_1:  /* PLL3 selected at IC1 clock source */
 397:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllcfgr = READ_REG(RCC->PLL3CFGR1);
 398:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
 399:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL3CFGR1_PLL3BYP;
 400:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 401:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 402:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllm = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVM) >>  RCC_PLL3CFGR1_PLL3DIVM_Pos;
 403:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
 404:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNF
 405:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL3CFGR3);
 406:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 15


 407:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV2) >>  RCC_PLL3CFGR3_PLL3PDIV2_Pos;
 408:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 409:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 410:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 411:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     default: /* RCC_IC1CFGR_IC1SEL_1 | RCC_IC1CFGR_IC1SEL_0 */  /* PLL4 selected at IC1 clock sourc
 412:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllcfgr = READ_REG(RCC->PLL4CFGR1);
 413:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
 414:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL4CFGR1_PLL4BYP;
 415:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 416:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 417:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllm = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVM) >>  RCC_PLL4CFGR1_PLL4DIVM_Pos;
 418:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
 419:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNF
 420:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL4CFGR3);
 421:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
 422:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
 423:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 424:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 425:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 426:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 427:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     /* Get oscillator frequency used as PLL clock source */
 428:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     switch (pllsource)
 429:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 430:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case 0:  /* HSI selected as PLL clock source */
 431:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
 432:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 433:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case RCC_PLL1CFGR1_PLL1SEL_0: /* MSI selected as PLL clock source */
 434:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
 435:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 436:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         sysclk = MSI_VALUE;
 437:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 438:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       else
 439:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 440:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         sysclk = 16000000UL;
 441:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 442:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 443:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case RCC_PLL1CFGR1_PLL1SEL_1: /* HSE selected as PLL clock source */
 444:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = HSE_VALUE;
 445:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 446:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case (RCC_PLL1CFGR1_PLL1SEL_1 | RCC_PLL1CFGR1_PLL1SEL_0):  /* I2S_CKIN selected as PLL clock so
 447:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = EXTERNAL_I2S_CLOCK_VALUE;
 448:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 449:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     default:
 450:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       /* Nothing to do, should not occur */
 451:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 452:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 453:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 454:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     /* Check whether PLL is in bypass mode or not */
 455:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     if (pllbypass == 0U)
 456:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 457:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       /* Compte PLL output frequency (Integer and fractional modes) */
 458:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       /* PLLVCO = (Freq * (DIVN + (FRACN / 0x1000000) / DIVM) / (DIVP1 * DIVP2)) */
 459:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllvco = ((float_t)sysclk * ((float_t)plln + ((float_t)pllfracn/(float_t)0x1000000UL))) / (fl
 460:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 461:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 462:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     /* Apply IC1 divider */
 463:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 16


 464:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     sysclk = sysclk / ic_divider;
 465:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 466:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   default:
 467:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     /* Nothing to do, should not occur */
 468:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 469:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   }
 470:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 471:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   /* Return system clock frequency (CPU frequency) */
 472:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SystemCoreClock = sysclk;
 350              		.loc 1 472 3 is_stmt 1 view .LVU159
 351              		.loc 1 472 19 is_stmt 0 view .LVU160
 352 002a 664A     		ldr	r2, .L36+8
 353 002c 1360     		str	r3, [r2]
 473:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** }
 354              		.loc 1 473 1 view .LVU161
 355 002e F0BD     		pop	{r4, r5, r6, r7, pc}
 356              	.LVL4:
 357              	.L33:
 349:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 358              		.loc 1 349 5 is_stmt 1 view .LVU162
 349:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 359              		.loc 1 349 9 is_stmt 0 view .LVU163
 360 0030 5B6C     		ldr	r3, [r3, #68]
 351:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 361              		.loc 1 351 14 view .LVU164
 362 0032 654A     		ldr	r2, .L36+12
 363 0034 13F4007F 		tst	r3, #512
 364 0038 644B     		ldr	r3, .L36+16
 365 003a 08BF     		it	eq
 366 003c 1346     		moveq	r3, r2
 367 003e F4E7     		b	.L5
 368              	.L9:
 365:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 369              		.loc 1 365 5 is_stmt 1 view .LVU165
 365:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 370              		.loc 1 365 13 is_stmt 0 view .LVU166
 371 0040 D3F8C420 		ldr	r2, [r3, #196]
 372 0044 02F04052 		and	r2, r2, #805306368
 365:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 373              		.loc 1 365 5 view .LVU167
 374 0048 B2F1805F 		cmp	r2, #268435456
 375 004c 2AD0     		beq	.L10
 376 004e B2F1005F 		cmp	r2, #536870912
 377 0052 36D0     		beq	.L11
 378 0054 002A     		cmp	r2, #0
 379 0056 43D1     		bne	.L12
 368:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
 380              		.loc 1 368 7 is_stmt 1 view .LVU168
 368:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
 381              		.loc 1 368 15 is_stmt 0 view .LVU169
 382 0058 D3F88070 		ldr	r7, [r3, #128]
 383              	.LVL5:
 369:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP;
 384              		.loc 1 369 7 is_stmt 1 view .LVU170
 371:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 385              		.loc 1 371 10 is_stmt 0 view .LVU171
 386 005c 3D01     		lsls	r5, r7, #4
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 17


 369:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP;
 387              		.loc 1 369 17 view .LVU172
 388 005e 07F0E041 		and	r1, r7, #1879048192
 389              	.LVL6:
 370:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 390              		.loc 1 370 7 is_stmt 1 view .LVU173
 371:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 391              		.loc 1 371 7 view .LVU174
 371:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 392              		.loc 1 371 10 is_stmt 0 view .LVU175
 393 0062 00F19680 		bmi	.L13
 373:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
 394              		.loc 1 373 9 is_stmt 1 view .LVU176
 395              	.LVL7:
 374:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNF
 396              		.loc 1 374 9 view .LVU177
 375:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL1CFGR3);
 397              		.loc 1 375 20 is_stmt 0 view .LVU178
 398 0066 D3F88400 		ldr	r0, [r3, #132]
 376:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV1) >>  RCC_PLL1CFGR3_PLL1PDIV1_Pos;
 399              		.loc 1 376 17 view .LVU179
 400 006a D3F88820 		ldr	r2, [r3, #136]
 401              	.LVL8:
 374:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNF
 402              		.loc 1 374 14 view .LVU180
 403 006e C7F30B24 		ubfx	r4, r7, #8, #12
 404              	.LVL9:
 375:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL1CFGR3);
 405              		.loc 1 375 9 is_stmt 1 view .LVU181
 375:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL1CFGR3);
 406              		.loc 1 375 18 is_stmt 0 view .LVU182
 407 0072 20F07F40 		bic	r0, r0, #-16777216
 408              	.LVL10:
 376:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV1) >>  RCC_PLL1CFGR3_PLL1PDIV1_Pos;
 409              		.loc 1 376 9 is_stmt 1 view .LVU183
 377:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV2) >>  RCC_PLL1CFGR3_PLL1PDIV2_Pos;
 410              		.loc 1 377 9 view .LVU184
 411              	.L35:
 421:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
 412              		.loc 1 421 9 view .LVU185
 413:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL4CFGR1_PLL4BYP;
 413              		.loc 1 413 17 is_stmt 0 view .LVU186
 414 0076 0E46     		mov	r6, r1
 428:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 415              		.loc 1 428 5 view .LVU187
 416 0078 B6F1005F 		cmp	r6, #536870912
 421:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
 417              		.loc 1 421 15 view .LVU188
 418 007c C2F3C265 		ubfx	r5, r2, #27, #3
 419              	.LVL11:
 422:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 420              		.loc 1 422 9 is_stmt 1 view .LVU189
 417:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
 421              		.loc 1 417 14 is_stmt 0 view .LVU190
 422 0080 C7F30551 		ubfx	r1, r7, #20, #6
 423              	.LVL12:
 422:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 18


 424              		.loc 1 422 15 view .LVU191
 425 0084 C2F30262 		ubfx	r2, r2, #24, #3
 426              	.LVL13:
 428:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 427              		.loc 1 428 5 is_stmt 1 view .LVU192
 428 0088 4FD0     		beq	.L25
 428:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 429              		.loc 1 428 5 is_stmt 0 view .LVU193
 430 008a 7CD8     		bhi	.L18
 431 008c 002E     		cmp	r6, #0
 432 008e 3CD0     		beq	.L19
 433 0090 0026     		movs	r6, #0
 434              	.LVL14:
 435              	.L20:
 434:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 436              		.loc 1 434 7 is_stmt 1 view .LVU194
 434:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 437              		.loc 1 434 11 is_stmt 0 view .LVU195
 438 0092 4A4B     		ldr	r3, .L36
 436:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 439              		.loc 1 436 16 view .LVU196
 440 0094 4C4F     		ldr	r7, .L36+12
 434:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 441              		.loc 1 434 11 view .LVU197
 442 0096 5B6C     		ldr	r3, [r3, #68]
 436:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       }
 443              		.loc 1 436 16 view .LVU198
 444 0098 13F4007F 		tst	r3, #512
 445 009c 4B4B     		ldr	r3, .L36+16
 446 009e 08BF     		it	eq
 447 00a0 3B46     		moveq	r3, r7
 448 00a2 38E0     		b	.L15
 449              	.LVL15:
 450              	.L10:
 382:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
 451              		.loc 1 382 7 is_stmt 1 view .LVU199
 382:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
 452              		.loc 1 382 15 is_stmt 0 view .LVU200
 453 00a4 D3F89070 		ldr	r7, [r3, #144]
 454              	.LVL16:
 383:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL2CFGR1_PLL2BYP;
 455              		.loc 1 383 7 is_stmt 1 view .LVU201
 385:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 456              		.loc 1 385 10 is_stmt 0 view .LVU202
 457 00a8 3C01     		lsls	r4, r7, #4
 383:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL2CFGR1_PLL2BYP;
 458              		.loc 1 383 17 view .LVU203
 459 00aa 07F0E041 		and	r1, r7, #1879048192
 460              	.LVL17:
 384:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 461              		.loc 1 384 7 is_stmt 1 view .LVU204
 385:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 462              		.loc 1 385 7 view .LVU205
 385:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 463              		.loc 1 385 10 is_stmt 0 view .LVU206
 464 00ae 70D4     		bmi	.L13
 387:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 19


 465              		.loc 1 387 9 is_stmt 1 view .LVU207
 466              	.LVL18:
 388:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNF
 467              		.loc 1 388 9 view .LVU208
 389:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL2CFGR3);
 468              		.loc 1 389 20 is_stmt 0 view .LVU209
 469 00b0 D3F89400 		ldr	r0, [r3, #148]
 388:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNF
 470              		.loc 1 388 14 view .LVU210
 471 00b4 C7F30B24 		ubfx	r4, r7, #8, #12
 472              	.LVL19:
 389:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL2CFGR3);
 473              		.loc 1 389 9 is_stmt 1 view .LVU211
 390:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
 474              		.loc 1 390 17 is_stmt 0 view .LVU212
 475 00b8 D3F89820 		ldr	r2, [r3, #152]
 476              	.LVL20:
 389:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL2CFGR3);
 477              		.loc 1 389 18 view .LVU213
 478 00bc 20F07F40 		bic	r0, r0, #-16777216
 479              	.LVL21:
 390:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
 480              		.loc 1 390 9 is_stmt 1 view .LVU214
 391:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV2) >>  RCC_PLL2CFGR3_PLL2PDIV2_Pos;
 481              		.loc 1 391 9 view .LVU215
 482 00c0 D9E7     		b	.L35
 483              	.LVL22:
 484              	.L11:
 397:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
 485              		.loc 1 397 7 view .LVU216
 397:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
 486              		.loc 1 397 15 is_stmt 0 view .LVU217
 487 00c2 D3F8A070 		ldr	r7, [r3, #160]
 488              	.LVL23:
 398:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL3CFGR1_PLL3BYP;
 489              		.loc 1 398 7 is_stmt 1 view .LVU218
 400:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 490              		.loc 1 400 10 is_stmt 0 view .LVU219
 491 00c6 3801     		lsls	r0, r7, #4
 398:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL3CFGR1_PLL3BYP;
 492              		.loc 1 398 17 view .LVU220
 493 00c8 07F0E041 		and	r1, r7, #1879048192
 494              	.LVL24:
 399:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 495              		.loc 1 399 7 is_stmt 1 view .LVU221
 400:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 496              		.loc 1 400 7 view .LVU222
 400:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 497              		.loc 1 400 10 is_stmt 0 view .LVU223
 498 00cc 61D4     		bmi	.L13
 402:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
 499              		.loc 1 402 9 is_stmt 1 view .LVU224
 500              	.LVL25:
 403:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNF
 501              		.loc 1 403 9 view .LVU225
 404:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL3CFGR3);
 502              		.loc 1 404 20 is_stmt 0 view .LVU226
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 20


 503 00ce D3F8A400 		ldr	r0, [r3, #164]
 403:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNF
 504              		.loc 1 403 14 view .LVU227
 505 00d2 C7F30B24 		ubfx	r4, r7, #8, #12
 506              	.LVL26:
 404:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL3CFGR3);
 507              		.loc 1 404 9 is_stmt 1 view .LVU228
 405:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
 508              		.loc 1 405 17 is_stmt 0 view .LVU229
 509 00d6 D3F8A820 		ldr	r2, [r3, #168]
 510              	.LVL27:
 404:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL3CFGR3);
 511              		.loc 1 404 18 view .LVU230
 512 00da 20F07F40 		bic	r0, r0, #-16777216
 513              	.LVL28:
 405:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
 514              		.loc 1 405 9 is_stmt 1 view .LVU231
 406:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp2 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV2) >>  RCC_PLL3CFGR3_PLL3PDIV2_Pos;
 515              		.loc 1 406 9 view .LVU232
 516 00de CAE7     		b	.L35
 517              	.LVL29:
 518              	.L12:
 412:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
 519              		.loc 1 412 7 view .LVU233
 412:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
 520              		.loc 1 412 15 is_stmt 0 view .LVU234
 521 00e0 D3F8B070 		ldr	r7, [r3, #176]
 522              	.LVL30:
 413:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL4CFGR1_PLL4BYP;
 523              		.loc 1 413 7 is_stmt 1 view .LVU235
 415:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 524              		.loc 1 415 10 is_stmt 0 view .LVU236
 525 00e4 3A01     		lsls	r2, r7, #4
 413:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       pllbypass = pllcfgr & RCC_PLL4CFGR1_PLL4BYP;
 526              		.loc 1 413 17 view .LVU237
 527 00e6 07F0E041 		and	r1, r7, #1879048192
 528              	.LVL31:
 414:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       if (pllbypass == 0U)
 529              		.loc 1 414 7 is_stmt 1 view .LVU238
 415:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 530              		.loc 1 415 7 view .LVU239
 415:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       {
 531              		.loc 1 415 10 is_stmt 0 view .LVU240
 532 00ea 52D4     		bmi	.L13
 417:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
 533              		.loc 1 417 9 is_stmt 1 view .LVU241
 534              	.LVL32:
 418:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNF
 535              		.loc 1 418 9 view .LVU242
 419:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL4CFGR3);
 536              		.loc 1 419 20 is_stmt 0 view .LVU243
 537 00ec D3F8B400 		ldr	r0, [r3, #180]
 418:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNF
 538              		.loc 1 418 14 view .LVU244
 539 00f0 C7F30B24 		ubfx	r4, r7, #8, #12
 540              	.LVL33:
 419:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL4CFGR3);
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 21


 541              		.loc 1 419 9 is_stmt 1 view .LVU245
 420:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
 542              		.loc 1 420 17 is_stmt 0 view .LVU246
 543 00f4 D3F8B820 		ldr	r2, [r3, #184]
 544              	.LVL34:
 419:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllcfgr = READ_REG(RCC->PLL4CFGR3);
 545              		.loc 1 419 18 view .LVU247
 546 00f8 20F07F40 		bic	r0, r0, #-16777216
 547              	.LVL35:
 420:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****         pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
 548              		.loc 1 420 9 is_stmt 1 view .LVU248
 549 00fc BBE7     		b	.L35
 550              	.LVL36:
 551              	.L28:
 428:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 552              		.loc 1 428 5 is_stmt 0 view .LVU249
 553 00fe 0A46     		mov	r2, r1
 554 0100 0D46     		mov	r5, r1
 555 0102 0846     		mov	r0, r1
 556 0104 0C46     		mov	r4, r1
 557 0106 4FF00066 		mov	r6, #134217728
 558              	.LVL37:
 559              	.L19:
 431:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 560              		.loc 1 431 7 is_stmt 1 view .LVU250
 431:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 561              		.loc 1 431 34 is_stmt 0 view .LVU251
 562 010a 2C4B     		ldr	r3, .L36
 563 010c 9F6C     		ldr	r7, [r3, #72]
 431:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 564              		.loc 1 431 14 view .LVU252
 565 010e 2C4B     		ldr	r3, .L36+4
 431:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 566              		.loc 1 431 66 view .LVU253
 567 0110 C7F3C117 		ubfx	r7, r7, #7, #2
 431:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 568              		.loc 1 431 14 view .LVU254
 569 0114 FB40     		lsrs	r3, r3, r7
 570              	.LVL38:
 432:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     case RCC_PLL1CFGR1_PLL1SEL_0: /* MSI selected as PLL clock source */
 571              		.loc 1 432 7 is_stmt 1 view .LVU255
 572              	.L15:
 455:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 573              		.loc 1 455 5 view .LVU256
 455:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 574              		.loc 1 455 8 is_stmt 0 view .LVU257
 575 0116 4EB1     		cbz	r6, .L17
 576              	.LVL39:
 577              	.L16:
 463:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     sysclk = sysclk / ic_divider;
 578              		.loc 1 463 5 is_stmt 1 view .LVU258
 463:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     sysclk = sysclk / ic_divider;
 579              		.loc 1 463 19 is_stmt 0 view .LVU259
 580 0118 284A     		ldr	r2, .L36
 581 011a D2F8C420 		ldr	r2, [r2, #196]
 582              	.LVL40:
 464:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 22


 583              		.loc 1 464 5 is_stmt 1 view .LVU260
 463:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     sysclk = sysclk / ic_divider;
 584              		.loc 1 463 62 is_stmt 0 view .LVU261
 585 011e C2F30742 		ubfx	r2, r2, #16, #8
 586              	.LVL41:
 463:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     sysclk = sysclk / ic_divider;
 587              		.loc 1 463 16 view .LVU262
 588 0122 0132     		adds	r2, r2, #1
 464:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     break;
 589              		.loc 1 464 12 view .LVU263
 590 0124 B3FBF2F3 		udiv	r3, r3, r2
 591              	.LVL42:
 465:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   default:
 592              		.loc 1 465 5 is_stmt 1 view .LVU264
 593 0128 7FE7     		b	.L5
 594              	.LVL43:
 595              	.L25:
 444:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 596              		.loc 1 444 14 is_stmt 0 view .LVU265
 597 012a 294B     		ldr	r3, .L36+20
 598              	.LVL44:
 599              	.L17:
 459:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 600              		.loc 1 459 7 is_stmt 1 view .LVU266
 459:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 601              		.loc 1 459 53 is_stmt 0 view .LVU267
 602 012c 07EE100A 		vmov	s14, r0	@ int
 603 0130 B8EEC76A 		vcvt.f32.s32	s12, s14
 459:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 604              		.loc 1 459 36 view .LVU268
 605 0134 07EE104A 		vmov	s14, r4	@ int
 459:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 606              		.loc 1 459 17 view .LVU269
 607 0138 07EE903A 		vmov	s15, r3	@ int
 459:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 608              		.loc 1 459 50 view .LVU270
 609 013c DFED256A 		vldr.32	s13, .L36+24
 459:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 610              		.loc 1 459 36 view .LVU271
 611 0140 B8EEC77A 		vcvt.f32.s32	s14, s14
 459:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 612              		.loc 1 459 17 view .LVU272
 613 0144 F8EEE77A 		vcvt.f32.s32	s15, s15
 459:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 614              		.loc 1 459 50 view .LVU273
 615 0148 A6EE267A 		vfma.f32	s14, s12, s13
 616              	.LVL45:
 460:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 617              		.loc 1 460 7 is_stmt 1 view .LVU274
 459:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 618              		.loc 1 459 33 is_stmt 0 view .LVU275
 619 014c 67EE877A 		vmul.f32	s15, s15, s14
 620              	.LVL46:
 459:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 621              		.loc 1 459 97 view .LVU276
 622 0150 07EE101A 		vmov	s14, r1	@ int
 623              	.LVL47:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 23


 459:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 624              		.loc 1 459 97 view .LVU277
 625 0154 B8EEC77A 		vcvt.f32.s32	s14, s14
 459:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
 626              		.loc 1 459 14 view .LVU278
 627 0158 C7EE876A 		vdiv.f32	s13, s15, s14
 628              	.LVL48:
 460:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 629              		.loc 1 460 46 view .LVU279
 630 015c 07EE905A 		vmov	s15, r5	@ int
 631 0160 B8EEE77A 		vcvt.f32.s32	s14, s15
 460:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 632              		.loc 1 460 65 view .LVU280
 633 0164 07EE902A 		vmov	s15, r2	@ int
 634 0168 F8EEE77A 		vcvt.f32.s32	s15, s15
 460:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 635              		.loc 1 460 62 view .LVU281
 636 016c 27EE277A 		vmul.f32	s14, s14, s15
 460:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 637              		.loc 1 460 27 view .LVU282
 638 0170 C6EE877A 		vdiv.f32	s15, s13, s14
 460:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 639              		.loc 1 460 14 view .LVU283
 640 0174 FCEEE77A 		vcvt.u32.f32	s15, s15
 641 0178 17EE903A 		vmov	r3, s15	@ int
 642              	.LVL49:
 460:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     }
 643              		.loc 1 460 14 view .LVU284
 644 017c CCE7     		b	.L16
 645              	.LVL50:
 646              	.L27:
 444:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 647              		.loc 1 444 14 view .LVU285
 648 017e 144B     		ldr	r3, .L36+20
 649 0180 CAE7     		b	.L16
 650              	.LVL51:
 651              	.L22:
 342:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   {
 652              		.loc 1 342 3 view .LVU286
 653 0182 134B     		ldr	r3, .L36+20
 654 0184 51E7     		b	.L5
 655              	.LVL52:
 656              	.L18:
 447:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 657              		.loc 1 447 14 view .LVU287
 658 0186 B6F1405F 		cmp	r6, #805306368
 659 018a 134B     		ldr	r3, .L36+28
 660 018c 18BF     		it	ne
 661 018e 0023     		movne	r3, #0
 662 0190 CCE7     		b	.L17
 663              	.LVL53:
 664              	.L13:
 428:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 665              		.loc 1 428 5 is_stmt 1 view .LVU288
 666 0192 B1F1005F 		cmp	r1, #536870912
 667 0196 F2D0     		beq	.L27
 428:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 24


 668              		.loc 1 428 5 is_stmt 0 view .LVU289
 669 0198 09D8     		bhi	.L21
 670 019a 0029     		cmp	r1, #0
 671 019c AFD0     		beq	.L28
 672 019e 0022     		movs	r2, #0
 673 01a0 4FF00066 		mov	r6, #134217728
 674 01a4 1546     		mov	r5, r2
 675 01a6 1046     		mov	r0, r2
 676 01a8 1446     		mov	r4, r2
 677 01aa 1146     		mov	r1, r2
 678              	.LVL54:
 428:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****     {
 679              		.loc 1 428 5 view .LVU290
 680 01ac 71E7     		b	.L20
 681              	.LVL55:
 682              	.L21:
 447:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****       break;
 683              		.loc 1 447 14 view .LVU291
 684 01ae B1F1405F 		cmp	r1, #805306368
 685 01b2 094B     		ldr	r3, .L36+28
 686 01b4 18BF     		it	ne
 687 01b6 0023     		movne	r3, #0
 688 01b8 AEE7     		b	.L16
 689              	.L37:
 690 01ba 00BF     		.align	2
 691              	.L36:
 692 01bc 00800256 		.word	1443004416
 693 01c0 0090D003 		.word	64000000
 694 01c4 00000000 		.word	SystemCoreClock
 695 01c8 00093D00 		.word	4000000
 696 01cc 0024F400 		.word	16000000
 697 01d0 006CDC02 		.word	48000000
 698 01d4 00008033 		.word	864026624
 699 01d8 0080BB00 		.word	12288000
 700              		.cfi_endproc
 701              	.LFE257:
 703              		.section	.text.SECURE_SystemCoreClockUpdate,"ax",%progbits
 704              		.align	1
 705              		.global	SECURE_SystemCoreClockUpdate
 706              		.global	__acle_se_SECURE_SystemCoreClockUpdate
 707              		.syntax unified
 708              		.thumb
 709              		.thumb_func
 711              		.syntax unified
 712              		.thumb
 713              		.thumb_func
 715              	SECURE_SystemCoreClockUpdate:
 716              	__acle_se_SECURE_SystemCoreClockUpdate:
 717              	.LFB258:
 474:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 475:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** /**
 476:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @brief  Secure Non-Secure-Callable function to return the current
 477:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         SystemCoreClock value after SystemCoreClock update.
 478:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         The SystemCoreClock variable contains the CPU core clock, it can
 479:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         be used by the user application to setup the SysTick timer or configure
 480:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   *         other parameters.
 481:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   * @retval SystemCoreClock value
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 25


 482:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   */
 483:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
 484:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** {
 718              		.loc 1 484 1 is_stmt 1 view -0
 719              		.cfi_startproc
 720              		@ Non-secure entry function: called from non-secure code.
 721              		@ args = 0, pretend = 0, frame = 0
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 723 0000 6DED81CF 		vstr	FPCXTNS, [sp, #-4]!
 724              		.cfi_def_cfa_offset 4
 485:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SystemCoreClockUpdate();
 725              		.loc 1 485 3 view .LVU293
 484:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   SystemCoreClockUpdate();
 726              		.loc 1 484 1 is_stmt 0 view .LVU294
 727 0004 00B5     		push	{lr}
 728              		.cfi_def_cfa_offset 8
 729              		.cfi_offset 14, -8
 730              		.loc 1 485 3 view .LVU295
 731 0006 FFF7FEFF 		bl	SystemCoreClockUpdate
 732              	.LVL56:
 486:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** 
 487:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c ****   return SystemCoreClock;
 733              		.loc 1 487 3 is_stmt 1 view .LVU296
 488:STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Source/Templates/system_stm32n6xx_fsbl.c **** }
 734              		.loc 1 488 1 is_stmt 0 view .LVU297
 735 000a 054B     		ldr	r3, .L39
 736 000c 5DF804EB 		ldr	lr, [sp], #4
 737              		.cfi_restore 14
 738              		.cfi_def_cfa_offset 4
 739 0010 1868     		ldr	r0, [r3]
 740 0012 9FEC100A 		vscclrm	{s0-s15, VPR}
 741 0016 9FE80E90 		clrm	{r1, r2, r3, ip, APSR}
 742 001a FDEC81CF 		vldr	FPCXTNS, [sp], #4
 743              		.cfi_def_cfa_offset 0
 744 001e 7447     		bxns	lr
 745              	.L40:
 746              		.align	2
 747              	.L39:
 748 0020 00000000 		.word	SystemCoreClock
 749              		.cfi_endproc
 750              	.LFE258:
 752              		.global	SystemCoreClock
 753              		.section	.data.SystemCoreClock,"aw"
 754              		.align	2
 757              	SystemCoreClock:
 758 0000 0090D003 		.word	64000000
 759              		.text
 760              	.Letext0:
 761              		.file 2 "C:\\ST\\STM32CubeIDE_1.18.1\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 762              		.file 3 "C:\\ST\\STM32CubeIDE_1.18.1\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 763              		.file 4 "STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h"
 764              		.file 5 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 765              		.file 6 "C:\\ST\\STM32CubeIDE_1.18.1\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 766              		.file 7 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/system_stm32n6xx.h"
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s 			page 26


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32n6xx_fsbl.c
C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s:26     .text.SystemInit:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s:32     .text.SystemInit:00000000 SystemInit
C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s:278    .text.SystemInit:0000013c $d
C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s:288    .text.SystemCoreClockUpdate:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s:294    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s:692    .text.SystemCoreClockUpdate:000001bc $d
C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s:757    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s:704    .text.SECURE_SystemCoreClockUpdate:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s:715    .text.SECURE_SystemCoreClockUpdate:00000000 SECURE_SystemCoreClockUpdate
C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s:716    .text.SECURE_SystemCoreClockUpdate:00000000 __acle_se_SECURE_SystemCoreClockUpdate
C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s:748    .text.SECURE_SystemCoreClockUpdate:00000020 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccMt0FvA.s:754    .data.SystemCoreClock:00000000 $d
                           .group:00000000 wm4.0.c530a555507323ed657a04d5a22acbf4
                           .group:00000000 wm4.stm32n6xx.h.34.c523a1ffdf274a69e8802892c6776332
                           .group:00000000 wm4.stm32n657xx.h.26.acd272cb67318cc1a4791ce2f0720ca6
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.e0c9f337c65cb9f22ed5f23d082bc78b
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.30.d128735bf87720f7436b74fefeb5043c
                           .group:00000000 wm4.core_cm55.h.67.25006a3ce7048d64bcddd2996d5fac93
                           .group:00000000 wm4.arm_acle.h.28.ce8f475a5cc50333e54ae4adeb8c0298
                           .group:00000000 wm4.cmsis_gcc.h.39.eba7438bc45fd1a6e6376b63ffe44436
                           .group:00000000 wm4.cmsis_gcc_m.h.24.e590ec51aeda3a1242400351d73f5dce
                           .group:00000000 wm4.core_cm55.h.213.0528f46a674315ef8d35c4477e230358
                           .group:00000000 wm4.armv8m_mpu.h.24.bf28cc25bee30a7ff9d2f7a44a5e2230
                           .group:00000000 wm4.armv8m_pmu.h.24.6ded195d2625055391fd378c0e1d2519
                           .group:00000000 wm4.core_cm55.h.4477.396e822ef855bcfb932819ad48de1c4c
                           .group:00000000 wm4.armv7m_cachel1.h.24.936dd92d6e204a8d0b17d5e4ea4a356e
                           .group:00000000 wm4.stm32n657xx.h.575.78d331c417ec710388ced647138f735f
                           .group:00000000 wm4.stm32n6xx.h.116.b4247d9785590e7c5ec9234ffb2153bf
                           .group:00000000 wm4.newlib.h.7.a37ffbe9e5aff74303f4e60b1cc1c01b
                           .group:00000000 wm4.ieeefp.h.77.bd5feb87d9990dd328793ced294f6a87
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.math.h.13.47cfc34cae8a1153323939c4d32cf7c2

UNDEFINED SYMBOLS
g_pfnVectors
