<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › cpufreq › exynos4x12-cpufreq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>exynos4x12-cpufreq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2010-2012 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * EXYNOS4X12 - CPU frequency scaling support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/cpufreq.h&gt;</span>

<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>
<span class="cp">#include &lt;mach/cpufreq.h&gt;</span>

<span class="cp">#define CPUFREQ_LEVEL_END	(L13 + 1)</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">max_support_idx</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">min_support_idx</span> <span class="o">=</span> <span class="p">(</span><span class="n">CPUFREQ_LEVEL_END</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">cpu_clk</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">moutcore</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">mout_mpll</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">mout_apll</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">cpufreq_clkdiv</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">index</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">clkdiv</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">clkdiv1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">exynos4x12_volt_table</span><span class="p">[</span><span class="n">CPUFREQ_LEVEL_END</span><span class="p">];</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cpufreq_frequency_table</span> <span class="n">exynos4x12_freq_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="n">L0</span><span class="p">,</span> <span class="mi">1500</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L1</span><span class="p">,</span> <span class="mi">1400</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L2</span><span class="p">,</span> <span class="mi">1300</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L3</span><span class="p">,</span> <span class="mi">1200</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4</span><span class="p">,</span> <span class="mi">1100</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L5</span><span class="p">,</span> <span class="mi">1000</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L6</span><span class="p">,</span>  <span class="mi">900</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L7</span><span class="p">,</span>  <span class="mi">800</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L8</span><span class="p">,</span>  <span class="mi">700</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L9</span><span class="p">,</span>  <span class="mi">600</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L10</span><span class="p">,</span> <span class="mi">500</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L11</span><span class="p">,</span> <span class="mi">400</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L12</span><span class="p">,</span> <span class="mi">300</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L13</span><span class="p">,</span> <span class="mi">200</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="n">CPUFREQ_TABLE_END</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cpufreq_clkdiv</span> <span class="n">exynos4x12_clkdiv_table</span><span class="p">[</span><span class="n">CPUFREQ_LEVEL_END</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clkdiv_cpu0_4212</span><span class="p">[</span><span class="n">CPUFREQ_LEVEL_END</span><span class="p">][</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Clock divider value for following</span>
<span class="cm">	 * { DIVCORE, DIVCOREM0, DIVCOREM1, DIVPERIPH,</span>
<span class="cm">	 *		DIVATB, DIVPCLK_DBG, DIVAPLL, DIVCORE2 }</span>
<span class="cm">	 */</span>
	<span class="cm">/* ARM L0: 1500 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L1: 1400 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L2: 1300 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L3: 1200 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L4: 1100 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L5: 1000 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L6: 900 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L7: 800 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L8: 700 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L9: 600 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L10: 500 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L11: 400 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L12: 300 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L13: 200 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clkdiv_cpu0_4412</span><span class="p">[</span><span class="n">CPUFREQ_LEVEL_END</span><span class="p">][</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Clock divider value for following</span>
<span class="cm">	 * { DIVCORE, DIVCOREM0, DIVCOREM1, DIVPERIPH,</span>
<span class="cm">	 *		DIVATB, DIVPCLK_DBG, DIVAPLL, DIVCORE2 }</span>
<span class="cm">	 */</span>
	<span class="cm">/* ARM L0: 1500 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L1: 1400 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L2: 1300 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L3: 1200 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L4: 1100 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L5: 1000 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L6: 900 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L7: 800 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L8: 700 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L9: 600 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L10: 500 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L11: 400 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L12: 300 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L13: 200 MHz */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clkdiv_cpu1_4212</span><span class="p">[</span><span class="n">CPUFREQ_LEVEL_END</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Clock divider value for following</span>
<span class="cm">	 * { DIVCOPY, DIVHPM }</span>
<span class="cm">	 */</span>
	<span class="cm">/* ARM L0: 1500 MHz */</span>
	<span class="p">{</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L1: 1400 MHz */</span>
	<span class="p">{</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L2: 1300 MHz */</span>
	<span class="p">{</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L3: 1200 MHz */</span>
	<span class="p">{</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L4: 1100 MHz */</span>
	<span class="p">{</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L5: 1000 MHz */</span>
	<span class="p">{</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L6: 900 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L7: 800 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L8: 700 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L9: 600 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L10: 500 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L11: 400 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L12: 300 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="cm">/* ARM L13: 200 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clkdiv_cpu1_4412</span><span class="p">[</span><span class="n">CPUFREQ_LEVEL_END</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Clock divider value for following</span>
<span class="cm">	 * { DIVCOPY, DIVHPM, DIVCORES }</span>
<span class="cm">	 */</span>
	<span class="cm">/* ARM L0: 1500 MHz */</span>
	<span class="p">{</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">7</span> <span class="p">},</span>

	<span class="cm">/* ARM L1: 1400 MHz */</span>
	<span class="p">{</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span> <span class="p">},</span>

	<span class="cm">/* ARM L2: 1300 MHz */</span>
	<span class="p">{</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span> <span class="p">},</span>

	<span class="cm">/* ARM L3: 1200 MHz */</span>
	<span class="p">{</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">5</span> <span class="p">},</span>

	<span class="cm">/* ARM L4: 1100 MHz */</span>
	<span class="p">{</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">5</span> <span class="p">},</span>

	<span class="cm">/* ARM L5: 1000 MHz */</span>
	<span class="p">{</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">4</span> <span class="p">},</span>

	<span class="cm">/* ARM L6: 900 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">4</span> <span class="p">},</span>

	<span class="cm">/* ARM L7: 800 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span> <span class="p">},</span>

	<span class="cm">/* ARM L8: 700 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span> <span class="p">},</span>

	<span class="cm">/* ARM L9: 600 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span> <span class="p">},</span>

	<span class="cm">/* ARM L10: 500 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span> <span class="p">},</span>

	<span class="cm">/* ARM L11: 400 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span> <span class="p">},</span>

	<span class="cm">/* ARM L12: 300 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span> <span class="p">},</span>

	<span class="cm">/* ARM L13: 200 MHz */</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">exynos4x12_apll_pms_table</span><span class="p">[</span><span class="n">CPUFREQ_LEVEL_END</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* APLL FOUT L0: 1500 MHz */</span>
	<span class="p">((</span><span class="mi">250</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x0</span><span class="p">)),</span>

	<span class="cm">/* APLL FOUT L1: 1400 MHz */</span>
	<span class="p">((</span><span class="mi">175</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x0</span><span class="p">)),</span>

	<span class="cm">/* APLL FOUT L2: 1300 MHz */</span>
	<span class="p">((</span><span class="mi">325</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x0</span><span class="p">)),</span>

	<span class="cm">/* APLL FOUT L3: 1200 MHz */</span>
	<span class="p">((</span><span class="mi">200</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x0</span><span class="p">)),</span>

	<span class="cm">/* APLL FOUT L4: 1100 MHz */</span>
	<span class="p">((</span><span class="mi">275</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x0</span><span class="p">)),</span>

	<span class="cm">/* APLL FOUT L5: 1000 MHz */</span>
	<span class="p">((</span><span class="mi">125</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x0</span><span class="p">)),</span>

	<span class="cm">/* APLL FOUT L6: 900 MHz */</span>
	<span class="p">((</span><span class="mi">150</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x0</span><span class="p">)),</span>

	<span class="cm">/* APLL FOUT L7: 800 MHz */</span>
	<span class="p">((</span><span class="mi">100</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x0</span><span class="p">)),</span>

	<span class="cm">/* APLL FOUT L8: 700 MHz */</span>
	<span class="p">((</span><span class="mi">175</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x1</span><span class="p">)),</span>

	<span class="cm">/* APLL FOUT L9: 600 MHz */</span>
	<span class="p">((</span><span class="mi">200</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x1</span><span class="p">)),</span>

	<span class="cm">/* APLL FOUT L10: 500 MHz */</span>
	<span class="p">((</span><span class="mi">125</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x1</span><span class="p">)),</span>

	<span class="cm">/* APLL FOUT L11 400 MHz */</span>
	<span class="p">((</span><span class="mi">100</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x1</span><span class="p">)),</span>

	<span class="cm">/* APLL FOUT L12: 300 MHz */</span>
	<span class="p">((</span><span class="mi">200</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x2</span><span class="p">)),</span>

	<span class="cm">/* APLL FOUT L13: 200 MHz */</span>
	<span class="p">((</span><span class="mi">100</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x2</span><span class="p">)),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">asv_voltage_4x12</span><span class="p">[</span><span class="n">CPUFREQ_LEVEL_END</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">1350000</span><span class="p">,</span> <span class="mi">1287500</span><span class="p">,</span> <span class="mi">1250000</span><span class="p">,</span> <span class="mi">1187500</span><span class="p">,</span> <span class="mi">1137500</span><span class="p">,</span> <span class="mi">1087500</span><span class="p">,</span> <span class="mi">1037500</span><span class="p">,</span>
	<span class="mi">1000000</span><span class="p">,</span>  <span class="mi">987500</span><span class="p">,</span>  <span class="mi">975000</span><span class="p">,</span>  <span class="mi">950000</span><span class="p">,</span>  <span class="mi">925000</span><span class="p">,</span>  <span class="mi">900000</span><span class="p">,</span>  <span class="mi">900000</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4x12_set_clkdiv</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">div_index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stat_cpu1</span><span class="p">;</span>

	<span class="cm">/* Change Divider - CPU0 */</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">exynos4x12_clkdiv_table</span><span class="p">[</span><span class="n">div_index</span><span class="p">].</span><span class="n">clkdiv</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">EXYNOS4_CLKDIV_CPU</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_STATCPU</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x11111111</span><span class="p">)</span>
		<span class="n">cpu_relax</span><span class="p">();</span>

	<span class="cm">/* Change Divider - CPU1 */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">exynos4x12_clkdiv_table</span><span class="p">[</span><span class="n">div_index</span><span class="p">].</span><span class="n">clkdiv1</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">EXYNOS4_CLKDIV_CPU1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4212</span><span class="p">())</span>
		<span class="n">stat_cpu1</span> <span class="o">=</span> <span class="mh">0x11</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">stat_cpu1</span> <span class="o">=</span> <span class="mh">0x111</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_STATCPU1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">stat_cpu1</span><span class="p">)</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4x12_set_apll</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">pdiv</span><span class="p">;</span>

	<span class="cm">/* 1. MUX_CORE_SEL = MPLL, ARMCLK uses MPLL for lock time */</span>
	<span class="n">clk_set_parent</span><span class="p">(</span><span class="n">moutcore</span><span class="p">,</span> <span class="n">mout_mpll</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_CLKMUX_STATCPU</span><span class="p">)</span>
			<span class="o">&gt;&gt;</span> <span class="n">EXYNOS4_CLKSRC_CPU_MUXCORE_SHIFT</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="mh">0x7</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">!=</span> <span class="mh">0x2</span><span class="p">);</span>

	<span class="cm">/* 2. Set APLL Lock time */</span>
	<span class="n">pdiv</span> <span class="o">=</span> <span class="p">((</span><span class="n">exynos4x12_apll_pms_table</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">((</span><span class="n">pdiv</span> <span class="o">*</span> <span class="mi">250</span><span class="p">),</span> <span class="n">EXYNOS4_APLL_LOCK</span><span class="p">);</span>

	<span class="cm">/* 3. Change PLL PMS values */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_APLL_CON0</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="mh">0x3ff</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x3f</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">exynos4x12_apll_pms_table</span><span class="p">[</span><span class="n">index</span><span class="p">];</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">EXYNOS4_APLL_CON0</span><span class="p">);</span>

	<span class="cm">/* 4. wait_lock_time */</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_APLL_CON0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_APLLCON0_LOCKED_SHIFT</span><span class="p">)));</span>

	<span class="cm">/* 5. MUX_CORE_SEL = APLL */</span>
	<span class="n">clk_set_parent</span><span class="p">(</span><span class="n">moutcore</span><span class="p">,</span> <span class="n">mout_apll</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_CLKMUX_STATCPU</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="n">EXYNOS4_CLKMUX_STATCPU_MUXCORE_MASK</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">!=</span> <span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKSRC_CPU_MUXCORE_SHIFT</span><span class="p">));</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">exynos4x12_pms_change</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">old_index</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">new_index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">old_pm</span> <span class="o">=</span> <span class="n">exynos4x12_apll_pms_table</span><span class="p">[</span><span class="n">old_index</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">new_pm</span> <span class="o">=</span> <span class="n">exynos4x12_apll_pms_table</span><span class="p">[</span><span class="n">new_index</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">old_pm</span> <span class="o">==</span> <span class="n">new_pm</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4x12_set_frequency</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">old_index</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">new_index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">old_index</span> <span class="o">&gt;</span> <span class="n">new_index</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">exynos4x12_pms_change</span><span class="p">(</span><span class="n">old_index</span><span class="p">,</span> <span class="n">new_index</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* 1. Change the system clock divider values */</span>
			<span class="n">exynos4x12_set_clkdiv</span><span class="p">(</span><span class="n">new_index</span><span class="p">);</span>
			<span class="cm">/* 2. Change just s value in apll m,p,s value */</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_APLL_CON0</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">exynos4x12_apll_pms_table</span><span class="p">[</span><span class="n">new_index</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">);</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">EXYNOS4_APLL_CON0</span><span class="p">);</span>

		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* Clock Configuration Procedure */</span>
			<span class="cm">/* 1. Change the system clock divider values */</span>
			<span class="n">exynos4x12_set_clkdiv</span><span class="p">(</span><span class="n">new_index</span><span class="p">);</span>
			<span class="cm">/* 2. Change the apll m,p,s value */</span>
			<span class="n">exynos4x12_set_apll</span><span class="p">(</span><span class="n">new_index</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">old_index</span> <span class="o">&lt;</span> <span class="n">new_index</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">exynos4x12_pms_change</span><span class="p">(</span><span class="n">old_index</span><span class="p">,</span> <span class="n">new_index</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* 1. Change just s value in apll m,p,s value */</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_APLL_CON0</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">exynos4x12_apll_pms_table</span><span class="p">[</span><span class="n">new_index</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">);</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">EXYNOS4_APLL_CON0</span><span class="p">);</span>
			<span class="cm">/* 2. Change the system clock divider values */</span>
			<span class="n">exynos4x12_set_clkdiv</span><span class="p">(</span><span class="n">new_index</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* Clock Configuration Procedure */</span>
			<span class="cm">/* 1. Change the apll m,p,s value */</span>
			<span class="n">exynos4x12_set_apll</span><span class="p">(</span><span class="n">new_index</span><span class="p">);</span>
			<span class="cm">/* 2. Change the system clock divider values */</span>
			<span class="n">exynos4x12_set_clkdiv</span><span class="p">(</span><span class="n">new_index</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">set_volt_table</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">max_support_idx</span> <span class="o">=</span> <span class="n">L1</span><span class="p">;</span>

	<span class="cm">/* Not supported */</span>
	<span class="n">exynos4x12_freq_table</span><span class="p">[</span><span class="n">L0</span><span class="p">].</span><span class="n">frequency</span> <span class="o">=</span> <span class="n">CPUFREQ_ENTRY_INVALID</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">CPUFREQ_LEVEL_END</span> <span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">exynos4x12_volt_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">asv_voltage_4x12</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos4x12_cpufreq_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dvfs_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">;</span>

	<span class="n">set_volt_table</span><span class="p">();</span>

	<span class="n">cpu_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;armclk&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">cpu_clk</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">cpu_clk</span><span class="p">);</span>

	<span class="n">moutcore</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;moutcore&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">moutcore</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">err_moutcore</span><span class="p">;</span>

	<span class="n">mout_mpll</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mout_mpll&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">mout_mpll</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">err_mout_mpll</span><span class="p">;</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">mout_mpll</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="n">mout_apll</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mout_apll&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">mout_apll</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">err_mout_apll</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">L0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span>  <span class="n">CPUFREQ_LEVEL_END</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

		<span class="n">exynos4x12_clkdiv_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">index</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_CPU</span><span class="p">);</span>

		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_CPU0_CORE_MASK</span> <span class="o">|</span>
			<span class="n">EXYNOS4_CLKDIV_CPU0_COREM0_MASK</span> <span class="o">|</span>
			<span class="n">EXYNOS4_CLKDIV_CPU0_COREM1_MASK</span> <span class="o">|</span>
			<span class="n">EXYNOS4_CLKDIV_CPU0_PERIPH_MASK</span> <span class="o">|</span>
			<span class="n">EXYNOS4_CLKDIV_CPU0_ATB_MASK</span> <span class="o">|</span>
			<span class="n">EXYNOS4_CLKDIV_CPU0_PCLKDBG_MASK</span> <span class="o">|</span>
			<span class="n">EXYNOS4_CLKDIV_CPU0_APLL_MASK</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4212</span><span class="p">())</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="n">clkdiv_cpu0_4212</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_CORE_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu0_4212</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_COREM0_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu0_4212</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_COREM1_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu0_4212</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_PERIPH_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu0_4212</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">4</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_ATB_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu0_4212</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_PCLKDBG_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu0_4212</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">6</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_APLL_SHIFT</span><span class="p">));</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EXYNOS4_CLKDIV_CPU0_CORE2_MASK</span><span class="p">;</span>

			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="n">clkdiv_cpu0_4412</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_CORE_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu0_4412</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_COREM0_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu0_4412</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_COREM1_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu0_4412</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_PERIPH_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu0_4412</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">4</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_ATB_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu0_4412</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_PCLKDBG_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu0_4412</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">6</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_APLL_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu0_4412</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU0_CORE2_SHIFT</span><span class="p">));</span>
		<span class="p">}</span>

		<span class="n">exynos4x12_clkdiv_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">clkdiv</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>

		<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_CPU1</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4212</span><span class="p">())</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_CPU1_COPY_MASK</span> <span class="o">|</span>
				<span class="n">EXYNOS4_CLKDIV_CPU1_HPM_MASK</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="n">clkdiv_cpu1_4212</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU1_COPY_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu1_4212</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU1_HPM_SHIFT</span><span class="p">));</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_CPU1_COPY_MASK</span> <span class="o">|</span>
				<span class="n">EXYNOS4_CLKDIV_CPU1_HPM_MASK</span> <span class="o">|</span>
				<span class="n">EXYNOS4_CLKDIV_CPU1_CORES_MASK</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="n">clkdiv_cpu1_4412</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU1_COPY_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu1_4412</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU1_HPM_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">clkdiv_cpu1_4412</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">EXYNOS4_CLKDIV_CPU1_CORES_SHIFT</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="n">exynos4x12_clkdiv_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">clkdiv1</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_freq_khz</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">pm_lock_idx</span> <span class="o">=</span> <span class="n">L5</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">pll_safe_idx</span> <span class="o">=</span> <span class="n">L7</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">max_support_idx</span> <span class="o">=</span> <span class="n">max_support_idx</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">min_support_idx</span> <span class="o">=</span> <span class="n">min_support_idx</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">cpu_clk</span> <span class="o">=</span> <span class="n">cpu_clk</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">volt_table</span> <span class="o">=</span> <span class="n">exynos4x12_volt_table</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">freq_table</span> <span class="o">=</span> <span class="n">exynos4x12_freq_table</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">set_freq</span> <span class="o">=</span> <span class="n">exynos4x12_set_frequency</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">need_apll_change</span> <span class="o">=</span> <span class="n">exynos4x12_pms_change</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_mout_apll:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">mout_mpll</span><span class="p">);</span>
<span class="nl">err_mout_mpll:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">moutcore</span><span class="p">);</span>
<span class="nl">err_moutcore:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">cpu_clk</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: failed initialization</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">exynos4x12_cpufreq_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
