/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  reg [22:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[114] & in_data[188]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_1_2z = ~(in_data[129] | celloutsig_1_1z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[1] | celloutsig_0_0z[3]);
  assign celloutsig_1_3z = ~(in_data[129] | celloutsig_1_2z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_0z);
  assign celloutsig_1_15z = ~(celloutsig_1_6z[0] | in_data[101]);
  assign celloutsig_1_17z = ~(celloutsig_1_6z[5] | celloutsig_1_1z);
  assign celloutsig_0_7z = ~celloutsig_0_6z[0];
  assign celloutsig_1_8z = ~((celloutsig_1_2z | celloutsig_1_0z) & in_data[151]);
  assign celloutsig_1_9z = ~(celloutsig_1_5z ^ celloutsig_1_8z);
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_4z } & { celloutsig_1_14z[7:3], celloutsig_1_14z[4], celloutsig_1_14z[1:0], celloutsig_1_0z };
  assign celloutsig_0_4z = in_data[14:2] == in_data[69:57];
  assign celloutsig_1_5z = ! { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_2z = ! { in_data[39], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_13z = ! { in_data[98:97], celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_16z = ! { celloutsig_1_11z[4:1], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_11z[4:2], celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_8z } % { 1'h1, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_10z[3:2], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_8z = celloutsig_0_5z[13] ? { celloutsig_0_0z[3:1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z } : { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_6z = celloutsig_1_4z ? in_data[142:131] : { in_data[130:123], 1'h0, celloutsig_1_2z, 1'h0, celloutsig_1_1z };
  assign celloutsig_1_10z[3:2] = in_data[171] ? { celloutsig_1_1z, celloutsig_1_5z } : { celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_11z = - { celloutsig_1_6z[9:8], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_0z[3:2], celloutsig_0_1z } << { celloutsig_0_2z, celloutsig_0_0z[1], celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z } << celloutsig_0_6z;
  assign celloutsig_0_0z = in_data[73:69] >> in_data[61:57];
  always_latch
    if (clkin_data[0]) celloutsig_0_5z = 23'h000000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_5z = in_data[62:40];
  assign { celloutsig_1_14z[0], celloutsig_1_14z[1], celloutsig_1_14z[3], celloutsig_1_14z[4], celloutsig_1_14z[7:5] } = ~ { celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z, in_data[182:180] };
  assign { celloutsig_1_10z[4], celloutsig_1_10z[1:0] } = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_14z[2] = celloutsig_1_14z[4];
  assign { out_data[136:128], out_data[104:96], out_data[38:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
