<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALTERNATIVE_MULT_POW.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MAIN_BLOCK.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MAIN_BLOCK.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MAIN_BLOCK.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="control_block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="control_block.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_block_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="main_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoria.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="memoria.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="memoria.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mult_block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mult_block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mult_block.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mult_block_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mult_block_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="power_block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="power_block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="power_block.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="power_block_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1530497896" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1530497896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530644289" xil_pn:in_ck="-7937260635136580185" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1530644289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MAIN_BLOCK.vhd"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="commutator.vhd"/>
      <outfile xil_pn:name="comparator_zero.vhd"/>
      <outfile xil_pn:name="control_block.vhd"/>
      <outfile xil_pn:name="logic_or.vhd"/>
      <outfile xil_pn:name="main_tb.vhd"/>
      <outfile xil_pn:name="memoria.vhd"/>
      <outfile xil_pn:name="memoria_tb.vhd"/>
      <outfile xil_pn:name="mult_block.vhd"/>
      <outfile xil_pn:name="mult_block_tb.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="power_block.vhd"/>
      <outfile xil_pn:name="reg_tb.vhd"/>
      <outfile xil_pn:name="register.vhd"/>
      <outfile xil_pn:name="special_block.vhd"/>
      <outfile xil_pn:name="subtractor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1530501457" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8384888662586416912" xil_pn:start_ts="1530501457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530501457" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8323142263113914062" xil_pn:start_ts="1530501457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530497896" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7232413263929994776" xil_pn:start_ts="1530497896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530644293" xil_pn:in_ck="-7937260635136580185" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1530644293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MAIN_BLOCK.vhd"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="commutator.vhd"/>
      <outfile xil_pn:name="comparator_zero.vhd"/>
      <outfile xil_pn:name="control_block.vhd"/>
      <outfile xil_pn:name="logic_or.vhd"/>
      <outfile xil_pn:name="main_tb.vhd"/>
      <outfile xil_pn:name="memoria.vhd"/>
      <outfile xil_pn:name="memoria_tb.vhd"/>
      <outfile xil_pn:name="mult_block.vhd"/>
      <outfile xil_pn:name="mult_block_tb.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="power_block.vhd"/>
      <outfile xil_pn:name="reg_tb.vhd"/>
      <outfile xil_pn:name="register.vhd"/>
      <outfile xil_pn:name="special_block.vhd"/>
      <outfile xil_pn:name="subtractor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1530644297" xil_pn:in_ck="-7937260635136580185" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2754677432619260688" xil_pn:start_ts="1530644293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="main_tb_beh.prj"/>
      <outfile xil_pn:name="main_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1530644297" xil_pn:in_ck="-1855867565771224961" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1520312885980676625" xil_pn:start_ts="1530644297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="main_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
