# compile vhdl design source files
vhdl xil_defaultlib  "../../../LAB4_2_2.srcs/sources_1/new/lab4_2_2.vhd"
vhdl xil_defaultlib  "../../../LAB4_2_2.srcs/sim_1/new/lab4_2_2_tb.vhd"

# Do not sort compile order
nosort
