SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily zynq
SET_PREFERENCE device xc7z020
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package clg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory /afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipcore_dir/
SET_PREFERENCE workingdirectory /afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory /afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory /afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name engen_add
SET_PARAMETER Implementation Fabric
SET_PARAMETER A_Type Unsigned
SET_PARAMETER B_Type Unsigned
SET_PARAMETER A_Width 18
SET_PARAMETER B_Width 18
SET_PARAMETER Add_Mode Add
SET_PARAMETER Out_Width 18
SET_PARAMETER Latency_Configuration Automatic
SET_PARAMETER Latency 2
SET_PARAMETER B_Constant false
SET_PARAMETER B_Value 000000000000000000
SET_PARAMETER CE false
SET_PARAMETER C_In false
SET_PARAMETER C_Out false
SET_PARAMETER Borrow_Sense Active_Low
SET_PARAMETER SCLR false
SET_PARAMETER SSET false
SET_PARAMETER SINIT false
SET_PARAMETER SINIT_Value 0
SET_PARAMETER Bypass false
SET_PARAMETER Bypass_Sense Active_High
SET_PARAMETER Sync_Ctrl_Priority Reset_Overrides_Set
SET_PARAMETER Sync_CE_Priority Sync_Overrides_CE
SET_PARAMETER Bypass_CE_Priority CE_Overrides_Bypass
SET_PARAMETER AINIT_Value 0
SET_CORE_NAME Adder Subtracter
SET_CORE_VERSION 11.0
SET_CORE_VLNV xilinx.com:ip:c_addsub:11.0
SET_CORE_CLASS com.xilinx.ip.c_addsub_v11_0.c_addsub_v11_0
SET_CORE_PATH /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_addsub_v11_0
SET_CORE_GUIPATH /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_addsub_v11_0/gui/c_addsub_v11_0.tcl
SET_CORE_DATASHEET /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_addsub_v11_0/doc/ds214_addsub.pdf
ADD_CORE_DOCUMENT </afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_addsub_v11_0/doc/c_addsub_v11_0_readme.txt><c_addsub_v11_0_readme.txt>
ADD_CORE_DOCUMENT </afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_addsub_v11_0/doc/c_addsub_v11_0_vinfo.html><c_addsub_v11_0_vinfo.html>
ADD_CORE_DOCUMENT </afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_addsub_v11_0/doc/ds214_addsub.pdf><ds214_addsub.pdf>
