/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2021 MediaTek Inc.
 * Author: Ping-Hsun Wu <ping-hsun.wu@mediatek.com>
 */

#ifndef __MDP_REG_TDSHP_H__
#define __MDP_REG_TDSHP_H__

#define MDP_HIST_CFG_00              (0x064)
#define MDP_HIST_CFG_01              (0x068)
#define MDP_TDSHP_CTRL               (0x100)
#define MDP_TDSHP_CFG                (0x110)
#define MDP_TDSHP_INPUT_SIZE         (0x120)
#define MDP_TDSHP_OUTPUT_OFFSET      (0x124)
#define MDP_TDSHP_OUTPUT_SIZE        (0x128)
#define MDP_LUMA_HIST_INIT_00        (0x200)
#define MDP_LUMA_HIST_INIT_01        (0x204)
#define MDP_LUMA_HIST_INIT_02        (0x208)
#define MDP_LUMA_HIST_INIT_03        (0x20C)
#define MDP_LUMA_HIST_INIT_04        (0x210)
#define MDP_LUMA_HIST_INIT_05        (0x214)
#define MDP_LUMA_HIST_INIT_06        (0x218)
#define MDP_LUMA_HIST_INIT_07        (0x21C)
#define MDP_LUMA_HIST_INIT_08        (0x220)
#define MDP_LUMA_HIST_INIT_09        (0x224)
#define MDP_LUMA_HIST_INIT_10        (0x228)
#define MDP_LUMA_HIST_INIT_11        (0x22C)
#define MDP_LUMA_HIST_INIT_12        (0x230)
#define MDP_LUMA_HIST_INIT_13        (0x234)
#define MDP_LUMA_HIST_INIT_14        (0x238)
#define MDP_LUMA_HIST_INIT_15        (0x23C)
#define MDP_LUMA_HIST_INIT_16        (0x240)
#define MDP_LUMA_SUM_INIT            (0x244)
#define MDP_DC_TWO_D_W1_RESULT_INIT  (0x260)
#define MDP_CONTOUR_HIST_INIT_00     (0x398)
#define MDP_CONTOUR_HIST_INIT_01     (0x39C)
#define MDP_CONTOUR_HIST_INIT_02     (0x3A0)
#define MDP_CONTOUR_HIST_INIT_03     (0x3A4)
#define MDP_CONTOUR_HIST_INIT_04     (0x3A8)
#define MDP_CONTOUR_HIST_INIT_05     (0x3AC)
#define MDP_CONTOUR_HIST_INIT_06     (0x3B0)
#define MDP_CONTOUR_HIST_INIT_07     (0x3B4)
#define MDP_CONTOUR_HIST_INIT_08     (0x3B8)
#define MDP_CONTOUR_HIST_INIT_09     (0x3BC)
#define MDP_CONTOUR_HIST_INIT_10     (0x3C0)
#define MDP_CONTOUR_HIST_INIT_11     (0x3C4)
#define MDP_CONTOUR_HIST_INIT_12     (0x3C8)
#define MDP_CONTOUR_HIST_INIT_13     (0x3CC)
#define MDP_CONTOUR_HIST_INIT_14     (0x3D0)
#define MDP_CONTOUR_HIST_INIT_15     (0x3D4)
#define MDP_CONTOUR_HIST_INIT_16     (0x3D8)

// MASK
#define MDP_HIST_CFG_00_MASK            (0xFFFFFFFF)
#define MDP_HIST_CFG_01_MASK            (0xFFFFFFFF)
#define MDP_LUMA_HIST_00_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_01_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_02_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_03_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_04_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_05_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_06_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_07_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_08_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_09_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_10_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_11_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_12_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_13_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_14_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_15_MASK           (0x07FFFFFF)
#define MDP_LUMA_HIST_16_MASK           (0x07FFFFFF)
#define MDP_TDSHP_CTRL_MASK             (0x07)
#define MDP_TDSHP_CFG_MASK              (0x03F7)
#define MDP_TDSHP_INPUT_SIZE_MASK       (0x1FFF1FFF)
#define MDP_TDSHP_OUTPUT_OFFSET_MASK    (0x0FF00FF)
#define MDP_TDSHP_OUTPUT_SIZE_MASK      (0x1FFF1FFF)
#define MDP_LUMA_HIST_INIT_00_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_01_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_02_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_03_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_04_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_05_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_06_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_07_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_08_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_09_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_10_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_11_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_12_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_13_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_14_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_15_MASK      (0x07FFFFFF)
#define MDP_LUMA_HIST_INIT_16_MASK      (0x07FFFFFF)
#define MDP_LUMA_SUM_INIT_MASK          (0xFFFFFFFF)
#define MDP_DC_TWO_D_W1_RESULT_INIT_MASK   (0x007FFFFF)
#define MDP_CONTOUR_HIST_INIT_00_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_01_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_02_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_03_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_04_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_05_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_06_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_07_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_08_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_09_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_10_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_11_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_12_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_13_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_14_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_15_MASK      (0x07FFFFFF)
#define MDP_CONTOUR_HIST_INIT_16_MASK      (0x07FFFFFF)

#endif  // __MDP_REG_TDSHP_H__
