// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_42 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_336_p2;
reg   [0:0] icmp_ln86_reg_1312;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1312_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1312_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1312_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1192_fu_342_p2;
reg   [0:0] icmp_ln86_1192_reg_1323;
wire   [0:0] icmp_ln86_1193_fu_348_p2;
reg   [0:0] icmp_ln86_1193_reg_1328;
reg   [0:0] icmp_ln86_1193_reg_1328_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1193_reg_1328_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1194_fu_354_p2;
reg   [0:0] icmp_ln86_1194_reg_1334;
wire   [0:0] icmp_ln86_1195_fu_360_p2;
reg   [0:0] icmp_ln86_1195_reg_1340;
reg   [0:0] icmp_ln86_1195_reg_1340_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1196_fu_366_p2;
reg   [0:0] icmp_ln86_1196_reg_1346;
reg   [0:0] icmp_ln86_1196_reg_1346_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1196_reg_1346_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1196_reg_1346_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1197_fu_372_p2;
reg   [0:0] icmp_ln86_1197_reg_1352;
reg   [0:0] icmp_ln86_1197_reg_1352_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1197_reg_1352_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1197_reg_1352_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1198_fu_378_p2;
reg   [0:0] icmp_ln86_1198_reg_1358;
wire   [0:0] icmp_ln86_1199_fu_384_p2;
reg   [0:0] icmp_ln86_1199_reg_1364;
reg   [0:0] icmp_ln86_1199_reg_1364_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1200_fu_390_p2;
reg   [0:0] icmp_ln86_1200_reg_1370;
reg   [0:0] icmp_ln86_1200_reg_1370_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1200_reg_1370_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1201_fu_396_p2;
reg   [0:0] icmp_ln86_1201_reg_1376;
reg   [0:0] icmp_ln86_1201_reg_1376_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1201_reg_1376_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1201_reg_1376_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1202_fu_402_p2;
reg   [0:0] icmp_ln86_1202_reg_1382;
reg   [0:0] icmp_ln86_1202_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1202_reg_1382_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1202_reg_1382_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1203_fu_408_p2;
reg   [0:0] icmp_ln86_1203_reg_1388;
reg   [0:0] icmp_ln86_1203_reg_1388_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1203_reg_1388_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1203_reg_1388_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1203_reg_1388_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1203_reg_1388_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1204_fu_414_p2;
reg   [0:0] icmp_ln86_1204_reg_1395;
reg   [0:0] icmp_ln86_1204_reg_1395_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1204_reg_1395_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1204_reg_1395_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1204_reg_1395_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1204_reg_1395_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1205_fu_420_p2;
reg   [0:0] icmp_ln86_1205_reg_1401;
reg   [0:0] icmp_ln86_1205_reg_1401_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1206_fu_426_p2;
reg   [0:0] icmp_ln86_1206_reg_1406;
wire   [0:0] icmp_ln86_1207_fu_432_p2;
reg   [0:0] icmp_ln86_1207_reg_1411;
reg   [0:0] icmp_ln86_1207_reg_1411_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1208_fu_438_p2;
reg   [0:0] icmp_ln86_1208_reg_1416;
reg   [0:0] icmp_ln86_1208_reg_1416_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1209_fu_444_p2;
reg   [0:0] icmp_ln86_1209_reg_1421;
reg   [0:0] icmp_ln86_1209_reg_1421_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1209_reg_1421_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1210_fu_450_p2;
reg   [0:0] icmp_ln86_1210_reg_1426;
reg   [0:0] icmp_ln86_1210_reg_1426_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1210_reg_1426_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1211_fu_456_p2;
reg   [0:0] icmp_ln86_1211_reg_1431;
reg   [0:0] icmp_ln86_1211_reg_1431_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1211_reg_1431_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1212_fu_462_p2;
reg   [0:0] icmp_ln86_1212_reg_1436;
reg   [0:0] icmp_ln86_1212_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1212_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1212_reg_1436_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1213_fu_468_p2;
reg   [0:0] icmp_ln86_1213_reg_1441;
reg   [0:0] icmp_ln86_1213_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1213_reg_1441_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1213_reg_1441_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1214_fu_474_p2;
reg   [0:0] icmp_ln86_1214_reg_1446;
reg   [0:0] icmp_ln86_1214_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1214_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1214_reg_1446_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1215_fu_480_p2;
reg   [0:0] icmp_ln86_1215_reg_1451;
reg   [0:0] icmp_ln86_1215_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1215_reg_1451_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1215_reg_1451_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1215_reg_1451_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1216_fu_486_p2;
reg   [0:0] icmp_ln86_1216_reg_1456;
reg   [0:0] icmp_ln86_1216_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1216_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1216_reg_1456_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1216_reg_1456_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1217_fu_492_p2;
reg   [0:0] icmp_ln86_1217_reg_1461;
reg   [0:0] icmp_ln86_1217_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1217_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1217_reg_1461_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1217_reg_1461_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1218_fu_498_p2;
reg   [0:0] icmp_ln86_1218_reg_1466;
reg   [0:0] icmp_ln86_1218_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1218_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1218_reg_1466_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1218_reg_1466_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1218_reg_1466_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1219_fu_504_p2;
reg   [0:0] icmp_ln86_1219_reg_1471;
reg   [0:0] icmp_ln86_1219_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1219_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1219_reg_1471_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1219_reg_1471_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1219_reg_1471_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1220_fu_510_p2;
reg   [0:0] icmp_ln86_1220_reg_1476;
reg   [0:0] icmp_ln86_1220_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1220_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1220_reg_1476_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1220_reg_1476_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1220_reg_1476_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1220_reg_1476_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_516_p2;
reg   [0:0] and_ln102_reg_1481;
reg   [0:0] and_ln102_reg_1481_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1481_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_527_p2;
reg   [0:0] and_ln104_reg_1491;
wire   [0:0] and_ln102_1153_fu_532_p2;
reg   [0:0] and_ln102_1153_reg_1497;
wire   [0:0] and_ln104_231_fu_541_p2;
reg   [0:0] and_ln104_231_reg_1504;
wire   [0:0] and_ln102_1157_fu_546_p2;
reg   [0:0] and_ln102_1157_reg_1509;
wire   [0:0] and_ln102_1158_fu_556_p2;
reg   [0:0] and_ln102_1158_reg_1515;
wire   [0:0] or_ln117_fu_572_p2;
reg   [0:0] or_ln117_reg_1521;
wire   [0:0] xor_ln104_fu_578_p2;
reg   [0:0] xor_ln104_reg_1526;
wire   [0:0] and_ln102_1154_fu_583_p2;
reg   [0:0] and_ln102_1154_reg_1532;
wire   [0:0] and_ln104_232_fu_592_p2;
reg   [0:0] and_ln104_232_reg_1538;
reg   [0:0] and_ln104_232_reg_1538_pp0_iter3_reg;
wire   [0:0] and_ln102_1159_fu_602_p2;
reg   [0:0] and_ln102_1159_reg_1544;
wire   [3:0] select_ln117_1161_fu_703_p3;
reg   [3:0] select_ln117_1161_reg_1549;
wire   [0:0] or_ln117_1085_fu_710_p2;
reg   [0:0] or_ln117_1085_reg_1554;
wire   [0:0] and_ln102_1152_fu_715_p2;
reg   [0:0] and_ln102_1152_reg_1560;
wire   [0:0] and_ln104_230_fu_724_p2;
reg   [0:0] and_ln104_230_reg_1566;
wire   [0:0] and_ln102_1155_fu_729_p2;
reg   [0:0] and_ln102_1155_reg_1572;
wire   [0:0] and_ln102_1161_fu_743_p2;
reg   [0:0] and_ln102_1161_reg_1578;
wire   [0:0] or_ln117_1089_fu_817_p2;
reg   [0:0] or_ln117_1089_reg_1584;
wire   [3:0] select_ln117_1167_fu_831_p3;
reg   [3:0] select_ln117_1167_reg_1589;
wire   [0:0] and_ln104_233_fu_844_p2;
reg   [0:0] and_ln104_233_reg_1594;
wire   [0:0] and_ln102_1156_fu_849_p2;
reg   [0:0] and_ln102_1156_reg_1599;
reg   [0:0] and_ln102_1156_reg_1599_pp0_iter5_reg;
wire   [0:0] and_ln104_234_fu_858_p2;
reg   [0:0] and_ln104_234_reg_1606;
reg   [0:0] and_ln104_234_reg_1606_pp0_iter5_reg;
reg   [0:0] and_ln104_234_reg_1606_pp0_iter6_reg;
wire   [0:0] and_ln102_1162_fu_873_p2;
reg   [0:0] and_ln102_1162_reg_1612;
wire   [0:0] or_ln117_1094_fu_956_p2;
reg   [0:0] or_ln117_1094_reg_1617;
wire   [4:0] select_ln117_1173_fu_968_p3;
reg   [4:0] select_ln117_1173_reg_1622;
wire   [0:0] or_ln117_1096_fu_976_p2;
reg   [0:0] or_ln117_1096_reg_1627;
wire   [0:0] or_ln117_1098_fu_982_p2;
reg   [0:0] or_ln117_1098_reg_1633;
reg   [0:0] or_ln117_1098_reg_1633_pp0_iter5_reg;
wire   [0:0] xor_ln104_584_fu_986_p2;
reg   [0:0] xor_ln104_584_reg_1641;
reg   [0:0] xor_ln104_584_reg_1641_pp0_iter6_reg;
wire   [0:0] or_ln117_1100_fu_1058_p2;
reg   [0:0] or_ln117_1100_reg_1646;
wire   [4:0] select_ln117_1179_fu_1071_p3;
reg   [4:0] select_ln117_1179_reg_1651;
wire   [0:0] or_ln117_1104_fu_1133_p2;
reg   [0:0] or_ln117_1104_reg_1656;
wire   [4:0] select_ln117_1183_fu_1147_p3;
reg   [4:0] select_ln117_1183_reg_1661;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_573_fu_522_p2;
wire   [0:0] xor_ln104_575_fu_536_p2;
wire   [0:0] xor_ln104_579_fu_551_p2;
wire   [0:0] and_ln102_1181_fu_561_p2;
wire   [0:0] and_ln102_1166_fu_566_p2;
wire   [0:0] xor_ln104_576_fu_587_p2;
wire   [0:0] xor_ln104_580_fu_597_p2;
wire   [0:0] and_ln102_1182_fu_615_p2;
wire   [0:0] and_ln102_1165_fu_607_p2;
wire   [0:0] xor_ln117_fu_625_p2;
wire   [1:0] zext_ln117_fu_631_p1;
wire   [1:0] select_ln117_fu_635_p3;
wire   [1:0] select_ln117_1156_fu_642_p3;
wire   [0:0] and_ln102_1167_fu_611_p2;
wire   [2:0] zext_ln117_127_fu_649_p1;
wire   [0:0] or_ln117_1081_fu_653_p2;
wire   [2:0] select_ln117_1157_fu_658_p3;
wire   [0:0] or_ln117_1082_fu_665_p2;
wire   [0:0] and_ln102_1168_fu_620_p2;
wire   [2:0] select_ln117_1158_fu_669_p3;
wire   [0:0] or_ln117_1083_fu_677_p2;
wire   [2:0] select_ln117_1159_fu_683_p3;
wire   [2:0] select_ln117_1160_fu_691_p3;
wire   [3:0] zext_ln117_128_fu_699_p1;
wire   [0:0] xor_ln104_574_fu_719_p2;
wire   [0:0] xor_ln104_581_fu_734_p2;
wire   [0:0] and_ln102_1183_fu_752_p2;
wire   [0:0] and_ln102_1160_fu_739_p2;
wire   [0:0] and_ln102_1169_fu_748_p2;
wire   [0:0] or_ln117_1084_fu_767_p2;
wire   [0:0] and_ln102_1170_fu_757_p2;
wire   [3:0] select_ln117_1162_fu_772_p3;
wire   [0:0] or_ln117_1086_fu_779_p2;
wire   [3:0] select_ln117_1163_fu_784_p3;
wire   [0:0] or_ln117_1087_fu_791_p2;
wire   [0:0] and_ln102_1171_fu_762_p2;
wire   [3:0] select_ln117_1164_fu_795_p3;
wire   [0:0] or_ln117_1088_fu_803_p2;
wire   [3:0] select_ln117_1165_fu_809_p3;
wire   [3:0] select_ln117_1166_fu_823_p3;
wire   [0:0] xor_ln104_577_fu_839_p2;
wire   [0:0] xor_ln104_578_fu_853_p2;
wire   [0:0] xor_ln104_582_fu_863_p2;
wire   [0:0] and_ln102_1184_fu_878_p2;
wire   [0:0] xor_ln104_583_fu_868_p2;
wire   [0:0] and_ln102_1185_fu_892_p2;
wire   [0:0] and_ln102_1172_fu_883_p2;
wire   [0:0] or_ln117_1090_fu_902_p2;
wire   [3:0] select_ln117_1168_fu_907_p3;
wire   [0:0] and_ln102_1173_fu_888_p2;
wire   [4:0] zext_ln117_129_fu_914_p1;
wire   [0:0] or_ln117_1091_fu_918_p2;
wire   [4:0] select_ln117_1169_fu_923_p3;
wire   [0:0] or_ln117_1092_fu_930_p2;
wire   [0:0] and_ln102_1174_fu_897_p2;
wire   [4:0] select_ln117_1170_fu_934_p3;
wire   [0:0] or_ln117_1093_fu_942_p2;
wire   [4:0] select_ln117_1171_fu_948_p3;
wire   [4:0] select_ln117_1172_fu_960_p3;
wire   [0:0] and_ln102_1186_fu_999_p2;
wire   [0:0] and_ln102_1163_fu_991_p2;
wire   [0:0] and_ln102_1175_fu_995_p2;
wire   [0:0] or_ln117_1095_fu_1014_p2;
wire   [0:0] and_ln102_1176_fu_1004_p2;
wire   [4:0] select_ln117_1174_fu_1019_p3;
wire   [0:0] or_ln117_1097_fu_1026_p2;
wire   [4:0] select_ln117_1175_fu_1031_p3;
wire   [0:0] and_ln102_1177_fu_1009_p2;
wire   [4:0] select_ln117_1176_fu_1038_p3;
wire   [0:0] or_ln117_1099_fu_1046_p2;
wire   [4:0] select_ln117_1177_fu_1051_p3;
wire   [4:0] select_ln117_1178_fu_1063_p3;
wire   [0:0] xor_ln104_585_fu_1079_p2;
wire   [0:0] and_ln102_1187_fu_1088_p2;
wire   [0:0] and_ln102_1164_fu_1084_p2;
wire   [0:0] and_ln102_1178_fu_1093_p2;
wire   [0:0] or_ln117_1101_fu_1103_p2;
wire   [0:0] or_ln117_1102_fu_1108_p2;
wire   [0:0] and_ln102_1179_fu_1098_p2;
wire   [4:0] select_ln117_1180_fu_1112_p3;
wire   [0:0] or_ln117_1103_fu_1119_p2;
wire   [4:0] select_ln117_1181_fu_1125_p3;
wire   [4:0] select_ln117_1182_fu_1139_p3;
wire   [0:0] and_ln102_1188_fu_1155_p2;
wire   [0:0] and_ln102_1180_fu_1159_p2;
wire   [0:0] or_ln117_1105_fu_1164_p2;
wire   [11:0] agg_result_fu_1176_p65;
wire   [4:0] agg_result_fu_1176_p66;
wire   [11:0] agg_result_fu_1176_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
wire   [4:0] agg_result_fu_1176_p1;
wire   [4:0] agg_result_fu_1176_p3;
wire   [4:0] agg_result_fu_1176_p5;
wire   [4:0] agg_result_fu_1176_p7;
wire   [4:0] agg_result_fu_1176_p9;
wire   [4:0] agg_result_fu_1176_p11;
wire   [4:0] agg_result_fu_1176_p13;
wire   [4:0] agg_result_fu_1176_p15;
wire   [4:0] agg_result_fu_1176_p17;
wire   [4:0] agg_result_fu_1176_p19;
wire   [4:0] agg_result_fu_1176_p21;
wire   [4:0] agg_result_fu_1176_p23;
wire   [4:0] agg_result_fu_1176_p25;
wire   [4:0] agg_result_fu_1176_p27;
wire   [4:0] agg_result_fu_1176_p29;
wire   [4:0] agg_result_fu_1176_p31;
wire  signed [4:0] agg_result_fu_1176_p33;
wire  signed [4:0] agg_result_fu_1176_p35;
wire  signed [4:0] agg_result_fu_1176_p37;
wire  signed [4:0] agg_result_fu_1176_p39;
wire  signed [4:0] agg_result_fu_1176_p41;
wire  signed [4:0] agg_result_fu_1176_p43;
wire  signed [4:0] agg_result_fu_1176_p45;
wire  signed [4:0] agg_result_fu_1176_p47;
wire  signed [4:0] agg_result_fu_1176_p49;
wire  signed [4:0] agg_result_fu_1176_p51;
wire  signed [4:0] agg_result_fu_1176_p53;
wire  signed [4:0] agg_result_fu_1176_p55;
wire  signed [4:0] agg_result_fu_1176_p57;
wire  signed [4:0] agg_result_fu_1176_p59;
wire  signed [4:0] agg_result_fu_1176_p61;
wire  signed [4:0] agg_result_fu_1176_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x19 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x19_U779(
    .din0(12'd3915),
    .din1(12'd697),
    .din2(12'd101),
    .din3(12'd1273),
    .din4(12'd3746),
    .din5(12'd585),
    .din6(12'd44),
    .din7(12'd3247),
    .din8(12'd3841),
    .din9(12'd92),
    .din10(12'd3776),
    .din11(12'd11),
    .din12(12'd3911),
    .din13(12'd407),
    .din14(12'd257),
    .din15(12'd3795),
    .din16(12'd3659),
    .din17(12'd443),
    .din18(12'd3963),
    .din19(12'd154),
    .din20(12'd2909),
    .din21(12'd661),
    .din22(12'd3255),
    .din23(12'd137),
    .din24(12'd4093),
    .din25(12'd120),
    .din26(12'd4092),
    .din27(12'd4033),
    .din28(12'd3877),
    .din29(12'd4085),
    .din30(12'd17),
    .din31(12'd96),
    .def(agg_result_fu_1176_p65),
    .sel(agg_result_fu_1176_p66),
    .dout(agg_result_fu_1176_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1152_reg_1560 <= and_ln102_1152_fu_715_p2;
        and_ln102_1153_reg_1497 <= and_ln102_1153_fu_532_p2;
        and_ln102_1154_reg_1532 <= and_ln102_1154_fu_583_p2;
        and_ln102_1155_reg_1572 <= and_ln102_1155_fu_729_p2;
        and_ln102_1156_reg_1599 <= and_ln102_1156_fu_849_p2;
        and_ln102_1156_reg_1599_pp0_iter5_reg <= and_ln102_1156_reg_1599;
        and_ln102_1157_reg_1509 <= and_ln102_1157_fu_546_p2;
        and_ln102_1158_reg_1515 <= and_ln102_1158_fu_556_p2;
        and_ln102_1159_reg_1544 <= and_ln102_1159_fu_602_p2;
        and_ln102_1161_reg_1578 <= and_ln102_1161_fu_743_p2;
        and_ln102_1162_reg_1612 <= and_ln102_1162_fu_873_p2;
        and_ln102_reg_1481 <= and_ln102_fu_516_p2;
        and_ln102_reg_1481_pp0_iter1_reg <= and_ln102_reg_1481;
        and_ln102_reg_1481_pp0_iter2_reg <= and_ln102_reg_1481_pp0_iter1_reg;
        and_ln104_230_reg_1566 <= and_ln104_230_fu_724_p2;
        and_ln104_231_reg_1504 <= and_ln104_231_fu_541_p2;
        and_ln104_232_reg_1538 <= and_ln104_232_fu_592_p2;
        and_ln104_232_reg_1538_pp0_iter3_reg <= and_ln104_232_reg_1538;
        and_ln104_233_reg_1594 <= and_ln104_233_fu_844_p2;
        and_ln104_234_reg_1606 <= and_ln104_234_fu_858_p2;
        and_ln104_234_reg_1606_pp0_iter5_reg <= and_ln104_234_reg_1606;
        and_ln104_234_reg_1606_pp0_iter6_reg <= and_ln104_234_reg_1606_pp0_iter5_reg;
        and_ln104_reg_1491 <= and_ln104_fu_527_p2;
        icmp_ln86_1192_reg_1323 <= icmp_ln86_1192_fu_342_p2;
        icmp_ln86_1193_reg_1328 <= icmp_ln86_1193_fu_348_p2;
        icmp_ln86_1193_reg_1328_pp0_iter1_reg <= icmp_ln86_1193_reg_1328;
        icmp_ln86_1193_reg_1328_pp0_iter2_reg <= icmp_ln86_1193_reg_1328_pp0_iter1_reg;
        icmp_ln86_1194_reg_1334 <= icmp_ln86_1194_fu_354_p2;
        icmp_ln86_1195_reg_1340 <= icmp_ln86_1195_fu_360_p2;
        icmp_ln86_1195_reg_1340_pp0_iter1_reg <= icmp_ln86_1195_reg_1340;
        icmp_ln86_1196_reg_1346 <= icmp_ln86_1196_fu_366_p2;
        icmp_ln86_1196_reg_1346_pp0_iter1_reg <= icmp_ln86_1196_reg_1346;
        icmp_ln86_1196_reg_1346_pp0_iter2_reg <= icmp_ln86_1196_reg_1346_pp0_iter1_reg;
        icmp_ln86_1196_reg_1346_pp0_iter3_reg <= icmp_ln86_1196_reg_1346_pp0_iter2_reg;
        icmp_ln86_1197_reg_1352 <= icmp_ln86_1197_fu_372_p2;
        icmp_ln86_1197_reg_1352_pp0_iter1_reg <= icmp_ln86_1197_reg_1352;
        icmp_ln86_1197_reg_1352_pp0_iter2_reg <= icmp_ln86_1197_reg_1352_pp0_iter1_reg;
        icmp_ln86_1197_reg_1352_pp0_iter3_reg <= icmp_ln86_1197_reg_1352_pp0_iter2_reg;
        icmp_ln86_1198_reg_1358 <= icmp_ln86_1198_fu_378_p2;
        icmp_ln86_1199_reg_1364 <= icmp_ln86_1199_fu_384_p2;
        icmp_ln86_1199_reg_1364_pp0_iter1_reg <= icmp_ln86_1199_reg_1364;
        icmp_ln86_1200_reg_1370 <= icmp_ln86_1200_fu_390_p2;
        icmp_ln86_1200_reg_1370_pp0_iter1_reg <= icmp_ln86_1200_reg_1370;
        icmp_ln86_1200_reg_1370_pp0_iter2_reg <= icmp_ln86_1200_reg_1370_pp0_iter1_reg;
        icmp_ln86_1201_reg_1376 <= icmp_ln86_1201_fu_396_p2;
        icmp_ln86_1201_reg_1376_pp0_iter1_reg <= icmp_ln86_1201_reg_1376;
        icmp_ln86_1201_reg_1376_pp0_iter2_reg <= icmp_ln86_1201_reg_1376_pp0_iter1_reg;
        icmp_ln86_1201_reg_1376_pp0_iter3_reg <= icmp_ln86_1201_reg_1376_pp0_iter2_reg;
        icmp_ln86_1202_reg_1382 <= icmp_ln86_1202_fu_402_p2;
        icmp_ln86_1202_reg_1382_pp0_iter1_reg <= icmp_ln86_1202_reg_1382;
        icmp_ln86_1202_reg_1382_pp0_iter2_reg <= icmp_ln86_1202_reg_1382_pp0_iter1_reg;
        icmp_ln86_1202_reg_1382_pp0_iter3_reg <= icmp_ln86_1202_reg_1382_pp0_iter2_reg;
        icmp_ln86_1203_reg_1388 <= icmp_ln86_1203_fu_408_p2;
        icmp_ln86_1203_reg_1388_pp0_iter1_reg <= icmp_ln86_1203_reg_1388;
        icmp_ln86_1203_reg_1388_pp0_iter2_reg <= icmp_ln86_1203_reg_1388_pp0_iter1_reg;
        icmp_ln86_1203_reg_1388_pp0_iter3_reg <= icmp_ln86_1203_reg_1388_pp0_iter2_reg;
        icmp_ln86_1203_reg_1388_pp0_iter4_reg <= icmp_ln86_1203_reg_1388_pp0_iter3_reg;
        icmp_ln86_1203_reg_1388_pp0_iter5_reg <= icmp_ln86_1203_reg_1388_pp0_iter4_reg;
        icmp_ln86_1204_reg_1395 <= icmp_ln86_1204_fu_414_p2;
        icmp_ln86_1204_reg_1395_pp0_iter1_reg <= icmp_ln86_1204_reg_1395;
        icmp_ln86_1204_reg_1395_pp0_iter2_reg <= icmp_ln86_1204_reg_1395_pp0_iter1_reg;
        icmp_ln86_1204_reg_1395_pp0_iter3_reg <= icmp_ln86_1204_reg_1395_pp0_iter2_reg;
        icmp_ln86_1204_reg_1395_pp0_iter4_reg <= icmp_ln86_1204_reg_1395_pp0_iter3_reg;
        icmp_ln86_1204_reg_1395_pp0_iter5_reg <= icmp_ln86_1204_reg_1395_pp0_iter4_reg;
        icmp_ln86_1205_reg_1401 <= icmp_ln86_1205_fu_420_p2;
        icmp_ln86_1205_reg_1401_pp0_iter1_reg <= icmp_ln86_1205_reg_1401;
        icmp_ln86_1206_reg_1406 <= icmp_ln86_1206_fu_426_p2;
        icmp_ln86_1207_reg_1411 <= icmp_ln86_1207_fu_432_p2;
        icmp_ln86_1207_reg_1411_pp0_iter1_reg <= icmp_ln86_1207_reg_1411;
        icmp_ln86_1208_reg_1416 <= icmp_ln86_1208_fu_438_p2;
        icmp_ln86_1208_reg_1416_pp0_iter1_reg <= icmp_ln86_1208_reg_1416;
        icmp_ln86_1209_reg_1421 <= icmp_ln86_1209_fu_444_p2;
        icmp_ln86_1209_reg_1421_pp0_iter1_reg <= icmp_ln86_1209_reg_1421;
        icmp_ln86_1209_reg_1421_pp0_iter2_reg <= icmp_ln86_1209_reg_1421_pp0_iter1_reg;
        icmp_ln86_1210_reg_1426 <= icmp_ln86_1210_fu_450_p2;
        icmp_ln86_1210_reg_1426_pp0_iter1_reg <= icmp_ln86_1210_reg_1426;
        icmp_ln86_1210_reg_1426_pp0_iter2_reg <= icmp_ln86_1210_reg_1426_pp0_iter1_reg;
        icmp_ln86_1211_reg_1431 <= icmp_ln86_1211_fu_456_p2;
        icmp_ln86_1211_reg_1431_pp0_iter1_reg <= icmp_ln86_1211_reg_1431;
        icmp_ln86_1211_reg_1431_pp0_iter2_reg <= icmp_ln86_1211_reg_1431_pp0_iter1_reg;
        icmp_ln86_1212_reg_1436 <= icmp_ln86_1212_fu_462_p2;
        icmp_ln86_1212_reg_1436_pp0_iter1_reg <= icmp_ln86_1212_reg_1436;
        icmp_ln86_1212_reg_1436_pp0_iter2_reg <= icmp_ln86_1212_reg_1436_pp0_iter1_reg;
        icmp_ln86_1212_reg_1436_pp0_iter3_reg <= icmp_ln86_1212_reg_1436_pp0_iter2_reg;
        icmp_ln86_1213_reg_1441 <= icmp_ln86_1213_fu_468_p2;
        icmp_ln86_1213_reg_1441_pp0_iter1_reg <= icmp_ln86_1213_reg_1441;
        icmp_ln86_1213_reg_1441_pp0_iter2_reg <= icmp_ln86_1213_reg_1441_pp0_iter1_reg;
        icmp_ln86_1213_reg_1441_pp0_iter3_reg <= icmp_ln86_1213_reg_1441_pp0_iter2_reg;
        icmp_ln86_1214_reg_1446 <= icmp_ln86_1214_fu_474_p2;
        icmp_ln86_1214_reg_1446_pp0_iter1_reg <= icmp_ln86_1214_reg_1446;
        icmp_ln86_1214_reg_1446_pp0_iter2_reg <= icmp_ln86_1214_reg_1446_pp0_iter1_reg;
        icmp_ln86_1214_reg_1446_pp0_iter3_reg <= icmp_ln86_1214_reg_1446_pp0_iter2_reg;
        icmp_ln86_1215_reg_1451 <= icmp_ln86_1215_fu_480_p2;
        icmp_ln86_1215_reg_1451_pp0_iter1_reg <= icmp_ln86_1215_reg_1451;
        icmp_ln86_1215_reg_1451_pp0_iter2_reg <= icmp_ln86_1215_reg_1451_pp0_iter1_reg;
        icmp_ln86_1215_reg_1451_pp0_iter3_reg <= icmp_ln86_1215_reg_1451_pp0_iter2_reg;
        icmp_ln86_1215_reg_1451_pp0_iter4_reg <= icmp_ln86_1215_reg_1451_pp0_iter3_reg;
        icmp_ln86_1216_reg_1456 <= icmp_ln86_1216_fu_486_p2;
        icmp_ln86_1216_reg_1456_pp0_iter1_reg <= icmp_ln86_1216_reg_1456;
        icmp_ln86_1216_reg_1456_pp0_iter2_reg <= icmp_ln86_1216_reg_1456_pp0_iter1_reg;
        icmp_ln86_1216_reg_1456_pp0_iter3_reg <= icmp_ln86_1216_reg_1456_pp0_iter2_reg;
        icmp_ln86_1216_reg_1456_pp0_iter4_reg <= icmp_ln86_1216_reg_1456_pp0_iter3_reg;
        icmp_ln86_1217_reg_1461 <= icmp_ln86_1217_fu_492_p2;
        icmp_ln86_1217_reg_1461_pp0_iter1_reg <= icmp_ln86_1217_reg_1461;
        icmp_ln86_1217_reg_1461_pp0_iter2_reg <= icmp_ln86_1217_reg_1461_pp0_iter1_reg;
        icmp_ln86_1217_reg_1461_pp0_iter3_reg <= icmp_ln86_1217_reg_1461_pp0_iter2_reg;
        icmp_ln86_1217_reg_1461_pp0_iter4_reg <= icmp_ln86_1217_reg_1461_pp0_iter3_reg;
        icmp_ln86_1218_reg_1466 <= icmp_ln86_1218_fu_498_p2;
        icmp_ln86_1218_reg_1466_pp0_iter1_reg <= icmp_ln86_1218_reg_1466;
        icmp_ln86_1218_reg_1466_pp0_iter2_reg <= icmp_ln86_1218_reg_1466_pp0_iter1_reg;
        icmp_ln86_1218_reg_1466_pp0_iter3_reg <= icmp_ln86_1218_reg_1466_pp0_iter2_reg;
        icmp_ln86_1218_reg_1466_pp0_iter4_reg <= icmp_ln86_1218_reg_1466_pp0_iter3_reg;
        icmp_ln86_1218_reg_1466_pp0_iter5_reg <= icmp_ln86_1218_reg_1466_pp0_iter4_reg;
        icmp_ln86_1219_reg_1471 <= icmp_ln86_1219_fu_504_p2;
        icmp_ln86_1219_reg_1471_pp0_iter1_reg <= icmp_ln86_1219_reg_1471;
        icmp_ln86_1219_reg_1471_pp0_iter2_reg <= icmp_ln86_1219_reg_1471_pp0_iter1_reg;
        icmp_ln86_1219_reg_1471_pp0_iter3_reg <= icmp_ln86_1219_reg_1471_pp0_iter2_reg;
        icmp_ln86_1219_reg_1471_pp0_iter4_reg <= icmp_ln86_1219_reg_1471_pp0_iter3_reg;
        icmp_ln86_1219_reg_1471_pp0_iter5_reg <= icmp_ln86_1219_reg_1471_pp0_iter4_reg;
        icmp_ln86_1220_reg_1476 <= icmp_ln86_1220_fu_510_p2;
        icmp_ln86_1220_reg_1476_pp0_iter1_reg <= icmp_ln86_1220_reg_1476;
        icmp_ln86_1220_reg_1476_pp0_iter2_reg <= icmp_ln86_1220_reg_1476_pp0_iter1_reg;
        icmp_ln86_1220_reg_1476_pp0_iter3_reg <= icmp_ln86_1220_reg_1476_pp0_iter2_reg;
        icmp_ln86_1220_reg_1476_pp0_iter4_reg <= icmp_ln86_1220_reg_1476_pp0_iter3_reg;
        icmp_ln86_1220_reg_1476_pp0_iter5_reg <= icmp_ln86_1220_reg_1476_pp0_iter4_reg;
        icmp_ln86_1220_reg_1476_pp0_iter6_reg <= icmp_ln86_1220_reg_1476_pp0_iter5_reg;
        icmp_ln86_reg_1312 <= icmp_ln86_fu_336_p2;
        icmp_ln86_reg_1312_pp0_iter1_reg <= icmp_ln86_reg_1312;
        icmp_ln86_reg_1312_pp0_iter2_reg <= icmp_ln86_reg_1312_pp0_iter1_reg;
        icmp_ln86_reg_1312_pp0_iter3_reg <= icmp_ln86_reg_1312_pp0_iter2_reg;
        or_ln117_1085_reg_1554 <= or_ln117_1085_fu_710_p2;
        or_ln117_1089_reg_1584 <= or_ln117_1089_fu_817_p2;
        or_ln117_1094_reg_1617 <= or_ln117_1094_fu_956_p2;
        or_ln117_1096_reg_1627 <= or_ln117_1096_fu_976_p2;
        or_ln117_1098_reg_1633 <= or_ln117_1098_fu_982_p2;
        or_ln117_1098_reg_1633_pp0_iter5_reg <= or_ln117_1098_reg_1633;
        or_ln117_1100_reg_1646 <= or_ln117_1100_fu_1058_p2;
        or_ln117_1104_reg_1656 <= or_ln117_1104_fu_1133_p2;
        or_ln117_reg_1521 <= or_ln117_fu_572_p2;
        select_ln117_1161_reg_1549 <= select_ln117_1161_fu_703_p3;
        select_ln117_1167_reg_1589 <= select_ln117_1167_fu_831_p3;
        select_ln117_1173_reg_1622 <= select_ln117_1173_fu_968_p3;
        select_ln117_1179_reg_1651 <= select_ln117_1179_fu_1071_p3;
        select_ln117_1183_reg_1661 <= select_ln117_1183_fu_1147_p3;
        xor_ln104_584_reg_1641 <= xor_ln104_584_fu_986_p2;
        xor_ln104_584_reg_1641_pp0_iter6_reg <= xor_ln104_584_reg_1641;
        xor_ln104_reg_1526 <= xor_ln104_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1176_p65 = 'bx;

assign agg_result_fu_1176_p66 = ((or_ln117_1105_fu_1164_p2[0:0] == 1'b1) ? select_ln117_1183_reg_1661 : 5'd31);

assign and_ln102_1152_fu_715_p2 = (xor_ln104_reg_1526 & icmp_ln86_1193_reg_1328_pp0_iter2_reg);

assign and_ln102_1153_fu_532_p2 = (icmp_ln86_1194_reg_1334 & and_ln102_reg_1481);

assign and_ln102_1154_fu_583_p2 = (icmp_ln86_1195_reg_1340_pp0_iter1_reg & and_ln104_reg_1491);

assign and_ln102_1155_fu_729_p2 = (icmp_ln86_1196_reg_1346_pp0_iter2_reg & and_ln102_1152_fu_715_p2);

assign and_ln102_1156_fu_849_p2 = (icmp_ln86_1197_reg_1352_pp0_iter3_reg & and_ln104_230_reg_1566);

assign and_ln102_1157_fu_546_p2 = (icmp_ln86_1198_reg_1358 & and_ln102_1153_fu_532_p2);

assign and_ln102_1158_fu_556_p2 = (icmp_ln86_1199_reg_1364 & and_ln104_231_fu_541_p2);

assign and_ln102_1159_fu_602_p2 = (icmp_ln86_1200_reg_1370_pp0_iter1_reg & and_ln102_1154_fu_583_p2);

assign and_ln102_1160_fu_739_p2 = (icmp_ln86_1201_reg_1376_pp0_iter2_reg & and_ln104_232_reg_1538);

assign and_ln102_1161_fu_743_p2 = (icmp_ln86_1202_reg_1382_pp0_iter2_reg & and_ln102_1155_fu_729_p2);

assign and_ln102_1162_fu_873_p2 = (icmp_ln86_1203_reg_1388_pp0_iter3_reg & and_ln104_233_fu_844_p2);

assign and_ln102_1163_fu_991_p2 = (icmp_ln86_1204_reg_1395_pp0_iter4_reg & and_ln102_1156_reg_1599);

assign and_ln102_1164_fu_1084_p2 = (icmp_ln86_1203_reg_1388_pp0_iter5_reg & and_ln104_234_reg_1606_pp0_iter5_reg);

assign and_ln102_1165_fu_607_p2 = (icmp_ln86_1205_reg_1401_pp0_iter1_reg & and_ln102_1157_reg_1509);

assign and_ln102_1166_fu_566_p2 = (and_ln102_1181_fu_561_p2 & and_ln102_1153_fu_532_p2);

assign and_ln102_1167_fu_611_p2 = (icmp_ln86_1207_reg_1411_pp0_iter1_reg & and_ln102_1158_reg_1515);

assign and_ln102_1168_fu_620_p2 = (and_ln104_231_reg_1504 & and_ln102_1182_fu_615_p2);

assign and_ln102_1169_fu_748_p2 = (icmp_ln86_1209_reg_1421_pp0_iter2_reg & and_ln102_1159_reg_1544);

assign and_ln102_1170_fu_757_p2 = (and_ln102_1183_fu_752_p2 & and_ln102_1154_reg_1532);

assign and_ln102_1171_fu_762_p2 = (icmp_ln86_1211_reg_1431_pp0_iter2_reg & and_ln102_1160_fu_739_p2);

assign and_ln102_1172_fu_883_p2 = (and_ln104_232_reg_1538_pp0_iter3_reg & and_ln102_1184_fu_878_p2);

assign and_ln102_1173_fu_888_p2 = (icmp_ln86_1213_reg_1441_pp0_iter3_reg & and_ln102_1161_reg_1578);

assign and_ln102_1174_fu_897_p2 = (and_ln102_1185_fu_892_p2 & and_ln102_1155_reg_1572);

assign and_ln102_1175_fu_995_p2 = (icmp_ln86_1215_reg_1451_pp0_iter4_reg & and_ln102_1162_reg_1612);

assign and_ln102_1176_fu_1004_p2 = (and_ln104_233_reg_1594 & and_ln102_1186_fu_999_p2);

assign and_ln102_1177_fu_1009_p2 = (icmp_ln86_1217_reg_1461_pp0_iter4_reg & and_ln102_1163_fu_991_p2);

assign and_ln102_1178_fu_1093_p2 = (and_ln102_1187_fu_1088_p2 & and_ln102_1156_reg_1599_pp0_iter5_reg);

assign and_ln102_1179_fu_1098_p2 = (icmp_ln86_1219_reg_1471_pp0_iter5_reg & and_ln102_1164_fu_1084_p2);

assign and_ln102_1180_fu_1159_p2 = (and_ln104_234_reg_1606_pp0_iter6_reg & and_ln102_1188_fu_1155_p2);

assign and_ln102_1181_fu_561_p2 = (xor_ln104_579_fu_551_p2 & icmp_ln86_1206_reg_1406);

assign and_ln102_1182_fu_615_p2 = (xor_ln104_580_fu_597_p2 & icmp_ln86_1208_reg_1416_pp0_iter1_reg);

assign and_ln102_1183_fu_752_p2 = (xor_ln104_581_fu_734_p2 & icmp_ln86_1210_reg_1426_pp0_iter2_reg);

assign and_ln102_1184_fu_878_p2 = (xor_ln104_582_fu_863_p2 & icmp_ln86_1212_reg_1436_pp0_iter3_reg);

assign and_ln102_1185_fu_892_p2 = (xor_ln104_583_fu_868_p2 & icmp_ln86_1214_reg_1446_pp0_iter3_reg);

assign and_ln102_1186_fu_999_p2 = (xor_ln104_584_fu_986_p2 & icmp_ln86_1216_reg_1456_pp0_iter4_reg);

assign and_ln102_1187_fu_1088_p2 = (xor_ln104_585_fu_1079_p2 & icmp_ln86_1218_reg_1466_pp0_iter5_reg);

assign and_ln102_1188_fu_1155_p2 = (xor_ln104_584_reg_1641_pp0_iter6_reg & icmp_ln86_1220_reg_1476_pp0_iter6_reg);

assign and_ln102_fu_516_p2 = (icmp_ln86_fu_336_p2 & icmp_ln86_1192_fu_342_p2);

assign and_ln104_230_fu_724_p2 = (xor_ln104_reg_1526 & xor_ln104_574_fu_719_p2);

assign and_ln104_231_fu_541_p2 = (xor_ln104_575_fu_536_p2 & and_ln102_reg_1481);

assign and_ln104_232_fu_592_p2 = (xor_ln104_576_fu_587_p2 & and_ln104_reg_1491);

assign and_ln104_233_fu_844_p2 = (xor_ln104_577_fu_839_p2 & and_ln102_1152_reg_1560);

assign and_ln104_234_fu_858_p2 = (xor_ln104_578_fu_853_p2 & and_ln104_230_reg_1566);

assign and_ln104_fu_527_p2 = (xor_ln104_573_fu_522_p2 & icmp_ln86_reg_1312);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1176_p67;

assign icmp_ln86_1192_fu_342_p2 = (($signed(p_read13_int_reg) < $signed(18'd261039)) ? 1'b1 : 1'b0);

assign icmp_ln86_1193_fu_348_p2 = (($signed(p_read11_int_reg) < $signed(18'd260541)) ? 1'b1 : 1'b0);

assign icmp_ln86_1194_fu_354_p2 = (($signed(p_read7_int_reg) < $signed(18'd259856)) ? 1'b1 : 1'b0);

assign icmp_ln86_1195_fu_360_p2 = (($signed(p_read11_int_reg) < $signed(18'd260481)) ? 1'b1 : 1'b0);

assign icmp_ln86_1196_fu_366_p2 = (($signed(p_read12_int_reg) < $signed(18'd1650)) ? 1'b1 : 1'b0);

assign icmp_ln86_1197_fu_372_p2 = (($signed(p_read2_int_reg) < $signed(18'd738)) ? 1'b1 : 1'b0);

assign icmp_ln86_1198_fu_378_p2 = (($signed(p_read9_int_reg) < $signed(18'd260118)) ? 1'b1 : 1'b0);

assign icmp_ln86_1199_fu_384_p2 = (($signed(p_read6_int_reg) < $signed(18'd261754)) ? 1'b1 : 1'b0);

assign icmp_ln86_1200_fu_390_p2 = (($signed(p_read5_int_reg) < $signed(18'd261736)) ? 1'b1 : 1'b0);

assign icmp_ln86_1201_fu_396_p2 = (($signed(p_read1_int_reg) < $signed(18'd261241)) ? 1'b1 : 1'b0);

assign icmp_ln86_1202_fu_402_p2 = (($signed(p_read1_int_reg) < $signed(18'd261760)) ? 1'b1 : 1'b0);

assign icmp_ln86_1203_fu_408_p2 = (($signed(p_read13_int_reg) < $signed(18'd406)) ? 1'b1 : 1'b0);

assign icmp_ln86_1204_fu_414_p2 = (($signed(p_read5_int_reg) < $signed(18'd261695)) ? 1'b1 : 1'b0);

assign icmp_ln86_1205_fu_420_p2 = (($signed(p_read7_int_reg) < $signed(18'd259832)) ? 1'b1 : 1'b0);

assign icmp_ln86_1206_fu_426_p2 = (($signed(p_read10_int_reg) < $signed(18'd260658)) ? 1'b1 : 1'b0);

assign icmp_ln86_1207_fu_432_p2 = (($signed(p_read4_int_reg) < $signed(18'd1459)) ? 1'b1 : 1'b0);

assign icmp_ln86_1208_fu_438_p2 = (($signed(p_read3_int_reg) < $signed(18'd546)) ? 1'b1 : 1'b0);

assign icmp_ln86_1209_fu_444_p2 = (($signed(p_read12_int_reg) < $signed(18'd260787)) ? 1'b1 : 1'b0);

assign icmp_ln86_1210_fu_450_p2 = (($signed(p_read12_int_reg) < $signed(18'd1178)) ? 1'b1 : 1'b0);

assign icmp_ln86_1211_fu_456_p2 = (($signed(p_read8_int_reg) < $signed(18'd260907)) ? 1'b1 : 1'b0);

assign icmp_ln86_1212_fu_462_p2 = (($signed(p_read4_int_reg) < $signed(18'd261497)) ? 1'b1 : 1'b0);

assign icmp_ln86_1213_fu_468_p2 = (($signed(p_read2_int_reg) < $signed(18'd784)) ? 1'b1 : 1'b0);

assign icmp_ln86_1214_fu_474_p2 = (($signed(p_read13_int_reg) < $signed(18'd260897)) ? 1'b1 : 1'b0);

assign icmp_ln86_1215_fu_480_p2 = (($signed(p_read9_int_reg) < $signed(18'd260129)) ? 1'b1 : 1'b0);

assign icmp_ln86_1216_fu_486_p2 = (($signed(p_read11_int_reg) < $signed(18'd260313)) ? 1'b1 : 1'b0);

assign icmp_ln86_1217_fu_492_p2 = (($signed(p_read12_int_reg) < $signed(18'd261365)) ? 1'b1 : 1'b0);

assign icmp_ln86_1218_fu_498_p2 = (($signed(p_read10_int_reg) < $signed(18'd261944)) ? 1'b1 : 1'b0);

assign icmp_ln86_1219_fu_504_p2 = (($signed(p_read1_int_reg) < $signed(18'd261128)) ? 1'b1 : 1'b0);

assign icmp_ln86_1220_fu_510_p2 = (($signed(p_read1_int_reg) < $signed(18'd260998)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_336_p2 = (($signed(p_read8_int_reg) < $signed(18'd260944)) ? 1'b1 : 1'b0);

assign or_ln117_1081_fu_653_p2 = (and_ln102_1167_fu_611_p2 | and_ln102_1153_reg_1497);

assign or_ln117_1082_fu_665_p2 = (and_ln102_1158_reg_1515 | and_ln102_1153_reg_1497);

assign or_ln117_1083_fu_677_p2 = (or_ln117_1082_fu_665_p2 | and_ln102_1168_fu_620_p2);

assign or_ln117_1084_fu_767_p2 = (and_ln102_reg_1481_pp0_iter2_reg | and_ln102_1169_fu_748_p2);

assign or_ln117_1085_fu_710_p2 = (and_ln102_reg_1481_pp0_iter1_reg | and_ln102_1159_fu_602_p2);

assign or_ln117_1086_fu_779_p2 = (or_ln117_1085_reg_1554 | and_ln102_1170_fu_757_p2);

assign or_ln117_1087_fu_791_p2 = (and_ln102_reg_1481_pp0_iter2_reg | and_ln102_1154_reg_1532);

assign or_ln117_1088_fu_803_p2 = (or_ln117_1087_fu_791_p2 | and_ln102_1171_fu_762_p2);

assign or_ln117_1089_fu_817_p2 = (or_ln117_1087_fu_791_p2 | and_ln102_1160_fu_739_p2);

assign or_ln117_1090_fu_902_p2 = (or_ln117_1089_reg_1584 | and_ln102_1172_fu_883_p2);

assign or_ln117_1091_fu_918_p2 = (icmp_ln86_reg_1312_pp0_iter3_reg | and_ln102_1173_fu_888_p2);

assign or_ln117_1092_fu_930_p2 = (icmp_ln86_reg_1312_pp0_iter3_reg | and_ln102_1161_reg_1578);

assign or_ln117_1093_fu_942_p2 = (or_ln117_1092_fu_930_p2 | and_ln102_1174_fu_897_p2);

assign or_ln117_1094_fu_956_p2 = (icmp_ln86_reg_1312_pp0_iter3_reg | and_ln102_1155_reg_1572);

assign or_ln117_1095_fu_1014_p2 = (or_ln117_1094_reg_1617 | and_ln102_1175_fu_995_p2);

assign or_ln117_1096_fu_976_p2 = (or_ln117_1094_fu_956_p2 | and_ln102_1162_fu_873_p2);

assign or_ln117_1097_fu_1026_p2 = (or_ln117_1096_reg_1627 | and_ln102_1176_fu_1004_p2);

assign or_ln117_1098_fu_982_p2 = (icmp_ln86_reg_1312_pp0_iter3_reg | and_ln102_1152_reg_1560);

assign or_ln117_1099_fu_1046_p2 = (or_ln117_1098_reg_1633 | and_ln102_1177_fu_1009_p2);

assign or_ln117_1100_fu_1058_p2 = (or_ln117_1098_reg_1633 | and_ln102_1163_fu_991_p2);

assign or_ln117_1101_fu_1103_p2 = (or_ln117_1100_reg_1646 | and_ln102_1178_fu_1093_p2);

assign or_ln117_1102_fu_1108_p2 = (or_ln117_1098_reg_1633_pp0_iter5_reg | and_ln102_1156_reg_1599_pp0_iter5_reg);

assign or_ln117_1103_fu_1119_p2 = (or_ln117_1102_fu_1108_p2 | and_ln102_1179_fu_1098_p2);

assign or_ln117_1104_fu_1133_p2 = (or_ln117_1102_fu_1108_p2 | and_ln102_1164_fu_1084_p2);

assign or_ln117_1105_fu_1164_p2 = (or_ln117_1104_reg_1656 | and_ln102_1180_fu_1159_p2);

assign or_ln117_fu_572_p2 = (and_ln102_1166_fu_566_p2 | and_ln102_1157_fu_546_p2);

assign select_ln117_1156_fu_642_p3 = ((or_ln117_reg_1521[0:0] == 1'b1) ? select_ln117_fu_635_p3 : 2'd3);

assign select_ln117_1157_fu_658_p3 = ((and_ln102_1153_reg_1497[0:0] == 1'b1) ? zext_ln117_127_fu_649_p1 : 3'd4);

assign select_ln117_1158_fu_669_p3 = ((or_ln117_1081_fu_653_p2[0:0] == 1'b1) ? select_ln117_1157_fu_658_p3 : 3'd5);

assign select_ln117_1159_fu_683_p3 = ((or_ln117_1082_fu_665_p2[0:0] == 1'b1) ? select_ln117_1158_fu_669_p3 : 3'd6);

assign select_ln117_1160_fu_691_p3 = ((or_ln117_1083_fu_677_p2[0:0] == 1'b1) ? select_ln117_1159_fu_683_p3 : 3'd7);

assign select_ln117_1161_fu_703_p3 = ((and_ln102_reg_1481_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_128_fu_699_p1 : 4'd8);

assign select_ln117_1162_fu_772_p3 = ((or_ln117_1084_fu_767_p2[0:0] == 1'b1) ? select_ln117_1161_reg_1549 : 4'd9);

assign select_ln117_1163_fu_784_p3 = ((or_ln117_1085_reg_1554[0:0] == 1'b1) ? select_ln117_1162_fu_772_p3 : 4'd10);

assign select_ln117_1164_fu_795_p3 = ((or_ln117_1086_fu_779_p2[0:0] == 1'b1) ? select_ln117_1163_fu_784_p3 : 4'd11);

assign select_ln117_1165_fu_809_p3 = ((or_ln117_1087_fu_791_p2[0:0] == 1'b1) ? select_ln117_1164_fu_795_p3 : 4'd12);

assign select_ln117_1166_fu_823_p3 = ((or_ln117_1088_fu_803_p2[0:0] == 1'b1) ? select_ln117_1165_fu_809_p3 : 4'd13);

assign select_ln117_1167_fu_831_p3 = ((or_ln117_1089_fu_817_p2[0:0] == 1'b1) ? select_ln117_1166_fu_823_p3 : 4'd14);

assign select_ln117_1168_fu_907_p3 = ((or_ln117_1090_fu_902_p2[0:0] == 1'b1) ? select_ln117_1167_reg_1589 : 4'd15);

assign select_ln117_1169_fu_923_p3 = ((icmp_ln86_reg_1312_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_129_fu_914_p1 : 5'd16);

assign select_ln117_1170_fu_934_p3 = ((or_ln117_1091_fu_918_p2[0:0] == 1'b1) ? select_ln117_1169_fu_923_p3 : 5'd17);

assign select_ln117_1171_fu_948_p3 = ((or_ln117_1092_fu_930_p2[0:0] == 1'b1) ? select_ln117_1170_fu_934_p3 : 5'd18);

assign select_ln117_1172_fu_960_p3 = ((or_ln117_1093_fu_942_p2[0:0] == 1'b1) ? select_ln117_1171_fu_948_p3 : 5'd19);

assign select_ln117_1173_fu_968_p3 = ((or_ln117_1094_fu_956_p2[0:0] == 1'b1) ? select_ln117_1172_fu_960_p3 : 5'd20);

assign select_ln117_1174_fu_1019_p3 = ((or_ln117_1095_fu_1014_p2[0:0] == 1'b1) ? select_ln117_1173_reg_1622 : 5'd21);

assign select_ln117_1175_fu_1031_p3 = ((or_ln117_1096_reg_1627[0:0] == 1'b1) ? select_ln117_1174_fu_1019_p3 : 5'd22);

assign select_ln117_1176_fu_1038_p3 = ((or_ln117_1097_fu_1026_p2[0:0] == 1'b1) ? select_ln117_1175_fu_1031_p3 : 5'd23);

assign select_ln117_1177_fu_1051_p3 = ((or_ln117_1098_reg_1633[0:0] == 1'b1) ? select_ln117_1176_fu_1038_p3 : 5'd24);

assign select_ln117_1178_fu_1063_p3 = ((or_ln117_1099_fu_1046_p2[0:0] == 1'b1) ? select_ln117_1177_fu_1051_p3 : 5'd25);

assign select_ln117_1179_fu_1071_p3 = ((or_ln117_1100_fu_1058_p2[0:0] == 1'b1) ? select_ln117_1178_fu_1063_p3 : 5'd26);

assign select_ln117_1180_fu_1112_p3 = ((or_ln117_1101_fu_1103_p2[0:0] == 1'b1) ? select_ln117_1179_reg_1651 : 5'd27);

assign select_ln117_1181_fu_1125_p3 = ((or_ln117_1102_fu_1108_p2[0:0] == 1'b1) ? select_ln117_1180_fu_1112_p3 : 5'd28);

assign select_ln117_1182_fu_1139_p3 = ((or_ln117_1103_fu_1119_p2[0:0] == 1'b1) ? select_ln117_1181_fu_1125_p3 : 5'd29);

assign select_ln117_1183_fu_1147_p3 = ((or_ln117_1104_fu_1133_p2[0:0] == 1'b1) ? select_ln117_1182_fu_1139_p3 : 5'd30);

assign select_ln117_fu_635_p3 = ((and_ln102_1157_reg_1509[0:0] == 1'b1) ? zext_ln117_fu_631_p1 : 2'd2);

assign xor_ln104_573_fu_522_p2 = (icmp_ln86_1192_reg_1323 ^ 1'd1);

assign xor_ln104_574_fu_719_p2 = (icmp_ln86_1193_reg_1328_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_575_fu_536_p2 = (icmp_ln86_1194_reg_1334 ^ 1'd1);

assign xor_ln104_576_fu_587_p2 = (icmp_ln86_1195_reg_1340_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_577_fu_839_p2 = (icmp_ln86_1196_reg_1346_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_578_fu_853_p2 = (icmp_ln86_1197_reg_1352_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_579_fu_551_p2 = (icmp_ln86_1198_reg_1358 ^ 1'd1);

assign xor_ln104_580_fu_597_p2 = (icmp_ln86_1199_reg_1364_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_581_fu_734_p2 = (icmp_ln86_1200_reg_1370_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_582_fu_863_p2 = (icmp_ln86_1201_reg_1376_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_583_fu_868_p2 = (icmp_ln86_1202_reg_1382_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_584_fu_986_p2 = (icmp_ln86_1203_reg_1388_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_585_fu_1079_p2 = (icmp_ln86_1204_reg_1395_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_578_p2 = (icmp_ln86_reg_1312_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_625_p2 = (1'd1 ^ and_ln102_1165_fu_607_p2);

assign zext_ln117_127_fu_649_p1 = select_ln117_1156_fu_642_p3;

assign zext_ln117_128_fu_699_p1 = select_ln117_1160_fu_691_p3;

assign zext_ln117_129_fu_914_p1 = select_ln117_1168_fu_907_p3;

assign zext_ln117_fu_631_p1 = xor_ln117_fu_625_p2;

endmodule //conifer_jettag_accelerator_decision_function_42
