<!DOCTYPE html>
<html lang="en-US">
<head>

	<title>OpenWrt Forum Archive</title>

	<meta charset="UTF-8">

	<meta http-equiv="X-UA-Compatible" content="IE=edge">

	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<link rel="stylesheet" href="assets/css/common.css">

</head>
<body>

<div class="container">

<header class="main-header">
	<h1 class="logo"><a href="index.html"><img src="assets/img/logo.png" width="376" height="88" alt="OpenWrt Forum Archive"></a></h1>
</header>

<aside>
	<p>This is a read-only archive of the old OpenWrt forum. The current OpenWrt forum resides at <a href="https://forum.openwrt.org/">https://forum.openwrt.org/</a>.</p>
	<p class="minor">In May 2018, the OpenWrt forum suffered a total data loss. This archive is an effort to restore and make available as much content as possible. Content may be missing or not representing the latest edited version.</p>
</aside>

<main>
	<header>
		<h1><span class="minor">Topic:</span> ralink rt5350 Micro board</h1>
	</header>
	<div class="notice minor">
		<p>
			The content of this topic has been archived
							on 21 Apr 2018.
										There are no obvious gaps in this topic, but there may still be some posts missing at the end.
					</p>
	</div>

	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
			
		
		
			<article class="post" id="p192872">
				<div class="post-metadata">
					<div class="post-num">Post #1</div>
					<div class="post-author">ayyari</div>
					<div class="post-datetime">
						23 Feb 2013, 11:12					</div>
				</div>
				<div class="post-content content">
					<p><span class="postimg"><img src="http://www.ayyari.com/pic/AYYAR.jpg" alt="ayyar rt5350 board" /></span></p><br /><p>Board: Ralink APSoC DRAM:&nbsp; 32 MB<br />relocate_code Pointer at: 81fb4000<br />******************************<br />Software System Reset Occurred<br />******************************<br />spi_wait_nsec: 42 <br />spi device id: c2 20 17 c2 20 (2017c220)<br />find flash: MX25L6405D<br />raspi_read: from:30000 len:1000 <br />.*** Warning - bad CRC, using default environment</p><p>============================================ <br />Ralink UBoot Version: 4.1.0.0<br />-------------------------------------------- <br />ASIC 5350_MP (Port5&lt;-&gt;None)<br />DRAM_CONF_FROM: Boot-Strapping <br />DRAM_TYPE: SDRAM <br />DRAM_SIZE: 256 Mbits<br />DRAM_WIDTH: 16 bits<br />DRAM_TOTAL_WIDTH: 16 bits<br />TOTAL_MEMORY_SIZE: 32 MBytes<br />Flash component: SPI Flash<br />Date:Jan 10 2013&nbsp; Time:23:42:54<br />============================================ <br />icache: sets:256, ways:4, linesz:32 ,total:32768<br />dcache: sets:128, ways:4, linesz:32 ,total:16384 </p><p> ##### The CPU freq = 360 MHZ #### <br /> estimate memory size =32 Mbytes</p><p>Please choose the operation: <br />&nbsp; &nbsp;1: Load system code to SDRAM via TFTP. <br />&nbsp; &nbsp;2: Load system code then write to Flash via TFTP. <br />&nbsp; &nbsp;3: Boot system code via Flash (default).<br />&nbsp; &nbsp;4: Entr boot command line interface.<br />&nbsp; &nbsp;7: Load Boot Loader code then write to Flash via Serial. <br />&nbsp; &nbsp;9: Load Boot Loader code then write to Flash via TFTP. <br /> 0 <br />&nbsp; &nbsp;<br />3: System Boot system code via Flash.<br />## Booting image at bc050000 ...<br />raspi_read: from:50000 len:40 <br />.&nbsp; &nbsp;Image Name:&nbsp; &nbsp;MIPS OpenWrt Linux-3.7.9<br />&nbsp; &nbsp;Image Type:&nbsp; &nbsp;MIPS Linux Kernel Image (lzma compressed)<br />&nbsp; &nbsp;Data Size:&nbsp; &nbsp; 916174 Bytes = 894.7 kB<br />&nbsp; &nbsp;Load Address: 80000000<br />&nbsp; &nbsp;Entry Point:&nbsp; 80000000<br />raspi_read: from:50040 len:dface <br />..............&nbsp; &nbsp;Verifying Checksum ... OK<br />&nbsp; &nbsp;Uncompressing Kernel Image ... OK<br />No initrd<br />## Transferring control to Linux (at address 80000000) ...<br />## Giving linux memsize in MB, 32</p><p>Starting kernel ...</p><p>[&nbsp; &nbsp; 0.000000] Linux version 3.7.9 (abdennaby@aYYari) (gcc version 4.6.4 20121210 (prerelease) (Linaro GCC 4.6-2012.12) ) #2 Sat Fe3<br />[&nbsp; &nbsp; 0.000000] bootconsole [early0] enabled<br />[&nbsp; &nbsp; 0.000000] CPU revision is: 0001964c (MIPS 24KEc)<br />[&nbsp; &nbsp; 0.000000] Ralink RT5350 id:1 rev:3 running at 360.00 MHz<br />[&nbsp; &nbsp; 0.000000] Determined physical RAM map:<br />[&nbsp; &nbsp; 0.000000]&nbsp; memory: 02000000 @ 00000000 (usable)<br />[&nbsp; &nbsp; 0.000000] Initrd not found or empty - disabling initrd<br />[&nbsp; &nbsp; 0.000000] Zone ranges:<br />[&nbsp; &nbsp; 0.000000]&nbsp; &nbsp;Normal&nbsp; &nbsp;[mem 0x00000000-0x01ffffff]<br />[&nbsp; &nbsp; 0.000000] Movable zone start for each node<br />[&nbsp; &nbsp; 0.000000] Early memory node ranges<br />[&nbsp; &nbsp; 0.000000]&nbsp; &nbsp;node&nbsp; &nbsp;0: [mem 0x00000000-0x01ffffff]<br />[&nbsp; &nbsp; 0.000000] Primary instruction cache 32kB, VIPT, 4-way, linesize 32 bytes.<br />[&nbsp; &nbsp; 0.000000] Primary data cache 16kB, 4-way, VIPT, no aliases, linesize 32 bytes<br />[&nbsp; &nbsp; 0.000000] Built 1 zonelists in Zone order, mobility grouping on.&nbsp; Total pages: 8128<br />[&nbsp; &nbsp; 0.000000] Kernel command line:&nbsp; board=AYYAR console=ttyS1,57600 mtdparts=spi0.0:192k(u-boot)ro,64k(u-boot-env)ro,64k(factory)r2<br />[&nbsp; &nbsp; 0.000000] PID hash table entries: 128 (order: -3, 512 bytes)<br />[&nbsp; &nbsp; 0.000000] Dentry cache hash table entries: 4096 (order: 2, 16384 bytes)<br />[&nbsp; &nbsp; 0.000000] Inode-cache hash table entries: 2048 (order: 1, 8192 bytes)<br />[&nbsp; &nbsp; 0.000000] __ex_table already sorted, skipping sort<br />[&nbsp; &nbsp; 0.000000] Writing ErrCtl register=00004460<br />[&nbsp; &nbsp; 0.000000] Readback ErrCtl register=00004460<br />[&nbsp; &nbsp; 0.000000] Memory: 29632k/32768k available (1970k kernel code, 3136k reserved, 472k data, 180k init, 0k highmem)<br />[&nbsp; &nbsp; 0.000000] SLUB: Genslabs=9, HWalign=32, Order=0-3, MinObjects=0, CPUs=1, Nodes=1<br />[&nbsp; &nbsp; 0.000000] NR_IRQS:48<br />[&nbsp; &nbsp; 0.000000] console [ttyS1] enabled, bootconsole disabled<br />[&nbsp; &nbsp; 0.000000] console [ttyS1] enabled, bootconsole disabled<br />[&nbsp; &nbsp; 0.010000] Calibrating delay loop... 239.61 BogoMIPS (lpj=1198080)<br />[&nbsp; &nbsp; 0.080000] pid_max: default: 32768 minimum: 301<br />[&nbsp; &nbsp; 0.080000] Mount-cache hash table entries: 512<br />[&nbsp; &nbsp; 0.090000] NET: Registered protocol family 16<br />[&nbsp; &nbsp; 0.100000] MIPS: machine is AYYAR<br />[&nbsp; &nbsp; 0.130000] bio: create slab &lt;bio-0&gt; at 0<br />[&nbsp; &nbsp; 0.140000] Switching to clocksource MIPS<br />[&nbsp; &nbsp; 0.150000] NET: Registered protocol family 2<br />[&nbsp; &nbsp; 0.160000] TCP established hash table entries: 1024 (order: 1, 8192 bytes)<br />[&nbsp; &nbsp; 0.180000] TCP bind hash table entries: 1024 (order: 0, 4096 bytes)<br />[&nbsp; &nbsp; 0.190000] TCP: Hash tables configured (established 1024 bind 1024)<br />[&nbsp; &nbsp; 0.200000] TCP: reno registered<br />[&nbsp; &nbsp; 0.210000] UDP hash table entries: 256 (order: 0, 4096 bytes)<br />[&nbsp; &nbsp; 0.220000] UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)<br />[&nbsp; &nbsp; 0.230000] NET: Registered protocol family 1<br />[&nbsp; &nbsp; 0.280000] squashfs: version 4.0 (2009/01/31) Phillip Lougher<br />[&nbsp; &nbsp; 0.290000] jffs2: version 2.2 (NAND) (SUMMARY) (LZMA) (RTIME) (CMODE_PRIORITY) (c) 2001-2006 Red Hat, Inc.<br />[&nbsp; &nbsp; 0.320000] msgmni has been set to 57<br />[&nbsp; &nbsp; 0.320000] io scheduler noop registered<br />[&nbsp; &nbsp; 0.330000] io scheduler deadline registered (default)<br />[&nbsp; &nbsp; 0.340000] Serial: 8250/16550 driver, 2 ports, IRQ sharing disabled<br />[&nbsp; &nbsp; 0.360000] serial8250: ttyS0 at MMIO 0x10000500 (irq = 13) is a 16550A<br />[&nbsp; &nbsp; 0.370000] serial8250: ttyS1 at MMIO 0x10000c00 (irq = 20) is a 16550A<br />[&nbsp; &nbsp; 0.390000] ramips-spi ramips-spi.0: master is unqueued, this is deprecated<br />[&nbsp; &nbsp; 0.410000] m25p80 spi0.0: mx25l6405d (8192 Kbytes)<br />[&nbsp; &nbsp; 0.420000] 6 cmdlinepart partitions found on MTD device spi0.0<br />[&nbsp; &nbsp; 0.430000] Creating 6 MTD partitions on &quot;spi0.0&quot;:<br />[&nbsp; &nbsp; 0.440000] 0x000000000000-0x000000030000 : &quot;u-boot&quot;<br />[&nbsp; &nbsp; 0.450000] 0x000000030000-0x000000040000 : &quot;u-boot-env&quot;<br />[&nbsp; &nbsp; 0.460000] 0x000000040000-0x000000050000 : &quot;factory&quot;<br />[&nbsp; &nbsp; 0.480000] 0x000000050000-0x000000130000 : &quot;kernel&quot;<br />[&nbsp; &nbsp; 0.490000] 0x000000130000-0x000000800000 : &quot;rootfs&quot;<br />[&nbsp; &nbsp; 0.510000] mtd: partition &quot;rootfs&quot; set to be root filesystem<br />[&nbsp; &nbsp; 0.520000] mtd: partition &quot;rootfs_data&quot; created automatically, ofs=3E0000, len=420000 <br />[&nbsp; &nbsp; 0.530000] 0x0000003e0000-0x000000800000 : &quot;rootfs_data&quot;<br />[&nbsp; &nbsp; 0.550000] 0x000000050000-0x000000800000 : &quot;firmware&quot;<br />[&nbsp; &nbsp; 0.570000] ramips-wdt ramips-wdt: timeout value must be 0 &lt; timeout &lt;= 35, using 35<br />[&nbsp; &nbsp; 0.590000] TCP: cubic registered<br />[&nbsp; &nbsp; 0.600000] NET: Registered protocol family 17<br />[&nbsp; &nbsp; 0.610000] 8021q: 802.1Q VLAN Support v1.8<br />[&nbsp; &nbsp; 0.630000] VFS: Mounted root (squashfs filesystem) readonly on device 31:4.<br />[&nbsp; &nbsp; 0.650000] Freeing unused kernel memory: 180k freed<br />[&nbsp; &nbsp; 5.330000] input: gpio-keys-polled as /devices/platform/gpio-keys-polled/input/input0<br />[&nbsp; &nbsp; 5.710000] Button Hotplug driver version 0.4.1<br />- preinit -<br />Press the [f] key and hit [enter] to enter failsafe mode<br />- regular preinit -<br />[&nbsp; &nbsp; 9.430000] jffs2: notice: (358) jffs2_build_xattr_subsystem: complete building xattr subsystem, 20 of xdatum (1 unchecked, 19 o.<br />switching to jffs2<br />- init -</p><p>Please press Enter to activate this console. [&nbsp; &nbsp;12.770000] Compat-drivers backport release: compat-drivers-2013-01-21-1<br />[&nbsp; &nbsp;12.790000] Backport based on wireless-testing.git master-2013-02-22<br />[&nbsp; &nbsp;12.800000] compat.git: wireless-testing.git<br />[&nbsp; &nbsp;12.850000] cfg80211: Calling CRDA to update world regulatory domain<br />[&nbsp; &nbsp;12.860000] cfg80211: World regulatory domain updated:<br />[&nbsp; &nbsp;12.870000] cfg80211:&nbsp; &nbsp;(start_freq - end_freq @ bandwidth), (max_antenna_gain, max_eirp)<br />[&nbsp; &nbsp;12.890000] cfg80211:&nbsp; &nbsp;(2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)<br />[&nbsp; &nbsp;12.900000] cfg80211:&nbsp; &nbsp;(2457000 KHz - 2482000 KHz @ 20000 KHz), (300 mBi, 2000 mBm)<br />[&nbsp; &nbsp;12.920000] cfg80211:&nbsp; &nbsp;(2474000 KHz - 2494000 KHz @ 20000 KHz), (300 mBi, 2000 mBm)<br />[&nbsp; &nbsp;12.930000] cfg80211:&nbsp; &nbsp;(5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)<br />[&nbsp; &nbsp;12.950000] cfg80211:&nbsp; &nbsp;(5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)<br />[&nbsp; &nbsp;13.850000] usbcore: registered new interface driver usbfs<br />[&nbsp; &nbsp;13.860000] usbcore: registered new interface driver hub<br />[&nbsp; &nbsp;13.880000] usbcore: registered new device driver usb<br />[&nbsp; &nbsp;14.610000] phy0 -&gt; rt2x00lib_request_eeprom_file: Info - Loading EEPROM data from &#039;soc_wmac.eeprom&#039;.<br />[&nbsp; &nbsp;14.680000] phy0 -&gt; rt2x00_set_chip: Info - Chipset detected - rt: 5350, rf: 5350, rev: 0500.<br />[&nbsp; &nbsp;14.760000] PPP generic driver version 2.4.2<br />[&nbsp; &nbsp;15.070000] ip_tables: (C) 2000-2006 Netfilter Core Team<br />[&nbsp; &nbsp;15.370000] NET: Registered protocol family 24<br />[&nbsp; &nbsp;15.400000] ehci_hcd: USB 2.0 &#039;Enhanced&#039; Host Controller (EHCI) Driver<br />[&nbsp; &nbsp;16.410000] ehci-platform ehci-platform: Generic Platform EHCI Controller<br />[&nbsp; &nbsp;16.420000] ehci-platform ehci-platform: new USB bus registered, assigned bus number 1<br />[&nbsp; &nbsp;16.470000] ehci-platform ehci-platform: irq 26, io mem 0x101c0000<br />[&nbsp; &nbsp;16.500000] ehci-platform ehci-platform: USB 2.0 started, EHCI 1.00<br />[&nbsp; &nbsp;16.510000] hub 1-0:1.0: USB hub found<br />[&nbsp; &nbsp;16.520000] hub 1-0:1.0: 1 port detected<br />[&nbsp; &nbsp;16.550000] nf_conntrack version 0.5.0 (465 buckets, 1860 max)<br />[&nbsp; &nbsp;17.350000] dwc_otg: version 2.72a 24-JUN-2008<br />[&nbsp; &nbsp;22.510000] device eth0.1 entered promiscuous mode<br />[&nbsp; &nbsp;22.520000] device eth0 entered promiscuous mode<br />[&nbsp; &nbsp;22.540000] br-lan: port 1(eth0.1) entered forwarding state<br />[&nbsp; &nbsp;22.550000] br-lan: port 1(eth0.1) entered forwarding state<br />[&nbsp; &nbsp;23.240000] ramips-wdt: timeout value 60 must be 0 &lt; timeout &lt;= 35, using 35<br />[&nbsp; &nbsp;24.550000] br-lan: port 1(eth0.1) entered forwarding state<br />[&nbsp; &nbsp;28.580000] device wlan0 entered promiscuous mode<br />[&nbsp; &nbsp;28.670000] br-lan: port 2(wlan0) entered forwarding state<br />[&nbsp; &nbsp;28.680000] br-lan: port 2(wlan0) entered forwarding state<br />[&nbsp; &nbsp;30.680000] br-lan: port 2(wlan0) entered forwarding state</p><br /><br /><p>Hi all.<br />I have a problem with all GPIO and LED&nbsp; in&nbsp; ON mode. can anyone help me for resolving the problem?.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p192893">
				<div class="post-metadata">
					<div class="post-num">Post #2</div>
					<div class="post-author">Squonk</div>
					<div class="post-datetime">
						23 Feb 2013, 15:48					</div>
				</div>
				<div class="post-content content">
					<p>Hi,</p><p>It looks like an interesting little board... From what I can see in the logs, it has 4MB Flash/32MB SDRAM.</p><p>Can you give us more details: where did you purchase it, at what price? Do you have pinout, schematic, manuals, etc?</p><p>Regarding your problem, can you provide more information: what firmware do you run, which patches... What is the problem exactly: you can&#039;t drive GPIOs because they are all declared as LEDs?</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p192911">
				<div class="post-metadata">
					<div class="post-num">Post #3</div>
					<div class="post-author">lizby</div>
					<div class="post-datetime">
						23 Feb 2013, 16:45					</div>
				</div>
				<div class="post-content content">
					<p>That is an interesting board.&nbsp; Hope there is a model available with 8MB flash.&nbsp; </p><p>On the row of pin headers at the bottom to the right of the USB connection I can make out &quot;I2C&quot; and &quot;SCLK&quot; and &quot;SD&quot;, but can&#039;t read many of the rest of the labels.&nbsp; I think perhaps SPI is brought out.&nbsp; Can you provide a higher resolution photograph of those labels.</p><p>I see from the log that console is assigned to ttyS1--is ttyS0 brought out anywhere?</p><p>Is there a datasheet available?</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p192914">
				<div class="post-metadata">
					<div class="post-num">Post #4</div>
					<div class="post-author">Squonk</div>
					<div class="post-datetime">
						23 Feb 2013, 17:00					</div>
				</div>
				<div class="post-content content">
					<p>My fault: this baby has 8MB Flash, not 4MB as I stated above!</p><p>Please tell us where to get it!!!</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p192918">
				<div class="post-metadata">
					<div class="post-num">Post #5</div>
					<div class="post-author">ayyari</div>
					<div class="post-datetime">
						23 Feb 2013, 17:05					</div>
				</div>
				<div class="post-content content">
					<p>thank you for interesting<br /> Here is the schema of gpio.<br /><span class="postimg"><img src="http://www.ayyari.com/pic/ayyar_pinout.jpg" alt="Micro board" /></span></p><p>I&#039;m doing the documentation</p>											<p class="post-edited">(Last edited by <strong>ayyari</strong> on 23 Feb 2013, 17:06)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p192920">
				<div class="post-metadata">
					<div class="post-num">Post #6</div>
					<div class="post-author">ayyari</div>
					<div class="post-datetime">
						23 Feb 2013, 17:24					</div>
				</div>
				<div class="post-content content">
					<p>if not configure the gpio in this manner,&nbsp; all GPIO start in HIGH state. to start them in default LOW I need to change uboot?.</p><p>the micro board in a few weeks will be on sale.</p><p>static struct gpio ayyar_gpios[] = {<br />&nbsp; &nbsp; { 1,&nbsp; &nbsp; GPIOF_IN,&nbsp; &nbsp; &nbsp; &nbsp; &quot;GPIO 1&quot; },<br />&nbsp; &nbsp; { 2,&nbsp; &nbsp; GPIOF_IN,&nbsp; &nbsp; &nbsp; &nbsp; &quot;GPIO 2&quot; },<br />&nbsp; &nbsp; { 7,&nbsp; &nbsp; GPIOF_OUT_INIT_LOW,&nbsp; &nbsp; &quot;GPIO 7&quot; },<br />&nbsp; &nbsp; { 8,&nbsp; &nbsp; GPIOF_OUT_INIT_LOW,&nbsp; &nbsp; &quot;GPIO 8&quot; },<br />&nbsp; &nbsp; { 9,&nbsp; &nbsp; GPIOF_OUT_INIT_LOW,&nbsp; &nbsp; &quot;GPIO 9&quot; },<br />&nbsp; &nbsp; { 10,&nbsp; &nbsp; GPIOF_OUT_INIT_LOW,&nbsp; &nbsp; &quot;GPIO 10&quot; },<br />&nbsp; &nbsp; { 11,&nbsp; &nbsp; GPIOF_OUT_INIT_LOW,&nbsp; &nbsp; &quot;GPIO 11&quot; },<br />&nbsp; &nbsp; { 12,&nbsp; &nbsp; GPIOF_OUT_INIT_LOW,&nbsp; &nbsp; &quot;GPIO 12&quot; },<br />&nbsp; &nbsp; { 13,&nbsp; &nbsp; GPIOF_OUT_INIT_LOW,&nbsp; &nbsp; &quot;GPIO 13&quot; },<br />&nbsp; &nbsp; { 14,&nbsp; &nbsp; GPIOF_OUT_INIT_LOW,&nbsp; &nbsp; &quot;GPIO 14&quot; },<br /> };</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p192924">
				<div class="post-metadata">
					<div class="post-num">Post #7</div>
					<div class="post-author">ayyari</div>
					<div class="post-datetime">
						23 Feb 2013, 17:28					</div>
				</div>
				<div class="post-content content">
					<p>images of rear . flash/ram<br /><span class="postimg"><img src="http://ayyari.com/pic/AYYAR_Bak.png" alt="ayyar back" /></span></p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p192929">
				<div class="post-metadata">
					<div class="post-num">Post #8</div>
					<div class="post-author">lizby</div>
					<div class="post-datetime">
						23 Feb 2013, 18:18					</div>
				</div>
				<div class="post-content content">
					<p>Thanks for the response.&nbsp; The pinout descriptions and latest photo seem to be of the &quot;Ralink 802.11n AP Router Module Board AWM002&quot;.&nbsp; Are you, or is your company, designing the board that the module plugs into?</p><p>This looks like a very nice board to act like a &quot;little computer&quot; (including wifi), and it should be useful for many tasks.</p><p>I&#039;m not expert by any means, but I would not think that uboot would be setting the GPIOs high.&nbsp; To test that, if you interrupt the boot by pressing &quot;4&quot;, are the GPIOs high at that point?&nbsp; It would make much more sense for them to be initially low, or floating.</p>											<p class="post-edited">(Last edited by <strong>lizby</strong> on 23 Feb 2013, 18:22)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p192935">
				<div class="post-metadata">
					<div class="post-num">Post #9</div>
					<div class="post-author">ayyari</div>
					<div class="post-datetime">
						23 Feb 2013, 19:00					</div>
				</div>
				<div class="post-content content">
					<p>I agree with you. in the uboot.&nbsp; the gpio are set to HIGH.<br />is possible to patch it in LOW mode?</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p192943">
				<div class="post-metadata">
					<div class="post-num">Post #10</div>
					<div class="post-author">Squonk</div>
					<div class="post-datetime">
						23 Feb 2013, 19:50					</div>
				</div>
				<div class="post-content content">
					<p>Initializing GPIOs with no specific purpose to OUTPUTs is stupid!</p><p>It is better to define them as TriState if possible, (so they are disconnected from incoming signals) or INPUTs if not possible, so that they don&#039;t provoke any disaster upon reboot: just imagine one of the GPIO declared as output is connected to a switch triggering the launch of a balistic missile <img src="https://forum.openwrt.org/img/smilies/wink.png" width="15" height="15" alt="wink" /></p><p>Then, in the hardware board design, you can still fix the default state for each GPIO if required by using pull-up or pull-down resistors.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p192946">
				<div class="post-metadata">
					<div class="post-num">Post #11</div>
					<div class="post-author">Squonk</div>
					<div class="post-datetime">
						23 Feb 2013, 20:05					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>lizby wrote:</cite><blockquote><p>Thanks for the response.&nbsp; The pinout descriptions and latest photo seem to be of the &quot;Ralink 802.11n AP Router Module Board AWM002&quot;.&nbsp; Are you, or is your company, designing the board that the module plugs into?</p></blockquote></div><p>Yeah, this is <a href="http://www.asiarf.com/Smallest-Tiny-Ralink-802-11n-Wireless-AP-Router-Module-Board-AWM002-product-view-375.html">AsiaRF&#039;s AWM002 module</a>!</p><div class="quotebox"><cite>lizby wrote:</cite><blockquote><p>This looks like a very nice board to act like a &quot;little computer&quot; (including wifi), and it should be useful for many tasks.</p></blockquote></div><p>It could have been designed to be a little bit more compact by using dual-Ethernet jacks and magnetics or even integrated MagJacks.</p><p>Switch S1 is labeled &quot;GETWAY/APCLIENT&quot; instead of &quot;GATEWAY/APCLIENT&quot; <img src="https://forum.openwrt.org/img/smilies/smile.png" width="15" height="15" alt="smile" /></p><p>It could be made even more interesting by adding an AU6350MGL USB hub/SDCard combo chip to get a microSD card to mount as a FS and up to 3 USB host ports.</p><p>As usual, I would be surprised to see that the module or the main board are RoHS/CE/FCC compliant.</p><p>And of course, it all depends on the price... Getting both the module and the main board for &lt; 30USD is the real challenge!</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p193096">
				<div class="post-metadata">
					<div class="post-num">Post #12</div>
					<div class="post-author">ayyari</div>
					<div class="post-datetime">
						25 Feb 2013, 08:36					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>Squonk wrote:</cite><blockquote><p>Initializing GPIOs with no specific purpose to OUTPUTs is stupid!</p></blockquote></div><p>the initialization of the GPIO have been set as PCM, I2S, I2C. </p><div class="quotebox"><cite>Squonk wrote:</cite><blockquote><p>Then, in the hardware board design, you can still fix the default state for each GPIO if required by using pull-up or pull-down resistors.</p></blockquote></div><p>I&#039;m no expert on the subject. but I hope it can be resolved through software</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p193097">
				<div class="post-metadata">
					<div class="post-num">Post #13</div>
					<div class="post-author">Squonk</div>
					<div class="post-datetime">
						25 Feb 2013, 08:46					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>ayyari wrote:</cite><blockquote><div class="quotebox"><cite>Squonk wrote:</cite><blockquote><p>Initializing GPIOs with no specific purpose to OUTPUTs is stupid!</p></blockquote></div><p>the initialization of the GPIO have been set as PCM, I2S, I2C.</p></blockquote></div><p>No, you should let the user decide! Even if you can label the corresponding GPIO on the PCB for their recommended function, their application is up to the user, so let them as inputs, then provide a way to switch to the desired configuration: what if I want a full UART, i.e. no PCM/I2S on the multiplexed pins?</p><div class="quotebox"><cite>ayyari wrote:</cite><blockquote><div class="quotebox"><cite>Squonk wrote:</cite><blockquote><p>Then, in the hardware board design, you can still fix the default state for each GPIO if required by using pull-up or pull-down resistors.</p></blockquote></div><p>I&#039;m no expert on the subject. but I hope it can be resolved through software</p></blockquote></div><p>Yes, but again, the user will put pull-up/pull-down resistors as required by the application, but the software should not force a GPIO to output in U-Boot or in the kernel: this should be up to the user, maybe using a web-based config tool.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p194719">
				<div class="post-metadata">
					<div class="post-num">Post #14</div>
					<div class="post-author">dony71</div>
					<div class="post-datetime">
						12 Mar 2013, 23:43					</div>
				</div>
				<div class="post-content content">
					<p>this ralink microboard is very good.<br />i want to buy 1 to play around <br />anybody can tell me how to order this in USA?</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p195789">
				<div class="post-metadata">
					<div class="post-num">Post #15</div>
					<div class="post-author">xopal</div>
					<div class="post-datetime">
						23 Mar 2013, 03:55					</div>
				</div>
				<div class="post-content content">
					<p>More interesting if you share the SDK files <img src="https://forum.openwrt.org/img/smilies/big_smile.png" width="15" height="15" alt="big_smile" /></p>									</div>
			</article>

			
		
	
			<div class="notice minor">
			<p>The discussion might have continued from here.</p>
		</div>
	
	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
</main>

</div>


<!-- Created in a hurry and not indicative of usual code quality. Here's a number: 0 -->

</body>
</html>