`timescale 	1ns				/ 100ps
`include "mux.v"
`include "synth.v"
`include "probador.v"
`include "cmos_cells.v"

module BancoPruebas; 
	wire[7:0] out_synth1, dataout0, dataout1, out_synth0, data_in;
	wire reset_L, clk, valid_in, validout0, validout1, valid_out0_synth, valid_out1_synth;

	mux mux(/*AUTOINST*/);

endmodule
