Assembler report for lab1
Tue Jan  5 13:17:36 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: lab1.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Tue Jan  5 13:17:36 2016 ;
; Revision Name         ; lab1                                  ;
; Top-level Entity Name ; lab1                                  ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA5F31C6                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+---------------------------+
; Assembler Generated Files ;
+---------------------------+
; File Name                 ;
+---------------------------+
; lab1.sof                  ;
+---------------------------+


+------------------------------------+
; Assembler Device Options: lab1.sof ;
+----------------+-------------------+
; Option         ; Setting           ;
+----------------+-------------------+
; Device         ; 5CSEMA5F31C6      ;
; JTAG usercode  ; 0x013EA289        ;
; Checksum       ; 0x013EA289        ;
+----------------+-------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue Jan  5 13:17:17 2016
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1
Info (115030): Assembler is generating device programming files
Warning (11713): The configuration of the Hard Processor Subsystem (HPS) within this design has changed.
The Preloader software that initializes the HPS requires an update.
Using hps_isw_handoff/mysystem_Arm_A9_HPS/, run the Preloader Support Package Generator to update your Preloader software
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1118 megabytes
    Info: Processing ended: Tue Jan  5 13:17:37 2016
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:17


