EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 3
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1100 1000 1550 2050
U 5E283D3E
F0 "80386" 50
F1 "cpu.sch" 50
F2 "CPU_FPGA_ADDR[23:0]" O R 2650 1150 50 
F3 "CPU_FPGA_D[15:0]" B R 2650 1250 50 
F4 "CPU_FPGA_~ADS" O R 2650 1400 50 
F5 "CPU_FPGA_M~IO" O R 2650 1500 50 
F6 "CPU_FPGA_D~C" O R 2650 1600 50 
F7 "CPU_FPGA_W~R" O R 2650 1700 50 
F8 "CPU_FPGA_~LOCK" O R 2650 1800 50 
F9 "CPU_FPGA_HLDA" O R 2650 1900 50 
F10 "CPU_CLK2" I L 1100 1150 50 
F11 "FPGA_CPU_RESET" I R 2650 2100 50 
F12 "FPGA_CPU_~READY" I R 2650 2200 50 
F13 "FPGA_CPU_HOLD" I R 2650 2300 50 
F14 "FPGA_CPU_INTR" I R 2650 2400 50 
F15 "FPGA_CPU_NMI" I R 2650 2500 50 
F16 "FPGA_CPU_~BUSY" I R 2650 2600 50 
F17 "FPGA_CPU_~ERROR" I R 2650 2700 50 
F18 "FPGA_CPU_PEREQ" I R 2650 2800 50 
F19 "FPGA_CPU_~FLT" I R 2650 2900 50 
$EndSheet
$Sheet
S 4000 1000 1550 2050
U 5E65DA8D
F0 "FPGA" 50
F1 "fpga.sch" 50
F2 "VCC_PLL" I R 5550 1100 50 
F3 "VCC_A" I R 5550 1200 50 
F4 "VCC_IO" I R 5550 1300 50 
F5 "VCC_INT" I R 5550 1400 50 
F6 "CPU_FPGA_D[15:0]" B L 4000 1250 50 
F7 "CPU_FPGA_ADDR[23:0]" I L 4000 1150 50 
F8 "FPGA_CPU_~READY" O L 4000 2200 50 
F9 "FPGA_CPU_HOLD" O L 4000 2300 50 
F10 "CPU_FPGA_HLDA" I L 4000 1900 50 
F11 "FPGA_CPU_INTR" O L 4000 2400 50 
F12 "FPGA_CPU_NMI" O L 4000 2500 50 
F13 "FPGA_CPU_RESET" O L 4000 2100 50 
F14 "CPU_FPGA_~ADS" I L 4000 1400 50 
F15 "CPU_FPGA_~LOCK" I L 4000 1800 50 
F16 "CPU_FPGA_W~R" I L 4000 1700 50 
F17 "CPU_FPGA_D~C" I L 4000 1600 50 
F18 "CPU_FPGA_M~IO" I L 4000 1500 50 
F19 "RAM_WE" O R 5550 2950 50 
F20 "RAM_CS" O R 5550 2850 50 
$EndSheet
Wire Bus Line
	2650 1150 4000 1150
Wire Bus Line
	2650 1250 4000 1250
Wire Wire Line
	2650 2200 4000 2200
Wire Wire Line
	4000 2300 2650 2300
Wire Wire Line
	4000 1900 2650 1900
Wire Wire Line
	4000 2400 2650 2400
Wire Wire Line
	4000 2500 2650 2500
Wire Wire Line
	2650 2100 4000 2100
Wire Wire Line
	2650 1800 4000 1800
Wire Wire Line
	2650 1700 4000 1700
Wire Wire Line
	2650 1600 4000 1600
Wire Wire Line
	4000 1500 2650 1500
Wire Wire Line
	2650 1400 4000 1400
$EndSCHEMATC
