###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon May 24 22:59:41 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   gout              (v) checked with  leading edge of 'ideal_clock'
Beginpoint: gout_sel_reg_0_/Q (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.174
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                     |             |                  |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------------+-------+-------+---------+----------| 
     |                     | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.317 | 
     | CTS_ccl_a_buf_00008 |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.316 | 
     | CTS_ccl_a_buf_00008 | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.279 | 
     | CTS_ccl_a_buf_00003 |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.274 | 
     | CTS_ccl_a_buf_00003 | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.222 | 
     | gout_sel_reg_0_     |             | EDFCNQD0BWP40    | 0.062 | 0.001 |  -0.037 |   -0.221 | 
     | gout_sel_reg_0_     | CP ^ -> Q v | EDFCNQD0BWP40    | 0.046 | 0.124 |   0.087 |   -0.097 | 
     | U292                |             | AN2D1BWP40       | 0.046 | 0.000 |   0.087 |   -0.097 | 
     | U292                | A1 v -> Z v | AN2D1BWP40       | 0.098 | 0.084 |   0.171 |   -0.013 | 
     |                     |             | pe_tile_new_unq1 | 0.098 | 0.003 |   0.174 |   -0.010 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.178
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.321 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.319 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.282 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.277 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.226 | 
     | sb_1b/out_3_3_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.004 |  -0.035 |   -0.222 | 
     | sb_1b/out_3_3_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.025 | 0.118 |   0.083 |   -0.105 | 
     | sb_1b/U71                |             | MUX2D1BWP40      | 0.025 | 0.000 |   0.083 |   -0.105 | 
     | sb_1b/U71                | I1 v -> Z v | MUX2D1BWP40      | 0.150 | 0.085 |   0.168 |   -0.019 | 
     |                          |             | pe_tile_new_unq1 | 0.151 | 0.009 |   0.178 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.187
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.331 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.329 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.292 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.287 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.236 | 
     | sb_1b/out_1_2_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.004 |  -0.035 |   -0.232 | 
     | sb_1b/out_1_2_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.035 | 0.123 |   0.089 |   -0.109 | 
     | sb_1b/U245               |             | MUX2D1BWP40      | 0.035 | 0.000 |   0.089 |   -0.109 | 
     | sb_1b/U245               | I1 v -> Z v | MUX2D1BWP40      | 0.106 | 0.096 |   0.184 |   -0.013 | 
     |                          |             | pe_tile_new_unq1 | 0.106 | 0.003 |   0.187 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_4_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.188
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.331 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.330 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.293 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.287 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.236 | 
     | sb_1b/out_3_4_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.004 |  -0.035 |   -0.232 | 
     | sb_1b/out_3_4_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.028 | 0.120 |   0.085 |   -0.113 | 
     | sb_1b/U63                |             | MUX2D1BWP40      | 0.028 | 0.000 |   0.085 |   -0.113 | 
     | sb_1b/U63                | I1 v -> Z v | MUX2D1BWP40      | 0.140 | 0.095 |   0.180 |   -0.017 | 
     |                          |             | pe_tile_new_unq1 | 0.140 | 0.007 |   0.188 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.190
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.334 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.332 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.295 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.290 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.239 | 
     | sb_1b/out_3_2_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.003 |  -0.035 |   -0.236 | 
     | sb_1b/out_3_2_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.027 | 0.119 |   0.084 |   -0.117 | 
     | sb_1b/U78                |             | MUX2D1BWP40      | 0.027 | 0.000 |   0.084 |   -0.117 | 
     | sb_1b/U78                | I1 v -> Z v | MUX2D1BWP40      | 0.153 | 0.097 |   0.181 |   -0.020 | 
     |                          |             | pe_tile_new_unq1 | 0.154 | 0.010 |   0.190 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.192
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.336 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.334 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.297 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.292 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.241 | 
     | sb_1b/out_1_3_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.004 |  -0.035 |   -0.237 | 
     | sb_1b/out_1_3_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.041 | 0.123 |   0.088 |   -0.114 | 
     | sb_1b/U244               |             | MUX2D1BWP40      | 0.041 | 0.000 |   0.088 |   -0.114 | 
     | sb_1b/U244               | I1 v -> Z v | MUX2D1BWP40      | 0.110 | 0.100 |   0.188 |   -0.014 | 
     |                          |             | pe_tile_new_unq1 | 0.111 | 0.004 |   0.192 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_4_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.195
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.339 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.337 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.300 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.295 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.243 | 
     | sb_1b/out_1_4_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.004 |  -0.035 |   -0.240 | 
     | sb_1b/out_1_4_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.047 | 0.130 |   0.096 |   -0.109 | 
     | sb_1b/U243               |             | MUX2D1BWP40      | 0.047 | 0.000 |   0.096 |   -0.109 | 
     | sb_1b/U243               | I1 v -> Z v | MUX2D1BWP40      | 0.107 | 0.096 |   0.192 |   -0.013 | 
     |                          |             | pe_tile_new_unq1 | 0.108 | 0.003 |   0.195 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.197
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.341 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.339 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.302 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.297 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.246 | 
     | sb_1b/out_2_3_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.003 |  -0.035 |   -0.243 | 
     | sb_1b/out_2_3_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.040 | 0.127 |   0.092 |   -0.116 | 
     | sb_1b/U239               |             | MUX2D1BWP40      | 0.040 | 0.000 |   0.092 |   -0.116 | 
     | sb_1b/U239               | I1 v -> Z v | MUX2D1BWP40      | 0.136 | 0.099 |   0.191 |   -0.016 | 
     |                          |             | pe_tile_new_unq1 | 0.135 | 0.006 |   0.197 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.198
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.341 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.339 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.302 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.297 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.246 | 
     | sb_1b/out_0_3_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.004 |  -0.035 |   -0.242 | 
     | sb_1b/out_0_3_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.027 | 0.117 |   0.082 |   -0.125 | 
     | sb_1b/U84                |             | MUX2D0BWP40      | 0.027 | 0.000 |   0.082 |   -0.125 | 
     | sb_1b/U84                | I1 v -> Z v | MUX2D0BWP40      | 0.129 | 0.115 |   0.197 |   -0.010 | 
     |                          |             | pe_tile_new_unq1 | 0.129 | 0.000 |   0.198 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_4_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.199
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.343 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.341 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.304 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.299 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.248 | 
     | sb_1b/out_0_4_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.004 |  -0.035 |   -0.244 | 
     | sb_1b/out_0_4_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.025 | 0.118 |   0.083 |   -0.126 | 
     | sb_1b/U14                |             | MUX2D0BWP40      | 0.025 | 0.000 |   0.083 |   -0.126 | 
     | sb_1b/U14                | I1 v -> Z v | MUX2D0BWP40      | 0.132 | 0.116 |   0.199 |   -0.010 | 
     |                          |             | pe_tile_new_unq1 | 0.132 | 0.000 |   0.199 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.200
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.343 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.342 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.304 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.299 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.248 | 
     | sb_1b/out_3_0_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.003 |  -0.035 |   -0.245 | 
     | sb_1b/out_3_0_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.037 | 0.125 |   0.090 |   -0.119 | 
     | sb_1b/U8                 |             | MUX2D1BWP40      | 0.037 | 0.000 |   0.090 |   -0.119 | 
     | sb_1b/U8                 | I1 v -> Z v | MUX2D1BWP40      | 0.156 | 0.100 |   0.190 |   -0.020 | 
     |                          |             | pe_tile_new_unq1 | 0.157 | 0.009 |   0.200 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.200
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.343 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.342 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.304 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.299 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.248 | 
     | sb_1b/out_0_2_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.004 |  -0.035 |   -0.244 | 
     | sb_1b/out_0_2_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.023 | 0.116 |   0.082 |   -0.128 | 
     | sb_1b/U90                |             | MUX2D0BWP40      | 0.023 | 0.000 |   0.082 |   -0.128 | 
     | sb_1b/U90                | I1 v -> Z v | MUX2D0BWP40      | 0.136 | 0.117 |   0.199 |   -0.011 | 
     |                          |             | pe_tile_new_unq1 | 0.136 | 0.001 |   0.200 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_1_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.202
  Slack Time                    0.212
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.345 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.344 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.306 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.301 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.250 | 
     | sb_1b/out_0_1_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.004 |  -0.035 |   -0.246 | 
     | sb_1b/out_0_1_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.027 | 0.119 |   0.084 |   -0.128 | 
     | sb_1b/U96                |             | MUX2D0BWP40      | 0.027 | 0.000 |   0.084 |   -0.128 | 
     | sb_1b/U96                | I1 v -> Z v | MUX2D0BWP40      | 0.134 | 0.117 |   0.201 |   -0.010 | 
     |                          |             | pe_tile_new_unq1 | 0.134 | 0.000 |   0.202 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.202
  Slack Time                    0.212
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.345 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.344 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.306 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.301 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.250 | 
     | sb_1b/out_0_0_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.004 |  -0.035 |   -0.246 | 
     | sb_1b/out_0_0_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.027 | 0.117 |   0.083 |   -0.129 | 
     | sb_1b/U20                |             | MUX2D0BWP40      | 0.027 | 0.000 |   0.083 |   -0.129 | 
     | sb_1b/U20                | I1 v -> Z v | MUX2D0BWP40      | 0.135 | 0.118 |   0.201 |   -0.011 | 
     |                          |             | pe_tile_new_unq1 | 0.135 | 0.001 |   0.202 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   read_data[0]      (^) checked with  leading edge of 'ideal_clock'
Beginpoint: gout_sel_reg_0_/Q (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.203
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +--------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                     |              |                  |       |       |  Time   |   Time   | 
     |---------------------+--------------+------------------+-------+-------+---------+----------| 
     |                     | clk_in ^     |                  | 0.040 |       |  -0.134 |   -0.346 | 
     | CTS_ccl_a_buf_00008 |              | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.345 | 
     | CTS_ccl_a_buf_00008 | I ^ -> Z ^   | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.308 | 
     | CTS_ccl_a_buf_00003 |              | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.303 | 
     | CTS_ccl_a_buf_00003 | I ^ -> Z ^   | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.251 | 
     | gout_sel_reg_0_     |              | EDFCNQD0BWP40    | 0.062 | 0.001 |  -0.037 |   -0.250 | 
     | gout_sel_reg_0_     | CP ^ -> Q ^  | EDFCNQD0BWP40    | 0.077 | 0.124 |   0.087 |   -0.126 | 
     | U610                |              | AOI31D0BWP40     | 0.077 | 0.000 |   0.087 |   -0.126 | 
     | U610                | A2 ^ -> ZN v | AOI31D0BWP40     | 0.028 | 0.056 |   0.143 |   -0.070 | 
     | U611                |              | ND4D1BWP40       | 0.028 | 0.000 |   0.143 |   -0.070 | 
     | U611                | A4 v -> ZN ^ | ND4D1BWP40       | 0.090 | 0.059 |   0.202 |   -0.011 | 
     |                     |              | pe_tile_new_unq1 | 0.090 | 0.001 |   0.203 |   -0.010 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.207
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.350 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.349 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.312 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.306 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.255 | 
     | sb_1b/out_2_2_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.004 |  -0.035 |   -0.252 | 
     | sb_1b/out_2_2_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.051 | 0.132 |   0.097 |   -0.120 | 
     | sb_1b/U240               |             | MUX2D1BWP40      | 0.051 | 0.000 |   0.097 |   -0.120 | 
     | sb_1b/U240               | I1 v -> Z v | MUX2D1BWP40      | 0.136 | 0.102 |   0.199 |   -0.017 | 
     |                          |             | pe_tile_new_unq1 | 0.136 | 0.007 |   0.207 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_1_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.214
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.040 |       |  -0.134 |   -0.358 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.356 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.319 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.314 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.263 | 
     | sb_1b/out_3_1_id1_reg_0_ |             | EDFQD0BWP40      | 0.062 | 0.003 |  -0.035 |   -0.260 | 
     | sb_1b/out_3_1_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.034 | 0.123 |   0.088 |   -0.136 | 
     | sb_1b/U26                |             | MUX2D1BWP40      | 0.034 | 0.000 |   0.088 |   -0.136 | 
     | sb_1b/U26                | I1 v -> Z v | MUX2D1BWP40      | 0.158 | 0.115 |   0.204 |   -0.021 | 
     |                          |             | pe_tile_new_unq1 | 0.160 | 0.011 |   0.214 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.217
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |              |                  |       |       |  Time   |   Time   | 
     |--------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                  | 0.040 |       |  -0.134 |   -0.361 | 
     | CTS_ccl_a_buf_00008      |              | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.359 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^   | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.322 | 
     | CTS_ccl_a_buf_00003      |              | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.317 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^   | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.265 | 
     | sb_1b/out_2_4_id1_reg_0_ |              | EDFQD0BWP40      | 0.062 | 0.003 |  -0.035 |   -0.262 | 
     | sb_1b/out_2_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD0BWP40      | 0.062 | 0.118 |   0.083 |   -0.144 | 
     | sb_1b/FE_RC_94_0         |              | ND2D1BWP40       | 0.062 | 0.000 |   0.083 |   -0.144 | 
     | sb_1b/FE_RC_94_0         | A2 ^ -> ZN v | ND2D1BWP40       | 0.017 | 0.022 |   0.105 |   -0.122 | 
     | sb_1b/FE_RC_92_0         |              | AN2D0BWP40       | 0.017 | 0.000 |   0.105 |   -0.122 | 
     | sb_1b/FE_RC_92_0         | A2 v -> Z v  | AN2D0BWP40       | 0.025 | 0.036 |   0.142 |   -0.085 | 
     | sb_1b/FE_RC_93_0         |              | CKND2BWP40       | 0.025 | 0.000 |   0.142 |   -0.085 | 
     | sb_1b/FE_RC_93_0         | I v -> ZN ^  | CKND2BWP40       | 0.118 | 0.069 |   0.211 |   -0.016 | 
     |                          |              | pe_tile_new_unq1 | 0.118 | 0.006 |   0.217 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.220
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |              |                  |       |       |  Time   |   Time   | 
     |--------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                  | 0.040 |       |  -0.134 |   -0.364 | 
     | CTS_ccl_a_buf_00008      |              | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.362 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^   | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.325 | 
     | CTS_ccl_a_buf_00003      |              | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.320 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^   | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.269 | 
     | sb_1b/out_2_1_id1_reg_0_ |              | EDFQD0BWP40      | 0.062 | 0.004 |  -0.035 |   -0.265 | 
     | sb_1b/out_2_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD0BWP40      | 0.035 | 0.105 |   0.070 |   -0.160 | 
     | sb_1b/FE_RC_33_0         |              | AOI22D0BWP40     | 0.035 | 0.000 |   0.070 |   -0.160 | 
     | sb_1b/FE_RC_33_0         | B2 ^ -> ZN v | AOI22D0BWP40     | 0.064 | 0.055 |   0.125 |   -0.105 | 
     | sb_1b/FE_RC_34_0         |              | CKND2BWP40       | 0.064 | 0.000 |   0.125 |   -0.105 | 
     | sb_1b/FE_RC_34_0         | I v -> ZN ^  | CKND2BWP40       | 0.129 | 0.088 |   0.213 |   -0.017 | 
     |                          |              | pe_tile_new_unq1 | 0.130 | 0.007 |   0.220 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.221
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |              |                  |       |       |  Time   |   Time   | 
     |--------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                  | 0.040 |       |  -0.134 |   -0.365 | 
     | CTS_ccl_a_buf_00008      |              | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.363 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^   | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.326 | 
     | CTS_ccl_a_buf_00003      |              | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.321 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^   | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.270 | 
     | sb_1b/out_2_0_id1_reg_0_ |              | EDFQD0BWP40      | 0.062 | 0.004 |  -0.035 |   -0.266 | 
     | sb_1b/out_2_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD0BWP40      | 0.044 | 0.108 |   0.073 |   -0.158 | 
     | sb_1b/FE_RC_43_0         |              | AOI22D0BWP40     | 0.044 | 0.000 |   0.073 |   -0.158 | 
     | sb_1b/FE_RC_43_0         | B2 ^ -> ZN v | AOI22D0BWP40     | 0.079 | 0.054 |   0.128 |   -0.103 | 
     | sb_1b/FE_RC_44_0         |              | CKND2BWP40       | 0.079 | 0.000 |   0.128 |   -0.103 | 
     | sb_1b/FE_RC_44_0         | I v -> ZN ^  | CKND2BWP40       | 0.127 | 0.086 |   0.214 |   -0.017 | 
     |                          |              | pe_tile_new_unq1 | 0.128 | 0.007 |   0.221 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.222
  Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.365 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.364 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.325 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.322 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.269 | 
     | sb_wide/out_3_0_id1_bar_reg_6_             |                  | DFQD0BWP40            | 0.051 |  0.000 |  -0.037 |   -0.268 | 
     | sb_wide/out_3_0_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.049 |  0.095 |   0.058 |   -0.173 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.043 | -0.003 |   0.056 |   -0.176 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd1_2i_8b | 0.255 |  0.163 |   0.219 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.255 |  0.003 |   0.222 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.223
  Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.366 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.365 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.326 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.047 |  0.012 |  -0.082 |   -0.314 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.053 |  -0.028 |   -0.261 | 
     | sb_wide/out_3_2_id1_bar_reg_7_             |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.028 |   -0.260 | 
     | sb_wide/out_3_2_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.042 |  0.091 |   0.063 |   -0.170 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.037 | -0.002 |   0.061 |   -0.172 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd1_2i_8b | 0.269 |  0.157 |   0.218 |   -0.015 | 
     |                                            |                  | pe_tile_new_unq1      | 0.270 |  0.005 |   0.223 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.224
  Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.367 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.366 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.327 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.324 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.271 | 
     | sb_wide/out_3_0_id1_bar_reg_7_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.270 | 
     | sb_wide/out_3_0_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.051 |  0.096 |   0.059 |   -0.174 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.045 | -0.003 |   0.057 |   -0.177 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd1_2i_8b | 0.261 |  0.164 |   0.221 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.261 |  0.003 |   0.224 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.225
  Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.368 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.367 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.328 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.325 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.272 | 
     | sb_wide/out_3_0_id1_bar_reg_1_             |                  | DFQD0BWP40            | 0.051 |  0.000 |  -0.037 |   -0.271 | 
     | sb_wide/out_3_0_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.052 |  0.096 |   0.060 |   -0.175 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.045 | -0.003 |   0.057 |   -0.178 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd1_2i_8b | 0.262 |  0.165 |   0.222 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.263 |  0.003 |   0.225 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.225
  Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.369 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.367 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.329 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.326 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.272 | 
     | sb_wide/out_3_0_id1_bar_reg_8_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.272 | 
     | sb_wide/out_3_0_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.053 |  0.097 |   0.060 |   -0.175 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.046 | -0.003 |   0.057 |   -0.178 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd1_2i_8b | 0.260 |  0.165 |   0.222 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.261 |  0.003 |   0.225 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.226
  Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.369 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.368 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.329 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.326 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.273 | 
     | sb_wide/out_3_0_id1_bar_reg_12_            |                  | DFQD0BWP40            | 0.051 |  0.000 |  -0.037 |   -0.273 | 
     | sb_wide/out_3_0_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.054 |  0.097 |   0.061 |   -0.175 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.047 | -0.003 |   0.058 |   -0.178 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd1_2i_8b | 0.261 |  0.165 |   0.223 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.261 |  0.003 |   0.226 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.227
  Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.370 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.369 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.331 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.037 |  0.007 |  -0.088 |   -0.324 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.051 |  -0.036 |   -0.273 | 
     | sb_wide/out_1_4_id1_bar_reg_14_            |                  | DFQD0BWP40            | 0.049 |  0.001 |  -0.036 |   -0.272 | 
     | sb_wide/out_1_4_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.128 |  0.131 |   0.095 |   -0.142 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.111 | -0.006 |   0.088 |   -0.148 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd1_2i_8b | 0.046 |  0.050 |   0.138 |   -0.099 | 
     | FE_OFC8_out_BUS16_S1_T4_14                 |                  | BUFFD3BWP40           | 0.051 | -0.010 |   0.128 |   -0.109 | 
     | FE_OFC8_out_BUS16_S1_T4_14                 | I v -> Z v       | BUFFD3BWP40           | 0.107 |  0.084 |   0.211 |   -0.025 | 
     |                                            |                  | pe_tile_new_unq1      | 0.111 |  0.015 |   0.227 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.227
  Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.371 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.369 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.331 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.328 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.274 | 
     | sb_wide/out_3_0_id1_bar_reg_13_            |                  | DFQD0BWP40            | 0.051 |  0.000 |  -0.037 |   -0.274 | 
     | sb_wide/out_3_0_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.054 |  0.097 |   0.061 |   -0.177 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.047 | -0.003 |   0.058 |   -0.180 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b | 0.263 |  0.165 |   0.223 |   -0.014 | 
     |                                            |                  | pe_tile_new_unq1      | 0.264 |  0.004 |   0.227 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.228
  Slack Time                    0.238
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.371 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.370 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.331 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.328 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.275 | 
     | sb_wide/out_3_0_id1_bar_reg_5_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.036 |   -0.274 | 
     | sb_wide/out_3_0_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.056 |  0.098 |   0.062 |   -0.176 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.049 | -0.003 |   0.059 |   -0.179 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b | 0.256 |  0.166 |   0.225 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.256 |  0.003 |   0.228 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.228
  Slack Time                    0.238
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.371 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.370 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.331 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.328 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.275 | 
     | sb_wide/out_3_0_id1_bar_reg_15_            |                  | DFQD0BWP40            | 0.051 |  0.000 |  -0.037 |   -0.274 | 
     | sb_wide/out_3_0_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.055 |  0.098 |   0.062 |   -0.176 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.048 | -0.003 |   0.059 |   -0.179 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd1_2i_8b | 0.256 |  0.166 |   0.225 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.256 |  0.003 |   0.228 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.229
  Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.373 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.371 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.332 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.047 |  0.012 |  -0.082 |   -0.321 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.053 |  -0.028 |   -0.267 | 
     | sb_wide/out_3_2_id1_bar_reg_6_             |                  | DFQD0BWP40            | 0.049 |  0.001 |  -0.028 |   -0.267 | 
     | sb_wide/out_3_2_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.048 |  0.094 |   0.066 |   -0.173 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.042 | -0.003 |   0.064 |   -0.175 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd1_2i_8b | 0.255 |  0.162 |   0.226 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.255 |  0.003 |   0.229 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.229
  Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.373 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.371 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.332 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.329 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.276 | 
     | sb_wide/out_3_0_id1_bar_reg_10_            |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.275 | 
     | sb_wide/out_3_0_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.062 |  0.098 |   0.061 |   -0.178 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.054 | -0.003 |   0.058 |   -0.181 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd1_2i_8b | 0.259 |  0.168 |   0.226 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.259 |  0.003 |   0.229 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.231
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.374 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.373 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.334 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.331 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.278 | 
     | sb_wide/out_3_0_id1_bar_reg_4_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.277 | 
     | sb_wide/out_3_0_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.059 |  0.100 |   0.064 |   -0.177 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.051 | -0.003 |   0.061 |   -0.180 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd1_2i_8b | 0.256 |  0.167 |   0.228 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.256 |  0.003 |   0.231 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.231
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.374 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.373 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.334 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.331 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.278 | 
     | sb_wide/out_3_0_id1_bar_reg_14_            |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.277 | 
     | sb_wide/out_3_0_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.058 |  0.100 |   0.063 |   -0.178 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.050 | -0.003 |   0.060 |   -0.181 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd1_2i_8b | 0.257 |  0.168 |   0.228 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.257 |  0.003 |   0.231 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.231
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.375 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.373 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.335 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.332 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.278 | 
     | sb_wide/out_3_0_id1_bar_reg_11_            |                  | DFQD0BWP40            | 0.051 |  0.000 |  -0.037 |   -0.278 | 
     | sb_wide/out_3_0_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.059 |  0.100 |   0.064 |   -0.178 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.052 | -0.003 |   0.061 |   -0.181 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd1_2i_8b | 0.261 |  0.168 |   0.228 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.261 |  0.003 |   0.231 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.231
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.375 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.373 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.335 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.332 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.278 | 
     | sb_wide/out_3_0_id1_bar_reg_0_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.278 | 
     | sb_wide/out_3_0_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.058 |  0.100 |   0.063 |   -0.178 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.051 | -0.003 |   0.060 |   -0.181 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd1_2i_8b | 0.262 |  0.168 |   0.228 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.262 |  0.003 |   0.231 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.232
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.376 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.374 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.336 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.047 |  0.012 |  -0.082 |   -0.324 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.053 |  -0.028 |   -0.270 | 
     | sb_wide/out_3_2_id1_bar_reg_5_             |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.028 |   -0.270 | 
     | sb_wide/out_3_2_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.052 |  0.096 |   0.068 |   -0.174 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.045 | -0.003 |   0.066 |   -0.177 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b | 0.255 |  0.164 |   0.230 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.255 |  0.003 |   0.232 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.233
  Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.377 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.375 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.337 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.046 |  0.008 |  -0.086 |   -0.329 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.047 |  0.052 |  -0.034 |   -0.277 | 
     | sb_wide/out_3_1_id1_bar_reg_15_            |                  | DFQD0BWP40            | 0.047 |  0.000 |  -0.033 |   -0.277 | 
     | sb_wide/out_3_1_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.063 |  0.097 |   0.064 |   -0.179 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.055 | -0.003 |   0.061 |   -0.183 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd1_2i_8b | 0.262 |  0.169 |   0.230 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.262 |  0.003 |   0.233 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.233
  Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.377 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.375 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.337 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.334 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.280 | 
     | sb_wide/out_3_0_id1_bar_reg_9_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.280 | 
     | sb_wide/out_3_0_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.061 |  0.101 |   0.065 |   -0.178 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.053 | -0.003 |   0.062 |   -0.182 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd1_2i_8b | 0.261 |  0.168 |   0.230 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.261 |  0.003 |   0.233 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.234
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |              |                  |       |       |  Time   |   Time   | 
     |--------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                  | 0.040 |       |  -0.134 |   -0.378 | 
     | CTS_ccl_a_buf_00008      |              | CKBD20BWP40      | 0.041 | 0.002 |  -0.132 |   -0.376 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^   | CKBD20BWP40      | 0.034 | 0.037 |  -0.095 |   -0.339 | 
     | CTS_ccl_a_buf_00003      |              | CKBD5BWP40       | 0.036 | 0.005 |  -0.090 |   -0.334 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^   | CKBD5BWP40       | 0.062 | 0.051 |  -0.038 |   -0.282 | 
     | sb_1b/out_1_0_id1_reg_0_ |              | EDFQD0BWP40      | 0.062 | 0.004 |  -0.035 |   -0.279 | 
     | sb_1b/out_1_0_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40      | 0.038 | 0.124 |   0.089 |   -0.155 | 
     | sb_1b/FE_RC_40_0         |              | AOI22D0BWP40     | 0.038 | 0.000 |   0.089 |   -0.155 | 
     | sb_1b/FE_RC_40_0         | B2 v -> ZN ^ | AOI22D0BWP40     | 0.089 | 0.059 |   0.148 |   -0.096 | 
     | sb_1b/FE_RC_41_0         |              | INVD1BWP40       | 0.089 | 0.000 |   0.148 |   -0.096 | 
     | sb_1b/FE_RC_41_0         | I ^ -> ZN v  | INVD1BWP40       | 0.105 | 0.083 |   0.231 |   -0.013 | 
     |                          |              | pe_tile_new_unq1 | 0.105 | 0.003 |   0.234 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.235
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.378 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.377 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.338 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.047 |  0.012 |  -0.082 |   -0.326 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.053 |  -0.028 |   -0.273 | 
     | sb_wide/out_3_2_id1_bar_reg_3_             |                  | DFQD0BWP40            | 0.049 |  0.001 |  -0.028 |   -0.272 | 
     | sb_wide/out_3_2_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.054 |  0.098 |   0.070 |   -0.175 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.048 | -0.003 |   0.067 |   -0.178 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd1_2i_8b | 0.259 |  0.164 |   0.231 |   -0.014 | 
     |                                            |                  | pe_tile_new_unq1      | 0.260 |  0.004 |   0.235 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.235
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.379 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.377 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.340 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.037 |  0.007 |  -0.088 |   -0.333 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.051 |  -0.036 |   -0.282 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            |                  | DFQD0BWP40            | 0.049 |  0.001 |  -0.036 |   -0.281 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.155 |  0.140 |   0.105 |   -0.141 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.134 | -0.008 |   0.097 |   -0.148 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd1_2i_8b | 0.043 |  0.052 |   0.149 |   -0.096 | 
     | FE_OFC9_out_BUS16_S1_T4_15                 |                  | BUFFD3BWP40           | 0.048 | -0.010 |   0.139 |   -0.106 | 
     | FE_OFC9_out_BUS16_S1_T4_15                 | I v -> Z v       | BUFFD3BWP40           | 0.107 |  0.081 |   0.220 |   -0.025 | 
     |                                            |                  | pe_tile_new_unq1      | 0.112 |  0.015 |   0.235 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.236
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.379 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.378 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.339 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.336 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.283 | 
     | sb_wide/out_3_0_id1_bar_reg_2_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.036 |   -0.282 | 
     | sb_wide/out_3_0_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.063 |  0.102 |   0.066 |   -0.180 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.055 | -0.003 |   0.063 |   -0.183 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd1_2i_8b | 0.262 |  0.170 |   0.232 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.262 |  0.003 |   0.236 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.236
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.380 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.378 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.340 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.043 |  0.003 |  -0.090 |   -0.337 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.053 |  -0.037 |   -0.283 | 
     | sb_wide/out_3_0_id1_bar_reg_3_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.283 | 
     | sb_wide/out_3_0_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.067 |  0.102 |   0.066 |   -0.181 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.058 | -0.003 |   0.062 |   -0.184 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd1_2i_8b | 0.258 |  0.171 |   0.233 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.258 |  0.003 |   0.236 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.237
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.381 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.041 |  0.002 |  -0.132 |   -0.379 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.034 |  0.037 |  -0.095 |   -0.342 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.037 |  0.007 |  -0.088 |   -0.335 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.050 |  0.052 |  -0.036 |   -0.283 | 
     | sb_wide/out_0_4_id1_bar_reg_6_             |                  | DFQD0BWP40            | 0.050 |  0.000 |  -0.035 |   -0.283 | 
     | sb_wide/out_0_4_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.070 |  0.099 |   0.064 |   -0.183 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.061 | -0.003 |   0.060 |   -0.187 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd1_2i_8b | 0.309 |  0.167 |   0.228 |   -0.020 | 
     |                                            |                  | pe_tile_new_unq1      | 0.310 |  0.009 |   0.237 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.237
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.381 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.379 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.341 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.047 |  0.012 |  -0.082 |   -0.329 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.053 |  -0.028 |   -0.275 | 
     | sb_wide/out_3_2_id1_bar_reg_0_             |                  | DFQD0BWP40            | 0.049 |  0.001 |  -0.028 |   -0.275 | 
     | sb_wide/out_3_2_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.053 |  0.097 |   0.069 |   -0.178 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd1_2i_8b | 0.047 | -0.003 |   0.067 |   -0.181 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd1_2i_8b | 0.265 |  0.166 |   0.233 |   -0.014 | 
     |                                            |                  | pe_tile_new_unq1      | 0.266 |  0.004 |   0.237 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.238
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.381 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.380 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.341 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.047 |  0.012 |  -0.082 |   -0.329 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.053 |  -0.028 |   -0.276 | 
     | sb_wide/out_3_2_id1_bar_reg_10_            |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.028 |   -0.276 | 
     | sb_wide/out_3_2_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.055 |  0.098 |   0.070 |   -0.177 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.048 | -0.003 |   0.067 |   -0.180 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd1_2i_8b | 0.264 |  0.167 |   0.234 |   -0.014 | 
     |                                            |                  | pe_tile_new_unq1      | 0.264 |  0.004 |   0.238 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.239
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.382 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.381 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.342 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.047 |  0.012 |  -0.082 |   -0.330 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.053 |  -0.028 |   -0.277 | 
     | sb_wide/out_3_2_id1_bar_reg_8_             |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.028 |   -0.277 | 
     | sb_wide/out_3_2_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.053 |  0.097 |   0.069 |   -0.180 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.047 | -0.003 |   0.066 |   -0.182 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd1_2i_8b | 0.269 |  0.168 |   0.234 |   -0.015 | 
     |                                            |                  | pe_tile_new_unq1      | 0.269 |  0.005 |   0.239 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.239
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.382 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.381 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.342 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.047 |  0.012 |  -0.082 |   -0.330 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.053 |  -0.028 |   -0.277 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.028 |   -0.277 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.060 |  0.099 |   0.071 |   -0.178 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.052 | -0.003 |   0.068 |   -0.181 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd1_2i_8b | 0.257 |  0.168 |   0.236 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.257 |  0.003 |   0.239 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.240
  Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.040 |        |  -0.134 |   -0.383 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD16BWP40           | 0.041 |  0.002 |  -0.132 |   -0.382 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD16BWP40           | 0.041 |  0.039 |  -0.093 |   -0.343 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.047 |  0.012 |  -0.082 |   -0.331 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.053 |  -0.028 |   -0.278 | 
     | sb_wide/out_3_2_id1_bar_reg_13_            |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.028 |   -0.278 | 
     | sb_wide/out_3_2_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.062 |  0.098 |   0.071 |   -0.179 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd1_2i_8b | 0.054 | -0.003 |   0.067 |   -0.182 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd1_2i_8b | 0.262 |  0.169 |   0.237 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.262 |  0.003 |   0.240 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 

