[0m[[0m[0minfo[0m] [0m[0mPackaging /home/hut1si/gits/rfuzz2ndtry/firrtl/target/scala-2.11/firrtl_2.11-1.2-SNAPSHOT-sources.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/RemoveAccesses.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/RemoveAccesses.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/transforms/GroupComponents.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/GroupComponents.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/ir/IR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/ir/IR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/Checks.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/Checks.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/Namespace.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Namespace.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/WIR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/WIR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/wiring/Wiring.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/wiring/Wiring.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/memlib/ResolveMaskGranularity.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/ResolveMaskGranularity.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/Mappers.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Mappers.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/analyses/InstanceGraph.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/analyses/InstanceGraph.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/clocklist/ClockListTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/clocklist/ClockListTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/memlib/InferReadWrite.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/InferReadWrite.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/RemoveCHIRRTL.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/RemoveCHIRRTL.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/LoweringCompilers.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/LoweringCompilers.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/Parser.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Parser.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	tutorial/lesson2-working-ir/AnalyzeCircuit.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/tutorial/lesson2-working-ir/AnalyzeCircuit.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/Inline.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/Inline.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/memlib/VerilogMemDelays.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/VerilogMemDelays.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/PadWidths.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/PadWidths.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/CheckWidths.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/CheckWidths.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/transforms/CheckCombLoops.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/CheckCombLoops.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/transforms/ConstantPropagation.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/ConstantPropagation.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/memlib/RenameAnnotatedMemoryPorts.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/RenameAnnotatedMemoryPorts.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/analyses/NodeCount.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/analyses/NodeCount.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/memlib/ResolveMemoryReference.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/ResolveMemoryReference.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	logger/Logger.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/logger/Logger.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/VerilogModulusCleanup.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/VerilogModulusCleanup.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/ConvertFixedToSInt.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/ConvertFixedToSInt.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/transforms/Flatten.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/Flatten.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/memlib/ReplaceMemTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/ReplaceMemTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	tutorial/lesson1-circuit-traversal/AnalyzeCircuit.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/tutorial/lesson1-circuit-traversal/AnalyzeCircuit.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/transforms/RemoveReset.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/RemoveReset.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/RemoveValidIf.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/RemoveValidIf.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/transforms/DeadCodeElimination.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/DeadCodeElimination.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/memlib/DecorateMems.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/DecorateMems.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/wiring/WiringTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/wiring/WiringTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/Visitor.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Visitor.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/CheckInitialization.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/CheckInitialization.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/memlib/YamlUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/YamlUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/annotations/AnnotationUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/annotations/AnnotationUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/Resolves.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/Resolves.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/annotations/JsonProtocol.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/annotations/JsonProtocol.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/Utils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Utils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/InferWidths.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/InferWidths.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/memlib/ToMemIR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/ToMemIR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/ReplaceAccesses.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/ReplaceAccesses.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/Emitter.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Emitter.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/SplitExpressions.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/SplitExpressions.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/transforms/RemoveWires.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/RemoveWires.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/clocklist/RemoveAllButClocks.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/clocklist/RemoveAllButClocks.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/transforms/Dedup.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/Dedup.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/transforms/FlattenRegUpdate.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/FlattenRegUpdate.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/CommonSubexpressionElimination.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/CommonSubexpressionElimination.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	logback.xml[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/resources/logback.xml[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/annotations/Named.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/annotations/Named.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/clocklist/ClockListUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/clocklist/ClockListUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/LexerHelper.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/LexerHelper.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/Uniquify.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/Uniquify.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/clocklist/ClockList.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/clocklist/ClockList.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/DeadCodeElimination.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/DeadCodeElimination.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/PrimOps.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/PrimOps.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/transforms/BlackBoxSourceHelper.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/BlackBoxSourceHelper.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/memlib/MemIR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/MemIR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/graph/EulerTour.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/graph/EulerTour.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/Driver.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Driver.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/memlib/MemTransformUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/MemTransformUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/graph/DiGraph.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/graph/DiGraph.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/annotations/Annotation.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/annotations/Annotation.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/package.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/package.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/ExpandWhens.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/ExpandWhens.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/transforms/OptimizationAnnotations.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/OptimizationAnnotations.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/Passes.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/Passes.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/memlib/MemUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/MemUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/wiring/WiringUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/wiring/WiringUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/util/BackendCompilationUtilities.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/util/BackendCompilationUtilities.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/memlib/ReplaceMemMacros.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/ReplaceMemMacros.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/altIR/FirrtlGraphNode.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/altIR/FirrtlGraphNode.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/Compiler.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Compiler.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/ZeroWidth.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/ZeroWidth.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/LowerTypes.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/LowerTypes.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/ExecutionOptionsManager.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/ExecutionOptionsManager.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/RemoveEmpty.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/RemoveEmpty.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/annotations/AnnotationYamlProtocol.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/annotations/AnnotationYamlProtocol.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/CheckChirrtl.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/CheckChirrtl.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl/passes/InferTypes.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/InferTypes.scala[0m
[0m[[0m[0minfo[0m] [0m[0mDone packaging.[0m
