// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sinGenerator,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.470000,HLS_SYN_LAT=6773,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=32,HLS_SYN_FF=4933,HLS_SYN_LUT=10169}" *)

module sinGenerator (
        ap_clk,
        ap_rst_n,
        dataToBram_Addr_A,
        dataToBram_EN_A,
        dataToBram_WEN_A,
        dataToBram_Din_A,
        dataToBram_Dout_A,
        dataToBram_Clk_A,
        dataToBram_Rst_A,
        s_axi_CRTL_BUS_AWVALID,
        s_axi_CRTL_BUS_AWREADY,
        s_axi_CRTL_BUS_AWADDR,
        s_axi_CRTL_BUS_WVALID,
        s_axi_CRTL_BUS_WREADY,
        s_axi_CRTL_BUS_WDATA,
        s_axi_CRTL_BUS_WSTRB,
        s_axi_CRTL_BUS_ARVALID,
        s_axi_CRTL_BUS_ARREADY,
        s_axi_CRTL_BUS_ARADDR,
        s_axi_CRTL_BUS_RVALID,
        s_axi_CRTL_BUS_RREADY,
        s_axi_CRTL_BUS_RDATA,
        s_axi_CRTL_BUS_RRESP,
        s_axi_CRTL_BUS_BVALID,
        s_axi_CRTL_BUS_BREADY,
        s_axi_CRTL_BUS_BRESP,
        interrupt
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 55'b1;
parameter    ap_ST_st2_fsm_1 = 55'b10;
parameter    ap_ST_st3_fsm_2 = 55'b100;
parameter    ap_ST_st4_fsm_3 = 55'b1000;
parameter    ap_ST_st5_fsm_4 = 55'b10000;
parameter    ap_ST_st6_fsm_5 = 55'b100000;
parameter    ap_ST_st7_fsm_6 = 55'b1000000;
parameter    ap_ST_st8_fsm_7 = 55'b10000000;
parameter    ap_ST_st9_fsm_8 = 55'b100000000;
parameter    ap_ST_st10_fsm_9 = 55'b1000000000;
parameter    ap_ST_st11_fsm_10 = 55'b10000000000;
parameter    ap_ST_st12_fsm_11 = 55'b100000000000;
parameter    ap_ST_st13_fsm_12 = 55'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 55'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 55'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 55'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 55'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 55'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 55'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 55'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 55'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 55'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 55'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 55'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 55'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 55'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 55'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 55'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 55'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 55'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 55'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 55'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 55'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 55'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 55'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 55'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 55'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 55'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 55'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 55'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 55'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 55'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 55'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 55'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 55'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 55'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 55'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 55'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 55'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 55'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_50 = 55'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_51 = 55'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st53_fsm_52 = 55'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st54_fsm_53 = 55'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st55_fsm_54 = 55'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    C_S_AXI_CRTL_BUS_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CRTL_BUS_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_40000000 = 32'b1000000000000000000000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_3F000000 = 32'b111111000000000000000000000000;
parameter    ap_const_lv32_4C6A6000 = 32'b1001100011010100110000000000000;
parameter    ap_const_lv64_40E0000000000000 = 64'b100000011100000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv64_40BFFF8000000000 = 64'b100000010111111111111111000000000000000000000000000000000000000;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv7_42 = 7'b1000010;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_true = 1'b1;
parameter    C_S_AXI_CRTL_BUS_WSTRB_WIDTH = (C_S_AXI_CRTL_BUS_DATA_WIDTH / ap_const_int64_8);
parameter    C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
output  [31:0] dataToBram_Addr_A;
output   dataToBram_EN_A;
output  [3:0] dataToBram_WEN_A;
output  [31:0] dataToBram_Din_A;
input  [31:0] dataToBram_Dout_A;
output   dataToBram_Clk_A;
output   dataToBram_Rst_A;
input   s_axi_CRTL_BUS_AWVALID;
output   s_axi_CRTL_BUS_AWREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CRTL_BUS_AWADDR;
input   s_axi_CRTL_BUS_WVALID;
output   s_axi_CRTL_BUS_WREADY;
input  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1 : 0] s_axi_CRTL_BUS_WDATA;
input  [C_S_AXI_CRTL_BUS_WSTRB_WIDTH - 1 : 0] s_axi_CRTL_BUS_WSTRB;
input   s_axi_CRTL_BUS_ARVALID;
output   s_axi_CRTL_BUS_ARREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CRTL_BUS_ARADDR;
output   s_axi_CRTL_BUS_RVALID;
input   s_axi_CRTL_BUS_RREADY;
output  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1 : 0] s_axi_CRTL_BUS_RDATA;
output  [1:0] s_axi_CRTL_BUS_RRESP;
output   s_axi_CRTL_BUS_BVALID;
input   s_axi_CRTL_BUS_BREADY;
output  [1:0] s_axi_CRTL_BUS_BRESP;
output   interrupt;

reg dataToBram_EN_A;
reg[3:0] dataToBram_WEN_A;
reg dataToBram_Rst_A;
reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [54:0] ap_CS_fsm = 55'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_73;
reg    ap_ready;
wire   [31:0] pi;
wire   [31:0] w;
wire    sinGenerator_CRTL_BUS_s_axi_U_ap_dummy_ce;
wire   [31:0] grp_fu_127_p2;
reg   [31:0] reg_162;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_135;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_142;
wire   [31:0] grp_sinGenerator_sinf_or_cosf_fu_110_ap_return;
reg   [31:0] reg_167;
reg    ap_sig_cseq_ST_st36_fsm_35;
reg    ap_sig_bdd_152;
wire    grp_sinGenerator_sinf_or_cosf_fu_110_ap_done;
reg    ap_sig_cseq_ST_st41_fsm_40;
reg    ap_sig_bdd_163;
wire   [63:0] grp_fu_157_p2;
reg   [63:0] reg_172;
reg    ap_sig_cseq_ST_st43_fsm_42;
reg    ap_sig_bdd_174;
reg    ap_sig_cseq_ST_st48_fsm_47;
reg    ap_sig_bdd_181;
wire   [63:0] grp_fu_152_p2;
reg   [63:0] reg_177;
reg    ap_sig_cseq_ST_st53_fsm_52;
reg    ap_sig_bdd_191;
wire   [31:0] grp_fu_146_p1;
reg   [31:0] reg_182;
reg    ap_sig_cseq_ST_st49_fsm_48;
reg    ap_sig_bdd_201;
reg    ap_sig_cseq_ST_st54_fsm_53;
reg    ap_sig_bdd_208;
reg   [31:0] pi_read_reg_235;
wire   [31:0] grp_fu_133_p2;
reg   [31:0] tmp_4_reg_241;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_227;
wire   [0:0] tmp_5_fu_187_p2;
wire   [31:0] grp_fu_143_p1;
reg   [31:0] tmp_7_reg_254;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_241;
wire   [31:0] grp_fu_138_p2;
reg   [31:0] tmp_8_reg_259;
reg    ap_sig_cseq_ST_st30_fsm_29;
reg    ap_sig_bdd_250;
reg   [31:0] t_in_assign_reg_264;
reg    ap_sig_cseq_ST_st34_fsm_33;
reg    ap_sig_bdd_258;
wire   [63:0] grp_fu_149_p1;
reg   [63:0] tmp_1_reg_270;
reg    ap_sig_cseq_ST_st37_fsm_36;
reg    ap_sig_bdd_267;
wire   [31:0] grp_fu_123_p2;
reg   [31:0] t_in_assign_1_reg_275;
reg    ap_sig_cseq_ST_st39_fsm_38;
reg    ap_sig_bdd_276;
reg   [63:0] tmp_12_reg_280;
reg    ap_sig_cseq_ST_st42_fsm_41;
reg    ap_sig_bdd_284;
wire   [6:0] t_1_fu_224_p2;
reg    ap_sig_cseq_ST_st55_fsm_54;
reg    ap_sig_bdd_293;
wire    grp_sinGenerator_sinf_or_cosf_fu_110_ap_start;
wire    grp_sinGenerator_sinf_or_cosf_fu_110_ap_idle;
wire    grp_sinGenerator_sinf_or_cosf_fu_110_ap_ready;
reg   [31:0] grp_sinGenerator_sinf_or_cosf_fu_110_t_in;
reg   [6:0] t_reg_98;
reg    grp_sinGenerator_sinf_or_cosf_fu_110_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st35_fsm_34;
reg    ap_sig_bdd_311;
reg    ap_sig_cseq_ST_st40_fsm_39;
reg    ap_sig_bdd_318;
wire   [63:0] tmp_10_fu_208_p1;
reg    ap_sig_cseq_ST_st50_fsm_49;
reg    ap_sig_bdd_361;
wire   [63:0] tmp_17_fu_219_p1;
reg   [31:0] dataToBram_Addr_A_orig;
reg   [31:0] grp_fu_127_p0;
reg   [31:0] grp_fu_127_p1;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_381;
reg    ap_sig_cseq_ST_st31_fsm_30;
reg    ap_sig_bdd_388;
wire   [31:0] grp_fu_143_p0;
reg    ap_sig_cseq_ST_st44_fsm_43;
reg    ap_sig_bdd_416;
reg   [63:0] grp_fu_157_p0;
reg    ap_sig_cseq_ST_st38_fsm_37;
reg    ap_sig_bdd_427;
wire   [5:0] p_lshr_f_cast_fu_193_p4;
wire   [6:0] tmp_16_fu_213_p2;
reg    grp_fu_123_ce;
wire    grp_fu_127_ce;
wire    grp_fu_133_ce;
wire    grp_fu_138_ce;
wire    grp_fu_143_ce;
wire    grp_fu_152_ce;
reg    grp_fu_157_ce;
reg    ap_sig_cseq_ST_st45_fsm_44;
reg    ap_sig_bdd_488;
reg    ap_sig_cseq_ST_st46_fsm_45;
reg    ap_sig_bdd_496;
reg    ap_sig_cseq_ST_st47_fsm_46;
reg    ap_sig_bdd_504;
reg   [54:0] ap_NS_fsm;


sinGenerator_CRTL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CRTL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CRTL_BUS_DATA_WIDTH ))
sinGenerator_CRTL_BUS_s_axi_U(
    .AWVALID( s_axi_CRTL_BUS_AWVALID ),
    .AWREADY( s_axi_CRTL_BUS_AWREADY ),
    .AWADDR( s_axi_CRTL_BUS_AWADDR ),
    .WVALID( s_axi_CRTL_BUS_WVALID ),
    .WREADY( s_axi_CRTL_BUS_WREADY ),
    .WDATA( s_axi_CRTL_BUS_WDATA ),
    .WSTRB( s_axi_CRTL_BUS_WSTRB ),
    .ARVALID( s_axi_CRTL_BUS_ARVALID ),
    .ARREADY( s_axi_CRTL_BUS_ARREADY ),
    .ARADDR( s_axi_CRTL_BUS_ARADDR ),
    .RVALID( s_axi_CRTL_BUS_RVALID ),
    .RREADY( s_axi_CRTL_BUS_RREADY ),
    .RDATA( s_axi_CRTL_BUS_RDATA ),
    .RRESP( s_axi_CRTL_BUS_RRESP ),
    .BVALID( s_axi_CRTL_BUS_BVALID ),
    .BREADY( s_axi_CRTL_BUS_BREADY ),
    .BRESP( s_axi_CRTL_BUS_BRESP ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( sinGenerator_CRTL_BUS_s_axi_U_ap_dummy_ce ),
    .ap_start( ap_start ),
    .interrupt( interrupt ),
    .ap_ready( ap_ready ),
    .ap_done( ap_done ),
    .ap_idle( ap_idle ),
    .pi( pi ),
    .w( w )
);

sinGenerator_sinf_or_cosf grp_sinGenerator_sinf_or_cosf_fu_110(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( grp_sinGenerator_sinf_or_cosf_fu_110_ap_start ),
    .ap_done( grp_sinGenerator_sinf_or_cosf_fu_110_ap_done ),
    .ap_idle( grp_sinGenerator_sinf_or_cosf_fu_110_ap_idle ),
    .ap_ready( grp_sinGenerator_sinf_or_cosf_fu_110_ap_ready ),
    .t_in( grp_sinGenerator_sinf_or_cosf_fu_110_t_in ),
    .ap_return( grp_sinGenerator_sinf_or_cosf_fu_110_ap_return )
);

sinGenerator_fsub_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( t_in_assign_reg_264 ),
    .din1( tmp_4_reg_241 ),
    .ce( grp_fu_123_ce ),
    .dout( grp_fu_123_p2 )
);

sinGenerator_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_127_p0 ),
    .din1( grp_fu_127_p1 ),
    .ce( grp_fu_127_ce ),
    .dout( grp_fu_127_p2 )
);

sinGenerator_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( pi_read_reg_235 ),
    .din1( ap_const_lv32_3F000000 ),
    .ce( grp_fu_133_ce ),
    .dout( grp_fu_133_p2 )
);

sinGenerator_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sinGenerator_fdiv_32ns_32ns_32_16_U20(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( tmp_7_reg_254 ),
    .din1( ap_const_lv32_4C6A6000 ),
    .ce( grp_fu_138_ce ),
    .dout( grp_fu_138_p2 )
);

sinGenerator_sitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sinGenerator_sitofp_32ns_32_6_U21(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_143_p0 ),
    .ce( grp_fu_143_ce ),
    .dout( grp_fu_143_p1 )
);

sinGenerator_fptrunc_64ns_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
sinGenerator_fptrunc_64ns_32_1_U22(
    .din0( reg_177 ),
    .dout( grp_fu_146_p1 )
);

sinGenerator_fpext_32ns_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sinGenerator_fpext_32ns_64_1_U23(
    .din0( reg_167 ),
    .dout( grp_fu_149_p1 )
);

sinGenerator_dadd_64ns_64ns_64_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( reg_172 ),
    .din1( ap_const_lv64_40E0000000000000 ),
    .ce( grp_fu_152_ce ),
    .dout( grp_fu_152_p2 )
);

sinGenerator_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_157_p0 ),
    .din1( ap_const_lv64_40BFFF8000000000 ),
    .ce( grp_fu_157_ce ),
    .dout( grp_fu_157_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_sinGenerator_sinf_or_cosf_fu_110_ap_start_ap_start_reg
    if (ap_rst_n_inv == 1'b1) begin
        grp_sinGenerator_sinf_or_cosf_fu_110_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34) | (ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39))) begin
            grp_sinGenerator_sinf_or_cosf_fu_110_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_sinGenerator_sinf_or_cosf_fu_110_ap_ready)) begin
            grp_sinGenerator_sinf_or_cosf_fu_110_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        t_reg_98 <= t_1_fu_224_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        t_reg_98 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        pi_read_reg_235 <= pi;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7))) begin
        reg_162 <= grp_fu_127_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35) & ~(ap_const_logic_0 == grp_sinGenerator_sinf_or_cosf_fu_110_ap_done)) | (~(ap_const_logic_0 == grp_sinGenerator_sinf_or_cosf_fu_110_ap_done) & (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40)))) begin
        reg_167 <= grp_sinGenerator_sinf_or_cosf_fu_110_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42) | (ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47))) begin
        reg_172 <= grp_fu_157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47) | (ap_const_logic_1 == ap_sig_cseq_ST_st53_fsm_52))) begin
        reg_177 <= grp_fu_152_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) | (ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53))) begin
        reg_182 <= grp_fu_146_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38)) begin
        t_in_assign_1_reg_275 <= grp_fu_123_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33)) begin
        t_in_assign_reg_264 <= grp_fu_127_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41)) begin
        tmp_12_reg_280 <= grp_fu_149_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        tmp_1_reg_270 <= grp_fu_149_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        tmp_4_reg_241 <= grp_fu_133_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        tmp_7_reg_254 <= grp_fu_143_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29)) begin
        tmp_8_reg_259 <= grp_fu_138_p2;
    end
end

always @ (ap_sig_cseq_ST_st9_fsm_8 or tmp_5_fu_187_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (tmp_5_fu_187_p2 == ap_const_lv1_0))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st9_fsm_8 or tmp_5_fu_187_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (tmp_5_fu_187_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_241) begin
    if (ap_sig_bdd_241) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_73) begin
    if (ap_sig_bdd_73) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_250) begin
    if (ap_sig_bdd_250) begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_388) begin
    if (ap_sig_bdd_388) begin
        ap_sig_cseq_ST_st31_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st31_fsm_30 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_258) begin
    if (ap_sig_bdd_258) begin
        ap_sig_cseq_ST_st34_fsm_33 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st34_fsm_33 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_311) begin
    if (ap_sig_bdd_311) begin
        ap_sig_cseq_ST_st35_fsm_34 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st35_fsm_34 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_152) begin
    if (ap_sig_bdd_152) begin
        ap_sig_cseq_ST_st36_fsm_35 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st36_fsm_35 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_267) begin
    if (ap_sig_bdd_267) begin
        ap_sig_cseq_ST_st37_fsm_36 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st37_fsm_36 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_427) begin
    if (ap_sig_bdd_427) begin
        ap_sig_cseq_ST_st38_fsm_37 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st38_fsm_37 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_276) begin
    if (ap_sig_bdd_276) begin
        ap_sig_cseq_ST_st39_fsm_38 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st39_fsm_38 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_318) begin
    if (ap_sig_bdd_318) begin
        ap_sig_cseq_ST_st40_fsm_39 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st40_fsm_39 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_163) begin
    if (ap_sig_bdd_163) begin
        ap_sig_cseq_ST_st41_fsm_40 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st41_fsm_40 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_284) begin
    if (ap_sig_bdd_284) begin
        ap_sig_cseq_ST_st42_fsm_41 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st42_fsm_41 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_174) begin
    if (ap_sig_bdd_174) begin
        ap_sig_cseq_ST_st43_fsm_42 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st43_fsm_42 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_416) begin
    if (ap_sig_bdd_416) begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_488) begin
    if (ap_sig_bdd_488) begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_496) begin
    if (ap_sig_bdd_496) begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_504) begin
    if (ap_sig_bdd_504) begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_181) begin
    if (ap_sig_bdd_181) begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_201) begin
    if (ap_sig_bdd_201) begin
        ap_sig_cseq_ST_st49_fsm_48 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_48 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_135) begin
    if (ap_sig_bdd_135) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_361) begin
    if (ap_sig_bdd_361) begin
        ap_sig_cseq_ST_st50_fsm_49 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st50_fsm_49 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_191) begin
    if (ap_sig_bdd_191) begin
        ap_sig_cseq_ST_st53_fsm_52 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st53_fsm_52 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_208) begin
    if (ap_sig_bdd_208) begin
        ap_sig_cseq_ST_st54_fsm_53 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st54_fsm_53 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_293) begin
    if (ap_sig_bdd_293) begin
        ap_sig_cseq_ST_st55_fsm_54 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st55_fsm_54 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_381) begin
    if (ap_sig_bdd_381) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_142) begin
    if (ap_sig_bdd_142) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_227) begin
    if (ap_sig_bdd_227) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st55_fsm_54 or tmp_10_fu_208_p1 or ap_sig_cseq_ST_st50_fsm_49 or tmp_17_fu_219_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        dataToBram_Addr_A_orig = tmp_17_fu_219_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        dataToBram_Addr_A_orig = tmp_10_fu_208_p1;
    end else begin
        dataToBram_Addr_A_orig = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st50_fsm_49) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49))) begin
        dataToBram_EN_A = ap_const_logic_1;
    end else begin
        dataToBram_EN_A = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st50_fsm_49) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49))) begin
        dataToBram_WEN_A = ap_const_lv4_F;
    end else begin
        dataToBram_WEN_A = ap_const_lv4_0;
    end
end

always @ (ap_sig_cseq_ST_st36_fsm_35 or grp_sinGenerator_sinf_or_cosf_fu_110_ap_done or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st39_fsm_38 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st38_fsm_37) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35) & ~(ap_const_logic_0 == grp_sinGenerator_sinf_or_cosf_fu_110_ap_done)) | (ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) | (ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38) | (ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34) | (ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37))) begin
        grp_fu_123_ce = ap_const_logic_1;
    end else begin
        grp_fu_123_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or w or reg_162 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st31_fsm_30) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30))) begin
        grp_fu_127_p0 = reg_162;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        grp_fu_127_p0 = w;
    end else begin
        grp_fu_127_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or pi_read_reg_235 or tmp_8_reg_259 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st31_fsm_30) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30)) begin
        grp_fu_127_p1 = tmp_8_reg_259;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_fu_127_p1 = pi_read_reg_235;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        grp_fu_127_p1 = ap_const_lv32_40000000;
    end else begin
        grp_fu_127_p1 = 'bx;
    end
end

always @ (grp_sinGenerator_sinf_or_cosf_fu_110_ap_done or ap_sig_cseq_ST_st41_fsm_40 or ap_sig_cseq_ST_st43_fsm_42 or ap_sig_cseq_ST_st48_fsm_47 or ap_sig_cseq_ST_st39_fsm_38 or ap_sig_cseq_ST_st42_fsm_41 or ap_sig_cseq_ST_st40_fsm_39 or ap_sig_cseq_ST_st44_fsm_43 or ap_sig_cseq_ST_st38_fsm_37 or ap_sig_cseq_ST_st45_fsm_44 or ap_sig_cseq_ST_st46_fsm_45 or ap_sig_cseq_ST_st47_fsm_46) begin
    if (((~(ap_const_logic_0 == grp_sinGenerator_sinf_or_cosf_fu_110_ap_done) & (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40)) | (ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42) | (ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47) | (ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38) | (ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41) | (ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39) | (ap_const_logic_1 == ap_sig_cseq_ST_st44_fsm_43) | (ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37) | (ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) | (ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) | (ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46))) begin
        grp_fu_157_ce = ap_const_logic_1;
    end else begin
        grp_fu_157_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st43_fsm_42 or tmp_1_reg_270 or tmp_12_reg_280 or ap_sig_cseq_ST_st38_fsm_37) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42)) begin
        grp_fu_157_p0 = tmp_12_reg_280;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37)) begin
        grp_fu_157_p0 = tmp_1_reg_270;
    end else begin
        grp_fu_157_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st41_fsm_40 or t_in_assign_reg_264 or t_in_assign_1_reg_275) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40)) begin
        grp_sinGenerator_sinf_or_cosf_fu_110_t_in = t_in_assign_1_reg_275;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35)) begin
        grp_sinGenerator_sinf_or_cosf_fu_110_t_in = t_in_assign_reg_264;
    end else begin
        grp_sinGenerator_sinf_or_cosf_fu_110_t_in = 'bx;
    end
end
always @ (ap_start or ap_CS_fsm or grp_sinGenerator_sinf_or_cosf_fu_110_ap_done or tmp_5_fu_187_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            if ((tmp_5_fu_187_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : 
        begin
            if (~(ap_const_logic_0 == grp_sinGenerator_sinf_or_cosf_fu_110_ap_done)) begin
                ap_NS_fsm = ap_ST_st37_fsm_36;
            end else begin
                ap_NS_fsm = ap_ST_st36_fsm_35;
            end
        end
        ap_ST_st37_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : 
        begin
            if (~(ap_const_logic_0 == grp_sinGenerator_sinf_or_cosf_fu_110_ap_done)) begin
                ap_NS_fsm = ap_ST_st42_fsm_41;
            end else begin
                ap_NS_fsm = ap_ST_st41_fsm_40;
            end
        end
        ap_ST_st42_fsm_41 : 
        begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : 
        begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : 
        begin
            ap_NS_fsm = ap_ST_st47_fsm_46;
        end
        ap_ST_st47_fsm_46 : 
        begin
            ap_NS_fsm = ap_ST_st48_fsm_47;
        end
        ap_ST_st48_fsm_47 : 
        begin
            ap_NS_fsm = ap_ST_st49_fsm_48;
        end
        ap_ST_st49_fsm_48 : 
        begin
            ap_NS_fsm = ap_ST_st50_fsm_49;
        end
        ap_ST_st50_fsm_49 : 
        begin
            ap_NS_fsm = ap_ST_st51_fsm_50;
        end
        ap_ST_st51_fsm_50 : 
        begin
            ap_NS_fsm = ap_ST_st52_fsm_51;
        end
        ap_ST_st52_fsm_51 : 
        begin
            ap_NS_fsm = ap_ST_st53_fsm_52;
        end
        ap_ST_st53_fsm_52 : 
        begin
            ap_NS_fsm = ap_ST_st54_fsm_53;
        end
        ap_ST_st54_fsm_53 : 
        begin
            ap_NS_fsm = ap_ST_st55_fsm_54;
        end
        ap_ST_st55_fsm_54 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_135 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_142 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_152 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_23]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_163 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_28]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_174 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_181 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_191 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_34]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_201 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_30]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_208 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_35]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_227 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_241 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_250 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_258 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_21]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_267 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_24]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_276 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_26]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_284 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_29]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_293 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_36]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_311 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_22]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_318 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_27]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_361 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_31]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_381 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_388 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_416 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_427 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_25]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_488 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_496 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_504 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_73 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

assign dataToBram_Addr_A = dataToBram_Addr_A_orig << ap_const_lv32_2;

assign dataToBram_Clk_A = ap_clk;

assign dataToBram_Din_A = reg_182;


always @ (ap_rst_n) begin
    dataToBram_Rst_A = ~ap_rst_n;
end

assign grp_fu_127_ce = ap_const_logic_1;

assign grp_fu_133_ce = ap_const_logic_1;

assign grp_fu_138_ce = ap_const_logic_1;

assign grp_fu_143_ce = ap_const_logic_1;

assign grp_fu_143_p0 = p_lshr_f_cast_fu_193_p4;

assign grp_fu_152_ce = ap_const_logic_1;

assign grp_sinGenerator_sinf_or_cosf_fu_110_ap_start = grp_sinGenerator_sinf_or_cosf_fu_110_ap_start_ap_start_reg;

assign p_lshr_f_cast_fu_193_p4 = {{t_reg_98[ap_const_lv32_6 : ap_const_lv32_1]}};

assign sinGenerator_CRTL_BUS_s_axi_U_ap_dummy_ce = ap_const_logic_1;

assign t_1_fu_224_p2 = (t_reg_98 + ap_const_lv7_2);

assign tmp_10_fu_208_p1 = t_reg_98;

assign tmp_16_fu_213_p2 = (t_reg_98 | ap_const_lv7_1);

assign tmp_17_fu_219_p1 = tmp_16_fu_213_p2;

assign tmp_5_fu_187_p2 = (t_reg_98 < ap_const_lv7_42? 1'b1: 1'b0);


endmodule //sinGenerator

