// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Layer4_FC,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xazu3eg-sfvc784-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.092000,HLS_SYN_LAT=213,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=4,HLS_SYN_FF=1537,HLS_SYN_LUT=1393,HLS_VERSION=2018_3}" *)

module Layer4_FC (
        ap_clk,
        ap_rst_n,
        a_Data_TDATA,
        a_Data_TVALID,
        a_Data_TREADY,
        w_Data_TDATA,
        w_Data_TVALID,
        w_Data_TREADY,
        Bias_Data,
        pre_label_TDATA,
        pre_label_TVALID,
        pre_label_TREADY
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst_n;
input  [127:0] a_Data_TDATA;
input   a_Data_TVALID;
output   a_Data_TREADY;
input  [63:0] w_Data_TDATA;
input   w_Data_TVALID;
output   w_Data_TREADY;
input  [159:0] Bias_Data;
output  [7:0] pre_label_TDATA;
output   pre_label_TVALID;
input   pre_label_TREADY;

 reg    ap_rst_n_inv;
reg   [127:0] a_Data_0_data_out;
wire    a_Data_0_vld_in;
wire    a_Data_0_vld_out;
wire    a_Data_0_ack_in;
reg    a_Data_0_ack_out;
reg   [127:0] a_Data_0_payload_A;
reg   [127:0] a_Data_0_payload_B;
reg    a_Data_0_sel_rd;
reg    a_Data_0_sel_wr;
wire    a_Data_0_sel;
wire    a_Data_0_load_A;
wire    a_Data_0_load_B;
reg   [1:0] a_Data_0_state;
wire    a_Data_0_state_cmp_full;
reg   [63:0] w_Data_0_data_out;
wire    w_Data_0_vld_in;
wire    w_Data_0_vld_out;
wire    w_Data_0_ack_in;
reg    w_Data_0_ack_out;
reg   [63:0] w_Data_0_payload_A;
reg   [63:0] w_Data_0_payload_B;
reg    w_Data_0_sel_rd;
reg    w_Data_0_sel_wr;
wire    w_Data_0_sel;
wire    w_Data_0_load_A;
wire    w_Data_0_load_B;
reg   [1:0] w_Data_0_state;
wire    w_Data_0_state_cmp_full;
reg   [7:0] pre_label_1_data_out;
reg    pre_label_1_vld_in;
wire    pre_label_1_vld_out;
wire    pre_label_1_ack_in;
wire    pre_label_1_ack_out;
reg   [7:0] pre_label_1_payload_A;
reg   [7:0] pre_label_1_payload_B;
reg    pre_label_1_sel_rd;
reg    pre_label_1_sel_wr;
wire    pre_label_1_sel;
wire    pre_label_1_load_A;
wire    pre_label_1_load_B;
reg   [1:0] pre_label_1_state;
wire    pre_label_1_state_cmp_full;
reg    a_Data_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond8_fu_1603_p2;
reg    w_Data_TDATA_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] exitcond6_fu_1689_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] exitcond4_fu_1748_p2;
reg    pre_label_TDATA_blk_n;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire  signed [31:0] b_0_1_cast_fu_1401_p1;
wire    ap_CS_fsm_state1;
wire  signed [31:0] b_1_1_cast_fu_1423_p1;
wire  signed [31:0] b_2_1_cast_fu_1445_p1;
wire  signed [31:0] b_3_1_cast_fu_1467_p1;
wire  signed [31:0] b_4_1_cast_fu_1489_p1;
wire  signed [31:0] b_5_1_cast_fu_1511_p1;
wire  signed [31:0] b_6_1_cast_fu_1533_p1;
wire  signed [31:0] b_7_1_cast_fu_1555_p1;
wire  signed [31:0] b_8_1_cast_fu_1577_p1;
wire  signed [31:0] b_9_1_cast_fu_1599_p1;
reg    ap_block_state2;
wire   [3:0] p_rec6_fu_1609_p2;
reg   [3:0] p_rec6_reg_1921;
wire   [15:0] a_t_Data_0_fu_1615_p1;
reg   [15:0] a_t_Data_0_reg_1926;
reg   [15:0] a_t_Data_1_reg_1931;
reg   [15:0] a_t_Data_2_reg_1936;
reg   [15:0] a_t_Data_3_reg_1941;
reg   [15:0] a_t_Data_4_reg_1946;
reg   [15:0] a_t_Data_5_reg_1951;
reg   [15:0] a_t_Data_6_reg_1956;
reg   [15:0] a_t_Data_7_reg_1961;
wire   [3:0] j_1_fu_1695_p2;
reg    ap_block_state3;
wire   [3:0] j_2_fu_1754_p2;
reg    ap_block_state5;
wire   [7:0] n_0_max_n_fu_1853_p3;
wire    ap_CS_fsm_state7;
wire   [0:0] exitcond_fu_1807_p2;
wire   [3:0] n_fu_1861_p2;
wire    grp_Layer4_FC_mac_dsp_fu_1326_ap_ready;
reg   [15:0] grp_Layer4_FC_mac_dsp_fu_1326_a0;
reg   [15:0] grp_Layer4_FC_mac_dsp_fu_1326_a1;
reg   [15:0] grp_Layer4_FC_mac_dsp_fu_1326_a2;
reg   [15:0] grp_Layer4_FC_mac_dsp_fu_1326_a3;
reg   [15:0] grp_Layer4_FC_mac_dsp_fu_1326_b0;
wire   [15:0] grp_Layer4_FC_mac_dsp_fu_1326_b1;
wire   [15:0] grp_Layer4_FC_mac_dsp_fu_1326_b2;
wire   [15:0] grp_Layer4_FC_mac_dsp_fu_1326_b3;
wire   [31:0] grp_Layer4_FC_mac_dsp_fu_1326_ap_return;
reg   [31:0] b_91_reg_187;
reg   [31:0] b_9_3_reg_779;
wire    ap_CS_fsm_state6;
reg   [31:0] b_81_reg_197;
reg   [31:0] b_8_3_reg_791;
reg   [31:0] b_71_reg_207;
reg   [31:0] b_7_3_reg_803;
reg   [31:0] b_61_reg_217;
reg   [31:0] b_6_3_reg_815;
reg   [31:0] b_51_reg_227;
reg   [31:0] b_5_3_reg_827;
reg   [31:0] b_41_reg_237;
reg   [31:0] b_4_3_reg_839;
reg   [31:0] b_31_reg_247;
reg   [31:0] b_3_3_reg_851;
reg   [31:0] b_21_reg_257;
reg   [31:0] b_2_3_reg_863;
reg   [31:0] b_11_reg_267;
reg   [31:0] b_1_3_reg_875;
reg   [31:0] b_01_reg_277;
reg   [31:0] b_0_3_reg_887;
reg   [3:0] p_0_rec_reg_287;
reg   [31:0] b_9_s_reg_298;
reg   [31:0] ap_phi_mux_b_9_2_phi_fu_423_p20;
reg   [31:0] b_8_s_reg_309;
reg   [31:0] ap_phi_mux_b_8_2_phi_fu_459_p20;
reg   [31:0] b_7_s_reg_320;
reg   [31:0] ap_phi_mux_b_7_2_phi_fu_495_p20;
reg   [31:0] b_6_s_reg_331;
reg   [31:0] ap_phi_mux_b_6_2_phi_fu_531_p20;
reg   [31:0] b_5_s_reg_342;
reg   [31:0] ap_phi_mux_b_5_2_phi_fu_567_p20;
reg   [31:0] b_4_s_reg_353;
reg   [31:0] ap_phi_mux_b_4_2_phi_fu_603_p20;
reg   [31:0] b_3_s_reg_364;
reg   [31:0] ap_phi_mux_b_3_2_phi_fu_639_p20;
reg   [31:0] b_2_s_reg_375;
reg   [31:0] ap_phi_mux_b_2_2_phi_fu_675_p20;
reg   [31:0] b_1_s_reg_386;
reg   [31:0] ap_phi_mux_b_1_2_phi_fu_711_p20;
reg   [31:0] b_0_s_reg_397;
reg   [31:0] ap_phi_mux_b_0_2_phi_fu_747_p20;
wire   [3:0] ap_phi_mux_j_phi_fu_412_p4;
reg   [3:0] j_reg_408;
wire   [31:0] b_0_6_fu_1732_p2;
reg   [31:0] ap_phi_mux_b_9_4_phi_fu_914_p20;
wire    ap_CS_fsm_state4;
reg   [31:0] ap_phi_mux_b_8_4_phi_fu_950_p20;
reg   [31:0] ap_phi_mux_b_7_4_phi_fu_986_p20;
reg   [31:0] ap_phi_mux_b_6_4_phi_fu_1022_p20;
reg   [31:0] ap_phi_mux_b_5_4_phi_fu_1058_p20;
reg   [31:0] ap_phi_mux_b_4_4_phi_fu_1094_p20;
reg   [31:0] ap_phi_mux_b_3_4_phi_fu_1130_p20;
reg   [31:0] ap_phi_mux_b_2_4_phi_fu_1166_p20;
reg   [31:0] ap_phi_mux_b_1_4_phi_fu_1202_p20;
reg   [31:0] ap_phi_mux_b_0_1_phi_fu_1238_p20;
wire   [3:0] ap_phi_mux_j2_phi_fu_903_p4;
reg   [3:0] j2_reg_899;
wire   [31:0] b_0_7_fu_1791_p2;
reg   [7:0] max_n_reg_1270;
wire   [3:0] ap_phi_mux_max_n_1_phi_fu_1287_p4;
reg   [3:0] max_n_1_reg_1283;
reg   [31:0] ap_phi_mux_b_load_phi_phi_fu_1297_p18;
wire   [15:0] tmp_12_fu_1701_p1;
wire   [15:0] tmp_27_fu_1760_p1;
wire   [15:0] tmp_fu_1389_p1;
wire   [23:0] b_0_fu_1393_p3;
wire   [15:0] tmp_1_fu_1405_p4;
wire   [23:0] b_1_fu_1415_p3;
wire   [15:0] tmp_2_fu_1427_p4;
wire   [23:0] b_2_fu_1437_p3;
wire   [15:0] tmp_3_fu_1449_p4;
wire   [23:0] b_3_fu_1459_p3;
wire   [15:0] tmp_4_fu_1471_p4;
wire   [23:0] b_4_fu_1481_p3;
wire   [15:0] tmp_5_fu_1493_p4;
wire   [23:0] b_5_fu_1503_p3;
wire   [15:0] tmp_6_fu_1515_p4;
wire   [23:0] b_6_fu_1525_p3;
wire   [15:0] tmp_7_fu_1537_p4;
wire   [23:0] b_7_fu_1547_p3;
wire   [15:0] tmp_8_fu_1559_p4;
wire   [23:0] b_8_fu_1569_p3;
wire   [15:0] tmp_9_fu_1581_p4;
wire   [23:0] b_9_fu_1591_p3;
wire   [31:0] tmp_18_fu_1706_p12;
wire   [31:0] tmp_26_fu_1765_p12;
wire   [3:0] tmp_20_fu_1821_p11;
wire   [31:0] tmp_20_fu_1821_p12;
wire   [0:0] tmp_17_fu_1847_p2;
wire   [7:0] max_n_1_cast_fu_1813_p1;
reg   [8:0] ap_NS_fsm;
reg    ap_condition_1141;

// power-on initialization
initial begin
#0 a_Data_0_sel_rd = 1'b0;
#0 a_Data_0_sel_wr = 1'b0;
#0 a_Data_0_state = 2'd0;
#0 w_Data_0_sel_rd = 1'b0;
#0 w_Data_0_sel_wr = 1'b0;
#0 w_Data_0_state = 2'd0;
#0 pre_label_1_sel_rd = 1'b0;
#0 pre_label_1_sel_wr = 1'b0;
#0 pre_label_1_state = 2'd0;
#0 ap_CS_fsm = 9'd1;
end

Layer4_FC_mac_dsp grp_Layer4_FC_mac_dsp_fu_1326(
    .ap_ready(grp_Layer4_FC_mac_dsp_fu_1326_ap_ready),
    .a0(grp_Layer4_FC_mac_dsp_fu_1326_a0),
    .a1(grp_Layer4_FC_mac_dsp_fu_1326_a1),
    .a2(grp_Layer4_FC_mac_dsp_fu_1326_a2),
    .a3(grp_Layer4_FC_mac_dsp_fu_1326_a3),
    .b0(grp_Layer4_FC_mac_dsp_fu_1326_b0),
    .b1(grp_Layer4_FC_mac_dsp_fu_1326_b1),
    .b2(grp_Layer4_FC_mac_dsp_fu_1326_b2),
    .b3(grp_Layer4_FC_mac_dsp_fu_1326_b3),
    .ap_return(grp_Layer4_FC_mac_dsp_fu_1326_ap_return)
);

Layer4_FC_mux_104dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
Layer4_FC_mux_104dEe_U15(
    .din0(b_0_s_reg_397),
    .din1(b_1_s_reg_386),
    .din2(b_2_s_reg_375),
    .din3(b_3_s_reg_364),
    .din4(b_4_s_reg_353),
    .din5(b_5_s_reg_342),
    .din6(b_6_s_reg_331),
    .din7(b_7_s_reg_320),
    .din8(b_8_s_reg_309),
    .din9(b_9_s_reg_298),
    .din10(j_reg_408),
    .dout(tmp_18_fu_1706_p12)
);

Layer4_FC_mux_104dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
Layer4_FC_mux_104dEe_U16(
    .din0(b_0_3_reg_887),
    .din1(b_1_3_reg_875),
    .din2(b_2_3_reg_863),
    .din3(b_3_3_reg_851),
    .din4(b_4_3_reg_839),
    .din5(b_5_3_reg_827),
    .din6(b_6_3_reg_815),
    .din7(b_7_3_reg_803),
    .din8(b_8_3_reg_791),
    .din9(b_9_3_reg_779),
    .din10(j2_reg_899),
    .dout(tmp_26_fu_1765_p12)
);

Layer4_FC_mux_104dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
Layer4_FC_mux_104dEe_U17(
    .din0(b_01_reg_277),
    .din1(b_11_reg_267),
    .din2(b_21_reg_257),
    .din3(b_31_reg_247),
    .din4(b_41_reg_237),
    .din5(b_51_reg_227),
    .din6(b_61_reg_217),
    .din7(b_71_reg_207),
    .din8(b_81_reg_197),
    .din9(b_91_reg_187),
    .din10(tmp_20_fu_1821_p11),
    .dout(tmp_20_fu_1821_p12)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a_Data_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == a_Data_0_ack_out) & (1'b1 == a_Data_0_vld_out))) begin
            a_Data_0_sel_rd <= ~a_Data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a_Data_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == a_Data_0_ack_in) & (1'b1 == a_Data_0_vld_in))) begin
            a_Data_0_sel_wr <= ~a_Data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a_Data_0_state <= 2'd0;
    end else begin
        if ((((2'd2 == a_Data_0_state) & (1'b0 == a_Data_0_vld_in)) | ((2'd3 == a_Data_0_state) & (1'b0 == a_Data_0_vld_in) & (1'b1 == a_Data_0_ack_out)))) begin
            a_Data_0_state <= 2'd2;
        end else if ((((2'd1 == a_Data_0_state) & (1'b0 == a_Data_0_ack_out)) | ((2'd3 == a_Data_0_state) & (1'b0 == a_Data_0_ack_out) & (1'b1 == a_Data_0_vld_in)))) begin
            a_Data_0_state <= 2'd1;
        end else if (((~((1'b0 == a_Data_0_vld_in) & (1'b1 == a_Data_0_ack_out)) & ~((1'b0 == a_Data_0_ack_out) & (1'b1 == a_Data_0_vld_in)) & (2'd3 == a_Data_0_state)) | ((2'd1 == a_Data_0_state) & (1'b1 == a_Data_0_ack_out)) | ((2'd2 == a_Data_0_state) & (1'b1 == a_Data_0_vld_in)))) begin
            a_Data_0_state <= 2'd3;
        end else begin
            a_Data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pre_label_1_sel_rd <= 1'b0;
    end else begin
        if (((pre_label_1_ack_out == 1'b1) & (pre_label_1_vld_out == 1'b1))) begin
            pre_label_1_sel_rd <= ~pre_label_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pre_label_1_sel_wr <= 1'b0;
    end else begin
        if (((pre_label_1_ack_in == 1'b1) & (pre_label_1_vld_in == 1'b1))) begin
            pre_label_1_sel_wr <= ~pre_label_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pre_label_1_state <= 2'd0;
    end else begin
        if ((((pre_label_1_state == 2'd2) & (pre_label_1_vld_in == 1'b0)) | ((pre_label_1_state == 2'd3) & (pre_label_1_vld_in == 1'b0) & (pre_label_1_ack_out == 1'b1)))) begin
            pre_label_1_state <= 2'd2;
        end else if ((((pre_label_1_state == 2'd1) & (pre_label_1_ack_out == 1'b0)) | ((pre_label_1_state == 2'd3) & (pre_label_1_ack_out == 1'b0) & (pre_label_1_vld_in == 1'b1)))) begin
            pre_label_1_state <= 2'd1;
        end else if (((~((pre_label_1_vld_in == 1'b0) & (pre_label_1_ack_out == 1'b1)) & ~((pre_label_1_ack_out == 1'b0) & (pre_label_1_vld_in == 1'b1)) & (pre_label_1_state == 2'd3)) | ((pre_label_1_state == 2'd1) & (pre_label_1_ack_out == 1'b1)) | ((pre_label_1_state == 2'd2) & (pre_label_1_vld_in == 1'b1)))) begin
            pre_label_1_state <= 2'd3;
        end else begin
            pre_label_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        w_Data_0_sel_rd <= 1'b0;
    end else begin
        if (((w_Data_0_ack_out == 1'b1) & (w_Data_0_vld_out == 1'b1))) begin
            w_Data_0_sel_rd <= ~w_Data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        w_Data_0_sel_wr <= 1'b0;
    end else begin
        if (((w_Data_0_ack_in == 1'b1) & (w_Data_0_vld_in == 1'b1))) begin
            w_Data_0_sel_wr <= ~w_Data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        w_Data_0_state <= 2'd0;
    end else begin
        if ((((w_Data_0_state == 2'd2) & (w_Data_0_vld_in == 1'b0)) | ((w_Data_0_state == 2'd3) & (w_Data_0_vld_in == 1'b0) & (w_Data_0_ack_out == 1'b1)))) begin
            w_Data_0_state <= 2'd2;
        end else if ((((w_Data_0_state == 2'd1) & (w_Data_0_ack_out == 1'b0)) | ((w_Data_0_state == 2'd3) & (w_Data_0_ack_out == 1'b0) & (w_Data_0_vld_in == 1'b1)))) begin
            w_Data_0_state <= 2'd1;
        end else if (((~((w_Data_0_vld_in == 1'b0) & (w_Data_0_ack_out == 1'b1)) & ~((w_Data_0_ack_out == 1'b0) & (w_Data_0_vld_in == 1'b1)) & (w_Data_0_state == 2'd3)) | ((w_Data_0_state == 2'd1) & (w_Data_0_ack_out == 1'b1)) | ((w_Data_0_state == 2'd2) & (w_Data_0_vld_in == 1'b1)))) begin
            w_Data_0_state <= 2'd3;
        end else begin
            w_Data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_01_reg_277 <= b_0_3_reg_887;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_01_reg_277 <= b_0_1_cast_fu_1401_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_0_3_reg_887 <= b_0_s_reg_397;
    end else if ((~((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        b_0_3_reg_887 <= ap_phi_mux_b_0_1_phi_fu_1238_p20;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        b_0_s_reg_397 <= ap_phi_mux_b_0_2_phi_fu_747_p20;
    end else if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_0_s_reg_397 <= b_01_reg_277;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_11_reg_267 <= b_1_3_reg_875;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_11_reg_267 <= b_1_1_cast_fu_1423_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_1_3_reg_875 <= b_1_s_reg_386;
    end else if ((~((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        b_1_3_reg_875 <= ap_phi_mux_b_1_4_phi_fu_1202_p20;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        b_1_s_reg_386 <= ap_phi_mux_b_1_2_phi_fu_711_p20;
    end else if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_1_s_reg_386 <= b_11_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_21_reg_257 <= b_2_3_reg_863;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_21_reg_257 <= b_2_1_cast_fu_1445_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_2_3_reg_863 <= b_2_s_reg_375;
    end else if ((~((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        b_2_3_reg_863 <= ap_phi_mux_b_2_4_phi_fu_1166_p20;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        b_2_s_reg_375 <= ap_phi_mux_b_2_2_phi_fu_675_p20;
    end else if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_2_s_reg_375 <= b_21_reg_257;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_31_reg_247 <= b_3_3_reg_851;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_31_reg_247 <= b_3_1_cast_fu_1467_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_3_3_reg_851 <= b_3_s_reg_364;
    end else if ((~((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        b_3_3_reg_851 <= ap_phi_mux_b_3_4_phi_fu_1130_p20;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        b_3_s_reg_364 <= ap_phi_mux_b_3_2_phi_fu_639_p20;
    end else if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_3_s_reg_364 <= b_31_reg_247;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_41_reg_237 <= b_4_3_reg_839;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_41_reg_237 <= b_4_1_cast_fu_1489_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_4_3_reg_839 <= b_4_s_reg_353;
    end else if ((~((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        b_4_3_reg_839 <= ap_phi_mux_b_4_4_phi_fu_1094_p20;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        b_4_s_reg_353 <= ap_phi_mux_b_4_2_phi_fu_603_p20;
    end else if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_4_s_reg_353 <= b_41_reg_237;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_51_reg_227 <= b_5_3_reg_827;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_51_reg_227 <= b_5_1_cast_fu_1511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_5_3_reg_827 <= b_5_s_reg_342;
    end else if ((~((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        b_5_3_reg_827 <= ap_phi_mux_b_5_4_phi_fu_1058_p20;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        b_5_s_reg_342 <= ap_phi_mux_b_5_2_phi_fu_567_p20;
    end else if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_5_s_reg_342 <= b_51_reg_227;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_61_reg_217 <= b_6_3_reg_815;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_61_reg_217 <= b_6_1_cast_fu_1533_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_6_3_reg_815 <= b_6_s_reg_331;
    end else if ((~((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        b_6_3_reg_815 <= ap_phi_mux_b_6_4_phi_fu_1022_p20;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        b_6_s_reg_331 <= ap_phi_mux_b_6_2_phi_fu_531_p20;
    end else if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_6_s_reg_331 <= b_61_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_71_reg_207 <= b_7_3_reg_803;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_71_reg_207 <= b_7_1_cast_fu_1555_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_7_3_reg_803 <= b_7_s_reg_320;
    end else if ((~((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        b_7_3_reg_803 <= ap_phi_mux_b_7_4_phi_fu_986_p20;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        b_7_s_reg_320 <= ap_phi_mux_b_7_2_phi_fu_495_p20;
    end else if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_7_s_reg_320 <= b_71_reg_207;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_81_reg_197 <= b_8_3_reg_791;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_81_reg_197 <= b_8_1_cast_fu_1577_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_8_3_reg_791 <= b_8_s_reg_309;
    end else if ((~((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        b_8_3_reg_791 <= ap_phi_mux_b_8_4_phi_fu_950_p20;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        b_8_s_reg_309 <= ap_phi_mux_b_8_2_phi_fu_459_p20;
    end else if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_8_s_reg_309 <= b_81_reg_197;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_91_reg_187 <= b_9_3_reg_779;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_91_reg_187 <= b_9_1_cast_fu_1599_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_9_3_reg_779 <= b_9_s_reg_298;
    end else if ((~((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        b_9_3_reg_779 <= ap_phi_mux_b_9_4_phi_fu_914_p20;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        b_9_s_reg_298 <= ap_phi_mux_b_9_2_phi_fu_423_p20;
    end else if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_9_s_reg_298 <= b_91_reg_187;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j2_reg_899 <= 4'd0;
    end else if ((~((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        j2_reg_899 <= j_2_fu_1754_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j_reg_408 <= j_1_fu_1695_p2;
    end else if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_reg_408 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        max_n_1_reg_1283 <= 4'd1;
    end else if (((exitcond_fu_1807_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        max_n_1_reg_1283 <= n_fu_1861_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        max_n_reg_1270 <= 8'd0;
    end else if (((exitcond_fu_1807_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        max_n_reg_1270 <= n_0_max_n_fu_1853_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_0_rec_reg_287 <= p_rec6_reg_1921;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_0_rec_reg_287 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a_Data_0_load_A)) begin
        a_Data_0_payload_A <= a_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a_Data_0_load_B)) begin
        a_Data_0_payload_B <= a_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_Data_0_reg_1926 <= a_t_Data_0_fu_1615_p1;
        a_t_Data_1_reg_1931 <= {{a_Data_0_data_out[31:16]}};
        a_t_Data_2_reg_1936 <= {{a_Data_0_data_out[47:32]}};
        a_t_Data_3_reg_1941 <= {{a_Data_0_data_out[63:48]}};
        a_t_Data_4_reg_1946 <= {{a_Data_0_data_out[79:64]}};
        a_t_Data_5_reg_1951 <= {{a_Data_0_data_out[95:80]}};
        a_t_Data_6_reg_1956 <= {{a_Data_0_data_out[111:96]}};
        a_t_Data_7_reg_1961 <= {{a_Data_0_data_out[127:112]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (1'b1 == ap_CS_fsm_state2))) begin
        p_rec6_reg_1921 <= p_rec6_fu_1609_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((pre_label_1_load_A == 1'b1)) begin
        pre_label_1_payload_A <= max_n_reg_1270;
    end
end

always @ (posedge ap_clk) begin
    if ((pre_label_1_load_B == 1'b1)) begin
        pre_label_1_payload_B <= max_n_reg_1270;
    end
end

always @ (posedge ap_clk) begin
    if ((w_Data_0_load_A == 1'b1)) begin
        w_Data_0_payload_A <= w_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((w_Data_0_load_B == 1'b1)) begin
        w_Data_0_payload_B <= w_Data_TDATA;
    end
end

always @ (*) begin
    if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_Data_0_ack_out = 1'b1;
    end else begin
        a_Data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == a_Data_0_sel)) begin
        a_Data_0_data_out = a_Data_0_payload_B;
    end else begin
        a_Data_0_data_out = a_Data_0_payload_A;
    end
end

always @ (*) begin
    if (((exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_Data_TDATA_blk_n = a_Data_0_state[1'd0];
    end else begin
        a_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond4_fu_1748_p2 == 1'd0) & (ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_b_0_1_phi_fu_1238_p20 = b_0_7_fu_1791_p2;
    end else if ((((ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_b_0_1_phi_fu_1238_p20 = b_0_3_reg_887;
    end else begin
        ap_phi_mux_b_0_1_phi_fu_1238_p20 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond6_fu_1689_p2 == 1'd0) & (ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_b_0_2_phi_fu_747_p20 = b_0_6_fu_1732_p2;
    end else if ((((ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_b_0_2_phi_fu_747_p20 = b_0_s_reg_397;
    end else begin
        ap_phi_mux_b_0_2_phi_fu_747_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_b_1_2_phi_fu_711_p20 = b_0_6_fu_1732_p2;
    end else if ((((ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((exitcond6_fu_1689_p2 == 1'd0) & (ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_b_1_2_phi_fu_711_p20 = b_1_s_reg_386;
    end else begin
        ap_phi_mux_b_1_2_phi_fu_711_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_b_1_4_phi_fu_1202_p20 = b_0_7_fu_1791_p2;
    end else if ((((ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((exitcond4_fu_1748_p2 == 1'd0) & (ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_b_1_4_phi_fu_1202_p20 = b_1_3_reg_875;
    end else begin
        ap_phi_mux_b_1_4_phi_fu_1202_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_b_2_2_phi_fu_675_p20 = b_0_6_fu_1732_p2;
    end else if ((((ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((exitcond6_fu_1689_p2 == 1'd0) & (ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_b_2_2_phi_fu_675_p20 = b_2_s_reg_375;
    end else begin
        ap_phi_mux_b_2_2_phi_fu_675_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_b_2_4_phi_fu_1166_p20 = b_0_7_fu_1791_p2;
    end else if ((((ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((exitcond4_fu_1748_p2 == 1'd0) & (ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_b_2_4_phi_fu_1166_p20 = b_2_3_reg_863;
    end else begin
        ap_phi_mux_b_2_4_phi_fu_1166_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_b_3_2_phi_fu_639_p20 = b_0_6_fu_1732_p2;
    end else if ((((ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((exitcond6_fu_1689_p2 == 1'd0) & (ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_b_3_2_phi_fu_639_p20 = b_3_s_reg_364;
    end else begin
        ap_phi_mux_b_3_2_phi_fu_639_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_b_3_4_phi_fu_1130_p20 = b_0_7_fu_1791_p2;
    end else if ((((ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((exitcond4_fu_1748_p2 == 1'd0) & (ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_b_3_4_phi_fu_1130_p20 = b_3_3_reg_851;
    end else begin
        ap_phi_mux_b_3_4_phi_fu_1130_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_b_4_2_phi_fu_603_p20 = b_0_6_fu_1732_p2;
    end else if ((((ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((exitcond6_fu_1689_p2 == 1'd0) & (ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_b_4_2_phi_fu_603_p20 = b_4_s_reg_353;
    end else begin
        ap_phi_mux_b_4_2_phi_fu_603_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_b_4_4_phi_fu_1094_p20 = b_0_7_fu_1791_p2;
    end else if ((((ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((exitcond4_fu_1748_p2 == 1'd0) & (ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_b_4_4_phi_fu_1094_p20 = b_4_3_reg_839;
    end else begin
        ap_phi_mux_b_4_4_phi_fu_1094_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_b_5_2_phi_fu_567_p20 = b_0_6_fu_1732_p2;
    end else if ((((ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((exitcond6_fu_1689_p2 == 1'd0) & (ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_b_5_2_phi_fu_567_p20 = b_5_s_reg_342;
    end else begin
        ap_phi_mux_b_5_2_phi_fu_567_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_b_5_4_phi_fu_1058_p20 = b_0_7_fu_1791_p2;
    end else if ((((ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((exitcond4_fu_1748_p2 == 1'd0) & (ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_b_5_4_phi_fu_1058_p20 = b_5_3_reg_827;
    end else begin
        ap_phi_mux_b_5_4_phi_fu_1058_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_b_6_2_phi_fu_531_p20 = b_0_6_fu_1732_p2;
    end else if ((((ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((exitcond6_fu_1689_p2 == 1'd0) & (ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_b_6_2_phi_fu_531_p20 = b_6_s_reg_331;
    end else begin
        ap_phi_mux_b_6_2_phi_fu_531_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_b_6_4_phi_fu_1022_p20 = b_0_7_fu_1791_p2;
    end else if ((((ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((exitcond4_fu_1748_p2 == 1'd0) & (ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_b_6_4_phi_fu_1022_p20 = b_6_3_reg_815;
    end else begin
        ap_phi_mux_b_6_4_phi_fu_1022_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_b_7_2_phi_fu_495_p20 = b_0_6_fu_1732_p2;
    end else if ((((ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((exitcond6_fu_1689_p2 == 1'd0) & (ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_b_7_2_phi_fu_495_p20 = b_7_s_reg_320;
    end else begin
        ap_phi_mux_b_7_2_phi_fu_495_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_b_7_4_phi_fu_986_p20 = b_0_7_fu_1791_p2;
    end else if ((((ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((exitcond4_fu_1748_p2 == 1'd0) & (ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_b_7_4_phi_fu_986_p20 = b_7_3_reg_803;
    end else begin
        ap_phi_mux_b_7_4_phi_fu_986_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_b_8_2_phi_fu_459_p20 = b_0_6_fu_1732_p2;
    end else if ((((ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((exitcond6_fu_1689_p2 == 1'd0) & (ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_b_8_2_phi_fu_459_p20 = b_8_s_reg_309;
    end else begin
        ap_phi_mux_b_8_2_phi_fu_459_p20 = 'bx;
    end
end

always @ (*) begin
    if (((ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_b_8_4_phi_fu_950_p20 = b_0_7_fu_1791_p2;
    end else if ((((ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((exitcond4_fu_1748_p2 == 1'd0) & (ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_b_8_4_phi_fu_950_p20 = b_8_3_reg_791;
    end else begin
        ap_phi_mux_b_8_4_phi_fu_950_p20 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((exitcond6_fu_1689_p2 == 1'd0) & (ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_b_9_2_phi_fu_423_p20 = b_9_s_reg_298;
    end else if ((~(ap_phi_mux_j_phi_fu_412_p4 == 4'd8) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd7) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd6) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd5) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd4) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd3) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd2) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd1) & ~(ap_phi_mux_j_phi_fu_412_p4 == 4'd0) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_b_9_2_phi_fu_423_p20 = b_0_6_fu_1732_p2;
    end else begin
        ap_phi_mux_b_9_2_phi_fu_423_p20 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((exitcond4_fu_1748_p2 == 1'd0) & (ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_b_9_4_phi_fu_914_p20 = b_9_3_reg_779;
    end else if ((~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd8) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd7) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd6) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd5) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd4) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd3) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd2) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd1) & ~(ap_phi_mux_j2_phi_fu_903_p4 == 4'd0) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_b_9_4_phi_fu_914_p20 = b_0_7_fu_1791_p2;
    end else begin
        ap_phi_mux_b_9_4_phi_fu_914_p20 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_fu_1807_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        if ((ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd1)) begin
            ap_phi_mux_b_load_phi_phi_fu_1297_p18 = b_11_reg_267;
        end else if ((1'b1 == ap_condition_1141)) begin
            ap_phi_mux_b_load_phi_phi_fu_1297_p18 = b_91_reg_187;
        end else if ((ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd8)) begin
            ap_phi_mux_b_load_phi_phi_fu_1297_p18 = b_81_reg_197;
        end else if ((ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd7)) begin
            ap_phi_mux_b_load_phi_phi_fu_1297_p18 = b_71_reg_207;
        end else if ((ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd6)) begin
            ap_phi_mux_b_load_phi_phi_fu_1297_p18 = b_61_reg_217;
        end else if ((ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd5)) begin
            ap_phi_mux_b_load_phi_phi_fu_1297_p18 = b_51_reg_227;
        end else if ((ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd4)) begin
            ap_phi_mux_b_load_phi_phi_fu_1297_p18 = b_41_reg_237;
        end else if ((ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd3)) begin
            ap_phi_mux_b_load_phi_phi_fu_1297_p18 = b_31_reg_247;
        end else if ((ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd2)) begin
            ap_phi_mux_b_load_phi_phi_fu_1297_p18 = b_21_reg_257;
        end else begin
            ap_phi_mux_b_load_phi_phi_fu_1297_p18 = 'bx;
        end
    end else begin
        ap_phi_mux_b_load_phi_phi_fu_1297_p18 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        grp_Layer4_FC_mac_dsp_fu_1326_a0 = a_t_Data_4_reg_1946;
    end else if (((exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        grp_Layer4_FC_mac_dsp_fu_1326_a0 = a_t_Data_0_reg_1926;
    end else begin
        grp_Layer4_FC_mac_dsp_fu_1326_a0 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        grp_Layer4_FC_mac_dsp_fu_1326_a1 = a_t_Data_5_reg_1951;
    end else if (((exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        grp_Layer4_FC_mac_dsp_fu_1326_a1 = a_t_Data_1_reg_1931;
    end else begin
        grp_Layer4_FC_mac_dsp_fu_1326_a1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        grp_Layer4_FC_mac_dsp_fu_1326_a2 = a_t_Data_6_reg_1956;
    end else if (((exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        grp_Layer4_FC_mac_dsp_fu_1326_a2 = a_t_Data_2_reg_1936;
    end else begin
        grp_Layer4_FC_mac_dsp_fu_1326_a2 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        grp_Layer4_FC_mac_dsp_fu_1326_a3 = a_t_Data_7_reg_1961;
    end else if (((exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        grp_Layer4_FC_mac_dsp_fu_1326_a3 = a_t_Data_3_reg_1941;
    end else begin
        grp_Layer4_FC_mac_dsp_fu_1326_a3 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        grp_Layer4_FC_mac_dsp_fu_1326_b0 = tmp_27_fu_1760_p1;
    end else if (((exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        grp_Layer4_FC_mac_dsp_fu_1326_b0 = tmp_12_fu_1701_p1;
    end else begin
        grp_Layer4_FC_mac_dsp_fu_1326_b0 = 'bx;
    end
end

always @ (*) begin
    if ((pre_label_1_sel == 1'b1)) begin
        pre_label_1_data_out = pre_label_1_payload_B;
    end else begin
        pre_label_1_data_out = pre_label_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (pre_label_1_ack_in == 1'b1))) begin
        pre_label_1_vld_in = 1'b1;
    end else begin
        pre_label_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        pre_label_TDATA_blk_n = pre_label_1_state[1'd1];
    end else begin
        pre_label_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        w_Data_0_ack_out = 1'b1;
    end else begin
        w_Data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((w_Data_0_sel == 1'b1)) begin
        w_Data_0_data_out = w_Data_0_payload_B;
    end else begin
        w_Data_0_data_out = w_Data_0_payload_A;
    end
end

always @ (*) begin
    if ((((exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        w_Data_TDATA_blk_n = w_Data_0_state[1'd0];
    end else begin
        w_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if ((~((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond8_fu_1603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond6_fu_1689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if ((~((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond4_fu_1748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0)) & (exitcond4_fu_1748_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state7 : begin
            if (((exitcond_fu_1807_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (pre_label_1_ack_in == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((pre_label_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state9) & (pre_label_1_ack_in == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_Data_0_ack_in = a_Data_0_state[1'd1];

assign a_Data_0_load_A = (~a_Data_0_sel_wr & a_Data_0_state_cmp_full);

assign a_Data_0_load_B = (a_Data_0_state_cmp_full & a_Data_0_sel_wr);

assign a_Data_0_sel = a_Data_0_sel_rd;

assign a_Data_0_state_cmp_full = ((a_Data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign a_Data_0_vld_in = a_Data_TVALID;

assign a_Data_0_vld_out = a_Data_0_state[1'd0];

assign a_Data_TREADY = a_Data_0_state[1'd1];

assign a_t_Data_0_fu_1615_p1 = a_Data_0_data_out[15:0];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2 = ((exitcond8_fu_1603_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out));
end

always @ (*) begin
    ap_block_state3 = ((exitcond6_fu_1689_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((exitcond4_fu_1748_p2 == 1'd0) & (w_Data_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_condition_1141 = (~(ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd1) & ~(ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd8) & ~(ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd7) & ~(ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd6) & ~(ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd5) & ~(ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd4) & ~(ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd3) & ~(ap_phi_mux_max_n_1_phi_fu_1287_p4 == 4'd2));
end

assign ap_phi_mux_j2_phi_fu_903_p4 = j2_reg_899;

assign ap_phi_mux_j_phi_fu_412_p4 = j_reg_408;

assign ap_phi_mux_max_n_1_phi_fu_1287_p4 = max_n_1_reg_1283;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign b_0_1_cast_fu_1401_p1 = $signed(b_0_fu_1393_p3);

assign b_0_6_fu_1732_p2 = (tmp_18_fu_1706_p12 + grp_Layer4_FC_mac_dsp_fu_1326_ap_return);

assign b_0_7_fu_1791_p2 = (tmp_26_fu_1765_p12 + grp_Layer4_FC_mac_dsp_fu_1326_ap_return);

assign b_0_fu_1393_p3 = {{tmp_fu_1389_p1}, {8'd0}};

assign b_1_1_cast_fu_1423_p1 = $signed(b_1_fu_1415_p3);

assign b_1_fu_1415_p3 = {{tmp_1_fu_1405_p4}, {8'd0}};

assign b_2_1_cast_fu_1445_p1 = $signed(b_2_fu_1437_p3);

assign b_2_fu_1437_p3 = {{tmp_2_fu_1427_p4}, {8'd0}};

assign b_3_1_cast_fu_1467_p1 = $signed(b_3_fu_1459_p3);

assign b_3_fu_1459_p3 = {{tmp_3_fu_1449_p4}, {8'd0}};

assign b_4_1_cast_fu_1489_p1 = $signed(b_4_fu_1481_p3);

assign b_4_fu_1481_p3 = {{tmp_4_fu_1471_p4}, {8'd0}};

assign b_5_1_cast_fu_1511_p1 = $signed(b_5_fu_1503_p3);

assign b_5_fu_1503_p3 = {{tmp_5_fu_1493_p4}, {8'd0}};

assign b_6_1_cast_fu_1533_p1 = $signed(b_6_fu_1525_p3);

assign b_6_fu_1525_p3 = {{tmp_6_fu_1515_p4}, {8'd0}};

assign b_7_1_cast_fu_1555_p1 = $signed(b_7_fu_1547_p3);

assign b_7_fu_1547_p3 = {{tmp_7_fu_1537_p4}, {8'd0}};

assign b_8_1_cast_fu_1577_p1 = $signed(b_8_fu_1569_p3);

assign b_8_fu_1569_p3 = {{tmp_8_fu_1559_p4}, {8'd0}};

assign b_9_1_cast_fu_1599_p1 = $signed(b_9_fu_1591_p3);

assign b_9_fu_1591_p3 = {{tmp_9_fu_1581_p4}, {8'd0}};

assign exitcond4_fu_1748_p2 = ((j2_reg_899 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond6_fu_1689_p2 = ((j_reg_408 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond8_fu_1603_p2 = ((p_0_rec_reg_287 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond_fu_1807_p2 = ((max_n_1_reg_1283 == 4'd10) ? 1'b1 : 1'b0);

assign grp_Layer4_FC_mac_dsp_fu_1326_b1 = {{w_Data_0_data_out[31:16]}};

assign grp_Layer4_FC_mac_dsp_fu_1326_b2 = {{w_Data_0_data_out[47:32]}};

assign grp_Layer4_FC_mac_dsp_fu_1326_b3 = {{w_Data_0_data_out[63:48]}};

assign j_1_fu_1695_p2 = (j_reg_408 + 4'd1);

assign j_2_fu_1754_p2 = (j2_reg_899 + 4'd1);

assign max_n_1_cast_fu_1813_p1 = max_n_1_reg_1283;

assign n_0_max_n_fu_1853_p3 = ((tmp_17_fu_1847_p2[0:0] === 1'b1) ? max_n_1_cast_fu_1813_p1 : max_n_reg_1270);

assign n_fu_1861_p2 = (4'd1 + max_n_1_reg_1283);

assign p_rec6_fu_1609_p2 = (p_0_rec_reg_287 + 4'd1);

assign pre_label_1_ack_in = pre_label_1_state[1'd1];

assign pre_label_1_ack_out = pre_label_TREADY;

assign pre_label_1_load_A = (pre_label_1_state_cmp_full & ~pre_label_1_sel_wr);

assign pre_label_1_load_B = (pre_label_1_state_cmp_full & pre_label_1_sel_wr);

assign pre_label_1_sel = pre_label_1_sel_rd;

assign pre_label_1_state_cmp_full = ((pre_label_1_state != 2'd1) ? 1'b1 : 1'b0);

assign pre_label_1_vld_out = pre_label_1_state[1'd0];

assign pre_label_TDATA = pre_label_1_data_out;

assign pre_label_TVALID = pre_label_1_state[1'd0];

assign tmp_12_fu_1701_p1 = w_Data_0_data_out[15:0];

assign tmp_17_fu_1847_p2 = (($signed(ap_phi_mux_b_load_phi_phi_fu_1297_p18) > $signed(tmp_20_fu_1821_p12)) ? 1'b1 : 1'b0);

assign tmp_1_fu_1405_p4 = {{Bias_Data[31:16]}};

assign tmp_20_fu_1821_p11 = max_n_reg_1270[3:0];

assign tmp_27_fu_1760_p1 = w_Data_0_data_out[15:0];

assign tmp_2_fu_1427_p4 = {{Bias_Data[47:32]}};

assign tmp_3_fu_1449_p4 = {{Bias_Data[63:48]}};

assign tmp_4_fu_1471_p4 = {{Bias_Data[79:64]}};

assign tmp_5_fu_1493_p4 = {{Bias_Data[95:80]}};

assign tmp_6_fu_1515_p4 = {{Bias_Data[111:96]}};

assign tmp_7_fu_1537_p4 = {{Bias_Data[127:112]}};

assign tmp_8_fu_1559_p4 = {{Bias_Data[143:128]}};

assign tmp_9_fu_1581_p4 = {{Bias_Data[159:144]}};

assign tmp_fu_1389_p1 = Bias_Data[15:0];

assign w_Data_0_ack_in = w_Data_0_state[1'd1];

assign w_Data_0_load_A = (w_Data_0_state_cmp_full & ~w_Data_0_sel_wr);

assign w_Data_0_load_B = (w_Data_0_state_cmp_full & w_Data_0_sel_wr);

assign w_Data_0_sel = w_Data_0_sel_rd;

assign w_Data_0_state_cmp_full = ((w_Data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign w_Data_0_vld_in = w_Data_TVALID;

assign w_Data_0_vld_out = w_Data_0_state[1'd0];

assign w_Data_TREADY = w_Data_0_state[1'd1];

endmodule //Layer4_FC
