Return-Path: <linux-kernel+bounces-600730-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [139.178.88.99])
	by mail.lfdr.de (Postfix) with ESMTPS id 53D97A863C4
	for <lists+linux-kernel@lfdr.de>; Fri, 11 Apr 2025 18:54:52 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id BD9BA9A36AD
	for <lists+linux-kernel@lfdr.de>; Fri, 11 Apr 2025 16:49:11 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 3B52E221FA5;
	Fri, 11 Apr 2025 16:49:05 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.b="C+4WBJEX";
	dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.b="C+4WBJEX"
Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2081.outbound.protection.outlook.com [40.107.22.81])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2ADCB22068A
	for <linux-kernel@vger.kernel.org>; Fri, 11 Apr 2025 16:48:58 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.22.81
ARC-Seal:i=3; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1744390143; cv=fail; b=p5nW6ErlGYI9d1H9WU2DCtq1tr6+gdQa0NSoCP4i48g2gnf5UlIj/2ozeY4yJNtjNVyFmoCfbYnUrK1xITz4kF1xaDjAuaoK3w7BI6BgdBDauq+ZA0I/f8bOVVCF+tMQXYOVn5LJ3/HoWexatpgjVEUfrCvnI0tvK44C5fNSTno=
ARC-Message-Signature:i=3; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1744390143; c=relaxed/simple;
	bh=OEGHfDCW7dC7tL8g0RE1CJD+jkNzSI2JAw05165OGMM=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 Content-Type:MIME-Version; b=Bmlqk0Wrc2j6BMQXZZPNQVx6fa9d1IRcJqiqDw970qQPzBj22dvLiVl7I78t/vY0LqKx3EcJFtNhG3+w418kgbFmxUUZjANR2BQqs4/WdEeMp4zEMnRR5zZf4K4+P0TgrrHwpBlLAiQg7fcTQ/W6WtkybDx3Ag/NA5WERRM2QmU=
ARC-Authentication-Results:i=3; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com; spf=pass smtp.mailfrom=arm.com; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.b=C+4WBJEX; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.b=C+4WBJEX; arc=fail smtp.client-ip=40.107.22.81
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=arm.com
ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass;
 b=so3n8NraBgSRJtrdNXreC7EkE53O8F+XnorEPPdhuzjI+636T4nhdW80HWPUfbIgmuGq3MDwZZBK3N0mKFth+ZLnBB+sCGjc1d2uMP3Y3PWZz7xm14go9nM3+muK9Piz28mBeRdy0bRsdnDlnZTbZkAxYHlk0oyVYd4wkSakjG6zxv/R5+EVe3fvhJYWmPfBhYiS7yncMq/gC4Bv60xWUAQvtDjimXkISvWUomKOmBItPc4qbTzWWVe5ta6H9fbBF7Zy2/DyNq9tV8lpIHMtkH2Us7GMoL0TGC4TyJ6jMUHFIuim2SYTmJ2mNVMfyq+b91lkQrSU1te5EIoR4pf47w==
ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=fcV8pkoJ9iNxMKaSKBCZojiLmiQLjrEoUYVJZf1P8sE=;
 b=kDQVEXOxakHPlEwJnDIP6HhQTOZzyXMedzl/5SQ2hkHsaFWQaRZuu/DX40X9Kl532wbUAguQeQaVDHRBYUaLXIWIeBDxjKQyu9JCWMLK8Xze6TSMgOqpY7gY+qpEC9X1CCiqPnWjdzxbQ9xxnt4PzGZUapF04nyuGY8vI+Wj5pJ6OClbG6peeqMb1FBYrVj4LNZV7akBkEIaAdxb8faPj2tOMUwijbFWc0Wn4K53OLEVxM1X2w/2HaBdW33g6CjIzB5ADbAMq14o9hfE0Wty8awhuKQYhYZvY/CwWKlMo/jjj6cfRJK/vR04D1j2Qibyy0YEbfyTjNtdmu0OWM2Dnw==
ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is
 63.35.35.123) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=arm.com;
 dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com;
 dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1
 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com]
 dmarc=[1,1,header.from=arm.com])
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=fcV8pkoJ9iNxMKaSKBCZojiLmiQLjrEoUYVJZf1P8sE=;
 b=C+4WBJEXNCG2mfdvHgzY1GFsiT7Hxm6krOpUIcEmRw/HyGhHopK280AiC/qh4XKBhdmOPgoIEv7FggHUD3yfCquCRLz1HtVZbUv0VQY8VZM75HQdJmm28IyJs/RjVrVC/m5raOoFuq3nSF75INx2gMDtv3mdAqdXpEhZS/X6oTc=
Received: from AM6P191CA0052.EURP191.PROD.OUTLOOK.COM (2603:10a6:209:7f::29)
 by PAXPR08MB7490.eurprd08.prod.outlook.com (2603:10a6:102:2b7::21) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8632.28; Fri, 11 Apr
 2025 16:48:51 +0000
Received: from AM2PEPF0001C711.eurprd05.prod.outlook.com
 (2603:10a6:209:7f:cafe::e3) by AM6P191CA0052.outlook.office365.com
 (2603:10a6:209:7f::29) with Microsoft SMTP Server (version=TLS1_3,
 cipher=TLS_AES_256_GCM_SHA384) id 15.20.8632.26 via Frontend Transport; Fri,
 11 Apr 2025 16:48:51 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123)
 smtp.mailfrom=arm.com; dkim=pass (signature was verified)
 header.d=arm.com;dmarc=pass action=none header.from=arm.com;
Received-SPF: Pass (protection.outlook.com: domain of arm.com designates
 63.35.35.123 as permitted sender) receiver=protection.outlook.com;
 client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com;
 pr=C
Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by
 AM2PEPF0001C711.mail.protection.outlook.com (10.167.16.181) with Microsoft
 SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8655.12
 via Frontend Transport; Fri, 11 Apr 2025 16:48:51 +0000
Received: ("Tessian outbound e6e18cf4ef9f:v605"); Fri, 11 Apr 2025 16:48:51 +0000
X-CheckRecipientChecked: true
X-CR-MTA-CID: 49e9503d9ef6ccb6
X-TessianGatewayMetadata: TY4zYXB07mxjikj6L1XyA6voK8d8OobMfUQgr2C4rjWSVWjpNmS4bH12SHrnmVJTVJVrZPj0nwvO0OGKjtEWpdFn7TmsURMAkbHdn8l9RHu/AvVKvA4zCAQMH38cnSSb+WI34cKjQcAOCemVHZk1BT3FXjop9V80LOmJopQp8F4=
X-CR-MTA-TID: 64aa7808
Received: from L39a2560b21af.1
	by 64aa7808-outbound-1.mta.getcheckrecipient.com id A10D089B-7EBF-4E7F-9816-AAC2D7FDD812.1;
	Fri, 11 Apr 2025 16:48:44 +0000
Received: from EUR05-AM6-obe.outbound.protection.outlook.com
    by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id L39a2560b21af.1
    (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384);
    Fri, 11 Apr 2025 16:48:44 +0000
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=iWgJzblhmRlvtQ6uE/W5pHEQACThCGOFYt/VHPbpzHs+BADSi+PIseRidKh8oYo+ihuOcw7pPsBBfyeB42sExAmXf/hdqId3QEhvJyQ5tlOzIZSz3h3Hk/lwXfHgAUp27BAmBr2yyodPKih4uwX2LHkgAKAcBaktbZdAQhn7gpj+3ZxOWrPqKlzGBtlxKu9tBGUpTyLBDCqTQQrQZTVzNh+olEy35pwmKvWCrjQRKS2w6XhGFAvrUAm+dtsIb266oH5jknDWJ3XYlacPWsEZQHYiyA3QBA0mvJfQQCRPPy8KsDkHihvrBE7aqpt1QeXPUMs8NDX0WqOb/eTb45asqg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=fcV8pkoJ9iNxMKaSKBCZojiLmiQLjrEoUYVJZf1P8sE=;
 b=QB4KcaxUwxuj8QjTh3LCiC0NqKNQkpCYy1H4QiswUR/2bPaWXzTuY+s288Wim4h9xSo/x0Wa7+Ocpu8D2/XED5DtnIXiuKjIt1qDKpXXsKfhgQsTLbM2EMjJ+t5TdgVGG5RaLcAMOeGIEOFowRtUAQqUPDiydCZiJrxk38mUHMwz8YigvNnJBAUxUdMJtkURR0v0zQCeJaNAxmLglDQ5knc9tV/J21sp/va8Mgj9BAdQlkzjZdKh6XOeXNRLCSGtnNCF/V9wggV5GCTDlAAUHj8Uv0i+1QxBm8Zl5Q0lgPc1daErFFePt6hFqC/KG1CixUwVhjkevoC/cRgpAKB1Lg==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass
 header.d=arm.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=fcV8pkoJ9iNxMKaSKBCZojiLmiQLjrEoUYVJZf1P8sE=;
 b=C+4WBJEXNCG2mfdvHgzY1GFsiT7Hxm6krOpUIcEmRw/HyGhHopK280AiC/qh4XKBhdmOPgoIEv7FggHUD3yfCquCRLz1HtVZbUv0VQY8VZM75HQdJmm28IyJs/RjVrVC/m5raOoFuq3nSF75INx2gMDtv3mdAqdXpEhZS/X6oTc=
Authentication-Results-Original: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=arm.com;
Received: from VI0PR08MB11200.eurprd08.prod.outlook.com
 (2603:10a6:800:257::18) by DB9PR08MB7605.eurprd08.prod.outlook.com
 (2603:10a6:10:308::10) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8606.34; Fri, 11 Apr
 2025 16:48:42 +0000
Received: from VI0PR08MB11200.eurprd08.prod.outlook.com
 ([fe80::d594:64a:dfc:db74]) by VI0PR08MB11200.eurprd08.prod.outlook.com
 ([fe80::d594:64a:dfc:db74%5]) with mapi id 15.20.8606.033; Fri, 11 Apr 2025
 16:48:42 +0000
From: Karunika Choo <karunika.choo@arm.com>
To: dri-devel@lists.freedesktop.org
Cc: nd@arm.com,
	Boris Brezillon <boris.brezillon@collabora.com>,
	Steven Price <steven.price@arm.com>,
	Liviu Dudau <liviu.dudau@arm.com>,
	Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,
	Maxime Ripard <mripard@kernel.org>,
	Thomas Zimmermann <tzimmermann@suse.de>,
	David Airlie <airlied@gmail.com>,
	Simona Vetter <simona@ffwll.ch>,
	linux-kernel@vger.kernel.org
Subject: [PATCH v3 2/2] drm/panthor: Clean up 64-bit register definitions
Date: Fri, 11 Apr 2025 17:48:05 +0100
Message-ID: <20250411164805.2015088-3-karunika.choo@arm.com>
X-Mailer: git-send-email 2.47.1
In-Reply-To: <20250411164805.2015088-1-karunika.choo@arm.com>
References: <20250411164805.2015088-1-karunika.choo@arm.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-ClientProxiedBy: LO2P265CA0134.GBRP265.PROD.OUTLOOK.COM
 (2603:10a6:600:9f::26) To VI0PR08MB11200.eurprd08.prod.outlook.com
 (2603:10a6:800:257::18)
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-MS-TrafficTypeDiagnostic:
	VI0PR08MB11200:EE_|DB9PR08MB7605:EE_|AM2PEPF0001C711:EE_|PAXPR08MB7490:EE_
X-MS-Office365-Filtering-Correlation-Id: f691838f-c94c-4c6a-23cb-08dd7918bd2c
X-LD-Processed: f34e5979-57d9-4aaa-ad4d-b122a662184d,ExtAddr
x-checkrecipientrouted: true
NoDisclaimer: true
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam-Untrusted: BCL:0;ARA:13230040|1800799024|366016|376014;
X-Microsoft-Antispam-Message-Info-Original:
 =?us-ascii?Q?AQxmRH/OpaqpXo8f5Q9ndR0HJF5PalBXc764+G47V0FQGsA7kiXortCTY4e4?=
 =?us-ascii?Q?thI9uCAAM/2ZNIpp/i+V7PLA9VZV9Q+rU5e6ZOX3XIA8otFMm7RdTZjxXMXM?=
 =?us-ascii?Q?rAwM2qVDU84l6Tb1x/PwdE6Qp+o57fSNKDEX7UX/iJ0vxcaU+ggUWMv1Su2Y?=
 =?us-ascii?Q?eo5cbw6dnME7dFvdMnmGNGJfhZC4Z7tqSBo/bVx+bAIJ7IQzqU6qbZm2i0ko?=
 =?us-ascii?Q?IcTrVehOg8Wqh6XRJiNDwNHqzCed70ODTsS2aa5MEk7SDZyeAyt16BBafUYC?=
 =?us-ascii?Q?+j0KYbEVq4Q3CoKUVmL9QjML12Y5mP5LgDAjfu/E/lBoyTqyKrGRXOkiecoK?=
 =?us-ascii?Q?/0NP2EwiCteOStDQwivOtIgmtRe9ZHCEBSw38D9vG2yE8GyldKnHNbJCM30x?=
 =?us-ascii?Q?qhBAk/UaABODs9ZN2qSw5UhDJusvej+Nf4hVfJHKp3pkiWHcFPJEpGMVT/y8?=
 =?us-ascii?Q?O0zFQrsljGPnSqxxCzXHcQaTu/xQa8OOMm/83cxZ+IPje62GB2EP9CkImQLY?=
 =?us-ascii?Q?uQqErsbokJI5VgKfCXZHd4MNIPfESBLW06Gk4MXMqanx9XHAZY8+aQsusBBj?=
 =?us-ascii?Q?j0hCNRIpdbQbzAYG5Z+QCdocYr2bL31s4uFj+/ibLQxRral4uwyZe8n3/b/I?=
 =?us-ascii?Q?W2baG6OPG7ALVuF8p7j8/C9TmXgkOc6pOv11ZdzBLoUh/MR09dzOjjHVOMlL?=
 =?us-ascii?Q?QWGWN5GdMxt4qTh6AKL2vkiGWzeeVbHtqgnuFxe59Tgy7jbet1ed4JNKoqL1?=
 =?us-ascii?Q?PWPxjkEsg+moHbArKqPAjSk5G5B0F4nmp0kbagLiOjejp8IhzjyErzNOOcIL?=
 =?us-ascii?Q?DgEe8RGAHXX2HNKH5cmiLZd8oqYyD3/lBFD7orR8T11hBYhQFJh1J910K7OJ?=
 =?us-ascii?Q?pN2bSeGGbbz6El+Qukkp8tahKpWoSsEtd7f3aHe5NJeVjLCe7ggi9b8bwfTK?=
 =?us-ascii?Q?fTc4VN5Tv7WqeSB1WJzgPCp8cLwnDCpL+sjzc6cpqMPbb5biv2qbo3Yjqllu?=
 =?us-ascii?Q?5ZLeVVRTbS7P0pIIeZD0V3FJithO7lrfMhoz+++VfxEqqP0GGXqp8m18B5QA?=
 =?us-ascii?Q?zmTGnWZFG/VuXojGHSYBkZwJWHYRZRgTUdMMGmjv44SmULACh4cTVd4LKAE6?=
 =?us-ascii?Q?eynRxwehsxDlFbzMfMijpLYSc0TRtgnRM26Mk2iLSZ4Dr6p08KXeQp2btAq2?=
 =?us-ascii?Q?A9RwPvDRxCBSntv6Ue198bW8y6ue1kqbM5pp2r6i9+vsgduPXdkwNw/geoDw?=
 =?us-ascii?Q?mth8tCrfCN0MTW0fdtHTLiHsFsCl46KAmMR4l95BYwsKhqvzBIpx3RAnUJcg?=
 =?us-ascii?Q?DME8F8M1ZovnPKG5VVqpOpSTpK53/bNHTWQd0EHV+Aqvb+PBZ4FI8TN5HJ9q?=
 =?us-ascii?Q?jKetQgnHoBRmoCaSOfOyxfsGMVEi5Hv2TM6OhPPbqgZLPcYemA=3D=3D?=
X-Forefront-Antispam-Report-Untrusted:
 CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:VI0PR08MB11200.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014);DIR:OUT;SFP:1101;
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR08MB7605
Original-Authentication-Results: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=arm.com;
X-EOPAttributedMessage: 0
X-MS-Exchange-SkipListedInternetSender:
 ip=[2603:10a6:800:257::18];domain=VI0PR08MB11200.eurprd08.prod.outlook.com
X-MS-Exchange-Transport-CrossTenantHeadersStripped:
 AM2PEPF0001C711.eurprd05.prod.outlook.com
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id-Prvs:
	6472a6d6-fcbe-49a0-5fcc-08dd7918b78a
X-Microsoft-Antispam:
	BCL:0;ARA:13230040|14060799003|36860700013|82310400026|376014|1800799024|35042699022;
X-Microsoft-Antispam-Message-Info:
	=?us-ascii?Q?LROmLMvHdNwzTiwv4BsxMDiu+PaDHv12mpaunrw6aqQyuFXmIM5u/Ksl+11u?=
 =?us-ascii?Q?lOzECyESC31KZp39sIO4C0n9xr+g/7A2mBQIyJpPOWT2DxpAJZ3EXlEXHUGY?=
 =?us-ascii?Q?meLq8eysuP8cGJKV30X5R5ag+Ww+P1BES+I5u7zTqWl19Z9mAZ84wIKnjLd0?=
 =?us-ascii?Q?adHcquZVNdFHx8MdPqYYjYIfQn0pp62+ffKqJ02K0EJiRygIYbTG7877QL0R?=
 =?us-ascii?Q?88gIadgbU1w41fTGiiskhU9+R5RgfwqtqN17VmzA++xdbBdugT9zqO2NHHlA?=
 =?us-ascii?Q?/uADKuDV4Xuyp3TX+bFgBYhftt/hIr4zQIpaTU3CC//bIuTUgFL163sBuJ5K?=
 =?us-ascii?Q?a82Tjqi7kRdiyQAqBiqLxVtlkdcNATX1Tq04zj0BKJGqlC0798bliJLdPvKk?=
 =?us-ascii?Q?+7WXKkdGi+gqTt8jxXeCDlXMmXmtSQe1JgJOCrx3kn2VXD/gWifbK2s07jFo?=
 =?us-ascii?Q?5jdfIgntZicpzWf06uljurO853PUDJwicxHh0pAf5MSFoe9OvK22BJW4FRU1?=
 =?us-ascii?Q?WSGBs7346l8t8e3w3RFD5tp1f77+UdlCwtWI7LcR8AZabpJ6+o9vgKURxakQ?=
 =?us-ascii?Q?FN5D3kwFkSsyRVG2DOOa0txj+SF0EeqGlX0N+ZEy77gZGu0lLzghtiQ6gtHi?=
 =?us-ascii?Q?x6bjraltcBwSF/3/aFDJ5vwBjOW3kz6bFq6ZOIQoMDZsXLetSiGl0yP1WfpK?=
 =?us-ascii?Q?BBtIpdChZDKB94SNAMXwkzj+LBtnFkZTGYrIi4KEUpqIHRKpmHQbyu7kPAOQ?=
 =?us-ascii?Q?x2y3kmZK39KOUi4X/ckrCmCpK9rYkXH7NkZTnsJua1VMyIG7ccb2oHirA/Xy?=
 =?us-ascii?Q?SEOyIQgfJEp7v41qGm+ZmogqIbCpm1jPCjGpIxKKo7Vp6fqDyAuivwzmEVjt?=
 =?us-ascii?Q?2JXKeuxFt3oKb/E3zWS5402Ey9ZqEWNX8smtKeOkWLECG0YK+AyTGpZbLnau?=
 =?us-ascii?Q?lsOaogsdPn5tN0qMtAVYfx0y+6h3G6JwUcF/L0RknyVJ3badWW8UagkgGK6E?=
 =?us-ascii?Q?WcMhbZq+GZrLT/FDKu6p1eHZN39GKZKMJBaRLyYnk3M18AsYD+cLHcQP2XVl?=
 =?us-ascii?Q?dpnV4DhD+fKenGIhoUBXDQjVER2OjPk3Q5eaMCBcFAkyMlUpQrzwLI1vEfdL?=
 =?us-ascii?Q?AEgAcZUgBT+WTUK182mQKE/U3zSb1mc4N/knppo05jJk+l+7ns1QQ5BuN1Qm?=
 =?us-ascii?Q?XEF3BIB4FfK1YFM9kODhVgT+8037IpZJVR9CnCx8bg/6N9+ZP2DempbSNUPb?=
 =?us-ascii?Q?XzbrheI6C/ZsHlbaOWjsHoGqg+YB7x9UenUV4qDLcbG6vOHeDzSDpWsBmvbB?=
 =?us-ascii?Q?XBzrWeL6vq/+OyYlnM30Hs7DXhNm/Lq/AHpT81T3oFVsshKg/JjA5zW5npa4?=
 =?us-ascii?Q?jKRI0nX99x4Ues6zFAbVbIiFImkO/evSLH/liRa+y9w/wvCGbahRgR6X+UGZ?=
 =?us-ascii?Q?COXpDSkPrOqcxgjG6e4UG17Dpx2WntPcG2DyJGmr9AqmUnzGCeAtUNnv1CLp?=
 =?us-ascii?Q?31Jfx33Aq5L7Sh50YfsDepqnszin8anGwVcD?=
X-Forefront-Antispam-Report:
	CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:64aa7808-outbound-1.mta.getcheckrecipient.com;CAT:NONE;SFS:(13230040)(14060799003)(36860700013)(82310400026)(376014)(1800799024)(35042699022);DIR:OUT;SFP:1101;
X-OriginatorOrg: arm.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Apr 2025 16:48:51.5816
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: f691838f-c94c-4c6a-23cb-08dd7918bd2c
X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com]
X-MS-Exchange-CrossTenant-AuthSource:
	AM2PEPF0001C711.eurprd05.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR08MB7490

With the introduction of 64-bit register accessors, the separate *_HI
definitions are no longer necessary. This change removes them and
renames the corresponding *_LO entries for cleaner and more consistent
register definitions.

Reviewed-by: Boris Brezillon <boris.brezillon@collabora.com>
Suggested-by: Boris Brezillon <boris.brezillon@collabora.com>
Signed-off-by: Karunika Choo <karunika.choo@arm.com>
---
 drivers/gpu/drm/panthor/panthor_gpu.c  | 12 ++--
 drivers/gpu/drm/panthor/panthor_gpu.h  | 10 +--
 drivers/gpu/drm/panthor/panthor_mmu.c  | 16 ++---
 drivers/gpu/drm/panthor/panthor_regs.h | 94 +++++++++-----------------
 4 files changed, 52 insertions(+), 80 deletions(-)

diff --git a/drivers/gpu/drm/panthor/panthor_gpu.c b/drivers/gpu/drm/panthor/panthor_gpu.c
index fd09f0928019..5fc45284c712 100644
--- a/drivers/gpu/drm/panthor/panthor_gpu.c
+++ b/drivers/gpu/drm/panthor/panthor_gpu.c
@@ -108,9 +108,9 @@ static void panthor_gpu_init_info(struct panthor_device *ptdev)
 
 	ptdev->gpu_info.as_present = gpu_read(ptdev, GPU_AS_PRESENT);
 
-	ptdev->gpu_info.shader_present = gpu_read64(ptdev, GPU_SHADER_PRESENT_LO);
-	ptdev->gpu_info.tiler_present = gpu_read64(ptdev, GPU_TILER_PRESENT_LO);
-	ptdev->gpu_info.l2_present = gpu_read64(ptdev, GPU_L2_PRESENT_LO);
+	ptdev->gpu_info.shader_present = gpu_read64(ptdev, GPU_SHADER_PRESENT);
+	ptdev->gpu_info.tiler_present = gpu_read64(ptdev, GPU_TILER_PRESENT);
+	ptdev->gpu_info.l2_present = gpu_read64(ptdev, GPU_L2_PRESENT);
 
 	arch_major = GPU_ARCH_MAJOR(ptdev->gpu_info.gpu_id);
 	product_major = GPU_PROD_MAJOR(ptdev->gpu_info.gpu_id);
@@ -147,7 +147,7 @@ static void panthor_gpu_irq_handler(struct panthor_device *ptdev, u32 status)
 {
 	if (status & GPU_IRQ_FAULT) {
 		u32 fault_status = gpu_read(ptdev, GPU_FAULT_STATUS);
-		u64 address = gpu_read64(ptdev, GPU_FAULT_ADDR_LO);
+		u64 address = gpu_read64(ptdev, GPU_FAULT_ADDR);
 
 		drm_warn(&ptdev->base, "GPU Fault 0x%08x (%s) at 0x%016llx\n",
 			 fault_status, panthor_exception_name(ptdev, fault_status & 0xFF),
@@ -457,7 +457,7 @@ void panthor_gpu_resume(struct panthor_device *ptdev)
  */
 u64 panthor_gpu_read_timestamp(struct panthor_device *ptdev)
 {
-	return gpu_read64_counter(ptdev, GPU_TIMESTAMP_LO);
+	return gpu_read64_counter(ptdev, GPU_TIMESTAMP);
 }
 
 /**
@@ -468,5 +468,5 @@ u64 panthor_gpu_read_timestamp(struct panthor_device *ptdev)
  */
 u64 panthor_gpu_read_timestamp_offset(struct panthor_device *ptdev)
 {
-	return gpu_read64(ptdev, GPU_TIMESTAMP_OFFSET_LO);
+	return gpu_read64(ptdev, GPU_TIMESTAMP_OFFSET);
 }
diff --git a/drivers/gpu/drm/panthor/panthor_gpu.h b/drivers/gpu/drm/panthor/panthor_gpu.h
index 7f6133a66127..89a0bdb2fbc5 100644
--- a/drivers/gpu/drm/panthor/panthor_gpu.h
+++ b/drivers/gpu/drm/panthor/panthor_gpu.h
@@ -30,9 +30,9 @@ int panthor_gpu_block_power_off(struct panthor_device *ptdev,
  */
 #define panthor_gpu_power_on(ptdev, type, mask, timeout_us) \
 	panthor_gpu_block_power_on(ptdev, #type, \
-				  type ## _PWRON_LO, \
-				  type ## _PWRTRANS_LO, \
-				  type ## _READY_LO, \
+				  type ## _PWRON, \
+				  type ## _PWRTRANS, \
+				  type ## _READY, \
 				  mask, timeout_us)
 
 /**
@@ -42,8 +42,8 @@ int panthor_gpu_block_power_off(struct panthor_device *ptdev,
  */
 #define panthor_gpu_power_off(ptdev, type, mask, timeout_us) \
 	panthor_gpu_block_power_off(ptdev, #type, \
-				   type ## _PWROFF_LO, \
-				   type ## _PWRTRANS_LO, \
+				   type ## _PWROFF, \
+				   type ## _PWRTRANS, \
 				   mask, timeout_us)
 
 int panthor_gpu_l2_power_on(struct panthor_device *ptdev);
diff --git a/drivers/gpu/drm/panthor/panthor_mmu.c b/drivers/gpu/drm/panthor/panthor_mmu.c
index a0a79f19bdea..1db4a46ddf98 100644
--- a/drivers/gpu/drm/panthor/panthor_mmu.c
+++ b/drivers/gpu/drm/panthor/panthor_mmu.c
@@ -564,7 +564,7 @@ static void lock_region(struct panthor_device *ptdev, u32 as_nr,
 	region = region_width | region_start;
 
 	/* Lock the region that needs to be updated */
-	gpu_write64(ptdev, AS_LOCKADDR_LO(as_nr), region);
+	gpu_write64(ptdev, AS_LOCKADDR(as_nr), region);
 	write_cmd(ptdev, as_nr, AS_COMMAND_LOCK);
 }
 
@@ -614,9 +614,9 @@ static int panthor_mmu_as_enable(struct panthor_device *ptdev, u32 as_nr,
 	if (ret)
 		return ret;
 
-	gpu_write64(ptdev, AS_TRANSTAB_LO(as_nr), transtab);
-	gpu_write64(ptdev, AS_MEMATTR_LO(as_nr), memattr);
-	gpu_write64(ptdev, AS_TRANSCFG_LO(as_nr), transcfg);
+	gpu_write64(ptdev, AS_TRANSTAB(as_nr), transtab);
+	gpu_write64(ptdev, AS_MEMATTR(as_nr), memattr);
+	gpu_write64(ptdev, AS_TRANSCFG(as_nr), transcfg);
 
 	return write_cmd(ptdev, as_nr, AS_COMMAND_UPDATE);
 }
@@ -629,9 +629,9 @@ static int panthor_mmu_as_disable(struct panthor_device *ptdev, u32 as_nr)
 	if (ret)
 		return ret;
 
-	gpu_write64(ptdev, AS_TRANSTAB_LO(as_nr), 0);
-	gpu_write64(ptdev, AS_MEMATTR_LO(as_nr), 0);
-	gpu_write64(ptdev, AS_TRANSCFG_LO(as_nr), AS_TRANSCFG_ADRMODE_UNMAPPED);
+	gpu_write64(ptdev, AS_TRANSTAB(as_nr), 0);
+	gpu_write64(ptdev, AS_MEMATTR(as_nr), 0);
+	gpu_write64(ptdev, AS_TRANSCFG(as_nr), AS_TRANSCFG_ADRMODE_UNMAPPED);
 
 	return write_cmd(ptdev, as_nr, AS_COMMAND_UPDATE);
 }
@@ -1669,7 +1669,7 @@ static void panthor_mmu_irq_handler(struct panthor_device *ptdev, u32 status)
 		u32 source_id;
 
 		fault_status = gpu_read(ptdev, AS_FAULTSTATUS(as));
-		addr = gpu_read64(ptdev, AS_FAULTADDRESS_LO(as));
+		addr = gpu_read64(ptdev, AS_FAULTADDRESS(as));
 
 		/* decode the fault status */
 		exception_type = fault_status & 0xFF;
diff --git a/drivers/gpu/drm/panthor/panthor_regs.h b/drivers/gpu/drm/panthor/panthor_regs.h
index 6fd39a52f887..7e21d6a25dc4 100644
--- a/drivers/gpu/drm/panthor/panthor_regs.h
+++ b/drivers/gpu/drm/panthor/panthor_regs.h
@@ -65,20 +65,16 @@
 #define   GPU_STATUS_DBG_ENABLED			BIT(8)
 
 #define GPU_FAULT_STATUS				0x3C
-#define GPU_FAULT_ADDR_LO				0x40
-#define GPU_FAULT_ADDR_HI				0x44
+#define GPU_FAULT_ADDR					0x40
 
 #define GPU_PWR_KEY					0x50
 #define  GPU_PWR_KEY_UNLOCK				0x2968A819
 #define GPU_PWR_OVERRIDE0				0x54
 #define GPU_PWR_OVERRIDE1				0x58
 
-#define GPU_TIMESTAMP_OFFSET_LO				0x88
-#define GPU_TIMESTAMP_OFFSET_HI				0x8C
-#define GPU_CYCLE_COUNT_LO				0x90
-#define GPU_CYCLE_COUNT_HI				0x94
-#define GPU_TIMESTAMP_LO				0x98
-#define GPU_TIMESTAMP_HI				0x9C
+#define GPU_TIMESTAMP_OFFSET				0x88
+#define GPU_CYCLE_COUNT					0x90
+#define GPU_TIMESTAMP					0x98
 
 #define GPU_THREAD_MAX_THREADS				0xA0
 #define GPU_THREAD_MAX_WORKGROUP_SIZE			0xA4
@@ -87,47 +83,29 @@
 
 #define GPU_TEXTURE_FEATURES(n)				(0xB0 + ((n) * 4))
 
-#define GPU_SHADER_PRESENT_LO				0x100
-#define GPU_SHADER_PRESENT_HI				0x104
-#define GPU_TILER_PRESENT_LO				0x110
-#define GPU_TILER_PRESENT_HI				0x114
-#define GPU_L2_PRESENT_LO				0x120
-#define GPU_L2_PRESENT_HI				0x124
-
-#define SHADER_READY_LO					0x140
-#define SHADER_READY_HI					0x144
-#define TILER_READY_LO					0x150
-#define TILER_READY_HI					0x154
-#define L2_READY_LO					0x160
-#define L2_READY_HI					0x164
-
-#define SHADER_PWRON_LO					0x180
-#define SHADER_PWRON_HI					0x184
-#define TILER_PWRON_LO					0x190
-#define TILER_PWRON_HI					0x194
-#define L2_PWRON_LO					0x1A0
-#define L2_PWRON_HI					0x1A4
-
-#define SHADER_PWROFF_LO				0x1C0
-#define SHADER_PWROFF_HI				0x1C4
-#define TILER_PWROFF_LO					0x1D0
-#define TILER_PWROFF_HI					0x1D4
-#define L2_PWROFF_LO					0x1E0
-#define L2_PWROFF_HI					0x1E4
-
-#define SHADER_PWRTRANS_LO				0x200
-#define SHADER_PWRTRANS_HI				0x204
-#define TILER_PWRTRANS_LO				0x210
-#define TILER_PWRTRANS_HI				0x214
-#define L2_PWRTRANS_LO					0x220
-#define L2_PWRTRANS_HI					0x224
-
-#define SHADER_PWRACTIVE_LO				0x240
-#define SHADER_PWRACTIVE_HI				0x244
-#define TILER_PWRACTIVE_LO				0x250
-#define TILER_PWRACTIVE_HI				0x254
-#define L2_PWRACTIVE_LO					0x260
-#define L2_PWRACTIVE_HI					0x264
+#define GPU_SHADER_PRESENT				0x100
+#define GPU_TILER_PRESENT				0x110
+#define GPU_L2_PRESENT					0x120
+
+#define SHADER_READY					0x140
+#define TILER_READY					0x150
+#define L2_READY					0x160
+
+#define SHADER_PWRON					0x180
+#define TILER_PWRON					0x190
+#define L2_PWRON					0x1A0
+
+#define SHADER_PWROFF					0x1C0
+#define TILER_PWROFF					0x1D0
+#define L2_PWROFF					0x1E0
+
+#define SHADER_PWRTRANS					0x200
+#define TILER_PWRTRANS					0x210
+#define L2_PWRTRANS					0x220
+
+#define SHADER_PWRACTIVE				0x240
+#define TILER_PWRACTIVE					0x250
+#define L2_PWRACTIVE					0x260
 
 #define GPU_REVID					0x280
 
@@ -170,10 +148,8 @@
 #define MMU_AS_SHIFT					6
 #define MMU_AS(as)					(MMU_BASE + ((as) << MMU_AS_SHIFT))
 
-#define AS_TRANSTAB_LO(as)				(MMU_AS(as) + 0x0)
-#define AS_TRANSTAB_HI(as)				(MMU_AS(as) + 0x4)
-#define AS_MEMATTR_LO(as)				(MMU_AS(as) + 0x8)
-#define AS_MEMATTR_HI(as)				(MMU_AS(as) + 0xC)
+#define AS_TRANSTAB(as)					(MMU_AS(as) + 0x0)
+#define AS_MEMATTR(as)					(MMU_AS(as) + 0x8)
 #define   AS_MEMATTR_AARCH64_INNER_ALLOC_IMPL		(2 << 2)
 #define   AS_MEMATTR_AARCH64_INNER_ALLOC_EXPL(w, r)	((3 << 2) | \
 							 ((w) ? BIT(0) : 0) | \
@@ -185,8 +161,7 @@
 #define   AS_MEMATTR_AARCH64_INNER_OUTER_NC		(1 << 6)
 #define   AS_MEMATTR_AARCH64_INNER_OUTER_WB		(2 << 6)
 #define   AS_MEMATTR_AARCH64_FAULT			(3 << 6)
-#define AS_LOCKADDR_LO(as)				(MMU_AS(as) + 0x10)
-#define AS_LOCKADDR_HI(as)				(MMU_AS(as) + 0x14)
+#define AS_LOCKADDR(as)					(MMU_AS(as) + 0x10)
 #define AS_COMMAND(as)					(MMU_AS(as) + 0x18)
 #define   AS_COMMAND_NOP				0
 #define   AS_COMMAND_UPDATE				1
@@ -201,12 +176,10 @@
 #define  AS_FAULTSTATUS_ACCESS_TYPE_EX			(0x1 << 8)
 #define  AS_FAULTSTATUS_ACCESS_TYPE_READ		(0x2 << 8)
 #define  AS_FAULTSTATUS_ACCESS_TYPE_WRITE		(0x3 << 8)
-#define AS_FAULTADDRESS_LO(as)				(MMU_AS(as) + 0x20)
-#define AS_FAULTADDRESS_HI(as)				(MMU_AS(as) + 0x24)
+#define AS_FAULTADDRESS(as)				(MMU_AS(as) + 0x20)
 #define AS_STATUS(as)					(MMU_AS(as) + 0x28)
 #define   AS_STATUS_AS_ACTIVE				BIT(0)
-#define AS_TRANSCFG_LO(as)				(MMU_AS(as) + 0x30)
-#define AS_TRANSCFG_HI(as)				(MMU_AS(as) + 0x34)
+#define AS_TRANSCFG(as)					(MMU_AS(as) + 0x30)
 #define   AS_TRANSCFG_ADRMODE_UNMAPPED			(1 << 0)
 #define   AS_TRANSCFG_ADRMODE_IDENTITY			(2 << 0)
 #define   AS_TRANSCFG_ADRMODE_AARCH64_4K		(6 << 0)
@@ -224,8 +197,7 @@
 #define   AS_TRANSCFG_DISABLE_AF_FAULT			BIT(34)
 #define   AS_TRANSCFG_WXN				BIT(35)
 #define   AS_TRANSCFG_XREADABLE				BIT(36)
-#define AS_FAULTEXTRA_LO(as)				(MMU_AS(as) + 0x38)
-#define AS_FAULTEXTRA_HI(as)				(MMU_AS(as) + 0x3C)
+#define AS_FAULTEXTRA(as)				(MMU_AS(as) + 0x38)
 
 #define CSF_GPU_LATEST_FLUSH_ID				0x10000
 
-- 
2.47.1


