	component FinalProjectSoC is
		port (
			clk_clk                        : in  std_logic                     := 'X';             -- clk
			endgg_export                   : in  std_logic                     := 'X';             -- export
			hex_digits_export              : out std_logic_vector(15 downto 0);                    -- export
			i2c0_sda_in                    : in  std_logic                     := 'X';             -- sda_in
			i2c0_scl_in                    : in  std_logic                     := 'X';             -- scl_in
			i2c0_sda_oe                    : out std_logic;                                        -- sda_oe
			i2c0_scl_oe                    : out std_logic;                                        -- scl_oe
			key_external_connection_export : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			keycode_0_export               : out std_logic_vector(7 downto 0);                     -- export
			keycode_1_export               : out std_logic_vector(7 downto 0);                     -- export
			leds_export                    : out std_logic_vector(13 downto 0);                    -- export
			reset_reset_n                  : in  std_logic                     := 'X';             -- reset_n
			score_export                   : out std_logic_vector(23 downto 0);                    -- export
			spawn_0_export                 : out std_logic_vector(2 downto 0);                     -- export
			spawn_1_export                 : out std_logic_vector(2 downto 0);                     -- export
			spi0_MISO                      : in  std_logic                     := 'X';             -- MISO
			spi0_MOSI                      : out std_logic;                                        -- MOSI
			spi0_SCLK                      : out std_logic;                                        -- SCLK
			spi0_SS_n                      : out std_logic;                                        -- SS_n
			start_export                   : out std_logic;                                        -- export
			usb_gpx_export                 : in  std_logic                     := 'X';             -- export
			usb_irq_export                 : in  std_logic                     := 'X';             -- export
			usb_rst_export                 : out std_logic                                         -- export
		);
	end component FinalProjectSoC;

