#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD_LCDPort */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU0_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT0_PC0
#define LCD_LCDPort__0__PORT 0u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__INTTYPE CYREG_PICU0_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT0_PC1
#define LCD_LCDPort__1__PORT 0u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__INTTYPE CYREG_PICU0_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT0_PC2
#define LCD_LCDPort__2__PORT 0u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__INTTYPE CYREG_PICU0_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT0_PC3
#define LCD_LCDPort__3__PORT 0u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__INTTYPE CYREG_PICU0_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT0_PC4
#define LCD_LCDPort__4__PORT 0u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__INTTYPE CYREG_PICU0_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT0_PC5
#define LCD_LCDPort__5__PORT 0u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__INTTYPE CYREG_PICU0_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT0_PC6
#define LCD_LCDPort__6__PORT 0u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT0_AG
#define LCD_LCDPort__AMUX CYREG_PRT0_AMUX
#define LCD_LCDPort__BIE CYREG_PRT0_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT0_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT0_BYP
#define LCD_LCDPort__CTL CYREG_PRT0_CTL
#define LCD_LCDPort__DM0 CYREG_PRT0_DM0
#define LCD_LCDPort__DM1 CYREG_PRT0_DM1
#define LCD_LCDPort__DM2 CYREG_PRT0_DM2
#define LCD_LCDPort__DR CYREG_PRT0_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT0_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT0_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 0u
#define LCD_LCDPort__PRT CYREG_PRT0_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT0_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT0_SLW

/* SPIM_Clock */
#define SPIM_Clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPIM_Clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPIM_Clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPIM_Clock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_Clock__INDEX 0x00u
#define SPIM_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_Clock__PM_ACT_MSK 0x01u
#define SPIM_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_Clock__PM_STBY_MSK 0x01u

/* MLX90316_SS */
#define MLX90316_SS__0__INTTYPE CYREG_PICU6_INTTYPE6
#define MLX90316_SS__0__MASK 0x40u
#define MLX90316_SS__0__PC CYREG_PRT6_PC6
#define MLX90316_SS__0__PORT 6u
#define MLX90316_SS__0__SHIFT 6
#define MLX90316_SS__AG CYREG_PRT6_AG
#define MLX90316_SS__AMUX CYREG_PRT6_AMUX
#define MLX90316_SS__BIE CYREG_PRT6_BIE
#define MLX90316_SS__BIT_MASK CYREG_PRT6_BIT_MASK
#define MLX90316_SS__BYP CYREG_PRT6_BYP
#define MLX90316_SS__CTL CYREG_PRT6_CTL
#define MLX90316_SS__DM0 CYREG_PRT6_DM0
#define MLX90316_SS__DM1 CYREG_PRT6_DM1
#define MLX90316_SS__DM2 CYREG_PRT6_DM2
#define MLX90316_SS__DR CYREG_PRT6_DR
#define MLX90316_SS__INP_DIS CYREG_PRT6_INP_DIS
#define MLX90316_SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define MLX90316_SS__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MLX90316_SS__LCD_EN CYREG_PRT6_LCD_EN
#define MLX90316_SS__MASK 0x40u
#define MLX90316_SS__PORT 6u
#define MLX90316_SS__PRT CYREG_PRT6_PRT
#define MLX90316_SS__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MLX90316_SS__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MLX90316_SS__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MLX90316_SS__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MLX90316_SS__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MLX90316_SS__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MLX90316_SS__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MLX90316_SS__PS CYREG_PRT6_PS
#define MLX90316_SS__SHIFT 6
#define MLX90316_SS__SLW CYREG_PRT6_SLW

/* MLX90316_SS_ControlReg */
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__0__MASK 0x01u
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__0__POS 0
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__MASK 0x01u
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define MLX90316_SS_ControlReg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* MLX90316_MISO */
#define MLX90316_MISO__0__INTTYPE CYREG_PICU0_INTTYPE7
#define MLX90316_MISO__0__MASK 0x80u
#define MLX90316_MISO__0__PC CYREG_PRT0_PC7
#define MLX90316_MISO__0__PORT 0u
#define MLX90316_MISO__0__SHIFT 7
#define MLX90316_MISO__AG CYREG_PRT0_AG
#define MLX90316_MISO__AMUX CYREG_PRT0_AMUX
#define MLX90316_MISO__BIE CYREG_PRT0_BIE
#define MLX90316_MISO__BIT_MASK CYREG_PRT0_BIT_MASK
#define MLX90316_MISO__BYP CYREG_PRT0_BYP
#define MLX90316_MISO__CTL CYREG_PRT0_CTL
#define MLX90316_MISO__DM0 CYREG_PRT0_DM0
#define MLX90316_MISO__DM1 CYREG_PRT0_DM1
#define MLX90316_MISO__DM2 CYREG_PRT0_DM2
#define MLX90316_MISO__DR CYREG_PRT0_DR
#define MLX90316_MISO__INP_DIS CYREG_PRT0_INP_DIS
#define MLX90316_MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MLX90316_MISO__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MLX90316_MISO__LCD_EN CYREG_PRT0_LCD_EN
#define MLX90316_MISO__MASK 0x80u
#define MLX90316_MISO__PORT 0u
#define MLX90316_MISO__PRT CYREG_PRT0_PRT
#define MLX90316_MISO__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MLX90316_MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MLX90316_MISO__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MLX90316_MISO__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MLX90316_MISO__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MLX90316_MISO__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MLX90316_MISO__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MLX90316_MISO__PS CYREG_PRT0_PS
#define MLX90316_MISO__SHIFT 7
#define MLX90316_MISO__SLW CYREG_PRT0_SLW

/* MLX90316_MISO_Comp_ctComp */
#define MLX90316_MISO_Comp_ctComp__CLK CYREG_CMP0_CLK
#define MLX90316_MISO_Comp_ctComp__CMP_MASK 0x01u
#define MLX90316_MISO_Comp_ctComp__CMP_NUMBER 0u
#define MLX90316_MISO_Comp_ctComp__CR CYREG_CMP0_CR
#define MLX90316_MISO_Comp_ctComp__LUT__CR CYREG_LUT0_CR
#define MLX90316_MISO_Comp_ctComp__LUT__MSK CYREG_LUT_MSK
#define MLX90316_MISO_Comp_ctComp__LUT__MSK_MASK 0x01u
#define MLX90316_MISO_Comp_ctComp__LUT__MSK_SHIFT 0
#define MLX90316_MISO_Comp_ctComp__LUT__MX CYREG_LUT0_MX
#define MLX90316_MISO_Comp_ctComp__LUT__SR CYREG_LUT_SR
#define MLX90316_MISO_Comp_ctComp__LUT__SR_MASK 0x01u
#define MLX90316_MISO_Comp_ctComp__LUT__SR_SHIFT 0
#define MLX90316_MISO_Comp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define MLX90316_MISO_Comp_ctComp__PM_ACT_MSK 0x01u
#define MLX90316_MISO_Comp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define MLX90316_MISO_Comp_ctComp__PM_STBY_MSK 0x01u
#define MLX90316_MISO_Comp_ctComp__SW0 CYREG_CMP0_SW0
#define MLX90316_MISO_Comp_ctComp__SW2 CYREG_CMP0_SW2
#define MLX90316_MISO_Comp_ctComp__SW3 CYREG_CMP0_SW3
#define MLX90316_MISO_Comp_ctComp__SW4 CYREG_CMP0_SW4
#define MLX90316_MISO_Comp_ctComp__SW6 CYREG_CMP0_SW6
#define MLX90316_MISO_Comp_ctComp__TR0 CYREG_CMP0_TR0
#define MLX90316_MISO_Comp_ctComp__TR1 CYREG_CMP0_TR1
#define MLX90316_MISO_Comp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define MLX90316_MISO_Comp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define MLX90316_MISO_Comp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define MLX90316_MISO_Comp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define MLX90316_MISO_Comp_ctComp__WRK CYREG_CMP_WRK
#define MLX90316_MISO_Comp_ctComp__WRK_MASK 0x01u
#define MLX90316_MISO_Comp_ctComp__WRK_SHIFT 0

/* MLX90316_SCLK */
#define MLX90316_SCLK__0__INTTYPE CYREG_PICU6_INTTYPE0
#define MLX90316_SCLK__0__MASK 0x01u
#define MLX90316_SCLK__0__PC CYREG_PRT6_PC0
#define MLX90316_SCLK__0__PORT 6u
#define MLX90316_SCLK__0__SHIFT 0
#define MLX90316_SCLK__AG CYREG_PRT6_AG
#define MLX90316_SCLK__AMUX CYREG_PRT6_AMUX
#define MLX90316_SCLK__BIE CYREG_PRT6_BIE
#define MLX90316_SCLK__BIT_MASK CYREG_PRT6_BIT_MASK
#define MLX90316_SCLK__BYP CYREG_PRT6_BYP
#define MLX90316_SCLK__CTL CYREG_PRT6_CTL
#define MLX90316_SCLK__DM0 CYREG_PRT6_DM0
#define MLX90316_SCLK__DM1 CYREG_PRT6_DM1
#define MLX90316_SCLK__DM2 CYREG_PRT6_DM2
#define MLX90316_SCLK__DR CYREG_PRT6_DR
#define MLX90316_SCLK__INP_DIS CYREG_PRT6_INP_DIS
#define MLX90316_SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define MLX90316_SCLK__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MLX90316_SCLK__LCD_EN CYREG_PRT6_LCD_EN
#define MLX90316_SCLK__MASK 0x01u
#define MLX90316_SCLK__PORT 6u
#define MLX90316_SCLK__PRT CYREG_PRT6_PRT
#define MLX90316_SCLK__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MLX90316_SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MLX90316_SCLK__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MLX90316_SCLK__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MLX90316_SCLK__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MLX90316_SCLK__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MLX90316_SCLK__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MLX90316_SCLK__PS CYREG_PRT6_PS
#define MLX90316_SCLK__SHIFT 0
#define MLX90316_SCLK__SLW CYREG_PRT6_SLW

/* MLX90316_SPIM_BSPIM */
#define MLX90316_SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define MLX90316_SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define MLX90316_SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define MLX90316_SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define MLX90316_SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define MLX90316_SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define MLX90316_SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define MLX90316_SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define MLX90316_SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define MLX90316_SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define MLX90316_SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define MLX90316_SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define MLX90316_SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define MLX90316_SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define MLX90316_SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define MLX90316_SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define MLX90316_SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define MLX90316_SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define MLX90316_SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define MLX90316_SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define MLX90316_SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define MLX90316_SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define MLX90316_SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define MLX90316_SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define MLX90316_SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define MLX90316_SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define MLX90316_SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define MLX90316_SPIM_BSPIM_RxStsReg__4__POS 4
#define MLX90316_SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define MLX90316_SPIM_BSPIM_RxStsReg__5__POS 5
#define MLX90316_SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define MLX90316_SPIM_BSPIM_RxStsReg__6__POS 6
#define MLX90316_SPIM_BSPIM_RxStsReg__MASK 0x70u
#define MLX90316_SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB11_MSK
#define MLX90316_SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define MLX90316_SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB11_ST
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB10_A0
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB10_A1
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB10_D0
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB10_D1
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB10_F0
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB10_F1
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define MLX90316_SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define MLX90316_SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define MLX90316_SPIM_BSPIM_TxStsReg__0__POS 0
#define MLX90316_SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define MLX90316_SPIM_BSPIM_TxStsReg__1__POS 1
#define MLX90316_SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define MLX90316_SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define MLX90316_SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define MLX90316_SPIM_BSPIM_TxStsReg__2__POS 2
#define MLX90316_SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define MLX90316_SPIM_BSPIM_TxStsReg__3__POS 3
#define MLX90316_SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define MLX90316_SPIM_BSPIM_TxStsReg__4__POS 4
#define MLX90316_SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define MLX90316_SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB09_MSK
#define MLX90316_SPIM_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define MLX90316_SPIM_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define MLX90316_SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define MLX90316_SPIM_BSPIM_TxStsReg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define MLX90316_SPIM_BSPIM_TxStsReg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define MLX90316_SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB09_ST

/* MLX90316_SPIM_RxInternalInterrupt */
#define MLX90316_SPIM_RxInternalInterrupt__ES2_PATCH 0u
#define MLX90316_SPIM_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define MLX90316_SPIM_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define MLX90316_SPIM_RxInternalInterrupt__INTC_MASK 0x01u
#define MLX90316_SPIM_RxInternalInterrupt__INTC_NUMBER 0u
#define MLX90316_SPIM_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define MLX90316_SPIM_RxInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define MLX90316_SPIM_RxInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define MLX90316_SPIM_RxInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define MLX90316_SPIM_RxInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* MLX90316_SPIM_TxInternalInterrupt */
#define MLX90316_SPIM_TxInternalInterrupt__ES2_PATCH 0u
#define MLX90316_SPIM_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define MLX90316_SPIM_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define MLX90316_SPIM_TxInternalInterrupt__INTC_MASK 0x02u
#define MLX90316_SPIM_TxInternalInterrupt__INTC_NUMBER 1u
#define MLX90316_SPIM_TxInternalInterrupt__INTC_PRIOR_NUM 7u
#define MLX90316_SPIM_TxInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define MLX90316_SPIM_TxInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define MLX90316_SPIM_TxInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define MLX90316_SPIM_TxInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* MLX90316_VDAC8_viDAC8 */
#define MLX90316_VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define MLX90316_VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define MLX90316_VDAC8_viDAC8__D CYREG_DAC2_D
#define MLX90316_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define MLX90316_VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define MLX90316_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define MLX90316_VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define MLX90316_VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define MLX90316_VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define MLX90316_VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define MLX90316_VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define MLX90316_VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define MLX90316_VDAC8_viDAC8__TR CYREG_DAC2_TR
#define MLX90316_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define MLX90316_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define MLX90316_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define MLX90316_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define MLX90316_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define MLX90316_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define MLX90316_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define MLX90316_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define MLX90316_VDAC8_viDAC8__TST CYREG_DAC2_TST

/* MLX90316_MOSI_DEBUG */
#define MLX90316_MOSI_DEBUG__0__INTTYPE CYREG_PICU12_INTTYPE4
#define MLX90316_MOSI_DEBUG__0__MASK 0x10u
#define MLX90316_MOSI_DEBUG__0__PC CYREG_PRT12_PC4
#define MLX90316_MOSI_DEBUG__0__PORT 12u
#define MLX90316_MOSI_DEBUG__0__SHIFT 4
#define MLX90316_MOSI_DEBUG__AG CYREG_PRT12_AG
#define MLX90316_MOSI_DEBUG__BIE CYREG_PRT12_BIE
#define MLX90316_MOSI_DEBUG__BIT_MASK CYREG_PRT12_BIT_MASK
#define MLX90316_MOSI_DEBUG__BYP CYREG_PRT12_BYP
#define MLX90316_MOSI_DEBUG__DM0 CYREG_PRT12_DM0
#define MLX90316_MOSI_DEBUG__DM1 CYREG_PRT12_DM1
#define MLX90316_MOSI_DEBUG__DM2 CYREG_PRT12_DM2
#define MLX90316_MOSI_DEBUG__DR CYREG_PRT12_DR
#define MLX90316_MOSI_DEBUG__INP_DIS CYREG_PRT12_INP_DIS
#define MLX90316_MOSI_DEBUG__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MLX90316_MOSI_DEBUG__MASK 0x10u
#define MLX90316_MOSI_DEBUG__PORT 12u
#define MLX90316_MOSI_DEBUG__PRT CYREG_PRT12_PRT
#define MLX90316_MOSI_DEBUG__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MLX90316_MOSI_DEBUG__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MLX90316_MOSI_DEBUG__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MLX90316_MOSI_DEBUG__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MLX90316_MOSI_DEBUG__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MLX90316_MOSI_DEBUG__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MLX90316_MOSI_DEBUG__PS CYREG_PRT12_PS
#define MLX90316_MOSI_DEBUG__SHIFT 4
#define MLX90316_MOSI_DEBUG__SIO_CFG CYREG_PRT12_SIO_CFG
#define MLX90316_MOSI_DEBUG__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MLX90316_MOSI_DEBUG__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MLX90316_MOSI_DEBUG__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MLX90316_MOSI_DEBUG__SLW CYREG_PRT12_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "MLX90316 Testing"
#define CY_VERSION "PSoC Creator  3.3 CP2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_DP8051_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
