// Seed: 1381382338
module module_0 (
    input wire  id_0,
    input uwire id_1,
    input wire  id_2
);
  wire id_4;
  localparam id_5 = 1;
  logic id_6 = -1;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    output logic id_2
);
  always @(posedge id_0) begin : LABEL_0
    #1 id_2 = id_1;
  end
  wire id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd50
) (
    input wand _id_0,
    output supply0 id_1,
    input supply0 id_2,
    output wire id_3,
    input supply0 id_4,
    input wor id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri id_8,
    output tri id_9
);
  logic [1 'b0 : id_0] id_11;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.id_6 = 0;
endmodule
