/***************************************************************************
*     Copyright (c) 2006-2014, Broadcom Corporation*
*     All Rights Reserved*
*     Confidential Property of Broadcom Corporation*
*
*  THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
*  AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
*  EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
*
* $brcm_Workfile: $
* $brcm_Revision: $
* $brcm_Date: $
*
* Module Description:
*
* Revision History:
*
* $brcm_Log: $
*
***************************************************************************/
/***************************************************************
*
* This file is auto-generated by generate_chp_pwr.pl, based on
* bchp_pwr_resources.txt.
*
* This file contains a list of private power resource IDs that
* represent HW clocks, and function prototypes for controlling
* them.
*
***************************************************************/

#ifndef BCHP_PWR_RESOURCES_PRIV_H__
#define BCHP_PWR_RESOURCES_PRIV_H__

#include "bchp_pwr.h"

/* Private power resource IDs */
#define BCHP_PWR_HW_AVD0_CORE_CLK       0xff000001
#define BCHP_PWR_HW_AVD0_CPU_CLK        0xff000002
#define BCHP_PWR_HW_AVD0_SCB_108_CLK    0xff000003
#define BCHP_PWR_HW_AVD0_PWR            0xff000004
#define BCHP_PWR_HW_VEC_AIO             0xff000005
#define BCHP_PWR_HW_AIO_SRAM            0xff000006
#define BCHP_PWR_HW_RAAGA0_CLK          0xff000007
#define BCHP_PWR_HW_RAAGA0_DSP          0xff000008
#define BCHP_PWR_HW_RAAGA0_SRAM         0xff000009
#define BCHP_PWR_HW_HDMI_TX_CLK         0xff00000a
#define BCHP_PWR_HW_BVN                 0xff00000b
#define BCHP_PWR_HW_BVN_108M            0xff00000c
#define BCHP_PWR_HW_BVN_SRAM            0xff00000d
#define BCHP_PWR_HW_VDC_DAC             0xff00000e
#define BCHP_PWR_HW_VEC_SRAM            0xff00000f
#define BCHP_PWR_HW_XPT_108M            0xff000010
#define BCHP_PWR_HW_XPT_XMEMIF          0xff000011
#define BCHP_PWR_HW_XPT_RMX             0xff000012
#define BCHP_PWR_HW_XPT_SRAM            0xff000013
#define BCHP_PWR_HW_XPT_WAKEUP          0xff000014
#define BCHP_PWR_HW_HDMI_TX_SRAM        0xff000015
#define BCHP_PWR_HW_HDMI_TX_108M        0xff000016
#define BCHP_PWR_HW_HDMI_TX_CEC         0xff000017
#define BCHP_PWR_HW_M2MC                0xff000018
#define BCHP_PWR_HW_GFX_SRAM            0xff000019
#define BCHP_PWR_HW_GFX_108M            0xff00001a
#define BCHP_PWR_HW_DMA                 0xff00001b
#define BCHP_PWR_HW_SCD0                0xff00001c
#define BCHP_PWR_HW_SCD1                0xff00001d
#define BCHP_PWR_HW_MDM                 0xff00001e
#define BCHP_PWR_HW_PLL_AVD_CH1         0xff00001f
#define BCHP_PWR_HW_PLL_AVD_CH2         0xff000020
#define BCHP_PWR_HW_PLL_AVD_CH3         0xff000021
#define BCHP_PWR_HW_PLL_AVD             0xff000022
#define BCHP_PWR_HW_AUD_PLL0            0xff000023
#define BCHP_PWR_HW_AUD_PLL1            0xff000024
#define BCHP_PWR_HW_PLL_SCD             0xff000025
#define BCHP_PWR_HW_PLL_VCXO_CH0        0xff000026
#define BCHP_PWR_HW_PLL_SCD_CH0         0xff000027
#define BCHP_PWR_HW_PLL_SCD_CH1         0xff000028
#define BCHP_PWR_HW_PLL_VCXO_CH1        0xff000029
#define BCHP_PWR_HW_PLL_VCXO            0xff00002a

/* This is the link between the public and private interface */
void BCHP_PWR_P_HW_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, bool activate);
void BCHP_PWR_P_HW_ControlId(BCHP_Handle handle, unsigned id, bool activate);

#define BCHP_PWR_P_NUM_NONLEAFS   38
#define BCHP_PWR_P_NUM_NONLEAFSHW 17
#define BCHP_PWR_P_NUM_LEAFS      25
#define BCHP_PWR_P_NUM_ALLNODES   80

#endif
