// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        val_1,
        trunc_ln,
        val_3,
        trunc_ln307_1,
        xor_i_i714_phi_out,
        xor_i_i714_phi_out_ap_vld,
        call_i_i715_phi_out,
        call_i_i715_phi_out_ap_vld,
        call2_i_i716_phi_out,
        call2_i_i716_phi_out_ap_vld,
        call4_i_i717_phi_out,
        call4_i_i717_phi_out_ap_vld,
        call6_i_i718_phi_out,
        call6_i_i718_phi_out_ap_vld,
        call8_i_i719_phi_out,
        call8_i_i719_phi_out_ap_vld,
        call10_i_i720_phi_out,
        call10_i_i720_phi_out_ap_vld,
        hw_S_6_i,
        hw_S_6_o,
        hw_S_6_o_ap_vld,
        hw_S_1_i,
        hw_S_1_o,
        hw_S_1_o_ap_vld,
        hw_S_0_i,
        hw_S_0_o,
        hw_S_0_o_ap_vld,
        hw_S_2_i,
        hw_S_2_o,
        hw_S_2_o_ap_vld,
        hw_S_3_i,
        hw_S_3_o,
        hw_S_3_o_ap_vld,
        hw_S_4_i,
        hw_S_4_o,
        hw_S_4_o_ap_vld,
        hw_S_5_i,
        hw_S_5_o,
        hw_S_5_o_ap_vld,
        Snew_1_hw_AES_fu_961_p_din1,
        Snew_1_hw_AES_fu_961_p_din2,
        Snew_1_hw_AES_fu_961_p_dout0,
        Snew_1_hw_AES_fu_961_p_ready,
        Snew_2_hw_AES_fu_966_p_din1,
        Snew_2_hw_AES_fu_966_p_din2,
        Snew_2_hw_AES_fu_966_p_dout0,
        Snew_2_hw_AES_fu_966_p_ready,
        Snew_3_hw_AES_fu_971_p_din1,
        Snew_3_hw_AES_fu_971_p_din2,
        Snew_3_hw_AES_fu_971_p_dout0,
        Snew_3_hw_AES_fu_971_p_ready,
        Snew_4_hw_AES_fu_976_p_din1,
        Snew_4_hw_AES_fu_976_p_din2,
        Snew_4_hw_AES_fu_976_p_dout0,
        Snew_4_hw_AES_fu_976_p_ready,
        Snew_5_hw_AES_fu_981_p_din1,
        Snew_5_hw_AES_fu_981_p_din2,
        Snew_5_hw_AES_fu_981_p_dout0,
        Snew_5_hw_AES_fu_981_p_ready,
        Snew_6_hw_AES_fu_986_p_din1,
        Snew_6_hw_AES_fu_986_p_din2,
        Snew_6_hw_AES_fu_986_p_dout0,
        Snew_6_hw_AES_fu_986_p_ready
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] val_1;
input  [7:0] trunc_ln;
input  [127:0] val_3;
input  [7:0] trunc_ln307_1;
output  [127:0] xor_i_i714_phi_out;
output   xor_i_i714_phi_out_ap_vld;
output  [127:0] call_i_i715_phi_out;
output   call_i_i715_phi_out_ap_vld;
output  [127:0] call2_i_i716_phi_out;
output   call2_i_i716_phi_out_ap_vld;
output  [127:0] call4_i_i717_phi_out;
output   call4_i_i717_phi_out_ap_vld;
output  [127:0] call6_i_i718_phi_out;
output   call6_i_i718_phi_out_ap_vld;
output  [127:0] call8_i_i719_phi_out;
output   call8_i_i719_phi_out_ap_vld;
output  [127:0] call10_i_i720_phi_out;
output   call10_i_i720_phi_out_ap_vld;
input  [127:0] hw_S_6_i;
output  [127:0] hw_S_6_o;
output   hw_S_6_o_ap_vld;
input  [127:0] hw_S_1_i;
output  [127:0] hw_S_1_o;
output   hw_S_1_o_ap_vld;
input  [127:0] hw_S_0_i;
output  [127:0] hw_S_0_o;
output   hw_S_0_o_ap_vld;
input  [127:0] hw_S_2_i;
output  [127:0] hw_S_2_o;
output   hw_S_2_o_ap_vld;
input  [127:0] hw_S_3_i;
output  [127:0] hw_S_3_o;
output   hw_S_3_o_ap_vld;
input  [127:0] hw_S_4_i;
output  [127:0] hw_S_4_o;
output   hw_S_4_o_ap_vld;
input  [127:0] hw_S_5_i;
output  [127:0] hw_S_5_o;
output   hw_S_5_o_ap_vld;
output  [127:0] Snew_1_hw_AES_fu_961_p_din1;
output  [127:0] Snew_1_hw_AES_fu_961_p_din2;
input  [127:0] Snew_1_hw_AES_fu_961_p_dout0;
input   Snew_1_hw_AES_fu_961_p_ready;
output  [127:0] Snew_2_hw_AES_fu_966_p_din1;
output  [127:0] Snew_2_hw_AES_fu_966_p_din2;
input  [127:0] Snew_2_hw_AES_fu_966_p_dout0;
input   Snew_2_hw_AES_fu_966_p_ready;
output  [127:0] Snew_3_hw_AES_fu_971_p_din1;
output  [127:0] Snew_3_hw_AES_fu_971_p_din2;
input  [127:0] Snew_3_hw_AES_fu_971_p_dout0;
input   Snew_3_hw_AES_fu_971_p_ready;
output  [127:0] Snew_4_hw_AES_fu_976_p_din1;
output  [127:0] Snew_4_hw_AES_fu_976_p_din2;
input  [127:0] Snew_4_hw_AES_fu_976_p_dout0;
input   Snew_4_hw_AES_fu_976_p_ready;
output  [127:0] Snew_5_hw_AES_fu_981_p_din1;
output  [127:0] Snew_5_hw_AES_fu_981_p_din2;
input  [127:0] Snew_5_hw_AES_fu_981_p_dout0;
input   Snew_5_hw_AES_fu_981_p_ready;
output  [127:0] Snew_6_hw_AES_fu_986_p_din1;
output  [127:0] Snew_6_hw_AES_fu_986_p_din2;
input  [127:0] Snew_6_hw_AES_fu_986_p_dout0;
input   Snew_6_hw_AES_fu_986_p_ready;

reg ap_idle;
reg xor_i_i714_phi_out_ap_vld;
reg call_i_i715_phi_out_ap_vld;
reg call2_i_i716_phi_out_ap_vld;
reg call4_i_i717_phi_out_ap_vld;
reg call6_i_i718_phi_out_ap_vld;
reg call8_i_i719_phi_out_ap_vld;
reg call10_i_i720_phi_out_ap_vld;
reg[127:0] hw_S_6_o;
reg hw_S_6_o_ap_vld;
reg[127:0] hw_S_1_o;
reg hw_S_1_o_ap_vld;
reg[127:0] hw_S_0_o;
reg hw_S_0_o_ap_vld;
reg[127:0] hw_S_2_o;
reg hw_S_2_o_ap_vld;
reg[127:0] hw_S_3_o;
reg hw_S_3_o_ap_vld;
reg[127:0] hw_S_4_o;
reg hw_S_4_o_ap_vld;
reg[127:0] hw_S_5_o;
reg hw_S_5_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln296_fu_610_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [127:0] out_fu_772_p17;
wire   [127:0] out_1_fu_959_p17;
wire   [127:0] Snew_7_fu_1006_p2;
reg   [127:0] Snew_fu_138;
reg   [127:0] Snew_1_fu_142;
reg   [127:0] Snew_2_fu_146;
reg   [127:0] Snew_3_fu_150;
reg   [127:0] Snew_4_fu_154;
reg   [127:0] Snew_5_fu_158;
reg   [127:0] Snew_6_fu_162;
reg   [4:0] i_fu_166;
wire   [4:0] i_8_fu_616_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_i_7;
wire   [7:0] num_1_i_fu_632_p4;
wire   [7:0] num_2_i_fu_652_p4;
wire   [7:0] num_3_i_fu_672_p4;
wire   [7:0] num_4_i_fu_692_p4;
wire   [7:0] num_5_i_fu_712_p4;
wire   [7:0] num_6_i_fu_732_p4;
wire   [7:0] num_7_i_fu_752_p4;
wire   [7:0] num_8_i_fu_762_p4;
wire   [7:0] num_9_i_fu_742_p4;
wire   [7:0] num_10_i_fu_722_p4;
wire   [7:0] num_11_i_fu_702_p4;
wire   [7:0] num_12_i_fu_682_p4;
wire   [7:0] num_13_i_fu_662_p4;
wire   [7:0] num_14_i_fu_642_p4;
wire   [7:0] num_i_fu_622_p4;
wire   [7:0] num_1_i3_fu_819_p4;
wire   [7:0] num_2_i5_fu_839_p4;
wire   [7:0] num_3_i7_fu_859_p4;
wire   [7:0] num_4_i9_fu_879_p4;
wire   [7:0] num_5_i1_fu_899_p4;
wire   [7:0] num_6_i1_fu_919_p4;
wire   [7:0] num_7_i1_fu_939_p4;
wire   [7:0] num_8_i1_fu_949_p4;
wire   [7:0] num_9_i1_fu_929_p4;
wire   [7:0] num_10_i1_fu_909_p4;
wire   [7:0] num_11_i1_fu_889_p4;
wire   [7:0] num_12_i8_fu_869_p4;
wire   [7:0] num_13_i6_fu_849_p4;
wire   [7:0] num_14_i4_fu_829_p4;
wire   [7:0] num_i2_fu_809_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
end

Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_start_int == 1'b1) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln296_fu_610_p2 == 1'd0)) begin
            i_fu_166 <= i_8_fu_616_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_166 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        Snew_1_fu_142 <= Snew_3_hw_AES_fu_971_p_dout0;
        Snew_2_fu_146 <= Snew_2_hw_AES_fu_966_p_dout0;
        Snew_3_fu_150 <= Snew_1_hw_AES_fu_961_p_dout0;
        Snew_4_fu_154 <= Snew_6_hw_AES_fu_986_p_dout0;
        Snew_5_fu_158 <= Snew_5_hw_AES_fu_981_p_dout0;
        Snew_6_fu_162 <= Snew_7_fu_1006_p2;
        Snew_fu_138 <= Snew_4_hw_AES_fu_976_p_dout0;
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_7 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_7 = i_fu_166;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        call10_i_i720_phi_out_ap_vld = 1'b1;
    end else begin
        call10_i_i720_phi_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        call2_i_i716_phi_out_ap_vld = 1'b1;
    end else begin
        call2_i_i716_phi_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        call4_i_i717_phi_out_ap_vld = 1'b1;
    end else begin
        call4_i_i717_phi_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        call6_i_i718_phi_out_ap_vld = 1'b1;
    end else begin
        call6_i_i718_phi_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        call8_i_i719_phi_out_ap_vld = 1'b1;
    end else begin
        call8_i_i719_phi_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        call_i_i715_phi_out_ap_vld = 1'b1;
    end else begin
        call_i_i715_phi_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        hw_S_0_o = Snew_7_fu_1006_p2;
    end else begin
        hw_S_0_o = hw_S_0_i;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        hw_S_0_o_ap_vld = 1'b1;
    end else begin
        hw_S_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        hw_S_1_o = Snew_5_hw_AES_fu_981_p_dout0;
    end else begin
        hw_S_1_o = hw_S_1_i;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        hw_S_1_o_ap_vld = 1'b1;
    end else begin
        hw_S_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        hw_S_2_o = Snew_6_hw_AES_fu_986_p_dout0;
    end else begin
        hw_S_2_o = hw_S_2_i;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        hw_S_2_o_ap_vld = 1'b1;
    end else begin
        hw_S_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        hw_S_3_o = Snew_1_hw_AES_fu_961_p_dout0;
    end else begin
        hw_S_3_o = hw_S_3_i;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        hw_S_3_o_ap_vld = 1'b1;
    end else begin
        hw_S_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        hw_S_4_o = Snew_2_hw_AES_fu_966_p_dout0;
    end else begin
        hw_S_4_o = hw_S_4_i;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        hw_S_4_o_ap_vld = 1'b1;
    end else begin
        hw_S_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        hw_S_5_o = Snew_3_hw_AES_fu_971_p_dout0;
    end else begin
        hw_S_5_o = hw_S_5_i;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        hw_S_5_o_ap_vld = 1'b1;
    end else begin
        hw_S_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        hw_S_6_o = Snew_4_hw_AES_fu_976_p_dout0;
    end else begin
        hw_S_6_o = hw_S_6_i;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        hw_S_6_o_ap_vld = 1'b1;
    end else begin
        hw_S_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln296_fu_610_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        xor_i_i714_phi_out_ap_vld = 1'b1;
    end else begin
        xor_i_i714_phi_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Snew_1_hw_AES_fu_961_p_din1 = hw_S_2_i;

assign Snew_1_hw_AES_fu_961_p_din2 = hw_S_6_i;

assign Snew_2_hw_AES_fu_966_p_din1 = hw_S_3_i;

assign Snew_2_hw_AES_fu_966_p_din2 = out_1_fu_959_p17;

assign Snew_3_hw_AES_fu_971_p_din1 = hw_S_4_i;

assign Snew_3_hw_AES_fu_971_p_din2 = hw_S_3_i;

assign Snew_4_hw_AES_fu_976_p_din1 = hw_S_5_i;

assign Snew_4_hw_AES_fu_976_p_din2 = hw_S_4_i;

assign Snew_5_hw_AES_fu_981_p_din1 = hw_S_0_i;

assign Snew_5_hw_AES_fu_981_p_din2 = out_fu_772_p17;

assign Snew_6_hw_AES_fu_986_p_din1 = hw_S_1_i;

assign Snew_6_hw_AES_fu_986_p_din2 = hw_S_0_i;

assign Snew_7_fu_1006_p2 = (hw_S_6_i ^ hw_S_1_i);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign call10_i_i720_phi_out = Snew_fu_138;

assign call2_i_i716_phi_out = Snew_4_fu_154;

assign call4_i_i717_phi_out = Snew_3_fu_150;

assign call6_i_i718_phi_out = Snew_2_fu_146;

assign call8_i_i719_phi_out = Snew_1_fu_142;

assign call_i_i715_phi_out = Snew_5_fu_158;

assign i_8_fu_616_p2 = (ap_sig_allocacmp_i_7 + 5'd1);

assign icmp_ln296_fu_610_p2 = ((ap_sig_allocacmp_i_7 == 5'd16) ? 1'b1 : 1'b0);

assign num_10_i1_fu_909_p4 = {{val_3[87:80]}};

assign num_10_i_fu_722_p4 = {{val_1[87:80]}};

assign num_11_i1_fu_889_p4 = {{val_3[95:88]}};

assign num_11_i_fu_702_p4 = {{val_1[95:88]}};

assign num_12_i8_fu_869_p4 = {{val_3[103:96]}};

assign num_12_i_fu_682_p4 = {{val_1[103:96]}};

assign num_13_i6_fu_849_p4 = {{val_3[111:104]}};

assign num_13_i_fu_662_p4 = {{val_1[111:104]}};

assign num_14_i4_fu_829_p4 = {{val_3[119:112]}};

assign num_14_i_fu_642_p4 = {{val_1[119:112]}};

assign num_1_i3_fu_819_p4 = {{val_3[15:8]}};

assign num_1_i_fu_632_p4 = {{val_1[15:8]}};

assign num_2_i5_fu_839_p4 = {{val_3[23:16]}};

assign num_2_i_fu_652_p4 = {{val_1[23:16]}};

assign num_3_i7_fu_859_p4 = {{val_3[31:24]}};

assign num_3_i_fu_672_p4 = {{val_1[31:24]}};

assign num_4_i9_fu_879_p4 = {{val_3[39:32]}};

assign num_4_i_fu_692_p4 = {{val_1[39:32]}};

assign num_5_i1_fu_899_p4 = {{val_3[47:40]}};

assign num_5_i_fu_712_p4 = {{val_1[47:40]}};

assign num_6_i1_fu_919_p4 = {{val_3[55:48]}};

assign num_6_i_fu_732_p4 = {{val_1[55:48]}};

assign num_7_i1_fu_939_p4 = {{val_3[63:56]}};

assign num_7_i_fu_752_p4 = {{val_1[63:56]}};

assign num_8_i1_fu_949_p4 = {{val_3[71:64]}};

assign num_8_i_fu_762_p4 = {{val_1[71:64]}};

assign num_9_i1_fu_929_p4 = {{val_3[79:72]}};

assign num_9_i_fu_742_p4 = {{val_1[79:72]}};

assign num_i2_fu_809_p4 = {{val_3[127:120]}};

assign num_i_fu_622_p4 = {{val_1[127:120]}};

assign out_1_fu_959_p17 = {{{{{{{{{{{{{{{{trunc_ln307_1}, {num_1_i3_fu_819_p4}}, {num_2_i5_fu_839_p4}}, {num_3_i7_fu_859_p4}}, {num_4_i9_fu_879_p4}}, {num_5_i1_fu_899_p4}}, {num_6_i1_fu_919_p4}}, {num_7_i1_fu_939_p4}}, {num_8_i1_fu_949_p4}}, {num_9_i1_fu_929_p4}}, {num_10_i1_fu_909_p4}}, {num_11_i1_fu_889_p4}}, {num_12_i8_fu_869_p4}}, {num_13_i6_fu_849_p4}}, {num_14_i4_fu_829_p4}}, {num_i2_fu_809_p4}};

assign out_fu_772_p17 = {{{{{{{{{{{{{{{{trunc_ln}, {num_1_i_fu_632_p4}}, {num_2_i_fu_652_p4}}, {num_3_i_fu_672_p4}}, {num_4_i_fu_692_p4}}, {num_5_i_fu_712_p4}}, {num_6_i_fu_732_p4}}, {num_7_i_fu_752_p4}}, {num_8_i_fu_762_p4}}, {num_9_i_fu_742_p4}}, {num_10_i_fu_722_p4}}, {num_11_i_fu_702_p4}}, {num_12_i_fu_682_p4}}, {num_13_i_fu_662_p4}}, {num_14_i_fu_642_p4}}, {num_i_fu_622_p4}};

assign xor_i_i714_phi_out = Snew_6_fu_162;

endmodule //Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1
