-- $Id: $
-- File name:   screen_buffer.vhd
-- Created:     11/29/2010
-- Author:      Vishal Gala
-- Lab Section: 04
-- Version:     1.0  Initial Design Entry
-- Description: .


LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;

entity screen_buffer is 
	port(
		clk: in std_logic;
		strb_screen: in std_logic;
		screen_cor: in std_logic_vector(15 downto 0);
		screen_line: out std_logic_vector(95 downto 0)
	);
end screen_buffer;
architecture beh of screen_buffer is 
signal reg : std_logic_vector(96 downto 0);
 
begin
process(clk,reg)
begin
	if rising_edge(clk) then
		if strb_screen = '1' then 
			reg <= reg(79 downto 0) & screen_cor(15 downto 0);
		end if;
	end if;
end process;
screen_line <= reg;
end beh;
