#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Feb 27 21:28:41 2014
# Process ID: 4312
# Log file: Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/LEON3_softcore/GRLIB/designs/leon3-digilent-nexys4/Leon3_ADC/Leon3_ADC.runs/impl_1/leon3mp.rdi
# Journal file: Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/LEON3_softcore/GRLIB/designs/leon3-digilent-nexys4/Leon3_ADC/Leon3_ADC.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/LEON3_softcore/GRLIB/designs/leon3-digilent-nexys4/Leon3_ADC/Leon3_ADC.runs/xadc_wiz_0_synth_1/xadc_wiz_0.dcp' for cell 'ADCapb_map/XADC_component/XADC_component'
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
Parsing XDC File [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/LEON3_softcore/GRLIB/designs/leon3-digilent-nexys4/Leon3_ADC/Leon3_ADC.runs/impl_1/.Xil/Vivado-4312-CSE-4225-11/dcp_2/xadc_wiz_0_early.xdc] for cell 'ADCapb_map/XADC_component/XADC_component'
Finished Parsing XDC File [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/LEON3_softcore/GRLIB/designs/leon3-digilent-nexys4/Leon3_ADC/Leon3_ADC.runs/impl_1/.Xil/Vivado-4312-CSE-4225-11/dcp_2/xadc_wiz_0_early.xdc] for cell 'ADCapb_map/XADC_component/XADC_component'
Parsing XDC File [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/LEON3_softcore/GRLIB/designs/leon3-digilent-nexys4/Leon3_ADC/Leon3_ADC.srcs/constrs_1/imports/LEON3_softcore/Nexys4_Master.xdc]
Finished Parsing XDC File [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/LEON3_softcore/GRLIB/designs/leon3-digilent-nexys4/Leon3_ADC/Leon3_ADC.srcs/constrs_1/imports/LEON3_softcore/Nexys4_Master.xdc]
Parsing XDC File [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/LEON3_softcore/GRLIB/designs/leon3-digilent-nexys4/Leon3_ADC/Leon3_ADC.runs/impl_1/.Xil/Vivado-4312-CSE-4225-11/dcp/leon3mp.xdc]
Finished Parsing XDC File [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/LEON3_softcore/GRLIB/designs/leon3-digilent-nexys4/Leon3_ADC/Leon3_ADC.runs/impl_1/.Xil/Vivado-4312-CSE-4225-11/dcp/leon3mp.xdc]
Parsing XDC File [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/LEON3_softcore/GRLIB/designs/leon3-digilent-nexys4/Leon3_ADC/Leon3_ADC.runs/impl_1/.Xil/Vivado-4312-CSE-4225-11/dcp_2/xadc_wiz_0.xdc] for cell 'ADCapb_map/XADC_component/XADC_component'
Finished Parsing XDC File [Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/LEON3_softcore/GRLIB/designs/leon3-digilent-nexys4/Leon3_ADC/Leon3_ADC.runs/impl_1/.Xil/Vivado-4312-CSE-4225-11/dcp_2/xadc_wiz_0.xdc] for cell 'ADCapb_map/XADC_component/XADC_component'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 902.961 ; gain = 716.133
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 906.172 ; gain = 3.121

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2aaf7b11c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 930.281 ; gain = 24.109

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 186 cells.
Phase 2 Constant Propagation | Checksum: 2b40ca51b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 930.281 ; gain = 24.109

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1004 unconnected nets.
INFO: [Opt 31-11] Eliminated 10 unconnected cells.
Phase 3 Sweep | Checksum: 18ea3b71a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 930.281 ; gain = 24.109
Ending Logic Optimization Task | Checksum: 18ea3b71a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 930.281 ; gain = 24.109
Implement Debug Cores | Checksum: 2b73f7082
Logic Optimization | Checksum: 2b73f7082

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 18ea3b71a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.921 . Memory (MB): peak = 932.691 ; gain = 2.410
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 25 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 50
Ending Power Optimization Task | Checksum: 1f8d4f7f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.805 ; gain = 179.523
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.805 ; gain = 206.844
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1109.805 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1109.805 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 21 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1109.805 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 123c65444

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.541 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 123c65444

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.568 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 123c65444

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.573 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1b0ad6631

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus sw are not locked:  'sw[0]' 
WARNING: [Place 30-568] A LUT 'rst0/r[slv][hsel]_i_3' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	ADCapb_map/XADC_component/DI_signal_reg[15] {LDCE}
WARNING: [Place 30-12] An IO Bus sw with more than one IO standard is found. Components associated with this bus are: 
	sw[0] of IOStandard LVCMOS18
	sw[1] of IOStandard LVCMOS33
	sw[2] of IOStandard LVCMOS33
	sw[3] of IOStandard LVCMOS33
	sw[4] of IOStandard LVCMOS33
	sw[5] of IOStandard LVCMOS33
	sw[6] of IOStandard LVCMOS33
	sw[7] of IOStandard LVCMOS33
	sw[8] of IOStandard LVCMOS33
	sw[9] of IOStandard LVCMOS33
	sw[10] of IOStandard LVCMOS33
	sw[11] of IOStandard LVCMOS33
	sw[12] of IOStandard LVCMOS33
	sw[13] of IOStandard LVCMOS33
	sw[14] of IOStandard LVCMOS33
	sw[15] of IOStandard LVCMOS33
Phase 1.1.5 Implementation Feasibility check | Checksum: 1b0ad6631

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1eff72776

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13ae2d18e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 147007152

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.805 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 1a66ab8b0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.805 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 1a66ab8b0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 140637129

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.805 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 140637129

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.805 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 140637129

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.805 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 140637129

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15e07e97c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15e07e97c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18487bf92

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fab69c04

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1b09c0552

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: fdfc3f09

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: fdfc3f09

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1109.805 ; gain = 0.000
Phase 3 Detail Placement | Checksum: fdfc3f09

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 17679c70e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1805d7fc4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 1109.805 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 1805d7fc4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1805d7fc4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 1805d7fc4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 1013e77bb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 1013e77bb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 1013e77bb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=1.720  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 1013e77bb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1109.805 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 1013e77bb

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1109.805 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 6c460984

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1109.805 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 6c460984

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1109.805 ; gain = 0.000
Ending Placer Task | Checksum: 68349dc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1109.805 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1109.805 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1109.805 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1109.805 ; gain = 0.000
