v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
P 4 5 790 -980 980 -980 980 -820 790 -820 790 -980 {}
P 4 5 20 -560 770 -560 770 -980 20 -980 20 -560 {}
P 4 5 790 -560 1370 -560 1370 -780 790 -780 790 -560 {}
P 4 5 20 -90 770 -90 770 -510 20 -510 20 -90 {}
P 4 5 790 -90 1540 -90 1540 -510 790 -510 790 -90 {}
T {Pinouts} 790 -1010 0 0 0.4 0.4 {}
T {Differential Output OTA A} 20 -1010 0 0 0.4 0.4 {}
T {Tail Current} 790 -810 0 0 0.4 0.4 {}
T {Differential Output OTA B} 20 -540 0 0 0.4 0.4 {}
T {Differential Output OTA C} 790 -540 0 0 0.4 0.4 {}
N 500 -870 660 -870 {lab=#net1}
N 500 -870 500 -780 {lab=#net1}
N 400 -950 400 -930 {lab=VDD}
N 710 -950 710 -910 {lab=VDD}
N 560 -740 560 -730 {lab=VSS}
N 710 -830 710 -780 {lab=OP[1]}
N 690 -780 710 -780 {lab=OP[1]}
N 590 -780 620 -780 {lab=#net2}
N 650 -740 650 -730 {lab=VSS}
N 560 -730 650 -730 {lab=VSS}
N 400 -600 400 -580 {lab=I1A}
N 680 -780 690 -780 {lab=OP[1]}
N 1080 -600 1080 -580 {lab=VSS}
N 830 -740 830 -720 {lab=IBIAS}
N 910 -740 910 -720 {lab=I1A}
N 1110 -740 1110 -720 {lab=OP[2]}
N 960 -740 960 -720 {lab=OP[1]}
N 960 -760 960 -740 {lab=OP[1]}
N 1160 -740 1160 -720 {lab=ON[2]}
N 1160 -760 1160 -740 {lab=ON[2]}
N 650 -950 710 -950 {lab=VDD}
N 1010 -760 1010 -720 {lab=ON[1]}
N 1060 -740 1060 -720 {lab=I1B}
N 1110 -760 1110 -740 {lab=OP[2]}
N 1210 -740 1210 -720 {lab=I1C}
N 1260 -740 1260 -720 {lab=OP[3]}
N 1310 -740 1310 -720 {lab=ON[3]}
N 1310 -760 1310 -740 {lab=ON[3]}
N 1260 -760 1260 -740 {lab=OP[3]}
N 460 -820 460 -700 {lab=#net1}
N 340 -820 340 -700 {lab=#net3}
N 400 -740 400 -700 {lab=VSS}
N 400 -820 400 -800 {lab=#net4}
N 400 -950 650 -950 {lab=VDD}
N 460 -780 530 -780 {lab=#net1}
N 140 -870 300 -870 {lab=#net3}
N 300 -870 300 -780 {lab=#net3}
N 90 -950 90 -910 {lab=VDD}
N 240 -740 240 -730 {lab=VSS}
N 90 -830 90 -780 {lab=ON[1]}
N 90 -780 110 -780 {lab=ON[1]}
N 180 -780 210 -780 {lab=#net5}
N 150 -740 150 -730 {lab=VSS}
N 150 -730 240 -730 {lab=VSS}
N 110 -780 120 -780 {lab=ON[1]}
N 90 -950 150 -950 {lab=VDD}
N 150 -950 400 -950 {lab=VDD}
N 270 -780 340 -780 {lab=#net3}
N 400 -960 400 -950 {lab=VDD}
N 500 -400 660 -400 {lab=#net6}
N 500 -400 500 -310 {lab=#net6}
N 400 -480 400 -460 {lab=VDD}
N 710 -480 710 -440 {lab=VDD}
N 560 -270 560 -260 {lab=VSS}
N 710 -360 710 -310 {lab=OP[2]}
N 690 -310 710 -310 {lab=OP[2]}
N 590 -310 620 -310 {lab=#net7}
N 650 -270 650 -260 {lab=VSS}
N 560 -260 650 -260 {lab=VSS}
N 400 -130 400 -110 {lab=I1B}
N 680 -310 690 -310 {lab=OP[2]}
N 650 -480 710 -480 {lab=VDD}
N 460 -350 460 -230 {lab=#net6}
N 340 -350 340 -230 {lab=#net8}
N 400 -270 400 -230 {lab=VSS}
N 400 -350 400 -330 {lab=#net9}
N 400 -480 650 -480 {lab=VDD}
N 460 -310 530 -310 {lab=#net6}
N 140 -400 300 -400 {lab=#net8}
N 300 -400 300 -310 {lab=#net8}
N 90 -480 90 -440 {lab=VDD}
N 240 -270 240 -260 {lab=VSS}
N 90 -360 90 -310 {lab=ON[2]}
N 90 -310 110 -310 {lab=ON[2]}
N 180 -310 210 -310 {lab=#net10}
N 150 -270 150 -260 {lab=VSS}
N 150 -260 240 -260 {lab=VSS}
N 110 -310 120 -310 {lab=ON[2]}
N 90 -480 150 -480 {lab=VDD}
N 150 -480 400 -480 {lab=VDD}
N 270 -310 340 -310 {lab=#net8}
N 400 -490 400 -480 {lab=VDD}
N 1270 -400 1430 -400 {lab=#net11}
N 1270 -400 1270 -310 {lab=#net11}
N 1170 -480 1170 -460 {lab=VDD}
N 1480 -480 1480 -440 {lab=VDD}
N 1330 -270 1330 -260 {lab=VSS}
N 1480 -360 1480 -310 {lab=OP[3]}
N 1460 -310 1480 -310 {lab=OP[3]}
N 1360 -310 1390 -310 {lab=#net12}
N 1420 -270 1420 -260 {lab=VSS}
N 1330 -260 1420 -260 {lab=VSS}
N 1170 -130 1170 -110 {lab=I1C}
N 1450 -310 1460 -310 {lab=OP[3]}
N 1420 -480 1480 -480 {lab=VDD}
N 1230 -350 1230 -230 {lab=#net11}
N 1110 -350 1110 -230 {lab=#net13}
N 1170 -270 1170 -230 {lab=VSS}
N 1170 -350 1170 -330 {lab=#net14}
N 1170 -480 1420 -480 {lab=VDD}
N 1230 -310 1300 -310 {lab=#net11}
N 910 -400 1070 -400 {lab=#net13}
N 1070 -400 1070 -310 {lab=#net13}
N 860 -480 860 -440 {lab=VDD}
N 1010 -270 1010 -260 {lab=VSS}
N 860 -360 860 -310 {lab=ON[3]}
N 860 -310 880 -310 {lab=ON[3]}
N 950 -310 980 -310 {lab=#net15}
N 920 -270 920 -260 {lab=VSS}
N 920 -260 1010 -260 {lab=VSS}
N 880 -310 890 -310 {lab=ON[3]}
N 860 -480 920 -480 {lab=VDD}
N 920 -480 1170 -480 {lab=VDD}
N 1040 -310 1110 -310 {lab=#net13}
N 1170 -490 1170 -480 {lab=VDD}
C {title.sym} 160 -40 0 0 {name=l1 author="CreActive"}
C {ipin.sym} 870 -960 0 0 {name=p8 lab=IP[1:3]}
C {ipin.sym} 870 -940 0 0 {name=p9 lab=IN[1:3]}
C {iopin.sym} 870 -860 0 0 {name=p10 lab=VDD}
C {iopin.sym} 870 -840 0 0 {name=p11 lab=VSS}
C {ipin.sym} 870 -920 0 0 {name=p13 lab=IBIAS}
C {opin.sym} 870 -900 0 0 {name=p14 lab=OP[1:3]}
C {libs/core_ota/input_pair/input_pair.sym} 400 -660 0 0 {name=x1}
C {libs/core_ota/output_stage/output_stage.sym} 700 -870 0 0 {name=x3}
C {libs/core_ota/miller_cap/miller_cap.sym} 650 -770 0 0 {name=x4}
C {libs/core_ota/nulling_res/nulling_res.sym} 560 -770 0 0 {name=x5}
C {lab_pin.sym} 650 -730 0 1 {name=p15 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 300 -660 0 0 {name=p18 sig_type=std_logic lab=IN[1]}
C {lab_pin.sym} 400 -720 0 1 {name=p19 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 500 -660 0 1 {name=p16 sig_type=std_logic lab=IP[1]}
C {lab_pin.sym} 400 -580 0 0 {name=p17 sig_type=std_logic lab=I1A}
C {lab_pin.sym} 710 -780 0 1 {name=p20 sig_type=std_logic lab=OP[1]}
C {lab_pin.sym} 400 -960 0 0 {name=p1 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1080 -580 0 0 {name=p4 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 830 -740 0 1 {name=p5 sig_type=std_logic lab=IBIAS}
C {lab_pin.sym} 910 -740 0 1 {name=p6 sig_type=std_logic lab=I1A}
C {lab_pin.sym} 1060 -740 0 1 {name=p7 sig_type=std_logic lab=I1B}
C {lab_pin.sym} 960 -760 0 1 {name=p33 sig_type=std_logic lab=OP[1]}
C {lab_pin.sym} 1160 -760 0 1 {name=p34 sig_type=std_logic lab=ON[2]}
C {libs/core_ota/active_load_diff_out/active_load_diff_out.sym} 400 -870 0 0 {name=x2}
C {lab_pin.sym} 1010 -760 0 1 {name=p36 sig_type=std_logic lab=ON[1]}
C {lab_pin.sym} 1110 -760 0 1 {name=p37 sig_type=std_logic lab=OP[2]}
C {lab_pin.sym} 1210 -740 0 1 {name=p38 sig_type=std_logic lab=I1C}
C {lab_pin.sym} 1310 -760 0 1 {name=p39 sig_type=std_logic lab=ON[3]}
C {lab_pin.sym} 1260 -760 0 1 {name=p40 sig_type=std_logic lab=OP[3]}
C {libs/core_ota/differential_load_res/differential_load_res.sym} 400 -770 0 0 {name=x6}
C {libs/core_ota/output_stage/output_stage.sym} 100 -870 0 1 {name=x7}
C {libs/core_ota/miller_cap/miller_cap.sym} 150 -770 0 1 {name=x8}
C {libs/core_ota/nulling_res/nulling_res.sym} 240 -770 0 1 {name=x9}
C {lab_pin.sym} 150 -730 0 0 {name=p2 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 90 -780 0 0 {name=p3 sig_type=std_logic lab=ON[1]}
C {libs/core_ota/input_pair/input_pair.sym} 400 -190 0 0 {name=x10}
C {libs/core_ota/output_stage/output_stage.sym} 700 -400 0 0 {name=x11}
C {libs/core_ota/miller_cap/miller_cap.sym} 650 -300 0 0 {name=x12}
C {libs/core_ota/nulling_res/nulling_res.sym} 560 -300 0 0 {name=x13}
C {lab_pin.sym} 650 -260 0 1 {name=p12 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 300 -190 0 0 {name=p21 sig_type=std_logic lab=IN[2]}
C {lab_pin.sym} 400 -250 0 1 {name=p22 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 500 -190 0 1 {name=p23 sig_type=std_logic lab=IP[2]}
C {lab_pin.sym} 400 -110 0 0 {name=p24 sig_type=std_logic lab=I1B}
C {lab_pin.sym} 710 -310 0 1 {name=p25 sig_type=std_logic lab=OP[2]}
C {lab_pin.sym} 400 -490 0 0 {name=p26 sig_type=std_logic lab=VDD}
C {libs/core_ota/active_load_diff_out/active_load_diff_out.sym} 400 -400 0 0 {name=x14}
C {libs/core_ota/differential_load_res/differential_load_res.sym} 400 -300 0 0 {name=x15}
C {libs/core_ota/output_stage/output_stage.sym} 100 -400 0 1 {name=x17}
C {libs/core_ota/miller_cap/miller_cap.sym} 150 -300 0 1 {name=x18}
C {libs/core_ota/nulling_res/nulling_res.sym} 240 -300 0 1 {name=x19}
C {lab_pin.sym} 150 -260 0 0 {name=p27 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 90 -310 0 0 {name=p28 sig_type=std_logic lab=ON[2]}
C {libs/core_ota/input_pair/input_pair.sym} 1170 -190 0 0 {name=x16}
C {libs/core_ota/output_stage/output_stage.sym} 1470 -400 0 0 {name=x20}
C {libs/core_ota/miller_cap/miller_cap.sym} 1420 -300 0 0 {name=x21}
C {libs/core_ota/nulling_res/nulling_res.sym} 1330 -300 0 0 {name=x22}
C {lab_pin.sym} 1420 -260 0 1 {name=p29 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1070 -190 0 0 {name=p30 sig_type=std_logic lab=IN[3]}
C {lab_pin.sym} 1170 -250 0 1 {name=p31 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1270 -190 0 1 {name=p32 sig_type=std_logic lab=IP[3]}
C {lab_pin.sym} 1170 -110 0 0 {name=p35 sig_type=std_logic lab=I1C}
C {lab_pin.sym} 1480 -310 0 1 {name=p41 sig_type=std_logic lab=OP[3]}
C {lab_pin.sym} 1170 -490 0 0 {name=p42 sig_type=std_logic lab=VDD}
C {libs/core_ota/active_load_diff_out/active_load_diff_out.sym} 1170 -400 0 0 {name=x23}
C {libs/core_ota/differential_load_res/differential_load_res.sym} 1170 -300 0 0 {name=x24}
C {libs/core_ota/output_stage/output_stage.sym} 870 -400 0 1 {name=x25}
C {libs/core_ota/miller_cap/miller_cap.sym} 920 -300 0 1 {name=x26}
C {libs/core_ota/nulling_res/nulling_res.sym} 1010 -300 0 1 {name=x27}
C {lab_pin.sym} 920 -260 0 0 {name=p43 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 860 -310 0 0 {name=p44 sig_type=std_logic lab=ON[3]}
C {libs/core_ota/tail_current_diff_out/tail_current_diff_out.sym} 1080 -660 0 0 {name=x28}
C {opin.sym} 870 -880 0 0 {name=p45 lab=ON[1:3]}
