==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.32 seconds. CPU system time: 0.59 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_19_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19:22) in function 'svm' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8sv_coeff': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL11sup_vectors': Cyclic partitioning with factor 4 on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'test_vector': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.36 seconds. CPU system time: 0.75 seconds. Elapsed time: 3.23 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'svm' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.236 GB.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'svm' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.277 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_19_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.3 seconds. CPU system time: 0.51 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_16_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:16:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.54 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.21 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.279 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:16:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.589 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_21' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_21' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_22' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_22' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_23' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_23' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_24' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_24' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_25' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_25' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_26' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_26' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_27' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_27' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_28' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_28' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_29' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_29' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_210' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_210' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_211' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_211' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_212' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_212' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_213' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_213' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_214' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_214' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_215' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_215' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_216' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_216' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_217' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_217' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_218' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_218' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_219' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_219' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_220' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_220' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_221' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_221' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_222' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_222' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_223' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_223' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_224' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_224' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_225' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_225' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_226' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_226' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_227' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_227' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_228' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_228' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_229' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_229' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_230' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_230' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_231' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_231' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.607 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.65 seconds. CPU system time: 0 seconds. Elapsed time: 2.67 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_21' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_22' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_23' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_24' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_25' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_26' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_27' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_28' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_29' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_210' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_211' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_212' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_213' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_214' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_215' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_216' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_217' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_218' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_219' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_220' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_221' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_222' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_223' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_224' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_225' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_226' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_227' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_228' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_229' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_230' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.57 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_19_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19:22) in function 'svm' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8sv_coeff': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL11sup_vectors': Cyclic partitioning with factor 4 on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'test_vector': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.4 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.03 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'svm' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.236 GB.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'svm' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:29) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.277 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_19_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_22' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_22_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_22_23' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.316 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.36 seconds. CPU system time: 0.53 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_16_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:16:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.59 seconds. Elapsed time: 3.34 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.279 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:16:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.589 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_21' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_21' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_22' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_22' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_23' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_23' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_24' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_24' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_25' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_25' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_26' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_26' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_27' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_27' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_28' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_28' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_29' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_29' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_210' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_210' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_211' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_211' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_212' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_212' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_213' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_213' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_214' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_214' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_215' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_215' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_216' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_216' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_217' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_217' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_218' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_218' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_219' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_219' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_220' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_220' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_221' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_221' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_222' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_222' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_223' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_223' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_224' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_224' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_225' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_225' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_226' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_226' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_227' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_227' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_228' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_228' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_229' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_229' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_230' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_230' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_19_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_231' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_19_231' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.607 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.86 seconds. CPU system time: 0 seconds. Elapsed time: 1.88 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_21' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_22' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_23' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_24' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_25' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_26' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_27' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_28' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_29' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_210' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_211' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_212' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_213' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_214' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_215' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_216' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_217' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_218' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_219' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_220' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_221' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_222' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_223' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_224' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_225' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_226' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_227' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_228' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_229' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_19_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_19_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_19_230' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.61 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.5 seconds. CPU system time: 0.69 seconds. Elapsed time: 3.31 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.279 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.589 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.607 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_228' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_229' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_230' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.41 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.59 seconds. CPU system time: 0.66 seconds. Elapsed time: 3.37 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.284 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.605 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.605 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.605 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.605 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.605 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.607 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.607 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.608 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.608 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.609 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.609 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.609 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.612 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.621 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_228' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_229' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_230' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.48 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.46 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.05 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.276 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.36 seconds. CPU system time: 0.42 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.29 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.279 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.589 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.607 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.88 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_228' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_229' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_230' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.65 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.55 seconds. CPU system time: 0.66 seconds. Elapsed time: 3.32 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.279 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.589 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.607 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_228' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_229' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_230' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.11 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.63 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.65 seconds. CPU system time: 0.61 seconds. Elapsed time: 3.35 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.279 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.589 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.607 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.05 seconds. CPU system time: 0 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.68 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_228' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_229' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_230' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.39 seconds. CPU system time: 0.55 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.49 seconds. CPU system time: 0.64 seconds. Elapsed time: 3.26 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.276 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.36 seconds. CPU system time: 0.59 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.74 seconds. Elapsed time: 3.54 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.279 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.589 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.607 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.88 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_228' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_229' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_230' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.25 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.33 seconds. CPU system time: 0.48 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:22) in function 'svm' partially with a factor of 32 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'svm(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.45 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.07 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.279 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:18:31) in function 'svm' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.589 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_21' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_2_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_22' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_4_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_23' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_6_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_24' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_25' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_26' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_27' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_28' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_29' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_210' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_20_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_211' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_22_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_212' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_24_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_213' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_214' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_215' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_216' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_217' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_218' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_219' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_220' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_221' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_222' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_223' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.600 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_224' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_225' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_226' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_227' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_228' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_229' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_230' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_Pipeline_VITIS_LOOP_21_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
WARNING: [HLS 200-880] The II Violation in module 'svm_Pipeline_VITIS_LOOP_21_231' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norma_write_ln21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26 on local variable 'norma' and 'load' operation ('norma_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26) on local variable 'norma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.607 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.95 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_228' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_229' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_Pipeline_VITIS_LOOP_21_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_Pipeline_VITIS_LOOP_21_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svm_Pipeline_VITIS_LOOP_21_230' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
