VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN test ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 2621190 1028475 ) ;
ROW ROW_0 CORE 0 0 N DO 3404 BY 1 STEP 770 0 ;
ROW ROW_1 CORE 0 9250 FS DO 3404 BY 1 STEP 770 0 ;
ROW ROW_2 CORE 0 18500 N DO 3404 BY 1 STEP 770 0 ;
ROW ROW_3 CORE 0 27750 FS DO 3404 BY 1 STEP 770 0 ;
ROW ROW_4 CORE 0 37000 N DO 3404 BY 1 STEP 770 0 ;
ROW ROW_5 CORE 0 46250 FS DO 3404 BY 1 STEP 770 0 ;
ROW ROW_6 CORE 0 55500 N DO 3404 BY 1 STEP 770 0 ;
ROW ROW_7 CORE 0 64750 FS DO 3404 BY 1 STEP 770 0 ;
ROW ROW_8 CORE 0 74000 N DO 3404 BY 1 STEP 770 0 ;
ROW ROW_9 CORE 0 83250 FS DO 3404 BY 1 STEP 770 0 ;
ROW ROW_11_1 CORE 0 101750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_12_1 CORE 0 111000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_13_1 CORE 0 120250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_14_1 CORE 0 129500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_15_1 CORE 0 138750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_16_1 CORE 0 148000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_17_1 CORE 0 157250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_18_1 CORE 0 166500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_19_1 CORE 0 175750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_20_1 CORE 0 185000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_21_1 CORE 0 194250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_22_1 CORE 0 203500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_23_1 CORE 0 212750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_24_1 CORE 0 222000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_25_1 CORE 0 231250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_26_1 CORE 0 240500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_27_1 CORE 0 249750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_28_1 CORE 0 259000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_29_1 CORE 0 268250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_30_1 CORE 0 277500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_31_1 CORE 0 286750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_32_1 CORE 0 296000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_33_1 CORE 0 305250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_34_1 CORE 0 314500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_35_1 CORE 0 323750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_36_1 CORE 0 333000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_37_1 CORE 0 342250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_38_1 CORE 0 351500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_39_1 CORE 0 360750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_40_1 CORE 0 370000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_41_1 CORE 0 379250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_42_1 CORE 0 388500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_43_1 CORE 0 397750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_44_1 CORE 0 407000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_45_1 CORE 0 416250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_46_1 CORE 0 425500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_47_1 CORE 0 434750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_48_1 CORE 0 444000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_49_1 CORE 0 453250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_50_1 CORE 0 462500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_51_1 CORE 0 471750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_52_1 CORE 0 481000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_53_1 CORE 0 490250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_54_1 CORE 0 499500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_55_1 CORE 0 508750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_56_1 CORE 0 518000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_57_1 CORE 0 527250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_58_1 CORE 0 536500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_59_1 CORE 0 545750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_60_1 CORE 0 555000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_61_1 CORE 0 564250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_62_1 CORE 0 573500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_63_1 CORE 0 582750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_64_1 CORE 0 592000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_65_1 CORE 0 601250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_66_1 CORE 0 610500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_67_1 CORE 0 619750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_68_1 CORE 0 629000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_69_1 CORE 0 638250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_70_1 CORE 0 647500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_71_1 CORE 0 656750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_72_1 CORE 0 666000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_73_1 CORE 0 675250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_74_1 CORE 0 684500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_75_1 CORE 0 693750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_76_1 CORE 0 703000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_77_1 CORE 0 712250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_78_1 CORE 0 721500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_79_1 CORE 0 730750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_80_1 CORE 0 740000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_81_1 CORE 0 749250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_82_1 CORE 0 758500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_83_1 CORE 0 767750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_84_1 CORE 0 777000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_85_1 CORE 0 786250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_86_1 CORE 0 795500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_87_1 CORE 0 804750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_88_1 CORE 0 814000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_89_1 CORE 0 823250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_90_1 CORE 0 832500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_91_1 CORE 0 841750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_92_1 CORE 0 851000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_93_1 CORE 0 860250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_94_1 CORE 0 869500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_95_1 CORE 0 878750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_96_1 CORE 0 888000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_97_1 CORE 0 897250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_98_1 CORE 0 906500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_99_1 CORE 0 915750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_100_1 CORE 0 925000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_101_1 CORE 0 934250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_102_1 CORE 0 943500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_103_1 CORE 0 952750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_104_1 CORE 0 962000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_105_1 CORE 0 971250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_106_1 CORE 0 980500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_107_1 CORE 0 989750 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_108_1 CORE 0 999000 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_109_1 CORE 0 1008250 FS DO 2354 BY 1 STEP 770 0 ;
ROW ROW_110_1 CORE 0 1017500 N DO 2354 BY 1 STEP 770 0 ;
ROW ROW_10_1 CORE 0 92500 N DO 2354 BY 1 STEP 770 0 ;
TRACKS X 385 DO 3404 STEP 770 LAYER M1 ;
TRACKS Y 770 DO 1335 STEP 770 LAYER M1 ;
TRACKS X 385 DO 3404 STEP 770 LAYER M2 ;
TRACKS Y 770 DO 1335 STEP 770 LAYER M2 ;
TRACKS X 385 DO 3404 STEP 770 LAYER M3 ;
TRACKS Y 770 DO 1335 STEP 770 LAYER M3 ;
TRACKS X 4240 DO 679 STEP 3855 LAYER M4 ;
TRACKS Y 3855 DO 266 STEP 3855 LAYER M4 ;
COMPONENTS 1 ;
    - instance CELL + FIXED ( 1822035 104845 ) N ;
END COMPONENTS
PINS 5 ;
    - cd + NET cd + DIRECTION INPUT + USE SIGNAL ;
    - cp + NET cp + DIRECTION INPUT + USE SIGNAL ;
    - d + NET d + DIRECTION INPUT + USE SIGNAL ;
    - q1 + NET q + DIRECTION OUTPUT + USE SIGNAL ;
    - q2 + NET q + DIRECTION OUTPUT + USE SIGNAL ;
END PINS
SPECIALNETS 2 ;
    - GND ( instance GND_0 ) + USE GROUND ;
    - VDD ( instance VDD_0 ) + USE POWER ;
END SPECIALNETS
NETS 4 ;
    - cd ( PIN cd ) + USE SIGNAL ;
    - cp ( PIN cp ) + USE SIGNAL ;
    - d ( PIN d ) + USE SIGNAL ;
    - q ( PIN q2 ) ( PIN q1 ) + USE SIGNAL ;
END NETS
END DESIGN
