

================================================================
== Vivado HLS Report for 'exp_core_32_16_50_s'
================================================================
* Date:           Thu Apr 30 20:05:40 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        monte_sim_dev
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.879 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       15|       15| 60.000 ns | 60.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      0|        0|      751|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|     23|      981|      263|    -|
|Memory               |        5|      -|        7|        1|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        6|      -|     1121|      323|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       11|     23|     2109|     1338|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------------+---------+-------+-----+----+-----+
    |                 Instance                |                Module               | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-----------------------------------------+-------------------------------------+---------+-------+-----+----+-----+
    |monte_sim_dev_mul_36ns_44ns_80_4_1_U20   |monte_sim_dev_mul_36ns_44ns_80_4_1   |        0|      5|  303|  91|    0|
    |monte_sim_dev_mul_48ns_50ns_98_4_1_U21   |monte_sim_dev_mul_48ns_50ns_98_4_1   |        0|      9|  339|  86|    0|
    |monte_sim_dev_mul_50ns_50ns_100_4_1_U22  |monte_sim_dev_mul_50ns_50ns_100_4_1  |        0|      9|  339|  86|    0|
    +-----------------------------------------+-------------------------------------+---------+-------+-----+----+-----+
    |Total                                    |                                     |        0|     23|  981| 263|    0|
    +-----------------------------------------+-------------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |                  Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_V_U  |exp_core_32_16_50_s_exp_x_msb_1_table_V  |        2|  0|   0|    0|   256|   50|     1|        12800|
    |f_x_msb_2_table_V_U    |exp_core_32_16_50_s_f_x_msb_2_table_V    |        2|  0|   0|    0|   256|   46|     1|        11776|
    |f_x_msb_3_table_V_U    |exp_core_32_16_50_s_f_x_msb_3_table_V    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |f_x_msb_4_table_V_U    |exp_core_32_16_50_s_f_x_msb_4_table_V    |        0|  7|   1|    0|     8|    7|     1|           56|
    +-----------------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                         |        5|  7|   1|    0|   552|  135|     4|        25656|
    +-----------------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |r_V_48_fu_631_p2                        |     *    |      0|  0|   5|           3|          16|
    |add_ln700_fu_1235_p2                    |     +    |      0|  0|  39|           7|          39|
    |add_ln703_33_fu_1143_p2                 |     +    |      0|  0|  42|           7|          42|
    |add_ln703_34_fu_1149_p2                 |     +    |      0|  0|  44|           7|          44|
    |add_ln703_35_fu_1155_p2                 |     +    |      0|  0|  45|           7|          45|
    |add_ln731_1_fu_925_p2                   |     +    |      0|  0|  48|          47|          47|
    |add_ln731_fu_931_p2                     |     +    |      0|  0|  48|          47|          47|
    |exp_x_msb_4_5_lsb_m_1_m5_s_V_fu_812_p2  |     +    |      0|  0|   8|           8|           8|
    |ret_V_10_fu_954_p2                      |     +    |      0|  0|   9|           9|           9|
    |ret_V_11_fu_1027_p2                     |     +    |      0|  0|  48|          57|          57|
    |ret_V_12_fu_1036_p2                     |     +    |      0|  0|  48|          57|          57|
    |ret_V_fu_835_p2                         |     +    |      0|  0|  34|          34|          34|
    |y_V_fu_1137_p2                          |     +    |      0|  0|  47|           7|          47|
    |y_l_V_fu_1077_p2                        |     +    |      0|  0|  50|          50|          50|
    |and_ln1314_fu_684_p2                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001               |    and   |      0|  0|   2|           1|           1|
    |ap_ext_blocking_n                       |    and   |      0|  0|   2|           2|           2|
    |ap_int_blocking_n                       |    and   |      0|  0|   2|           2|           2|
    |ap_str_blocking_n                       |    and   |      0|  0|   2|           2|           2|
    |icmp_ln1314_1_fu_678_p2                 |   icmp   |      0|  0|  24|          49|          46|
    |icmp_ln1314_fu_672_p2                   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln1513_1_fu_1201_p2                |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln1513_2_fu_1223_p2                |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1513_fu_1171_p2                  |   icmp   |      0|  0|   8|           2|           1|
    |or_ln1314_10_fu_750_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_11_fu_756_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_12_fu_762_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_13_fu_768_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_14_fu_774_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_15_fu_780_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_16_fu_786_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_17_fu_792_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_18_fu_1105_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_1_fu_696_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_2_fu_702_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_3_fu_708_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_4_fu_714_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_5_fu_720_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_6_fu_726_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_7_fu_732_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_8_fu_738_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_9_fu_744_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln1314_fu_690_p2                     |    or    |      0|  0|   2|           1|           1|
    |or_ln1513_1_fu_1207_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln1513_2_fu_1229_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln1513_fu_1185_p2                    |    or    |      0|  0|   2|           1|           1|
    |ap_return                               |  select  |      0|  0|  32|           1|          31|
    |p_Val2_84_fu_1109_p3                    |  select  |      0|  0|  46|           1|          46|
    |select_ln1315_fu_1097_p3                |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln1311_10_fu_448_p2                 |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_11_fu_462_p2                 |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_12_fu_476_p2                 |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_13_fu_490_p2                 |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_14_fu_504_p2                 |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_15_fu_518_p2                 |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_16_fu_532_p2                 |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_17_fu_546_p2                 |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_18_fu_560_p2                 |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_1_fu_322_p2                  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_2_fu_336_p2                  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_3_fu_350_p2                  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_4_fu_364_p2                  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_5_fu_378_p2                  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_6_fu_392_p2                  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_7_fu_406_p2                  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_8_fu_420_p2                  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_9_fu_434_p2                  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1311_fu_308_p2                    |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1315_fu_1092_p2                   |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0| 751|         463|         727|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln731_reg_1350                  |  47|   0|   47|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |exp_x_msb_1_V_reg_1397              |  50|   0|   50|          0|
    |exp_x_msb_2_3_4_lsb_m_1_V_reg_1392  |  50|   0|   50|          0|
    |exp_x_msb_3_4_lsb_m_1_V_reg_1367    |  47|   0|   48|          1|
    |f_x_msb_2_3_4_lsb_s_V_reg_1382      |  46|   0|   46|          0|
    |f_x_msb_3_V_reg_1329                |  32|   0|   32|          0|
    |or_ln1314_17_reg_1318               |   1|   0|    1|          0|
    |or_ln1314_8_reg_1313                |   1|   0|    1|          0|
    |p_Result_18_reg_1270                |   7|   0|    7|          0|
    |ret_V_10_reg_1355                   |   9|   0|    9|          0|
    |tmp_44_reg_1297                     |   7|   0|    7|          0|
    |tmp_45_reg_1323                     |  32|   0|   32|          0|
    |tmp_46_reg_1302                     |   3|   0|    3|          0|
    |tmp_V_1_reg_1281                    |   5|   0|    5|          0|
    |tmp_V_reg_1275                      |   8|   0|    8|          0|
    |tmp_reg_1264                        |   1|   0|    1|          0|
    |tmp_s_reg_1292                      |   6|   0|    6|          0|
    |trunc_ln612_1_reg_1361              |  41|   0|   41|          0|
    |trunc_ln703_reg_1259                |  18|   0|   18|          0|
    |y_lo_s_V_reg_1413                   |  48|   0|   48|          0|
    |exp_x_msb_1_V_reg_1397              |   2|   1|   50|          0|
    |exp_x_msb_3_4_lsb_m_1_V_reg_1367    |   2|   1|   48|          1|
    |f_x_msb_3_V_reg_1329                |  64|  32|   32|          0|
    |or_ln1314_17_reg_1318               |  64|  32|    1|          0|
    |or_ln1314_8_reg_1313                |  64|  32|    1|          0|
    |p_Result_18_reg_1270                |  64|  32|    7|          0|
    |ret_V_10_reg_1355                   |  64|  32|    9|          0|
    |tmp_45_reg_1323                     |  64|  32|   32|          0|
    |tmp_46_reg_1302                     |  64|  32|    3|          0|
    |tmp_V_1_reg_1281                    |  64|  32|    5|          0|
    |tmp_V_reg_1275                      |  64|  32|    8|          0|
    |tmp_reg_1264                        |  64|  32|    1|          0|
    |trunc_ln612_1_reg_1361              |   2|   1|   41|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1121| 323|  714|          2|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | exp_core<32, 16, 50> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | exp_core<32, 16, 50> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | exp_core<32, 16, 50> | return value |
|ap_done            | out |    1| ap_ctrl_hs | exp_core<32, 16, 50> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | exp_core<32, 16, 50> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | exp_core<32, 16, 50> | return value |
|ap_return          | out |   32| ap_ctrl_hs | exp_core<32, 16, 50> | return value |
|ap_ext_blocking_n  | out |    1| ap_ctrl_hs | exp_core<32, 16, 50> | return value |
|ap_str_blocking_n  | out |    1| ap_ctrl_hs | exp_core<32, 16, 50> | return value |
|ap_int_blocking_n  | out |    1| ap_ctrl_hs | exp_core<32, 16, 50> | return value |
|x_V                |  in |   42|   ap_none  |          x_V         |    scalar    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_V_read = call i42 @_ssdm_op_Read.ap_auto.i42(i42 %x_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:873]   --->   Operation 17 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_l_V = sext i42 %x_V_read to i73" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1302]   --->   Operation 18 'sext' 'x_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i42 %x_V_read to i18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1390]   --->   Operation 19 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_29 = call i5 @_ssdm_op_PartSelect.i5.i42.i32.i32(i42 %x_V_read, i32 34, i32 38)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1305]   --->   Operation 20 'partselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i42 %x_V_read to i34" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1307]   --->   Operation 21 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_30 = call i49 @_ssdm_op_BitConcatenate.i49.i34.i15(i34 %trunc_ln612, i15 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1307]   --->   Operation 22 'bitconcatenate' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %x_V_read, i32 41)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 23 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 38)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 24 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%xor_ln1311 = xor i1 %tmp, %p_Result_s" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 25 'xor' 'xor_ln1311' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 39)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 26 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%xor_ln1311_1 = xor i1 %tmp, %p_Result_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 27 'xor' 'xor_ln1311_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 40)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 28 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%xor_ln1311_2 = xor i1 %tmp, %p_Result_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 29 'xor' 'xor_ln1311_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 41)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 30 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%xor_ln1311_3 = xor i1 %tmp, %p_Result_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 31 'xor' 'xor_ln1311_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 42)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 32 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%xor_ln1311_4 = xor i1 %tmp, %p_Result_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 33 'xor' 'xor_ln1311_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 43)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 34 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%xor_ln1311_5 = xor i1 %tmp, %p_Result_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 35 'xor' 'xor_ln1311_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 44)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 36 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%xor_ln1311_6 = xor i1 %tmp, %p_Result_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 37 'xor' 'xor_ln1311_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 45)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 38 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%xor_ln1311_7 = xor i1 %tmp, %p_Result_7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 39 'xor' 'xor_ln1311_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 46)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 40 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%xor_ln1311_8 = xor i1 %tmp, %p_Result_8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 41 'xor' 'xor_ln1311_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 47)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 42 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%xor_ln1311_9 = xor i1 %tmp, %p_Result_9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 43 'xor' 'xor_ln1311_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 48)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 44 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%xor_ln1311_10 = xor i1 %tmp, %p_Result_10" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 45 'xor' 'xor_ln1311_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%p_Result_s_85 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 49)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 46 'bitselect' 'p_Result_s_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%xor_ln1311_11 = xor i1 %tmp, %p_Result_s_85" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 47 'xor' 'xor_ln1311_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 50)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 48 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%xor_ln1311_12 = xor i1 %tmp, %p_Result_11" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 49 'xor' 'xor_ln1311_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 51)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 50 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%xor_ln1311_13 = xor i1 %tmp, %p_Result_12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 51 'xor' 'xor_ln1311_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 52)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 52 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%xor_ln1311_14 = xor i1 %tmp, %p_Result_13" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 53 'xor' 'xor_ln1311_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 53)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 54 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%xor_ln1311_15 = xor i1 %tmp, %p_Result_14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 55 'xor' 'xor_ln1311_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 54)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 56 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%xor_ln1311_16 = xor i1 %tmp, %p_Result_15" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 57 'xor' 'xor_ln1311_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 55)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 58 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%xor_ln1311_17 = xor i1 %tmp, %p_Result_16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 59 'xor' 'xor_ln1311_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 56)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 60 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%xor_ln1311_18 = xor i1 %tmp, %p_Result_17" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 61 'xor' 'xor_ln1311_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_18 = call i7 @_ssdm_op_PartSelect.i7.i42.i32.i32(i42 %x_V_read, i32 31, i32 37)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1324]   --->   Operation 62 'partselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i42.i32.i32(i42 %x_V_read, i32 23, i32 30)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1327]   --->   Operation 63 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i5 @_ssdm_op_PartSelect.i5.i42.i32.i32(i42 %x_V_read, i32 18, i32 22)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1329]   --->   Operation 64 'partselect' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i3 @_ssdm_op_PartSelect.i3.i42.i32.i32(i42 %x_V_read, i32 15, i32 17)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1331]   --->   Operation 65 'partselect' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i3 %tmp_V_2 to i64" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1365]   --->   Operation 66 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%f_x_msb_4_table_V_addr = getelementptr [8 x i7]* @f_x_msb_4_table_V, i64 0, i64 %zext_ln544_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1365]   --->   Operation 67 'getelementptr' 'f_x_msb_4_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.15ns)   --->   "%f_x_msb_4_V = load i7* %f_x_msb_4_table_V_addr, align 1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1365]   --->   Operation 68 'load' 'f_x_msb_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i42 %x_V_read to i15" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1369]   --->   Operation 69 'trunc' 'trunc_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%x_msb_5_lsb_V = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %trunc_ln708, i1 false)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1369]   --->   Operation 70 'bitconcatenate' 'x_msb_5_lsb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%r_V = zext i16 %x_msb_5_lsb_V to i19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1371]   --->   Operation 71 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i3 %tmp_V_2 to i19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1371]   --->   Operation 72 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.94ns)   --->   "%r_V_48 = mul i19 %zext_ln1118, %r_V" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1371]   --->   Operation 73 'mul' 'r_V_48' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_PartSelect.i6.i19.i32.i32(i19 %r_V_48, i32 13, i32 18)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1383]   --->   Operation 74 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_44 = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %r_V_48, i32 6, i32 12)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 75 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_46 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %r_V_48, i32 3, i32 5)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1394]   --->   Operation 76 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i5 %tmp_V_1 to i64" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1402]   --->   Operation 77 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_addr = getelementptr [32 x i32]* @f_x_msb_3_table_V, i64 0, i64 %zext_ln544_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1402]   --->   Operation 78 'getelementptr' 'f_x_msb_3_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (1.15ns)   --->   "%f_x_msb_3_V = load i32* %f_x_msb_3_table_V_addr, align 4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1402]   --->   Operation 79 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 80 [1/1] (0.63ns)   --->   "%icmp_ln1314 = icmp eq i5 %p_Result_29, 15" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 80 'icmp' 'icmp_ln1314' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.97ns)   --->   "%icmp_ln1314_1 = icmp ugt i49 %p_Result_30, -32434275503298" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 81 'icmp' 'icmp_ln1314_1' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%and_ln1314 = and i1 %icmp_ln1314_1, %icmp_ln1314" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 82 'and' 'and_ln1314' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%or_ln1314 = or i1 %xor_ln1311, %xor_ln1311_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 83 'or' 'or_ln1314' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%or_ln1314_1 = or i1 %xor_ln1311_3, %xor_ln1311_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 84 'or' 'or_ln1314_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1314_2 = or i1 %or_ln1314_1, %xor_ln1311_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 85 'or' 'or_ln1314_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1314_3 = or i1 %or_ln1314_2, %or_ln1314" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 86 'or' 'or_ln1314_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%or_ln1314_4 = or i1 %xor_ln1311_5, %xor_ln1311_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 87 'or' 'or_ln1314_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%or_ln1314_5 = or i1 %xor_ln1311_8, %xor_ln1311_9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 88 'or' 'or_ln1314_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1314_6 = or i1 %or_ln1314_5, %xor_ln1311_7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 89 'or' 'or_ln1314_6' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%or_ln1314_7 = or i1 %or_ln1314_6, %or_ln1314_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 90 'or' 'or_ln1314_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1314_8 = or i1 %or_ln1314_7, %or_ln1314_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 91 'or' 'or_ln1314_8' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%or_ln1314_9 = or i1 %xor_ln1311_10, %xor_ln1311_11" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 92 'or' 'or_ln1314_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%or_ln1314_10 = or i1 %xor_ln1311_13, %xor_ln1311_14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 93 'or' 'or_ln1314_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1314_11 = or i1 %or_ln1314_10, %xor_ln1311_12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 94 'or' 'or_ln1314_11' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1314_12 = or i1 %or_ln1314_11, %or_ln1314_9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 95 'or' 'or_ln1314_12' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%or_ln1314_13 = or i1 %xor_ln1311_15, %xor_ln1311_16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 96 'or' 'or_ln1314_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%or_ln1314_14 = or i1 %xor_ln1311_18, %and_ln1314" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 97 'or' 'or_ln1314_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1314_15 = or i1 %or_ln1314_14, %xor_ln1311_17" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 98 'or' 'or_ln1314_15' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%or_ln1314_16 = or i1 %or_ln1314_15, %or_ln1314_13" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 99 'or' 'or_ln1314_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1314_17 = or i1 %or_ln1314_16, %or_ln1314_12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 100 'or' 'or_ln1314_17' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%x_msb_4_5_lsb_V = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %trunc_ln703, i15 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1390]   --->   Operation 101 'bitconcatenate' 'x_msb_4_5_lsb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/2] (1.15ns)   --->   "%f_x_msb_4_V = load i7* %f_x_msb_4_table_V_addr, align 1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1365]   --->   Operation 102 'load' 'f_x_msb_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_32 = zext i6 %tmp_s to i8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1383]   --->   Operation 103 'zext' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i7 %f_x_msb_4_V to i8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1384]   --->   Operation 104 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.40ns)   --->   "%exp_x_msb_4_5_lsb_m_1_m5_s_V = add i8 %p_Result_32, %zext_ln703_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1384]   --->   Operation 105 'add' 'exp_x_msb_4_5_lsb_m_1_m5_s_V' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%lhs_V = call i17 @_ssdm_op_BitConcatenate.i17.i8.i7.i2(i8 %exp_x_msb_4_5_lsb_m_1_m5_s_V, i7 %tmp_44, i2 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 106 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i17 %lhs_V to i34" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 107 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i33 %x_msb_4_5_lsb_V to i34" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 108 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.66ns)   --->   "%ret_V = add i34 %zext_ln703, %zext_ln728" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 109 'add' 'ret_V' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %ret_V, i32 2, i32 33)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1393]   --->   Operation 110 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/2] (1.15ns)   --->   "%f_x_msb_3_V = load i32* %f_x_msb_3_table_V_addr, align 4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1402]   --->   Operation 111 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_33 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i3.i1(i32 %tmp_45, i3 %tmp_46, i1 false)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1394]   --->   Operation 112 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_34 = call i44 @_ssdm_op_BitConcatenate.i44.i5.i7.i32(i5 %tmp_V_1, i7 0, i32 %f_x_msb_3_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1405]   --->   Operation 113 'bitconcatenate' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%r_V_41 = zext i44 %p_Result_34 to i80" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 114 'zext' 'r_V_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i36 %p_Result_33 to i80" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 115 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [4/4] (2.10ns)   --->   "%r_V_49 = mul i80 %zext_ln1118_1, %r_V_41" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 116 'mul' 'r_V_49' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 117 [3/4] (2.10ns)   --->   "%r_V_49 = mul i80 %zext_ln1118_1, %r_V_41" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 117 'mul' 'r_V_49' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 118 [2/4] (2.10ns)   --->   "%r_V_49 = mul i80 %zext_ln1118_1, %r_V_41" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 118 'mul' 'r_V_49' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i8 %tmp_V to i64" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1423]   --->   Operation 119 'zext' 'zext_ln544_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_addr = getelementptr [256 x i46]* @f_x_msb_2_table_V, i64 0, i64 %zext_ln544_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1423]   --->   Operation 120 'getelementptr' 'f_x_msb_2_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [2/2] (1.15ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_V_addr, align 8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1423]   --->   Operation 121 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 2.87>
ST_6 : Operation 122 [1/4] (2.10ns)   --->   "%r_V_49 = mul i80 %zext_ln1118_1, %r_V_41" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 122 'mul' 'r_V_49' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%f_x_msb_3_4_lsb_s_V = call i31 @_ssdm_op_PartSelect.i31.i80.i32.i32(i80 %r_V_49, i32 49, i32 79)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1409]   --->   Operation 123 'partselect' 'f_x_msb_3_4_lsb_s_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%lhs_V_9 = zext i31 %f_x_msb_3_4_lsb_s_V to i47" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 124 'zext' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%rhs_V = call i46 @_ssdm_op_BitConcatenate.i46.i5.i7.i32.i2(i5 %tmp_V_1, i7 0, i32 %f_x_msb_3_V, i2 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 125 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln728_8 = zext i46 %rhs_V to i47" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 126 'zext' 'zext_ln728_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln = call i42 @_ssdm_op_BitConcatenate.i42.i32.i3.i7(i32 %tmp_45, i3 %tmp_46, i7 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 127 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i42 %shl_ln to i47" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 128 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln731_1 = add i47 %lhs_V_9, %zext_ln728_8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 129 'add' 'add_ln731_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 130 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln731 = add i47 %zext_ln1192, %add_ln731_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 130 'add' 'add_ln731' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 131 [1/2] (1.15ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_V_addr, align 8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1423]   --->   Operation 131 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_35 = call i5 @_ssdm_op_PartSelect.i5.i46.i32.i32(i46 %f_x_msb_2_V, i32 41, i32 45)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1425]   --->   Operation 132 'partselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%lhs_V_10 = zext i5 %p_Result_35 to i9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1426]   --->   Operation 133 'zext' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%rhs_V_8 = zext i8 %tmp_V to i9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1426]   --->   Operation 134 'zext' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.48ns)   --->   "%ret_V_10 = add i9 %lhs_V_10, %rhs_V_8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1426]   --->   Operation 135 'add' 'ret_V_10' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln612_1 = trunc i46 %f_x_msb_2_V to i41" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1429]   --->   Operation 136 'trunc' 'trunc_ln612_1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%exp_x_msb_3_4_lsb_m_1_V = call i48 @_ssdm_op_BitConcatenate.i48.i47.i1(i47 %add_ln731, i1 false)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 137 'bitconcatenate' 'exp_x_msb_3_4_lsb_m_1_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_36 = call i50 @_ssdm_op_BitConcatenate.i50.i9.i41(i9 %ret_V_10, i41 %trunc_ln612_1)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1429]   --->   Operation 138 'bitconcatenate' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%r_V_43 = zext i50 %p_Result_36 to i98" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431]   --->   Operation 139 'zext' 'r_V_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i48 %exp_x_msb_3_4_lsb_m_1_V to i98" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431]   --->   Operation 140 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [4/4] (2.75ns)   --->   "%r_V_50 = mul i98 %zext_ln1118_2, %r_V_43" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431]   --->   Operation 141 'mul' 'r_V_50' <Predicate = true> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.75>
ST_8 : Operation 142 [3/4] (2.75ns)   --->   "%r_V_50 = mul i98 %zext_ln1118_2, %r_V_43" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431]   --->   Operation 142 'mul' 'r_V_50' <Predicate = true> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.75>
ST_9 : Operation 143 [2/4] (2.75ns)   --->   "%r_V_50 = mul i98 %zext_ln1118_2, %r_V_43" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431]   --->   Operation 143 'mul' 'r_V_50' <Predicate = true> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.75>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_31 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp, i7 %p_Result_18)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1324]   --->   Operation 144 'bitconcatenate' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/4] (2.75ns)   --->   "%r_V_50 = mul i98 %zext_ln1118_2, %r_V_43" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431]   --->   Operation 145 'mul' 'r_V_50' <Predicate = true> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%f_x_msb_2_3_4_lsb_s_V = call i46 @_ssdm_op_PartSelect.i46.i98.i32.i32(i98 %r_V_50, i32 52, i32 97)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1432]   --->   Operation 146 'partselect' 'f_x_msb_2_3_4_lsb_s_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i8 %p_Result_31 to i64" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1501]   --->   Operation 147 'zext' 'zext_ln544_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr [256 x i50]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1501]   --->   Operation 148 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [2/2] (1.15ns)   --->   "%exp_x_msb_1_V = load i50* %exp_x_msb_1_table_V_addr, align 8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1501]   --->   Operation 149 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%lhs_V_11 = zext i46 %f_x_msb_2_3_4_lsb_s_V to i57" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 150 'zext' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6(i9 %ret_V_10, i41 %trunc_ln612_1, i6 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 151 'bitconcatenate' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln728_9 = zext i56 %rhs_V_9 to i57" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 152 'zext' 'zext_ln728_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_11 = add i57 %lhs_V_11, %zext_ln728_9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 153 'add' 'ret_V_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i48 %exp_x_msb_3_4_lsb_m_1_V to i57" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 154 'zext' 'zext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%ret_V_12 = add i57 %zext_ln703_7, %ret_V_11" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 155 'add' 'ret_V_12' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%exp_x_msb_2_3_4_lsb_m_1_V = call i50 @_ssdm_op_PartSelect.i50.i57.i32.i32(i57 %ret_V_12, i32 6, i32 55)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 156 'partselect' 'exp_x_msb_2_3_4_lsb_m_1_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/2] (1.15ns)   --->   "%exp_x_msb_1_V = load i50* %exp_x_msb_1_table_V_addr, align 8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1501]   --->   Operation 157 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 2.75>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%r_V_45 = zext i50 %exp_x_msb_1_V to i100" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503]   --->   Operation 158 'zext' 'r_V_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i50 %exp_x_msb_2_3_4_lsb_m_1_V to i100" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503]   --->   Operation 159 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [4/4] (2.75ns)   --->   "%r_V_51 = mul i100 %r_V_45, %zext_ln1118_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503]   --->   Operation 160 'mul' 'r_V_51' <Predicate = true> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.75>
ST_13 : Operation 161 [3/4] (2.75ns)   --->   "%r_V_51 = mul i100 %r_V_45, %zext_ln1118_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503]   --->   Operation 161 'mul' 'r_V_51' <Predicate = true> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.75>
ST_14 : Operation 162 [2/4] (2.75ns)   --->   "%r_V_51 = mul i100 %r_V_45, %zext_ln1118_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503]   --->   Operation 162 'mul' 'r_V_51' <Predicate = true> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.75>
ST_15 : Operation 163 [1/4] (2.75ns)   --->   "%r_V_51 = mul i100 %r_V_45, %zext_ln1118_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503]   --->   Operation 163 'mul' 'r_V_51' <Predicate = true> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%y_lo_s_V = call i48 @_ssdm_op_PartSelect.i48.i100.i32.i32(i100 %r_V_51, i32 52, i32 99)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1504]   --->   Operation 164 'partselect' 'y_lo_s_V' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.57>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:873]   --->   Operation 165 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln703_8 = zext i48 %y_lo_s_V to i50" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1505]   --->   Operation 166 'zext' 'zext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.73ns)   --->   "%y_l_V = add i50 %zext_ln703_8, %exp_x_msb_1_V" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1505]   --->   Operation 167 'add' 'y_l_V' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_84)   --->   "%trunc_ln5 = call i46 @_ssdm_op_PartSelect.i46.i50.i32.i32(i50 %y_l_V, i32 4, i32 49)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1506]   --->   Operation 168 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_84)   --->   "%xor_ln1315 = xor i1 %tmp, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1315]   --->   Operation 169 'xor' 'xor_ln1315' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_84)   --->   "%select_ln1315 = select i1 %xor_ln1315, i46 -1, i46 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1315]   --->   Operation 170 'select' 'select_ln1315' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_84)   --->   "%or_ln1314_18 = or i1 %or_ln1314_17, %or_ln1314_8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 171 'or' 'or_ln1314_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.27ns) (out node of the LUT)   --->   "%p_Val2_84 = select i1 %or_ln1314_18, i46 %select_ln1315, i46 %trunc_ln5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 172 'select' 'p_Val2_84' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1314 = zext i46 %p_Val2_84 to i47" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 173 'zext' 'zext_ln1314' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i46 %p_Val2_84 to i39" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 174 'trunc' 'trunc_ln703_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln703_2 = trunc i46 %p_Val2_84 to i45" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 175 'trunc' 'trunc_ln703_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln703_3 = trunc i46 %p_Val2_84 to i44" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 176 'trunc' 'trunc_ln703_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln703_4 = trunc i46 %p_Val2_84 to i42" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 177 'trunc' 'trunc_ln703_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.70ns)   --->   "%y_V = add i47 64, %zext_ln1314" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 178 'add' 'y_V' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.67ns)   --->   "%add_ln703_33 = add i42 64, %trunc_ln703_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 179 'add' 'add_ln703_33' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (0.69ns)   --->   "%add_ln703_34 = add i44 64, %trunc_ln703_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 180 'add' 'add_ln703_34' <Predicate = true> <Delay = 0.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (0.69ns)   --->   "%add_ln703_35 = add i45 64, %trunc_ln703_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 181 'add' 'add_ln703_35' <Predicate = true> <Delay = 0.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_141 = call i2 @_ssdm_op_PartSelect.i2.i47.i32.i32(i47 %y_V, i32 45, i32 46)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 182 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.34ns)   --->   "%icmp_ln1513 = icmp ne i2 %tmp_141, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 183 'icmp' 'icmp_ln1513' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node r_V_47)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %add_ln703_35, i32 44)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 184 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node r_V_47)   --->   "%or_ln1513 = or i1 %icmp_ln1513, %tmp_142" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 185 'or' 'or_ln1513' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_143 = call i2 @_ssdm_op_PartSelect.i2.i44.i32.i32(i44 %add_ln703_34, i32 42, i32 43)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 186 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.34ns)   --->   "%icmp_ln1513_1 = icmp ne i2 %tmp_143, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 187 'icmp' 'icmp_ln1513_1' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node r_V_47)   --->   "%or_ln1513_1 = or i1 %icmp_ln1513_1, %or_ln1513" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 188 'or' 'or_ln1513_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_144 = call i4 @_ssdm_op_PartSelect.i4.i42.i32.i32(i42 %add_ln703_33, i32 38, i32 41)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 189 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.65ns)   --->   "%icmp_ln1513_2 = icmp ne i4 %tmp_144, 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 190 'icmp' 'icmp_ln1513_2' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node r_V_47)   --->   "%or_ln1513_2 = or i1 %icmp_ln1513_2, %or_ln1513_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 191 'or' 'or_ln1513_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (0.66ns)   --->   "%add_ln700 = add i39 64, %trunc_ln703_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1525]   --->   Operation 192 'add' 'add_ln700' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node r_V_47)   --->   "%tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i39.i32.i32(i39 %add_ln700, i32 7, i32 38)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1525]   --->   Operation 193 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.22ns) (out node of the LUT)   --->   "%r_V_47 = select i1 %or_ln1513_2, i32 2147483647, i32 %tmp_47" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1525]   --->   Operation 194 'select' 'r_V_47' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "ret i32 %r_V_47" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1993]   --->   Operation 195 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_4_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read                     (read          ) [ 00000000000000000]
x_l_V                        (sext          ) [ 00000000000000000]
trunc_ln703                  (trunc         ) [ 01100000000000000]
p_Result_29                  (partselect    ) [ 00000000000000000]
trunc_ln612                  (trunc         ) [ 00000000000000000]
p_Result_30                  (bitconcatenate) [ 00000000000000000]
tmp                          (bitselect     ) [ 01111111111111111]
p_Result_s                   (bitselect     ) [ 00000000000000000]
xor_ln1311                   (xor           ) [ 00000000000000000]
p_Result_1                   (bitselect     ) [ 00000000000000000]
xor_ln1311_1                 (xor           ) [ 00000000000000000]
p_Result_2                   (bitselect     ) [ 00000000000000000]
xor_ln1311_2                 (xor           ) [ 00000000000000000]
p_Result_3                   (bitselect     ) [ 00000000000000000]
xor_ln1311_3                 (xor           ) [ 00000000000000000]
p_Result_4                   (bitselect     ) [ 00000000000000000]
xor_ln1311_4                 (xor           ) [ 00000000000000000]
p_Result_5                   (bitselect     ) [ 00000000000000000]
xor_ln1311_5                 (xor           ) [ 00000000000000000]
p_Result_6                   (bitselect     ) [ 00000000000000000]
xor_ln1311_6                 (xor           ) [ 00000000000000000]
p_Result_7                   (bitselect     ) [ 00000000000000000]
xor_ln1311_7                 (xor           ) [ 00000000000000000]
p_Result_8                   (bitselect     ) [ 00000000000000000]
xor_ln1311_8                 (xor           ) [ 00000000000000000]
p_Result_9                   (bitselect     ) [ 00000000000000000]
xor_ln1311_9                 (xor           ) [ 00000000000000000]
p_Result_10                  (bitselect     ) [ 00000000000000000]
xor_ln1311_10                (xor           ) [ 00000000000000000]
p_Result_s_85                (bitselect     ) [ 00000000000000000]
xor_ln1311_11                (xor           ) [ 00000000000000000]
p_Result_11                  (bitselect     ) [ 00000000000000000]
xor_ln1311_12                (xor           ) [ 00000000000000000]
p_Result_12                  (bitselect     ) [ 00000000000000000]
xor_ln1311_13                (xor           ) [ 00000000000000000]
p_Result_13                  (bitselect     ) [ 00000000000000000]
xor_ln1311_14                (xor           ) [ 00000000000000000]
p_Result_14                  (bitselect     ) [ 00000000000000000]
xor_ln1311_15                (xor           ) [ 00000000000000000]
p_Result_15                  (bitselect     ) [ 00000000000000000]
xor_ln1311_16                (xor           ) [ 00000000000000000]
p_Result_16                  (bitselect     ) [ 00000000000000000]
xor_ln1311_17                (xor           ) [ 00000000000000000]
p_Result_17                  (bitselect     ) [ 00000000000000000]
xor_ln1311_18                (xor           ) [ 00000000000000000]
p_Result_18                  (partselect    ) [ 01111111111000000]
tmp_V                        (partselect    ) [ 01111110000000000]
tmp_V_1                      (partselect    ) [ 01111110000000000]
tmp_V_2                      (partselect    ) [ 00000000000000000]
zext_ln544_1                 (zext          ) [ 00000000000000000]
f_x_msb_4_table_V_addr       (getelementptr ) [ 01100000000000000]
trunc_ln708                  (trunc         ) [ 00000000000000000]
x_msb_5_lsb_V                (bitconcatenate) [ 00000000000000000]
r_V                          (zext          ) [ 00000000000000000]
zext_ln1118                  (zext          ) [ 00000000000000000]
r_V_48                       (mul           ) [ 00000000000000000]
tmp_s                        (partselect    ) [ 01100000000000000]
tmp_44                       (partselect    ) [ 01100000000000000]
tmp_46                       (partselect    ) [ 01111110000000000]
zext_ln544_2                 (zext          ) [ 00000000000000000]
f_x_msb_3_table_V_addr       (getelementptr ) [ 01100000000000000]
icmp_ln1314                  (icmp          ) [ 00000000000000000]
icmp_ln1314_1                (icmp          ) [ 00000000000000000]
and_ln1314                   (and           ) [ 00000000000000000]
or_ln1314                    (or            ) [ 00000000000000000]
or_ln1314_1                  (or            ) [ 00000000000000000]
or_ln1314_2                  (or            ) [ 00000000000000000]
or_ln1314_3                  (or            ) [ 00000000000000000]
or_ln1314_4                  (or            ) [ 00000000000000000]
or_ln1314_5                  (or            ) [ 00000000000000000]
or_ln1314_6                  (or            ) [ 00000000000000000]
or_ln1314_7                  (or            ) [ 00000000000000000]
or_ln1314_8                  (or            ) [ 01111111111111111]
or_ln1314_9                  (or            ) [ 00000000000000000]
or_ln1314_10                 (or            ) [ 00000000000000000]
or_ln1314_11                 (or            ) [ 00000000000000000]
or_ln1314_12                 (or            ) [ 00000000000000000]
or_ln1314_13                 (or            ) [ 00000000000000000]
or_ln1314_14                 (or            ) [ 00000000000000000]
or_ln1314_15                 (or            ) [ 00000000000000000]
or_ln1314_16                 (or            ) [ 00000000000000000]
or_ln1314_17                 (or            ) [ 01111111111111111]
x_msb_4_5_lsb_V              (bitconcatenate) [ 00000000000000000]
f_x_msb_4_V                  (load          ) [ 00000000000000000]
p_Result_32                  (zext          ) [ 00000000000000000]
zext_ln703_2                 (zext          ) [ 00000000000000000]
exp_x_msb_4_5_lsb_m_1_m5_s_V (add           ) [ 00000000000000000]
lhs_V                        (bitconcatenate) [ 00000000000000000]
zext_ln728                   (zext          ) [ 00000000000000000]
zext_ln703                   (zext          ) [ 00000000000000000]
ret_V                        (add           ) [ 00000000000000000]
tmp_45                       (partselect    ) [ 01011110000000000]
f_x_msb_3_V                  (load          ) [ 01011110000000000]
p_Result_33                  (bitconcatenate) [ 00000000000000000]
p_Result_34                  (bitconcatenate) [ 00000000000000000]
r_V_41                       (zext          ) [ 01001110000000000]
zext_ln1118_1                (zext          ) [ 01001110000000000]
zext_ln544_3                 (zext          ) [ 00000000000000000]
f_x_msb_2_table_V_addr       (getelementptr ) [ 01000010000000000]
r_V_49                       (mul           ) [ 00000000000000000]
f_x_msb_3_4_lsb_s_V          (partselect    ) [ 00000000000000000]
lhs_V_9                      (zext          ) [ 00000000000000000]
rhs_V                        (bitconcatenate) [ 00000000000000000]
zext_ln728_8                 (zext          ) [ 00000000000000000]
shl_ln                       (bitconcatenate) [ 00000000000000000]
zext_ln1192                  (zext          ) [ 00000000000000000]
add_ln731_1                  (add           ) [ 00000000000000000]
add_ln731                    (add           ) [ 01000001000000000]
f_x_msb_2_V                  (load          ) [ 00000000000000000]
p_Result_35                  (partselect    ) [ 00000000000000000]
lhs_V_10                     (zext          ) [ 00000000000000000]
rhs_V_8                      (zext          ) [ 00000000000000000]
ret_V_10                     (add           ) [ 01000001111100000]
trunc_ln612_1                (trunc         ) [ 01000001111100000]
exp_x_msb_3_4_lsb_m_1_V      (bitconcatenate) [ 01000000111100000]
p_Result_36                  (bitconcatenate) [ 00000000000000000]
r_V_43                       (zext          ) [ 01000000111000000]
zext_ln1118_2                (zext          ) [ 01000000111000000]
p_Result_31                  (bitconcatenate) [ 00000000000000000]
r_V_50                       (mul           ) [ 00000000000000000]
f_x_msb_2_3_4_lsb_s_V        (partselect    ) [ 01000000000100000]
zext_ln544_4                 (zext          ) [ 00000000000000000]
exp_x_msb_1_table_V_addr     (getelementptr ) [ 01000000000100000]
lhs_V_11                     (zext          ) [ 00000000000000000]
rhs_V_9                      (bitconcatenate) [ 00000000000000000]
zext_ln728_9                 (zext          ) [ 00000000000000000]
ret_V_11                     (add           ) [ 00000000000000000]
zext_ln703_7                 (zext          ) [ 00000000000000000]
ret_V_12                     (add           ) [ 00000000000000000]
exp_x_msb_2_3_4_lsb_m_1_V    (partselect    ) [ 01000000000010000]
exp_x_msb_1_V                (load          ) [ 01000000000011111]
r_V_45                       (zext          ) [ 01000000000001110]
zext_ln1118_3                (zext          ) [ 01000000000001110]
r_V_51                       (mul           ) [ 00000000000000000]
y_lo_s_V                     (partselect    ) [ 01000000000000001]
specpipeline_ln873           (specpipeline  ) [ 00000000000000000]
zext_ln703_8                 (zext          ) [ 00000000000000000]
y_l_V                        (add           ) [ 00000000000000000]
trunc_ln5                    (partselect    ) [ 00000000000000000]
xor_ln1315                   (xor           ) [ 00000000000000000]
select_ln1315                (select        ) [ 00000000000000000]
or_ln1314_18                 (or            ) [ 00000000000000000]
p_Val2_84                    (select        ) [ 00000000000000000]
zext_ln1314                  (zext          ) [ 00000000000000000]
trunc_ln703_1                (trunc         ) [ 00000000000000000]
trunc_ln703_2                (trunc         ) [ 00000000000000000]
trunc_ln703_3                (trunc         ) [ 00000000000000000]
trunc_ln703_4                (trunc         ) [ 00000000000000000]
y_V                          (add           ) [ 00000000000000000]
add_ln703_33                 (add           ) [ 00000000000000000]
add_ln703_34                 (add           ) [ 00000000000000000]
add_ln703_35                 (add           ) [ 00000000000000000]
tmp_141                      (partselect    ) [ 00000000000000000]
icmp_ln1513                  (icmp          ) [ 00000000000000000]
tmp_142                      (bitselect     ) [ 00000000000000000]
or_ln1513                    (or            ) [ 00000000000000000]
tmp_143                      (partselect    ) [ 00000000000000000]
icmp_ln1513_1                (icmp          ) [ 00000000000000000]
or_ln1513_1                  (or            ) [ 00000000000000000]
tmp_144                      (partselect    ) [ 00000000000000000]
icmp_ln1513_2                (icmp          ) [ 00000000000000000]
or_ln1513_2                  (or            ) [ 00000000000000000]
add_ln700                    (add           ) [ 00000000000000000]
tmp_47                       (partselect    ) [ 00000000000000000]
r_V_47                       (select        ) [ 00000000000000000]
ret_ln1993                   (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_msb_4_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i42"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i34.i15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i42.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i73.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i18.i15"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i5.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i5.i7.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i32.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i47.i1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i9.i41"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i9.i41.i6"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i45.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="x_V_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="42" slack="0"/>
<pin id="206" dir="0" index="1" bw="42" slack="0"/>
<pin id="207" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="f_x_msb_4_table_V_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_4_table_V_addr/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_4_V/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="f_x_msb_3_table_V_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_3_table_V_addr/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_3_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="f_x_msb_2_table_V_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="46" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_2_table_V_addr/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="46" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_2_V/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="exp_x_msb_1_table_V_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="50" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_addr/10 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="50" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/10 "/>
</bind>
</comp>

<comp id="262" class="1004" name="x_l_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="42" slack="0"/>
<pin id="264" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_l_V/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln703_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="42" slack="0"/>
<pin id="268" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Result_29_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="42" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="0" index="3" bw="7" slack="0"/>
<pin id="275" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln612_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="42" slack="0"/>
<pin id="282" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_Result_30_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="49" slack="0"/>
<pin id="286" dir="0" index="1" bw="34" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_30/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="42" slack="0"/>
<pin id="295" dir="0" index="2" bw="7" slack="0"/>
<pin id="296" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Result_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="42" slack="0"/>
<pin id="303" dir="0" index="2" bw="7" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="xor_ln1311_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_Result_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="42" slack="0"/>
<pin id="317" dir="0" index="2" bw="7" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln1311_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_1/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_Result_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="42" slack="0"/>
<pin id="331" dir="0" index="2" bw="7" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="xor_ln1311_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_2/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_Result_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="42" slack="0"/>
<pin id="345" dir="0" index="2" bw="7" slack="0"/>
<pin id="346" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln1311_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_3/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_Result_4_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="42" slack="0"/>
<pin id="359" dir="0" index="2" bw="7" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="xor_ln1311_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_4/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_Result_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="42" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="xor_ln1311_5_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_5/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Result_6_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="42" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="xor_ln1311_6_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_6/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_Result_7_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="42" slack="0"/>
<pin id="401" dir="0" index="2" bw="7" slack="0"/>
<pin id="402" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="xor_ln1311_7_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_7/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Result_8_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="42" slack="0"/>
<pin id="415" dir="0" index="2" bw="7" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="xor_ln1311_8_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_8/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_Result_9_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="42" slack="0"/>
<pin id="429" dir="0" index="2" bw="7" slack="0"/>
<pin id="430" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="xor_ln1311_9_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_9/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Result_10_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="42" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="xor_ln1311_10_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_10/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_Result_s_85_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="42" slack="0"/>
<pin id="457" dir="0" index="2" bw="7" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s_85/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="xor_ln1311_11_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_11/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_Result_11_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="42" slack="0"/>
<pin id="471" dir="0" index="2" bw="7" slack="0"/>
<pin id="472" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="xor_ln1311_12_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_12/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Result_12_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="42" slack="0"/>
<pin id="485" dir="0" index="2" bw="7" slack="0"/>
<pin id="486" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="xor_ln1311_13_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_13/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_Result_13_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="42" slack="0"/>
<pin id="499" dir="0" index="2" bw="7" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xor_ln1311_14_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_14/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_Result_14_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="42" slack="0"/>
<pin id="513" dir="0" index="2" bw="7" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln1311_15_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_15/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_Result_15_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="42" slack="0"/>
<pin id="527" dir="0" index="2" bw="7" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="xor_ln1311_16_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_16/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_Result_16_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="42" slack="0"/>
<pin id="541" dir="0" index="2" bw="7" slack="0"/>
<pin id="542" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="xor_ln1311_17_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_17/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_Result_17_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="42" slack="0"/>
<pin id="555" dir="0" index="2" bw="7" slack="0"/>
<pin id="556" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="xor_ln1311_18_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1311_18/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_Result_18_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="0"/>
<pin id="568" dir="0" index="1" bw="42" slack="0"/>
<pin id="569" dir="0" index="2" bw="6" slack="0"/>
<pin id="570" dir="0" index="3" bw="7" slack="0"/>
<pin id="571" dir="1" index="4" bw="7" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_V_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="42" slack="0"/>
<pin id="579" dir="0" index="2" bw="6" slack="0"/>
<pin id="580" dir="0" index="3" bw="6" slack="0"/>
<pin id="581" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_V_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="0"/>
<pin id="588" dir="0" index="1" bw="42" slack="0"/>
<pin id="589" dir="0" index="2" bw="6" slack="0"/>
<pin id="590" dir="0" index="3" bw="6" slack="0"/>
<pin id="591" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_V_2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="0"/>
<pin id="598" dir="0" index="1" bw="42" slack="0"/>
<pin id="599" dir="0" index="2" bw="5" slack="0"/>
<pin id="600" dir="0" index="3" bw="6" slack="0"/>
<pin id="601" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln544_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="0"/>
<pin id="608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="trunc_ln708_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="42" slack="0"/>
<pin id="613" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="x_msb_5_lsb_V_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="0" index="1" bw="15" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_msb_5_lsb_V/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="r_V_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln1118_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="0"/>
<pin id="629" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="r_V_48_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="0"/>
<pin id="633" dir="0" index="1" bw="16" slack="0"/>
<pin id="634" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_48/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_s_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="6" slack="0"/>
<pin id="639" dir="0" index="1" bw="19" slack="0"/>
<pin id="640" dir="0" index="2" bw="5" slack="0"/>
<pin id="641" dir="0" index="3" bw="6" slack="0"/>
<pin id="642" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_44_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="7" slack="0"/>
<pin id="649" dir="0" index="1" bw="19" slack="0"/>
<pin id="650" dir="0" index="2" bw="4" slack="0"/>
<pin id="651" dir="0" index="3" bw="5" slack="0"/>
<pin id="652" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_46_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="3" slack="0"/>
<pin id="659" dir="0" index="1" bw="19" slack="0"/>
<pin id="660" dir="0" index="2" bw="3" slack="0"/>
<pin id="661" dir="0" index="3" bw="4" slack="0"/>
<pin id="662" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln544_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln1314_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="5" slack="0"/>
<pin id="674" dir="0" index="1" bw="5" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1314/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln1314_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="49" slack="0"/>
<pin id="680" dir="0" index="1" bw="49" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1314_1/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="and_ln1314_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1314/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="or_ln1314_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="or_ln1314_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_1/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="or_ln1314_2_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_2/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="or_ln1314_3_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_3/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="or_ln1314_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_4/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="or_ln1314_5_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_5/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="or_ln1314_6_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_6/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="or_ln1314_7_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_7/1 "/>
</bind>
</comp>

<comp id="738" class="1004" name="or_ln1314_8_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_8/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="or_ln1314_9_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_9/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="or_ln1314_10_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_10/1 "/>
</bind>
</comp>

<comp id="756" class="1004" name="or_ln1314_11_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_11/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="or_ln1314_12_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_12/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="or_ln1314_13_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_13/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="or_ln1314_14_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_14/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="or_ln1314_15_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_15/1 "/>
</bind>
</comp>

<comp id="786" class="1004" name="or_ln1314_16_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_16/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="or_ln1314_17_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_17/1 "/>
</bind>
</comp>

<comp id="798" class="1004" name="x_msb_4_5_lsb_V_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="33" slack="0"/>
<pin id="800" dir="0" index="1" bw="18" slack="1"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_msb_4_5_lsb_V/2 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_Result_32_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="6" slack="1"/>
<pin id="807" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_32/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln703_2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="7" slack="0"/>
<pin id="810" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/2 "/>
</bind>
</comp>

<comp id="812" class="1004" name="exp_x_msb_4_5_lsb_m_1_m5_s_V_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="6" slack="0"/>
<pin id="814" dir="0" index="1" bw="7" slack="0"/>
<pin id="815" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_4_5_lsb_m_1_m5_s_V/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="lhs_V_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="17" slack="0"/>
<pin id="820" dir="0" index="1" bw="8" slack="0"/>
<pin id="821" dir="0" index="2" bw="7" slack="1"/>
<pin id="822" dir="0" index="3" bw="1" slack="0"/>
<pin id="823" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln728_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="17" slack="0"/>
<pin id="829" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/2 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln703_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="33" slack="0"/>
<pin id="833" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/2 "/>
</bind>
</comp>

<comp id="835" class="1004" name="ret_V_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="33" slack="0"/>
<pin id="837" dir="0" index="1" bw="17" slack="0"/>
<pin id="838" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp_45_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="0"/>
<pin id="843" dir="0" index="1" bw="34" slack="0"/>
<pin id="844" dir="0" index="2" bw="3" slack="0"/>
<pin id="845" dir="0" index="3" bw="7" slack="0"/>
<pin id="846" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_Result_33_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="36" slack="0"/>
<pin id="853" dir="0" index="1" bw="32" slack="1"/>
<pin id="854" dir="0" index="2" bw="3" slack="2"/>
<pin id="855" dir="0" index="3" bw="1" slack="0"/>
<pin id="856" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_33/3 "/>
</bind>
</comp>

<comp id="859" class="1004" name="p_Result_34_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="44" slack="0"/>
<pin id="861" dir="0" index="1" bw="5" slack="2"/>
<pin id="862" dir="0" index="2" bw="1" slack="0"/>
<pin id="863" dir="0" index="3" bw="32" slack="1"/>
<pin id="864" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_34/3 "/>
</bind>
</comp>

<comp id="867" class="1004" name="r_V_41_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="44" slack="0"/>
<pin id="869" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_41/3 "/>
</bind>
</comp>

<comp id="871" class="1004" name="zext_ln1118_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="36" slack="0"/>
<pin id="873" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/3 "/>
</bind>
</comp>

<comp id="875" class="1004" name="grp_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="36" slack="0"/>
<pin id="877" dir="0" index="1" bw="44" slack="0"/>
<pin id="878" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_49/3 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln544_3_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="4"/>
<pin id="883" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="f_x_msb_3_4_lsb_s_V_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="31" slack="0"/>
<pin id="887" dir="0" index="1" bw="80" slack="0"/>
<pin id="888" dir="0" index="2" bw="7" slack="0"/>
<pin id="889" dir="0" index="3" bw="8" slack="0"/>
<pin id="890" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_x_msb_3_4_lsb_s_V/6 "/>
</bind>
</comp>

<comp id="895" class="1004" name="lhs_V_9_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="31" slack="0"/>
<pin id="897" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_9/6 "/>
</bind>
</comp>

<comp id="899" class="1004" name="rhs_V_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="46" slack="0"/>
<pin id="901" dir="0" index="1" bw="5" slack="5"/>
<pin id="902" dir="0" index="2" bw="1" slack="0"/>
<pin id="903" dir="0" index="3" bw="32" slack="4"/>
<pin id="904" dir="0" index="4" bw="1" slack="0"/>
<pin id="905" dir="1" index="5" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/6 "/>
</bind>
</comp>

<comp id="909" class="1004" name="zext_ln728_8_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="46" slack="0"/>
<pin id="911" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728_8/6 "/>
</bind>
</comp>

<comp id="913" class="1004" name="shl_ln_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="42" slack="0"/>
<pin id="915" dir="0" index="1" bw="32" slack="4"/>
<pin id="916" dir="0" index="2" bw="3" slack="5"/>
<pin id="917" dir="0" index="3" bw="1" slack="0"/>
<pin id="918" dir="1" index="4" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln1192_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="42" slack="0"/>
<pin id="923" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="add_ln731_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="31" slack="0"/>
<pin id="927" dir="0" index="1" bw="46" slack="0"/>
<pin id="928" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_1/6 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln731_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="42" slack="0"/>
<pin id="933" dir="0" index="1" bw="47" slack="0"/>
<pin id="934" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="p_Result_35_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="5" slack="0"/>
<pin id="939" dir="0" index="1" bw="46" slack="0"/>
<pin id="940" dir="0" index="2" bw="7" slack="0"/>
<pin id="941" dir="0" index="3" bw="7" slack="0"/>
<pin id="942" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_35/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="lhs_V_10_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="5" slack="0"/>
<pin id="949" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_10/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="rhs_V_8_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="5"/>
<pin id="953" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_8/6 "/>
</bind>
</comp>

<comp id="954" class="1004" name="ret_V_10_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="5" slack="0"/>
<pin id="956" dir="0" index="1" bw="8" slack="0"/>
<pin id="957" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="trunc_ln612_1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="46" slack="0"/>
<pin id="962" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612_1/6 "/>
</bind>
</comp>

<comp id="964" class="1004" name="exp_x_msb_3_4_lsb_m_1_V_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="48" slack="0"/>
<pin id="966" dir="0" index="1" bw="47" slack="1"/>
<pin id="967" dir="0" index="2" bw="1" slack="0"/>
<pin id="968" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_x_msb_3_4_lsb_m_1_V/7 "/>
</bind>
</comp>

<comp id="971" class="1004" name="p_Result_36_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="50" slack="0"/>
<pin id="973" dir="0" index="1" bw="9" slack="1"/>
<pin id="974" dir="0" index="2" bw="41" slack="1"/>
<pin id="975" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_36/7 "/>
</bind>
</comp>

<comp id="977" class="1004" name="r_V_43_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="50" slack="0"/>
<pin id="979" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_43/7 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln1118_2_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="48" slack="0"/>
<pin id="983" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/7 "/>
</bind>
</comp>

<comp id="985" class="1004" name="grp_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="48" slack="0"/>
<pin id="987" dir="0" index="1" bw="50" slack="0"/>
<pin id="988" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_50/7 "/>
</bind>
</comp>

<comp id="991" class="1004" name="p_Result_31_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="9"/>
<pin id="994" dir="0" index="2" bw="7" slack="9"/>
<pin id="995" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_31/10 "/>
</bind>
</comp>

<comp id="997" class="1004" name="f_x_msb_2_3_4_lsb_s_V_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="46" slack="0"/>
<pin id="999" dir="0" index="1" bw="98" slack="0"/>
<pin id="1000" dir="0" index="2" bw="7" slack="0"/>
<pin id="1001" dir="0" index="3" bw="8" slack="0"/>
<pin id="1002" dir="1" index="4" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_x_msb_2_3_4_lsb_s_V/10 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="zext_ln544_4_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="0"/>
<pin id="1009" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/10 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="lhs_V_11_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="46" slack="1"/>
<pin id="1014" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_11/11 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="rhs_V_9_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="56" slack="0"/>
<pin id="1017" dir="0" index="1" bw="9" slack="5"/>
<pin id="1018" dir="0" index="2" bw="41" slack="5"/>
<pin id="1019" dir="0" index="3" bw="1" slack="0"/>
<pin id="1020" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_9/11 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="zext_ln728_9_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="56" slack="0"/>
<pin id="1025" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728_9/11 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="ret_V_11_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="46" slack="0"/>
<pin id="1029" dir="0" index="1" bw="56" slack="0"/>
<pin id="1030" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/11 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="zext_ln703_7_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="48" slack="4"/>
<pin id="1035" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_7/11 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="ret_V_12_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="48" slack="0"/>
<pin id="1038" dir="0" index="1" bw="57" slack="0"/>
<pin id="1039" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/11 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="exp_x_msb_2_3_4_lsb_m_1_V_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="50" slack="0"/>
<pin id="1044" dir="0" index="1" bw="57" slack="0"/>
<pin id="1045" dir="0" index="2" bw="4" slack="0"/>
<pin id="1046" dir="0" index="3" bw="7" slack="0"/>
<pin id="1047" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_x_msb_2_3_4_lsb_m_1_V/11 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="r_V_45_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="50" slack="1"/>
<pin id="1054" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_45/12 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="zext_ln1118_3_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="50" slack="1"/>
<pin id="1057" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/12 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="grp_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="50" slack="0"/>
<pin id="1060" dir="0" index="1" bw="50" slack="0"/>
<pin id="1061" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_51/12 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="y_lo_s_V_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="48" slack="0"/>
<pin id="1066" dir="0" index="1" bw="100" slack="0"/>
<pin id="1067" dir="0" index="2" bw="7" slack="0"/>
<pin id="1068" dir="0" index="3" bw="8" slack="0"/>
<pin id="1069" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s_V/15 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="zext_ln703_8_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="48" slack="1"/>
<pin id="1076" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_8/16 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="y_l_V_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="48" slack="0"/>
<pin id="1079" dir="0" index="1" bw="50" slack="5"/>
<pin id="1080" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/16 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="trunc_ln5_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="46" slack="0"/>
<pin id="1084" dir="0" index="1" bw="50" slack="0"/>
<pin id="1085" dir="0" index="2" bw="4" slack="0"/>
<pin id="1086" dir="0" index="3" bw="7" slack="0"/>
<pin id="1087" dir="1" index="4" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/16 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="xor_ln1315_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="15"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1315/16 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="select_ln1315_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="46" slack="0"/>
<pin id="1100" dir="0" index="2" bw="46" slack="0"/>
<pin id="1101" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1315/16 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="or_ln1314_18_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="15"/>
<pin id="1107" dir="0" index="1" bw="1" slack="15"/>
<pin id="1108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1314_18/16 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="p_Val2_84_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="46" slack="0"/>
<pin id="1112" dir="0" index="2" bw="46" slack="0"/>
<pin id="1113" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_84/16 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="zext_ln1314_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="46" slack="0"/>
<pin id="1119" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1314/16 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="trunc_ln703_1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="46" slack="0"/>
<pin id="1123" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_1/16 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="trunc_ln703_2_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="46" slack="0"/>
<pin id="1127" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_2/16 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="trunc_ln703_3_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="46" slack="0"/>
<pin id="1131" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_3/16 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="trunc_ln703_4_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="46" slack="0"/>
<pin id="1135" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_4/16 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="y_V_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="8" slack="0"/>
<pin id="1139" dir="0" index="1" bw="46" slack="0"/>
<pin id="1140" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_V/16 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="add_ln703_33_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="0"/>
<pin id="1145" dir="0" index="1" bw="42" slack="0"/>
<pin id="1146" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_33/16 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="add_ln703_34_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="0"/>
<pin id="1151" dir="0" index="1" bw="44" slack="0"/>
<pin id="1152" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_34/16 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="add_ln703_35_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="0"/>
<pin id="1157" dir="0" index="1" bw="45" slack="0"/>
<pin id="1158" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_35/16 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp_141_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="2" slack="0"/>
<pin id="1163" dir="0" index="1" bw="47" slack="0"/>
<pin id="1164" dir="0" index="2" bw="7" slack="0"/>
<pin id="1165" dir="0" index="3" bw="7" slack="0"/>
<pin id="1166" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_141/16 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="icmp_ln1513_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="2" slack="0"/>
<pin id="1173" dir="0" index="1" bw="2" slack="0"/>
<pin id="1174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1513/16 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="tmp_142_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="45" slack="0"/>
<pin id="1180" dir="0" index="2" bw="7" slack="0"/>
<pin id="1181" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_142/16 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="or_ln1513_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="1" slack="0"/>
<pin id="1188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1513/16 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="tmp_143_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="2" slack="0"/>
<pin id="1193" dir="0" index="1" bw="44" slack="0"/>
<pin id="1194" dir="0" index="2" bw="7" slack="0"/>
<pin id="1195" dir="0" index="3" bw="7" slack="0"/>
<pin id="1196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_143/16 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="icmp_ln1513_1_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="2" slack="0"/>
<pin id="1203" dir="0" index="1" bw="2" slack="0"/>
<pin id="1204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1513_1/16 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="or_ln1513_1_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="1" slack="0"/>
<pin id="1210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1513_1/16 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="tmp_144_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="4" slack="0"/>
<pin id="1215" dir="0" index="1" bw="42" slack="0"/>
<pin id="1216" dir="0" index="2" bw="7" slack="0"/>
<pin id="1217" dir="0" index="3" bw="7" slack="0"/>
<pin id="1218" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_144/16 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="icmp_ln1513_2_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="4" slack="0"/>
<pin id="1225" dir="0" index="1" bw="4" slack="0"/>
<pin id="1226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1513_2/16 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="or_ln1513_2_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="0"/>
<pin id="1231" dir="0" index="1" bw="1" slack="0"/>
<pin id="1232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1513_2/16 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="add_ln700_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="8" slack="0"/>
<pin id="1237" dir="0" index="1" bw="39" slack="0"/>
<pin id="1238" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/16 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="tmp_47_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="0"/>
<pin id="1243" dir="0" index="1" bw="39" slack="0"/>
<pin id="1244" dir="0" index="2" bw="4" slack="0"/>
<pin id="1245" dir="0" index="3" bw="7" slack="0"/>
<pin id="1246" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/16 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="r_V_47_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="0"/>
<pin id="1253" dir="0" index="1" bw="32" slack="0"/>
<pin id="1254" dir="0" index="2" bw="32" slack="0"/>
<pin id="1255" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_47/16 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="trunc_ln703_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="18" slack="1"/>
<pin id="1261" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="tmp_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="9"/>
<pin id="1266" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1270" class="1005" name="p_Result_18_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="7" slack="9"/>
<pin id="1272" dir="1" index="1" bw="7" slack="9"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_V_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="4"/>
<pin id="1277" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1281" class="1005" name="tmp_V_1_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="5" slack="2"/>
<pin id="1283" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="f_x_msb_4_table_V_addr_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="3" slack="1"/>
<pin id="1289" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_table_V_addr "/>
</bind>
</comp>

<comp id="1292" class="1005" name="tmp_s_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="6" slack="1"/>
<pin id="1294" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1297" class="1005" name="tmp_44_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="7" slack="1"/>
<pin id="1299" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="tmp_46_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="3" slack="2"/>
<pin id="1304" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="f_x_msb_3_table_V_addr_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="5" slack="1"/>
<pin id="1310" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_table_V_addr "/>
</bind>
</comp>

<comp id="1313" class="1005" name="or_ln1314_8_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="15"/>
<pin id="1315" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="or_ln1314_8 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="or_ln1314_17_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="15"/>
<pin id="1320" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="or_ln1314_17 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="tmp_45_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="32" slack="1"/>
<pin id="1325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="f_x_msb_3_V_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="1"/>
<pin id="1331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_V "/>
</bind>
</comp>

<comp id="1335" class="1005" name="r_V_41_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="80" slack="1"/>
<pin id="1337" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="r_V_41 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="zext_ln1118_1_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="80" slack="1"/>
<pin id="1342" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_1 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="f_x_msb_2_table_V_addr_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="8" slack="1"/>
<pin id="1347" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_table_V_addr "/>
</bind>
</comp>

<comp id="1350" class="1005" name="add_ln731_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="47" slack="1"/>
<pin id="1352" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="add_ln731 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="ret_V_10_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="9" slack="1"/>
<pin id="1357" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_10 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="trunc_ln612_1_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="41" slack="1"/>
<pin id="1363" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln612_1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="exp_x_msb_3_4_lsb_m_1_V_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="48" slack="4"/>
<pin id="1369" dir="1" index="1" bw="48" slack="4"/>
</pin_list>
<bind>
<opset="exp_x_msb_3_4_lsb_m_1_V "/>
</bind>
</comp>

<comp id="1372" class="1005" name="r_V_43_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="98" slack="1"/>
<pin id="1374" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="r_V_43 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="zext_ln1118_2_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="98" slack="1"/>
<pin id="1379" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_2 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="f_x_msb_2_3_4_lsb_s_V_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="46" slack="1"/>
<pin id="1384" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_3_4_lsb_s_V "/>
</bind>
</comp>

<comp id="1387" class="1005" name="exp_x_msb_1_table_V_addr_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="8" slack="1"/>
<pin id="1389" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_addr "/>
</bind>
</comp>

<comp id="1392" class="1005" name="exp_x_msb_2_3_4_lsb_m_1_V_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="50" slack="1"/>
<pin id="1394" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_3_4_lsb_m_1_V "/>
</bind>
</comp>

<comp id="1397" class="1005" name="exp_x_msb_1_V_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="50" slack="1"/>
<pin id="1399" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_V "/>
</bind>
</comp>

<comp id="1403" class="1005" name="r_V_45_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="100" slack="1"/>
<pin id="1405" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_45 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="zext_ln1118_3_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="100" slack="1"/>
<pin id="1410" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_3 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="y_lo_s_V_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="48" slack="1"/>
<pin id="1415" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="208"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="84" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="84" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="84" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="84" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="204" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="204" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="12" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="204" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="283"><net_src comp="204" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="204" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="262" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="292" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="300" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="26" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="262" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="292" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="314" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="26" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="262" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="292" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="328" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="262" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="24" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="292" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="342" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="26" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="262" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="32" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="292" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="356" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="26" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="262" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="34" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="292" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="370" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="262" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="36" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="292" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="384" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="26" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="262" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="38" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="292" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="398" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="26" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="262" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="292" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="412" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="26" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="262" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="42" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="292" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="426" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="26" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="262" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="44" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="292" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="440" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="26" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="262" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="46" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="292" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="454" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="26" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="262" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="48" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="292" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="468" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="26" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="262" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="50" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="292" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="482" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="26" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="262" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="52" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="292" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="496" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="26" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="262" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="54" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="292" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="510" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="26" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="262" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="56" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="292" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="524" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="26" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="262" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="58" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="292" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="538" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="26" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="262" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="60" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="292" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="552" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="572"><net_src comp="62" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="204" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="64" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="66" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="582"><net_src comp="68" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="204" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="70" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="72" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="592"><net_src comp="12" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="204" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="74" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="76" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="602"><net_src comp="78" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="204" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="80" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="82" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="609"><net_src comp="596" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="614"><net_src comp="204" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="86" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="88" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="596" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="623" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="643"><net_src comp="90" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="92" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="74" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="653"><net_src comp="94" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="631" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="96" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="98" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="663"><net_src comp="100" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="631" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="102" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="666"><net_src comp="104" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="670"><net_src comp="586" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="676"><net_src comp="270" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="106" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="284" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="108" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="672" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="308" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="322" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="350" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="364" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="336" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="690" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="378" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="392" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="420" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="434" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="406" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="714" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="708" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="448" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="462" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="490" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="504" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="476" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="744" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="518" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="532" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="560" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="684" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="546" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="780" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="768" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="786" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="762" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="110" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="20" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="811"><net_src comp="217" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="805" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="808" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="824"><net_src comp="112" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="114" pin="0"/><net_sink comp="818" pin=3"/></net>

<net id="830"><net_src comp="818" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="798" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="831" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="827" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="847"><net_src comp="116" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="835" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="849"><net_src comp="118" pin="0"/><net_sink comp="841" pin=2"/></net>

<net id="850"><net_src comp="120" pin="0"/><net_sink comp="841" pin=3"/></net>

<net id="857"><net_src comp="122" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="88" pin="0"/><net_sink comp="851" pin=3"/></net>

<net id="865"><net_src comp="124" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="126" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="870"><net_src comp="859" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="851" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="871" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="867" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="884"><net_src comp="881" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="891"><net_src comp="128" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="875" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="893"><net_src comp="46" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="894"><net_src comp="130" pin="0"/><net_sink comp="885" pin=3"/></net>

<net id="898"><net_src comp="885" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="906"><net_src comp="132" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="126" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="908"><net_src comp="114" pin="0"/><net_sink comp="899" pin=4"/></net>

<net id="912"><net_src comp="899" pin="5"/><net_sink comp="909" pin=0"/></net>

<net id="919"><net_src comp="134" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="126" pin="0"/><net_sink comp="913" pin=3"/></net>

<net id="924"><net_src comp="913" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="895" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="909" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="921" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="925" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="943"><net_src comp="136" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="243" pin="3"/><net_sink comp="937" pin=1"/></net>

<net id="945"><net_src comp="24" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="946"><net_src comp="38" pin="0"/><net_sink comp="937" pin=3"/></net>

<net id="950"><net_src comp="937" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="958"><net_src comp="947" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="951" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="963"><net_src comp="243" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="969"><net_src comp="138" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="970"><net_src comp="88" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="976"><net_src comp="140" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="971" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="964" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="981" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="977" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="996"><net_src comp="142" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="1003"><net_src comp="144" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="985" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1005"><net_src comp="52" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1006"><net_src comp="146" pin="0"/><net_sink comp="997" pin=3"/></net>

<net id="1010"><net_src comp="991" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1021"><net_src comp="148" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="150" pin="0"/><net_sink comp="1015" pin=3"/></net>

<net id="1026"><net_src comp="1015" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1031"><net_src comp="1012" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="1023" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1040"><net_src comp="1033" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="1027" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1048"><net_src comp="152" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1050"><net_src comp="96" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1051"><net_src comp="58" pin="0"/><net_sink comp="1042" pin=3"/></net>

<net id="1062"><net_src comp="1052" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="1055" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1070"><net_src comp="154" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="1058" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1072"><net_src comp="52" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1073"><net_src comp="156" pin="0"/><net_sink comp="1064" pin=3"/></net>

<net id="1081"><net_src comp="1074" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1088"><net_src comp="168" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="1077" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1090"><net_src comp="170" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1091"><net_src comp="46" pin="0"/><net_sink comp="1082" pin=3"/></net>

<net id="1096"><net_src comp="172" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="1092" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1103"><net_src comp="174" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1104"><net_src comp="176" pin="0"/><net_sink comp="1097" pin=2"/></net>

<net id="1114"><net_src comp="1105" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1115"><net_src comp="1097" pin="3"/><net_sink comp="1109" pin=1"/></net>

<net id="1116"><net_src comp="1082" pin="4"/><net_sink comp="1109" pin=2"/></net>

<net id="1120"><net_src comp="1109" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1124"><net_src comp="1109" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1128"><net_src comp="1109" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="1109" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1136"><net_src comp="1109" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1141"><net_src comp="178" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1117" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1147"><net_src comp="180" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="1133" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1153"><net_src comp="182" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="1129" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1159"><net_src comp="184" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="1125" pin="1"/><net_sink comp="1155" pin=1"/></net>

<net id="1167"><net_src comp="186" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1168"><net_src comp="1137" pin="2"/><net_sink comp="1161" pin=1"/></net>

<net id="1169"><net_src comp="38" pin="0"/><net_sink comp="1161" pin=2"/></net>

<net id="1170"><net_src comp="40" pin="0"/><net_sink comp="1161" pin=3"/></net>

<net id="1175"><net_src comp="1161" pin="4"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="114" pin="0"/><net_sink comp="1171" pin=1"/></net>

<net id="1182"><net_src comp="188" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="1155" pin="2"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="36" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1189"><net_src comp="1171" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1177" pin="3"/><net_sink comp="1185" pin=1"/></net>

<net id="1197"><net_src comp="190" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1198"><net_src comp="1149" pin="2"/><net_sink comp="1191" pin=1"/></net>

<net id="1199"><net_src comp="32" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1200"><net_src comp="34" pin="0"/><net_sink comp="1191" pin=3"/></net>

<net id="1205"><net_src comp="1191" pin="4"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="114" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1211"><net_src comp="1201" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="1185" pin="2"/><net_sink comp="1207" pin=1"/></net>

<net id="1219"><net_src comp="192" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1220"><net_src comp="1143" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1221"><net_src comp="16" pin="0"/><net_sink comp="1213" pin=2"/></net>

<net id="1222"><net_src comp="24" pin="0"/><net_sink comp="1213" pin=3"/></net>

<net id="1227"><net_src comp="1213" pin="4"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="194" pin="0"/><net_sink comp="1223" pin=1"/></net>

<net id="1233"><net_src comp="1223" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="1207" pin="2"/><net_sink comp="1229" pin=1"/></net>

<net id="1239"><net_src comp="196" pin="0"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="1121" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1247"><net_src comp="198" pin="0"/><net_sink comp="1241" pin=0"/></net>

<net id="1248"><net_src comp="1235" pin="2"/><net_sink comp="1241" pin=1"/></net>

<net id="1249"><net_src comp="200" pin="0"/><net_sink comp="1241" pin=2"/></net>

<net id="1250"><net_src comp="16" pin="0"/><net_sink comp="1241" pin=3"/></net>

<net id="1256"><net_src comp="1229" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1257"><net_src comp="202" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1258"><net_src comp="1241" pin="4"/><net_sink comp="1251" pin=2"/></net>

<net id="1262"><net_src comp="266" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1267"><net_src comp="292" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1273"><net_src comp="566" pin="4"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="991" pin=2"/></net>

<net id="1278"><net_src comp="576" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1284"><net_src comp="586" pin="4"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1290"><net_src comp="210" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1295"><net_src comp="637" pin="4"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1300"><net_src comp="647" pin="4"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="818" pin=2"/></net>

<net id="1305"><net_src comp="657" pin="4"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="913" pin=2"/></net>

<net id="1311"><net_src comp="223" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1316"><net_src comp="738" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1321"><net_src comp="792" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1326"><net_src comp="841" pin="4"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="1332"><net_src comp="230" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="859" pin=3"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="899" pin=3"/></net>

<net id="1338"><net_src comp="867" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1343"><net_src comp="871" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1348"><net_src comp="236" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1353"><net_src comp="931" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1358"><net_src comp="954" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1364"><net_src comp="960" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="971" pin=2"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="1015" pin=2"/></net>

<net id="1370"><net_src comp="964" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1375"><net_src comp="977" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="1380"><net_src comp="981" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1385"><net_src comp="997" pin="4"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1390"><net_src comp="249" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1395"><net_src comp="1042" pin="4"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1400"><net_src comp="256" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1402"><net_src comp="1397" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1406"><net_src comp="1052" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1411"><net_src comp="1055" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1416"><net_src comp="1064" pin="4"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="1074" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
	Port: f_x_msb_4_table_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: exp_core<32, 16, 50> : x_V | {1 }
	Port: exp_core<32, 16, 50> : f_x_msb_4_table_V | {1 2 }
	Port: exp_core<32, 16, 50> : f_x_msb_3_table_V | {1 2 }
	Port: exp_core<32, 16, 50> : f_x_msb_2_table_V | {5 6 }
	Port: exp_core<32, 16, 50> : exp_x_msb_1_table_V | {10 11 }
  - Chain level:
	State 1
		p_Result_30 : 1
		p_Result_s : 1
		xor_ln1311 : 2
		p_Result_1 : 1
		xor_ln1311_1 : 2
		p_Result_2 : 1
		xor_ln1311_2 : 2
		p_Result_3 : 1
		xor_ln1311_3 : 2
		p_Result_4 : 1
		xor_ln1311_4 : 2
		p_Result_5 : 1
		xor_ln1311_5 : 2
		p_Result_6 : 1
		xor_ln1311_6 : 2
		p_Result_7 : 1
		xor_ln1311_7 : 2
		p_Result_8 : 1
		xor_ln1311_8 : 2
		p_Result_9 : 1
		xor_ln1311_9 : 2
		p_Result_10 : 1
		xor_ln1311_10 : 2
		p_Result_s_85 : 1
		xor_ln1311_11 : 2
		p_Result_11 : 1
		xor_ln1311_12 : 2
		p_Result_12 : 1
		xor_ln1311_13 : 2
		p_Result_13 : 1
		xor_ln1311_14 : 2
		p_Result_14 : 1
		xor_ln1311_15 : 2
		p_Result_15 : 1
		xor_ln1311_16 : 2
		p_Result_16 : 1
		xor_ln1311_17 : 2
		p_Result_17 : 1
		xor_ln1311_18 : 2
		zext_ln544_1 : 1
		f_x_msb_4_table_V_addr : 2
		f_x_msb_4_V : 3
		x_msb_5_lsb_V : 1
		r_V : 2
		zext_ln1118 : 1
		r_V_48 : 3
		tmp_s : 4
		tmp_44 : 4
		tmp_46 : 4
		zext_ln544_2 : 1
		f_x_msb_3_table_V_addr : 2
		f_x_msb_3_V : 3
		icmp_ln1314 : 1
		icmp_ln1314_1 : 2
		and_ln1314 : 3
		or_ln1314 : 2
		or_ln1314_1 : 2
		or_ln1314_2 : 2
		or_ln1314_3 : 2
		or_ln1314_4 : 2
		or_ln1314_5 : 2
		or_ln1314_6 : 2
		or_ln1314_7 : 2
		or_ln1314_8 : 2
		or_ln1314_9 : 2
		or_ln1314_10 : 2
		or_ln1314_11 : 2
		or_ln1314_12 : 2
		or_ln1314_13 : 2
		or_ln1314_14 : 3
		or_ln1314_15 : 3
		or_ln1314_16 : 3
		or_ln1314_17 : 3
	State 2
		zext_ln703_2 : 1
		exp_x_msb_4_5_lsb_m_1_m5_s_V : 2
		lhs_V : 3
		zext_ln728 : 4
		zext_ln703 : 1
		ret_V : 5
		tmp_45 : 6
	State 3
		r_V_41 : 1
		zext_ln1118_1 : 1
		r_V_49 : 2
	State 4
	State 5
		f_x_msb_2_table_V_addr : 1
		f_x_msb_2_V : 2
	State 6
		f_x_msb_3_4_lsb_s_V : 1
		lhs_V_9 : 2
		zext_ln728_8 : 1
		zext_ln1192 : 1
		add_ln731_1 : 3
		add_ln731 : 4
		p_Result_35 : 1
		lhs_V_10 : 2
		ret_V_10 : 3
		trunc_ln612_1 : 1
	State 7
		r_V_43 : 1
		zext_ln1118_2 : 1
		r_V_50 : 2
	State 8
	State 9
	State 10
		f_x_msb_2_3_4_lsb_s_V : 1
		zext_ln544_4 : 1
		exp_x_msb_1_table_V_addr : 2
		exp_x_msb_1_V : 3
	State 11
		zext_ln728_9 : 1
		ret_V_11 : 2
		ret_V_12 : 3
		exp_x_msb_2_3_4_lsb_m_1_V : 4
	State 12
		r_V_51 : 1
	State 13
	State 14
	State 15
		y_lo_s_V : 1
	State 16
		y_l_V : 1
		trunc_ln5 : 2
		p_Val2_84 : 3
		zext_ln1314 : 4
		trunc_ln703_1 : 4
		trunc_ln703_2 : 4
		trunc_ln703_3 : 4
		trunc_ln703_4 : 4
		y_V : 5
		add_ln703_33 : 5
		add_ln703_34 : 5
		add_ln703_35 : 5
		tmp_141 : 6
		icmp_ln1513 : 7
		tmp_142 : 6
		or_ln1513 : 8
		tmp_143 : 6
		icmp_ln1513_1 : 7
		or_ln1513_1 : 8
		tmp_144 : 6
		icmp_ln1513_2 : 7
		or_ln1513_2 : 8
		add_ln700 : 5
		tmp_47 : 6
		r_V_47 : 8
		ret_ln1993 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |            r_V_48_fu_631            |    0    |    0    |    5    |
|    mul   |              grp_fu_875             |    5    |   303   |    91   |
|          |              grp_fu_985             |    9    |   339   |    86   |
|          |             grp_fu_1058             |    9    |   339   |    86   |
|----------|-------------------------------------|---------|---------|---------|
|          | exp_x_msb_4_5_lsb_m_1_m5_s_V_fu_812 |    0    |    0    |    7    |
|          |             ret_V_fu_835            |    0    |    0    |    33   |
|          |          add_ln731_1_fu_925         |    0    |    0    |    48   |
|          |           add_ln731_fu_931          |    0    |    0    |    48   |
|          |           ret_V_10_fu_954           |    0    |    0    |    8    |
|          |           ret_V_11_fu_1027          |    0    |    0    |    48   |
|    add   |           ret_V_12_fu_1036          |    0    |    0    |    48   |
|          |            y_l_V_fu_1077            |    0    |    0    |    50   |
|          |             y_V_fu_1137             |    0    |    0    |    46   |
|          |         add_ln703_33_fu_1143        |    0    |    0    |    42   |
|          |         add_ln703_34_fu_1149        |    0    |    0    |    44   |
|          |         add_ln703_35_fu_1155        |    0    |    0    |    45   |
|          |          add_ln700_fu_1235          |    0    |    0    |    39   |
|----------|-------------------------------------|---------|---------|---------|
|          |        select_ln1315_fu_1097        |    0    |    0    |    46   |
|  select  |          p_Val2_84_fu_1109          |    0    |    0    |    46   |
|          |            r_V_47_fu_1251           |    0    |    0    |    32   |
|----------|-------------------------------------|---------|---------|---------|
|          |          icmp_ln1314_fu_672         |    0    |    0    |    11   |
|          |         icmp_ln1314_1_fu_678        |    0    |    0    |    24   |
|   icmp   |         icmp_ln1513_fu_1171         |    0    |    0    |    8    |
|          |        icmp_ln1513_1_fu_1201        |    0    |    0    |    8    |
|          |        icmp_ln1513_2_fu_1223        |    0    |    0    |    9    |
|----------|-------------------------------------|---------|---------|---------|
|          |           or_ln1314_fu_690          |    0    |    0    |    2    |
|          |          or_ln1314_1_fu_696         |    0    |    0    |    2    |
|          |          or_ln1314_2_fu_702         |    0    |    0    |    2    |
|          |          or_ln1314_3_fu_708         |    0    |    0    |    2    |
|          |          or_ln1314_4_fu_714         |    0    |    0    |    2    |
|          |          or_ln1314_5_fu_720         |    0    |    0    |    2    |
|          |          or_ln1314_6_fu_726         |    0    |    0    |    2    |
|          |          or_ln1314_7_fu_732         |    0    |    0    |    2    |
|          |          or_ln1314_8_fu_738         |    0    |    0    |    2    |
|          |          or_ln1314_9_fu_744         |    0    |    0    |    2    |
|    or    |         or_ln1314_10_fu_750         |    0    |    0    |    2    |
|          |         or_ln1314_11_fu_756         |    0    |    0    |    2    |
|          |         or_ln1314_12_fu_762         |    0    |    0    |    2    |
|          |         or_ln1314_13_fu_768         |    0    |    0    |    2    |
|          |         or_ln1314_14_fu_774         |    0    |    0    |    2    |
|          |         or_ln1314_15_fu_780         |    0    |    0    |    2    |
|          |         or_ln1314_16_fu_786         |    0    |    0    |    2    |
|          |         or_ln1314_17_fu_792         |    0    |    0    |    2    |
|          |         or_ln1314_18_fu_1105        |    0    |    0    |    2    |
|          |          or_ln1513_fu_1185          |    0    |    0    |    2    |
|          |         or_ln1513_1_fu_1207         |    0    |    0    |    2    |
|          |         or_ln1513_2_fu_1229         |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|          |          xor_ln1311_fu_308          |    0    |    0    |    2    |
|          |         xor_ln1311_1_fu_322         |    0    |    0    |    2    |
|          |         xor_ln1311_2_fu_336         |    0    |    0    |    2    |
|          |         xor_ln1311_3_fu_350         |    0    |    0    |    2    |
|          |         xor_ln1311_4_fu_364         |    0    |    0    |    2    |
|          |         xor_ln1311_5_fu_378         |    0    |    0    |    2    |
|          |         xor_ln1311_6_fu_392         |    0    |    0    |    2    |
|          |         xor_ln1311_7_fu_406         |    0    |    0    |    2    |
|          |         xor_ln1311_8_fu_420         |    0    |    0    |    2    |
|    xor   |         xor_ln1311_9_fu_434         |    0    |    0    |    2    |
|          |         xor_ln1311_10_fu_448        |    0    |    0    |    2    |
|          |         xor_ln1311_11_fu_462        |    0    |    0    |    2    |
|          |         xor_ln1311_12_fu_476        |    0    |    0    |    2    |
|          |         xor_ln1311_13_fu_490        |    0    |    0    |    2    |
|          |         xor_ln1311_14_fu_504        |    0    |    0    |    2    |
|          |         xor_ln1311_15_fu_518        |    0    |    0    |    2    |
|          |         xor_ln1311_16_fu_532        |    0    |    0    |    2    |
|          |         xor_ln1311_17_fu_546        |    0    |    0    |    2    |
|          |         xor_ln1311_18_fu_560        |    0    |    0    |    2    |
|          |          xor_ln1315_fu_1092         |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    and   |          and_ln1314_fu_684          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|   read   |         x_V_read_read_fu_204        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   sext   |             x_l_V_fu_262            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          trunc_ln703_fu_266         |    0    |    0    |    0    |
|          |          trunc_ln612_fu_280         |    0    |    0    |    0    |
|          |          trunc_ln708_fu_611         |    0    |    0    |    0    |
|   trunc  |         trunc_ln612_1_fu_960        |    0    |    0    |    0    |
|          |        trunc_ln703_1_fu_1121        |    0    |    0    |    0    |
|          |        trunc_ln703_2_fu_1125        |    0    |    0    |    0    |
|          |        trunc_ln703_3_fu_1129        |    0    |    0    |    0    |
|          |        trunc_ln703_4_fu_1133        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          p_Result_29_fu_270         |    0    |    0    |    0    |
|          |          p_Result_18_fu_566         |    0    |    0    |    0    |
|          |             tmp_V_fu_576            |    0    |    0    |    0    |
|          |            tmp_V_1_fu_586           |    0    |    0    |    0    |
|          |            tmp_V_2_fu_596           |    0    |    0    |    0    |
|          |             tmp_s_fu_637            |    0    |    0    |    0    |
|          |            tmp_44_fu_647            |    0    |    0    |    0    |
|          |            tmp_46_fu_657            |    0    |    0    |    0    |
|          |            tmp_45_fu_841            |    0    |    0    |    0    |
|partselect|      f_x_msb_3_4_lsb_s_V_fu_885     |    0    |    0    |    0    |
|          |          p_Result_35_fu_937         |    0    |    0    |    0    |
|          |     f_x_msb_2_3_4_lsb_s_V_fu_997    |    0    |    0    |    0    |
|          |  exp_x_msb_2_3_4_lsb_m_1_V_fu_1042  |    0    |    0    |    0    |
|          |           y_lo_s_V_fu_1064          |    0    |    0    |    0    |
|          |          trunc_ln5_fu_1082          |    0    |    0    |    0    |
|          |           tmp_141_fu_1161           |    0    |    0    |    0    |
|          |           tmp_143_fu_1191           |    0    |    0    |    0    |
|          |           tmp_144_fu_1213           |    0    |    0    |    0    |
|          |            tmp_47_fu_1241           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          p_Result_30_fu_284         |    0    |    0    |    0    |
|          |         x_msb_5_lsb_V_fu_615        |    0    |    0    |    0    |
|          |        x_msb_4_5_lsb_V_fu_798       |    0    |    0    |    0    |
|          |             lhs_V_fu_818            |    0    |    0    |    0    |
|          |          p_Result_33_fu_851         |    0    |    0    |    0    |
|bitconcatenate|          p_Result_34_fu_859         |    0    |    0    |    0    |
|          |             rhs_V_fu_899            |    0    |    0    |    0    |
|          |            shl_ln_fu_913            |    0    |    0    |    0    |
|          |    exp_x_msb_3_4_lsb_m_1_V_fu_964   |    0    |    0    |    0    |
|          |          p_Result_36_fu_971         |    0    |    0    |    0    |
|          |          p_Result_31_fu_991         |    0    |    0    |    0    |
|          |           rhs_V_9_fu_1015           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |              tmp_fu_292             |    0    |    0    |    0    |
|          |          p_Result_s_fu_300          |    0    |    0    |    0    |
|          |          p_Result_1_fu_314          |    0    |    0    |    0    |
|          |          p_Result_2_fu_328          |    0    |    0    |    0    |
|          |          p_Result_3_fu_342          |    0    |    0    |    0    |
|          |          p_Result_4_fu_356          |    0    |    0    |    0    |
|          |          p_Result_5_fu_370          |    0    |    0    |    0    |
|          |          p_Result_6_fu_384          |    0    |    0    |    0    |
|          |          p_Result_7_fu_398          |    0    |    0    |    0    |
|          |          p_Result_8_fu_412          |    0    |    0    |    0    |
| bitselect|          p_Result_9_fu_426          |    0    |    0    |    0    |
|          |          p_Result_10_fu_440         |    0    |    0    |    0    |
|          |         p_Result_s_85_fu_454        |    0    |    0    |    0    |
|          |          p_Result_11_fu_468         |    0    |    0    |    0    |
|          |          p_Result_12_fu_482         |    0    |    0    |    0    |
|          |          p_Result_13_fu_496         |    0    |    0    |    0    |
|          |          p_Result_14_fu_510         |    0    |    0    |    0    |
|          |          p_Result_15_fu_524         |    0    |    0    |    0    |
|          |          p_Result_16_fu_538         |    0    |    0    |    0    |
|          |          p_Result_17_fu_552         |    0    |    0    |    0    |
|          |           tmp_142_fu_1177           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |         zext_ln544_1_fu_606         |    0    |    0    |    0    |
|          |              r_V_fu_623             |    0    |    0    |    0    |
|          |          zext_ln1118_fu_627         |    0    |    0    |    0    |
|          |         zext_ln544_2_fu_667         |    0    |    0    |    0    |
|          |          p_Result_32_fu_805         |    0    |    0    |    0    |
|          |         zext_ln703_2_fu_808         |    0    |    0    |    0    |
|          |          zext_ln728_fu_827          |    0    |    0    |    0    |
|          |          zext_ln703_fu_831          |    0    |    0    |    0    |
|          |            r_V_41_fu_867            |    0    |    0    |    0    |
|          |         zext_ln1118_1_fu_871        |    0    |    0    |    0    |
|          |         zext_ln544_3_fu_881         |    0    |    0    |    0    |
|          |            lhs_V_9_fu_895           |    0    |    0    |    0    |
|   zext   |         zext_ln728_8_fu_909         |    0    |    0    |    0    |
|          |          zext_ln1192_fu_921         |    0    |    0    |    0    |
|          |           lhs_V_10_fu_947           |    0    |    0    |    0    |
|          |            rhs_V_8_fu_951           |    0    |    0    |    0    |
|          |            r_V_43_fu_977            |    0    |    0    |    0    |
|          |         zext_ln1118_2_fu_981        |    0    |    0    |    0    |
|          |         zext_ln544_4_fu_1007        |    0    |    0    |    0    |
|          |           lhs_V_11_fu_1012          |    0    |    0    |    0    |
|          |         zext_ln728_9_fu_1023        |    0    |    0    |    0    |
|          |         zext_ln703_7_fu_1033        |    0    |    0    |    0    |
|          |            r_V_45_fu_1052           |    0    |    0    |    0    |
|          |        zext_ln1118_3_fu_1055        |    0    |    0    |    0    |
|          |         zext_ln703_8_fu_1074        |    0    |    0    |    0    |
|          |         zext_ln1314_fu_1117         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    23   |   981   |   1044  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        add_ln731_reg_1350        |   47   |
|      exp_x_msb_1_V_reg_1397      |   50   |
| exp_x_msb_1_table_V_addr_reg_1387|    8   |
|exp_x_msb_2_3_4_lsb_m_1_V_reg_1392|   50   |
| exp_x_msb_3_4_lsb_m_1_V_reg_1367 |   48   |
|  f_x_msb_2_3_4_lsb_s_V_reg_1382  |   46   |
|  f_x_msb_2_table_V_addr_reg_1345 |    8   |
|       f_x_msb_3_V_reg_1329       |   32   |
|  f_x_msb_3_table_V_addr_reg_1308 |    5   |
|  f_x_msb_4_table_V_addr_reg_1287 |    3   |
|       or_ln1314_17_reg_1318      |    1   |
|       or_ln1314_8_reg_1313       |    1   |
|       p_Result_18_reg_1270       |    7   |
|          r_V_41_reg_1335         |   80   |
|          r_V_43_reg_1372         |   98   |
|          r_V_45_reg_1403         |   100  |
|         ret_V_10_reg_1355        |    9   |
|          tmp_44_reg_1297         |    7   |
|          tmp_45_reg_1323         |   32   |
|          tmp_46_reg_1302         |    3   |
|         tmp_V_1_reg_1281         |    5   |
|          tmp_V_reg_1275          |    8   |
|           tmp_reg_1264           |    1   |
|          tmp_s_reg_1292          |    6   |
|      trunc_ln612_1_reg_1361      |   41   |
|       trunc_ln703_reg_1259       |   18   |
|         y_lo_s_V_reg_1413        |   48   |
|      zext_ln1118_1_reg_1340      |   80   |
|      zext_ln1118_2_reg_1377      |   98   |
|      zext_ln1118_3_reg_1408      |   100  |
+----------------------------------+--------+
|               Total              |  1040  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_217 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_230 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_243 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_256 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_875    |  p0  |   2  |  36  |   72   ||    9    |
|     grp_fu_875    |  p1  |   2  |  44  |   88   ||    9    |
|     grp_fu_985    |  p0  |   2  |  48  |   96   ||    9    |
|     grp_fu_985    |  p1  |   2  |  50  |   100  ||    9    |
|    grp_fu_1058    |  p0  |   2  |  50  |   100  ||    9    |
|    grp_fu_1058    |  p1  |   2  |  50  |   100  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   604  ||   6.03  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |    -   |   981  |  1044  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   90   |
|  Register |    -   |    -   |  1040  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |    6   |  2021  |  1134  |
+-----------+--------+--------+--------+--------+
