Analysis & Synthesis report for SuperScalar
Fri Feb 14 02:48:38 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Physical Synthesis Netlist Optimizations
 15. Multiplexer Restructuring Statistics (No Restructuring Performed)
 16. Source assignments for dual_issue_inst_mem:instMem|altsyncram:altsyncram_component|altsyncram_nb62:auto_generated
 17. Source assignments for dual_issue_data_memory:DM|altsyncram:altsyncram_component|altsyncram_39m2:auto_generated
 18. Parameter Settings for User Entity Instance: mux2x1:jump1Mux
 19. Parameter Settings for User Entity Instance: mux2x1:jump2Mux
 20. Parameter Settings for User Entity Instance: mux2x1:jumpMux
 21. Parameter Settings for User Entity Instance: mux2x1:branch1Mux
 22. Parameter Settings for User Entity Instance: mux2x1:branch2Mux
 23. Parameter Settings for User Entity Instance: mux2x1:branchMux
 24. Parameter Settings for User Entity Instance: mux2x1:pcMux
 25. Parameter Settings for User Entity Instance: mux2x1:cpcMux
 26. Parameter Settings for User Entity Instance: mux2x1:nexPcMux
 27. Parameter Settings for User Entity Instance: AdderIP:nextPcAdder|parallel_add:parallel_add_component
 28. Parameter Settings for User Entity Instance: AdderIP:branchPcAdder|parallel_add:parallel_add_component
 29. Parameter Settings for User Entity Instance: AdderIP:pcAdder|parallel_add:parallel_add_component
 30. Parameter Settings for User Entity Instance: AdderIP:pcAdder2|parallel_add:parallel_add_component
 31. Parameter Settings for User Entity Instance: mux2x1En:instMemMux
 32. Parameter Settings for User Entity Instance: dual_issue_inst_mem:instMem|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: AdderIP:branchAdder1|parallel_add:parallel_add_component
 34. Parameter Settings for User Entity Instance: AdderIP:branchAdder2|parallel_add:parallel_add_component
 35. Parameter Settings for User Entity Instance: pipe:IF_ID
 36. Parameter Settings for User Entity Instance: controlUnit:CU1
 37. Parameter Settings for User Entity Instance: controlUnit:CU2
 38. Parameter Settings for User Entity Instance: pipe:ID_EX_1
 39. Parameter Settings for User Entity Instance: pipe:ID_EX_2
 40. Parameter Settings for User Entity Instance: mux3to1:RFMux1
 41. Parameter Settings for User Entity Instance: mux3to1:RFMux2
 42. Parameter Settings for User Entity Instance: mux5to1:ForwardA1Mux
 43. Parameter Settings for User Entity Instance: mux5to1:ForwardB1Mux
 44. Parameter Settings for User Entity Instance: mux2x1:ALUMux1
 45. Parameter Settings for User Entity Instance: ALU:alu1
 46. Parameter Settings for User Entity Instance: mux5to1:ForwardA2Mux
 47. Parameter Settings for User Entity Instance: mux5to1:ForwardB2Mux
 48. Parameter Settings for User Entity Instance: mux2x1:ALUMux2
 49. Parameter Settings for User Entity Instance: ALU:alu2
 50. Parameter Settings for User Entity Instance: pipe:EX_MEM
 51. Parameter Settings for User Entity Instance: pipe:EX_MEM_2
 52. Parameter Settings for User Entity Instance: ComparatorIP:comp1|lpm_compare:LPM_COMPARE_component
 53. Parameter Settings for User Entity Instance: mux2x1:comp2MuxA
 54. Parameter Settings for User Entity Instance: mux2x1:comp2MuxB
 55. Parameter Settings for User Entity Instance: ComparatorIP:comp2|lpm_compare:LPM_COMPARE_component
 56. Parameter Settings for User Entity Instance: dual_issue_data_memory:DM|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: pipe:MEM_WB
 58. altsyncram Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "pipe:MEM_WB"
 60. Port Connectivity Checks: "pipe:EX_MEM"
 61. Port Connectivity Checks: "ALU:alu2"
 62. Port Connectivity Checks: "ALU:alu1"
 63. Port Connectivity Checks: "mux3to1:RFMux2"
 64. Port Connectivity Checks: "mux3to1:RFMux1"
 65. Port Connectivity Checks: "AdderIP:pcAdder2"
 66. Port Connectivity Checks: "AdderIP:pcAdder"
 67. Port Connectivity Checks: "AdderIP:branchPcAdder"
 68. Port Connectivity Checks: "AdderIP:nextPcAdder"
 69. Post-Synthesis Netlist Statistics for Top Partition
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages
 72. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 14 02:48:38 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; SuperScalar                                 ;
; Top-level Entity Name              ; processor                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,067                                       ;
;     Total combinational functions  ; 6,897                                       ;
;     Dedicated logic registers      ; 1,895                                       ;
; Total registers                    ; 1895                                        ;
; Total pins                         ; 14                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; processor          ; SuperScalar        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+
; BranchPredictionUnit.v           ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/BranchPredictionUnit.v     ;         ;
; muxes.v                          ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v                    ;         ;
; processor.v                      ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v                ;         ;
; registerFile.v                   ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/registerFile.v             ;         ;
; controlUnit.v                    ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/controlUnit.v              ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/ALU.v                      ;         ;
; signextender.v                   ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/signextender.v             ;         ;
; programCounter.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/programCounter.v           ;         ;
; ANDGate.v                        ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/ANDGate.v                  ;         ;
; XNOR.v                           ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/XNOR.v                     ;         ;
; Pipes.v                          ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/Pipes.v                    ;         ;
; forwardingUnit.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/forwardingUnit.v           ;         ;
; HazardDetectionUnit.v            ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/HazardDetectionUnit.v      ;         ;
; ORGate.v                         ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/ORGate.v                   ;         ;
; pcCorrection.v                   ; yes             ; User Verilog HDL File            ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/pcCorrection.v             ;         ;
; dual_issue_inst_memory.mif       ; yes             ; User Memory Initialization File  ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/dual_issue_inst_memory.mif ;         ;
; dual_issue_data_memory.v         ; yes             ; User Wizard-Generated File       ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/dual_issue_data_memory.v   ;         ;
; dual_issue_data_memory.mif       ; yes             ; User Memory Initialization File  ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/dual_issue_data_memory.mif ;         ;
; dual_issue_inst_mem.v            ; yes             ; User Wizard-Generated File       ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/dual_issue_inst_mem.v      ;         ;
; AdderIP.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/AdderIP.v                  ;         ;
; ComparatorIP.v                   ; yes             ; User Wizard-Generated File       ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/ComparatorIP.v             ;         ;
; parallel_add.tdf                 ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/parallel_add.tdf                     ;         ;
; pcpa_add.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/pcpa_add.inc                         ;         ;
; csa_add.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc                          ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                         ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                       ;         ;
; db/par_add_o2e.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/db/par_add_o2e.tdf         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_nb62.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/db/altsyncram_nb62.tdf     ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf                      ;         ;
; comptree.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/comptree.inc                         ;         ;
; db/cmpr_vqf.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/db/cmpr_vqf.tdf            ;         ;
; db/altsyncram_39m2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/db/altsyncram_39m2.tdf     ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 7,067     ;
;                                             ;           ;
; Total combinational functions               ; 6897      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 4606      ;
;     -- 3 input functions                    ; 1994      ;
;     -- <=2 input functions                  ; 297       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 6580      ;
;     -- arithmetic mode                      ; 317       ;
;                                             ;           ;
; Total registers                             ; 1895      ;
;     -- Dedicated logic registers            ; 1895      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 14        ;
; Total memory bits                           ; 131072    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1959      ;
; Total fan-out                               ; 34432     ;
; Average fan-out                             ; 3.88      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                   ; Entity Name            ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |processor                                  ; 6897 (101)          ; 1895 (0)                  ; 131072      ; 0          ; 0            ; 0       ; 0         ; 14   ; 0            ; 0          ; |processor                                                                                            ; processor              ; work         ;
;    |ALU:alu1|                               ; 649 (649)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ALU:alu1                                                                                   ; ALU                    ; work         ;
;    |ALU:alu2|                               ; 621 (621)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ALU:alu2                                                                                   ; ALU                    ; work         ;
;    |ANDGate:branchAnd1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ANDGate:branchAnd1                                                                         ; ANDGate                ; work         ;
;    |ANDGate:branchAnd2|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ANDGate:branchAnd2                                                                         ; ANDGate                ; work         ;
;    |ANDGate:holdGate2|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ANDGate:holdGate2                                                                          ; ANDGate                ; work         ;
;    |AdderIP:branchAdder1|                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:branchAdder1                                                                       ; AdderIP                ; work         ;
;       |parallel_add:parallel_add_component| ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:branchAdder1|parallel_add:parallel_add_component                                   ; parallel_add           ; work         ;
;          |par_add_o2e:auto_generated|       ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:branchAdder1|parallel_add:parallel_add_component|par_add_o2e:auto_generated        ; par_add_o2e            ; work         ;
;    |AdderIP:branchAdder2|                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:branchAdder2                                                                       ; AdderIP                ; work         ;
;       |parallel_add:parallel_add_component| ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:branchAdder2|parallel_add:parallel_add_component                                   ; parallel_add           ; work         ;
;          |par_add_o2e:auto_generated|       ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:branchAdder2|parallel_add:parallel_add_component|par_add_o2e:auto_generated        ; par_add_o2e            ; work         ;
;    |AdderIP:branchPcAdder|                  ; 123 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:branchPcAdder                                                                      ; AdderIP                ; work         ;
;       |parallel_add:parallel_add_component| ; 123 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:branchPcAdder|parallel_add:parallel_add_component                                  ; parallel_add           ; work         ;
;          |par_add_o2e:auto_generated|       ; 123 (123)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated       ; par_add_o2e            ; work         ;
;    |AdderIP:nextPcAdder|                    ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:nextPcAdder                                                                        ; AdderIP                ; work         ;
;       |parallel_add:parallel_add_component| ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:nextPcAdder|parallel_add:parallel_add_component                                    ; parallel_add           ; work         ;
;          |par_add_o2e:auto_generated|       ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:nextPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated         ; par_add_o2e            ; work         ;
;    |AdderIP:pcAdder2|                       ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:pcAdder2                                                                           ; AdderIP                ; work         ;
;       |parallel_add:parallel_add_component| ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:pcAdder2|parallel_add:parallel_add_component                                       ; parallel_add           ; work         ;
;          |par_add_o2e:auto_generated|       ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:pcAdder2|parallel_add:parallel_add_component|par_add_o2e:auto_generated            ; par_add_o2e            ; work         ;
;    |AdderIP:pcAdder|                        ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:pcAdder                                                                            ; AdderIP                ; work         ;
;       |parallel_add:parallel_add_component| ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:pcAdder|parallel_add:parallel_add_component                                        ; parallel_add           ; work         ;
;          |par_add_o2e:auto_generated|       ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|AdderIP:pcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated             ; par_add_o2e            ; work         ;
;    |BranchPredictionUnit:BPU|               ; 364 (364)           ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|BranchPredictionUnit:BPU                                                                   ; BranchPredictionUnit   ; work         ;
;    |ComparatorIP:comp1|                     ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ComparatorIP:comp1                                                                         ; ComparatorIP           ; work         ;
;       |lpm_compare:LPM_COMPARE_component|   ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ComparatorIP:comp1|lpm_compare:LPM_COMPARE_component                                       ; lpm_compare            ; work         ;
;          |cmpr_vqf:auto_generated|          ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ComparatorIP:comp1|lpm_compare:LPM_COMPARE_component|cmpr_vqf:auto_generated               ; cmpr_vqf               ; work         ;
;    |ComparatorIP:comp2|                     ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ComparatorIP:comp2                                                                         ; ComparatorIP           ; work         ;
;       |lpm_compare:LPM_COMPARE_component|   ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ComparatorIP:comp2|lpm_compare:LPM_COMPARE_component                                       ; lpm_compare            ; work         ;
;          |cmpr_vqf:auto_generated|          ; 42 (42)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ComparatorIP:comp2|lpm_compare:LPM_COMPARE_component|cmpr_vqf:auto_generated               ; cmpr_vqf               ; work         ;
;    |ForwardingUnit:FU|                      ; 93 (93)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ForwardingUnit:FU                                                                          ; ForwardingUnit         ; work         ;
;    |HazardDetectionUnit:HDU|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|HazardDetectionUnit:HDU                                                                    ; HazardDetectionUnit    ; work         ;
;    |controlUnit:CU1|                        ; 36 (36)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|controlUnit:CU1                                                                            ; controlUnit            ; work         ;
;    |controlUnit:CU2|                        ; 36 (36)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|controlUnit:CU2                                                                            ; controlUnit            ; work         ;
;    |dual_issue_data_memory:DM|              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|dual_issue_data_memory:DM                                                                  ; dual_issue_data_memory ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|dual_issue_data_memory:DM|altsyncram:altsyncram_component                                  ; altsyncram             ; work         ;
;          |altsyncram_39m2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|dual_issue_data_memory:DM|altsyncram:altsyncram_component|altsyncram_39m2:auto_generated   ; altsyncram_39m2        ; work         ;
;    |dual_issue_inst_mem:instMem|            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|dual_issue_inst_mem:instMem                                                                ; dual_issue_inst_mem    ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|dual_issue_inst_mem:instMem|altsyncram:altsyncram_component                                ; altsyncram             ; work         ;
;          |altsyncram_nb62:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|dual_issue_inst_mem:instMem|altsyncram:altsyncram_component|altsyncram_nb62:auto_generated ; altsyncram_nb62        ; work         ;
;    |mux2x1:ALUMux1|                         ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|mux2x1:ALUMux1                                                                             ; mux2x1                 ; work         ;
;    |mux2x1:ALUMux2|                         ; 61 (61)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|mux2x1:ALUMux2                                                                             ; mux2x1                 ; work         ;
;    |mux2x1:comp2MuxA|                       ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|mux2x1:comp2MuxA                                                                           ; mux2x1                 ; work         ;
;    |mux2x1En:instMemMux|                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|mux2x1En:instMemMux                                                                        ; mux2x1En               ; work         ;
;    |mux3to1:RFMux1|                         ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|mux3to1:RFMux1                                                                             ; mux3to1                ; work         ;
;    |mux3to1:RFMux2|                         ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|mux3to1:RFMux2                                                                             ; mux3to1                ; work         ;
;    |mux5to1:ForwardA1Mux|                   ; 98 (98)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|mux5to1:ForwardA1Mux                                                                       ; mux5to1                ; work         ;
;    |mux5to1:ForwardA2Mux|                   ; 103 (103)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|mux5to1:ForwardA2Mux                                                                       ; mux5to1                ; work         ;
;    |mux5to1:ForwardB1Mux|                   ; 105 (105)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|mux5to1:ForwardB1Mux                                                                       ; mux5to1                ; work         ;
;    |mux5to1:ForwardB2Mux|                   ; 85 (85)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|mux5to1:ForwardB2Mux                                                                       ; mux5to1                ; work         ;
;    |pipe:EX_MEM_2|                          ; 130 (130)           ; 161 (161)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|pipe:EX_MEM_2                                                                              ; pipe                   ; work         ;
;    |pipe:EX_MEM|                            ; 6 (6)               ; 125 (125)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|pipe:EX_MEM                                                                                ; pipe                   ; work         ;
;    |pipe:ID_EX_1|                           ; 55 (55)             ; 114 (114)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|pipe:ID_EX_1                                                                               ; pipe                   ; work         ;
;    |pipe:ID_EX_2|                           ; 75 (75)             ; 146 (146)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|pipe:ID_EX_2                                                                               ; pipe                   ; work         ;
;    |pipe:IF_ID|                             ; 120 (120)           ; 120 (120)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|pipe:IF_ID                                                                                 ; pipe                   ; work         ;
;    |pipe:MEM_WB|                            ; 0 (0)               ; 155 (155)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|pipe:MEM_WB                                                                                ; pipe                   ; work         ;
;    |programCounter:pc|                      ; 10 (10)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|programCounter:pc                                                                          ; programCounter         ; work         ;
;    |registerFile:RegFile|                   ; 3756 (3756)         ; 992 (992)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|registerFile:RegFile                                                                       ; registerFile           ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; Name                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                        ;
+-------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; dual_issue_data_memory:DM|altsyncram:altsyncram_component|altsyncram_39m2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; dual_issue_data_memory.mif ;
; dual_issue_inst_mem:instMem|altsyncram:altsyncram_component|altsyncram_nb62:auto_generated|ALTSYNCRAM ; M9K  ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; dual_issue_inst_memory.mif ;
+-------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+--------------------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |processor|dual_issue_data_memory:DM   ; dual_issue_data_memory.v ;
; Altera ; PARALLEL_ADD ; 20.1    ; N/A          ; N/A          ; |processor|AdderIP:branchAdder1        ; AdderIP.v                ;
; Altera ; PARALLEL_ADD ; 20.1    ; N/A          ; N/A          ; |processor|AdderIP:branchAdder2        ; AdderIP.v                ;
; Altera ; PARALLEL_ADD ; 20.1    ; N/A          ; N/A          ; |processor|AdderIP:branchPcAdder       ; AdderIP.v                ;
; Altera ; LPM_COMPARE  ; 20.1    ; N/A          ; N/A          ; |processor|ComparatorIP:comp1          ; ComparatorIP.v           ;
; Altera ; LPM_COMPARE  ; 20.1    ; N/A          ; N/A          ; |processor|ComparatorIP:comp2          ; ComparatorIP.v           ;
; Altera ; ROM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |processor|dual_issue_inst_mem:instMem ; dual_issue_inst_mem.v    ;
; Altera ; PARALLEL_ADD ; 20.1    ; N/A          ; N/A          ; |processor|AdderIP:nextPcAdder         ; AdderIP.v                ;
; Altera ; PARALLEL_ADD ; 20.1    ; N/A          ; N/A          ; |processor|AdderIP:pcAdder             ; AdderIP.v                ;
; Altera ; PARALLEL_ADD ; 20.1    ; N/A          ; N/A          ; |processor|AdderIP:pcAdder2            ; AdderIP.v                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; mux2x1En:instMemMux|out[0]                          ; ANDGate:holdGate2|out ; yes                    ;
; mux2x1En:instMemMux|out[1]                          ; ANDGate:holdGate2|out ; yes                    ;
; mux2x1En:instMemMux|out[2]                          ; ANDGate:holdGate2|out ; yes                    ;
; mux2x1En:instMemMux|out[3]                          ; ANDGate:holdGate2|out ; yes                    ;
; mux2x1En:instMemMux|out[4]                          ; ANDGate:holdGate2|out ; yes                    ;
; mux2x1En:instMemMux|out[5]                          ; ANDGate:holdGate2|out ; yes                    ;
; mux2x1En:instMemMux|out[6]                          ; ANDGate:holdGate2|out ; yes                    ;
; mux2x1En:instMemMux|out[7]                          ; ANDGate:holdGate2|out ; yes                    ;
; mux2x1En:instMemMux|out[8]                          ; ANDGate:holdGate2|out ; yes                    ;
; mux2x1En:instMemMux|out[9]                          ; ANDGate:holdGate2|out ; yes                    ;
; mux2x1En:instMemMux|out[10]                         ; ANDGate:holdGate2|out ; yes                    ;
; Number of user-specified and inferred latches = 11  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; pipe:ID_EX_2|Q[125]                     ; Merged with pipe:ID_EX_2|Q[128]        ;
; pipe:ID_EX_2|Q[119]                     ; Merged with pipe:ID_EX_2|Q[126]        ;
; pipe:ID_EX_2|Q[36,40,43,44,48,49]       ; Merged with pipe:ID_EX_2|Q[52]         ;
; pipe:ID_EX_2|Q[37,41,45,47]             ; Merged with pipe:ID_EX_2|Q[51]         ;
; pipe:ID_EX_2|Q[10,38,42]                ; Merged with pipe:ID_EX_2|Q[50]         ;
; pipe:ID_EX_2|Q[39]                      ; Merged with pipe:ID_EX_2|Q[46]         ;
; pipe:ID_EX_2|Q[4]                       ; Merged with pipe:ID_EX_2|Q[30]         ;
; pipe:ID_EX_2|Q[3]                       ; Merged with pipe:ID_EX_2|Q[29]         ;
; pipe:ID_EX_1|Q[36,38,40,42,44,46,48,50] ; Merged with pipe:ID_EX_1|Q[52]         ;
; pipe:ID_EX_1|Q[37,39,41,43,45,47,49]    ; Merged with pipe:ID_EX_1|Q[51]         ;
; pipe:ID_EX_1|Q[9]                       ; Merged with pipe:ID_EX_1|Q[35]         ;
; pipe:ID_EX_1|Q[8]                       ; Merged with pipe:ID_EX_1|Q[34]         ;
; pipe:ID_EX_1|Q[7]                       ; Merged with pipe:ID_EX_1|Q[33]         ;
; pipe:ID_EX_1|Q[6]                       ; Merged with pipe:ID_EX_1|Q[32]         ;
; pipe:ID_EX_1|Q[5]                       ; Merged with pipe:ID_EX_1|Q[31]         ;
; pipe:ID_EX_1|Q[4]                       ; Merged with pipe:ID_EX_1|Q[30]         ;
; pipe:ID_EX_1|Q[3]                       ; Merged with pipe:ID_EX_1|Q[29]         ;
; pipe:ID_EX_1|Q[2]                       ; Merged with pipe:ID_EX_1|Q[28]         ;
; pipe:ID_EX_1|Q[1]                       ; Merged with pipe:ID_EX_1|Q[27]         ;
; pipe:ID_EX_2|Q[51]                      ; Merged with pipe:ID_EX_2|Q[52]         ;
; pipe:ID_EX_2|Q[2]                       ; Merged with pipe:ID_EX_2|Q[28]         ;
; pipe:ID_EX_1|Q[125]                     ; Merged with pipe:ID_EX_1|Q[128]        ;
; pipe:IF_ID|Q[88]                        ; Merged with pipe:IF_ID|Q[110]          ;
; pipe:EX_MEM|Q[104]                      ; Merged with pipe:EX_MEM|Q[106]         ;
; pipe:ID_EX_2|Q[142]                     ; Merged with pipe:ID_EX_2|Q[164]        ;
; pipe:ID_EX_2|Q[7]                       ; Merged with pipe:ID_EX_2|Q[33]         ;
; pipe:ID_EX_1|Q[10]                      ; Merged with pipe:ID_EX_1|Q[51]         ;
; pipe:EX_MEM_2|Q[104]                    ; Merged with pipe:EX_MEM_2|Q[152]       ;
; pipe:EX_MEM_2|Q[125]                    ; Merged with pipe:EX_MEM_2|Q[127]       ;
; pipe:ID_EX_2|Q[46]                      ; Merged with pipe:ID_EX_2|Q[52]         ;
; pipe:ID_EX_2|Q[6]                       ; Merged with pipe:ID_EX_2|Q[32]         ;
; pipe:ID_EX_2|Q[5]                       ; Merged with pipe:ID_EX_2|Q[31]         ;
; pipe:ID_EX_1|Q[119]                     ; Merged with pipe:ID_EX_1|Q[126]        ;
; pipe:ID_EX_1|Q[52]                      ; Merged with pipe:ID_EX_1|Q[51]         ;
; pipe:ID_EX_2|Q[52]                      ; Merged with pipe:ID_EX_2|Q[50]         ;
; pipe:ID_EX_2|Q[9]                       ; Merged with pipe:ID_EX_2|Q[35]         ;
; pipe:ID_EX_2|Q[8]                       ; Merged with pipe:ID_EX_2|Q[34]         ;
; pipe:ID_EX_2|Q[27]                      ; Merged with pipe:ID_EX_2|Q[1]          ;
; registerFile:RegFile|registers[0][0]    ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][1]    ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][2]    ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][3]    ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][4]    ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][5]    ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][6]    ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][7]    ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][8]    ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][9]    ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][10]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][11]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][12]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][13]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][14]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][15]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][16]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][17]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][18]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][19]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][20]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][21]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][22]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][23]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][24]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][25]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][26]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][27]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][28]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][29]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][30]   ; Stuck at GND due to stuck port data_in ;
; registerFile:RegFile|registers[0][31]   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 93  ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1895  ;
; Number of registers using Synchronous Clear  ; 285   ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 1893  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1694  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; programCounter:pc|PCout[1]              ; 14      ;
; programCounter:pc|PCout[2]              ; 11      ;
; programCounter:pc|PCout[3]              ; 12      ;
; programCounter:pc|PCout[4]              ; 5       ;
; programCounter:pc|PCout[5]              ; 4       ;
; programCounter:pc|PCout[6]              ; 4       ;
; programCounter:pc|PCout[7]              ; 4       ;
; programCounter:pc|PCout[8]              ; 4       ;
; programCounter:pc|PCout[9]              ; 4       ;
; programCounter:pc|PCout[10]             ; 4       ;
; BranchPredictionUnit:BPU|BHT[3][0]      ; 3       ;
; BranchPredictionUnit:BPU|BHT[5][0]      ; 3       ;
; BranchPredictionUnit:BPU|BHT[1][0]      ; 3       ;
; BranchPredictionUnit:BPU|BHT[7][0]      ; 3       ;
; BranchPredictionUnit:BPU|BHT[12][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[10][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[8][0]      ; 3       ;
; BranchPredictionUnit:BPU|BHT[14][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[4][0]      ; 3       ;
; BranchPredictionUnit:BPU|BHT[2][0]      ; 3       ;
; BranchPredictionUnit:BPU|BHT[0][0]      ; 3       ;
; BranchPredictionUnit:BPU|BHT[6][0]      ; 3       ;
; BranchPredictionUnit:BPU|BHT[13][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[11][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[9][0]      ; 3       ;
; BranchPredictionUnit:BPU|BHT[15][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[26][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[19][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[18][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[27][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[21][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[28][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[20][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[29][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[24][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[17][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[16][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[25][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[23][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[30][0]     ; 3       ;
; BranchPredictionUnit:BPU|BHT[22][0]     ; 3       ;
; Total number of inverted registers = 41 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                          ; Action           ; Reason              ;
+---------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; ALU:alu1|Mux1~8                                                                                               ; Deleted          ; Timing optimization ;
; ALU:alu1|Mux1~9                                                                                               ; Deleted          ; Timing optimization ;
; ALU:alu1|Mux1~10                                                                                              ; Deleted          ; Timing optimization ;
; ALU:alu1|Mux1~11                                                                                              ; Deleted          ; Timing optimization ;
; ALU:alu1|Mux1~12                                                                                              ; Deleted          ; Timing optimization ;
; ALU:alu1|Mux1~14                                                                                              ; Deleted          ; Timing optimization ;
; ALU:alu1|Mux1~15                                                                                              ; Deleted          ; Timing optimization ;
; ALU:alu1|Mux1~16                                                                                              ; Modified         ; Timing optimization ;
; ALU:alu1|Mux1~16_RESYN104_BDD105                                                                              ; Created          ; Timing optimization ;
; ALU:alu1|Mux1~16_RESYN106_BDD107                                                                              ; Created          ; Timing optimization ;
; ALU:alu1|Mux1~16_RESYN108_BDD109                                                                              ; Created          ; Timing optimization ;
; ALU:alu1|Mux1~16_RESYN110_BDD111                                                                              ; Created          ; Timing optimization ;
; ALU:alu1|Mux2~6                                                                                               ; Deleted          ; Timing optimization ;
; ALU:alu1|Mux2~7                                                                                               ; Deleted          ; Timing optimization ;
; ALU:alu1|Mux2~8                                                                                               ; Modified         ; Timing optimization ;
; ALU:alu1|Mux2~8_RESYN120_BDD121                                                                               ; Created          ; Timing optimization ;
; ALU:alu1|Mux2~8_RESYN122_BDD123                                                                               ; Created          ; Timing optimization ;
; ALU:alu1|Mux8~9                                                                                               ; Deleted          ; Timing optimization ;
; ALU:alu1|Mux8~12                                                                                              ; Deleted          ; Timing optimization ;
; ALU:alu1|Mux8~13                                                                                              ; Modified         ; Timing optimization ;
; ALU:alu1|Mux8~13_RESYN276_BDD277                                                                              ; Created          ; Timing optimization ;
; ALU:alu1|Mux8~13_RESYN278_BDD279                                                                              ; Created          ; Timing optimization ;
; ALU:alu1|Mux8~13_RESYN280_BDD281                                                                              ; Created          ; Timing optimization ;
; ALU:alu1|Mux8~19                                                                                              ; Modified         ; Timing optimization ;
; ALU:alu1|Mux8~19_RESYN128_BDD129                                                                              ; Created          ; Timing optimization ;
; ALU:alu1|Mux12~3                                                                                              ; Modified         ; Timing optimization ;
; ALU:alu1|Mux19~0                                                                                              ; Modified         ; Timing optimization ;
; ALU:alu1|Mux19~0_RESYN296_BDD297                                                                              ; Created          ; Timing optimization ;
; ALU:alu1|Mux19~0_RESYN298_BDD299                                                                              ; Created          ; Timing optimization ;
; ALU:alu1|ShiftLeft0~33                                                                                        ; Modified         ; Timing optimization ;
; ALU:alu1|ShiftLeft0~33_RESYN272_BDD273                                                                        ; Created          ; Timing optimization ;
; ALU:alu1|ShiftLeft0~33_RESYN274_BDD275                                                                        ; Created          ; Timing optimization ;
; ALU:alu1|ShiftRight0~50                                                                                       ; Modified         ; Timing optimization ;
; ALU:alu1|ShiftRight0~50_RESYN124_BDD125                                                                       ; Created          ; Timing optimization ;
; ALU:alu1|ShiftRight0~66                                                                                       ; Deleted          ; Timing optimization ;
; ALU:alu1|ShiftRight0~81                                                                                       ; Modified         ; Timing optimization ;
; ALU:alu1|ShiftRight0~81_RESYN294_BDD295                                                                       ; Created          ; Timing optimization ;
; ALU:alu1|ShiftRight0~124                                                                                      ; Deleted          ; Timing optimization ;
; ALU:alu1|ShiftRight0~125                                                                                      ; Modified         ; Timing optimization ;
; ALU:alu1|ShiftRight0~125_RESYN130_BDD131                                                                      ; Created          ; Timing optimization ;
; ALU:alu1|ShiftRight0~127                                                                                      ; Modified         ; Timing optimization ;
; ALU:alu1|ShiftRight0~127_RESYN320_BDD321                                                                      ; Created          ; Timing optimization ;
; ALU:alu1|ShiftRight0~127_RESYN322_BDD323                                                                      ; Created          ; Timing optimization ;
; Add0~0                                                                                                        ; Modified         ; Timing optimization ;
; Add0~1                                                                                                        ; Modified         ; Timing optimization ;
; AdderIP:branchAdder1|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~0                    ; Modified         ; Timing optimization ;
; AdderIP:branchAdder2|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~0                    ; Modified         ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~7                   ; Modified         ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~8                   ; Modified         ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~19                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~20                  ; Modified         ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~20_RESYN142_BDD143  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~20_RESYN144_BDD145  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~22                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~24                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~30                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~31                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~32                  ; Modified         ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~32_RESYN146_BDD147  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~32_RESYN148_BDD149  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~32_RESYN150_BDD151  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~32_RESYN154_BDD155  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~32_RESYN156_BDD157  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~33                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~35                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~41                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~42                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~43                  ; Modified         ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~43_RESYN158_BDD159  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~43_RESYN160_BDD161  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~43_RESYN162_BDD163  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~43_RESYN166_BDD167  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~43_RESYN168_BDD169  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~52                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~53                  ; Modified         ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~53_RESYN170_BDD171  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~53_RESYN172_BDD173  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~63                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~64                  ; Modified         ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~64_RESYN174_BDD175  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~64_RESYN176_BDD177  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~74                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~75                  ; Modified         ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~75_RESYN178_BDD179  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~75_RESYN180_BDD181  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~77                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~79                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~85                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~86                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~87                  ; Modified         ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~87_RESYN182_BDD183  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~87_RESYN184_BDD185  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~87_RESYN186_BDD187  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~87_RESYN188_BDD189  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~87_RESYN190_BDD191  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~87_RESYN192_BDD193  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~88                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~90                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~96                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~97                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~98                  ; Modified         ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~98_RESYN194_BDD195  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~98_RESYN196_BDD197  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~98_RESYN198_BDD199  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~98_RESYN200_BDD201  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~98_RESYN202_BDD203  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~98_RESYN204_BDD205  ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~99                  ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~101                 ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~107                 ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~108                 ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~109                 ; Modified         ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~109_RESYN206_BDD207 ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~109_RESYN208_BDD209 ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~109_RESYN210_BDD211 ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~109_RESYN212_BDD213 ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~109_RESYN214_BDD215 ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~109_RESYN216_BDD217 ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~118                 ; Deleted          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~119                 ; Modified         ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~119_RESYN218_BDD219 ; Created          ; Timing optimization ;
; AdderIP:branchPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~119_RESYN220_BDD221 ; Created          ; Timing optimization ;
; AdderIP:nextPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~1                     ; Modified         ; Timing optimization ;
; AdderIP:nextPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~2                     ; Modified         ; Timing optimization ;
; AdderIP:pcAdder2|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~0                        ; Modified         ; Timing optimization ;
; AdderIP:pcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated|op_1~0                         ; Modified         ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~2                                                                               ; Deleted          ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~3                                                                               ; Modified         ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~3_RESYN134_BDD135                                                               ; Created          ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~3_RESYN136_BDD137                                                               ; Created          ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~4                                                                               ; Deleted          ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~5                                                                               ; Modified         ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~5_RESYN138_BDD139                                                               ; Created          ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~5_RESYN140_BDD141                                                               ; Created          ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~6                                                                               ; Modified         ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~10                                                                              ; Modified         ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~12                                                                              ; Modified         ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~13                                                                              ; Modified         ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~14                                                                              ; Modified         ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~17                                                                              ; Modified         ; Timing optimization ;
; BranchPredictionUnit:BPU|Mux2~18                                                                              ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal0~0                                                                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal0~0_OTERM1                                                                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|Equal0~0_RTM03                                                                              ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal0~0_RTM03                                                                              ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|Equal1~0                                                                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal1~0_OTERM5                                                                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|Equal1~0_RTM07                                                                              ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal1~0_RTM07                                                                              ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|Equal2~0                                                                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal2~0_OTERM9                                                                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|Equal2~0_RTM011                                                                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal2~0_RTM011                                                                             ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|Equal5~0                                                                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal5~1                                                                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal5~2                                                                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal5~2_RESYN88_BDD89                                                                      ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal5~2_RESYN90_BDD91                                                                      ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal6~0                                                                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal6~1                                                                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal6~2                                                                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal6~2_RESYN84_BDD85                                                                      ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal6~2_RESYN86_BDD87                                                                      ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal9~0                                                                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal9~1                                                                                    ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal9~2                                                                                    ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal9~2_RESYN96_BDD97                                                                      ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal9~2_RESYN98_BDD99                                                                      ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal10~0                                                                                   ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal10~1                                                                                   ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal10~2                                                                                   ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal10~2_RESYN92_BDD93                                                                     ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal10~2_RESYN94_BDD95                                                                     ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal11~0                                                                                   ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal11~1                                                                                   ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal11~2                                                                                   ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal11~2_RESYN100_BDD101                                                                   ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal11~2_RESYN102_BDD103                                                                   ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal13~0                                                                                   ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal13~1                                                                                   ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal13~2                                                                                   ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal13~2_RESYN116_BDD117                                                                   ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal13~2_RESYN118_BDD119                                                                   ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal14~0                                                                                   ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal14~1                                                                                   ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal14~2                                                                                   ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal14~2_RESYN112_BDD113                                                                   ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal14~2_RESYN114_BDD115                                                                   ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal17~0                                                                                   ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal17~1                                                                                   ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal17~2                                                                                   ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal17~2_RESYN80_BDD81                                                                     ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal17~2_RESYN82_BDD83                                                                     ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal18~0                                                                                   ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal18~1                                                                                   ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|Equal18~2                                                                                   ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|Equal18~2_RESYN76_BDD77                                                                     ; Created          ; Timing optimization ;
; ForwardingUnit:FU|Equal18~2_RESYN78_BDD79                                                                     ; Created          ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchA~0                                                                            ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchA~0_OTERM63                                                                    ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchA~0_RTM065                                                                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchA~0_RTM065                                                                     ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchA~1                                                                            ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchA~1_OTERM71                                                                    ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchA~1_RTM073                                                                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchA~1_RTM073                                                                     ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchB~0                                                                            ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchB~0_OTERM59                                                                    ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchB~0_RTM061                                                                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchB~0_RTM061                                                                     ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchB~1                                                                            ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchB~1_OTERM67                                                                    ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchB~1_RTM069                                                                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchB~1_RTM069                                                                     ; Retimed Register ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchB~2                                                                            ; Deleted          ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchB~3                                                                            ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchB~3_RESYN132_BDD133                                                            ; Created          ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchB~3_RTM060                                                                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|ForwardBranchB~3_RTM068                                                                     ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~0                                                                                   ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~0_RTM06                                                                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~2                                                                                   ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~2_RTM010                                                                            ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~4                                                                                   ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~4_RESYN222_BDD223                                                                   ; Created          ; Timing optimization ;
; ForwardingUnit:FU|always0~4_RTM02                                                                             ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~12                                                                                  ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~17                                                                                  ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~17_RESYN224_BDD225                                                                  ; Created          ; Timing optimization ;
; ForwardingUnit:FU|always0~17_RESYN226_BDD227                                                                  ; Created          ; Timing optimization ;
; ForwardingUnit:FU|always0~19                                                                                  ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~19_RESYN228_BDD229                                                                  ; Created          ; Timing optimization ;
; ForwardingUnit:FU|always0~26                                                                                  ; Modified         ; Timing optimization ;
; ForwardingUnit:FU|always0~26_RESYN270_BDD271                                                                  ; Created          ; Timing optimization ;
; mux2x1:ALUMux2|out[0]~26                                                                                      ; Modified         ; Timing optimization ;
; mux2x1:ALUMux2|out[0]~26_RESYN312_BDD313                                                                      ; Created          ; Timing optimization ;
; mux2x1:ALUMux2|out[0]~26_RESYN314_BDD315                                                                      ; Created          ; Timing optimization ;
; mux2x1:ALUMux2|out[10]~51                                                                                     ; Deleted          ; Timing optimization ;
; mux2x1:ALUMux2|out[10]~52                                                                                     ; Modified         ; Timing optimization ;
; mux2x1:ALUMux2|out[10]~52_RESYN126_BDD127                                                                     ; Created          ; Timing optimization ;
; mux2x1:comp2MuxA|out[30]~0                                                                                    ; Modified         ; Timing optimization ;
; mux2x1:comp2MuxA|out[30]~0_RTM064                                                                             ; Modified         ; Timing optimization ;
; mux2x1:comp2MuxA|out[30]~0_RTM072                                                                             ; Modified         ; Timing optimization ;
; mux5to1:ForwardA1Mux|Mux31~0                                                                                  ; Deleted          ; Timing optimization ;
; mux5to1:ForwardA1Mux|Mux31~1                                                                                  ; Modified         ; Timing optimization ;
; mux5to1:ForwardA1Mux|Mux31~1_RESYN266_BDD267                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardA1Mux|Mux31~1_RESYN268_BDD269                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardA2Mux|Mux29~0                                                                                  ; Deleted          ; Timing optimization ;
; mux5to1:ForwardA2Mux|Mux29~1                                                                                  ; Modified         ; Timing optimization ;
; mux5to1:ForwardA2Mux|Mux29~1_RESYN304_BDD305                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardA2Mux|Mux29~1_RESYN306_BDD307                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardA2Mux|Mux30~2                                                                                  ; Modified         ; Timing optimization ;
; mux5to1:ForwardA2Mux|Mux30~2_RESYN316_BDD317                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardA2Mux|Mux30~2_RESYN318_BDD319                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardA2Mux|Mux31~0                                                                                  ; Deleted          ; Timing optimization ;
; mux5to1:ForwardA2Mux|Mux31~1                                                                                  ; Modified         ; Timing optimization ;
; mux5to1:ForwardA2Mux|Mux31~1_RESYN308_BDD309                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardA2Mux|Mux31~1_RESYN310_BDD311                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux1~0                                                                                   ; Deleted          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux1~1                                                                                   ; Modified         ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux1~1_RESYN230_BDD231                                                                   ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux1~1_RESYN232_BDD233                                                                   ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux3~0                                                                                   ; Deleted          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux3~1                                                                                   ; Modified         ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux3~1_RESYN234_BDD235                                                                   ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux3~1_RESYN236_BDD237                                                                   ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux5~0                                                                                   ; Deleted          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux5~1                                                                                   ; Modified         ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux5~1_RESYN238_BDD239                                                                   ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux5~1_RESYN240_BDD241                                                                   ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux7~0                                                                                   ; Deleted          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux7~1                                                                                   ; Modified         ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux7~1_RESYN242_BDD243                                                                   ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux7~1_RESYN244_BDD245                                                                   ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux9~0                                                                                   ; Deleted          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux9~1                                                                                   ; Modified         ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux9~1_RESYN246_BDD247                                                                   ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux9~1_RESYN248_BDD249                                                                   ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux11~0                                                                                  ; Deleted          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux11~1                                                                                  ; Modified         ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux11~1_RESYN250_BDD251                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux11~1_RESYN252_BDD253                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux13~0                                                                                  ; Deleted          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux13~1                                                                                  ; Modified         ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux13~1_RESYN254_BDD255                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux13~1_RESYN256_BDD257                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux15~0                                                                                  ; Deleted          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux15~1                                                                                  ; Modified         ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux15~1_RESYN258_BDD259                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux15~1_RESYN260_BDD261                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux23~0                                                                                  ; Deleted          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux23~1                                                                                  ; Modified         ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux23~1_RESYN262_BDD263                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB1Mux|Mux23~1_RESYN264_BDD265                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux11~0                                                                                  ; Deleted          ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux11~1                                                                                  ; Modified         ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux11~1_RESYN282_BDD283                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux11~1_RESYN284_BDD285                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux13~0                                                                                  ; Deleted          ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux13~1                                                                                  ; Modified         ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux13~1_RESYN286_BDD287                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux13~1_RESYN288_BDD289                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux15~0                                                                                  ; Deleted          ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux15~1                                                                                  ; Modified         ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux15~1_RESYN290_BDD291                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux15~1_RESYN292_BDD293                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux29~0                                                                                  ; Deleted          ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux29~1                                                                                  ; Modified         ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux29~1_RESYN300_BDD301                                                                  ; Created          ; Timing optimization ;
; mux5to1:ForwardB2Mux|Mux29~1_RESYN302_BDD303                                                                  ; Created          ; Timing optimization ;
; pipe:EX_MEM_2|Q[115]_OTERM33                                                                                  ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM_2|Q[116]_OTERM31                                                                                  ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM_2|Q[117]_OTERM47                                                                                  ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM_2|Q[118]_OTERM45                                                                                  ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM_2|Q[119]_OTERM57                                                                                  ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM_2|Q[120]_OTERM37                                                                                  ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM_2|Q[121]_OTERM35                                                                                  ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM_2|Q[122]_OTERM51                                                                                  ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM_2|Q[123]_OTERM49                                                                                  ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM_2|Q~5                                                                                             ; Deleted          ; Timing optimization ;
; pipe:EX_MEM_2|Q~6                                                                                             ; Deleted          ; Timing optimization ;
; pipe:EX_MEM_2|Q~7                                                                                             ; Deleted          ; Timing optimization ;
; pipe:EX_MEM_2|Q~8                                                                                             ; Deleted          ; Timing optimization ;
; pipe:EX_MEM_2|Q~9                                                                                             ; Deleted          ; Timing optimization ;
; pipe:EX_MEM_2|Q~13                                                                                            ; Deleted          ; Timing optimization ;
; pipe:EX_MEM_2|Q~14                                                                                            ; Deleted          ; Timing optimization ;
; pipe:EX_MEM_2|Q~15                                                                                            ; Deleted          ; Timing optimization ;
; pipe:EX_MEM_2|Q~16                                                                                            ; Deleted          ; Timing optimization ;
; pipe:EX_MEM|Q[0]_OTERM39                                                                                      ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM|Q[1]_OTERM29                                                                                      ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM|Q[2]_OTERM41                                                                                      ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM|Q[3]_OTERM43                                                                                      ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM|Q[4]_OTERM55                                                                                      ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM|Q[92]                                                                                             ; Deleted          ; Timing optimization ;
; pipe:EX_MEM|Q[92]_OTERM13                                                                                     ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM|Q[92]_OTERM15                                                                                     ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM|Q[92]_OTERM17                                                                                     ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM|Q[92]_OTERM19                                                                                     ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM|Q[98]                                                                                             ; Deleted          ; Timing optimization ;
; pipe:EX_MEM|Q[98]_OTERM21                                                                                     ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM|Q[98]_OTERM23                                                                                     ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM|Q[98]_OTERM25                                                                                     ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM|Q[98]_OTERM27                                                                                     ; Retimed Register ; Timing optimization ;
; pipe:EX_MEM|Q[108]_OTERM53                                                                                    ; Retimed Register ; Timing optimization ;
; pipe:IF_ID|Q~64                                                                                               ; Modified         ; Timing optimization ;
; pipe:IF_ID|Q~65                                                                                               ; Modified         ; Timing optimization ;
; pipe:IF_ID|Q~68                                                                                               ; Modified         ; Timing optimization ;
; pipe:IF_ID|Q~119                                                                                              ; Modified         ; Timing optimization ;
; registerFile:RegFile|Decoder0~15                                                                              ; Modified         ; Timing optimization ;
; registerFile:RegFile|registers~45                                                                             ; Modified         ; Timing optimization ;
; registerFile:RegFile|registers~49                                                                             ; Modified         ; Timing optimization ;
; writeData1[0]~40                                                                                              ; Modified         ; Timing optimization ;
; writeData2[0]~41                                                                                              ; Modified         ; Timing optimization ;
+---------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[16][28] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[8][15]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[24][20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[4][11]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[20][9]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[12][22] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[28][16] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[2][22]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[18][21] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[10][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[26][16] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[6][28]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[22][29] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[14][18] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[30][26] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[1][30]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[17][24] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[9][17]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[25][22] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[5][30]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[21][28] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[13][18] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[29][29] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[3][27]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[19][10] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[11][25] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[27][0]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[7][26]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[23][11] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[15][23] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|registerFile:RegFile|registers[31][12] ;
; 3:1                ; 129 bits  ; 258 LEs       ; 129 LEs              ; 129 LEs                ; Yes        ; |processor|pipe:EX_MEM_2|Q[141]                   ;
; 3:1                ; 133 bits  ; 266 LEs       ; 133 LEs              ; 133 LEs                ; Yes        ; |processor|pipe:ID_EX_1|Q[21]                     ;
; 3:1                ; 120 bits  ; 240 LEs       ; 120 LEs              ; 120 LEs                ; Yes        ; |processor|pipe:IF_ID|Q[62]                       ;
; 34:1               ; 21 bits   ; 462 LEs       ; 462 LEs              ; 0 LEs                  ; Yes        ; |processor|pipe:ID_EX_1|Q[98]                     ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |processor|pipe:ID_EX_1|Q[63]                     ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |processor|pipe:ID_EX_2|Q[91]                     ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |processor|pipe:ID_EX_2|Q[58]                     ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |processor|pipe:EX_MEM|Q[91]                      ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |processor|pipe:EX_MEM|Q[79]                      ;
; 66:1               ; 4 bits    ; 176 LEs       ; 60 LEs               ; 116 LEs                ; Yes        ; |processor|pipe:ID_EX_1|Q[120]                    ;
; 66:1               ; 4 bits    ; 176 LEs       ; 60 LEs               ; 116 LEs                ; Yes        ; |processor|pipe:ID_EX_2|Q[122]                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |processor|pipe:EX_MEM|Q[95]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |processor|pipe:EX_MEM|Q[76]                      ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |processor|pipe:EX_MEM|Q[98]                      ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |processor|pipe:EX_MEM|Q[72]                      ;
; 21:1               ; 8 bits    ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |processor|pipe:EX_MEM_2|Q[89]                    ;
; 21:1               ; 8 bits    ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |processor|pipe:EX_MEM_2|Q[82]                    ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; Yes        ; |processor|pipe:EX_MEM|Q[100]                     ;
; 22:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |processor|pipe:EX_MEM_2|Q[94]                    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |processor|pipe:EX_MEM_2|Q[76]                    ;
; 23:1               ; 2 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |processor|pipe:EX_MEM_2|Q[98]                    ;
; 23:1               ; 2 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |processor|pipe:EX_MEM_2|Q[71]                    ;
; 24:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; Yes        ; |processor|pipe:EX_MEM_2|Q[99]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |processor|mux3to1:RFMux1|Mux0                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |processor|mux3to1:RFMux2|Mux0                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor|ForwardingUnit:FU|ForwardB1[0]         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |processor|writeData1[3]                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |processor|writeData2[5]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor|ForwardingUnit:FU|ForwardA1[0]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor|ForwardingUnit:FU|ForwardA2[1]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor|ForwardingUnit:FU|ForwardB2[0]         ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |processor|mux5to1:ForwardB1Mux|Mux0              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |processor|mux5to1:ForwardA1Mux|Mux13             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |processor|mux5to1:ForwardA2Mux|Mux19             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |processor|mux5to1:ForwardB2Mux|Mux31             ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |processor|writeData1[12]                         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |processor|writeData2[18]                         ;
; 32:1               ; 2 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |processor|BranchPredictionUnit:BPU|Mux71         ;
; 32:1               ; 2 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |processor|BranchPredictionUnit:BPU|Mux4          ;
; 32:1               ; 11 bits   ; 231 LEs       ; 231 LEs              ; 0 LEs                  ; No         ; |processor|registerFile:RegFile|Mux21             ;
; 10:1               ; 11 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |processor|mux2x1:nexPcMux|out[6]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_issue_inst_mem:instMem|altsyncram:altsyncram_component|altsyncram_nb62:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_issue_data_memory:DM|altsyncram:altsyncram_component|altsyncram_39m2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:jump1Mux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; size           ; 11    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:jump2Mux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; size           ; 11    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:jumpMux ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; size           ; 11    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:branch1Mux ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; size           ; 11    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:branch2Mux ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; size           ; 11    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:branchMux ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; size           ; 11    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:pcMux ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; size           ; 11    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:cpcMux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 11    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:nexPcMux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; size           ; 11    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderIP:nextPcAdder|parallel_add:parallel_add_component ;
+------------------------+-------------+---------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                          ;
+------------------------+-------------+---------------------------------------------------------------+
; width                  ; 11          ; Signed Integer                                                ;
; size                   ; 2           ; Signed Integer                                                ;
; WIDTHR                 ; 11          ; Signed Integer                                                ;
; SHIFT                  ; 0           ; Signed Integer                                                ;
; REPRESENTATION         ; SIGNED      ; Untyped                                                       ;
; PIPELINE               ; 0           ; Signed Integer                                                ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                       ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                       ;
; CBXI_PARAMETER         ; par_add_o2e ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                ;
+------------------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderIP:branchPcAdder|parallel_add:parallel_add_component ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; width                  ; 11          ; Signed Integer                                                  ;
; size                   ; 2           ; Signed Integer                                                  ;
; WIDTHR                 ; 11          ; Signed Integer                                                  ;
; SHIFT                  ; 0           ; Signed Integer                                                  ;
; REPRESENTATION         ; SIGNED      ; Untyped                                                         ;
; PIPELINE               ; 0           ; Signed Integer                                                  ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                         ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CBXI_PARAMETER         ; par_add_o2e ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderIP:pcAdder|parallel_add:parallel_add_component ;
+------------------------+-------------+-----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                      ;
+------------------------+-------------+-----------------------------------------------------------+
; width                  ; 11          ; Signed Integer                                            ;
; size                   ; 2           ; Signed Integer                                            ;
; WIDTHR                 ; 11          ; Signed Integer                                            ;
; SHIFT                  ; 0           ; Signed Integer                                            ;
; REPRESENTATION         ; SIGNED      ; Untyped                                                   ;
; PIPELINE               ; 0           ; Signed Integer                                            ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                   ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                   ;
; CBXI_PARAMETER         ; par_add_o2e ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                            ;
+------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderIP:pcAdder2|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; width                  ; 11          ; Signed Integer                                             ;
; size                   ; 2           ; Signed Integer                                             ;
; WIDTHR                 ; 11          ; Signed Integer                                             ;
; SHIFT                  ; 0           ; Signed Integer                                             ;
; REPRESENTATION         ; SIGNED      ; Untyped                                                    ;
; PIPELINE               ; 0           ; Signed Integer                                             ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                    ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CBXI_PARAMETER         ; par_add_o2e ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1En:instMemMux ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; size           ; 11    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_issue_inst_mem:instMem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+----------------------------------------+
; Parameter Name                     ; Value                      ; Type                                   ;
+------------------------------------+----------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT            ; Untyped                                ;
; WIDTH_A                            ; 32                         ; Signed Integer                         ;
; WIDTHAD_A                          ; 11                         ; Signed Integer                         ;
; NUMWORDS_A                         ; 2048                       ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                ;
; WIDTH_B                            ; 32                         ; Signed Integer                         ;
; WIDTHAD_B                          ; 11                         ; Signed Integer                         ;
; NUMWORDS_B                         ; 2048                       ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK0                     ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                     ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0                     ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                          ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; M9K                        ; Untyped                                ;
; BYTE_SIZE                          ; 8                          ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                ;
; INIT_FILE                          ; dual_issue_inst_memory.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                     ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                     ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                ;
; DEVICE_FAMILY                      ; MAX 10                     ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_nb62            ; Untyped                                ;
+------------------------------------+----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderIP:branchAdder1|parallel_add:parallel_add_component ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; width                  ; 11          ; Signed Integer                                                 ;
; size                   ; 2           ; Signed Integer                                                 ;
; WIDTHR                 ; 11          ; Signed Integer                                                 ;
; SHIFT                  ; 0           ; Signed Integer                                                 ;
; REPRESENTATION         ; SIGNED      ; Untyped                                                        ;
; PIPELINE               ; 0           ; Signed Integer                                                 ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                        ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CBXI_PARAMETER         ; par_add_o2e ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderIP:branchAdder2|parallel_add:parallel_add_component ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; width                  ; 11          ; Signed Integer                                                 ;
; size                   ; 2           ; Signed Integer                                                 ;
; WIDTHR                 ; 11          ; Signed Integer                                                 ;
; SHIFT                  ; 0           ; Signed Integer                                                 ;
; REPRESENTATION         ; SIGNED      ; Untyped                                                        ;
; PIPELINE               ; 0           ; Signed Integer                                                 ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                        ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CBXI_PARAMETER         ; par_add_o2e ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:IF_ID ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; size           ; 121   ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlUnit:CU1 ;
+----------------+--------+------------------------------------+
; Parameter Name ; Value  ; Type                               ;
+----------------+--------+------------------------------------+
; _RType         ; 000000 ; Unsigned Binary                    ;
; _addi          ; 001000 ; Unsigned Binary                    ;
; _lw            ; 100011 ; Unsigned Binary                    ;
; _sw            ; 101011 ; Unsigned Binary                    ;
; _beq           ; 000100 ; Unsigned Binary                    ;
; _bne           ; 000101 ; Unsigned Binary                    ;
; _jal           ; 000011 ; Unsigned Binary                    ;
; _ori           ; 001101 ; Unsigned Binary                    ;
; _xori          ; 010110 ; Unsigned Binary                    ;
; _add_          ; 100000 ; Unsigned Binary                    ;
; _sub_          ; 100010 ; Unsigned Binary                    ;
; _and_          ; 100100 ; Unsigned Binary                    ;
; _or_           ; 100101 ; Unsigned Binary                    ;
; _slt_          ; 101010 ; Unsigned Binary                    ;
; _sgt_          ; 010100 ; Unsigned Binary                    ;
; _sll_          ; 000000 ; Unsigned Binary                    ;
; _srl_          ; 000010 ; Unsigned Binary                    ;
; _nor_          ; 100111 ; Unsigned Binary                    ;
; _xor_          ; 010101 ; Unsigned Binary                    ;
; _jr_           ; 001000 ; Unsigned Binary                    ;
; _andi          ; 001100 ; Unsigned Binary                    ;
; _slti          ; 001010 ; Unsigned Binary                    ;
; _j             ; 000010 ; Unsigned Binary                    ;
+----------------+--------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlUnit:CU2 ;
+----------------+--------+------------------------------------+
; Parameter Name ; Value  ; Type                               ;
+----------------+--------+------------------------------------+
; _RType         ; 000000 ; Unsigned Binary                    ;
; _addi          ; 001000 ; Unsigned Binary                    ;
; _lw            ; 100011 ; Unsigned Binary                    ;
; _sw            ; 101011 ; Unsigned Binary                    ;
; _beq           ; 000100 ; Unsigned Binary                    ;
; _bne           ; 000101 ; Unsigned Binary                    ;
; _jal           ; 000011 ; Unsigned Binary                    ;
; _ori           ; 001101 ; Unsigned Binary                    ;
; _xori          ; 010110 ; Unsigned Binary                    ;
; _add_          ; 100000 ; Unsigned Binary                    ;
; _sub_          ; 100010 ; Unsigned Binary                    ;
; _and_          ; 100100 ; Unsigned Binary                    ;
; _or_           ; 100101 ; Unsigned Binary                    ;
; _slt_          ; 101010 ; Unsigned Binary                    ;
; _sgt_          ; 010100 ; Unsigned Binary                    ;
; _sll_          ; 000000 ; Unsigned Binary                    ;
; _srl_          ; 000010 ; Unsigned Binary                    ;
; _nor_          ; 100111 ; Unsigned Binary                    ;
; _xor_          ; 010101 ; Unsigned Binary                    ;
; _jr_           ; 001000 ; Unsigned Binary                    ;
; _andi          ; 001100 ; Unsigned Binary                    ;
; _slti          ; 001010 ; Unsigned Binary                    ;
; _j             ; 000010 ; Unsigned Binary                    ;
+----------------+--------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:ID_EX_1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; size           ; 142   ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:ID_EX_2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; size           ; 175   ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3to1:RFMux1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; size           ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3to1:RFMux2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; size           ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux5to1:ForwardA1Mux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; size           ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux5to1:ForwardB1Mux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; size           ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:ALUMux1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; size           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu1               ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; data_width     ; 32                               ; Signed Integer  ;
; sel_width      ; 4                                ; Signed Integer  ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary ;
; _SGT           ; 00000000000000000000000000000101 ; Unsigned Binary ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary ;
; _XOR           ; 00000000000000000000000000000111 ; Unsigned Binary ;
; _SLL           ; 00000000000000000000000000001000 ; Unsigned Binary ;
; _SRL           ; 00000000000000000000000000001001 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux5to1:ForwardA2Mux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; size           ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux5to1:ForwardB2Mux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; size           ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:ALUMux2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; size           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu2               ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; data_width     ; 32                               ; Signed Integer  ;
; sel_width      ; 4                                ; Signed Integer  ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary ;
; _SGT           ; 00000000000000000000000000000101 ; Unsigned Binary ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary ;
; _XOR           ; 00000000000000000000000000000111 ; Unsigned Binary ;
; _SLL           ; 00000000000000000000000000001000 ; Unsigned Binary ;
; _SRL           ; 00000000000000000000000000001001 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:EX_MEM ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; size           ; 120   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:EX_MEM_2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 163   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ComparatorIP:comp1|lpm_compare:LPM_COMPARE_component ;
+------------------------+----------+---------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                          ;
+------------------------+----------+---------------------------------------------------------------+
; lpm_width              ; 32       ; Signed Integer                                                ;
; LPM_REPRESENTATION     ; SIGNED   ; Untyped                                                       ;
; LPM_PIPELINE           ; 0        ; Untyped                                                       ;
; CHAIN_SIZE             ; 8        ; Untyped                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO       ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                       ;
; CASCADE_CHAIN          ; MANUAL   ; Untyped                                                       ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                            ;
; CASCADE_CHAIN_LENGTH   ; 2        ; CASCADE_CHAIN_LENGTH                                          ;
; DEVICE_FAMILY          ; MAX 10   ; Untyped                                                       ;
; CBXI_PARAMETER         ; cmpr_vqf ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                ;
+------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:comp2MuxA ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; size           ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:comp2MuxB ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; size           ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ComparatorIP:comp2|lpm_compare:LPM_COMPARE_component ;
+------------------------+----------+---------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                          ;
+------------------------+----------+---------------------------------------------------------------+
; lpm_width              ; 32       ; Signed Integer                                                ;
; LPM_REPRESENTATION     ; SIGNED   ; Untyped                                                       ;
; LPM_PIPELINE           ; 0        ; Untyped                                                       ;
; CHAIN_SIZE             ; 8        ; Untyped                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO       ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                       ;
; CASCADE_CHAIN          ; MANUAL   ; Untyped                                                       ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                            ;
; CASCADE_CHAIN_LENGTH   ; 2        ; CASCADE_CHAIN_LENGTH                                          ;
; DEVICE_FAMILY          ; MAX 10   ; Untyped                                                       ;
; CBXI_PARAMETER         ; cmpr_vqf ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                ;
+------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_issue_data_memory:DM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+--------------------------------------+
; Parameter Name                     ; Value                      ; Type                                 ;
+------------------------------------+----------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 32                         ; Signed Integer                       ;
; WIDTHAD_A                          ; 11                         ; Signed Integer                       ;
; NUMWORDS_A                         ; 2048                       ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                              ;
; WIDTH_B                            ; 32                         ; Signed Integer                       ;
; WIDTHAD_B                          ; 11                         ; Signed Integer                       ;
; NUMWORDS_B                         ; 2048                       ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK0                     ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                     ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0                     ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                          ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                              ;
; BYTE_SIZE                          ; 8                          ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                   ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ     ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ     ; Untyped                              ;
; INIT_FILE                          ; dual_issue_data_memory.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                     ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                     ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                              ;
; DEVICE_FAMILY                      ; MAX 10                     ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_39m2            ; Untyped                              ;
+------------------------------------+----------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:MEM_WB ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; size           ; 155   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 2                                                           ;
; Entity Instance                           ; dual_issue_inst_mem:instMem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 32                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 32                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; dual_issue_data_memory:DM|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 32                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 32                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                    ;
+-------------------------------------------+-------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "pipe:MEM_WB" ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; flush ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+-----------------------------------------+
; Port Connectivity Checks: "pipe:EX_MEM" ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; flush ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu2"                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu1"                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux3to1:RFMux2" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; in3  ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux3to1:RFMux1" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; in3  ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "AdderIP:pcAdder2"    ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; data1x[10..1] ; Input ; Info     ; Stuck at GND ;
; data1x[0]     ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "AdderIP:pcAdder"     ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; data1x[10..2] ; Input ; Info     ; Stuck at GND ;
; data1x[1]     ; Input ; Info     ; Stuck at VCC ;
; data1x[0]     ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "AdderIP:branchPcAdder" ;
+---------------+-------+----------+----------------+
; Port          ; Type  ; Severity ; Details        ;
+---------------+-------+----------+----------------+
; data1x[10..1] ; Input ; Info     ; Stuck at GND   ;
; data1x[0]     ; Input ; Info     ; Stuck at VCC   ;
+---------------+-------+----------+----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "AdderIP:nextPcAdder" ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; data1x[10..1] ; Input ; Info     ; Stuck at GND ;
; data1x[0]     ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 14                          ;
; cycloneiii_ff         ; 1895                        ;
;     CLR               ; 50                          ;
;     CLR SCLR          ; 120                         ;
;     CLR SLD           ; 31                          ;
;     ENA CLR           ; 1527                        ;
;     ENA CLR SCLR      ; 165                         ;
;     ENA SLD           ; 2                           ;
; cycloneiii_lcell_comb ; 6907                        ;
;     arith             ; 317                         ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 268                         ;
;     normal            ; 6590                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 232                         ;
;         3 data inputs ; 1726                        ;
;         4 data inputs ; 4606                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 7.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Feb 14 02:48:13 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SuperScalar -c SuperScalar
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file branchpredictionunit.v
    Info (12023): Found entity 1: BranchPredictionUnit File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/BranchPredictionUnit.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file muxes.v
    Info (12023): Found entity 1: mux2x1 File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 1
    Info (12023): Found entity 2: mux2x1En File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 15
    Info (12023): Found entity 3: mux3to1 File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 36
    Info (12023): Found entity 4: mux5to1 File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/testbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerFile File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/registerFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: controlUnit File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/controlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextender.v
    Info (12023): Found entity 1: signextender File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/signextender.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/programCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/adder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file andgate.v
    Info (12023): Found entity 1: ANDGate File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/ANDGate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xnor.v
    Info (12023): Found entity 1: XNORGate File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/XNOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipes.v
    Info (12023): Found entity 1: pipe File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/Pipes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.v
    Info (12023): Found entity 1: Comparator File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/Comparator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.v
    Info (12023): Found entity 1: ForwardingUnit File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/forwardingUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazarddetectionunit.v
    Info (12023): Found entity 1: HazardDetectionUnit File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/HazardDetectionUnit.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file orgate.v
    Info (12023): Found entity 1: ORGate File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/ORGate.v Line: 1
    Info (12023): Found entity 2: ORGate4 File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/ORGate.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pccorrection.v
    Info (12023): Found entity 1: pcCorrection File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/pcCorrection.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile_tb.v
    Info (12023): Found entity 1: registerFile_tb File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/registerFile_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit_tb.v
    Info (12023): Found entity 1: controlUnit_tb File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/controlUnit_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dual_issue_data_memory.v
    Info (12023): Found entity 1: dual_issue_data_memory File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/dual_issue_data_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dual_issue_inst_mem.v
    Info (12023): Found entity 1: dual_issue_inst_mem File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/dual_issue_inst_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file adderip.v
    Info (12023): Found entity 1: AdderIP File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/AdderIP.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file comparatorip.v
    Info (12023): Found entity 1: ComparatorIP File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/ComparatorIP.v Line: 40
Info (12127): Elaborating entity "processor" for the top level hierarchy
Info (12128): Elaborating entity "mux2x1" for hierarchy "mux2x1:jump1Mux" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 86
Info (12128): Elaborating entity "programCounter" for hierarchy "programCounter:pc" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 100
Info (12128): Elaborating entity "AdderIP" for hierarchy "AdderIP:nextPcAdder" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 102
Info (12128): Elaborating entity "parallel_add" for hierarchy "AdderIP:nextPcAdder|parallel_add:parallel_add_component" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/AdderIP.v Line: 64
Info (12130): Elaborated megafunction instantiation "AdderIP:nextPcAdder|parallel_add:parallel_add_component" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/AdderIP.v Line: 64
Info (12133): Instantiated megafunction "AdderIP:nextPcAdder|parallel_add:parallel_add_component" with the following parameter: File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/AdderIP.v Line: 64
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "representation" = "SIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "2"
    Info (12134): Parameter "width" = "11"
    Info (12134): Parameter "widthr" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_o2e.tdf
    Info (12023): Found entity 1: par_add_o2e File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/db/par_add_o2e.tdf Line: 25
Info (12128): Elaborating entity "par_add_o2e" for hierarchy "AdderIP:nextPcAdder|parallel_add:parallel_add_component|par_add_o2e:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/parallel_add.tdf Line: 148
Info (12128): Elaborating entity "mux2x1En" for hierarchy "mux2x1En:instMemMux" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 112
Warning (10240): Verilog HDL Always Construct warning at muxes.v(25): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 25
Info (10041): Inferred latch for "out[0]" at muxes.v(25) File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 25
Info (10041): Inferred latch for "out[1]" at muxes.v(25) File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 25
Info (10041): Inferred latch for "out[2]" at muxes.v(25) File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 25
Info (10041): Inferred latch for "out[3]" at muxes.v(25) File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 25
Info (10041): Inferred latch for "out[4]" at muxes.v(25) File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 25
Info (10041): Inferred latch for "out[5]" at muxes.v(25) File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 25
Info (10041): Inferred latch for "out[6]" at muxes.v(25) File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 25
Info (10041): Inferred latch for "out[7]" at muxes.v(25) File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 25
Info (10041): Inferred latch for "out[8]" at muxes.v(25) File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 25
Info (10041): Inferred latch for "out[9]" at muxes.v(25) File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 25
Info (10041): Inferred latch for "out[10]" at muxes.v(25) File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/muxes.v Line: 25
Info (12128): Elaborating entity "dual_issue_inst_mem" for hierarchy "dual_issue_inst_mem:instMem" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "dual_issue_inst_mem:instMem|altsyncram:altsyncram_component" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/dual_issue_inst_mem.v Line: 94
Info (12130): Elaborated megafunction instantiation "dual_issue_inst_mem:instMem|altsyncram:altsyncram_component" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/dual_issue_inst_mem.v Line: 94
Info (12133): Instantiated megafunction "dual_issue_inst_mem:instMem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/dual_issue_inst_mem.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "dual_issue_inst_memory.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nb62.tdf
    Info (12023): Found entity 1: altsyncram_nb62 File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/db/altsyncram_nb62.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nb62" for hierarchy "dual_issue_inst_mem:instMem|altsyncram:altsyncram_component|altsyncram_nb62:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "BranchPredictionUnit" for hierarchy "BranchPredictionUnit:BPU" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 130
Info (12128): Elaborating entity "pipe" for hierarchy "pipe:IF_ID" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 134
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:CU1" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 146
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:RegFile" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 157
Info (12128): Elaborating entity "signextender" for hierarchy "signextender:SignExtend1" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 160
Info (12128): Elaborating entity "HazardDetectionUnit" for hierarchy "HazardDetectionUnit:HDU" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 169
Info (12128): Elaborating entity "ORGate4" for hierarchy "ORGate4:hold" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 177
Info (12128): Elaborating entity "ANDGate" for hierarchy "ANDGate:holdGate2" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 178
Info (12128): Elaborating entity "pipe" for hierarchy "pipe:ID_EX_1" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 190
Info (12128): Elaborating entity "pipe" for hierarchy "pipe:ID_EX_2" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 202
Info (12128): Elaborating entity "mux3to1" for hierarchy "mux3to1:RFMux1" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 207
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ForwardingUnit:FU" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 213
Info (12128): Elaborating entity "mux5to1" for hierarchy "mux5to1:ForwardA1Mux" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 216
Info (12128): Elaborating entity "mux2x1" for hierarchy "mux2x1:ALUMux1" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 218
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu1" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 219
Info (12128): Elaborating entity "pipe" for hierarchy "pipe:EX_MEM" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 242
Info (12128): Elaborating entity "pipe" for hierarchy "pipe:EX_MEM_2" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 254
Info (12128): Elaborating entity "ComparatorIP" for hierarchy "ComparatorIP:comp1" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 259
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ComparatorIP:comp1|lpm_compare:LPM_COMPARE_component" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/ComparatorIP.v Line: 63
Info (12130): Elaborated megafunction instantiation "ComparatorIP:comp1|lpm_compare:LPM_COMPARE_component" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/ComparatorIP.v Line: 63
Info (12133): Instantiated megafunction "ComparatorIP:comp1|lpm_compare:LPM_COMPARE_component" with the following parameter: File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/ComparatorIP.v Line: 63
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vqf.tdf
    Info (12023): Found entity 1: cmpr_vqf File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/db/cmpr_vqf.tdf Line: 23
Info (12128): Elaborating entity "cmpr_vqf" for hierarchy "ComparatorIP:comp1|lpm_compare:LPM_COMPARE_component|cmpr_vqf:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "XNORGate" for hierarchy "XNORGate:branchXnor1" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 260
Info (12128): Elaborating entity "pcCorrection" for hierarchy "pcCorrection:PCC" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 273
Info (12128): Elaborating entity "dual_issue_data_memory" for hierarchy "dual_issue_data_memory:DM" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 286
Info (12128): Elaborating entity "altsyncram" for hierarchy "dual_issue_data_memory:DM|altsyncram:altsyncram_component" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/dual_issue_data_memory.v Line: 104
Info (12130): Elaborated megafunction instantiation "dual_issue_data_memory:DM|altsyncram:altsyncram_component" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/dual_issue_data_memory.v Line: 104
Info (12133): Instantiated megafunction "dual_issue_data_memory:DM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/dual_issue_data_memory.v Line: 104
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "dual_issue_data_memory.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_39m2.tdf
    Info (12023): Found entity 1: altsyncram_39m2 File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/db/altsyncram_39m2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_39m2" for hierarchy "dual_issue_data_memory:DM|altsyncram:altsyncram_component|altsyncram_39m2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pipe" for hierarchy "pipe:MEM_WB" File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/processor.v Line: 318
Info (13014): Ignored 154 buffer(s)
    Info (13019): Ignored 154 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/programCounter.v Line: 15
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (128000): Starting physical synthesis optimizations for speed
Warning (335093): The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'SuperScalar.sdc'
Warning (332060): Node: enable was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch mux2x1En:instMemMux|out[10] is being clocked by enable
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   11.500          clk
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1441 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:06
Info (144001): Generated suppressed messages file C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/output_files/SuperScalar.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7222 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 7144 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4959 megabytes
    Info: Processing ended: Fri Feb 14 02:48:38 2025
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/SuperScalar/output_files/SuperScalar.map.smsg.


