gpasm-2.0.0_beta2 (Nov  6 2017)_divsint.asm       2018-1-12  13:52:47          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : SinoMCU ANSI-C Compiler
                      00003 ; Version 1.1.0 (Dec 19 2017) (MINGW32)
                      00004 ; This file was generated Fri Jan 12 13:52:47 2018
                      00005 ;--------------------------------------------------------
                      00006 ; MC30 port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../../libsdcc_mc30/_divsint.c"
                      00009         list    p=0311
                      00010         radix dec
                      00011         include "0311.inc"
                      00001                 LIST
                      00002 ;mc30p6080.inc    Standard Header File, Version 1.00 by Sinomcu
                      00326                 LIST
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015         extern  __divuint
                      00016 
                      00017         extern STK06
                      00018         extern STK05
                      00019         extern STK04
                      00020         extern STK03
                      00021         extern STK02
                      00022         extern STK01
                      00023         extern STK00
                      00024 ;--------------------------------------------------------
                      00025 ; global declarations
                      00026 ;--------------------------------------------------------
                      00027         global  __divsint
                      00028 
                      00029 ;--------------------------------------------------------
                      00030 ; global definitions
                      00031 ;--------------------------------------------------------
                      00032 ;--------------------------------------------------------
                      00033 ; absolute symbol definitions
                      00034 ;--------------------------------------------------------
                      00035 ;--------------------------------------------------------
                      00036 ; compiler-defined variables
                      00037 ;--------------------------------------------------------
                      00038 UDL__divsint_0  udata
0000                  00039 r0x1001 res     1
0000                  00040 r0x1000 res     1
0001                  00041 r0x1003 res     1
0001                  00042 r0x1002 res     1
0002                  00043 r0x1004 res     1
0002                  00044 r0x1005 res     1
0003                  00045 r0x1006 res     1
0003                  00046 r0x1007 res     1
0004                  00047 r0x1008 res     1
0004                  00048 r0x1009 res     1
                      00049 ;--------------------------------------------------------
                      00050 ; initialized data
                      00051 ;--------------------------------------------------------
                      00052 
                      00053 ;@Allocation info for local variables in function '_divsint'
                      00054 ;@_divsint _divuint                  Allocated to registers ;size:2
                      00055 ;@_divsint b                         Allocated to registers r0x1003 r0x1002 ;size:2
                      00056 ;@_divsint a                         Allocated to registers r0x1001 r0x1000 ;size:2
                      00057 ;@end Allocation info for local variables in function '_divsint';
                      00058 
                      00059 ;--------------------------------------------------------
                      00060 ; overlayable items in internal ram 
                      00061 ;--------------------------------------------------------
                      00062 ;       udata_ovr
                      00063 ;--------------------------------------------------------
                      00064 ; code
                      00065 ;--------------------------------------------------------
                      00066 code__divsint   code
                      00067 ;***
                      00068 ;  pBlock Stats: dbName = C
                      00069 ;***
                      00070 ;entry:  __divsint      ;Function start
                      00071 ; 2 exit points
                      00072 ;has an exit
                      00073 ;functions called:
                      00074 ;   __divuint
                      00075 ;   __divuint
                      00076 ;   __divuint
                      00077 ;   __divuint
                      00078 ;   __divuint
                      00079 ;   __divuint
                      00080 ;   __divuint
                      00081 ;   __divuint
                      00082 ;13 compiler assigned registers:
                      00083 ;   r0x1000
                      00084 ;   STK00
                      00085 ;   r0x1001
                      00086 ;   STK01
                      00087 ;   r0x1002
                      00088 ;   STK02
                      00089 ;   r0x1003
                      00090 ;   r0x1004
                      00091 ;   r0x1005
                      00092 ;   r0x1006
                      00093 ;   r0x1007
                      00094 ;   r0x1008
                      00095 ;   r0x1009
                      00096 ;; Starting pCode block
                      00097 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:32:  _entry($11) :
                      00098 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:32:     proc __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
0000                  00099 __divsint       ;Function start
                      00100 ; 2 exit points
                      00101 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:32: iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ] = recv __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
                      00102 ;       .line   32; "../../libsdcc_mc30/_divsint.c"     _divsint (int a, int b)
0000   1580           00103         MOVRA   r0x1000
0001   1600           00104         MOVAR   STK00
0002   1580           00105         MOVRA   r0x1001
                      00106 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:32: iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ] = recv __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
0003   1600           00107         MOVAR   STK01
0004   1580           00108         MOVRA   r0x1002
0005   1600           00109         MOVAR   STK02
0006   1580           00110         MOVRA   r0x1003
                      00111 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:34:     iTemp2 [k6 lr5:6 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ] < 0x0 {int literal}
                      00112 ;;signed compare: left < lit(0x0=0), size=2, mask=ffff
                      00113 ;       .line   34; "../../libsdcc_mc30/_divsint.c"     if (a < 0) {
0007   3803           00114         BSET    STATUS,0
0008   3380           00115         JBSET   r0x1000,7
0009   3C03           00116         BCLR    STATUS,0
000A   3003           00117         JBSET   STATUS,0
000B   2800           00118         GOTO    _00112_DS_
                      00119 ;;genSkipc:3195: created from rifx:00DE608C
                      00120 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:34:     if iTemp2 [k6 lr5:6 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_2($8)
                      00121 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:36:     iTemp3 [k7 lr7:8 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ] < 0x0 {int literal}
                      00122 ;;signed compare: left < lit(0x0=0), size=2, mask=ffff
                      00123 ;       .line   36; "../../libsdcc_mc30/_divsint.c"     if (b < 0)
000C   3803           00124         BSET    STATUS,0
000D   3380           00125         JBSET   r0x1002,7
000E   3C03           00126         BCLR    STATUS,0
000F   3003           00127         JBSET   STATUS,0
0010   2800           00128         GOTO    _00106_DS_
                      00129 ;;genSkipc:3195: created from rifx:00DE608C
                      00130 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:36:     if iTemp3 [k7 lr7:8 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_0($2)
                      00131 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:37:     iTemp4 [k9 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = - iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
                      00132 ;       .line   37; "../../libsdcc_mc30/_divsint.c"     return _divuint ((unsigned int)-a, (unsigned int)-b);
0011   1C00           00133         COMAR   r0x1001
0012   1580           00134         MOVRA   r0x1004
0013   1C00           00135         COMAR   r0x1000
0014   1580           00136         MOVRA   r0x1005
0015   1980           00137         INCR    r0x1004
0016   3503           00138         JBCLR   STATUS,2
0017   1980           00139         INCR    r0x1005
                      00140 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:37:     iTemp5 [k10 lr10:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ] = (unsigned-int fixed)iTemp4 [k9 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
0018   1600           00141         MOVAR   r0x1004
0019   1580           00142         MOVRA   r0x1006
001A   1600           00143         MOVAR   r0x1005
001B   1580           00144         MOVRA   r0x1007
                      00145 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:37:     iTemp6 [k11 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = - iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
001C   1C00           00146         COMAR   r0x1003
001D   1580           00147         MOVRA   r0x1004
001E   1C00           00148         COMAR   r0x1002
001F   1580           00149         MOVRA   r0x1005
0020   1980           00150         INCR    r0x1004
0021   3503           00151         JBCLR   STATUS,2
0022   1980           00152         INCR    r0x1005
                      00153 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:37:     iTemp7 [k12 lr12:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ] = (unsigned-int fixed)iTemp6 [k11 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
                      00154 ;;112   MOVAR   r0x1004
                      00155 ;;114   MOVAR   r0x1005
                      00156 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:37:     send iTemp5 [k10 lr10:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ]{argreg = 1}
                      00157 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:37:     send iTemp7 [k12 lr12:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ]{argreg = 1}
                      00158 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:37:     iTemp8 [k15 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00159 ;;111   MOVAR   r0x1008
0023   1600           00160         MOVAR   r0x1004
0024   1580           00161         MOVRA   r0x1008
0025   1580           00162         MOVRA   STK02
                      00163 ;;113   MOVAR   r0x1009
0026   1600           00164         MOVAR   r0x1005
0027   1580           00165         MOVRA   r0x1009
0028   1580           00166         MOVRA   STK01
0029   1600           00167         MOVAR   r0x1006
002A   1580           00168         MOVRA   STK00
002B   1600           00169         MOVAR   r0x1007
002C   2000           00170         CALL    __divuint
002D   1580           00171         MOVRA   r0x1005
002E   1600           00172         MOVAR   STK00
002F   1580           00173         MOVRA   r0x1004
                      00174 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:37:     ret iTemp8 [k15 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0030   1600           00175         MOVAR   r0x1004
0031   1580           00176         MOVRA   STK00
0032   1600           00177         MOVAR   r0x1005
0033   2800           00178         GOTO    _00114_DS_
                      00179 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:37:  _iffalse_0($2) :
                      00180 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:39:     iTemp9 [k16 lr18:19 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = - iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
0034                  00181 _00106_DS_
                      00182 ;       .line   39; "../../libsdcc_mc30/_divsint.c"     return -_divuint ((unsigned int)-a, (unsigned int)b);
0034   1C00           00183         COMAR   r0x1001
0035   1580           00184         MOVRA   r0x1004
0036   1C00           00185         COMAR   r0x1000
0037   1580           00186         MOVRA   r0x1005
0038   1980           00187         INCR    r0x1004
0039   3503           00188         JBCLR   STATUS,2
003A   1980           00189         INCR    r0x1005
                      00190 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:39:     iTemp10 [k17 lr19:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ] = (unsigned-int fixed)iTemp9 [k16 lr18:19 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
003B   1600           00191         MOVAR   r0x1004
003C   1580           00192         MOVRA   r0x1006
003D   1600           00193         MOVAR   r0x1005
003E   1580           00194         MOVRA   r0x1007
                      00195 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:39:     iTemp11 [k18 lr20:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = (unsigned-int fixed)iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
                      00196 ;;104   MOVAR   r0x1003
                      00197 ;;106   MOVAR   r0x1002
                      00198 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:39:     send iTemp10 [k17 lr19:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ]{argreg = 1}
                      00199 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:39:     send iTemp11 [k18 lr20:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]{argreg = 1}
                      00200 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:39:     iTemp12 [k19 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00201 ;;103   MOVAR   r0x1004
003F   1600           00202         MOVAR   r0x1003
0040   1580           00203         MOVRA   r0x1004
0041   1580           00204         MOVRA   STK02
                      00205 ;;105   MOVAR   r0x1005
0042   1600           00206         MOVAR   r0x1002
0043   1580           00207         MOVRA   r0x1005
0044   1580           00208         MOVRA   STK01
0045   1600           00209         MOVAR   r0x1006
0046   1580           00210         MOVRA   STK00
0047   1600           00211         MOVAR   r0x1007
0048   2000           00212         CALL    __divuint
0049   1580           00213         MOVRA   r0x1005
004A   1600           00214         MOVAR   STK00
004B   1580           00215         MOVRA   r0x1004
                      00216 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:39:     iTemp13 [k20 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = - iTemp12 [k19 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
004C   1C80           00217         COMR    r0x1004
004D   1C80           00218         COMR    r0x1005
004E   1980           00219         INCR    r0x1004
004F   3503           00220         JBCLR   STATUS,2
0050   1980           00221         INCR    r0x1005
                      00222 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:39:     ret iTemp13 [k20 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0051   1600           00223         MOVAR   r0x1004
0052   1580           00224         MOVRA   STK00
0053   1600           00225         MOVAR   r0x1005
0054   2800           00226         GOTO    _00114_DS_
                      00227 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:39:  _iffalse_2($8) :
                      00228 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:42:     iTemp14 [k21 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ] < 0x0 {int literal}
                      00229 ;;signed compare: left < lit(0x0=0), size=2, mask=ffff
0055                  00230 _00112_DS_
                      00231 ;       .line   42; "../../libsdcc_mc30/_divsint.c"     if (b < 0)
0055   3803           00232         BSET    STATUS,0
0056   3380           00233         JBSET   r0x1002,7
0057   3C03           00234         BCLR    STATUS,0
0058   3003           00235         JBSET   STATUS,0
0059   2800           00236         GOTO    _00109_DS_
                      00237 ;;genSkipc:3195: created from rifx:00DE608C
                      00238 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:42:     if iTemp14 [k21 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_1($5)
                      00239 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:43:     iTemp15 [k22 lr29:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = (unsigned-int fixed)iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
                      00240 ;       .line   43; "../../libsdcc_mc30/_divsint.c"     return -_divuint ((unsigned int)a, (unsigned int)-b);
005A   1600           00241         MOVAR   r0x1001
005B   1580           00242         MOVRA   r0x1004
005C   1600           00243         MOVAR   r0x1000
005D   1580           00244         MOVRA   r0x1005
                      00245 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:43:     iTemp16 [k23 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1006 r0x1007 ] = - iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
005E   1C00           00246         COMAR   r0x1003
005F   1580           00247         MOVRA   r0x1006
0060   1C00           00248         COMAR   r0x1002
0061   1580           00249         MOVRA   r0x1007
0062   1980           00250         INCR    r0x1006
0063   3503           00251         JBCLR   STATUS,2
0064   1980           00252         INCR    r0x1007
                      00253 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:43:     iTemp17 [k24 lr31:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ] = (unsigned-int fixed)iTemp16 [k23 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1006 r0x1007 ]
                      00254 ;;108   MOVAR   r0x1006
                      00255 ;;110   MOVAR   r0x1007
                      00256 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:43:     send iTemp15 [k22 lr29:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]{argreg = 1}
                      00257 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:43:     send iTemp17 [k24 lr31:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ]{argreg = 1}
                      00258 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:43:     iTemp18 [k25 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00259 ;;107   MOVAR   r0x1008
0065   1600           00260         MOVAR   r0x1006
0066   1580           00261         MOVRA   r0x1008
0067   1580           00262         MOVRA   STK02
                      00263 ;;109   MOVAR   r0x1009
0068   1600           00264         MOVAR   r0x1007
0069   1580           00265         MOVRA   r0x1009
006A   1580           00266         MOVRA   STK01
006B   1600           00267         MOVAR   r0x1004
006C   1580           00268         MOVRA   STK00
006D   1600           00269         MOVAR   r0x1005
006E   2000           00270         CALL    __divuint
006F   1580           00271         MOVRA   r0x1005
0070   1600           00272         MOVAR   STK00
0071   1580           00273         MOVRA   r0x1004
                      00274 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:43:     iTemp19 [k26 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = - iTemp18 [k25 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0072   1C80           00275         COMR    r0x1004
0073   1C80           00276         COMR    r0x1005
0074   1980           00277         INCR    r0x1004
0075   3503           00278         JBCLR   STATUS,2
0076   1980           00279         INCR    r0x1005
                      00280 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:43:     ret iTemp19 [k26 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0077   1600           00281         MOVAR   r0x1004
0078   1580           00282         MOVRA   STK00
0079   1600           00283         MOVAR   r0x1005
007A   2800           00284         GOTO    _00114_DS_
                      00285 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:43:  _iffalse_1($5) :
                      00286 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:45:     iTemp20 [k27 lr38:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = (unsigned-int fixed)iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
007B                  00287 _00109_DS_
                      00288 ;       .line   45; "../../libsdcc_mc30/_divsint.c"     return _divuint ((unsigned int)a, (unsigned int)b);
007B   1600           00289         MOVAR   r0x1001
007C   1580           00290         MOVRA   r0x1004
007D   1600           00291         MOVAR   r0x1000
007E   1580           00292         MOVRA   r0x1005
                      00293 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:45:     iTemp21 [k28 lr39:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ] = (unsigned-int fixed)iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
                      00294 ;;100   MOVAR   r0x1003
                      00295 ;;102   MOVAR   r0x1002
                      00296 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:45:     send iTemp20 [k27 lr38:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]{argreg = 1}
                      00297 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:45:     send iTemp21 [k28 lr39:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ]{argreg = 1}
                      00298 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:45:     iTemp22 [k29 lr42:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00299 ;;99    MOVAR   r0x1001
007F   1600           00300         MOVAR   r0x1003
0080   1580           00301         MOVRA   r0x1001
0081   1580           00302         MOVRA   STK02
                      00303 ;;101   MOVAR   r0x1000
0082   1600           00304         MOVAR   r0x1002
0083   1580           00305         MOVRA   r0x1000
0084   1580           00306         MOVRA   STK01
0085   1600           00307         MOVAR   r0x1004
0086   1580           00308         MOVRA   STK00
0087   1600           00309         MOVAR   r0x1005
0088   2000           00310         CALL    __divuint
0089   1580           00311         MOVRA   r0x1000
008A   1600           00312         MOVAR   STK00
008B   1580           00313         MOVRA   r0x1001
                      00314 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:45:     ret iTemp22 [k29 lr42:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ]
008C   1600           00315         MOVAR   r0x1001
008D   1580           00316         MOVRA   STK00
008E   1600           00317         MOVAR   r0x1000
                      00318 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:45:  _return($10) :
                      00319 ;;[ICODE] ../../libsdcc_mc30/_divsint.c:45:     eproc __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
008F                  00320 _00114_DS_
008F   000C           00321         RETURN  
                      00322 ; exit point of __divsint
                      00323 
                      00324 
                      00325 ;       code size estimation:
                      00326 ;         144+    0 =   144 instructions (  288 byte)
                      00327 
                      00328         end
gpasm-2.0.0_beta2 (Nov  6 2017)_divsint.asm       2018-1-12  13:52:47          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

BUZE                              00000005
C                                 00000000
DBLCK                             00000004
DC                                00000001
DDR0                              00000045
DDR00                             00000000
DDR01                             00000001
DDR02                             00000002
DDR03                             00000003
DDR1                              00000046
DDR10                             00000000
DDR11                             00000001
DDR12                             00000002
DDR13                             00000003
DDR14                             00000004
DDR15                             00000005
DDR16                             00000006
DDR17                             00000007
EIS                               00000006
FSR                               00000004
FSR0                              00000000
FSR1                              00000001
FSR2                              00000002
FSR3                              00000003
FSR4                              00000004
FSR5                              00000005
GIE                               00000007
INDF                              00000000
INDF0                             00000000
INDF1                             00000001
INDF2                             00000002
INDF3                             00000003
INDF4                             00000004
INDF5                             00000005
INDF6                             00000006
INDF7                             00000007
INTECON                           0000000E
INTFLAG                           0000000F
INTIE                             00000002
INTIF                             00000002
INTOM                             00000006
KBIE                              00000001
KBIF                              00000001
KBIM                              00000009
KBIM0                             00000000
KBIM1                             00000001
KBIM2                             00000002
KBIM3                             00000003
KBIM4                             00000004
KBIM5                             00000005
KBIM6                             00000006
KBIM7                             00000007
LVDEN                             00000000
LVDF                              00000005
LVDSEL0                           00000001
LVDSEL1                           00000002
LVDSEL2                           00000003
LVDSEL3                           00000004
MCR                               00000008
ODCON                             0000000C
P0                                00000005
P00D                              00000000
P00PD                             00000000
P01D                              00000001
P01PD                             00000001
P02D                              00000002
P02PD                             00000002
P03D                              00000003
P03PD                             00000003
P1                                00000006
P10D                              00000000
P10OD                             00000000
P10PD                             00000004
P10PU                             00000000
P11D                              00000001
P11OD                             00000001
P11PD                             00000005
P11PU                             00000001
P12D                              00000002
P12OD                             00000002
P12PD                             00000006
P12PU                             00000002
P13D                              00000003
P13PU                             00000003
P14D                              00000004
P14OD                             00000004
P14PU                             00000004
P15D                              00000005
P15OD                             00000005
P15PU                             00000005
P16D                              00000006
P16OD                             00000006
P16PU                             00000006
P17D                              00000007
P17OD                             00000007
P17PU                             00000007
PC0                               00000000
PC1                               00000001
PC2                               00000002
PC3                               00000003
PC4                               00000004
PC5                               00000005
PC6                               00000006
PC7                               00000007
PCH0                              00000000
PCH1                              00000001
PCL                               00000002
PCLATH                            0000000A
PD                                00000003
PDCON                             0000000B
PMW0OE                            00000007
PMW1E                             00000001
PUCON                             0000000D
PWM0E                             00000006
PWM1OE                            00000006
PWM2E                             00000000
PWM2OE                            00000005
PWMCR                             00000048
PWMINV                            00000002
PWMMD                             00000003
RST                               00000007
STATUS                            00000003
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0C0                              00000000
T0C1                              00000001
T0C2                              00000002
T0C3                              00000003
T0C4                              00000004
T0C5                              00000005
T0C6                              00000006
T0C7                              00000007
T0CNT                             00000001
T0CR                              00000041
T0IE                              00000000
T0IF                              00000000
T0PR0                             00000000
T0PR1                             00000001
T0PR2                             00000002
T0PTA                             00000003
T0PTS                             00000005
T0SE                              00000004
T1C0                              00000000
T1C1                              00000001
T1C2                              00000002
T1C3                              00000003
T1C4                              00000004
T1C5                              00000005
T1C6                              00000006
T1C7                              00000007
T1CNT                             0000004D
T1CR                              0000004C
T1DAT0                            0000004F
T1DAT00                           00000000
T1DAT01                           00000001
T1DAT02                           00000002
T1DAT03                           00000003
T1DAT04                           00000004
T1DAT05                           00000005
T1DAT06                           00000006
T1DAT07                           00000007
T1DAT1                            00000049
T1DAT10                           00000000
T1DAT11                           00000001
T1DAT12                           00000002
T1DAT13                           00000003
T1DAT14                           00000004
T1DAT15                           00000005
T1DAT16                           00000006
T1DAT17                           00000007
T1DAT2                            0000004A
T1DAT20                           00000000
T1DAT21                           00000001
T1DAT22                           00000002
T1DAT23                           00000003
T1DAT24                           00000004
T1DAT25                           00000005
T1DAT26                           00000006
T1DAT27                           00000007
T1IE                              00000001
T1IF                              00000000
T1LOAD                            0000004E
T1LOAD0                           00000000
T1LOAD1                           00000001
T1LOAD2                           00000002
T1LOAD3                           00000003
T1LOAD4                           00000004
T1LOAD5                           00000005
T1LOAD6                           00000006
T1LOAD7                           00000007
T1PR0                             00000000
T1PR1                             00000001
T1PR2                             00000002
T1PTS0                            00000003
T1PTS1                            00000004
TBS                               00000007
TC1EN                             00000007
TM0CR                             0000004B
TO                                00000004
WDTEN                             00000007
Z                                 00000002
_00106_DS_                        00000034
_00109_DS_                        0000007B
_00112_DS_                        00000055
_00114_DS_                        0000008F
_CONFIG0                          00002000
_CONFIG1                          00002001
__30P011                          00000001
__divsint                         00000000
__divuint                         00000000
r0x1000                           00000001
r0x1001                           00000000
r0x1002                           00000003
r0x1003                           00000002
r0x1004                           00000004
r0x1005                           00000005
r0x1006                           00000006
r0x1007                           00000007
r0x1008                           00000008
r0x1009                           00000009

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

