Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/study/sogang/18y6s/adca/Project/PCFG_18/prj8254/tb_8254_isim_beh.exe -prj D:/study/sogang/18y6s/adca/Project/PCFG_18/prj8254/tb_8254_beh.prj work.tb_8254 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/study/sogang/18y6s/adca/Project/PCFG_18/prj8254/vhdl/tw_8254_cnt.vhd" into library work
Parsing VHDL file "D:/study/sogang/18y6s/adca/Project/PCFG_18/prj8254/vhdl/top_8254.vhd" into library work
Parsing VHDL file "D:/study/sogang/18y6s/adca/Project/PCFG_18/prj8254/vhdl/tb_8254.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity TW_8254_CNT [tw_8254_cnt_default]
Compiling architecture behavioral of entity TOP_8254 [top_8254_default]
Compiling architecture behavior of entity tb_8254
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable D:/study/sogang/18y6s/adca/Project/PCFG_18/prj8254/tb_8254_isim_beh.exe
Fuse Memory Usage: 33604 KB
Fuse CPU Usage: 577 ms
