// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2014 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


`timescale 1ps/1ps

// DESCRIPTION
// 4 input AND gate.  Latency 1.
// Generated by one of Gregg's toys.   Share And Enjoy.

module alt_ehipc3_fm_and4t1 #(
    parameter SIM_EMULATE = 1'b0
) (
    input clk,
    input [3:0] din,
    output dout
);

wire dout_w;
alt_ehipc3_fm_and4t0 c0 (
    .din(din),
    .dout(dout_w)
);
defparam c0 .SIM_EMULATE = SIM_EMULATE;

reg dout_r = 1'b0;
always @(posedge clk) dout_r <= dout_w;
assign dout = dout_r;

endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "iNcmQeM5R+2wXyQcrIvK9Aed2O3DNv4QGFTpmcaGURS3nf96+gCegtWg50e6rleWE64VT4+790Ghs95mog/VHoEYybDIGn5EoWfqpEPzBOW06ogVsMbRm79acU6L09a0INNw7swJhWgHQdzl07TrCbOuFN5j/YV4soVomm30RbpyPicKqaC/jMGdl00awWTRKYI/LlUWB2031x5qz4fwVbhj6DvZKYVLlQLmylj6M7uDGPgp2j9HYpw7PIicYnwNYXR9DgSV554AXd/IXNx9OE6GIV6VwyCMiqwkRsnTiDAI4qfThzNbtNeLBetZtAGau4EUK2oV7M45j8ILMjvHhoEjn0/5M6Qe4S4PM8SFK7jpH8pkKMA5ZDtcL+fTKUZ9Bd9EkEhPGMC5kiXJ2r0G6cY6IsIBc5i/Lk+S1jGX+3oGezG1Jhao9cePIIUY8VS6Z6HhX/sCWZ9d+6+21gZEFlJ263nmV/+AjSj0mMv3uzzBuTeGFTKw0d6cQoRZBPhjP/8/5oMg0kk16THk3e7Ej2WG16DRTTplAIp432+R0eoSEYvGHytS3IVzAUZC6o1NRcdFrmx/3wCSKJXu9rwOCbAiFZMSzDxzwBER8UbFT8BJGSVEfB9q8tjquyye2gHyEJMn97IDPSb8Zc8MJayGG5/s2hl4qRCNQQrMi5yOy/WuvXk7QBNZ7lztsYCLO2JCVmh6M9qVJB9UBP+z/FsErpcsLNhN0LHEtfF+5EcyBzWROklP+8YUefAC5CNNLjCHXB4dOSoS9cEwf8LTbKa2CaPb8sQUdeSh8U1/mFgXd3ZUgu+ZowL1EsgKo5zESCvgX4wiDEQSKnLcsM02voNm3TNh1JvobTNHJZqgvCPh57by3mdayBZmvCLegNHWMYMH0uMfHy/4twyVyqfC9jsGpblZeQxWehQqL6ctU882vyWahnniSd64LTMmOkw/xITwsJoWu1bQ/QAN4WhaG6XikgjaHvx+doe2ar/m8BxGbRlsB1wf6nMfkMbDw2NVTRX9"
`endif