# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {lab6.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:51 on Jul 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." lab6.vo 
# -- Compiling module lab6
# -- Compiling module hard_block
# 
# Top level modules:
# 	lab6
# End time: 21:21:51 on Jul 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.lab6 -L altera_ver -L fiftyfivenm_ver
# vsim -gui -l msim_transcript work.lab6 -L altera_ver -L fiftyfivenm_ver 
# Start time: 21:22:18 on Jul 20,2022
# Loading work.lab6
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) lab6.vo(1413): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /lab6/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) lab6.vo(1413): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) lab6.vo(1436): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /lab6/\~QUARTUS_CREATED_ADC2~  File: /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) lab6.vo(1436): [TFMPC] - Missing connection for port 'clk_dft'.
add wave -position insertpoint  \
sim:/lab6/HEX0
add wave -position insertpoint  \
sim:/lab6/HEX3
force -freeze sim:/lab6/HEX0 0000000 0
run
force -freeze sim:/lab6/HEX0 0000001 0
run
force -freeze sim:/lab6/HEX0 0000110 0
run
force -freeze sim:/lab6/HEX0 0000111 0
run
# End time: 21:25:33 on Jul 20,2022, Elapsed time: 0:03:15
# Errors: 0, Warnings: 4
