#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Nov 18 13:00:56 2016
# Process ID: 14564
# Current directory: D:/PA_Workspace/FPGA_project/common_project/vivado_examples/aes128_verilog/aes128_verilog.runs/synth_35t
# Command line: vivado.exe -log cw305_top.vds -mode batch -messageDb vivado.pb -notrace -source cw305_top.tcl
# Log file: D:/PA_Workspace/FPGA_project/common_project/vivado_examples/aes128_verilog/aes128_verilog.runs/synth_35t/cw305_top.vds
# Journal file: D:/PA_Workspace/FPGA_project/common_project/vivado_examples/aes128_verilog/aes128_verilog.runs/synth_35t\vivado.jou
#-----------------------------------------------------------
source cw305_top.tcl -notrace
