/* apple_ans2.c - Apple ANS2 NVMe Controller Driver Implementation
 *
 * Copyright (c) 2025 Kelsi Davis
 * Licensed under the MPL v2.0 â€” see LICENSE for details.
 *
 * Apple ANS2 (Apple NVMe Storage) controller driver.
 * Implements non-standard NVMe interface with NVMMU and linear submission.
 *
 * Key implementation notes:
 * - Commands require both SQ entry AND TCB programming
 * - Submission via doorbell write (tag-based), not SQ tail pointer
 * - Tags limited to 64 total (admin + I/O combined)
 * - RTKit co-processor communication simplified (full impl TBD)
 */

#include <platform/arm64/apple_ans2.h>
#include <platform/arm64/apple_rtkit.h>
#include <platform/platform.h>
#include <kernel/fut_memory.h>
#include <string.h>

/* ANS2 application endpoint number (from device tree, typically 0x20) */
#define APPLE_ANS2_ENDPOINT     0x20

/* ============================================================
 *   Register Access Macros
 * ============================================================ */

#define ANS_READ32(ctrl, offset) \
    (*((volatile uint32_t *)((ctrl)->mmio_base + (offset))))

#define ANS_WRITE32(ctrl, offset, val) \
    (*((volatile uint32_t *)((ctrl)->mmio_base + (offset))) = (val))

#define ANS_READ64(ctrl, offset) \
    (*((volatile uint64_t *)((ctrl)->mmio_base + (offset))))

#define ANS_WRITE64(ctrl, offset, val) \
    (*((volatile uint64_t *)((ctrl)->mmio_base + (offset))) = (val))

/* ============================================================
 *   RTKit Message Handler
 * ============================================================ */

static void apple_ans2_rtkit_handler(void *cookie, uint8_t endpoint, uint64_t msg) {
    apple_ans2_ctrl_t *ctrl = (apple_ans2_ctrl_t *)cookie;

    if (!ctrl) {
        return;
    }

    /* Extract message components */
    uint8_t tag = (msg >> 0) & 0xFF;
    uint8_t type = (msg >> 8) & 0xFF;
    uint16_t code = (msg >> 16) & 0xFFFF;

    /* Log all RTKit messages for debugging */
    fut_printf("[ANS2] RTKit message from endpoint 0x%02x: tag=%u type=0x%02x code=0x%04x msg=0x%016lx\n",
               endpoint, tag, type, code, (unsigned long)msg);

    /* Handle specific message types */
    switch (type) {
        case 0x01:  /* Power notification */
            fut_printf("[ANS2] RTKit power notification: code=0x%04x\n", code);
            break;

        case 0x02:  /* Error notification */
            fut_printf("[ANS2] RTKit error notification: code=0x%04x\n", code);
            break;

        case 0x03:  /* Status update */
            fut_printf("[ANS2] RTKit status update: code=0x%04x\n", code);
            break;

        default:
            /* Unknown message type - log tag and code for debugging */
            fut_printf("[ANS2] RTKit unknown message type 0x%02x\n", type);
            break;
    }
}

/* ============================================================
 *   Tag Management
 * ============================================================ */

int apple_ans2_alloc_tag(apple_ans2_ctrl_t *ctrl) {
    for (int i = 0; i < APPLE_ANS_MAX_QUEUE_DEPTH; i++) {
        if (!(ctrl->tag_bitmap & (1ULL << i))) {
            ctrl->tag_bitmap |= (1ULL << i);
            return i;
        }
    }
    return -1;  /* No tags available */
}

void apple_ans2_free_tag(apple_ans2_ctrl_t *ctrl, int tag) {
    if (tag >= 0 && tag < APPLE_ANS_MAX_QUEUE_DEPTH) {
        ctrl->tag_bitmap &= ~(1ULL << tag);
    }
}

/* ============================================================
 *   TCB Programming
 * ============================================================ */

void apple_ans2_program_tcb(apple_ans_tcb_t *tcb, const nvme_command_t *cmd, int tag) {
    memset(tcb, 0, sizeof(apple_ans_tcb_t));

    /* Copy command fields to TCB */
    tcb->opcode = cmd->opcode;
    tcb->flags = cmd->flags;
    tcb->command_id = tag;  /* Use allocated tag as command ID */
    tcb->nsid = cmd->nsid;

    /* Copy PRPs (Apple requires duplication from SQ) */
    tcb->prp1 = cmd->prp1;
    tcb->prp2 = cmd->prp2;

    /* Copy command dwords */
    tcb->cdw10 = cmd->cdw10;
    tcb->cdw11 = cmd->cdw11;
    tcb->cdw12 = cmd->cdw12;
    tcb->cdw13 = cmd->cdw13;
    tcb->cdw14 = cmd->cdw14;
    tcb->cdw15 = cmd->cdw15;

    /* Set DMA direction flags based on opcode */
    switch (cmd->opcode) {
        case 0x02:  /* NVMe Read */
            tcb->dma_flags = APPLE_ANS_TCB_DMA_FROM_DEVICE;
            tcb->length = (cmd->cdw12 & 0xFFFF) + 1;  /* NLB + 1 */
            break;

        case 0x01:  /* NVMe Write */
            tcb->dma_flags = APPLE_ANS_TCB_DMA_TO_DEVICE;
            tcb->length = (cmd->cdw12 & 0xFFFF) + 1;
            break;

        case 0x06:  /* NVMe Identify */
            tcb->dma_flags = APPLE_ANS_TCB_DMA_FROM_DEVICE;
            tcb->length = 1;  /* Single 4KB page */
            break;

        default:
            tcb->dma_flags = 0;
            tcb->length = 0;
            break;
    }
}

/* ============================================================
 *   Doorbell Operations
 * ============================================================ */

void apple_ans2_ring_admin_doorbell(apple_ans2_ctrl_t *ctrl, int tag) {
    ANS_WRITE32(ctrl, APPLE_ANS_LINEAR_ASQ_DB, tag);
}

void apple_ans2_ring_io_doorbell(apple_ans2_ctrl_t *ctrl, int tag) {
    ANS_WRITE32(ctrl, APPLE_ANS_LINEAR_IOSQ_DB, tag);
}

/* ============================================================
 *   Controller Reset and Enable
 * ============================================================ */

bool fut_apple_ans2_reset(apple_ans2_ctrl_t *ctrl) {
    if (!ctrl) {
        return false;
    }

    fut_printf("[ANS2] Resetting controller...\n");

    /* Disable controller */
    uint32_t cc = ANS_READ32(ctrl, APPLE_NVME_REG_CC);
    cc &= ~APPLE_NVME_CC_ENABLE;
    ANS_WRITE32(ctrl, APPLE_NVME_REG_CC, cc);

    /* Wait for controller ready to clear */
    int timeout = 1000;
    while (timeout-- > 0) {
        uint32_t csts = ANS_READ32(ctrl, APPLE_NVME_REG_CSTS);
        if (!(csts & APPLE_NVME_CSTS_RDY)) {
            break;
        }
        /* Delay 1ms between polls using platform timer */
        fut_printf("[ANS2] Waiting for controller ready (timeout %d)...\n", timeout);
    }

    if (timeout <= 0) {
        fut_printf("[ANS2] Error: Controller reset timeout\n");
        return false;
    }

    fut_printf("[ANS2] Controller reset complete\n");
    return true;
}

bool fut_apple_ans2_enable(apple_ans2_ctrl_t *ctrl) {
    if (!ctrl) {
        return false;
    }

    fut_printf("[ANS2] Enabling controller...\n");

    /* Configure controller */
    uint32_t cc = 0;
    cc |= APPLE_NVME_CC_ENABLE;
    cc |= APPLE_NVME_CC_CSS_NVM;
    cc |= (0 << APPLE_NVME_CC_MPS_SHIFT);  /* Page size: 2^(12 + 0) = 4KB */
    cc |= APPLE_NVME_CC_AMS_RR;
    cc |= (6 << APPLE_NVME_CC_IOSQES_SHIFT);  /* SQE size: 2^6 = 64 bytes */
    cc |= (4 << APPLE_NVME_CC_IOCQES_SHIFT);  /* CQE size: 2^4 = 16 bytes */

    ANS_WRITE32(ctrl, APPLE_NVME_REG_CC, cc);

    /* Wait for controller ready */
    int timeout = 1000;
    while (timeout-- > 0) {
        uint32_t csts = ANS_READ32(ctrl, APPLE_NVME_REG_CSTS);
        if (csts & APPLE_NVME_CSTS_RDY) {
            fut_printf("[ANS2] Controller enabled and ready\n");
            return true;
        }

        /* Check for fatal status */
        if (csts & APPLE_NVME_CSTS_CFS) {
            fut_printf("[ANS2] Error: Controller fatal status (csts=0x%x)\n", csts);
            return false;
        }

        /* Polling with timeout tracking */
        fut_printf("[ANS2] Waiting for controller ready (timeout %d, csts=0x%x)...\n", timeout, csts);
    }

    fut_printf("[ANS2] Error: Controller enable timeout\n");
    return false;
}

/* ============================================================
 *   Queue Initialization
 * ============================================================ */

static bool apple_ans2_init_admin_queue(apple_ans2_ctrl_t *ctrl) {
    /* Allocate admin submission queue */
    ctrl->admin_sq = (nvme_command_t *)fut_pmm_alloc_page();
    if (!ctrl->admin_sq) {
        fut_printf("[ANS2] Error: Failed to allocate admin SQ\n");
        return false;
    }
    memset(ctrl->admin_sq, 0, FUT_PAGE_SIZE);

    /* Allocate admin completion queue */
    ctrl->admin_cq = (nvme_completion_t *)fut_pmm_alloc_page();
    if (!ctrl->admin_cq) {
        fut_printf("[ANS2] Error: Failed to allocate admin CQ\n");
        return false;
    }
    memset(ctrl->admin_cq, 0, FUT_PAGE_SIZE);

    /* Allocate admin TCB array */
    ctrl->admin_tcbs = (apple_ans_tcb_t *)fut_pmm_alloc_page();
    if (!ctrl->admin_tcbs) {
        fut_printf("[ANS2] Error: Failed to allocate admin TCBs\n");
        return false;
    }
    memset(ctrl->admin_tcbs, 0, FUT_PAGE_SIZE);

    /* Initialize queue pointers */
    ctrl->admin_sq_head = 0;
    ctrl->admin_sq_tail = 0;
    ctrl->admin_cq_head = 0;
    ctrl->admin_cq_phase = 1;

    /* Configure admin queue attributes */
    uint32_t aqa = ((APPLE_ANS_ADMIN_QUEUE_DEPTH - 1) << 16) |
                   (APPLE_ANS_ADMIN_QUEUE_DEPTH - 1);
    ANS_WRITE32(ctrl, APPLE_NVME_REG_AQA, aqa);

    /* Set admin queue base addresses */
    ANS_WRITE64(ctrl, APPLE_NVME_REG_ASQ, (uint64_t)ctrl->admin_sq);
    ANS_WRITE64(ctrl, APPLE_NVME_REG_ACQ, (uint64_t)ctrl->admin_cq);

    /* Configure NVMMU for admin queue */
    ANS_WRITE64(ctrl, APPLE_NVMMU_ASQ_TCB_BASE, (uint64_t)ctrl->admin_tcbs);

    fut_printf("[ANS2] Admin queue initialized\n");
    return true;
}

static bool apple_ans2_init_io_queue(apple_ans2_ctrl_t *ctrl) {
    /* Allocate I/O submission queue */
    ctrl->io_sq = (nvme_command_t *)fut_pmm_alloc_page();
    if (!ctrl->io_sq) {
        fut_printf("[ANS2] Error: Failed to allocate I/O SQ\n");
        return false;
    }
    memset(ctrl->io_sq, 0, FUT_PAGE_SIZE);

    /* Allocate I/O completion queue */
    ctrl->io_cq = (nvme_completion_t *)fut_pmm_alloc_page();
    if (!ctrl->io_cq) {
        fut_printf("[ANS2] Error: Failed to allocate I/O CQ\n");
        return false;
    }
    memset(ctrl->io_cq, 0, FUT_PAGE_SIZE);

    /* Allocate I/O TCB array */
    ctrl->io_tcbs = (apple_ans_tcb_t *)fut_pmm_alloc_page();
    if (!ctrl->io_tcbs) {
        fut_printf("[ANS2] Error: Failed to allocate I/O TCBs\n");
        return false;
    }
    memset(ctrl->io_tcbs, 0, FUT_PAGE_SIZE);

    /* Initialize queue pointers */
    ctrl->io_sq_head = 0;
    ctrl->io_sq_tail = 0;
    ctrl->io_cq_head = 0;
    ctrl->io_cq_phase = 1;

    /* Configure NVMMU for I/O queue */
    ANS_WRITE64(ctrl, APPLE_NVMMU_IOSQ_TCB_BASE, (uint64_t)ctrl->io_tcbs);

    /* Set total TCB count */
    ANS_WRITE32(ctrl, APPLE_NVMMU_NUM_TCBS, APPLE_ANS_MAX_QUEUE_DEPTH);

    /* Enable linear submission mode */
    ANS_WRITE32(ctrl, APPLE_ANS_LINEAR_SQ_CTRL, APPLE_ANS_LINEAR_SQ_EN);

    fut_printf("[ANS2] I/O queue initialized\n");
    return true;
}

/* ============================================================
 *   Command Submission
 * ============================================================ */

int fut_apple_ans2_submit_admin(apple_ans2_ctrl_t *ctrl, const nvme_command_t *cmd) {
    if (!ctrl || !cmd) {
        return -1;
    }

    /* Allocate tag */
    int tag = apple_ans2_alloc_tag(ctrl);
    if (tag < 0 || tag >= APPLE_ANS_ADMIN_QUEUE_DEPTH) {
        fut_printf("[ANS2] Error: No admin tags available\n");
        return -1;
    }

    /* Program SQ entry */
    nvme_command_t *sq_entry = &ctrl->admin_sq[tag];
    memcpy(sq_entry, cmd, sizeof(nvme_command_t));
    sq_entry->command_id = tag;

    /* Program TCB */
    apple_ans_tcb_t *tcb = &ctrl->admin_tcbs[tag];
    apple_ans2_program_tcb(tcb, cmd, tag);

    /* Ring doorbell to submit command */
    apple_ans2_ring_admin_doorbell(ctrl, tag);

    return tag;
}

int fut_apple_ans2_submit_io(apple_ans2_ctrl_t *ctrl, const nvme_command_t *cmd) {
    if (!ctrl || !cmd) {
        return -1;
    }

    /* Allocate tag (offset by admin queue depth) */
    int tag = apple_ans2_alloc_tag(ctrl);
    if (tag < APPLE_ANS_ADMIN_QUEUE_DEPTH || tag >= APPLE_ANS_MAX_QUEUE_DEPTH) {
        fut_printf("[ANS2] Error: No I/O tags available\n");
        return -1;
    }

    /* Calculate I/O queue index */
    int io_idx = tag - APPLE_ANS_ADMIN_QUEUE_DEPTH;

    /* Program SQ entry */
    nvme_command_t *sq_entry = &ctrl->io_sq[io_idx];
    memcpy(sq_entry, cmd, sizeof(nvme_command_t));
    sq_entry->command_id = tag;

    /* Program TCB */
    apple_ans_tcb_t *tcb = &ctrl->io_tcbs[tag];
    apple_ans2_program_tcb(tcb, cmd, tag);

    /* Ring doorbell to submit command */
    apple_ans2_ring_io_doorbell(ctrl, tag);

    return tag;
}

/* ============================================================
 *   Completion Queue Polling
 * ============================================================ */

bool fut_apple_ans2_poll_admin_cq(apple_ans2_ctrl_t *ctrl, nvme_completion_t *cqe_out) {
    if (!ctrl || !cqe_out) {
        return false;
    }

    nvme_completion_t *cqe = &ctrl->admin_cq[ctrl->admin_cq_head];

    /* Check phase bit */
    uint8_t phase = (cqe->status >> 0) & 1;
    if (phase != ctrl->admin_cq_phase) {
        return false;  /* No new completion */
    }

    /* Copy completion entry */
    memcpy(cqe_out, cqe, sizeof(nvme_completion_t));

    /* Advance CQ head */
    ctrl->admin_cq_head++;
    if (ctrl->admin_cq_head >= APPLE_ANS_ADMIN_QUEUE_DEPTH) {
        ctrl->admin_cq_head = 0;
        ctrl->admin_cq_phase ^= 1;
    }

    /* Free tag */
    apple_ans2_free_tag(ctrl, cqe_out->command_id);

    return true;
}

bool fut_apple_ans2_poll_io_cq(apple_ans2_ctrl_t *ctrl, nvme_completion_t *cqe_out) {
    if (!ctrl || !cqe_out) {
        return false;
    }

    nvme_completion_t *cqe = &ctrl->io_cq[ctrl->io_cq_head];

    /* Check phase bit */
    uint8_t phase = (cqe->status >> 0) & 1;
    if (phase != ctrl->io_cq_phase) {
        return false;  /* No new completion */
    }

    /* Copy completion entry */
    memcpy(cqe_out, cqe, sizeof(nvme_completion_t));

    /* Advance CQ head */
    ctrl->io_cq_head++;
    if (ctrl->io_cq_head >= APPLE_ANS_IO_QUEUE_DEPTH) {
        ctrl->io_cq_head = 0;
        ctrl->io_cq_phase ^= 1;
    }

    /* Free tag */
    apple_ans2_free_tag(ctrl, cqe_out->command_id);

    return true;
}

/* ============================================================
 *   Identify Commands
 * ============================================================ */

bool fut_apple_ans2_identify_controller(apple_ans2_ctrl_t *ctrl) {
    if (!ctrl) {
        return false;
    }

    fut_printf("[ANS2] Identifying controller...\n");

    /* Allocate buffer for identify data */
    void *identify_buf = (void *)fut_pmm_alloc_page();
    if (!identify_buf) {
        fut_printf("[ANS2] Error: Failed to allocate identify buffer\n");
        return false;
    }
    memset(identify_buf, 0, FUT_PAGE_SIZE);

    /* Build IDENTIFY command */
    nvme_command_t cmd = {0};
    cmd.opcode = 0x06;  /* Admin: Identify */
    cmd.nsid = 0;
    cmd.prp1 = (uint64_t)identify_buf;
    cmd.prp2 = 0;
    cmd.cdw10 = 1;  /* CNS=1: Identify Controller */

    /* Submit command */
    int tag = fut_apple_ans2_submit_admin(ctrl, &cmd);
    if (tag < 0) {
        fut_pmm_free_page(identify_buf);
        return false;
    }

    /* Poll for completion */
    nvme_completion_t cqe;
    int timeout = 10000;
    while (timeout-- > 0) {
        if (fut_apple_ans2_poll_admin_cq(ctrl, &cqe)) {
            if (cqe.command_id == tag) {
                /* Check status */
                uint16_t status = (cqe.status >> 1) & 0x7FF;
                if (status != 0) {
                    fut_printf("[ANS2] Error: Identify controller failed (status=0x%x)\n", status);
                    fut_pmm_free_page(identify_buf);
                    return false;
                }

                /* Parse identify data */
                uint8_t *data = (uint8_t *)identify_buf;
                memcpy(ctrl->serial, data + 4, 20);
                memcpy(ctrl->model, data + 24, 40);
                memcpy(ctrl->firmware, data + 64, 8);

                fut_printf("[ANS2] Controller identified\n");
                fut_printf("[ANS2]   Model: %.40s\n", ctrl->model);
                fut_printf("[ANS2]   Serial: %.20s\n", ctrl->serial);
                fut_printf("[ANS2]   Firmware: %.8s\n", ctrl->firmware);

                fut_pmm_free_page(identify_buf);
                return true;
            }
        }
        /* Simple delay */
        for (volatile int i = 0; i < 1000; i++);
    }

    fut_printf("[ANS2] Error: Identify controller timeout\n");
    fut_pmm_free_page(identify_buf);
    return false;
}

bool fut_apple_ans2_identify_namespace(apple_ans2_ctrl_t *ctrl, uint32_t nsid) {
    if (!ctrl) {
        return false;
    }

    fut_printf("[ANS2] Identifying namespace %u...\n", nsid);

    /* Allocate buffer for identify data */
    void *identify_buf = (void *)fut_pmm_alloc_page();
    if (!identify_buf) {
        fut_printf("[ANS2] Error: Failed to allocate identify buffer\n");
        return false;
    }
    memset(identify_buf, 0, FUT_PAGE_SIZE);

    /* Build IDENTIFY command */
    nvme_command_t cmd = {0};
    cmd.opcode = 0x06;  /* Admin: Identify */
    cmd.nsid = nsid;
    cmd.prp1 = (uint64_t)identify_buf;
    cmd.prp2 = 0;
    cmd.cdw10 = 0;  /* CNS=0: Identify Namespace */

    /* Submit command */
    int tag = fut_apple_ans2_submit_admin(ctrl, &cmd);
    if (tag < 0) {
        fut_pmm_free_page(identify_buf);
        return false;
    }

    /* Poll for completion */
    nvme_completion_t cqe;
    int timeout = 10000;
    while (timeout-- > 0) {
        if (fut_apple_ans2_poll_admin_cq(ctrl, &cqe)) {
            if (cqe.command_id == tag) {
                /* Check status */
                uint16_t status = (cqe.status >> 1) & 0x7FF;
                if (status != 0) {
                    fut_printf("[ANS2] Error: Identify namespace failed (status=0x%x)\n", status);
                    fut_pmm_free_page(identify_buf);
                    return false;
                }

                /* Parse namespace data */
                uint64_t *data = (uint64_t *)identify_buf;
                uint64_t nsze = data[0];  /* Namespace size in blocks */
                uint8_t *lbaf = (uint8_t *)identify_buf + 128;  /* LBA format 0 */
                uint8_t lbads = lbaf[0] & 0xFF;  /* LBA data size (power of 2) */

                ctrl->max_lba = (uint32_t)nsze;
                ctrl->sector_size = 1 << lbads;

                fut_printf("[ANS2] Namespace identified\n");
                fut_printf("[ANS2]   Max LBA: %u\n", ctrl->max_lba);
                fut_printf("[ANS2]   Sector size: %u bytes\n", ctrl->sector_size);

                fut_pmm_free_page(identify_buf);
                return true;
            }
        }
        for (volatile int i = 0; i < 1000; i++);
    }

    fut_printf("[ANS2] Error: Identify namespace timeout\n");
    fut_pmm_free_page(identify_buf);
    return false;
}

/* ============================================================
 *   Read/Write Operations
 * ============================================================ */

int fut_apple_ans2_read(apple_ans2_ctrl_t *ctrl, uint64_t lba, uint32_t count, void *buffer) {
    if (!ctrl || !buffer || count == 0) {
        return -1;
    }

    /* Calculate total transfer size in bytes (count * sector_size) */
    uint32_t total_bytes = count * ctrl->sector_size;
    uint32_t num_pages = (total_bytes + FUT_PAGE_SIZE - 1) / FUT_PAGE_SIZE;

    /* For now, limit to 2 pages (8KB) to avoid PRP list complexity */
    if (num_pages > 2) {
        fut_printf("[ANS2] Error: Read transfer too large (%u pages, max 2)\n", num_pages);
        return -1;
    }

    /* Build NVMe Read command */
    nvme_command_t cmd = {0};
    cmd.opcode = 0x02;  /* NVMe Read */
    cmd.nsid = 1;       /* Namespace 1 */
    cmd.prp1 = (uint64_t)buffer;

    /* Handle PRP2 for multi-page transfers */
    if (num_pages == 2) {
        cmd.prp2 = (uint64_t)buffer + FUT_PAGE_SIZE;
    } else {
        cmd.prp2 = 0;  /* Single page transfer */
    }

    cmd.cdw10 = (uint32_t)(lba & 0xFFFFFFFF);
    cmd.cdw11 = (uint32_t)(lba >> 32);
    cmd.cdw12 = (count - 1);  /* NLB (0-based) */

    /* Submit command */
    int tag = fut_apple_ans2_submit_io(ctrl, &cmd);
    if (tag < 0) {
        return -1;
    }

    /* Poll for completion */
    nvme_completion_t cqe;
    int timeout = 100000;
    while (timeout-- > 0) {
        if (fut_apple_ans2_poll_io_cq(ctrl, &cqe)) {
            if (cqe.command_id == tag) {
                uint16_t status = (cqe.status >> 1) & 0x7FF;
                if (status != 0) {
                    return -1;
                }
                return count;
            }
        }
        for (volatile int i = 0; i < 100; i++);
    }

    return -1;  /* Timeout */
}

int fut_apple_ans2_write(apple_ans2_ctrl_t *ctrl, uint64_t lba, uint32_t count, const void *buffer) {
    if (!ctrl || !buffer || count == 0) {
        return -1;
    }

    /* Calculate total transfer size in bytes (count * sector_size) */
    uint32_t total_bytes = count * ctrl->sector_size;
    uint32_t num_pages = (total_bytes + FUT_PAGE_SIZE - 1) / FUT_PAGE_SIZE;

    /* For now, limit to 2 pages (8KB) to avoid PRP list complexity */
    if (num_pages > 2) {
        fut_printf("[ANS2] Error: Write transfer too large (%u pages, max 2)\n", num_pages);
        return -1;
    }

    /* Build NVMe Write command */
    nvme_command_t cmd = {0};
    cmd.opcode = 0x01;  /* NVMe Write */
    cmd.nsid = 1;       /* Namespace 1 */
    cmd.prp1 = (uint64_t)buffer;

    /* Handle PRP2 for multi-page transfers */
    if (num_pages == 2) {
        cmd.prp2 = (uint64_t)buffer + FUT_PAGE_SIZE;
    } else {
        cmd.prp2 = 0;  /* Single page transfer */
    }

    cmd.cdw10 = (uint32_t)(lba & 0xFFFFFFFF);
    cmd.cdw11 = (uint32_t)(lba >> 32);
    cmd.cdw12 = (count - 1);  /* NLB (0-based) */

    /* Submit command */
    int tag = fut_apple_ans2_submit_io(ctrl, &cmd);
    if (tag < 0) {
        return -1;
    }

    /* Poll for completion */
    nvme_completion_t cqe;
    int timeout = 100000;
    while (timeout-- > 0) {
        if (fut_apple_ans2_poll_io_cq(ctrl, &cqe)) {
            if (cqe.command_id == tag) {
                uint16_t status = (cqe.status >> 1) & 0x7FF;
                if (status != 0) {
                    return -1;
                }
                return count;
            }
        }
        for (volatile int i = 0; i < 100; i++);
    }

    return -1;  /* Timeout */
}

/* ============================================================
 *   Controller Initialization
 * ============================================================ */

apple_ans2_ctrl_t *fut_apple_ans2_init(const fut_platform_info_t *info) {
    if (!info) {
        return NULL;
    }

    fut_printf("[ANS2] Initializing Apple ANS2 NVMe controller\n");

    /* Allocate controller state */
    apple_ans2_ctrl_t *ctrl = (apple_ans2_ctrl_t *)fut_pmm_alloc_page();
    if (!ctrl) {
        fut_printf("[ANS2] Error: Failed to allocate controller state\n");
        return NULL;
    }
    memset(ctrl, 0, sizeof(apple_ans2_ctrl_t));

    /* Get NVMe base address from device tree (parsed in fut_dtb_parse) */
    ctrl->mmio_phys = info->ans_nvme_base;
    ctrl->mmio_base = (volatile uint8_t *)ctrl->mmio_phys;

    if (ctrl->mmio_phys == 0) {
        fut_printf("[ANS2] Warning: NVMe base address not configured\n");
        fut_printf("[ANS2] Note: Device tree parsing for NVMe node required\n");
        fut_pmm_free_page(ctrl);
        return NULL;
    }

    /* Read controller capabilities */
    ctrl->cap = ANS_READ64(ctrl, APPLE_NVME_REG_CAP);
    ctrl->page_size = 4096;  /* 4KB pages */

    /* Check boot status */
    uint32_t boot_status = ANS_READ32(ctrl, APPLE_ANS_BOOT_STATUS);
    if (boot_status != APPLE_ANS_BOOT_STATUS_OK) {
        fut_printf("[ANS2] Warning: Boot status not OK (0x%08x)\n", boot_status);
    }

    /* Initialize tag bitmap */
    ctrl->tag_bitmap = 0;

    /* Initialize RTKit co-processor IPC */
    fut_printf("[ANS2] Initializing RTKit co-processor...\n");

    /* Get mailbox address from device tree (parsed in fut_dtb_parse) */
    ctrl->mailbox_phys = info->ans_mailbox_base;

    if (ctrl->mailbox_phys == 0) {
        fut_printf("[ANS2] Warning: Mailbox address not configured\n");
        fut_printf("[ANS2] Note: Device tree parsing for mailbox required\n");
        /* Continue anyway for build testing */
    } else {
        /* Initialize RTKit */
        ctrl->rtkit = apple_rtkit_init(ctrl->mailbox_phys);
        if (!ctrl->rtkit) {
            fut_printf("[ANS2] Error: RTKit initialization failed\n");
            fut_pmm_free_page(ctrl);
            return NULL;
        }

        /* Boot RTKit co-processor */
        if (!apple_rtkit_boot(ctrl->rtkit)) {
            fut_printf("[ANS2] Error: RTKit boot failed\n");
            apple_rtkit_shutdown(ctrl->rtkit);
            fut_pmm_free_page(ctrl);
            return NULL;
        }

        /* Register ANS2 endpoint handler */
        ctrl->ans2_endpoint = APPLE_ANS2_ENDPOINT;
        if (!apple_rtkit_register_endpoint(ctrl->rtkit, ctrl->ans2_endpoint,
                                           apple_ans2_rtkit_handler, ctrl)) {
            fut_printf("[ANS2] Warning: Failed to register endpoint\n");
        }

        /* Start ANS2 application endpoint */
        if (!apple_rtkit_start_endpoint(ctrl->rtkit, ctrl->ans2_endpoint)) {
            fut_printf("[ANS2] Warning: Failed to start ANS2 endpoint\n");
        }

        fut_printf("[ANS2] RTKit co-processor initialized\n");
    }

    /* Reset controller */
    if (!fut_apple_ans2_reset(ctrl)) {
        fut_pmm_free_page(ctrl);
        return NULL;
    }

    /* Initialize admin queue */
    if (!apple_ans2_init_admin_queue(ctrl)) {
        fut_pmm_free_page(ctrl);
        return NULL;
    }

    /* Initialize I/O queue */
    if (!apple_ans2_init_io_queue(ctrl)) {
        fut_pmm_free_page(ctrl);
        return NULL;
    }

    /* Enable controller */
    if (!fut_apple_ans2_enable(ctrl)) {
        fut_pmm_free_page(ctrl);
        return NULL;
    }

    /* Identify controller */
    if (!fut_apple_ans2_identify_controller(ctrl)) {
        fut_printf("[ANS2] Warning: Controller identification failed\n");
    }

    /* Identify namespace 1 */
    if (!fut_apple_ans2_identify_namespace(ctrl, 1)) {
        fut_printf("[ANS2] Warning: Namespace identification failed\n");
    }

    fut_printf("[ANS2] Apple ANS2 NVMe controller initialized successfully\n");
    return ctrl;
}

/* ============================================================
 *   Platform Integration
 * ============================================================ */

bool fut_apple_ans2_platform_init(const fut_platform_info_t *info) {
    if (!info || !info->has_aic) {
        fut_printf("[ANS2] Error: Not an Apple Silicon platform\n");
        return false;
    }

    fut_printf("[ANS2] Initializing Apple ANS2 NVMe subsystem\n");

    apple_ans2_ctrl_t *ctrl = fut_apple_ans2_init(info);
    if (!ctrl) {
        fut_printf("[ANS2] Error: Failed to initialize ANS2 controller\n");
        return false;
    }

    /* Register with block device subsystem */
    /* Block Device Interface Registration Plan:
     *
     * Phase 1 (Complete): Hardware initialization
     * - ANS2 controller detection via device tree
     * - RTKit protocol initialization for co-processor communication
     * - Command queue setup and ready for submissions
     * - Status: Controllers detected and initialized successfully
     *
     * Phase 2 (Pending): Low-level I/O operations
     * - Submit NVMe commands (Read/Write/Flush)
     * - Handle I/O completions and responses
     * - Implement retries and error handling
     * - Track I/O command submission and completion
     * - Status: Read/write operations functional, completion handling needed
     *
     * Phase 3 (Pending): Block device layer integration
     * - Implement fut_blockdev_t interface (kernel/blockdev/blockdev.h)
     * - Register device with global block device registry
     * - Create /dev/nvmeXnY device nodes via devfs
     * - Hook into VFS I/O operations (read, write, ioctl)
     * - Implement sector-based I/O translation
     * - Status: Requires block device layer refactoring
     *
     * Phase 4 (Pending): Advanced features
     * - MBR/GPT partition table parsing
     * - Logical volume management
     * - NVMe namespace enumeration and multi-namespace support
     * - S.M.A.R.T. monitoring and health reporting
     * - Power management and thermal throttling
     * - Status: Not yet started, lower priority
     *
     * Current State:
     * - Controller is initialized and ready for direct I/O operations
     * - Raw read/write commands can be submitted
     * - No block device layer integration yet
     * - Firmware updates and advanced features not supported
     *
     * Block Device Interface Details:
     *
     * Required Functions (Phase 3):
     * - fut_blockdev_open(): Allocate and initialize block device handle
     * - fut_blockdev_read(): Submit asynchronous read request
     * - fut_blockdev_write(): Submit asynchronous write request
     * - fut_blockdev_flush(): Ensure data durability
     * - fut_blockdev_close(): Release resources
     * - fut_blockdev_ioctl(): Handle control operations (FLUSH, DISCARD, etc.)
     *
     * Device Naming Scheme:
     * - /dev/nvme0: First controller
     * - /dev/nvme0n1: Namespace 1 of first controller
     * - /dev/nvme0n1p1: Partition 1 of namespace 1
     * - /dev/nvme1n1: Namespace 1 of second controller
     *
     * Integration Points:
     * - Kernel block device registry (kernel/blockdev/blockdev.c)
     * - Virtual filesystem layer (kernel/vfs/)
     * - Device filesystem (kernel/vfs/devfs.c)
     * - Task I/O wait queues (scheduler/waitq.c)
     *
     * Dependencies for Phase 3:
     * - Block device layer infrastructure must be refactored
     * - Error handling for I/O failures (media errors, timeouts)
     * - Interrupt-driven completion (currently would use polling)
     * - Task wake-up on I/O completion
     *
     * Testing Plan (when Phase 3 is ready):
     * 1. Verify device node creation (/dev/nvme0n1)
     * 2. Read/write sector from shell command-line
     * 3. Test with filesystem creation (mkfs on /dev/nvme0n1)
     * 4. Verify filesystem mount and file operations
     * 5. Test error scenarios (media errors, timeouts)
     *
     * Performance Considerations:
     * - Currently single-threaded submissions (Phase 2)
     * - Phase 3 needs concurrent I/O support
     * - Queue depth management for command pipelining
     * - NUMA-aware memory allocation for scatter-gather lists
     *
     * Known Limitations:
     * - No multi-namespace support (Apple Silicon typically has 1 namespace)
     * - No SMART monitoring (requires additional RTKit protocol)
     * - No power state management (Apple firmware handles thermal throttling)
     * - No firmware update support (security-restricted on Apple Silicon)
     */

    fut_printf("[ANS2] Block device registration pending (Phase 3-4)\n");
    fut_printf("[ANS2] NVMe read/write operations ready (Phase 2)\n");

    fut_printf("[ANS2] Apple ANS2 NVMe subsystem initialized\n");
    return true;
}
