{
  "name": "System Bus",
  "type": "INANIMATE_OBJECT",
  "id": {
    "group": 24,
    "item": 1001
  },
  "claims": [
    {
      "predicate": "DEFINED_AS",
      "object": "architecture and layout of communication pathways",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "USED_FOR",
      "object": "transfer data",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "USED_FOR",
      "object": "transfer addresses",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "USED_FOR",
      "object": "transfer control signals",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "USED_FOR",
      "object": "communication among core components",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "HAS_PART",
      "object": "CPU",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "HAS_PART",
      "object": "memory",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "HAS_PART",
      "object": "I/O devices",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    }
  ],
  "surface_layer": {
    "definition": "The system bus is the architecture and layout of communication pathways that transfer data, addresses, and control signals among core computer components.",
    "common_uses": [
      "Data transfer",
      "Address specification",
      "Control signal transmission"
    ]
  },
  "deep_layer": {
    "mechanism": "The system bus facilitates communication between the CPU, memory, and I/O devices by providing pathways for data, addresses, and control signals.",
    "origin": "The architecture is designed as part of the computer's initial system design."
  },
  "instance_layer": {
    "examples": [
      "PCI bus",
      "USB bus"
    ]
  },
  "facets": {
    "STRUCTURAL": {
      "visual_features": [
        "Metallic traces",
        "Electrical connectors"
      ],
      "shape": [
        "Planar",
        "Linear"
      ],
      "composition": [
        "Copper",
        "Silicon",
        "Plastic"
      ]
    },
    "FUNCTION": {
      "roles": [
        "Communication Pathway"
      ],
      "capabilities": [
        "Data transmission",
        "Signal routing"
      ]
    }
  },
  "epistemic_metadata": {
    "source": "Multiple Web Sources",
    "citations": [
      "https://www.geeksforgeeks.org/computer-organization-architecture/system-bus-design/",
      "https://engineerfix.com/how-the-internal-bus-moves-data-inside-a-computer/",
      "https://quizlet.com/227886289/chapter-3-flash-cards/"
    ]
  }
}