// Seed: 623519869
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout supply0 id_2;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  input wire id_1;
  assign id_2 = -1;
endmodule
module module_2 #(
    parameter id_1 = 32'd4
) (
    output logic id_0,
    input tri _id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wand id_7,
    output wor id_8,
    input tri id_9,
    output wand id_10,
    input supply1 id_11,
    output uwire id_12,
    input tri1 id_13,
    output supply1 id_14
);
  wire [id_1 : 1 'b0] id_16;
  assign id_14 = id_5;
  always #1 id_0 <= -1'h0;
  module_0 modCall_1 (
      id_16,
      id_16
  );
  logic id_17;
  ;
  initial begin : LABEL_0
    id_0 <= id_11;
  end
  assign #id_18 id_8 = id_2;
endmodule
