-v /home/s329514/TestingAssignment/cv32e40p_assignments/syn/techlib/NangateOpenCellLibrary.v -f /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/../../cv32e40p_manifest_gate.flist /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/include/perturbation_pkg.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/cv32e40p_random_interrupt_generator.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/dp_ram.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/tb_top.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/cv32e40p_tb_subsystem.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/riscv_rvalid_stall.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/riscv_gnt_stall.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/amo_shim.sv /home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/mm_ram.sv -kdb -debug_access+all -lca -sverilog -full64 -timescale=1ns/1ns /home/s329514/TestingAssignment/cv32e40p_assignments/fsim/strobe.sv -fsim -fsim=dut:tb_top.wrapper_i.top_i -fsim=portfaults +vcs+fsdbon -suppress=TFIPC -top tb_top -top strobe
