#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May  2 17:05:17 2021
# Process ID: 20880
# Current directory: C:/Users/denis/Documents/WSU/2 Sophomore/1 Sophomore 1st Semester/Logic Circuits (EE 214)/EE Projects/Project 11/Proj11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21496 C:\Users\denis\Documents\WSU\2 Sophomore\1 Sophomore 1st Semester\Logic Circuits (EE 214)\EE Projects\Project 11\Proj11\Proj11.xpr
# Log file: C:/Users/denis/Documents/WSU/2 Sophomore/1 Sophomore 1st Semester/Logic Circuits (EE 214)/EE Projects/Project 11/Proj11/vivado.log
# Journal file: C:/Users/denis/Documents/WSU/2 Sophomore/1 Sophomore 1st Semester/Logic Circuits (EE 214)/EE Projects/Project 11/Proj11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/denis/Documents/WSU/2 Sophomore/1 Sophomore 1st Semester/Logic Circuits (EE 214)/EE Projects/Project 11/Proj11/Proj11.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/denis/Documents/WSU/2 Sophomore/1 Sophomore 1st Semester/Logic Circuits (EE 214)/EE Projects/Project 11/Proj11'
INFO: [Project 1-313] Project file moved from 'C:/Users/denis/Desktop/Proj11' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.672 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/denis/Documents/WSU/2 Sophomore/1 Sophomore 1st Semester/Logic Circuits (EE 214)/EE Projects/Project 11/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd}
Reading block design file <C:/Users/denis/Documents/WSU/2 Sophomore/1 Sophomore 1st Semester/Logic Circuits (EE 214)/EE Projects/Project 11/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd>...
Adding component instance block -- xilinx.com:module_ref:Req2DispCounter:1.0 - Req2DispCounter_0
Adding component instance block -- xilinx.com:module_ref:Req2Mux:1.0 - Req2Mux_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:module_ref:Req2_7seg:1.0 - Req2_7seg_0
Adding component instance block -- xilinx.com:module_ref:Req2Decoder:1.0 - Req2Decoder_0
Adding component instance block -- xilinx.com:module_ref:Req2Counter:1.0 - Req2Counter_0
Adding component instance block -- xilinx.com:module_ref:Req2Counter:1.0 - Req2Counter_1
Adding component instance block -- xilinx.com:module_ref:Req2Counter:1.0 - Req2Counter_2
Adding component instance block -- xilinx.com:module_ref:Req2Counter:1.0 - Req2Counter_3
Adding component instance block -- xilinx.com:module_ref:Req2Div:1.0 - Req2Div_0
Adding component instance block -- xilinx.com:module_ref:Req2FSM:1.0 - Req2FSM_0
Successfully read diagram <Req2> from block design file <C:/Users/denis/Documents/WSU/2 Sophomore/1 Sophomore 1st Semester/Logic Circuits (EE 214)/EE Projects/Project 11/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.672 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  2 17:45:04 2021...
