{
  "Top": "activation_accelerator",
  "RtlTop": "activation_accelerator",
  "RtlPrefix": "",
  "RtlSubPrefix": "activation_accelerator_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in0": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in0_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in0_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "in1": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "2",
      "direction": "out",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "stage": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "stage",
          "usage": "data",
          "direction": "in"
        }]
    },
    "config": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "config_r",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_op fmul -impl=maxdsp",
      "config_op fadd -impl=fulldsp",
      "config_op fsub -impl=fulldsp"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "activation_accelerator"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2 ~ 49167",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "activation_accelerator",
    "Version": "1.0",
    "DisplayName": "Activation_accelerator",
    "Revision": "2114328982",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_activation_accelerator_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/activation_accelerator.cpp",
      "..\/..\/activation_accelerator.h"
    ],
    "TestBench": ["..\/..\/testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_add_blocks_add.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_gelu_blocks.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_layer_norm_normalize_blocks.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_layer_norm_std_blocks.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_layernorm_sum_square.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_multiply_blocks_Multiply.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_rms_norm_normalize_blocks.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_rms_sum_square.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_silu_blocks.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_softmax_exp_and_bucket.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_softmax_final.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_softmax_max_step_loop.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_stage_0_load1.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_Pipeline_stage_2_store.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_lbW.vhd",
      "impl\/vhdl\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_bkb.vhd",
      "impl\/vhdl\/activation_accelerator_control_s_axi.vhd",
      "impl\/vhdl\/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/activation_accelerator_fmaxf.vhd",
      "impl\/vhdl\/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1.vhd",
      "impl\/vhdl\/activation_accelerator_gmem0_m_axi.vhd",
      "impl\/vhdl\/activation_accelerator_gmem1_m_axi.vhd",
      "impl\/vhdl\/activation_accelerator_gmem2_m_axi.vhd",
      "impl\/vhdl\/activation_accelerator_round_float32_to_bf16_ieee.vhd",
      "impl\/vhdl\/activation_accelerator_sparsemux_9_3_32_1_1.vhd",
      "impl\/vhdl\/activation_accelerator_sparsemux_17_3_16_1_1.vhd",
      "impl\/vhdl\/activation_accelerator_sparsemux_129_6_16_1_1.vhd",
      "impl\/vhdl\/activation_accelerator_sparsemux_129_6_32_1_1.vhd",
      "impl\/vhdl\/activation_accelerator.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_add_blocks_add.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_gelu_blocks.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_layer_norm_normalize_blocks.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_layer_norm_std_blocks.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_layernorm_sum_square.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_multiply_blocks_Multiply.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_rms_norm_normalize_blocks.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_rms_sum_square.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_silu_blocks.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_softmax_exp_and_bucket.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_softmax_final.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_softmax_max_step_loop.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_stage_0_load1.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_Pipeline_stage_2_store.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_lbW.dat",
      "impl\/verilog\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_lbW.v",
      "impl\/verilog\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_bkb.dat",
      "impl\/verilog\/activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_bkb.v",
      "impl\/verilog\/activation_accelerator_control_s_axi.v",
      "impl\/verilog\/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.v",
      "impl\/verilog\/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v",
      "impl\/verilog\/activation_accelerator_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/activation_accelerator_fmaxf.v",
      "impl\/verilog\/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1.v",
      "impl\/verilog\/activation_accelerator_gmem0_m_axi.v",
      "impl\/verilog\/activation_accelerator_gmem1_m_axi.v",
      "impl\/verilog\/activation_accelerator_gmem2_m_axi.v",
      "impl\/verilog\/activation_accelerator_round_float32_to_bf16_ieee.v",
      "impl\/verilog\/activation_accelerator_sparsemux_9_3_32_1_1.v",
      "impl\/verilog\/activation_accelerator_sparsemux_17_3_16_1_1.v",
      "impl\/verilog\/activation_accelerator_sparsemux_129_6_16_1_1.v",
      "impl\/verilog\/activation_accelerator_sparsemux_129_6_32_1_1.v",
      "impl\/verilog\/activation_accelerator.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/data\/activation_accelerator.mdd",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/data\/activation_accelerator.tcl",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/data\/activation_accelerator.yaml",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator.c",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator.h",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator_hw.h",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator_linux.c",
      "impl\/misc\/drivers\/activation_accelerator_v1_0\/src\/xactivation_accelerator_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/activation_accelerator.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in0_1",
          "access": "W",
          "description": "Data signal of in0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in0",
              "access": "W",
              "description": "Bit 31 to 0 of in0"
            }]
        },
        {
          "offset": "0x14",
          "name": "in0_2",
          "access": "W",
          "description": "Data signal of in0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in0",
              "access": "W",
              "description": "Bit 63 to 32 of in0"
            }]
        },
        {
          "offset": "0x1c",
          "name": "in1_1",
          "access": "W",
          "description": "Data signal of in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in1",
              "access": "W",
              "description": "Bit 31 to 0 of in1"
            }]
        },
        {
          "offset": "0x20",
          "name": "in1_2",
          "access": "W",
          "description": "Data signal of in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in1",
              "access": "W",
              "description": "Bit 63 to 32 of in1"
            }]
        },
        {
          "offset": "0x28",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x2c",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        },
        {
          "offset": "0x34",
          "name": "stage",
          "access": "W",
          "description": "Data signal of stage",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "stage",
              "access": "W",
              "description": "Bit 31 to 0 of stage"
            }]
        },
        {
          "offset": "0x3c",
          "name": "config_r",
          "access": "W",
          "description": "Data signal of config_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "config_r",
              "access": "W",
              "description": "Bit 31 to 0 of config_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in0"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "in1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "stage"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "config"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "in0"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "in0"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "in1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "in1"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "activation_accelerator",
      "BindInstances": "fmul_32ns_32ns_32_3_max_dsp_1_U2903 faddfsub_32ns_32ns_32_4_full_dsp_1_U2785 fmul_32ns_32ns_32_3_max_dsp_1_U2920 fexp_32ns_32ns_32_8_full_dsp_1_U2934 fexp_32ns_32ns_32_8_full_dsp_1_U2918 fmul_32ns_32ns_32_3_max_dsp_1_U2903 fdiv_32ns_32ns_32_9_no_dsp_1_U2810 fdiv_32ns_32ns_32_9_no_dsp_1_U2831 fmul_32ns_32ns_32_3_max_dsp_1_U2904 fdiv_32ns_32ns_32_9_no_dsp_1_U2830 fexp_32ns_32ns_32_8_full_dsp_1_U2942 fexp_32ns_32ns_32_8_full_dsp_1_U2922 fmul_32ns_32ns_32_3_max_dsp_1_U2904 fdiv_32ns_32ns_32_9_no_dsp_1_U2832 fmul_32ns_32ns_32_3_max_dsp_1_U2905 fdiv_32ns_32ns_32_9_no_dsp_1_U2819 fdiv_32ns_32ns_32_9_no_dsp_1_U2820 fexp_32ns_32ns_32_8_full_dsp_1_U2936 fexp_32ns_32ns_32_8_full_dsp_1_U2923 fmul_32ns_32ns_32_3_max_dsp_1_U2905 fmul_32ns_32ns_32_3_max_dsp_1_U2906 fdiv_32ns_32ns_32_9_no_dsp_1_U2825 fdiv_32ns_32ns_32_9_no_dsp_1_U2826 fdiv_32ns_32ns_32_9_no_dsp_1_U2827 fexp_32ns_32ns_32_8_full_dsp_1_U2943 fexp_32ns_32ns_32_8_full_dsp_1_U2924 fmul_32ns_32ns_32_3_max_dsp_1_U2907 fdiv_32ns_32ns_32_9_no_dsp_1_U2831 fdiv_32ns_32ns_32_9_no_dsp_1_U2832 fdiv_32ns_32ns_32_9_no_dsp_1_U2834 fdiv_32ns_32ns_32_9_no_dsp_1_U2834 fexp_32ns_32ns_32_8_full_dsp_1_U2938 fexp_32ns_32ns_32_8_full_dsp_1_U2911 fmul_32ns_32ns_32_3_max_dsp_1_U2907 fdiv_32ns_32ns_32_9_no_dsp_1_U2838 fdiv_32ns_32ns_32_9_no_dsp_1_U2807 fdiv_32ns_32ns_32_9_no_dsp_1_U2808 fdiv_32ns_32ns_32_9_no_dsp_1_U2836 fexp_32ns_32ns_32_8_full_dsp_1_U2944 fexp_32ns_32ns_32_8_full_dsp_1_U2912 fmul_32ns_32ns_32_3_max_dsp_1_U2908 fdiv_32ns_32ns_32_9_no_dsp_1_U2813 fdiv_32ns_32ns_32_9_no_dsp_1_U2814 fdiv_32ns_32ns_32_9_no_dsp_1_U2837 fmul_32ns_32ns_32_3_max_dsp_1_U2910 fexp_32ns_32ns_32_8_full_dsp_1_U2940 fexp_32ns_32ns_32_8_full_dsp_1_U2913 fmul_32ns_32ns_32_3_max_dsp_1_U2909 fdiv_32ns_32ns_32_9_no_dsp_1_U2820 fdiv_32ns_32ns_32_9_no_dsp_1_U2838 fmul_32ns_32ns_32_3_max_dsp_1_U2919 fdiv_32ns_32ns_32_9_no_dsp_1_U2823 fexp_32ns_32ns_32_8_full_dsp_1_U2945 fexp_32ns_32ns_32_8_full_dsp_1_U2914 fmul_32ns_32ns_32_3_max_dsp_1_U2910 fdiv_32ns_32ns_32_9_no_dsp_1_U2827 fdiv_32ns_32ns_32_9_no_dsp_1_U2828 fdiv_32ns_32ns_32_9_no_dsp_1_U2829 fdiv_32ns_32ns_32_9_no_dsp_1_U2830 fexp_32ns_32ns_32_8_full_dsp_1_U2942 fexp_32ns_32ns_32_8_full_dsp_1_U2915 fmul_32ns_32ns_32_3_max_dsp_1_U2919 fdiv_32ns_32ns_32_9_no_dsp_1_U2834 fdiv_32ns_32ns_32_9_no_dsp_1_U2835 fdiv_32ns_32ns_32_9_no_dsp_1_U2836 fdiv_32ns_32ns_32_9_no_dsp_1_U2837 fexp_32ns_32ns_32_8_full_dsp_1_U2943 fexp_32ns_32ns_32_8_full_dsp_1_U2916 fmul_32ns_32ns_32_3_max_dsp_1_U2920 faddfsub_32ns_32ns_32_4_full_dsp_1_U2796 fsqrt_32ns_32ns_32_8_no_dsp_1_U2840 faddfsub_32ns_32ns_32_4_full_dsp_1_U2788 fsqrt_32ns_32ns_32_8_no_dsp_1_U2841 fexp_32ns_32ns_32_8_full_dsp_1_U2944 fexp_32ns_32ns_32_8_full_dsp_1_U2917 fmul_32ns_32ns_32_3_max_dsp_1_U2921 fsqrt_32ns_32ns_32_8_no_dsp_1_U2843 faddfsub_32ns_32ns_32_4_full_dsp_1_U2801 fsqrt_32ns_32ns_32_8_no_dsp_1_U2844 fdiv_32ns_32ns_32_9_no_dsp_1_U2811 fexp_32ns_32ns_32_8_full_dsp_1_U2945 fexp_32ns_32ns_32_8_full_dsp_1_U2918 fmul_32ns_32ns_32_3_max_dsp_1_U2903 faddfsub_32ns_32ns_32_4_full_dsp_1_U2805 fsqrt_32ns_32ns_32_8_no_dsp_1_U2847 fdiv_32ns_32ns_32_9_no_dsp_1_U2812 fsqrt_32ns_32ns_32_8_no_dsp_1_U2848 fexp_32ns_32ns_32_8_full_dsp_1_U2911 fexp_32ns_32ns_32_8_full_dsp_1_U2922 fmul_32ns_32ns_32_3_max_dsp_1_U2904 fsqrt_32ns_32ns_32_8_no_dsp_1_U2850 fdiv_32ns_32ns_32_9_no_dsp_1_U2813 fsqrt_32ns_32ns_32_8_no_dsp_1_U2851 faddfsub_32ns_32ns_32_4_full_dsp_1_U2797 fexp_32ns_32ns_32_8_full_dsp_1_U2912 fexp_32ns_32ns_32_8_full_dsp_1_U2923 fmul_32ns_32ns_32_3_max_dsp_1_U2905 fdiv_32ns_32ns_32_9_no_dsp_1_U2814 fsqrt_32ns_32ns_32_8_no_dsp_1_U2854 faddfsub_32ns_32ns_32_4_full_dsp_1_U2777 fsqrt_32ns_32ns_32_8_no_dsp_1_U2855 fexp_32ns_32ns_32_8_full_dsp_1_U2913 fexp_32ns_32ns_32_8_full_dsp_1_U2924 fmul_32ns_32ns_32_3_max_dsp_1_U2906 fsqrt_32ns_32ns_32_8_no_dsp_1_U2857 faddfsub_32ns_32ns_32_4_full_dsp_1_U2800 fsqrt_32ns_32ns_32_8_no_dsp_1_U2858 faddfsub_32ns_32ns_32_4_full_dsp_1_U2786 fexp_32ns_32ns_32_8_full_dsp_1_U2914 fexp_32ns_32ns_32_8_full_dsp_1_U2911 fmul_32ns_32ns_32_3_max_dsp_1_U2907 faddfsub_32ns_32ns_32_4_full_dsp_1_U2779 fsqrt_32ns_32ns_32_8_no_dsp_1_U2861 faddfsub_32ns_32ns_32_4_full_dsp_1_U2806 fsqrt_32ns_32ns_32_8_no_dsp_1_U2862 fexp_32ns_32ns_32_8_full_dsp_1_U2915 fexp_32ns_32ns_32_8_full_dsp_1_U2912 fmul_32ns_32ns_32_3_max_dsp_1_U2908 fsqrt_32ns_32ns_32_8_no_dsp_1_U2864 faddfsub_32ns_32ns_32_4_full_dsp_1_U2785 fsqrt_32ns_32ns_32_8_no_dsp_1_U2865 fdiv_32ns_32ns_32_9_no_dsp_1_U2818 fexp_32ns_32ns_32_8_full_dsp_1_U2916 fexp_32ns_32ns_32_8_full_dsp_1_U2913 fmul_32ns_32ns_32_3_max_dsp_1_U2909 faddfsub_32ns_32ns_32_4_full_dsp_1_U2789 fsqrt_32ns_32ns_32_8_no_dsp_1_U2868 fdiv_32ns_32ns_32_9_no_dsp_1_U2819 fsqrt_32ns_32ns_32_8_no_dsp_1_U2869 fexp_32ns_32ns_32_8_full_dsp_1_U2917 fexp_32ns_32ns_32_8_full_dsp_1_U2914 fmul_32ns_32ns_32_3_max_dsp_1_U2910 fsqrt_32ns_32ns_32_8_no_dsp_1_U2871 fdiv_32ns_32ns_32_9_no_dsp_1_U2820 fsqrt_32ns_32ns_32_8_no_dsp_1_U2872 faddfsub_32ns_32ns_32_4_full_dsp_1_U2788 fexp_32ns_32ns_32_8_full_dsp_1_U2918 fexp_32ns_32ns_32_8_full_dsp_1_U2915 fmul_32ns_32ns_32_3_max_dsp_1_U2919 fdiv_32ns_32ns_32_9_no_dsp_1_U2821 fsqrt_32ns_32ns_32_8_no_dsp_1_U2875 faddfsub_32ns_32ns_32_4_full_dsp_1_U2801 fsqrt_32ns_32ns_32_8_no_dsp_1_U2876 fexp_32ns_32ns_32_8_full_dsp_1_U2922 fexp_32ns_32ns_32_8_full_dsp_1_U2916 fmul_32ns_32ns_32_3_max_dsp_1_U2920 fsqrt_32ns_32ns_32_8_no_dsp_1_U2878 faddfsub_32ns_32ns_32_4_full_dsp_1_U2805 fsqrt_32ns_32ns_32_8_no_dsp_1_U2879 faddfsub_32ns_32ns_32_4_full_dsp_1_U2784 fexp_32ns_32ns_32_8_full_dsp_1_U2923 fexp_32ns_32ns_32_8_full_dsp_1_U2917 fmul_32ns_32ns_32_3_max_dsp_1_U2921 faddfsub_32ns_32ns_32_4_full_dsp_1_U2804 fsqrt_32ns_32ns_32_8_no_dsp_1_U2882 faddfsub_32ns_32ns_32_4_full_dsp_1_U2782 fsqrt_32ns_32ns_32_8_no_dsp_1_U2883 fexp_32ns_32ns_32_8_full_dsp_1_U2924 fexp_32ns_32ns_32_8_full_dsp_1_U2918 fmul_32ns_32ns_32_3_max_dsp_1_U2903 fsqrt_32ns_32ns_32_8_no_dsp_1_U2885 faddfsub_32ns_32ns_32_4_full_dsp_1_U2795 fsqrt_32ns_32ns_32_8_no_dsp_1_U2886 fdiv_32ns_32ns_32_9_no_dsp_1_U2825 fexp_32ns_32ns_32_8_full_dsp_1_U2925 fexp_32ns_32ns_32_8_full_dsp_1_U2922 fmul_32ns_32ns_32_3_max_dsp_1_U2904 faddfsub_32ns_32ns_32_4_full_dsp_1_U2796 fsqrt_32ns_32ns_32_8_no_dsp_1_U2889 fdiv_32ns_32ns_32_9_no_dsp_1_U2826 fsqrt_32ns_32ns_32_8_no_dsp_1_U2890 fexp_32ns_32ns_32_8_full_dsp_1_U2926 fexp_32ns_32ns_32_8_full_dsp_1_U2923 fmul_32ns_32ns_32_3_max_dsp_1_U2905 fsqrt_32ns_32ns_32_8_no_dsp_1_U2892 fdiv_32ns_32ns_32_9_no_dsp_1_U2827 fsqrt_32ns_32ns_32_8_no_dsp_1_U2893 faddfsub_32ns_32ns_32_4_full_dsp_1_U2806 fexp_32ns_32ns_32_8_full_dsp_1_U2927 fexp_32ns_32ns_32_8_full_dsp_1_U2924 fmul_32ns_32ns_32_3_max_dsp_1_U2906 fdiv_32ns_32ns_32_9_no_dsp_1_U2828 fsqrt_32ns_32ns_32_8_no_dsp_1_U2896 faddfsub_32ns_32ns_32_4_full_dsp_1_U2785 fsqrt_32ns_32ns_32_8_no_dsp_1_U2897 fexp_32ns_32ns_32_8_full_dsp_1_U2928 fexp_32ns_32ns_32_8_full_dsp_1_U2911 fmul_32ns_32ns_32_3_max_dsp_1_U2907 fsqrt_32ns_32ns_32_8_no_dsp_1_U2899 faddfsub_32ns_32ns_32_4_full_dsp_1_U2790 fsqrt_32ns_32ns_32_8_no_dsp_1_U2900 faddfsub_32ns_32ns_32_4_full_dsp_1_U2790 fexp_32ns_32ns_32_8_full_dsp_1_U2929 fexp_32ns_32ns_32_8_full_dsp_1_U2912 fmul_32ns_32ns_32_3_max_dsp_1_U2908 fmul_32ns_32ns_32_3_max_dsp_1_U2905 fdiv_32ns_32ns_32_9_no_dsp_1_U2808 fdiv_32ns_32ns_32_9_no_dsp_1_U2809 fdiv_32ns_32ns_32_9_no_dsp_1_U2810 fdiv_32ns_32ns_32_9_no_dsp_1_U2811 fdiv_32ns_32ns_32_9_no_dsp_1_U2812 fdiv_32ns_32ns_32_9_no_dsp_1_U2813 fmul_32ns_32ns_32_3_max_dsp_1_U2906 fdiv_32ns_32ns_32_9_no_dsp_1_U2815 fdiv_32ns_32ns_32_9_no_dsp_1_U2816 fdiv_32ns_32ns_32_9_no_dsp_1_U2817 fdiv_32ns_32ns_32_9_no_dsp_1_U2818 fdiv_32ns_32ns_32_9_no_dsp_1_U2819 fdiv_32ns_32ns_32_9_no_dsp_1_U2820 fmul_32ns_32ns_32_3_max_dsp_1_U2907 fdiv_32ns_32ns_32_9_no_dsp_1_U2822 fdiv_32ns_32ns_32_9_no_dsp_1_U2823 fdiv_32ns_32ns_32_9_no_dsp_1_U2824 fdiv_32ns_32ns_32_9_no_dsp_1_U2825 fdiv_32ns_32ns_32_9_no_dsp_1_U2826 fdiv_32ns_32ns_32_9_no_dsp_1_U2827 fmul_32ns_32ns_32_3_max_dsp_1_U2908 fdiv_32ns_32ns_32_9_no_dsp_1_U2829 fdiv_32ns_32ns_32_9_no_dsp_1_U2830 fdiv_32ns_32ns_32_9_no_dsp_1_U2831 fdiv_32ns_32ns_32_9_no_dsp_1_U2832 fdiv_32ns_32ns_32_9_no_dsp_1_U2833 fdiv_32ns_32ns_32_9_no_dsp_1_U2834 fmul_32ns_32ns_32_3_max_dsp_1_U2909 fdiv_32ns_32ns_32_9_no_dsp_1_U2836 fdiv_32ns_32ns_32_9_no_dsp_1_U2837 fdiv_32ns_32ns_32_9_no_dsp_1_U2838 fdiv_32ns_32ns_32_9_no_dsp_1_U2807 fdiv_32ns_32ns_32_9_no_dsp_1_U2808 fdiv_32ns_32ns_32_9_no_dsp_1_U2809 fmul_32ns_32ns_32_3_max_dsp_1_U2910 fdiv_32ns_32ns_32_9_no_dsp_1_U2811 fdiv_32ns_32ns_32_9_no_dsp_1_U2812 fdiv_32ns_32ns_32_9_no_dsp_1_U2813 fdiv_32ns_32ns_32_9_no_dsp_1_U2814 fdiv_32ns_32ns_32_9_no_dsp_1_U2815 fdiv_32ns_32ns_32_9_no_dsp_1_U2816 fmul_32ns_32ns_32_3_max_dsp_1_U2919 fdiv_32ns_32ns_32_9_no_dsp_1_U2818 fdiv_32ns_32ns_32_9_no_dsp_1_U2819 fdiv_32ns_32ns_32_9_no_dsp_1_U2820 fdiv_32ns_32ns_32_9_no_dsp_1_U2821 fdiv_32ns_32ns_32_9_no_dsp_1_U2822 fdiv_32ns_32ns_32_9_no_dsp_1_U2823 fdiv_32ns_32ns_32_9_no_dsp_1_U2824 fdiv_32ns_32ns_32_9_no_dsp_1_U2825 fdiv_32ns_32ns_32_9_no_dsp_1_U2826 fdiv_32ns_32ns_32_9_no_dsp_1_U2827 fdiv_32ns_32ns_32_9_no_dsp_1_U2828 fdiv_32ns_32ns_32_9_no_dsp_1_U2829 fdiv_32ns_32ns_32_9_no_dsp_1_U2830 fdiv_32ns_32ns_32_9_no_dsp_1_U2831 fdiv_32ns_32ns_32_9_no_dsp_1_U2832 fdiv_32ns_32ns_32_9_no_dsp_1_U2833 fdiv_32ns_32ns_32_9_no_dsp_1_U2834 fdiv_32ns_32ns_32_9_no_dsp_1_U2835 fdiv_32ns_32ns_32_9_no_dsp_1_U2836 fdiv_32ns_32ns_32_9_no_dsp_1_U2837 fdiv_32ns_32ns_32_9_no_dsp_1_U2838 fdiv_32ns_32ns_32_9_no_dsp_1_U2807 fdiv_32ns_32ns_32_9_no_dsp_1_U2808 fdiv_32ns_32ns_32_9_no_dsp_1_U2809 fdiv_32ns_32ns_32_9_no_dsp_1_U2810 fdiv_32ns_32ns_32_9_no_dsp_1_U2811 fdiv_32ns_32ns_32_9_no_dsp_1_U2812 fdiv_32ns_32ns_32_9_no_dsp_1_U2813 fdiv_32ns_32ns_32_9_no_dsp_1_U2814 fdiv_32ns_32ns_32_9_no_dsp_1_U2815 fdiv_32ns_32ns_32_9_no_dsp_1_U2816 fdiv_32ns_32ns_32_9_no_dsp_1_U2817 fdiv_32ns_32ns_32_9_no_dsp_1_U2818 fdiv_32ns_32ns_32_9_no_dsp_1_U2819 fdiv_32ns_32ns_32_9_no_dsp_1_U2820 fdiv_32ns_32ns_32_9_no_dsp_1_U2821 fdiv_32ns_32ns_32_9_no_dsp_1_U2822 fdiv_32ns_32ns_32_9_no_dsp_1_U2823 fdiv_32ns_32ns_32_9_no_dsp_1_U2824 fdiv_32ns_32ns_32_9_no_dsp_1_U2825 fdiv_32ns_32ns_32_9_no_dsp_1_U2826 fdiv_32ns_32ns_32_9_no_dsp_1_U2827 fdiv_32ns_32ns_32_9_no_dsp_1_U2828 fdiv_32ns_32ns_32_9_no_dsp_1_U2829 fdiv_32ns_32ns_32_9_no_dsp_1_U2830 fdiv_32ns_32ns_32_9_no_dsp_1_U2831 fdiv_32ns_32ns_32_9_no_dsp_1_U2832 fdiv_32ns_32ns_32_9_no_dsp_1_U2833 fdiv_32ns_32ns_32_9_no_dsp_1_U2834 fdiv_32ns_32ns_32_9_no_dsp_1_U2835 fdiv_32ns_32ns_32_9_no_dsp_1_U2836 fdiv_32ns_32ns_32_9_no_dsp_1_U2837 fdiv_32ns_32ns_32_9_no_dsp_1_U2838 fdiv_32ns_32ns_32_9_no_dsp_1_U2807 fdiv_32ns_32ns_32_9_no_dsp_1_U2808 fdiv_32ns_32ns_32_9_no_dsp_1_U2809 fdiv_32ns_32ns_32_9_no_dsp_1_U2810 fdiv_32ns_32ns_32_9_no_dsp_1_U2811 fdiv_32ns_32ns_32_9_no_dsp_1_U2812 fdiv_32ns_32ns_32_9_no_dsp_1_U2813 fdiv_32ns_32ns_32_9_no_dsp_1_U2814 fdiv_32ns_32ns_32_9_no_dsp_1_U2815 fdiv_32ns_32ns_32_9_no_dsp_1_U2816 fdiv_32ns_32ns_32_9_no_dsp_1_U2817 fdiv_32ns_32ns_32_9_no_dsp_1_U2818 fdiv_32ns_32ns_32_9_no_dsp_1_U2819 fdiv_32ns_32ns_32_9_no_dsp_1_U2820 fdiv_32ns_32ns_32_9_no_dsp_1_U2821 fdiv_32ns_32ns_32_9_no_dsp_1_U2822 fdiv_32ns_32ns_32_9_no_dsp_1_U2823 fdiv_32ns_32ns_32_9_no_dsp_1_U2824 fdiv_32ns_32ns_32_9_no_dsp_1_U2825 fdiv_32ns_32ns_32_9_no_dsp_1_U2826 fdiv_32ns_32ns_32_9_no_dsp_1_U2827 fdiv_32ns_32ns_32_9_no_dsp_1_U2828 fdiv_32ns_32ns_32_9_no_dsp_1_U2829 fdiv_32ns_32ns_32_9_no_dsp_1_U2830 fdiv_32ns_32ns_32_9_no_dsp_1_U2831 fdiv_32ns_32ns_32_9_no_dsp_1_U2832 fdiv_32ns_32ns_32_9_no_dsp_1_U2833 fdiv_32ns_32ns_32_9_no_dsp_1_U2834 fdiv_32ns_32ns_32_9_no_dsp_1_U2835 fdiv_32ns_32ns_32_9_no_dsp_1_U2836 fdiv_32ns_32ns_32_9_no_dsp_1_U2837 fdiv_32ns_32ns_32_9_no_dsp_1_U2838 activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_63_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U",
      "Instances": [
        {
          "ModuleName": "activation_accelerator_Pipeline_gelu_blocks",
          "InstanceName": "grp_activation_accelerator_Pipeline_gelu_blocks_fu_6692",
          "BindInstances": "icmp_ln188_fu_2182_p2 add_ln188_fu_2188_p2 add_ln188_1_fu_2301_p2 sparsemux_17_3_16_1_1_U101 xor_ln201_8_fu_2749_p2 fadd_32ns_32ns_32_4_full_dsp_1_U69 sparsemux_17_3_16_1_1_U102 xor_ln201_fu_2783_p2 fadd_32ns_32ns_32_4_full_dsp_1_U70 sparsemux_17_3_16_1_1_U103 xor_ln201_9_fu_2817_p2 fadd_32ns_32ns_32_4_full_dsp_1_U71 sparsemux_17_3_16_1_1_U104 xor_ln201_10_fu_2851_p2 fadd_32ns_32ns_32_4_full_dsp_1_U72 sparsemux_17_3_16_1_1_U105 xor_ln201_11_fu_2885_p2 fadd_32ns_32ns_32_4_full_dsp_1_U73 sparsemux_17_3_16_1_1_U106 xor_ln201_12_fu_2919_p2 fadd_32ns_32ns_32_4_full_dsp_1_U74 sparsemux_17_3_16_1_1_U107 xor_ln201_13_fu_2953_p2 fadd_32ns_32ns_32_4_full_dsp_1_U75 sparsemux_17_3_16_1_1_U108 xor_ln201_14_fu_2987_p2 fadd_32ns_32ns_32_4_full_dsp_1_U76 add_ln188_2_fu_2268_p2 icmp_ln188_1_fu_2274_p2 select_ln188_fu_2280_p3"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_add_blocks_add",
          "InstanceName": "grp_activation_accelerator_Pipeline_add_blocks_add_fu_6952",
          "BindInstances": "icmp_ln520_fu_2800_p2 add_ln520_fu_2806_p2 icmp_ln520_1_fu_2848_p2 add_ln520_1_fu_2854_p2 select_ln520_fu_2868_p3 icmp_ln531_fu_2944_p2 select_ln531_fu_2955_p3 select_ln531_1_fu_2962_p3 select_ln531_2_fu_2969_p3 select_ln531_3_fu_2976_p3 select_ln531_4_fu_2983_p3 select_ln531_5_fu_2990_p3 select_ln531_6_fu_2997_p3 select_ln531_7_fu_3004_p3 select_ln531_8_fu_3011_p3 select_ln531_9_fu_3018_p3 select_ln531_10_fu_3025_p3 select_ln531_11_fu_3032_p3 select_ln531_12_fu_3039_p3 select_ln531_13_fu_3046_p3 select_ln531_14_fu_3053_p3 select_ln531_15_fu_3060_p3 select_ln531_16_fu_3067_p3 select_ln531_17_fu_3074_p3 select_ln531_18_fu_3081_p3 select_ln531_19_fu_3088_p3 select_ln531_20_fu_3095_p3 select_ln531_21_fu_3102_p3 select_ln531_22_fu_3109_p3 select_ln531_23_fu_3116_p3 select_ln531_24_fu_3123_p3 select_ln531_25_fu_3130_p3 select_ln531_26_fu_3137_p3 select_ln531_27_fu_3144_p3 select_ln531_28_fu_3151_p3 select_ln531_29_fu_3158_p3 select_ln531_30_fu_3165_p3 select_ln531_31_fu_3172_p3",
          "Instances": [
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_128_round_float32_to_bf16_ieee_fu_2440",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_129_round_float32_to_bf16_ieee_fu_2447",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_130_round_float32_to_bf16_ieee_fu_2454",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_131_round_float32_to_bf16_ieee_fu_2461",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_132_round_float32_to_bf16_ieee_fu_2468",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_133_round_float32_to_bf16_ieee_fu_2475",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_134_round_float32_to_bf16_ieee_fu_2482",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_135_round_float32_to_bf16_ieee_fu_2489",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_136_round_float32_to_bf16_ieee_fu_2496",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_137_round_float32_to_bf16_ieee_fu_2503",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_138_round_float32_to_bf16_ieee_fu_2510",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_139_round_float32_to_bf16_ieee_fu_2517",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_140_round_float32_to_bf16_ieee_fu_2524",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_141_round_float32_to_bf16_ieee_fu_2531",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_142_round_float32_to_bf16_ieee_fu_2538",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_143_round_float32_to_bf16_ieee_fu_2545",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_144_round_float32_to_bf16_ieee_fu_2552",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_145_round_float32_to_bf16_ieee_fu_2559",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_146_round_float32_to_bf16_ieee_fu_2566",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_147_round_float32_to_bf16_ieee_fu_2573",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_148_round_float32_to_bf16_ieee_fu_2580",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_149_round_float32_to_bf16_ieee_fu_2587",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_150_round_float32_to_bf16_ieee_fu_2594",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_151_round_float32_to_bf16_ieee_fu_2601",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_152_round_float32_to_bf16_ieee_fu_2608",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_153_round_float32_to_bf16_ieee_fu_2615",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_154_round_float32_to_bf16_ieee_fu_2622",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_155_round_float32_to_bf16_ieee_fu_2629",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_156_round_float32_to_bf16_ieee_fu_2636",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_157_round_float32_to_bf16_ieee_fu_2643",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_158_round_float32_to_bf16_ieee_fu_2650",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_159_round_float32_to_bf16_ieee_fu_2657",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            }
          ]
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_multiply_blocks_Multiply",
          "InstanceName": "grp_activation_accelerator_Pipeline_multiply_blocks_Multiply_fu_7276",
          "BindInstances": "icmp_ln722_fu_2580_p2 add_ln722_fu_2586_p2 icmp_ln722_1_fu_2628_p2 add_ln722_1_fu_2634_p2 select_ln722_fu_2648_p3 icmp_ln731_fu_2724_p2 select_ln731_fu_2735_p3 select_ln731_1_fu_2742_p3 select_ln731_2_fu_2749_p3 select_ln731_3_fu_2756_p3 select_ln731_4_fu_2763_p3 select_ln731_5_fu_2770_p3 select_ln731_6_fu_2777_p3 select_ln731_7_fu_2784_p3 select_ln731_8_fu_2791_p3 select_ln731_9_fu_2798_p3 select_ln731_10_fu_2805_p3 select_ln731_11_fu_2812_p3 select_ln731_12_fu_2819_p3 select_ln731_13_fu_2826_p3 select_ln731_14_fu_2833_p3 select_ln731_15_fu_2840_p3 select_ln731_16_fu_2847_p3 select_ln731_17_fu_2854_p3 select_ln731_18_fu_2861_p3 select_ln731_19_fu_2868_p3 select_ln731_20_fu_2875_p3 select_ln731_21_fu_2882_p3 select_ln731_22_fu_2889_p3 select_ln731_23_fu_2896_p3 select_ln731_24_fu_2903_p3 select_ln731_25_fu_2910_p3 select_ln731_26_fu_2917_p3 select_ln731_27_fu_2924_p3 select_ln731_28_fu_2931_p3 select_ln731_29_fu_2938_p3 select_ln731_30_fu_2945_p3 select_ln731_31_fu_2952_p3 fmul_32ns_32ns_32_3_max_dsp_1_U435 fmul_32ns_32ns_32_3_max_dsp_1_U436 fmul_32ns_32ns_32_3_max_dsp_1_U437 fmul_32ns_32ns_32_3_max_dsp_1_U438 fmul_32ns_32ns_32_3_max_dsp_1_U439 fmul_32ns_32ns_32_3_max_dsp_1_U440 fmul_32ns_32ns_32_3_max_dsp_1_U441 fmul_32ns_32ns_32_3_max_dsp_1_U442 fmul_32ns_32ns_32_3_max_dsp_1_U443 fmul_32ns_32ns_32_3_max_dsp_1_U444 fmul_32ns_32ns_32_3_max_dsp_1_U445 fmul_32ns_32ns_32_3_max_dsp_1_U446 fmul_32ns_32ns_32_3_max_dsp_1_U447 fmul_32ns_32ns_32_3_max_dsp_1_U448 fmul_32ns_32ns_32_3_max_dsp_1_U449 fmul_32ns_32ns_32_3_max_dsp_1_U450 fmul_32ns_32ns_32_3_max_dsp_1_U451 fmul_32ns_32ns_32_3_max_dsp_1_U452 fmul_32ns_32ns_32_3_max_dsp_1_U453 fmul_32ns_32ns_32_3_max_dsp_1_U454 fmul_32ns_32ns_32_3_max_dsp_1_U455 fmul_32ns_32ns_32_3_max_dsp_1_U456 fmul_32ns_32ns_32_3_max_dsp_1_U457 fmul_32ns_32ns_32_3_max_dsp_1_U458 fmul_32ns_32ns_32_3_max_dsp_1_U459 fmul_32ns_32ns_32_3_max_dsp_1_U460 fmul_32ns_32ns_32_3_max_dsp_1_U461 fmul_32ns_32ns_32_3_max_dsp_1_U462 fmul_32ns_32ns_32_3_max_dsp_1_U463"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_rms_sum_square",
          "InstanceName": "grp_activation_accelerator_Pipeline_rms_sum_square_fu_7600",
          "BindInstances": "icmp_ln271_fu_2246_p2 add_ln271_fu_2252_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_layernorm_sum_square",
          "InstanceName": "grp_activation_accelerator_Pipeline_layernorm_sum_square_fu_7796",
          "BindInstances": "icmp_ln371_fu_3442_p2 add_ln371_fu_3448_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_softmax_max_step_loop",
          "InstanceName": "grp_activation_accelerator_Pipeline_softmax_max_step_loop_fu_8056",
          "BindInstances": "icmp_ln584_fu_2256_p2 add_ln584_fu_2262_p2",
          "Instances": [
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1832",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1838",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1844",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1850",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1856",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1862",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1868",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1874",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1880",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1886",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1892",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1898",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1904",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1910",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1916",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            },
            {
              "ModuleName": "fmaxf",
              "InstanceName": "grp_fmaxf_fu_1922",
              "BindInstances": "or_ln25_fu_102_p2 icmp_ln25_fu_108_p2 or_ln25_1_fu_114_p2 icmp_ln25_1_fu_120_p2 and_ln25_fu_126_p2 icmp_ln18_fu_132_p2 icmp_ln18_1_fu_138_p2 and_ln18_fu_144_p2 icmp_ln18_2_fu_150_p2 icmp_ln18_3_fu_156_p2 and_ln18_1_fu_162_p2 ymaggreater_fu_192_p2 xor_ln39_fu_198_p2 select_ln39_fu_204_p3 ymaggreater_1_fu_212_p3 res_2_fu_304_p8 and_ln25_1_fu_228_p2 xor_ln25_fu_234_p2 and_ln18_2_fu_240_p2 and_ln18_3_fu_246_p2 and_ln18_4_fu_252_p2 xor_ln18_fu_258_p2 and_ln18_5_fu_264_p2 or_ln18_fu_270_p2 or_ln18_1_fu_276_p2 xor_ln18_1_fu_282_p2 and_ln18_6_fu_288_p2 sparsemux_9_3_32_1_1_U1742"
            }
          ]
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_silu_blocks",
          "InstanceName": "grp_activation_accelerator_Pipeline_silu_blocks_fu_8252",
          "BindInstances": "icmp_ln163_fu_2652_p2 add_ln163_fu_2658_p2 icmp_ln163_1_fu_2664_p2 add_ln163_1_fu_2670_p2 select_ln163_fu_2684_p3 icmp_ln170_fu_2760_p2 select_ln170_fu_2771_p3 xor_ln173_31_fu_2786_p2 select_ln170_1_fu_2811_p3 xor_ln173_fu_2826_p2 select_ln170_2_fu_2851_p3 xor_ln173_32_fu_2866_p2 select_ln170_3_fu_2891_p3 xor_ln173_33_fu_2906_p2 select_ln170_4_fu_2931_p3 xor_ln173_34_fu_2946_p2 select_ln170_5_fu_2971_p3 xor_ln173_35_fu_2986_p2 select_ln170_6_fu_3011_p3 xor_ln173_36_fu_3026_p2 select_ln170_7_fu_3051_p3 xor_ln173_37_fu_3066_p2 select_ln170_8_fu_3091_p3 xor_ln173_38_fu_3106_p2 select_ln170_9_fu_3131_p3 xor_ln173_39_fu_3146_p2 select_ln170_10_fu_3171_p3 xor_ln173_40_fu_3186_p2 select_ln170_11_fu_3211_p3 xor_ln173_41_fu_3226_p2 select_ln170_12_fu_3251_p3 xor_ln173_42_fu_3266_p2 select_ln170_13_fu_3291_p3 xor_ln173_43_fu_3306_p2 select_ln170_14_fu_3331_p3 xor_ln173_44_fu_3346_p2 select_ln170_15_fu_3371_p3 xor_ln173_45_fu_3386_p2 select_ln170_16_fu_3411_p3 xor_ln173_46_fu_3426_p2 select_ln170_17_fu_3451_p3 xor_ln173_47_fu_3466_p2 select_ln170_18_fu_3491_p3 xor_ln173_48_fu_3506_p2 select_ln170_19_fu_3531_p3 xor_ln173_49_fu_3546_p2 select_ln170_20_fu_3571_p3 xor_ln173_50_fu_3586_p2 select_ln170_21_fu_3611_p3 xor_ln173_51_fu_3626_p2 select_ln170_22_fu_3651_p3 xor_ln173_52_fu_3666_p2 select_ln170_23_fu_3691_p3 xor_ln173_53_fu_3706_p2 select_ln170_24_fu_3731_p3 xor_ln173_54_fu_3746_p2 select_ln170_25_fu_3771_p3 xor_ln173_55_fu_3786_p2 select_ln170_26_fu_3811_p3 xor_ln173_56_fu_3826_p2 select_ln170_27_fu_3851_p3 xor_ln173_57_fu_3866_p2 select_ln170_28_fu_3891_p3 xor_ln173_58_fu_3906_p2 select_ln170_29_fu_3931_p3 xor_ln173_59_fu_3946_p2 select_ln170_30_fu_3971_p3 xor_ln173_60_fu_3986_p2 select_ln170_31_fu_4011_p3 xor_ln173_61_fu_4026_p2",
          "Instances": [
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_2_round_float32_to_bf16_ieee_fu_1972",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_5_round_float32_to_bf16_ieee_fu_1979",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_8_round_float32_to_bf16_ieee_fu_1986",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_3_round_float32_to_bf16_ieee_fu_1993",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_9_round_float32_to_bf16_ieee_fu_2000",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_11_round_float32_to_bf16_ieee_fu_2007",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_13_round_float32_to_bf16_ieee_fu_2014",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_15_round_float32_to_bf16_ieee_fu_2021",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_17_round_float32_to_bf16_ieee_fu_2028",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_19_round_float32_to_bf16_ieee_fu_2035",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_21_round_float32_to_bf16_ieee_fu_2042",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_23_round_float32_to_bf16_ieee_fu_2049",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_25_round_float32_to_bf16_ieee_fu_2056",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_27_round_float32_to_bf16_ieee_fu_2063",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_29_round_float32_to_bf16_ieee_fu_2070",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_31_round_float32_to_bf16_ieee_fu_2077",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_33_round_float32_to_bf16_ieee_fu_2084",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_35_round_float32_to_bf16_ieee_fu_2091",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_37_round_float32_to_bf16_ieee_fu_2098",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_39_round_float32_to_bf16_ieee_fu_2105",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_41_round_float32_to_bf16_ieee_fu_2112",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_43_round_float32_to_bf16_ieee_fu_2119",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_45_round_float32_to_bf16_ieee_fu_2126",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_47_round_float32_to_bf16_ieee_fu_2133",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_49_round_float32_to_bf16_ieee_fu_2140",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_51_round_float32_to_bf16_ieee_fu_2147",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_53_round_float32_to_bf16_ieee_fu_2154",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_55_round_float32_to_bf16_ieee_fu_2161",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_57_round_float32_to_bf16_ieee_fu_2168",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_59_round_float32_to_bf16_ieee_fu_2175",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_61_round_float32_to_bf16_ieee_fu_2182",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "tmp_63_round_float32_to_bf16_ieee_fu_2189",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            }
          ]
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_stage_2_store",
          "InstanceName": "grp_activation_accelerator_Pipeline_stage_2_store_fu_8512",
          "BindInstances": "icmp_ln844_fu_1202_p2 add_ln844_fu_1208_p2 add_ln844_1_fu_1217_p2 icmp_ln844_1_fu_1223_p2 select_ln844_fu_1229_p3 add_ln844_2_fu_1318_p2 sparsemux_129_6_16_1_1_U1"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_rms_norm_normalize_blocks",
          "InstanceName": "grp_activation_accelerator_Pipeline_rms_norm_normalize_blocks_fu_8647",
          "BindInstances": "icmp_ln318_fu_2990_p2 add_ln318_fu_2996_p2",
          "Instances": [
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2470",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2476",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2482",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2488",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2494",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2500",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2506",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2512",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2518",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2524",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2530",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2536",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2542",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2548",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2554",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2560",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2566",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2572",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2578",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2584",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2590",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2596",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2602",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2608",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2614",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2620",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2626",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2632",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2638",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2644",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2650",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2656",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            }
          ]
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_layer_norm_std_blocks",
          "InstanceName": "grp_activation_accelerator_Pipeline_layer_norm_std_blocks_fu_8971",
          "BindInstances": "icmp_ln419_fu_2370_p2 add_ln419_fu_2376_p2 sparsemux_129_6_32_1_1_U1228 sparsemux_129_6_32_1_1_U1227"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_layer_norm_normalize_blocks",
          "InstanceName": "grp_activation_accelerator_Pipeline_layer_norm_normalize_blocks_fu_9167",
          "BindInstances": "icmp_ln427_fu_3630_p2 add_ln427_fu_3636_p2",
          "Instances": [
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2982",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2988",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2994",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3000",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3006",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3012",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3018",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3024",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3030",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3036",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3042",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3048",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3054",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3060",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3066",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3072",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3078",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3084",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3090",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3096",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3102",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3108",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3114",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3120",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3126",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3132",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3138",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3144",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3150",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3156",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3162",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3168",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            }
          ]
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_softmax_exp_and_bucket",
          "InstanceName": "grp_activation_accelerator_Pipeline_softmax_exp_and_bucket_fu_9555",
          "BindInstances": "icmp_ln611_fu_2817_p2 add_ln611_fu_2823_p2"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_softmax_final",
          "InstanceName": "grp_activation_accelerator_Pipeline_softmax_final_fu_9815",
          "BindInstances": "icmp_ln631_fu_3792_p2 add_ln631_fu_3798_p2",
          "Instances": [
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2984",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2990",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_2996",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3002",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3008",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3014",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3020",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3026",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3032",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3038",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3044",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3050",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3056",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3062",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3068",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3074",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3080",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3086",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3092",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3098",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3104",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3110",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3116",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3122",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3128",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3134",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3140",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3146",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3152",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3158",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3164",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            },
            {
              "ModuleName": "round_float32_to_bf16_ieee",
              "InstanceName": "grp_round_float32_to_bf16_ieee_fu_3170",
              "BindInstances": "icmp_ln56_fu_110_p2 icmp_ln61_fu_126_p2 icmp_ln61_1_fu_132_p2 and_ln61_fu_138_p2 ret_2_fu_162_p3 icmp_ln73_fu_170_p2 round_up_1_fu_184_p2 empty_fu_190_p2 rounded_fu_200_p2 icmp_ln88_fu_224_p2 select_ln88_fu_246_p3 ap_return"
            }
          ]
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_stage_0_load0",
          "InstanceName": "grp_activation_accelerator_Pipeline_stage_0_load0_fu_10203",
          "BindInstances": "icmp_ln798_fu_1191_p2 add_ln798_fu_1197_p2 add_ln798_1_fu_1217_p2 add_ln798_2_fu_1312_p2 icmp_ln798_1_fu_1318_p2 select_ln798_fu_1324_p3"
        },
        {
          "ModuleName": "activation_accelerator_Pipeline_stage_0_load1",
          "InstanceName": "grp_activation_accelerator_Pipeline_stage_0_load1_fu_10338",
          "BindInstances": "icmp_ln802_fu_647_p2 add_ln802_fu_653_p2 add_ln802_1_fu_673_p2 add_ln802_2_fu_736_p2 icmp_ln802_1_fu_742_p2 select_ln802_fu_748_p3"
        }
      ]
    },
    "Info": {
      "activation_accelerator_Pipeline_stage_2_store": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_gelu_blocks": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "round_float32_to_bf16_ieee": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_add_blocks_add": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_multiply_blocks_Multiply": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_rms_sum_square": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_rms_norm_normalize_blocks": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_layernorm_sum_square": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_layer_norm_std_blocks": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_layer_norm_normalize_blocks": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fmaxf": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_softmax_max_step_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_softmax_exp_and_bucket": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_softmax_final": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_silu_blocks": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_stage_0_load0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator_Pipeline_stage_0_load1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "activation_accelerator": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "activation_accelerator_Pipeline_stage_2_store": {
        "Latency": {
          "LatencyBest": "49155",
          "LatencyAvg": "49155",
          "LatencyWorst": "49155",
          "PipelineII": "49153",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "stage_2_store",
            "TripCount": "49152",
            "Latency": "49153",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "86",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "497",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_gelu_blocks": {
        "Latency": {
          "LatencyBest": "6171",
          "LatencyAvg": "6171",
          "LatencyWorst": "6171",
          "PipelineII": "6145",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "gelu_blocks",
            "TripCount": "6144",
            "Latency": "6169",
            "PipelineII": "1",
            "PipelineDepth": "27"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "1",
          "FF": "3730",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "2592",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "round_float32_to_bf16_ieee": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.905"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "234240",
          "UTIL_FF": "0",
          "LUT": "205",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_add_blocks_add": {
        "Latency": {
          "LatencyBest": "1543",
          "LatencyAvg": "1543",
          "LatencyWorst": "1543",
          "PipelineII": "1537",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.437"
        },
        "Loops": [{
            "Name": "add_blocks_add",
            "TripCount": "1536",
            "Latency": "1541",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "2212",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "714",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_multiply_blocks_Multiply": {
        "Latency": {
          "LatencyBest": "1542",
          "LatencyAvg": "1542",
          "LatencyWorst": "1542",
          "PipelineII": "1537",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "multiply_blocks_Multiply",
            "TripCount": "1536",
            "Latency": "1540",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "87",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "6",
          "FF": "5410",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "4629",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_rms_sum_square": {
        "Latency": {
          "LatencyBest": "4617",
          "LatencyAvg": "4617",
          "LatencyWorst": "4617",
          "PipelineII": "4614",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.390"
        },
        "Loops": [{
            "Name": "rms_sum_square",
            "TripCount": "768",
            "Latency": "4615",
            "PipelineII": "6",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "5143",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "2292",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_rms_norm_normalize_blocks": {
        "Latency": {
          "LatencyBest": "1548",
          "LatencyAvg": "1548",
          "LatencyWorst": "1548",
          "PipelineII": "1538",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "rms_norm_normalize_blocks",
            "TripCount": "768",
            "Latency": "1546",
            "PipelineII": "2",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "2212",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1109",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_layernorm_sum_square": {
        "Latency": {
          "LatencyBest": "4620",
          "LatencyAvg": "4620",
          "LatencyWorst": "4620",
          "PipelineII": "4614",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.390"
        },
        "Loops": [{
            "Name": "layernorm_sum_square",
            "TripCount": "768",
            "Latency": "4618",
            "PipelineII": "6",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "8039",
          "AVAIL_FF": "234240",
          "UTIL_FF": "3",
          "LUT": "3658",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_layer_norm_std_blocks": {
        "Latency": {
          "LatencyBest": "84",
          "LatencyAvg": "84",
          "LatencyWorst": "84",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.291"
        },
        "Loops": [{
            "Name": "layer_norm_std_blocks",
            "TripCount": "64",
            "Latency": "82",
            "PipelineII": "1",
            "PipelineDepth": "20"
          }],
        "Area": {
          "FF": "2421",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "1829",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_layer_norm_normalize_blocks": {
        "Latency": {
          "LatencyBest": "1552",
          "LatencyAvg": "1552",
          "LatencyWorst": "1552",
          "PipelineII": "1538",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "layer_norm_normalize_blocks",
            "TripCount": "768",
            "Latency": "1550",
            "PipelineII": "2",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "4264",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "2023",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "fmaxf": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.228"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "234240",
          "UTIL_FF": "0",
          "LUT": "285",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_softmax_max_step_loop": {
        "Latency": {
          "LatencyBest": "3074",
          "LatencyAvg": "3074",
          "LatencyWorst": "3074",
          "PipelineII": "3073",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.892"
        },
        "Loops": [{
            "Name": "softmax_max_step_loop",
            "TripCount": "768",
            "Latency": "3072",
            "PipelineII": "4",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "2834",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "6212",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_softmax_exp_and_bucket": {
        "Latency": {
          "LatencyBest": "4626",
          "LatencyAvg": "4626",
          "LatencyWorst": "4626",
          "PipelineII": "4614",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.864"
        },
        "Loops": [{
            "Name": "softmax_exp_and_bucket",
            "TripCount": "768",
            "Latency": "4624",
            "PipelineII": "6",
            "PipelineDepth": "23"
          }],
        "Area": {
          "FF": "7256",
          "AVAIL_FF": "234240",
          "UTIL_FF": "3",
          "LUT": "3036",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_softmax_final": {
        "Latency": {
          "LatencyBest": "1560",
          "LatencyAvg": "1560",
          "LatencyWorst": "1560",
          "PipelineII": "1538",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "softmax_final",
            "TripCount": "768",
            "Latency": "1558",
            "PipelineII": "2",
            "PipelineDepth": "25"
          }],
        "Area": {
          "FF": "6320",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "2507",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_silu_blocks": {
        "Latency": {
          "LatencyBest": "1559",
          "LatencyAvg": "1559",
          "LatencyWorst": "1559",
          "PipelineII": "1537",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "silu_blocks",
            "TripCount": "1536",
            "Latency": "1557",
            "PipelineII": "1",
            "PipelineDepth": "23"
          }],
        "Area": {
          "FF": "5828",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "1802",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_stage_0_load0": {
        "Latency": {
          "LatencyBest": "49155",
          "LatencyAvg": "49155",
          "LatencyWorst": "49155",
          "PipelineII": "49153",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "stage_0_load0",
            "TripCount": "49152",
            "Latency": "49153",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "93",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "217",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator_Pipeline_stage_0_load1": {
        "Latency": {
          "LatencyBest": "49155",
          "LatencyAvg": "49155",
          "LatencyWorst": "49155",
          "PipelineII": "49153",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "stage_0_load1",
            "TripCount": "49152",
            "Latency": "49153",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "92",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "217",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "activation_accelerator": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "25680",
          "LatencyWorst": "49166",
          "PipelineIIMin": "2",
          "PipelineIIMax": "49167",
          "PipelineII": "2 ~ 49167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.431"
        },
        "Area": {
          "BRAM_18K": "197",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "68",
          "DSP": "424",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "33",
          "FF": "85913",
          "AVAIL_FF": "234240",
          "UTIL_FF": "36",
          "LUT": "115261",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "98",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-01 10:22:18 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
