
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 27
FID:  path (timestamp)
18       /home/mwp8699/CE387-Assignments/final_project/sv/add.sv (2024-03-06 17:04:18)
28       /home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv (2024-03-07 15:35:13)
19       /home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv (2024-03-07 23:58:21)
20       /home/mwp8699/CE387-Assignments/final_project/sv/div.sv (2024-03-07 23:59:27)
0        /home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv (2024-03-07 19:49:01)
21       /home/mwp8699/CE387-Assignments/final_project/sv/fir.sv (2024-03-07 23:55:35)
22       /home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv (2024-03-08 01:15:02)
23       /home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv (2024-03-08 10:14:22)
15       /home/mwp8699/CE387-Assignments/final_project/sv/gain.sv (2024-03-06 20:44:17)
1        /home/mwp8699/CE387-Assignments/final_project/sv/globals.sv (2024-03-08 00:36:49)
24       /home/mwp8699/CE387-Assignments/final_project/sv/iir.sv (2024-03-07 12:35:22)
25       /home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv (2024-03-07 17:18:13)
26       /home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv (2024-03-07 23:59:52)
2        /home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv (2024-03-08 00:11:45)
30       /home/mwp8699/CE387-Assignments/final_project/sv/square.sv (2024-03-08 00:31:17)
27       /home/mwp8699/CE387-Assignments/final_project/sv/sub.sv (2024-03-06 17:05:25)
4        /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.xmr (2024-03-06 16:42:09)
5        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v (2018-11-27 23:10:11)
6        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v (2018-11-27 23:10:39)
7        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v (2018-11-27 23:10:39)
8        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v (2018-11-27 23:10:39)
9        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v (2018-11-27 23:10:40)
10       /vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v (2018-11-27 23:12:11)
11       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v (2018-11-27 23:17:48)
12       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v (2018-11-27 23:17:48)
13       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh (2018-11-27 23:17:48)
14       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v (2018-08-08 02:43:25)

*******************************************************************
Unchanged modules: 15
MID:  lib.cell.view
6        work.add.verilog
16       work.demod_fir.verilog
7        work.demodulate.verilog
8        work.div.verilog
0        work.fifo.verilog
9        work.fir.verilog
10       work.fir_cmplx.verilog
11       work.fm_radio.verilog
3        work.gain.verilog
12       work.iir.verilog
13       work.multiply.verilog
14       work.qarctan.verilog
1        work.read_iq.verilog
18       work.square.verilog
15       work.sub.verilog
