// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE55F23C6 Package FBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP4CE55F23C6,
// with speed grade 6, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "CPU")
  (DATE "03/25/2020 16:14:42")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (353:353:353) (392:392:392))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (892:892:892) (960:960:960))
        (IOPATH i o (2587:2587:2587) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2199:2199:2199) (2340:2340:2340))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (603:603:603) (635:635:635))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (617:617:617) (650:650:650))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1228:1228:1228) (1354:1354:1354))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1825:1825:1825) (2003:2003:2003))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (508:508:508) (528:528:528))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1525:1525:1525) (1647:1647:1647))
        (IOPATH i o (2587:2587:2587) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (486:486:486) (509:509:509))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2891:2891:2891) (3038:3038:3038))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (596:596:596) (637:637:637))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1648:1648:1648) (1738:1738:1738))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (613:613:613) (677:677:677))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (351:351:351) (393:393:393))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1710:1710:1710) (1800:1800:1800))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2463:2463:2463) (2398:2398:2398))
        (IOPATH i o (2571:2571:2571) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2681:2681:2681) (2877:2877:2877))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2537:2537:2537) (2618:2618:2618))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1985:1985:1985) (2078:2078:2078))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2539:2539:2539) (2555:2555:2555))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T5\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1281:1281:1281) (1415:1415:1415))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T6\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2757:2757:2757) (2812:2812:2812))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T7\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2016:2016:2016) (2158:2158:2158))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T8\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2452:2452:2452) (2554:2554:2554))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T9\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2835:2835:2835) (3113:3113:3113))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3080:3080:3080) (3299:3299:3299))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3019:3019:3019) (3128:3128:3128))
        (IOPATH i o (3849:3849:3849) (3900:3900:3900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2407:2407:2407) (2512:2512:2512))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3053:3053:3053) (3127:3127:3127))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2449:2449:2449) (2665:2665:2665))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2302:2302:2302) (2399:2399:2399))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2917:2917:2917) (2977:2977:2977))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2988:2988:2988) (3142:3142:3142))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3283:3283:3283) (3509:3509:3509))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2464:2464:2464) (2521:2521:2521))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2038:2038:2038) (2170:2170:2170))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2696:2696:2696) (2771:2771:2771))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1524:1524:1524) (1648:1648:1648))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2561:2561:2561) (2694:2694:2694))
        (IOPATH i o (3869:3869:3869) (3920:3920:3920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2330:2330:2330) (2540:2540:2540))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2366:2366:2366) (2592:2592:2592))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2056:2056:2056) (2121:2121:2121))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1730:1730:1730) (1808:1808:1808))
        (IOPATH i o (2637:2637:2637) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2310:2310:2310) (2398:2398:2398))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1343:1343:1343) (1385:1385:1385))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2786:2786:2786) (2828:2828:2828))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1749:1749:1749) (1834:1834:1834))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2833:2833:2833) (2977:2977:2977))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2190:2190:2190) (2274:2274:2274))
        (IOPATH i o (2562:2562:2562) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3347:3347:3347) (3499:3499:3499))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1913:1913:1913) (2005:2005:2005))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1964:1964:1964) (1968:1968:1968))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1452:1452:1452) (1501:1501:1501))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1450:1450:1450) (1498:1498:1498))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1633:1633:1633) (1644:1644:1644))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1666:1666:1666) (1741:1741:1741))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1905:1905:1905) (1988:1988:1988))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3850:3850:3850) (4174:4174:4174))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3556:3556:3556) (3648:3648:3648))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2402:2402:2402) (2621:2621:2621))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2685:2685:2685) (2845:2845:2845))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2951:2951:2951) (3099:3099:3099))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2441:2441:2441) (2621:2621:2621))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2490:2490:2490) (2711:2711:2711))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3898:3898:3898) (4178:4178:4178))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2444:2444:2444) (2663:2663:2663))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2371:2371:2371) (2553:2553:2553))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2745:2745:2745) (2908:2908:2908))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2940:2940:2940) (3109:3109:3109))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3271:3271:3271) (3645:3645:3645))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2317:2317:2317) (2448:2448:2448))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2919:2919:2919) (3017:3017:3017))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2932:2932:2932) (3092:3092:3092))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3368:3368:3368) (3607:3607:3607))
        (IOPATH i o (2513:2513:2513) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2131:2131:2131) (2248:2248:2248))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1969:1969:1969) (2099:2099:2099))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2509:2509:2509) (2630:2630:2630))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3791:3791:3791) (4154:4154:4154))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3651:3651:3651) (3742:3742:3742))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3005:3005:3005) (3159:3159:3159))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3342:3342:3342) (3457:3457:3457))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3679:3679:3679) (3781:3781:3781))
        (IOPATH i o (3889:3889:3889) (3940:3940:3940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3206:3206:3206) (3205:3205:3205))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3015:3015:3015) (3093:3093:3093))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3017:3017:3017) (3087:3087:3087))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2003:2003:2003) (2154:2154:2154))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1896:1896:1896) (2043:2043:2043))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1957:1957:1957) (2096:2096:2096))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2658:2658:2658) (2797:2797:2797))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2621:2621:2621) (2818:2818:2818))
        (IOPATH i o (3849:3849:3849) (3900:3900:3900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1945:1945:1945) (2099:2099:2099))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2791:2791:2791) (2842:2842:2842))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1114:1114:1114) (1190:1190:1190))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3571:3571:3571) (3762:3762:3762))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2601:2601:2601) (2830:2830:2830))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2175:2175:2175) (2369:2369:2369))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1082:1082:1082) (1147:1147:1147))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (496:496:496) (523:523:523))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2178:2178:2178) (2240:2240:2240))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2664:2664:2664) (2797:2797:2797))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3041:3041:3041) (3116:3116:3116))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2695:2695:2695) (2894:2894:2894))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2840:2840:2840) (3124:3124:3124))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2858:2858:2858) (3058:3058:3058))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (500:500:500) (532:532:532))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1262:1262:1262) (1381:1381:1381))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1545:1545:1545) (1606:1606:1606))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1587:1587:1587) (1665:1665:1665))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1710:1710:1710) (1788:1788:1788))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1719:1719:1719) (1822:1822:1822))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1351:1351:1351) (1398:1398:1398))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2178:2178:2178) (2216:2216:2216))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2388:2388:2388) (2589:2589:2589))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2516:2516:2516) (2698:2698:2698))
        (IOPATH i o (2513:2513:2513) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1768:1768:1768) (1875:1875:1875))
        (IOPATH i o (2587:2587:2587) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1569:1569:1569) (1609:1609:1609))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1876:1876:1876) (1920:1920:1920))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2457:2457:2457) (2485:2485:2485))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2330:2330:2330) (2386:2386:2386))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1797:1797:1797) (1833:1833:1833))
        (IOPATH i o (3769:3769:3769) (3837:3837:3837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1997:1997:1997) (2084:2084:2084))
        (IOPATH i o (3889:3889:3889) (3940:3940:3940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sNOP\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2659:2659:2659) (2841:2841:2841))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSTA\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1719:1719:1719) (1791:1791:1791))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sLDA\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2697:2697:2697) (2961:2961:2961))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sADD\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3194:3194:3194) (3379:3379:3379))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSUB\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1456:1456:1456) (1513:1513:1513))
        (IOPATH i o (2562:2562:2562) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sAND\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2245:2245:2245) (2302:2302:2302))
        (IOPATH i o (3779:3779:3779) (3847:3847:3847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sOR\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2072:2072:2072) (2202:2202:2202))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sNOT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2000:2000:2000) (2088:2088:2088))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sJ\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3327:3327:3327) (3469:3469:3469))
        (IOPATH i o (3769:3769:3769) (3837:3837:3837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sJN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2637:2637:2637) (2764:2764:2764))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sJZ\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3374:3374:3374) (3619:3619:3619))
        (IOPATH i o (2587:2587:2587) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sIN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2708:2708:2708) (2845:2845:2845))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sOUT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2173:2173:2173) (2276:2276:2276))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSHR\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3018:3018:3018) (3155:3155:3155))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSHL\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2437:2437:2437) (2431:2431:2431))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sHLT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1304:1304:1304) (1409:1409:1409))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sDIR\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2135:2135:2135) (2094:2094:2094))
        (IOPATH i o (2593:2593:2593) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sIND\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2826:2826:2826) (3009:3009:3009))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sIM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2882:2882:2882) (2895:2895:2895))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSOP\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2160:2160:2160) (2242:2242:2242))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeAC\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2714:2714:2714) (2810:2810:2810))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2966:2966:2966) (3051:3051:3051))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeZ\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2714:2714:2714) (2810:2810:2810))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeRDM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2614:2614:2614) (2668:2668:2668))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeRI\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2537:2537:2537) (2618:2618:2618))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeOUT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2327:2327:2327) (2442:2442:2442))
        (IOPATH i o (2587:2587:2587) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeREM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2528:2528:2528) (2770:2770:2770))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeMEM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1999:1999:1999) (2071:2071:2071))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\selectREM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1913:1913:1913) (1953:1953:1953))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\incrementPC\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2084:2084:2084) (2159:2159:2159))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\selectRDM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3109:3109:3109) (3295:3295:3295))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\selectRDM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2353:2353:2353) (2434:2434:2434))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\opULA\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2487:2487:2487) (2619:2619:2619))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\opULA\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1865:1865:1865) (1886:1886:1886))
        (IOPATH i o (2503:2503:2503) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\opULA\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1813:1813:1813) (1851:1851:1851))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g5\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1800:1800:1800) (1710:1710:1710))
        (IOPATH i o (2581:2581:2581) (2612:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (616:616:616) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clk\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (151:151:151) (136:136:136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (596:596:596) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (584:584:584) (749:749:749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (586:586:586) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT asdata (562:562:562) (609:609:609))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (302:302:302))
        (PORT datab (1408:1408:1408) (1496:1496:1496))
        (PORT datad (246:246:246) (319:319:319))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (462:462:462) (536:536:536))
        (PORT datad (213:213:213) (246:246:246))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (819:819:819) (825:825:825))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (737:737:737))
        (PORT datab (694:694:694) (766:766:766))
        (PORT datac (271:271:271) (357:357:357))
        (PORT datad (213:213:213) (246:246:246))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (533:533:533))
        (PORT datab (273:273:273) (359:359:359))
        (PORT datad (209:209:209) (241:241:241))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t8\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (533:533:533))
        (PORT datab (276:276:276) (362:362:362))
        (PORT datac (247:247:247) (330:330:330))
        (PORT datad (212:212:212) (244:244:244))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (819:819:819) (825:825:825))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (306:306:306))
        (PORT datab (284:284:284) (367:367:367))
        (PORT datad (244:244:244) (315:315:315))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (432:432:432))
        (PORT datac (448:448:448) (521:521:521))
        (PORT datad (254:254:254) (330:330:330))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (738:738:738))
        (PORT datab (693:693:693) (769:769:769))
        (PORT datac (272:272:272) (358:358:358))
        (PORT datad (212:212:212) (244:244:244))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (567:567:567))
        (PORT datad (418:418:418) (487:487:487))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1757:1757:1757))
        (PORT asdata (1496:1496:1496) (1559:1559:1559))
        (PORT ena (1871:1871:1871) (1935:1935:1935))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (468:468:468))
        (PORT datab (330:330:330) (443:443:443))
        (PORT datac (297:297:297) (398:398:398))
        (PORT datad (437:437:437) (507:507:507))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[15\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (586:586:586) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[15\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3398:3398:3398) (3708:3708:3708))
        (PORT datab (1541:1541:1541) (1605:1605:1605))
        (PORT datad (1143:1143:1143) (1170:1170:1170))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[64\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2125:2125:2125))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1487:1487:1487))
        (PORT datab (654:654:654) (714:714:714))
        (PORT datac (626:626:626) (674:674:674))
        (PORT datad (612:612:612) (650:650:650))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (1029:1029:1029))
        (PORT datab (1216:1216:1216) (1311:1311:1311))
        (PORT datac (842:842:842) (869:869:869))
        (PORT datad (550:550:550) (562:562:562))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (541:541:541))
        (PORT datab (278:278:278) (367:367:367))
        (PORT datad (225:225:225) (254:254:254))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (537:537:537))
        (PORT datad (258:258:258) (335:335:335))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (367:367:367))
        (PORT datab (235:235:235) (278:278:278))
        (PORT datac (632:632:632) (693:693:693))
        (PORT datad (417:417:417) (487:487:487))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeAC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (349:349:349))
        (PORT datab (262:262:262) (343:343:343))
        (PORT datac (428:428:428) (489:489:489))
        (PORT datad (259:259:259) (335:335:335))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (514:514:514))
        (PORT datab (425:425:425) (498:498:498))
        (PORT datac (607:607:607) (666:666:666))
        (PORT datad (613:613:613) (662:662:662))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (286:286:286))
        (PORT datac (1539:1539:1539) (1560:1560:1560))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (469:469:469))
        (PORT datab (331:331:331) (444:444:444))
        (PORT datac (274:274:274) (368:368:368))
        (PORT datad (408:408:408) (482:482:482))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (301:301:301))
        (PORT datac (1542:1542:1542) (1562:1562:1562))
        (PORT datad (330:330:330) (348:348:348))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (285:285:285))
        (PORT datac (210:210:210) (251:251:251))
        (PORT datad (218:218:218) (255:255:255))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (276:276:276))
        (PORT datab (279:279:279) (367:367:367))
        (PORT datac (202:202:202) (241:241:241))
        (PORT datad (375:375:375) (398:398:398))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1134:1134:1134) (1202:1202:1202))
        (PORT datac (1838:1838:1838) (1913:1913:1913))
        (PORT datad (866:866:866) (880:880:880))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1135:1135:1135) (1197:1197:1197))
        (PORT datac (939:939:939) (1029:1029:1029))
        (PORT datad (865:865:865) (877:877:877))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (596:596:596) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1244:1244:1244))
        (PORT datab (3755:3755:3755) (4095:4095:4095))
        (PORT datad (887:887:887) (906:906:906))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[48\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2136:2136:2136))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT asdata (942:942:942) (1000:1000:1000))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (363:363:363))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1089:1089:1089))
        (PORT datac (988:988:988) (1051:1051:1051))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (476:476:476))
        (PORT datab (330:330:330) (436:436:436))
        (PORT datac (275:275:275) (368:368:368))
        (PORT datad (307:307:307) (405:405:405))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (288:288:288))
        (PORT datac (1533:1533:1533) (1551:1551:1551))
        (PORT datad (520:520:520) (527:527:527))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (487:487:487))
        (PORT datab (338:338:338) (450:450:450))
        (PORT datac (294:294:294) (395:395:395))
        (PORT datad (437:437:437) (508:508:508))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (397:397:397))
        (PORT datac (199:199:199) (236:236:236))
        (PORT datad (1548:1548:1548) (1561:1561:1561))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (515:515:515))
        (PORT datab (425:425:425) (495:495:495))
        (PORT datac (607:607:607) (665:665:665))
        (PORT datad (612:612:612) (662:662:662))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (292:292:292))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (1547:1547:1547) (1561:1561:1561))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (518:518:518))
        (PORT datab (422:422:422) (494:494:494))
        (PORT datac (607:607:607) (668:668:668))
        (PORT datad (612:612:612) (664:664:664))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (268:268:268))
        (PORT datac (1542:1542:1542) (1563:1563:1563))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (277:277:277))
        (PORT datab (245:245:245) (293:293:293))
        (PORT datac (201:201:201) (238:238:238))
        (PORT datad (215:215:215) (241:241:241))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (471:471:471))
        (PORT datab (248:248:248) (296:296:296))
        (PORT datad (345:345:345) (367:367:367))
        (IOPATH dataa combout (301:301:301) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (471:471:471))
        (PORT datab (248:248:248) (296:296:296))
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (345:345:345) (367:367:367))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1080:1080:1080))
        (PORT datab (592:592:592) (608:608:608))
        (PORT datac (826:826:826) (848:848:848))
        (PORT datad (552:552:552) (572:572:572))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (566:566:566) (731:731:731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (302:302:302))
        (PORT datab (376:376:376) (406:406:406))
        (PORT datac (208:208:208) (248:248:248))
        (PORT datad (220:220:220) (253:253:253))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeAC\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (408:408:408))
        (PORT datab (197:197:197) (235:235:235))
        (PORT datac (660:660:660) (689:689:689))
        (PORT datad (642:642:642) (651:651:651))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1757:1757:1757))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1778:1778:1778) (1792:1792:1792))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3756:3756:3756) (4112:4112:4112))
        (PORT datab (634:634:634) (697:697:697))
        (PORT datad (886:886:886) (902:902:902))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2135:2135:2135))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1754:1754:1754))
        (PORT asdata (989:989:989) (1060:1060:1060))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1023:1023:1023) (1087:1087:1087))
        (PORT datac (995:995:995) (1053:1053:1053))
        (PORT datad (672:672:672) (737:737:737))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (468:468:468))
        (PORT datab (682:682:682) (759:759:759))
        (PORT datac (337:337:337) (366:366:366))
        (PORT datad (344:344:344) (364:364:364))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectREM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1090:1090:1090))
        (PORT datab (700:700:700) (774:774:774))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (202:202:202) (231:231:231))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[14\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (994:994:994) (1083:1083:1083))
        (PORT datac (367:367:367) (389:389:389))
        (PORT datad (1285:1285:1285) (1378:1378:1378))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1075:1075:1075))
        (PORT datab (693:693:693) (771:771:771))
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (201:201:201) (230:230:230))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (941:941:941))
        (PORT datab (965:965:965) (1024:1024:1024))
        (PORT datac (193:193:193) (227:227:227))
        (PORT datad (216:216:216) (241:241:241))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (266:266:266))
        (PORT datab (599:599:599) (661:661:661))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1029:1029:1029) (1052:1052:1052))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1280:1280:1280))
        (PORT datac (1190:1190:1190) (1266:1266:1266))
        (PORT datad (1849:1849:1849) (1931:1931:1931))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1745:1745:1745))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[13\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1010:1010:1010) (1126:1126:1126))
        (PORT datac (369:369:369) (391:391:391))
        (PORT datad (995:995:995) (1071:1071:1071))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1029:1029:1029) (1052:1052:1052))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (570:570:570) (638:638:638))
        (PORT datac (350:350:350) (374:374:374))
        (PORT datad (380:380:380) (412:412:412))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT asdata (1286:1286:1286) (1305:1305:1305))
        (PORT ena (1875:1875:1875) (1950:1950:1950))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT asdata (1279:1279:1279) (1318:1318:1318))
        (PORT ena (1875:1875:1875) (1950:1950:1950))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT asdata (961:961:961) (986:986:986))
        (PORT ena (1875:1875:1875) (1950:1950:1950))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode870w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (437:437:437))
        (PORT datab (318:318:318) (419:419:419))
        (PORT datac (293:293:293) (391:391:391))
        (PORT datad (373:373:373) (404:404:404))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT asdata (683:683:683) (700:700:700))
        (PORT ena (1029:1029:1029) (1052:1052:1052))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (258:258:258))
        (PORT datad (383:383:383) (412:412:412))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT asdata (692:692:692) (724:724:724))
        (PORT ena (1029:1029:1029) (1052:1052:1052))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (266:266:266))
        (PORT datad (379:379:379) (415:415:415))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT asdata (696:696:696) (718:718:718))
        (PORT ena (1029:1029:1029) (1052:1052:1052))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (261:261:261))
        (PORT datad (380:380:380) (411:411:411))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode962w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (328:328:328))
        (PORT datac (225:225:225) (279:279:279))
        (PORT datad (220:220:220) (266:266:266))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (769:769:769))
        (PORT datab (724:724:724) (778:778:778))
        (PORT datad (1237:1237:1237) (1291:1291:1291))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (577:577:577) (609:609:609))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1749:1749:1749))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2194:2194:2194) (2228:2228:2228))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (566:566:566) (731:731:731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (586:586:586) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1787:1787:1787))
        (PORT datab (3700:3700:3700) (4040:4040:4040))
        (PORT datad (1048:1048:1048) (1066:1066:1066))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2133:2133:2133))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2133:2133:2133))
        (PORT asdata (1583:1583:1583) (1657:1657:1657))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode880w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (436:436:436))
        (PORT datab (318:318:318) (419:419:419))
        (PORT datac (293:293:293) (391:391:391))
        (PORT datad (373:373:373) (403:403:403))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode973w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (328:328:328))
        (PORT datac (224:224:224) (277:277:277))
        (PORT datad (217:217:217) (260:260:260))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (700:700:700) (769:769:769))
        (PORT datac (1006:1006:1006) (1107:1107:1107))
        (PORT datad (1219:1219:1219) (1230:1230:1230))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1274:1274:1274))
        (PORT datab (655:655:655) (687:687:687))
        (PORT datac (597:597:597) (640:640:640))
        (PORT datad (645:645:645) (664:664:664))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1260:1260:1260))
        (PORT datab (654:654:654) (690:690:690))
        (PORT datac (594:594:594) (639:639:639))
        (PORT datad (644:644:644) (662:662:662))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (681:681:681))
        (PORT datab (1222:1222:1222) (1294:1294:1294))
        (PORT datac (622:622:622) (656:656:656))
        (PORT datad (644:644:644) (664:664:664))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (1013:1013:1013))
        (PORT datab (655:655:655) (688:688:688))
        (PORT datac (597:597:597) (640:640:640))
        (PORT datad (645:645:645) (664:664:664))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (676:676:676))
        (PORT datab (616:616:616) (632:632:632))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab cout (446:446:446) (318:318:318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (244:244:244))
        (PORT datab (1108:1108:1108) (1209:1209:1209))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (728:728:728))
        (PORT datab (199:199:199) (238:238:238))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (876:876:876))
        (PORT datab (198:198:198) (236:236:236))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (723:723:723))
        (PORT datab (198:198:198) (237:237:237))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (574:574:574) (739:739:739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1155:1155:1155))
        (PORT datab (3739:3739:3739) (4149:4149:4149))
        (PORT datad (888:888:888) (903:903:903))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2136:2136:2136))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT asdata (974:974:974) (1037:1037:1037))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (777:777:777))
        (PORT datab (697:697:697) (764:764:764))
        (PORT datad (1218:1218:1218) (1232:1232:1232))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1491:1491:1491))
        (PORT datab (605:605:605) (661:661:661))
        (PORT datac (418:418:418) (467:467:467))
        (PORT datad (376:376:376) (412:412:412))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (763:763:763))
        (PORT datab (973:973:973) (1019:1019:1019))
        (PORT datac (421:421:421) (465:465:465))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (662:662:662))
        (PORT datab (895:895:895) (972:972:972))
        (PORT datac (595:595:595) (640:640:640))
        (PORT datad (642:642:642) (664:664:664))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (450:450:450))
        (PORT datab (929:929:929) (986:986:986))
        (PORT datac (584:584:584) (585:585:585))
        (PORT datad (562:562:562) (594:594:594))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (573:573:573))
        (PORT datab (654:654:654) (715:715:715))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (678:678:678))
        (PORT datab (622:622:622) (649:649:649))
        (PORT datac (562:562:562) (564:564:564))
        (PORT datad (175:175:175) (202:202:202))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (679:679:679))
        (PORT datab (899:899:899) (974:974:974))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1758:1758:1758))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2175:2175:2175) (2184:2184:2184))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (566:566:566) (731:731:731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1106:1106:1106))
        (PORT datab (3807:3807:3807) (4167:4167:4167))
        (PORT datad (888:888:888) (903:903:903))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2135:2135:2135))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1754:1754:1754))
        (PORT asdata (995:995:995) (1050:1050:1050))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (754:754:754))
        (PORT datab (1001:1001:1001) (1062:1062:1062))
        (PORT datad (1507:1507:1507) (1546:1546:1546))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (612:612:612) (633:633:633))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[7\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (1031:1031:1031))
        (PORT datab (735:735:735) (794:794:794))
        (PORT datad (1219:1219:1219) (1229:1229:1229))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (358:358:358) (386:386:386))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (772:772:772))
        (PORT datab (1167:1167:1167) (1212:1212:1212))
        (PORT datad (1511:1511:1511) (1551:1551:1551))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (672:672:672) (741:741:741))
        (PORT datac (683:683:683) (742:742:742))
        (PORT datad (1511:1511:1511) (1551:1551:1551))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1121:1121:1121) (1196:1196:1196))
        (PORT datac (663:663:663) (716:716:716))
        (PORT datad (1506:1506:1506) (1544:1544:1544))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[11\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (670:670:670) (743:743:743))
        (PORT datac (919:919:919) (976:976:976))
        (PORT datad (1218:1218:1218) (1233:1233:1233))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[12\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (834:834:834))
        (PORT datab (707:707:707) (766:766:766))
        (PORT datad (1506:1506:1506) (1545:1545:1545))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (1974:1974:1974))
        (PORT clk (2050:2050:2050) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1981:1981:1981))
        (PORT d[1] (2196:2196:2196) (2339:2339:2339))
        (PORT d[2] (3119:3119:3119) (3381:3381:3381))
        (PORT d[3] (2111:2111:2111) (2243:2243:2243))
        (PORT d[4] (3830:3830:3830) (4069:4069:4069))
        (PORT d[5] (2141:2141:2141) (2269:2269:2269))
        (PORT d[6] (2598:2598:2598) (2760:2760:2760))
        (PORT d[7] (3740:3740:3740) (4039:4039:4039))
        (PORT d[8] (2714:2714:2714) (3032:3032:3032))
        (PORT d[9] (2358:2358:2358) (2392:2392:2392))
        (PORT d[10] (1881:1881:1881) (2017:2017:2017))
        (PORT d[11] (4421:4421:4421) (4794:4794:4794))
        (PORT d[12] (3438:3438:3438) (3831:3831:3831))
        (PORT clk (2047:2047:2047) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1568:1568:1568))
        (PORT clk (2047:2047:2047) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2080:2080:2080))
        (PORT d[0] (2097:2097:2097) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (1819:1819:1819))
        (PORT d[1] (1831:1831:1831) (1932:1932:1932))
        (PORT d[2] (1835:1835:1835) (1954:1954:1954))
        (PORT d[3] (1662:1662:1662) (1786:1786:1786))
        (PORT d[4] (1622:1622:1622) (1742:1742:1742))
        (PORT d[5] (1894:1894:1894) (2035:2035:2035))
        (PORT d[6] (1389:1389:1389) (1494:1494:1494))
        (PORT d[7] (1911:1911:1911) (2000:2000:2000))
        (PORT d[8] (2134:2134:2134) (2282:2282:2282))
        (PORT d[9] (1955:1955:1955) (2062:2062:2062))
        (PORT d[10] (1916:1916:1916) (2005:2005:2005))
        (PORT d[11] (1786:1786:1786) (1853:1853:1853))
        (PORT d[12] (1886:1886:1886) (1977:1977:1977))
        (PORT clk (2011:2011:2011) (2007:2007:2007))
        (PORT stall (3280:3280:3280) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2007:2007:2007))
        (PORT d[0] (1478:1478:1478) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2198:2198:2198))
        (PORT clk (2061:2061:2061) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3262:3262:3262))
        (PORT d[1] (1803:1803:1803) (2016:2016:2016))
        (PORT d[2] (3251:3251:3251) (3588:3588:3588))
        (PORT d[3] (4528:4528:4528) (4851:4851:4851))
        (PORT d[4] (1360:1360:1360) (1510:1510:1510))
        (PORT d[5] (2919:2919:2919) (3196:3196:3196))
        (PORT d[6] (3191:3191:3191) (3401:3401:3401))
        (PORT d[7] (4322:4322:4322) (4618:4618:4618))
        (PORT d[8] (1758:1758:1758) (1966:1966:1966))
        (PORT d[9] (3390:3390:3390) (3664:3664:3664))
        (PORT d[10] (3185:3185:3185) (3459:3459:3459))
        (PORT d[11] (4044:4044:4044) (4427:4427:4427))
        (PORT d[12] (2487:2487:2487) (2744:2744:2744))
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1605:1605:1605))
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2092:2092:2092))
        (PORT d[0] (2128:2128:2128) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1684:1684:1684))
        (PORT d[1] (2142:2142:2142) (2223:2223:2223))
        (PORT d[2] (1622:1622:1622) (1743:1743:1743))
        (PORT d[3] (2320:2320:2320) (2468:2468:2468))
        (PORT d[4] (2235:2235:2235) (2371:2371:2371))
        (PORT d[5] (2101:2101:2101) (2233:2233:2233))
        (PORT d[6] (1806:1806:1806) (1887:1887:1887))
        (PORT d[7] (2122:2122:2122) (2206:2206:2206))
        (PORT d[8] (1982:1982:1982) (2109:2109:2109))
        (PORT d[9] (2001:2001:2001) (2106:2106:2106))
        (PORT d[10] (1436:1436:1436) (1560:1560:1560))
        (PORT d[11] (2104:2104:2104) (2281:2281:2281))
        (PORT d[12] (1905:1905:1905) (1998:1998:1998))
        (PORT clk (2022:2022:2022) (2019:2019:2019))
        (PORT stall (2990:2990:2990) (2896:2896:2896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2019:2019:2019))
        (PORT d[0] (1370:1370:1370) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (942:942:942))
        (PORT datab (768:768:768) (878:878:878))
        (PORT datac (1467:1467:1467) (1499:1499:1499))
        (PORT datad (1570:1570:1570) (1646:1646:1646))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode823w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (431:431:431))
        (PORT datab (320:320:320) (421:421:421))
        (PORT datad (374:374:374) (400:400:400))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode911w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (315:315:315))
        (PORT datac (220:220:220) (278:278:278))
        (PORT datad (226:226:226) (269:269:269))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1619:1619:1619))
        (PORT clk (2055:2055:2055) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2242:2242:2242))
        (PORT d[1] (3059:3059:3059) (3296:3296:3296))
        (PORT d[2] (1940:1940:1940) (2130:2130:2130))
        (PORT d[3] (2490:2490:2490) (2594:2594:2594))
        (PORT d[4] (3356:3356:3356) (3674:3674:3674))
        (PORT d[5] (1807:1807:1807) (1873:1873:1873))
        (PORT d[6] (3016:3016:3016) (3232:3232:3232))
        (PORT d[7] (2490:2490:2490) (2569:2569:2569))
        (PORT d[8] (2068:2068:2068) (2294:2294:2294))
        (PORT d[9] (2774:2774:2774) (3010:3010:3010))
        (PORT d[10] (3806:3806:3806) (4165:4165:4165))
        (PORT d[11] (2587:2587:2587) (2764:2764:2764))
        (PORT d[12] (3703:3703:3703) (4040:4040:4040))
        (PORT clk (2052:2052:2052) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1648:1648:1648))
        (PORT clk (2052:2052:2052) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2086:2086:2086))
        (PORT d[0] (2433:2433:2433) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1915:1915:1915))
        (PORT d[1] (1445:1445:1445) (1585:1585:1585))
        (PORT d[2] (1847:1847:1847) (1924:1924:1924))
        (PORT d[3] (1839:1839:1839) (1947:1947:1947))
        (PORT d[4] (1741:1741:1741) (1874:1874:1874))
        (PORT d[5] (1840:1840:1840) (1890:1890:1890))
        (PORT d[6] (1641:1641:1641) (1754:1754:1754))
        (PORT d[7] (1939:1939:1939) (2079:2079:2079))
        (PORT d[8] (2017:2017:2017) (2136:2136:2136))
        (PORT d[9] (1759:1759:1759) (1851:1851:1851))
        (PORT d[10] (1343:1343:1343) (1430:1430:1430))
        (PORT d[11] (2092:2092:2092) (2276:2276:2276))
        (PORT d[12] (1734:1734:1734) (1786:1786:1786))
        (PORT clk (2016:2016:2016) (2013:2013:2013))
        (PORT stall (2566:2566:2566) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2013:2013:2013))
        (PORT d[0] (1428:1428:1428) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode840w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (432:432:432))
        (PORT datab (311:311:311) (411:411:411))
        (PORT datac (288:288:288) (384:384:384))
        (PORT datad (374:374:374) (400:400:400))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode929w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (313:313:313))
        (PORT datac (225:225:225) (284:284:284))
        (PORT datad (220:220:220) (263:263:263))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2704:2704:2704))
        (PORT clk (2061:2061:2061) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3285:3285:3285))
        (PORT d[1] (2028:2028:2028) (2239:2239:2239))
        (PORT d[2] (3285:3285:3285) (3606:3606:3606))
        (PORT d[3] (3697:3697:3697) (4048:4048:4048))
        (PORT d[4] (1654:1654:1654) (1809:1809:1809))
        (PORT d[5] (2575:2575:2575) (2804:2804:2804))
        (PORT d[6] (2935:2935:2935) (3138:3138:3138))
        (PORT d[7] (4326:4326:4326) (4625:4625:4625))
        (PORT d[8] (2066:2066:2066) (2275:2275:2275))
        (PORT d[9] (3389:3389:3389) (3663:3663:3663))
        (PORT d[10] (2810:2810:2810) (3048:3048:3048))
        (PORT d[11] (4023:4023:4023) (4390:4390:4390))
        (PORT d[12] (2785:2785:2785) (3065:3065:3065))
        (PORT clk (2058:2058:2058) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (1987:1987:1987))
        (PORT clk (2058:2058:2058) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
        (PORT d[0] (2470:2470:2470) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1605:1605:1605))
        (PORT d[1] (2128:2128:2128) (2229:2229:2229))
        (PORT d[2] (1925:1925:1925) (2055:2055:2055))
        (PORT d[3] (2299:2299:2299) (2470:2470:2470))
        (PORT d[4] (2243:2243:2243) (2393:2393:2393))
        (PORT d[5] (2096:2096:2096) (2224:2224:2224))
        (PORT d[6] (1802:1802:1802) (1880:1880:1880))
        (PORT d[7] (2092:2092:2092) (2173:2173:2173))
        (PORT d[8] (2013:2013:2013) (2160:2160:2160))
        (PORT d[9] (1879:1879:1879) (1972:1972:1972))
        (PORT d[10] (1434:1434:1434) (1541:1541:1541))
        (PORT d[11] (2111:2111:2111) (2292:2292:2292))
        (PORT d[12] (1620:1620:1620) (1713:1713:1713))
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (PORT stall (2753:2753:2753) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (PORT d[0] (1192:1192:1192) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (935:935:935))
        (PORT datab (764:764:764) (872:872:872))
        (PORT datac (1408:1408:1408) (1371:1371:1371))
        (PORT datad (1207:1207:1207) (1287:1287:1287))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode860w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (431:431:431))
        (PORT datab (315:315:315) (410:410:410))
        (PORT datac (290:290:290) (383:383:383))
        (PORT datad (375:375:375) (400:400:400))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode951w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (320:320:320))
        (PORT datac (226:226:226) (280:280:280))
        (PORT datad (226:226:226) (269:269:269))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (807:807:807) (874:874:874))
        (PORT clk (2067:2067:2067) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1363:1363:1363))
        (PORT d[1] (1746:1746:1746) (1862:1862:1862))
        (PORT d[2] (3146:3146:3146) (3409:3409:3409))
        (PORT d[3] (3539:3539:3539) (3821:3821:3821))
        (PORT d[4] (2488:2488:2488) (2766:2766:2766))
        (PORT d[5] (3511:3511:3511) (3754:3754:3754))
        (PORT d[6] (2607:2607:2607) (2763:2763:2763))
        (PORT d[7] (1085:1085:1085) (1163:1163:1163))
        (PORT d[8] (1029:1029:1029) (1092:1092:1092))
        (PORT d[9] (1007:1007:1007) (1091:1091:1091))
        (PORT d[10] (1041:1041:1041) (1123:1123:1123))
        (PORT d[11] (987:987:987) (1050:1050:1050))
        (PORT d[12] (2385:2385:2385) (2569:2569:2569))
        (PORT clk (2064:2064:2064) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1094:1094:1094))
        (PORT clk (2064:2064:2064) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2098:2098:2098))
        (PORT d[0] (1679:1679:1679) (1631:1631:1631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (968:968:968) (1005:1005:1005))
        (PORT d[1] (1199:1199:1199) (1237:1237:1237))
        (PORT d[2] (966:966:966) (1001:1001:1001))
        (PORT d[3] (1205:1205:1205) (1255:1255:1255))
        (PORT d[4] (751:751:751) (799:799:799))
        (PORT d[5] (1058:1058:1058) (1121:1121:1121))
        (PORT d[6] (1262:1262:1262) (1289:1289:1289))
        (PORT d[7] (1071:1071:1071) (1129:1129:1129))
        (PORT d[8] (1036:1036:1036) (1096:1096:1096))
        (PORT d[9] (1292:1292:1292) (1333:1333:1333))
        (PORT d[10] (1067:1067:1067) (1116:1116:1116))
        (PORT d[11] (1308:1308:1308) (1356:1356:1356))
        (PORT d[12] (976:976:976) (1015:1015:1015))
        (PORT clk (2028:2028:2028) (2025:2025:2025))
        (PORT stall (2198:2198:2198) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2025:2025:2025))
        (PORT d[0] (777:777:777) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode850w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (498:498:498))
        (PORT datab (323:323:323) (423:423:423))
        (PORT datad (372:372:372) (402:402:402))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode940w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (324:324:324))
        (PORT datac (226:226:226) (280:280:280))
        (PORT datad (225:225:225) (267:267:267))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2696:2696:2696))
        (PORT clk (2057:2057:2057) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3507:3507:3507))
        (PORT d[1] (2084:2084:2084) (2308:2308:2308))
        (PORT d[2] (3008:3008:3008) (3348:3348:3348))
        (PORT d[3] (3986:3986:3986) (4332:4332:4332))
        (PORT d[4] (1636:1636:1636) (1764:1764:1764))
        (PORT d[5] (2430:2430:2430) (2615:2615:2615))
        (PORT d[6] (2918:2918:2918) (3114:3114:3114))
        (PORT d[7] (4592:4592:4592) (4919:4919:4919))
        (PORT d[8] (2315:2315:2315) (2538:2538:2538))
        (PORT d[9] (3095:3095:3095) (3350:3350:3350))
        (PORT d[10] (2823:2823:2823) (3075:3075:3075))
        (PORT d[11] (4038:4038:4038) (4407:4407:4407))
        (PORT d[12] (3749:3749:3749) (4109:4109:4109))
        (PORT clk (2054:2054:2054) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (1941:1941:1941))
        (PORT clk (2054:2054:2054) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2084:2084:2084))
        (PORT d[0] (2428:2428:2428) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1711:1711:1711))
        (PORT d[1] (2091:2091:2091) (2194:2194:2194))
        (PORT d[2] (1577:1577:1577) (1656:1656:1656))
        (PORT d[3] (1978:1978:1978) (2095:2095:2095))
        (PORT d[4] (2305:2305:2305) (2476:2476:2476))
        (PORT d[5] (2075:2075:2075) (2189:2189:2189))
        (PORT d[6] (1781:1781:1781) (1839:1839:1839))
        (PORT d[7] (1792:1792:1792) (1862:1862:1862))
        (PORT d[8] (2228:2228:2228) (2375:2375:2375))
        (PORT d[9] (1987:1987:1987) (2106:2106:2106))
        (PORT d[10] (1469:1469:1469) (1587:1587:1587))
        (PORT d[11] (1898:1898:1898) (1992:1992:1992))
        (PORT d[12] (1630:1630:1630) (1737:1737:1737))
        (PORT clk (2018:2018:2018) (2011:2011:2011))
        (PORT stall (2793:2793:2793) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2011:2011:2011))
        (PORT d[0] (1537:1537:1537) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (661:661:661))
        (PORT datab (768:768:768) (879:879:879))
        (PORT datac (790:790:790) (899:899:899))
        (PORT datad (1276:1276:1276) (1368:1368:1368))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1179:1179:1179) (1269:1269:1269))
        (PORT datac (170:170:170) (202:202:202))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode890w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (434:434:434))
        (PORT datab (313:313:313) (412:412:412))
        (PORT datac (291:291:291) (386:386:386))
        (PORT datad (376:376:376) (399:399:399))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode984w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (320:320:320))
        (PORT datac (226:226:226) (280:280:280))
        (PORT datad (227:227:227) (270:270:270))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2585:2585:2585))
        (PORT clk (2028:2028:2028) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3762:3762:3762))
        (PORT d[1] (2407:2407:2407) (2659:2659:2659))
        (PORT d[2] (3429:3429:3429) (3684:3684:3684))
        (PORT d[3] (2799:2799:2799) (2959:2959:2959))
        (PORT d[4] (2148:2148:2148) (2376:2376:2376))
        (PORT d[5] (2282:2282:2282) (2479:2479:2479))
        (PORT d[6] (2671:2671:2671) (2847:2847:2847))
        (PORT d[7] (3753:3753:3753) (4054:4054:4054))
        (PORT d[8] (2804:2804:2804) (3048:3048:3048))
        (PORT d[9] (2800:2800:2800) (3021:3021:3021))
        (PORT d[10] (3022:3022:3022) (3293:3293:3293))
        (PORT d[11] (3457:3457:3457) (3803:3803:3803))
        (PORT d[12] (3032:3032:3032) (3391:3391:3391))
        (PORT clk (2025:2025:2025) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2311:2311:2311))
        (PORT clk (2025:2025:2025) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2059:2059:2059))
        (PORT d[0] (2879:2879:2879) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2205:2205:2205))
        (PORT d[1] (1900:1900:1900) (1958:1958:1958))
        (PORT d[2] (2156:2156:2156) (2291:2291:2291))
        (PORT d[3] (2309:2309:2309) (2489:2489:2489))
        (PORT d[4] (2127:2127:2127) (2202:2202:2202))
        (PORT d[5] (1969:1969:1969) (2134:2134:2134))
        (PORT d[6] (2031:2031:2031) (2202:2202:2202))
        (PORT d[7] (2180:2180:2180) (2321:2321:2321))
        (PORT d[8] (2206:2206:2206) (2344:2344:2344))
        (PORT d[9] (1960:1960:1960) (2110:2110:2110))
        (PORT d[10] (2063:2063:2063) (2245:2245:2245))
        (PORT d[11] (2264:2264:2264) (2362:2362:2362))
        (PORT d[12] (1964:1964:1964) (2117:2117:2117))
        (PORT clk (1989:1989:1989) (1986:1986:1986))
        (PORT stall (3089:3089:3089) (2933:2933:2933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1986:1986:1986))
        (PORT d[0] (1623:1623:1623) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode900w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (433:433:433))
        (PORT datab (311:311:311) (411:411:411))
        (PORT datad (373:373:373) (400:400:400))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode995w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (311:311:311))
        (PORT datac (224:224:224) (285:285:285))
        (PORT datad (219:219:219) (261:261:261))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3378:3378:3378))
        (PORT clk (2047:2047:2047) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3300:3300:3300))
        (PORT d[1] (2771:2771:2771) (2902:2902:2902))
        (PORT d[2] (2628:2628:2628) (2858:2858:2858))
        (PORT d[3] (2750:2750:2750) (2885:2885:2885))
        (PORT d[4] (2438:2438:2438) (2660:2660:2660))
        (PORT d[5] (2574:2574:2574) (2700:2700:2700))
        (PORT d[6] (3663:3663:3663) (3808:3808:3808))
        (PORT d[7] (4409:4409:4409) (4707:4707:4707))
        (PORT d[8] (2601:2601:2601) (2849:2849:2849))
        (PORT d[9] (2969:2969:2969) (3167:3167:3167))
        (PORT d[10] (2967:2967:2967) (3191:3191:3191))
        (PORT d[11] (4022:4022:4022) (4376:4376:4376))
        (PORT d[12] (3004:3004:3004) (3302:3302:3302))
        (PORT clk (2044:2044:2044) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2413:2413:2413))
        (PORT clk (2044:2044:2044) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
        (PORT d[0] (2849:2849:2849) (2950:2950:2950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2247:2247:2247))
        (PORT d[1] (2119:2119:2119) (2348:2348:2348))
        (PORT d[2] (2078:2078:2078) (2234:2234:2234))
        (PORT d[3] (2054:2054:2054) (2228:2228:2228))
        (PORT d[4] (2259:2259:2259) (2429:2429:2429))
        (PORT d[5] (1948:1948:1948) (2110:2110:2110))
        (PORT d[6] (1863:1863:1863) (1972:1972:1972))
        (PORT d[7] (2300:2300:2300) (2449:2449:2449))
        (PORT d[8] (2147:2147:2147) (2293:2293:2293))
        (PORT d[9] (2209:2209:2209) (2369:2369:2369))
        (PORT d[10] (2054:2054:2054) (2204:2204:2204))
        (PORT d[11] (2264:2264:2264) (2341:2341:2341))
        (PORT d[12] (1946:1946:1946) (2096:2096:2096))
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (PORT stall (3144:3144:3144) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (PORT d[0] (1805:1805:1805) (1891:1891:1891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (941:941:941))
        (PORT datab (767:767:767) (880:880:880))
        (PORT datac (1932:1932:1932) (2100:2100:2100))
        (PORT datad (1933:1933:1933) (2056:2056:2056))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1342:1342:1342))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (761:761:761))
        (PORT datab (242:242:242) (323:323:323))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1254:1254:1254))
        (PORT datab (1193:1193:1193) (1256:1256:1256))
        (PORT datac (633:633:633) (684:684:684))
        (PORT datad (894:894:894) (959:959:959))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1182:1182:1182))
        (PORT datab (1193:1193:1193) (1256:1256:1256))
        (PORT datac (907:907:907) (986:986:986))
        (PORT datad (1146:1146:1146) (1194:1194:1194))
        (IOPATH dataa combout (301:301:301) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (652:652:652) (718:718:718))
        (PORT datad (414:414:414) (485:485:485))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (390:390:390))
        (PORT datab (1166:1166:1166) (1227:1227:1227))
        (PORT datac (633:633:633) (682:682:682))
        (PORT datad (828:828:828) (852:852:852))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1179:1179:1179))
        (PORT datab (1188:1188:1188) (1249:1249:1249))
        (PORT datac (1159:1159:1159) (1221:1221:1221))
        (PORT datad (531:531:531) (542:542:542))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1298:1298:1298))
        (PORT datab (924:924:924) (1000:1000:1000))
        (PORT datac (532:532:532) (548:548:548))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (593:593:593) (613:613:613))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1256:1256:1256))
        (PORT datab (1165:1165:1165) (1226:1226:1226))
        (PORT datac (1156:1156:1156) (1218:1218:1218))
        (PORT datad (557:557:557) (574:574:574))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (549:549:549))
        (PORT datab (331:331:331) (434:434:434))
        (PORT datac (309:309:309) (431:431:431))
        (PORT datad (312:312:312) (403:403:403))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (274:274:274))
        (PORT datac (1531:1531:1531) (1549:1549:1549))
        (PORT datad (548:548:548) (554:554:554))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (491:491:491))
        (PORT datab (326:326:326) (428:428:428))
        (PORT datac (388:388:388) (454:454:454))
        (PORT datad (438:438:438) (503:503:503))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (266:266:266))
        (PORT datac (531:531:531) (532:532:532))
        (PORT datad (1534:1534:1534) (1544:1544:1544))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1121:1121:1121) (1164:1164:1164))
        (PORT datac (200:200:200) (237:237:237))
        (PORT datad (205:205:205) (234:234:234))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (816:816:816))
        (PORT datab (595:595:595) (611:611:611))
        (PORT datac (1049:1049:1049) (1043:1043:1043))
        (PORT datad (1097:1097:1097) (1138:1138:1138))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1294:1294:1294))
        (PORT datab (924:924:924) (1002:1002:1002))
        (PORT datac (1230:1230:1230) (1364:1364:1364))
        (PORT datad (830:830:830) (855:855:855))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1297:1297:1297))
        (PORT datab (867:867:867) (893:893:893))
        (PORT datac (1352:1352:1352) (1411:1411:1411))
        (PORT datad (1218:1218:1218) (1246:1246:1246))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (241:241:241))
        (PORT datab (938:938:938) (1014:1014:1014))
        (PORT datac (180:180:180) (217:217:217))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (840:840:840))
        (PORT datab (703:703:703) (773:773:773))
        (PORT datac (817:817:817) (821:821:821))
        (PORT datad (810:810:810) (816:816:816))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (712:712:712) (734:734:734))
        (PORT sload (1479:1479:1479) (1552:1552:1552))
        (PORT ena (836:836:836) (834:834:834))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (772:772:772))
        (PORT datac (657:657:657) (720:720:720))
        (PORT datad (1510:1510:1510) (1550:1550:1550))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2909:2909:2909))
        (PORT clk (2049:2049:2049) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3287:3287:3287))
        (PORT d[1] (2388:2388:2388) (2589:2589:2589))
        (PORT d[2] (1980:1980:1980) (2161:2161:2161))
        (PORT d[3] (3029:3029:3029) (3195:3195:3195))
        (PORT d[4] (2742:2742:2742) (3024:3024:3024))
        (PORT d[5] (2460:2460:2460) (2593:2593:2593))
        (PORT d[6] (2589:2589:2589) (2749:2749:2749))
        (PORT d[7] (3195:3195:3195) (3355:3355:3355))
        (PORT d[8] (1683:1683:1683) (1870:1870:1870))
        (PORT d[9] (3184:3184:3184) (3474:3474:3474))
        (PORT d[10] (4531:4531:4531) (4916:4916:4916))
        (PORT d[11] (3145:3145:3145) (3333:3333:3333))
        (PORT d[12] (2979:2979:2979) (3248:3248:3248))
        (PORT clk (2046:2046:2046) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2202:2202:2202))
        (PORT clk (2046:2046:2046) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2077:2077:2077))
        (PORT d[0] (2686:2686:2686) (2739:2739:2739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2458:2458:2458))
        (PORT d[1] (2056:2056:2056) (2217:2217:2217))
        (PORT d[2] (1946:1946:1946) (2087:2087:2087))
        (PORT d[3] (2138:2138:2138) (2283:2283:2283))
        (PORT d[4] (2064:2064:2064) (2211:2211:2211))
        (PORT d[5] (1999:1999:1999) (2152:2152:2152))
        (PORT d[6] (2249:2249:2249) (2413:2413:2413))
        (PORT d[7] (2330:2330:2330) (2499:2499:2499))
        (PORT d[8] (2107:2107:2107) (2257:2257:2257))
        (PORT d[9] (1948:1948:1948) (2103:2103:2103))
        (PORT d[10] (1973:1973:1973) (2115:2115:2115))
        (PORT d[11] (1783:1783:1783) (1948:1948:1948))
        (PORT d[12] (2161:2161:2161) (2273:2273:2273))
        (PORT clk (2010:2010:2010) (2004:2004:2004))
        (PORT stall (2325:2325:2325) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2004:2004:2004))
        (PORT d[0] (1538:1538:1538) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3394:3394:3394))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3948:3948:3948) (4073:4073:4073))
        (PORT d[1] (2309:2309:2309) (2544:2544:2544))
        (PORT d[2] (3240:3240:3240) (3556:3556:3556))
        (PORT d[3] (3362:3362:3362) (3641:3641:3641))
        (PORT d[4] (2184:2184:2184) (2350:2350:2350))
        (PORT d[5] (2308:2308:2308) (2525:2525:2525))
        (PORT d[6] (2605:2605:2605) (2755:2755:2755))
        (PORT d[7] (3991:3991:3991) (4286:4286:4286))
        (PORT d[8] (2311:2311:2311) (2522:2522:2522))
        (PORT d[9] (2937:2937:2937) (3142:3142:3142))
        (PORT d[10] (2458:2458:2458) (2657:2657:2657))
        (PORT d[11] (3688:3688:3688) (4042:4042:4042))
        (PORT d[12] (3158:3158:3158) (3515:3515:3515))
        (PORT clk (2037:2037:2037) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2209:2209:2209))
        (PORT clk (2037:2037:2037) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2070:2070:2070))
        (PORT d[0] (2711:2711:2711) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2343:2343:2343))
        (PORT d[1] (2195:2195:2195) (2334:2334:2334))
        (PORT d[2] (1918:1918:1918) (2057:2057:2057))
        (PORT d[3] (2262:2262:2262) (2417:2417:2417))
        (PORT d[4] (2332:2332:2332) (2524:2524:2524))
        (PORT d[5] (1986:1986:1986) (2150:2150:2150))
        (PORT d[6] (1804:1804:1804) (1978:1978:1978))
        (PORT d[7] (2173:2173:2173) (2319:2319:2319))
        (PORT d[8] (2011:2011:2011) (2180:2180:2180))
        (PORT d[9] (1992:1992:1992) (2144:2144:2144))
        (PORT d[10] (2015:2015:2015) (2180:2180:2180))
        (PORT d[11] (2260:2260:2260) (2395:2395:2395))
        (PORT d[12] (1976:1976:1976) (2119:2119:2119))
        (PORT clk (2001:2001:2001) (1997:1997:1997))
        (PORT stall (3076:3076:3076) (2937:2937:2937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1997:1997:1997))
        (PORT d[0] (1760:1760:1760) (1822:1822:1822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (1073:1073:1073))
        (PORT datab (944:944:944) (1043:1043:1043))
        (PORT datac (1561:1561:1561) (1675:1675:1675))
        (PORT datad (1808:1808:1808) (1917:1917:1917))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2324:2324:2324))
        (PORT clk (2068:2068:2068) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (3240:3240:3240))
        (PORT d[1] (2065:2065:2065) (2267:2267:2267))
        (PORT d[2] (2632:2632:2632) (2924:2924:2924))
        (PORT d[3] (3964:3964:3964) (4320:4320:4320))
        (PORT d[4] (2077:2077:2077) (2303:2303:2303))
        (PORT d[5] (2339:2339:2339) (2564:2564:2564))
        (PORT d[6] (3499:3499:3499) (3742:3742:3742))
        (PORT d[7] (3682:3682:3682) (3950:3950:3950))
        (PORT d[8] (1698:1698:1698) (1886:1886:1886))
        (PORT d[9] (3294:3294:3294) (3541:3541:3541))
        (PORT d[10] (3211:3211:3211) (3486:3486:3486))
        (PORT d[11] (4266:4266:4266) (4640:4640:4640))
        (PORT d[12] (2385:2385:2385) (2619:2619:2619))
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2268:2268:2268))
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2096:2096:2096))
        (PORT d[0] (2716:2716:2716) (2780:2780:2780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (2078:2078:2078))
        (PORT d[1] (2301:2301:2301) (2446:2446:2446))
        (PORT d[2] (2235:2235:2235) (2382:2382:2382))
        (PORT d[3] (2273:2273:2273) (2427:2427:2427))
        (PORT d[4] (2245:2245:2245) (2410:2410:2410))
        (PORT d[5] (2157:2157:2157) (2296:2296:2296))
        (PORT d[6] (2325:2325:2325) (2496:2496:2496))
        (PORT d[7] (2307:2307:2307) (2449:2449:2449))
        (PORT d[8] (1984:1984:1984) (2156:2156:2156))
        (PORT d[9] (2066:2066:2066) (2238:2238:2238))
        (PORT d[10] (2035:2035:2035) (2183:2183:2183))
        (PORT d[11] (1754:1754:1754) (1907:1907:1907))
        (PORT d[12] (2164:2164:2164) (2279:2279:2279))
        (PORT clk (2029:2029:2029) (2023:2023:2023))
        (PORT stall (2489:2489:2489) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2023:2023:2023))
        (PORT d[0] (1493:1493:1493) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3431:3431:3431))
        (PORT clk (2020:2020:2020) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4240:4240:4240) (4563:4563:4563))
        (PORT d[1] (2882:2882:2882) (2969:2969:2969))
        (PORT d[2] (1979:1979:1979) (2161:2161:2161))
        (PORT d[3] (2577:2577:2577) (2763:2763:2763))
        (PORT d[4] (2459:2459:2459) (2569:2569:2569))
        (PORT d[5] (2523:2523:2523) (2741:2741:2741))
        (PORT d[6] (3501:3501:3501) (3790:3790:3790))
        (PORT d[7] (3283:3283:3283) (3488:3488:3488))
        (PORT d[8] (2073:2073:2073) (2314:2314:2314))
        (PORT d[9] (2479:2479:2479) (2694:2694:2694))
        (PORT d[10] (3685:3685:3685) (3979:3979:3979))
        (PORT d[11] (3559:3559:3559) (3812:3812:3812))
        (PORT d[12] (3113:3113:3113) (3486:3486:3486))
        (PORT clk (2017:2017:2017) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2258:2258:2258))
        (PORT clk (2017:2017:2017) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2048:2048:2048))
        (PORT d[0] (2701:2701:2701) (2795:2795:2795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2332:2332:2332))
        (PORT d[1] (2048:2048:2048) (2207:2207:2207))
        (PORT d[2] (2379:2379:2379) (2513:2513:2513))
        (PORT d[3] (2362:2362:2362) (2520:2520:2520))
        (PORT d[4] (2295:2295:2295) (2441:2441:2441))
        (PORT d[5] (1957:1957:1957) (2130:2130:2130))
        (PORT d[6] (2110:2110:2110) (2274:2274:2274))
        (PORT d[7] (1915:1915:1915) (2079:2079:2079))
        (PORT d[8] (2278:2278:2278) (2433:2433:2433))
        (PORT d[9] (2026:2026:2026) (2199:2199:2199))
        (PORT d[10] (1915:1915:1915) (2066:2066:2066))
        (PORT d[11] (2071:2071:2071) (2202:2202:2202))
        (PORT d[12] (1819:1819:1819) (1941:1941:1941))
        (PORT clk (1981:1981:1981) (1975:1975:1975))
        (PORT stall (2802:2802:2802) (2632:2632:2632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1975:1975:1975))
        (PORT d[0] (1665:1665:1665) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (1071:1071:1071))
        (PORT datab (945:945:945) (1044:1044:1044))
        (PORT datac (1569:1569:1569) (1670:1670:1670))
        (PORT datad (1643:1643:1643) (1769:1769:1769))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3666:3666:3666))
        (PORT clk (2081:2081:2081) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3265:3265:3265))
        (PORT d[1] (3659:3659:3659) (3728:3728:3728))
        (PORT d[2] (2750:2750:2750) (2935:2935:2935))
        (PORT d[3] (2873:2873:2873) (3057:3057:3057))
        (PORT d[4] (3160:3160:3160) (3314:3314:3314))
        (PORT d[5] (2673:2673:2673) (2874:2874:2874))
        (PORT d[6] (2747:2747:2747) (2904:2904:2904))
        (PORT d[7] (2615:2615:2615) (2756:2756:2756))
        (PORT d[8] (2043:2043:2043) (2279:2279:2279))
        (PORT d[9] (3174:3174:3174) (3397:3397:3397))
        (PORT d[10] (4183:4183:4183) (4590:4590:4590))
        (PORT d[11] (2304:2304:2304) (2470:2470:2470))
        (PORT d[12] (3187:3187:3187) (3561:3561:3561))
        (PORT clk (2078:2078:2078) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2499:2499:2499))
        (PORT clk (2078:2078:2078) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2110:2110:2110))
        (PORT d[0] (2672:2672:2672) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2530:2530:2530))
        (PORT d[1] (1982:1982:1982) (2172:2172:2172))
        (PORT d[2] (2106:2106:2106) (2256:2256:2256))
        (PORT d[3] (2160:2160:2160) (2297:2297:2297))
        (PORT d[4] (2284:2284:2284) (2454:2454:2454))
        (PORT d[5] (2020:2020:2020) (2133:2133:2133))
        (PORT d[6] (2067:2067:2067) (2168:2168:2168))
        (PORT d[7] (2185:2185:2185) (2310:2310:2310))
        (PORT d[8] (2115:2115:2115) (2268:2268:2268))
        (PORT d[9] (1830:1830:1830) (1977:1977:1977))
        (PORT d[10] (1928:1928:1928) (2049:2049:2049))
        (PORT d[11] (2148:2148:2148) (2378:2378:2378))
        (PORT d[12] (1809:1809:1809) (1934:1934:1934))
        (PORT clk (2042:2042:2042) (2037:2037:2037))
        (PORT stall (2833:2833:2833) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2037:2037:2037))
        (PORT d[0] (1606:1606:1606) (1623:1623:1623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2306:2306:2306))
        (PORT clk (2061:2061:2061) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3624:3624:3624))
        (PORT d[1] (1963:1963:1963) (2125:2125:2125))
        (PORT d[2] (3228:3228:3228) (3563:3563:3563))
        (PORT d[3] (4241:4241:4241) (4580:4580:4580))
        (PORT d[4] (1382:1382:1382) (1531:1531:1531))
        (PORT d[5] (2891:2891:2891) (3163:3163:3163))
        (PORT d[6] (2938:2938:2938) (3142:3142:3142))
        (PORT d[7] (4582:4582:4582) (4886:4886:4886))
        (PORT d[8] (1727:1727:1727) (1927:1927:1927))
        (PORT d[9] (3322:3322:3322) (3558:3558:3558))
        (PORT d[10] (2846:2846:2846) (3094:3094:3094))
        (PORT d[11] (4023:4023:4023) (4412:4412:4412))
        (PORT d[12] (2490:2490:2490) (2751:2751:2751))
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (2074:2074:2074))
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2092:2092:2092))
        (PORT d[0] (2217:2217:2217) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (2101:2101:2101))
        (PORT d[1] (2143:2143:2143) (2249:2249:2249))
        (PORT d[2] (1915:1915:1915) (2053:2053:2053))
        (PORT d[3] (2012:2012:2012) (2158:2158:2158))
        (PORT d[4] (1932:1932:1932) (2068:2068:2068))
        (PORT d[5] (2123:2123:2123) (2259:2259:2259))
        (PORT d[6] (1807:1807:1807) (1888:1888:1888))
        (PORT d[7] (2070:2070:2070) (2183:2183:2183))
        (PORT d[8] (1686:1686:1686) (1810:1810:1810))
        (PORT d[9] (1987:1987:1987) (2111:2111:2111))
        (PORT d[10] (1757:1757:1757) (1886:1886:1886))
        (PORT d[11] (1834:1834:1834) (2022:2022:2022))
        (PORT d[12] (1629:1629:1629) (1742:1742:1742))
        (PORT clk (2022:2022:2022) (2019:2019:2019))
        (PORT stall (2804:2804:2804) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2019:2019:2019))
        (PORT d[0] (1136:1136:1136) (1147:1147:1147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (1086:1086:1086))
        (PORT datab (950:950:950) (1048:1048:1048))
        (PORT datac (1606:1606:1606) (1644:1644:1644))
        (PORT datad (1339:1339:1339) (1430:1430:1430))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2252:2252:2252))
        (PORT clk (2070:2070:2070) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (3294:3294:3294))
        (PORT d[1] (1783:1783:1783) (1967:1967:1967))
        (PORT d[2] (2916:2916:2916) (3222:3222:3222))
        (PORT d[3] (4019:4019:4019) (4394:4394:4394))
        (PORT d[4] (2335:2335:2335) (2550:2550:2550))
        (PORT d[5] (2584:2584:2584) (2831:2831:2831))
        (PORT d[6] (3496:3496:3496) (3720:3720:3720))
        (PORT d[7] (4033:4033:4033) (4336:4336:4336))
        (PORT d[8] (1695:1695:1695) (1866:1866:1866))
        (PORT d[9] (3289:3289:3289) (3504:3504:3504))
        (PORT d[10] (2864:2864:2864) (3134:3134:3134))
        (PORT d[11] (4234:4234:4234) (4626:4626:4626))
        (PORT d[12] (2394:2394:2394) (2632:2632:2632))
        (PORT clk (2067:2067:2067) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1937:1937:1937))
        (PORT clk (2067:2067:2067) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2100:2100:2100))
        (PORT d[0] (2435:2435:2435) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1794:1794:1794))
        (PORT d[1] (2360:2360:2360) (2511:2511:2511))
        (PORT d[2] (2201:2201:2201) (2363:2363:2363))
        (PORT d[3] (2311:2311:2311) (2480:2480:2480))
        (PORT d[4] (2227:2227:2227) (2382:2382:2382))
        (PORT d[5] (2120:2120:2120) (2238:2238:2238))
        (PORT d[6] (2119:2119:2119) (2303:2303:2303))
        (PORT d[7] (2390:2390:2390) (2529:2529:2529))
        (PORT d[8] (2029:2029:2029) (2173:2173:2173))
        (PORT d[9] (2023:2023:2023) (2179:2179:2179))
        (PORT d[10] (1796:1796:1796) (1944:1944:1944))
        (PORT d[11] (1745:1745:1745) (1891:1891:1891))
        (PORT d[12] (1854:1854:1854) (1976:1976:1976))
        (PORT clk (2031:2031:2031) (2027:2027:2027))
        (PORT stall (2058:2058:2058) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2027:2027:2027))
        (PORT d[0] (1175:1175:1175) (1208:1208:1208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3630:3630:3630))
        (PORT clk (2066:2066:2066) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3643:3643:3643) (3912:3912:3912))
        (PORT d[1] (3071:3071:3071) (3132:3132:3132))
        (PORT d[2] (2175:2175:2175) (2355:2355:2355))
        (PORT d[3] (2285:2285:2285) (2443:2443:2443))
        (PORT d[4] (2503:2503:2503) (2649:2649:2649))
        (PORT d[5] (3019:3019:3019) (3279:3279:3279))
        (PORT d[6] (2949:2949:2949) (3208:3208:3208))
        (PORT d[7] (3225:3225:3225) (3391:3391:3391))
        (PORT d[8] (2649:2649:2649) (2916:2916:2916))
        (PORT d[9] (2594:2594:2594) (2779:2779:2779))
        (PORT d[10] (4234:4234:4234) (4671:4671:4671))
        (PORT d[11] (3197:3197:3197) (3401:3401:3401))
        (PORT d[12] (3492:3492:3492) (3881:3881:3881))
        (PORT clk (2063:2063:2063) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1893:1893:1893))
        (PORT clk (2063:2063:2063) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (PORT d[0] (2384:2384:2384) (2430:2430:2430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2216:2216:2216))
        (PORT d[1] (1732:1732:1732) (1879:1879:1879))
        (PORT d[2] (1768:1768:1768) (1888:1888:1888))
        (PORT d[3] (1991:1991:1991) (2148:2148:2148))
        (PORT d[4] (2084:2084:2084) (2241:2241:2241))
        (PORT d[5] (2017:2017:2017) (2091:2091:2091))
        (PORT d[6] (2063:2063:2063) (2138:2138:2138))
        (PORT d[7] (1907:1907:1907) (2084:2084:2084))
        (PORT d[8] (1918:1918:1918) (2057:2057:2057))
        (PORT d[9] (1853:1853:1853) (2006:2006:2006))
        (PORT d[10] (1584:1584:1584) (1676:1676:1676))
        (PORT d[11] (2248:2248:2248) (2356:2356:2356))
        (PORT d[12] (2103:2103:2103) (2190:2190:2190))
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (PORT stall (3117:3117:3117) (2945:2945:2945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (PORT d[0] (1635:1635:1635) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1473:1473:1473))
        (PORT datab (946:946:946) (1051:1051:1051))
        (PORT datac (941:941:941) (1041:1041:1041))
        (PORT datad (1557:1557:1557) (1671:1671:1671))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1321:1321:1321))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1321:1321:1321))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (173:173:173) (200:200:200))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (329:329:329))
        (PORT datab (942:942:942) (967:967:967))
        (PORT datad (175:175:175) (200:200:200))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (697:697:697) (712:712:712))
        (PORT sload (1479:1479:1479) (1552:1552:1552))
        (PORT ena (836:836:836) (834:834:834))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (765:765:765))
        (PORT datab (607:607:607) (663:663:663))
        (PORT datac (418:418:418) (464:464:464))
        (PORT datad (376:376:376) (411:411:411))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1015:1015:1015))
        (PORT datab (830:830:830) (907:907:907))
        (PORT datac (422:422:422) (469:469:469))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (995:995:995))
        (PORT datab (663:663:663) (711:711:711))
        (PORT datac (596:596:596) (627:627:627))
        (PORT datad (561:561:561) (579:579:579))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1231:1231:1231))
        (PORT datab (907:907:907) (958:958:958))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1933:1933:1933) (1952:1952:1952))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (920:920:920))
        (PORT datab (1005:1005:1005) (1071:1071:1071))
        (PORT datac (824:824:824) (881:881:881))
        (PORT datad (805:805:805) (853:853:853))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1188:1188:1188))
        (PORT datab (1499:1499:1499) (1576:1576:1576))
        (PORT datac (825:825:825) (884:884:884))
        (PORT datad (315:315:315) (331:331:331))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (998:998:998))
        (PORT datab (663:663:663) (711:711:711))
        (PORT datac (541:541:541) (558:558:558))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1568:1568:1568))
        (PORT datab (906:906:906) (957:957:957))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1933:1933:1933) (1952:1952:1952))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (594:594:594) (759:759:759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1439:1439:1439))
        (PORT datab (3618:3618:3618) (3962:3962:3962))
        (PORT datad (1144:1144:1144) (1171:1171:1171))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[39\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (307:307:307))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1746:1746:1746))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1746:1746:1746))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3419:3419:3419))
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3506:3506:3506))
        (PORT d[1] (2029:2029:2029) (2246:2246:2246))
        (PORT d[2] (2993:2993:2993) (3334:3334:3334))
        (PORT d[3] (3964:3964:3964) (4307:4307:4307))
        (PORT d[4] (1626:1626:1626) (1776:1776:1776))
        (PORT d[5] (2483:2483:2483) (2695:2695:2695))
        (PORT d[6] (3164:3164:3164) (3369:3369:3369))
        (PORT d[7] (4543:4543:4543) (4864:4864:4864))
        (PORT d[8] (2317:2317:2317) (2560:2560:2560))
        (PORT d[9] (3094:3094:3094) (3349:3349:3349))
        (PORT d[10] (2809:2809:2809) (3044:3044:3044))
        (PORT d[11] (4223:4223:4223) (4576:4576:4576))
        (PORT d[12] (3136:3136:3136) (3402:3402:3402))
        (PORT clk (2052:2052:2052) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2347:2347:2347))
        (PORT clk (2052:2052:2052) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2082:2082:2082))
        (PORT d[0] (2548:2548:2548) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1706:1706:1706))
        (PORT d[1] (2113:2113:2113) (2219:2219:2219))
        (PORT d[2] (1589:1589:1589) (1684:1684:1684))
        (PORT d[3] (1647:1647:1647) (1783:1783:1783))
        (PORT d[4] (2306:2306:2306) (2477:2477:2477))
        (PORT d[5] (2082:2082:2082) (2210:2210:2210))
        (PORT d[6] (1811:1811:1811) (1873:1873:1873))
        (PORT d[7] (2062:2062:2062) (2162:2162:2162))
        (PORT d[8] (2294:2294:2294) (2439:2439:2439))
        (PORT d[9] (1970:1970:1970) (2091:2091:2091))
        (PORT d[10] (1477:1477:1477) (1609:1609:1609))
        (PORT d[11] (1900:1900:1900) (1989:1989:1989))
        (PORT d[12] (1634:1634:1634) (1746:1746:1746))
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (PORT stall (2783:2783:2783) (2632:2632:2632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (PORT d[0] (1582:1582:1582) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2713:2713:2713))
        (PORT clk (2031:2031:2031) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2868:2868:2868))
        (PORT d[1] (2599:2599:2599) (2826:2826:2826))
        (PORT d[2] (2945:2945:2945) (3267:3267:3267))
        (PORT d[3] (3380:3380:3380) (3682:3682:3682))
        (PORT d[4] (2486:2486:2486) (2653:2653:2653))
        (PORT d[5] (2458:2458:2458) (2659:2659:2659))
        (PORT d[6] (2632:2632:2632) (2804:2804:2804))
        (PORT d[7] (4857:4857:4857) (5139:5139:5139))
        (PORT d[8] (2019:2019:2019) (2239:2239:2239))
        (PORT d[9] (2791:2791:2791) (3005:3005:3005))
        (PORT d[10] (2454:2454:2454) (2662:2662:2662))
        (PORT d[11] (3943:3943:3943) (4269:4269:4269))
        (PORT d[12] (3329:3329:3329) (3689:3689:3689))
        (PORT clk (2028:2028:2028) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2293:2293:2293))
        (PORT clk (2028:2028:2028) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2061:2061:2061))
        (PORT d[0] (2749:2749:2749) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1746:1746:1746))
        (PORT d[1] (2439:2439:2439) (2561:2561:2561))
        (PORT d[2] (2188:2188:2188) (2328:2328:2328))
        (PORT d[3] (2012:2012:2012) (2176:2176:2176))
        (PORT d[4] (2313:2313:2313) (2479:2479:2479))
        (PORT d[5] (2310:2310:2310) (2495:2495:2495))
        (PORT d[6] (1743:1743:1743) (1878:1878:1878))
        (PORT d[7] (2390:2390:2390) (2525:2525:2525))
        (PORT d[8] (2273:2273:2273) (2438:2438:2438))
        (PORT d[9] (2340:2340:2340) (2483:2483:2483))
        (PORT d[10] (1966:1966:1966) (2106:2106:2106))
        (PORT d[11] (2272:2272:2272) (2430:2430:2430))
        (PORT d[12] (1976:1976:1976) (2126:2126:2126))
        (PORT clk (1992:1992:1992) (1988:1988:1988))
        (PORT stall (2665:2665:2665) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1988:1988:1988))
        (PORT d[0] (1508:1508:1508) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (546:546:546))
        (PORT datab (1494:1494:1494) (1583:1583:1583))
        (PORT datac (1204:1204:1204) (1265:1265:1265))
        (PORT datad (1815:1815:1815) (1870:1870:1870))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2821:2821:2821))
        (PORT clk (2019:2019:2019) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2868:2868:2868))
        (PORT d[1] (2166:2166:2166) (2402:2402:2402))
        (PORT d[2] (2439:2439:2439) (2721:2721:2721))
        (PORT d[3] (3651:3651:3651) (3969:3969:3969))
        (PORT d[4] (2189:2189:2189) (2395:2395:2395))
        (PORT d[5] (2001:2001:2001) (2198:2198:2198))
        (PORT d[6] (2832:2832:2832) (2945:2945:2945))
        (PORT d[7] (4473:4473:4473) (4770:4770:4770))
        (PORT d[8] (2289:2289:2289) (2529:2529:2529))
        (PORT d[9] (3052:3052:3052) (3299:3299:3299))
        (PORT d[10] (2777:2777:2777) (2979:2979:2979))
        (PORT d[11] (3423:3423:3423) (3741:3741:3741))
        (PORT d[12] (3114:3114:3114) (3455:3455:3455))
        (PORT clk (2016:2016:2016) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (1982:1982:1982))
        (PORT clk (2016:2016:2016) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2050:2050:2050))
        (PORT d[0] (2395:2395:2395) (2437:2437:2437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2097:2097:2097))
        (PORT d[1] (2005:2005:2005) (2147:2147:2147))
        (PORT d[2] (2203:2203:2203) (2358:2358:2358))
        (PORT d[3] (2034:2034:2034) (2198:2198:2198))
        (PORT d[4] (2166:2166:2166) (2316:2316:2316))
        (PORT d[5] (1975:1975:1975) (2162:2162:2162))
        (PORT d[6] (2017:2017:2017) (2161:2161:2161))
        (PORT d[7] (2256:2256:2256) (2385:2385:2385))
        (PORT d[8] (2259:2259:2259) (2449:2449:2449))
        (PORT d[9] (2177:2177:2177) (2317:2317:2317))
        (PORT d[10] (1969:1969:1969) (2115:2115:2115))
        (PORT d[11] (1987:1987:1987) (2069:2069:2069))
        (PORT d[12] (1958:1958:1958) (2089:2089:2089))
        (PORT clk (1980:1980:1980) (1977:1977:1977))
        (PORT stall (2533:2533:2533) (2386:2386:2386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1977:1977:1977))
        (PORT d[0] (1708:1708:1708) (1817:1817:1817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2940:2940:2940))
        (PORT clk (2043:2043:2043) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3059:3059:3059) (3215:3215:3215))
        (PORT d[1] (2165:2165:2165) (2393:2393:2393))
        (PORT d[2] (3556:3556:3556) (3895:3895:3895))
        (PORT d[3] (3874:3874:3874) (4224:4224:4224))
        (PORT d[4] (1465:1465:1465) (1600:1600:1600))
        (PORT d[5] (2232:2232:2232) (2415:2415:2415))
        (PORT d[6] (3464:3464:3464) (3611:3611:3611))
        (PORT d[7] (4251:4251:4251) (4563:4563:4563))
        (PORT d[8] (2849:2849:2849) (3094:3094:3094))
        (PORT d[9] (3689:3689:3689) (3965:3965:3965))
        (PORT d[10] (3389:3389:3389) (3654:3654:3654))
        (PORT d[11] (3746:3746:3746) (4121:4121:4121))
        (PORT d[12] (2713:2713:2713) (3002:3002:3002))
        (PORT clk (2040:2040:2040) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2157:2157:2157))
        (PORT clk (2040:2040:2040) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2071:2071:2071))
        (PORT d[0] (2617:2617:2617) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1690:1690:1690))
        (PORT d[1] (1808:1808:1808) (1843:1843:1843))
        (PORT d[2] (1735:1735:1735) (1875:1875:1875))
        (PORT d[3] (1689:1689:1689) (1813:1813:1813))
        (PORT d[4] (2163:2163:2163) (2349:2349:2349))
        (PORT d[5] (1848:1848:1848) (1920:1920:1920))
        (PORT d[6] (1747:1747:1747) (1772:1772:1772))
        (PORT d[7] (1937:1937:1937) (1971:1971:1971))
        (PORT d[8] (2354:2354:2354) (2486:2486:2486))
        (PORT d[9] (1725:1725:1725) (1858:1858:1858))
        (PORT d[10] (1602:1602:1602) (1721:1721:1721))
        (PORT d[11] (1752:1752:1752) (1822:1822:1822))
        (PORT d[12] (1773:1773:1773) (1881:1881:1881))
        (PORT clk (2004:2004:2004) (1998:1998:1998))
        (PORT stall (2798:2798:2798) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (1998:1998:1998))
        (PORT d[0] (1705:1705:1705) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (545:545:545))
        (PORT datab (1498:1498:1498) (1588:1588:1588))
        (PORT datac (1598:1598:1598) (1678:1678:1678))
        (PORT datad (1276:1276:1276) (1358:1358:1358))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1046:1046:1046) (1115:1115:1115))
        (PORT clk (2063:2063:2063) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1015:1015:1015) (1080:1080:1080))
        (PORT d[1] (1221:1221:1221) (1273:1273:1273))
        (PORT d[2] (720:720:720) (781:781:781))
        (PORT d[3] (1292:1292:1292) (1405:1405:1405))
        (PORT d[4] (3094:3094:3094) (3410:3410:3410))
        (PORT d[5] (2448:2448:2448) (2586:2586:2586))
        (PORT d[6] (2359:2359:2359) (2483:2483:2483))
        (PORT d[7] (1027:1027:1027) (1112:1112:1112))
        (PORT d[8] (2826:2826:2826) (3029:3029:3029))
        (PORT d[9] (1291:1291:1291) (1393:1393:1393))
        (PORT d[10] (1042:1042:1042) (1110:1110:1110))
        (PORT d[11] (1325:1325:1325) (1395:1395:1395))
        (PORT d[12] (2368:2368:2368) (2550:2550:2550))
        (PORT clk (2060:2060:2060) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1378:1378:1378))
        (PORT clk (2060:2060:2060) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2090:2090:2090))
        (PORT d[0] (1964:1964:1964) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1014:1014:1014))
        (PORT d[1] (1237:1237:1237) (1274:1274:1274))
        (PORT d[2] (697:697:697) (725:725:725))
        (PORT d[3] (1065:1065:1065) (1127:1127:1127))
        (PORT d[4] (739:739:739) (775:775:775))
        (PORT d[5] (1294:1294:1294) (1337:1337:1337))
        (PORT d[6] (970:970:970) (992:992:992))
        (PORT d[7] (997:997:997) (1027:1027:1027))
        (PORT d[8] (1220:1220:1220) (1270:1270:1270))
        (PORT d[9] (955:955:955) (997:997:997))
        (PORT d[10] (1042:1042:1042) (1087:1087:1087))
        (PORT d[11] (1017:1017:1017) (1072:1072:1072))
        (PORT d[12] (1002:1002:1002) (1031:1031:1031))
        (PORT clk (2024:2024:2024) (2017:2017:2017))
        (PORT stall (2017:2017:2017) (1994:1994:1994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2017:2017:2017))
        (PORT d[0] (1090:1090:1090) (1084:1084:1084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1268:1268:1268))
        (PORT clk (2066:2066:2066) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1357:1357:1357))
        (PORT d[1] (2015:2015:2015) (2129:2129:2129))
        (PORT d[2] (3439:3439:3439) (3728:3728:3728))
        (PORT d[3] (3562:3562:3562) (3847:3847:3847))
        (PORT d[4] (3129:3129:3129) (3426:3426:3426))
        (PORT d[5] (3522:3522:3522) (3744:3744:3744))
        (PORT d[6] (1027:1027:1027) (1089:1089:1089))
        (PORT d[7] (752:752:752) (823:823:823))
        (PORT d[8] (2531:2531:2531) (2717:2717:2717))
        (PORT d[9] (1309:1309:1309) (1397:1397:1397))
        (PORT d[10] (1032:1032:1032) (1100:1100:1100))
        (PORT d[11] (1352:1352:1352) (1429:1429:1429))
        (PORT d[12] (2395:2395:2395) (2560:2560:2560))
        (PORT clk (2063:2063:2063) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1200:1200:1200))
        (PORT clk (2063:2063:2063) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (PORT d[0] (1781:1781:1781) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (960:960:960) (978:978:978))
        (PORT d[1] (1080:1080:1080) (1091:1091:1091))
        (PORT d[2] (956:956:956) (973:973:973))
        (PORT d[3] (742:742:742) (781:781:781))
        (PORT d[4] (718:718:718) (751:751:751))
        (PORT d[5] (1022:1022:1022) (1063:1063:1063))
        (PORT d[6] (978:978:978) (1008:1008:1008))
        (PORT d[7] (1061:1061:1061) (1105:1105:1105))
        (PORT d[8] (1022:1022:1022) (1061:1061:1061))
        (PORT d[9] (982:982:982) (1022:1022:1022))
        (PORT d[10] (1053:1053:1053) (1081:1081:1081))
        (PORT d[11] (1292:1292:1292) (1342:1342:1342))
        (PORT d[12] (981:981:981) (1021:1021:1021))
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (PORT stall (2170:2170:2170) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (PORT d[0] (586:586:586) (582:582:582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1081:1081:1081))
        (PORT datab (1109:1109:1109) (1232:1232:1232))
        (PORT datac (896:896:896) (898:898:898))
        (PORT datad (875:875:875) (912:912:912))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1046:1046:1046) (1114:1114:1114))
        (PORT clk (2059:2059:2059) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2330:2330:2330))
        (PORT d[1] (1282:1282:1282) (1334:1334:1334))
        (PORT d[2] (1603:1603:1603) (1706:1706:1706))
        (PORT d[3] (1073:1073:1073) (1179:1179:1179))
        (PORT d[4] (2808:2808:2808) (3098:3098:3098))
        (PORT d[5] (1021:1021:1021) (1105:1105:1105))
        (PORT d[6] (2015:2015:2015) (2135:2135:2135))
        (PORT d[7] (1060:1060:1060) (1155:1155:1155))
        (PORT d[8] (2830:2830:2830) (3036:3036:3036))
        (PORT d[9] (1797:1797:1797) (1861:1861:1861))
        (PORT d[10] (1055:1055:1055) (1142:1142:1142))
        (PORT d[11] (1694:1694:1694) (1792:1792:1792))
        (PORT d[12] (1347:1347:1347) (1439:1439:1439))
        (PORT clk (2056:2056:2056) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1498:1498:1498))
        (PORT clk (2056:2056:2056) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2086:2086:2086))
        (PORT d[0] (2058:2058:2058) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1035:1035:1035))
        (PORT d[1] (1012:1012:1012) (1053:1053:1053))
        (PORT d[2] (1005:1005:1005) (1054:1054:1054))
        (PORT d[3] (775:775:775) (836:836:836))
        (PORT d[4] (755:755:755) (812:812:812))
        (PORT d[5] (1007:1007:1007) (1074:1074:1074))
        (PORT d[6] (1398:1398:1398) (1502:1502:1502))
        (PORT d[7] (1035:1035:1035) (1090:1090:1090))
        (PORT d[8] (1242:1242:1242) (1303:1303:1303))
        (PORT d[9] (1038:1038:1038) (1115:1115:1115))
        (PORT d[10] (985:985:985) (1050:1050:1050))
        (PORT d[11] (1029:1029:1029) (1103:1103:1103))
        (PORT d[12] (989:989:989) (1031:1031:1031))
        (PORT clk (2020:2020:2020) (2013:2013:2013))
        (PORT stall (2312:2312:2312) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2013:2013:2013))
        (PORT d[0] (1415:1415:1415) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (1068:1068:1068))
        (PORT clk (2053:2053:2053) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2298:2298:2298))
        (PORT d[1] (1259:1259:1259) (1320:1320:1320))
        (PORT d[2] (1580:1580:1580) (1687:1687:1687))
        (PORT d[3] (1258:1258:1258) (1354:1354:1354))
        (PORT d[4] (2772:2772:2772) (3061:3061:3061))
        (PORT d[5] (2107:2107:2107) (2241:2241:2241))
        (PORT d[6] (2036:2036:2036) (2159:2159:2159))
        (PORT d[7] (1350:1350:1350) (1449:1449:1449))
        (PORT d[8] (3575:3575:3575) (3930:3930:3930))
        (PORT d[9] (1794:1794:1794) (1855:1855:1855))
        (PORT d[10] (1083:1083:1083) (1175:1175:1175))
        (PORT d[11] (1680:1680:1680) (1757:1757:1757))
        (PORT d[12] (1935:1935:1935) (2038:2038:2038))
        (PORT clk (2050:2050:2050) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (1830:1830:1830))
        (PORT clk (2050:2050:2050) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2083:2083:2083))
        (PORT d[0] (2358:2358:2358) (2367:2367:2367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1036:1036:1036))
        (PORT d[1] (1026:1026:1026) (1070:1070:1070))
        (PORT d[2] (1189:1189:1189) (1212:1212:1212))
        (PORT d[3] (776:776:776) (837:837:837))
        (PORT d[4] (777:777:777) (837:837:837))
        (PORT d[5] (1310:1310:1310) (1367:1367:1367))
        (PORT d[6] (1009:1009:1009) (1051:1051:1051))
        (PORT d[7] (1035:1035:1035) (1091:1091:1091))
        (PORT d[8] (1241:1241:1241) (1296:1296:1296))
        (PORT d[9] (1333:1333:1333) (1391:1391:1391))
        (PORT d[10] (1032:1032:1032) (1071:1071:1071))
        (PORT d[11] (1315:1315:1315) (1381:1381:1381))
        (PORT d[12] (989:989:989) (1032:1032:1032))
        (PORT clk (2014:2014:2014) (2010:2010:2010))
        (PORT stall (2789:2789:2789) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2010:2010:2010))
        (PORT d[0] (868:868:868) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1082:1082:1082))
        (PORT datab (1116:1116:1116) (1239:1239:1239))
        (PORT datac (624:624:624) (636:636:636))
        (PORT datad (872:872:872) (882:882:882))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1427:1427:1427))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (314:314:314) (331:331:331))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1786:1786:1786))
        (PORT datab (197:197:197) (236:236:236))
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (582:582:582) (597:597:597))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (791:791:791))
        (PORT datab (242:242:242) (324:324:324))
        (PORT datac (215:215:215) (291:291:291))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1746:1746:1746))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (537:537:537) (567:567:567))
        (PORT sload (1709:1709:1709) (1818:1818:1818))
        (PORT ena (1279:1279:1279) (1280:1280:1280))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (744:744:744))
        (PORT datab (1261:1261:1261) (1333:1333:1333))
        (PORT datad (1506:1506:1506) (1546:1546:1546))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2482:2482:2482))
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2518:2518:2518))
        (PORT d[1] (2489:2489:2489) (2646:2646:2646))
        (PORT d[2] (2589:2589:2589) (2837:2837:2837))
        (PORT d[3] (2982:2982:2982) (3212:3212:3212))
        (PORT d[4] (3542:3542:3542) (3764:3764:3764))
        (PORT d[5] (2140:2140:2140) (2272:2272:2272))
        (PORT d[6] (3126:3126:3126) (3275:3275:3275))
        (PORT d[7] (4533:4533:4533) (4805:4805:4805))
        (PORT d[8] (2697:2697:2697) (2990:2990:2990))
        (PORT d[9] (3252:3252:3252) (3462:3462:3462))
        (PORT d[10] (2191:2191:2191) (2345:2345:2345))
        (PORT d[11] (3672:3672:3672) (4029:4029:4029))
        (PORT d[12] (3098:3098:3098) (3474:3474:3474))
        (PORT clk (2062:2062:2062) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2113:2113:2113))
        (PORT clk (2062:2062:2062) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (PORT d[0] (2647:2647:2647) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (1828:1828:1828))
        (PORT d[1] (1790:1790:1790) (1899:1899:1899))
        (PORT d[2] (1818:1818:1818) (1939:1939:1939))
        (PORT d[3] (1681:1681:1681) (1820:1820:1820))
        (PORT d[4] (1953:1953:1953) (2098:2098:2098))
        (PORT d[5] (1865:1865:1865) (1997:1997:1997))
        (PORT d[6] (1390:1390:1390) (1474:1474:1474))
        (PORT d[7] (2374:2374:2374) (2476:2476:2476))
        (PORT d[8] (2295:2295:2295) (2512:2512:2512))
        (PORT d[9] (2125:2125:2125) (2246:2246:2246))
        (PORT d[10] (1849:1849:1849) (1929:1929:1929))
        (PORT d[11] (1845:1845:1845) (1928:1928:1928))
        (PORT d[12] (1955:1955:1955) (2017:2017:2017))
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (PORT stall (3087:3087:3087) (2917:2917:2917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (PORT d[0] (1397:1397:1397) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2322:2322:2322))
        (PORT clk (2053:2053:2053) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1982:1982:1982))
        (PORT d[1] (2153:2153:2153) (2307:2307:2307))
        (PORT d[2] (3141:3141:3141) (3399:3399:3399))
        (PORT d[3] (1874:1874:1874) (2040:2040:2040))
        (PORT d[4] (3790:3790:3790) (4024:4024:4024))
        (PORT d[5] (1851:1851:1851) (1978:1978:1978))
        (PORT d[6] (2567:2567:2567) (2713:2713:2713))
        (PORT d[7] (3740:3740:3740) (4040:4040:4040))
        (PORT d[8] (2709:2709:2709) (3022:3022:3022))
        (PORT d[9] (3574:3574:3574) (3821:3821:3821))
        (PORT d[10] (1867:1867:1867) (2014:2014:2014))
        (PORT d[11] (4125:4125:4125) (4503:4503:4503))
        (PORT d[12] (2814:2814:2814) (3166:3166:3166))
        (PORT clk (2050:2050:2050) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (1796:1796:1796))
        (PORT clk (2050:2050:2050) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2083:2083:2083))
        (PORT d[0] (2345:2345:2345) (2353:2353:2353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1943:1943:1943))
        (PORT d[1] (1831:1831:1831) (1942:1942:1942))
        (PORT d[2] (1581:1581:1581) (1672:1672:1672))
        (PORT d[3] (1680:1680:1680) (1808:1808:1808))
        (PORT d[4] (1649:1649:1649) (1777:1777:1777))
        (PORT d[5] (1894:1894:1894) (2034:2034:2034))
        (PORT d[6] (1385:1385:1385) (1488:1488:1488))
        (PORT d[7] (2135:2135:2135) (2206:2206:2206))
        (PORT d[8] (1874:1874:1874) (2025:2025:2025))
        (PORT d[9] (1925:1925:1925) (2051:2051:2051))
        (PORT d[10] (2127:2127:2127) (2333:2333:2333))
        (PORT d[11] (1782:1782:1782) (1847:1847:1847))
        (PORT d[12] (1992:1992:1992) (2072:2072:2072))
        (PORT clk (2014:2014:2014) (2010:2010:2010))
        (PORT stall (3140:3140:3140) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2010:2010:2010))
        (PORT d[0] (1488:1488:1488) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1353:1353:1353))
        (PORT datab (1093:1093:1093) (1179:1179:1179))
        (PORT datac (1746:1746:1746) (1801:1801:1801))
        (PORT datad (1463:1463:1463) (1517:1517:1517))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1772:1772:1772))
        (PORT clk (2070:2070:2070) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2984:2984:2984))
        (PORT d[1] (1648:1648:1648) (1769:1769:1769))
        (PORT d[2] (2572:2572:2572) (2817:2817:2817))
        (PORT d[3] (2959:2959:2959) (3179:3179:3179))
        (PORT d[4] (2444:2444:2444) (2711:2711:2711))
        (PORT d[5] (2852:2852:2852) (3044:3044:3044))
        (PORT d[6] (2247:2247:2247) (2344:2344:2344))
        (PORT d[7] (3501:3501:3501) (3717:3717:3717))
        (PORT d[8] (1573:1573:1573) (1701:1701:1701))
        (PORT d[9] (2035:2035:2035) (2161:2161:2161))
        (PORT d[10] (3581:3581:3581) (3919:3919:3919))
        (PORT d[11] (3235:3235:3235) (3465:3465:3465))
        (PORT d[12] (2432:2432:2432) (2714:2714:2714))
        (PORT clk (2067:2067:2067) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (1860:1860:1860))
        (PORT clk (2067:2067:2067) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2097:2097:2097))
        (PORT d[0] (2392:2392:2392) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2010:2010:2010))
        (PORT d[1] (1917:1917:1917) (2028:2028:2028))
        (PORT d[2] (1604:1604:1604) (1689:1689:1689))
        (PORT d[3] (1913:1913:1913) (1997:1997:1997))
        (PORT d[4] (1370:1370:1370) (1483:1483:1483))
        (PORT d[5] (1654:1654:1654) (1748:1748:1748))
        (PORT d[6] (1665:1665:1665) (1773:1773:1773))
        (PORT d[7] (1866:1866:1866) (1955:1955:1955))
        (PORT d[8] (1655:1655:1655) (1743:1743:1743))
        (PORT d[9] (1325:1325:1325) (1428:1428:1428))
        (PORT d[10] (1946:1946:1946) (2092:2092:2092))
        (PORT d[11] (1648:1648:1648) (1769:1769:1769))
        (PORT d[12] (1557:1557:1557) (1649:1649:1649))
        (PORT clk (2031:2031:2031) (2024:2024:2024))
        (PORT stall (1652:1652:1652) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2024:2024:2024))
        (PORT d[0] (863:863:863) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2360:2360:2360))
        (PORT clk (2035:2035:2035) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3568:3568:3568))
        (PORT d[1] (2877:2877:2877) (3180:3180:3180))
        (PORT d[2] (3020:3020:3020) (3258:3258:3258))
        (PORT d[3] (2603:2603:2603) (2748:2748:2748))
        (PORT d[4] (2157:2157:2157) (2382:2382:2382))
        (PORT d[5] (2579:2579:2579) (2713:2713:2713))
        (PORT d[6] (2815:2815:2815) (2934:2934:2934))
        (PORT d[7] (4130:4130:4130) (4411:4411:4411))
        (PORT d[8] (2864:2864:2864) (3107:3107:3107))
        (PORT d[9] (2954:2954:2954) (3171:3171:3171))
        (PORT d[10] (3316:3316:3316) (3549:3549:3549))
        (PORT d[11] (3733:3733:3733) (4072:4072:4072))
        (PORT d[12] (3043:3043:3043) (3381:3381:3381))
        (PORT clk (2032:2032:2032) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2437:2437:2437))
        (PORT clk (2032:2032:2032) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2065:2065:2065))
        (PORT d[0] (2854:2854:2854) (2974:2974:2974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1908:1908:1908))
        (PORT d[1] (2264:2264:2264) (2521:2521:2521))
        (PORT d[2] (2192:2192:2192) (2338:2338:2338))
        (PORT d[3] (2312:2312:2312) (2491:2491:2491))
        (PORT d[4] (2100:2100:2100) (2179:2179:2179))
        (PORT d[5] (2280:2280:2280) (2473:2473:2473))
        (PORT d[6] (2048:2048:2048) (2207:2207:2207))
        (PORT d[7] (2258:2258:2258) (2383:2383:2383))
        (PORT d[8] (1935:1935:1935) (2092:2092:2092))
        (PORT d[9] (2321:2321:2321) (2481:2481:2481))
        (PORT d[10] (2061:2061:2061) (2225:2225:2225))
        (PORT d[11] (2332:2332:2332) (2483:2483:2483))
        (PORT d[12] (1976:1976:1976) (2128:2128:2128))
        (PORT clk (1996:1996:1996) (1992:1992:1992))
        (PORT stall (3095:3095:3095) (2902:2902:2902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1992:1992:1992))
        (PORT d[0] (1786:1786:1786) (1877:1877:1877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1350:1350:1350))
        (PORT datab (1094:1094:1094) (1178:1178:1178))
        (PORT datac (1185:1185:1185) (1227:1227:1227))
        (PORT datad (1654:1654:1654) (1783:1783:1783))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1658:1658:1658))
        (PORT clk (2059:2059:2059) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2983:2983:2983))
        (PORT d[1] (1815:1815:1815) (2020:2020:2020))
        (PORT d[2] (3157:3157:3157) (3414:3414:3414))
        (PORT d[3] (3489:3489:3489) (3809:3809:3809))
        (PORT d[4] (1756:1756:1756) (1935:1935:1935))
        (PORT d[5] (2484:2484:2484) (2693:2693:2693))
        (PORT d[6] (4048:4048:4048) (4211:4211:4211))
        (PORT d[7] (3996:3996:3996) (4307:4307:4307))
        (PORT d[8] (1615:1615:1615) (1811:1811:1811))
        (PORT d[9] (3577:3577:3577) (3829:3829:3829))
        (PORT d[10] (3504:3504:3504) (3860:3860:3860))
        (PORT d[11] (3823:3823:3823) (4159:4159:4159))
        (PORT d[12] (2433:2433:2433) (2705:2705:2705))
        (PORT clk (2056:2056:2056) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1834:1834:1834))
        (PORT clk (2056:2056:2056) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2090:2090:2090))
        (PORT d[0] (2386:2386:2386) (2349:2349:2349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (2141:2141:2141))
        (PORT d[1] (1861:1861:1861) (1914:1914:1914))
        (PORT d[2] (2181:2181:2181) (2335:2335:2335))
        (PORT d[3] (2078:2078:2078) (2262:2262:2262))
        (PORT d[4] (2032:2032:2032) (2193:2193:2193))
        (PORT d[5] (2127:2127:2127) (2249:2249:2249))
        (PORT d[6] (2390:2390:2390) (2591:2591:2591))
        (PORT d[7] (2162:2162:2162) (2272:2272:2272))
        (PORT d[8] (1986:1986:1986) (2127:2127:2127))
        (PORT d[9] (1976:1976:1976) (2100:2100:2100))
        (PORT d[10] (1899:1899:1899) (2054:2054:2054))
        (PORT d[11] (2236:2236:2236) (2326:2326:2326))
        (PORT d[12] (1934:1934:1934) (2070:2070:2070))
        (PORT clk (2020:2020:2020) (2017:2017:2017))
        (PORT stall (2389:2389:2389) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2017:2017:2017))
        (PORT d[0] (1469:1469:1469) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1505:1505:1505))
        (PORT clk (2076:2076:2076) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3336:3336:3336))
        (PORT d[1] (1710:1710:1710) (1852:1852:1852))
        (PORT d[2] (2818:2818:2818) (3067:3067:3067))
        (PORT d[3] (2976:2976:2976) (3217:3217:3217))
        (PORT d[4] (2453:2453:2453) (2705:2705:2705))
        (PORT d[5] (2875:2875:2875) (3077:3077:3077))
        (PORT d[6] (2344:2344:2344) (2450:2450:2450))
        (PORT d[7] (3918:3918:3918) (4163:4163:4163))
        (PORT d[8] (1913:1913:1913) (2070:2070:2070))
        (PORT d[9] (1621:1621:1621) (1712:1712:1712))
        (PORT d[10] (3559:3559:3559) (3903:3903:3903))
        (PORT d[11] (1596:1596:1596) (1710:1710:1710))
        (PORT d[12] (1721:1721:1721) (1880:1880:1880))
        (PORT clk (2073:2073:2073) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1669:1669:1669))
        (PORT clk (2073:2073:2073) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2104:2104:2104))
        (PORT d[0] (2215:2215:2215) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1724:1724:1724))
        (PORT d[1] (1897:1897:1897) (1992:1992:1992))
        (PORT d[2] (1921:1921:1921) (1997:1997:1997))
        (PORT d[3] (1323:1323:1323) (1406:1406:1406))
        (PORT d[4] (1334:1334:1334) (1426:1426:1426))
        (PORT d[5] (1670:1670:1670) (1718:1718:1718))
        (PORT d[6] (1967:1967:1967) (2060:2060:2060))
        (PORT d[7] (1604:1604:1604) (1693:1693:1693))
        (PORT d[8] (1690:1690:1690) (1767:1767:1767))
        (PORT d[9] (1358:1358:1358) (1476:1476:1476))
        (PORT d[10] (1681:1681:1681) (1749:1749:1749))
        (PORT d[11] (1660:1660:1660) (1772:1772:1772))
        (PORT d[12] (1582:1582:1582) (1655:1655:1655))
        (PORT clk (2037:2037:2037) (2031:2031:2031))
        (PORT stall (1655:1655:1655) (1644:1644:1644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2031:2031:2031))
        (PORT d[0] (884:884:884) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1344:1344:1344))
        (PORT datab (1096:1096:1096) (1180:1180:1180))
        (PORT datac (1337:1337:1337) (1455:1455:1455))
        (PORT datad (916:916:916) (975:975:975))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2325:2325:2325))
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3336:3336:3336))
        (PORT d[1] (2756:2756:2756) (2983:2983:2983))
        (PORT d[2] (1971:1971:1971) (2163:2163:2163))
        (PORT d[3] (3313:3313:3313) (3513:3513:3513))
        (PORT d[4] (3030:3030:3030) (3317:3317:3317))
        (PORT d[5] (2810:2810:2810) (2988:2988:2988))
        (PORT d[6] (2742:2742:2742) (2932:2932:2932))
        (PORT d[7] (2379:2379:2379) (2409:2409:2409))
        (PORT d[8] (2051:2051:2051) (2263:2263:2263))
        (PORT d[9] (3497:3497:3497) (3786:3786:3786))
        (PORT d[10] (4286:4286:4286) (4720:4720:4720))
        (PORT d[11] (2544:2544:2544) (2711:2711:2711))
        (PORT d[12] (3144:3144:3144) (3433:3433:3433))
        (PORT clk (2052:2052:2052) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (2025:2025:2025))
        (PORT clk (2052:2052:2052) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2082:2082:2082))
        (PORT d[0] (2504:2504:2504) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2292:2292:2292))
        (PORT d[1] (1978:1978:1978) (2127:2127:2127))
        (PORT d[2] (2066:2066:2066) (2208:2208:2208))
        (PORT d[3] (1853:1853:1853) (1990:1990:1990))
        (PORT d[4] (2062:2062:2062) (2202:2202:2202))
        (PORT d[5] (1981:1981:1981) (2108:2108:2108))
        (PORT d[6] (2070:2070:2070) (2176:2176:2176))
        (PORT d[7] (1893:1893:1893) (2038:2038:2038))
        (PORT d[8] (1981:1981:1981) (2109:2109:2109))
        (PORT d[9] (1638:1638:1638) (1782:1782:1782))
        (PORT d[10] (1669:1669:1669) (1792:1792:1792))
        (PORT d[11] (1764:1764:1764) (1919:1919:1919))
        (PORT d[12] (2176:2176:2176) (2303:2303:2303))
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (PORT stall (2118:2118:2118) (2024:2024:2024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (PORT d[0] (1442:1442:1442) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1499:1499:1499))
        (PORT clk (2074:2074:2074) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3002:3002:3002) (3232:3232:3232))
        (PORT d[1] (1631:1631:1631) (1767:1767:1767))
        (PORT d[2] (2562:2562:2562) (2792:2792:2792))
        (PORT d[3] (2953:2953:2953) (3191:3191:3191))
        (PORT d[4] (2440:2440:2440) (2704:2704:2704))
        (PORT d[5] (2589:2589:2589) (2773:2773:2773))
        (PORT d[6] (2002:2002:2002) (2113:2113:2113))
        (PORT d[7] (3582:3582:3582) (3804:3804:3804))
        (PORT d[8] (1933:1933:1933) (2085:2085:2085))
        (PORT d[9] (1591:1591:1591) (1705:1705:1705))
        (PORT d[10] (3548:3548:3548) (3897:3897:3897))
        (PORT d[11] (1621:1621:1621) (1742:1742:1742))
        (PORT d[12] (1422:1422:1422) (1573:1573:1573))
        (PORT clk (2071:2071:2071) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1314:1314:1314))
        (PORT clk (2071:2071:2071) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2103:2103:2103))
        (PORT d[0] (1870:1870:1870) (1869:1869:1869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2104:2104:2104))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2104:2104:2104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2104:2104:2104))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2104:2104:2104))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1701:1701:1701))
        (PORT d[1] (1923:1923:1923) (2020:2020:2020))
        (PORT d[2] (1610:1610:1610) (1695:1695:1695))
        (PORT d[3] (1656:1656:1656) (1741:1741:1741))
        (PORT d[4] (1392:1392:1392) (1485:1485:1485))
        (PORT d[5] (1670:1670:1670) (1719:1719:1719))
        (PORT d[6] (1932:1932:1932) (2026:2026:2026))
        (PORT d[7] (1853:1853:1853) (1953:1953:1953))
        (PORT d[8] (1650:1650:1650) (1735:1735:1735))
        (PORT d[9] (1360:1360:1360) (1481:1481:1481))
        (PORT d[10] (1683:1683:1683) (1763:1763:1763))
        (PORT d[11] (1644:1644:1644) (1762:1762:1762))
        (PORT d[12] (1552:1552:1552) (1643:1643:1643))
        (PORT clk (2035:2035:2035) (2030:2030:2030))
        (PORT stall (1922:1922:1922) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2030:2030:2030))
        (PORT d[0] (883:883:883) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1351:1351:1351))
        (PORT datab (1091:1091:1091) (1179:1179:1179))
        (PORT datac (1517:1517:1517) (1580:1580:1580))
        (PORT datad (906:906:906) (958:958:958))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1071:1071:1071))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1075:1075:1075))
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (993:993:993))
        (PORT datab (242:242:242) (325:325:325))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1752:1752:1752))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (678:678:678) (693:693:693))
        (PORT sload (1715:1715:1715) (1806:1806:1806))
        (PORT ena (1257:1257:1257) (1258:1258:1258))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1191:1191:1191))
        (PORT datab (1005:1005:1005) (1071:1071:1071))
        (PORT datac (824:824:824) (880:880:880))
        (PORT datad (806:806:806) (853:853:853))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (923:923:923))
        (PORT datab (592:592:592) (653:653:653))
        (PORT datac (1186:1186:1186) (1282:1282:1282))
        (PORT datad (315:315:315) (333:333:333))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (997:997:997))
        (PORT datab (661:661:661) (706:706:706))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (591:591:591) (619:619:619))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1267:1267:1267))
        (PORT datab (907:907:907) (956:956:956))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1933:1933:1933) (1952:1952:1952))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1189:1189:1189))
        (PORT datab (593:593:593) (654:654:654))
        (PORT datac (825:825:825) (886:886:886))
        (PORT datad (805:805:805) (856:856:856))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (923:923:923))
        (PORT datab (986:986:986) (1057:1057:1057))
        (PORT datac (172:172:172) (203:203:203))
        (PORT datad (1418:1418:1418) (1497:1497:1497))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (993:993:993))
        (PORT datab (666:666:666) (713:713:713))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (601:601:601) (628:628:628))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1446:1446:1446) (1541:1541:1541))
        (PORT datab (907:907:907) (954:954:954))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1933:1933:1933) (1952:1952:1952))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3730:3730:3730) (4075:4075:4075))
        (PORT datab (1129:1129:1129) (1179:1179:1179))
        (PORT datad (1045:1045:1045) (1062:1062:1062))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2133:2133:2133))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1753:1753:1753))
        (PORT asdata (953:953:953) (1006:1006:1006))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (3152:3152:3152))
        (PORT clk (2056:2056:2056) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2827:2827:2827))
        (PORT d[1] (2080:2080:2080) (2288:2288:2288))
        (PORT d[2] (2512:2512:2512) (2744:2744:2744))
        (PORT d[3] (3946:3946:3946) (4300:4300:4300))
        (PORT d[4] (1902:1902:1902) (2092:2092:2092))
        (PORT d[5] (2817:2817:2817) (3021:3021:3021))
        (PORT d[6] (4019:4019:4019) (4321:4321:4321))
        (PORT d[7] (4003:4003:4003) (4285:4285:4285))
        (PORT d[8] (1729:1729:1729) (1932:1932:1932))
        (PORT d[9] (3149:3149:3149) (3401:3401:3401))
        (PORT d[10] (3522:3522:3522) (3882:3882:3882))
        (PORT d[11] (3523:3523:3523) (3840:3840:3840))
        (PORT d[12] (2417:2417:2417) (2666:2666:2666))
        (PORT clk (2053:2053:2053) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2174:2174:2174))
        (PORT clk (2053:2053:2053) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2085:2085:2085))
        (PORT d[0] (2633:2633:2633) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2333:2333:2333))
        (PORT d[1] (1936:1936:1936) (2027:2027:2027))
        (PORT d[2] (1934:1934:1934) (2078:2078:2078))
        (PORT d[3] (2301:2301:2301) (2469:2469:2469))
        (PORT d[4] (2440:2440:2440) (2594:2594:2594))
        (PORT d[5] (2123:2123:2123) (2263:2263:2263))
        (PORT d[6] (2099:2099:2099) (2280:2280:2280))
        (PORT d[7] (2179:2179:2179) (2291:2291:2291))
        (PORT d[8] (1969:1969:1969) (2126:2126:2126))
        (PORT d[9] (2036:2036:2036) (2214:2214:2214))
        (PORT d[10] (2239:2239:2239) (2426:2426:2426))
        (PORT d[11] (2060:2060:2060) (2213:2213:2213))
        (PORT d[12] (2197:2197:2197) (2342:2342:2342))
        (PORT clk (2017:2017:2017) (2012:2012:2012))
        (PORT stall (2247:2247:2247) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2012:2012:2012))
        (PORT d[0] (1461:1461:1461) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1980:1980:1980))
        (PORT clk (2049:2049:2049) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (3002:3002:3002))
        (PORT d[1] (2533:2533:2533) (2770:2770:2770))
        (PORT d[2] (3553:3553:3553) (3825:3825:3825))
        (PORT d[3] (3448:3448:3448) (3748:3748:3748))
        (PORT d[4] (1486:1486:1486) (1652:1652:1652))
        (PORT d[5] (2547:2547:2547) (2773:2773:2773))
        (PORT d[6] (4083:4083:4083) (4341:4341:4341))
        (PORT d[7] (4486:4486:4486) (4793:4793:4793))
        (PORT d[8] (2319:2319:2319) (2564:2564:2564))
        (PORT d[9] (3277:3277:3277) (3498:3498:3498))
        (PORT d[10] (3062:3062:3062) (3307:3307:3307))
        (PORT d[11] (3785:3785:3785) (4133:4133:4133))
        (PORT d[12] (2696:2696:2696) (2979:2979:2979))
        (PORT clk (2046:2046:2046) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1767:1767:1767))
        (PORT clk (2046:2046:2046) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2081:2081:2081))
        (PORT d[0] (2364:2364:2364) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1645:1645:1645))
        (PORT d[1] (1562:1562:1562) (1605:1605:1605))
        (PORT d[2] (2047:2047:2047) (2199:2199:2199))
        (PORT d[3] (2048:2048:2048) (2229:2229:2229))
        (PORT d[4] (1923:1923:1923) (2046:2046:2046))
        (PORT d[5] (2135:2135:2135) (2279:2279:2279))
        (PORT d[6] (1702:1702:1702) (1750:1750:1750))
        (PORT d[7] (1869:1869:1869) (1989:1989:1989))
        (PORT d[8] (1692:1692:1692) (1831:1831:1831))
        (PORT d[9] (1703:1703:1703) (1835:1835:1835))
        (PORT d[10] (1922:1922:1922) (2053:2053:2053))
        (PORT d[11] (2063:2063:2063) (2242:2242:2242))
        (PORT d[12] (1639:1639:1639) (1752:1752:1752))
        (PORT clk (2010:2010:2010) (2008:2008:2008))
        (PORT stall (2430:2430:2430) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2008:2008:2008))
        (PORT d[0] (1275:1275:1275) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1353:1353:1353))
        (PORT datab (1093:1093:1093) (1180:1180:1180))
        (PORT datac (1618:1618:1618) (1730:1730:1730))
        (PORT datad (1589:1589:1589) (1603:1603:1603))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1894:1894:1894))
        (PORT clk (2049:2049:2049) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3267:3267:3267))
        (PORT d[1] (2534:2534:2534) (2771:2771:2771))
        (PORT d[2] (3511:3511:3511) (3799:3799:3799))
        (PORT d[3] (3466:3466:3466) (3761:3761:3761))
        (PORT d[4] (1463:1463:1463) (1622:1622:1622))
        (PORT d[5] (2581:2581:2581) (2797:2797:2797))
        (PORT d[6] (4106:4106:4106) (4367:4367:4367))
        (PORT d[7] (4261:4261:4261) (4591:4591:4591))
        (PORT d[8] (2018:2018:2018) (2228:2228:2228))
        (PORT d[9] (3971:3971:3971) (4262:4262:4262))
        (PORT d[10] (3503:3503:3503) (3843:3843:3843))
        (PORT d[11] (3761:3761:3761) (4134:4134:4134))
        (PORT d[12] (2670:2670:2670) (2948:2948:2948))
        (PORT clk (2046:2046:2046) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1605:1605:1605))
        (PORT clk (2046:2046:2046) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2081:2081:2081))
        (PORT d[0] (2126:2126:2126) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1644:1644:1644))
        (PORT d[1] (2015:2015:2015) (2021:2021:2021))
        (PORT d[2] (2070:2070:2070) (2230:2230:2230))
        (PORT d[3] (1695:1695:1695) (1725:1725:1725))
        (PORT d[4] (2031:2031:2031) (2162:2162:2162))
        (PORT d[5] (1795:1795:1795) (1894:1894:1894))
        (PORT d[6] (2111:2111:2111) (2298:2298:2298))
        (PORT d[7] (1841:1841:1841) (1955:1955:1955))
        (PORT d[8] (1984:1984:1984) (2122:2122:2122))
        (PORT d[9] (1701:1701:1701) (1828:1828:1828))
        (PORT d[10] (1728:1728:1728) (1872:1872:1872))
        (PORT d[11] (1737:1737:1737) (1800:1800:1800))
        (PORT d[12] (1612:1612:1612) (1702:1702:1702))
        (PORT clk (2010:2010:2010) (2008:2008:2008))
        (PORT stall (2732:2732:2732) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2008:2008:2008))
        (PORT d[0] (1187:1187:1187) (1148:1148:1148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2873:2873:2873))
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (3280:3280:3280))
        (PORT d[1] (2503:2503:2503) (2757:2757:2757))
        (PORT d[2] (2674:2674:2674) (2963:2963:2963))
        (PORT d[3] (3971:3971:3971) (4336:4336:4336))
        (PORT d[4] (1895:1895:1895) (2089:2089:2089))
        (PORT d[5] (2803:2803:2803) (3003:3003:3003))
        (PORT d[6] (3913:3913:3913) (4216:4216:4216))
        (PORT d[7] (3666:3666:3666) (3933:3933:3933))
        (PORT d[8] (1717:1717:1717) (1902:1902:1902))
        (PORT d[9] (3463:3463:3463) (3714:3714:3714))
        (PORT d[10] (3525:3525:3525) (3885:3885:3885))
        (PORT d[11] (3297:3297:3297) (3580:3580:3580))
        (PORT d[12] (2378:2378:2378) (2624:2624:2624))
        (PORT clk (2046:2046:2046) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2322:2322:2322))
        (PORT clk (2046:2046:2046) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (PORT d[0] (2760:2760:2760) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2057:2057:2057))
        (PORT d[1] (2025:2025:2025) (2103:2103:2103))
        (PORT d[2] (1907:1907:1907) (2048:2048:2048))
        (PORT d[3] (2307:2307:2307) (2475:2475:2475))
        (PORT d[4] (1854:1854:1854) (1891:1891:1891))
        (PORT d[5] (2111:2111:2111) (2234:2234:2234))
        (PORT d[6] (2083:2083:2083) (2242:2242:2242))
        (PORT d[7] (2215:2215:2215) (2347:2347:2347))
        (PORT d[8] (2290:2290:2290) (2459:2459:2459))
        (PORT d[9] (2045:2045:2045) (2206:2206:2206))
        (PORT d[10] (2196:2196:2196) (2359:2359:2359))
        (PORT d[11] (1811:1811:1811) (1905:1905:1905))
        (PORT d[12] (2124:2124:2124) (2261:2261:2261))
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (PORT stall (2626:2626:2626) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (PORT d[0] (1686:1686:1686) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1348:1348:1348))
        (PORT datab (1096:1096:1096) (1180:1180:1180))
        (PORT datac (1565:1565:1565) (1574:1574:1574))
        (PORT datad (1881:1881:1881) (1967:1967:1967))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1705:1705:1705))
        (PORT clk (2077:2077:2077) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3651:3651:3651))
        (PORT d[1] (1715:1715:1715) (1861:1861:1861))
        (PORT d[2] (2856:2856:2856) (3107:3107:3107))
        (PORT d[3] (3284:3284:3284) (3525:3525:3525))
        (PORT d[4] (2441:2441:2441) (2688:2688:2688))
        (PORT d[5] (2864:2864:2864) (3082:3082:3082))
        (PORT d[6] (2330:2330:2330) (2418:2418:2418))
        (PORT d[7] (1678:1678:1678) (1741:1741:1741))
        (PORT d[8] (2204:2204:2204) (2377:2377:2377))
        (PORT d[9] (1462:1462:1462) (1575:1575:1575))
        (PORT d[10] (1393:1393:1393) (1513:1513:1513))
        (PORT d[11] (3223:3223:3223) (3500:3500:3500))
        (PORT d[12] (2035:2035:2035) (2190:2190:2190))
        (PORT clk (2074:2074:2074) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (991:991:991))
        (PORT clk (2074:2074:2074) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2107:2107:2107))
        (PORT d[0] (1537:1537:1537) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1308:1308:1308))
        (PORT d[1] (1904:1904:1904) (2000:2000:2000))
        (PORT d[2] (1547:1547:1547) (1624:1624:1624))
        (PORT d[3] (1365:1365:1365) (1427:1427:1427))
        (PORT d[4] (1079:1079:1079) (1168:1168:1168))
        (PORT d[5] (1363:1363:1363) (1434:1434:1434))
        (PORT d[6] (1264:1264:1264) (1333:1333:1333))
        (PORT d[7] (1408:1408:1408) (1477:1477:1477))
        (PORT d[8] (1343:1343:1343) (1409:1409:1409))
        (PORT d[9] (1353:1353:1353) (1455:1455:1455))
        (PORT d[10] (1405:1405:1405) (1468:1468:1468))
        (PORT d[11] (1581:1581:1581) (1654:1654:1654))
        (PORT d[12] (1275:1275:1275) (1349:1349:1349))
        (PORT clk (2038:2038:2038) (2034:2034:2034))
        (PORT stall (1652:1652:1652) (1634:1634:1634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2034:2034:2034))
        (PORT d[0] (586:586:586) (589:589:589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1847:1847:1847))
        (PORT clk (2049:2049:2049) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2425:2425:2425))
        (PORT d[1] (2104:2104:2104) (2314:2314:2314))
        (PORT d[2] (3539:3539:3539) (3810:3810:3810))
        (PORT d[3] (3599:3599:3599) (3891:3891:3891))
        (PORT d[4] (1899:1899:1899) (2119:2119:2119))
        (PORT d[5] (2518:2518:2518) (2719:2719:2719))
        (PORT d[6] (3785:3785:3785) (3935:3935:3935))
        (PORT d[7] (4289:4289:4289) (4624:4624:4624))
        (PORT d[8] (2520:2520:2520) (2716:2716:2716))
        (PORT d[9] (3909:3909:3909) (4164:4164:4164))
        (PORT d[10] (3504:3504:3504) (3861:3861:3861))
        (PORT d[11] (3752:3752:3752) (4131:4131:4131))
        (PORT d[12] (2991:2991:2991) (3277:3277:3277))
        (PORT clk (2046:2046:2046) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2076:2076:2076))
        (PORT clk (2046:2046:2046) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2080:2080:2080))
        (PORT d[0] (2670:2670:2670) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1707:1707:1707))
        (PORT d[1] (2101:2101:2101) (2214:2214:2214))
        (PORT d[2] (1692:1692:1692) (1803:1803:1803))
        (PORT d[3] (2134:2134:2134) (2280:2280:2280))
        (PORT d[4] (2030:2030:2030) (2178:2178:2178))
        (PORT d[5] (1766:1766:1766) (1843:1843:1843))
        (PORT d[6] (1886:1886:1886) (1892:1892:1892))
        (PORT d[7] (1833:1833:1833) (1928:1928:1928))
        (PORT d[8] (1900:1900:1900) (2016:2016:2016))
        (PORT d[9] (1694:1694:1694) (1803:1803:1803))
        (PORT d[10] (1608:1608:1608) (1745:1745:1745))
        (PORT d[11] (1740:1740:1740) (1778:1778:1778))
        (PORT d[12] (1774:1774:1774) (1860:1860:1860))
        (PORT clk (2010:2010:2010) (2007:2007:2007))
        (PORT stall (2800:2800:2800) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2007:2007:2007))
        (PORT d[0] (1462:1462:1462) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1351:1351:1351))
        (PORT datab (1096:1096:1096) (1179:1179:1179))
        (PORT datac (974:974:974) (992:992:992))
        (PORT datad (1335:1335:1335) (1406:1406:1406))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1962:1962:1962))
        (PORT clk (2067:2067:2067) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3245:3245:3245))
        (PORT d[1] (1401:1401:1401) (1536:1536:1536))
        (PORT d[2] (2267:2267:2267) (2494:2494:2494))
        (PORT d[3] (2964:2964:2964) (3187:3187:3187))
        (PORT d[4] (2738:2738:2738) (3006:3006:3006))
        (PORT d[5] (2652:2652:2652) (2832:2832:2832))
        (PORT d[6] (2308:2308:2308) (2414:2414:2414))
        (PORT d[7] (3586:3586:3586) (3811:3811:3811))
        (PORT d[8] (1322:1322:1322) (1448:1448:1448))
        (PORT d[9] (2021:2021:2021) (2147:2147:2147))
        (PORT d[10] (3824:3824:3824) (4186:4186:4186))
        (PORT d[11] (2938:2938:2938) (3181:3181:3181))
        (PORT d[12] (2464:2464:2464) (2742:2742:2742))
        (PORT clk (2064:2064:2064) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (1990:1990:1990))
        (PORT clk (2064:2064:2064) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (PORT d[0] (2509:2509:2509) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (2037:2037:2037))
        (PORT d[1] (1934:1934:1934) (2047:2047:2047))
        (PORT d[2] (1564:1564:1564) (1647:1647:1647))
        (PORT d[3] (1915:1915:1915) (2013:2013:2013))
        (PORT d[4] (1674:1674:1674) (1806:1806:1806))
        (PORT d[5] (1948:1948:1948) (2045:2045:2045))
        (PORT d[6] (1924:1924:1924) (2023:2023:2023))
        (PORT d[7] (1883:1883:1883) (1979:1979:1979))
        (PORT d[8] (1948:1948:1948) (2033:2033:2033))
        (PORT d[9] (1640:1640:1640) (1776:1776:1776))
        (PORT d[10] (1956:1956:1956) (2029:2029:2029))
        (PORT d[11] (1421:1421:1421) (1523:1523:1523))
        (PORT d[12] (1719:1719:1719) (1769:1769:1769))
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (PORT stall (2004:2004:2004) (1965:1965:1965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (PORT d[0] (1170:1170:1170) (1165:1165:1165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2242:2242:2242))
        (PORT clk (2071:2071:2071) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3571:3571:3571))
        (PORT d[1] (1788:1788:1788) (1976:1976:1976))
        (PORT d[2] (2981:2981:2981) (3304:3304:3304))
        (PORT d[3] (3525:3525:3525) (3806:3806:3806))
        (PORT d[4] (1706:1706:1706) (1878:1878:1878))
        (PORT d[5] (2912:2912:2912) (3184:3184:3184))
        (PORT d[6] (3229:3229:3229) (3444:3444:3444))
        (PORT d[7] (4299:4299:4299) (4600:4600:4600))
        (PORT d[8] (1766:1766:1766) (1952:1952:1952))
        (PORT d[9] (3356:3356:3356) (3616:3616:3616))
        (PORT d[10] (2847:2847:2847) (3104:3104:3104))
        (PORT d[11] (4073:4073:4073) (4472:4472:4472))
        (PORT d[12] (2471:2471:2471) (2746:2746:2746))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2060:2060:2060))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (PORT d[0] (2155:2155:2155) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (2097:2097:2097))
        (PORT d[1] (2150:2150:2150) (2265:2265:2265))
        (PORT d[2] (2194:2194:2194) (2310:2310:2310))
        (PORT d[3] (2294:2294:2294) (2464:2464:2464))
        (PORT d[4] (2215:2215:2215) (2340:2340:2340))
        (PORT d[5] (2230:2230:2230) (2384:2384:2384))
        (PORT d[6] (2141:2141:2141) (2330:2330:2330))
        (PORT d[7] (2137:2137:2137) (2229:2229:2229))
        (PORT d[8] (1680:1680:1680) (1808:1808:1808))
        (PORT d[9] (1917:1917:1917) (2040:2040:2040))
        (PORT d[10] (2080:2080:2080) (2254:2254:2254))
        (PORT d[11] (2083:2083:2083) (2263:2263:2263))
        (PORT d[12] (1633:1633:1633) (1747:1747:1747))
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT stall (2417:2417:2417) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT d[0] (1175:1175:1175) (1200:1200:1200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1353:1353:1353))
        (PORT datab (1092:1092:1092) (1180:1180:1180))
        (PORT datac (1182:1182:1182) (1264:1264:1264))
        (PORT datad (1533:1533:1533) (1617:1617:1617))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1075:1075:1075))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (242:242:242))
        (PORT datab (1206:1206:1206) (1298:1298:1298))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (993:993:993))
        (PORT datab (242:242:242) (323:323:323))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1752:1752:1752))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (694:694:694) (708:708:708))
        (PORT sload (1715:1715:1715) (1806:1806:1806))
        (PORT ena (1257:1257:1257) (1258:1258:1258))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1230:1230:1230) (1308:1308:1308))
        (PORT datac (654:654:654) (708:708:708))
        (PORT datad (1506:1506:1506) (1544:1544:1544))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2424:2424:2424))
        (PORT clk (2057:2057:2057) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2826:2826:2826))
        (PORT d[1] (2084:2084:2084) (2293:2293:2293))
        (PORT d[2] (2517:2517:2517) (2747:2747:2747))
        (PORT d[3] (3515:3515:3515) (3845:3845:3845))
        (PORT d[4] (1922:1922:1922) (2118:2118:2118))
        (PORT d[5] (2555:2555:2555) (2766:2766:2766))
        (PORT d[6] (3683:3683:3683) (3992:3992:3992))
        (PORT d[7] (3958:3958:3958) (4247:4247:4247))
        (PORT d[8] (2020:2020:2020) (2240:2240:2240))
        (PORT d[9] (3292:3292:3292) (3517:3517:3517))
        (PORT d[10] (3532:3532:3532) (3871:3871:3871))
        (PORT d[11] (3838:3838:3838) (4162:4162:4162))
        (PORT d[12] (2412:2412:2412) (2685:2685:2685))
        (PORT clk (2054:2054:2054) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (1992:1992:1992))
        (PORT clk (2054:2054:2054) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2087:2087:2087))
        (PORT d[0] (2462:2462:2462) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2306:2306:2306))
        (PORT d[1] (1946:1946:1946) (2033:2033:2033))
        (PORT d[2] (2197:2197:2197) (2316:2316:2316))
        (PORT d[3] (2060:2060:2060) (2242:2242:2242))
        (PORT d[4] (2314:2314:2314) (2489:2489:2489))
        (PORT d[5] (2130:2130:2130) (2272:2272:2272))
        (PORT d[6] (2385:2385:2385) (2582:2582:2582))
        (PORT d[7] (2142:2142:2142) (2256:2256:2256))
        (PORT d[8] (2290:2290:2290) (2464:2464:2464))
        (PORT d[9] (2040:2040:2040) (2223:2223:2223))
        (PORT d[10] (2266:2266:2266) (2460:2460:2460))
        (PORT d[11] (2081:2081:2081) (2228:2228:2228))
        (PORT d[12] (1948:1948:1948) (2091:2091:2091))
        (PORT clk (2018:2018:2018) (2014:2014:2014))
        (PORT stall (2326:2326:2326) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2014:2014:2014))
        (PORT d[0] (1554:1554:1554) (1609:1609:1609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2577:2577:2577))
        (PORT clk (2032:2032:2032) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3480:3480:3480) (3598:3598:3598))
        (PORT d[1] (2876:2876:2876) (3174:3174:3174))
        (PORT d[2] (3436:3436:3436) (3696:3696:3696))
        (PORT d[3] (2772:2772:2772) (2908:2908:2908))
        (PORT d[4] (2147:2147:2147) (2375:2375:2375))
        (PORT d[5] (2047:2047:2047) (2147:2147:2147))
        (PORT d[6] (2897:2897:2897) (3071:3071:3071))
        (PORT d[7] (3738:3738:3738) (4016:4016:4016))
        (PORT d[8] (2553:2553:2553) (2798:2798:2798))
        (PORT d[9] (2992:2992:2992) (3231:3231:3231))
        (PORT d[10] (3311:3311:3311) (3544:3544:3544))
        (PORT d[11] (3750:3750:3750) (4098:4098:4098))
        (PORT d[12] (3539:3539:3539) (3897:3897:3897))
        (PORT clk (2029:2029:2029) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2113:2113:2113))
        (PORT clk (2029:2029:2029) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (PORT d[0] (2569:2569:2569) (2650:2650:2650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1901:1901:1901))
        (PORT d[1] (2214:2214:2214) (2439:2439:2439))
        (PORT d[2] (2383:2383:2383) (2516:2516:2516))
        (PORT d[3] (2031:2031:2031) (2201:2201:2201))
        (PORT d[4] (2342:2342:2342) (2524:2524:2524))
        (PORT d[5] (2268:2268:2268) (2432:2432:2432))
        (PORT d[6] (1861:1861:1861) (1987:1987:1987))
        (PORT d[7] (2239:2239:2239) (2379:2379:2379))
        (PORT d[8] (1959:1959:1959) (2120:2120:2120))
        (PORT d[9] (2008:2008:2008) (2160:2160:2160))
        (PORT d[10] (2039:2039:2039) (2184:2184:2184))
        (PORT d[11] (2246:2246:2246) (2313:2313:2313))
        (PORT d[12] (1961:1961:1961) (2111:2111:2111))
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (PORT stall (3195:3195:3195) (2999:2999:2999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (PORT d[0] (1506:1506:1506) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (937:937:937))
        (PORT datab (770:770:770) (878:878:878))
        (PORT datac (1699:1699:1699) (1815:1815:1815))
        (PORT datad (1581:1581:1581) (1684:1684:1684))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (3018:3018:3018))
        (PORT clk (2032:2032:2032) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4241:4241:4241) (4564:4564:4564))
        (PORT d[1] (3190:3190:3190) (3287:3287:3287))
        (PORT d[2] (2578:2578:2578) (2838:2838:2838))
        (PORT d[3] (2922:2922:2922) (3094:3094:3094))
        (PORT d[4] (2737:2737:2737) (2867:2867:2867))
        (PORT d[5] (2234:2234:2234) (2439:2439:2439))
        (PORT d[6] (3227:3227:3227) (3498:3498:3498))
        (PORT d[7] (3873:3873:3873) (4126:4126:4126))
        (PORT d[8] (2387:2387:2387) (2644:2644:2644))
        (PORT d[9] (2746:2746:2746) (2982:2982:2982))
        (PORT d[10] (3733:3733:3733) (4070:4070:4070))
        (PORT d[11] (3564:3564:3564) (3824:3824:3824))
        (PORT d[12] (3631:3631:3631) (3994:3994:3994))
        (PORT clk (2029:2029:2029) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2257:2257:2257))
        (PORT clk (2029:2029:2029) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2058:2058:2058))
        (PORT d[0] (2718:2718:2718) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2330:2330:2330))
        (PORT d[1] (1960:1960:1960) (2128:2128:2128))
        (PORT d[2] (2071:2071:2071) (2211:2211:2211))
        (PORT d[3] (2283:2283:2283) (2449:2449:2449))
        (PORT d[4] (2073:2073:2073) (2243:2243:2243))
        (PORT d[5] (1980:1980:1980) (2158:2158:2158))
        (PORT d[6] (1786:1786:1786) (1946:1946:1946))
        (PORT d[7] (1924:1924:1924) (2077:2077:2077))
        (PORT d[8] (2322:2322:2322) (2557:2557:2557))
        (PORT d[9] (2042:2042:2042) (2202:2202:2202))
        (PORT d[10] (1608:1608:1608) (1735:1735:1735))
        (PORT d[11] (2036:2036:2036) (2177:2177:2177))
        (PORT d[12] (1849:1849:1849) (1954:1954:1954))
        (PORT clk (1993:1993:1993) (1985:1985:1985))
        (PORT stall (3041:3041:3041) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1985:1985:1985))
        (PORT d[0] (1675:1675:1675) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2416:2416:2416))
        (PORT clk (2054:2054:2054) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (3261:3261:3261))
        (PORT d[1] (2466:2466:2466) (2688:2688:2688))
        (PORT d[2] (2524:2524:2524) (2776:2776:2776))
        (PORT d[3] (3934:3934:3934) (4289:4289:4289))
        (PORT d[4] (1802:1802:1802) (1997:1997:1997))
        (PORT d[5] (2496:2496:2496) (2708:2708:2708))
        (PORT d[6] (4268:4268:4268) (4595:4595:4595))
        (PORT d[7] (3680:3680:3680) (3968:3968:3968))
        (PORT d[8] (1996:1996:1996) (2201:2201:2201))
        (PORT d[9] (3150:3150:3150) (3402:3402:3402))
        (PORT d[10] (3520:3520:3520) (3854:3854:3854))
        (PORT d[11] (3549:3549:3549) (3870:3870:3870))
        (PORT d[12] (2388:2388:2388) (2644:2644:2644))
        (PORT clk (2051:2051:2051) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1918:1918:1918))
        (PORT clk (2051:2051:2051) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2082:2082:2082))
        (PORT d[0] (2397:2397:2397) (2455:2455:2455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (2058:2058:2058))
        (PORT d[1] (1968:1968:1968) (2037:2037:2037))
        (PORT d[2] (2070:2070:2070) (2229:2229:2229))
        (PORT d[3] (2050:2050:2050) (2218:2218:2218))
        (PORT d[4] (2443:2443:2443) (2637:2637:2637))
        (PORT d[5] (2122:2122:2122) (2262:2262:2262))
        (PORT d[6] (2099:2099:2099) (2279:2279:2279))
        (PORT d[7] (2308:2308:2308) (2470:2470:2470))
        (PORT d[8] (2310:2310:2310) (2466:2466:2466))
        (PORT d[9] (2028:2028:2028) (2193:2193:2193))
        (PORT d[10] (2257:2257:2257) (2436:2436:2436))
        (PORT d[11] (1789:1789:1789) (1873:1873:1873))
        (PORT d[12] (2205:2205:2205) (2354:2354:2354))
        (PORT clk (2015:2015:2015) (2009:2009:2009))
        (PORT stall (2378:2378:2378) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2009:2009:2009))
        (PORT d[0] (1721:1721:1721) (1745:1745:1745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (935:935:935))
        (PORT datab (763:763:763) (873:873:873))
        (PORT datac (1755:1755:1755) (1824:1824:1824))
        (PORT datad (1837:1837:1837) (1941:1941:1941))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1178:1178:1178))
        (PORT clk (2077:2077:2077) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3617:3617:3617))
        (PORT d[1] (1347:1347:1347) (1467:1467:1467))
        (PORT d[2] (2860:2860:2860) (3110:3110:3110))
        (PORT d[3] (3307:3307:3307) (3550:3550:3550))
        (PORT d[4] (2442:2442:2442) (2690:2690:2690))
        (PORT d[5] (2865:2865:2865) (3083:3083:3083))
        (PORT d[6] (2294:2294:2294) (2424:2424:2424))
        (PORT d[7] (1517:1517:1517) (1585:1585:1585))
        (PORT d[8] (2215:2215:2215) (2370:2370:2370))
        (PORT d[9] (1313:1313:1313) (1430:1430:1430))
        (PORT d[10] (1365:1365:1365) (1476:1476:1476))
        (PORT d[11] (1339:1339:1339) (1440:1440:1440))
        (PORT d[12] (1718:1718:1718) (1873:1873:1873))
        (PORT clk (2074:2074:2074) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (985:985:985))
        (PORT clk (2074:2074:2074) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2108:2108:2108))
        (PORT d[0] (1842:1842:1842) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1343:1343:1343))
        (PORT d[1] (1936:1936:1936) (2039:2039:2039))
        (PORT d[2] (1879:1879:1879) (1955:1955:1955))
        (PORT d[3] (1055:1055:1055) (1117:1117:1117))
        (PORT d[4] (1071:1071:1071) (1153:1153:1153))
        (PORT d[5] (1385:1385:1385) (1456:1456:1456))
        (PORT d[6] (1262:1262:1262) (1310:1310:1310))
        (PORT d[7] (1385:1385:1385) (1452:1452:1452))
        (PORT d[8] (1388:1388:1388) (1455:1455:1455))
        (PORT d[9] (1300:1300:1300) (1361:1361:1361))
        (PORT d[10] (1399:1399:1399) (1456:1456:1456))
        (PORT d[11] (1640:1640:1640) (1743:1743:1743))
        (PORT d[12] (1273:1273:1273) (1337:1337:1337))
        (PORT clk (2038:2038:2038) (2035:2035:2035))
        (PORT stall (1553:1553:1553) (1571:1571:1571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2035:2035:2035))
        (PORT d[0] (873:873:873) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3537:3537:3537))
        (PORT clk (2051:2051:2051) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3535:3535:3535))
        (PORT d[1] (2390:2390:2390) (2618:2618:2618))
        (PORT d[2] (1988:1988:1988) (2200:2200:2200))
        (PORT d[3] (2800:2800:2800) (2977:2977:2977))
        (PORT d[4] (2727:2727:2727) (2995:2995:2995))
        (PORT d[5] (2518:2518:2518) (2671:2671:2671))
        (PORT d[6] (2422:2422:2422) (2570:2570:2570))
        (PORT d[7] (3199:3199:3199) (3360:3360:3360))
        (PORT d[8] (1703:1703:1703) (1889:1889:1889))
        (PORT d[9] (3712:3712:3712) (4024:4024:4024))
        (PORT d[10] (3935:3935:3935) (4339:4339:4339))
        (PORT d[11] (2880:2880:2880) (3066:3066:3066))
        (PORT d[12] (2931:2931:2931) (3210:3210:3210))
        (PORT clk (2048:2048:2048) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2138:2138:2138))
        (PORT clk (2048:2048:2048) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2078:2078:2078))
        (PORT d[0] (2654:2654:2654) (2675:2675:2675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2326:2326:2326))
        (PORT d[1] (2005:2005:2005) (2173:2173:2173))
        (PORT d[2] (2091:2091:2091) (2233:2233:2233))
        (PORT d[3] (2155:2155:2155) (2305:2305:2305))
        (PORT d[4] (2081:2081:2081) (2246:2246:2246))
        (PORT d[5] (1971:1971:1971) (2115:2115:2115))
        (PORT d[6] (2280:2280:2280) (2464:2464:2464))
        (PORT d[7] (2306:2306:2306) (2473:2473:2473))
        (PORT d[8] (2159:2159:2159) (2301:2301:2301))
        (PORT d[9] (1922:1922:1922) (2063:2063:2063))
        (PORT d[10] (1969:1969:1969) (2107:2107:2107))
        (PORT d[11] (1811:1811:1811) (1980:1980:1980))
        (PORT d[12] (2176:2176:2176) (2292:2292:2292))
        (PORT clk (2012:2012:2012) (2005:2005:2005))
        (PORT stall (2534:2534:2534) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2005:2005:2005))
        (PORT d[0] (1495:1495:1495) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (937:937:937))
        (PORT datab (769:769:769) (878:878:878))
        (PORT datac (977:977:977) (1001:1001:1001))
        (PORT datad (1584:1584:1584) (1691:1691:1691))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (3191:3191:3191))
        (PORT clk (2065:2065:2065) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3370:3370:3370))
        (PORT d[1] (2749:2749:2749) (2957:2957:2957))
        (PORT d[2] (1951:1951:1951) (2161:2161:2161))
        (PORT d[3] (3334:3334:3334) (3524:3524:3524))
        (PORT d[4] (3036:3036:3036) (3331:3331:3331))
        (PORT d[5] (2805:2805:2805) (2964:2964:2964))
        (PORT d[6] (2723:2723:2723) (2915:2915:2915))
        (PORT d[7] (2236:2236:2236) (2275:2275:2275))
        (PORT d[8] (2019:2019:2019) (2225:2225:2225))
        (PORT d[9] (3117:3117:3117) (3346:3346:3346))
        (PORT d[10] (4271:4271:4271) (4682:4682:4682))
        (PORT d[11] (2309:2309:2309) (2473:2473:2473))
        (PORT d[12] (3153:3153:3153) (3547:3547:3547))
        (PORT clk (2062:2062:2062) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (2054:2054:2054))
        (PORT clk (2062:2062:2062) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2095:2095:2095))
        (PORT d[0] (2477:2477:2477) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2096:2096:2096))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2096:2096:2096))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2096:2096:2096))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2220:2220:2220))
        (PORT d[1] (1746:1746:1746) (1905:1905:1905))
        (PORT d[2] (2136:2136:2136) (2230:2230:2230))
        (PORT d[3] (1921:1921:1921) (2047:2047:2047))
        (PORT d[4] (1778:1778:1778) (1925:1925:1925))
        (PORT d[5] (2015:2015:2015) (2149:2149:2149))
        (PORT d[6] (2060:2060:2060) (2195:2195:2195))
        (PORT d[7] (2158:2158:2158) (2309:2309:2309))
        (PORT d[8] (1971:1971:1971) (2092:2092:2092))
        (PORT d[9] (1588:1588:1588) (1725:1725:1725))
        (PORT d[10] (1637:1637:1637) (1762:1762:1762))
        (PORT d[11] (1771:1771:1771) (1922:1922:1922))
        (PORT d[12] (1846:1846:1846) (1961:1961:1961))
        (PORT clk (2026:2026:2026) (2022:2022:2022))
        (PORT stall (2343:2343:2343) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2022:2022:2022))
        (PORT d[0] (1439:1439:1439) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2023:2023:2023))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2023:2023:2023))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2023:2023:2023))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2423:2423:2423))
        (PORT clk (2059:2059:2059) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2536:2536:2536))
        (PORT d[1] (2076:2076:2076) (2282:2282:2282))
        (PORT d[2] (3481:3481:3481) (3749:3749:3749))
        (PORT d[3] (3492:3492:3492) (3813:3813:3813))
        (PORT d[4] (1809:1809:1809) (1993:1993:1993))
        (PORT d[5] (2542:2542:2542) (2774:2774:2774))
        (PORT d[6] (3684:3684:3684) (3993:3993:3993))
        (PORT d[7] (4180:4180:4180) (4488:4488:4488))
        (PORT d[8] (2025:2025:2025) (2250:2250:2250))
        (PORT d[9] (3127:3127:3127) (3376:3376:3376))
        (PORT d[10] (3522:3522:3522) (3865:3865:3865))
        (PORT d[11] (3846:3846:3846) (4184:4184:4184))
        (PORT d[12] (2421:2421:2421) (2695:2695:2695))
        (PORT clk (2056:2056:2056) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2124:2124:2124))
        (PORT clk (2056:2056:2056) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
        (PORT d[0] (2595:2595:2595) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (2152:2152:2152))
        (PORT d[1] (1970:1970:1970) (2032:2032:2032))
        (PORT d[2] (2046:2046:2046) (2194:2194:2194))
        (PORT d[3] (2342:2342:2342) (2517:2517:2517))
        (PORT d[4] (2033:2033:2033) (2178:2178:2178))
        (PORT d[5] (2101:2101:2101) (2236:2236:2236))
        (PORT d[6] (2419:2419:2419) (2600:2600:2600))
        (PORT d[7] (2359:2359:2359) (2459:2459:2459))
        (PORT d[8] (1987:1987:1987) (2142:2142:2142))
        (PORT d[9] (2068:2068:2068) (2255:2255:2255))
        (PORT d[10] (2272:2272:2272) (2469:2469:2469))
        (PORT d[11] (1783:1783:1783) (1939:1939:1939))
        (PORT d[12] (1841:1841:1841) (1953:1953:1953))
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (PORT stall (2037:2037:2037) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (PORT d[0] (1287:1287:1287) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (937:937:937))
        (PORT datab (770:770:770) (878:878:878))
        (PORT datac (1392:1392:1392) (1467:1467:1467))
        (PORT datad (1568:1568:1568) (1663:1663:1663))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1179:1179:1179) (1271:1271:1271))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1339:1339:1339))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (173:173:173) (197:197:197))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (757:757:757))
        (PORT datab (243:243:243) (325:325:325))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (678:678:678) (701:701:701))
        (PORT sload (1479:1479:1479) (1552:1552:1552))
        (PORT ena (836:836:836) (834:834:834))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (530:530:530))
        (PORT datab (654:654:654) (736:736:736))
        (PORT datac (591:591:591) (629:629:629))
        (PORT datad (687:687:687) (729:729:729))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (712:712:712))
        (PORT datab (906:906:906) (972:972:972))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (691:691:691) (736:736:736))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (660:660:660))
        (PORT datab (1187:1187:1187) (1276:1276:1276))
        (PORT datac (594:594:594) (639:639:639))
        (PORT datad (643:643:643) (663:663:663))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (444:444:444) (515:515:515))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (697:697:697))
        (PORT datab (435:435:435) (473:473:473))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (308:308:308) (324:324:324))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (1007:1007:1007))
        (PORT datab (696:696:696) (733:733:733))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (379:379:379))
        (PORT datab (197:197:197) (236:236:236))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1490:1490:1490))
        (PORT datab (289:289:289) (377:377:377))
        (PORT datac (906:906:906) (936:936:936))
        (PORT datad (899:899:899) (935:935:935))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (656:656:656))
        (PORT datab (1347:1347:1347) (1395:1395:1395))
        (PORT datac (382:382:382) (417:417:417))
        (PORT datad (317:317:317) (334:334:334))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (554:554:554) (580:580:580))
        (PORT datac (313:313:313) (331:331:331))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (834:834:834))
        (PORT datab (554:554:554) (570:570:570))
        (PORT datac (547:547:547) (563:563:563))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (243:243:243))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (175:175:175) (202:202:202))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (672:672:672))
        (PORT datab (789:789:789) (854:854:854))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ffZ\|conteudo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2245:2245:2245) (2267:2267:2267))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (792:792:792))
        (PORT datab (288:288:288) (381:381:381))
        (PORT datac (788:788:788) (785:785:785))
        (PORT datad (592:592:592) (601:601:601))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1214:1214:1214))
        (PORT datac (170:170:170) (202:202:202))
        (PORT datad (1202:1202:1202) (1285:1285:1285))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|incrementPC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1071:1071:1071))
        (PORT datab (810:810:810) (819:819:819))
        (PORT datac (789:789:789) (787:787:787))
        (PORT datad (592:592:592) (603:603:603))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|incrementPC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1173:1173:1173) (1243:1243:1243))
        (PORT datac (322:322:322) (344:344:344))
        (PORT datad (196:196:196) (222:222:222))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|incrementPC\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (712:712:712))
        (PORT datac (182:182:182) (220:220:220))
        (PORT datad (543:543:543) (562:562:562))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (343:343:343))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (344:344:344))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (351:351:351))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[5\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (353:353:353))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[6\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (353:353:353))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[9\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[10\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (352:352:352))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[12\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[13\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (351:351:351))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[14\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[15\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (353:353:353))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1747:1747:1747))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1747:1747:1747) (1765:1765:1765))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (994:994:994) (1090:1090:1090))
        (PORT datac (367:367:367) (389:389:389))
        (PORT datad (1188:1188:1188) (1292:1292:1292))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1029:1029:1029) (1052:1052:1052))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1170:1170:1170) (1219:1219:1219))
        (PORT datac (349:349:349) (381:381:381))
        (PORT datad (380:380:380) (412:412:412))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (3005:3005:3005))
        (PORT clk (2037:2037:2037) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (4096:4096:4096))
        (PORT d[1] (2326:2326:2326) (2559:2559:2559))
        (PORT d[2] (3216:3216:3216) (3551:3551:3551))
        (PORT d[3] (3260:3260:3260) (3541:3541:3541))
        (PORT d[4] (2195:2195:2195) (2377:2377:2377))
        (PORT d[5] (2865:2865:2865) (3079:3079:3079))
        (PORT d[6] (3224:3224:3224) (3372:3372:3372))
        (PORT d[7] (4518:4518:4518) (4806:4806:4806))
        (PORT d[8] (2378:2378:2378) (2608:2608:2608))
        (PORT d[9] (2977:2977:2977) (3175:3175:3175))
        (PORT d[10] (2441:2441:2441) (2633:2633:2633))
        (PORT d[11] (3993:3993:3993) (4327:4327:4327))
        (PORT d[12] (3150:3150:3150) (3488:3488:3488))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2314:2314:2314))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2068:2068:2068))
        (PORT d[0] (2767:2767:2767) (2851:2851:2851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (2060:2060:2060))
        (PORT d[1] (2183:2183:2183) (2309:2309:2309))
        (PORT d[2] (2204:2204:2204) (2351:2351:2351))
        (PORT d[3] (2276:2276:2276) (2433:2433:2433))
        (PORT d[4] (2330:2330:2330) (2493:2493:2493))
        (PORT d[5] (2001:2001:2001) (2185:2185:2185))
        (PORT d[6] (1804:1804:1804) (1977:1977:1977))
        (PORT d[7] (2453:2453:2453) (2595:2595:2595))
        (PORT d[8] (2289:2289:2289) (2448:2448:2448))
        (PORT d[9] (2317:2317:2317) (2474:2474:2474))
        (PORT d[10] (1767:1767:1767) (1926:1926:1926))
        (PORT d[11] (2226:2226:2226) (2356:2356:2356))
        (PORT d[12] (1960:1960:1960) (2109:2109:2109))
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT stall (3048:3048:3048) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT d[0] (1496:1496:1496) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2502:2502:2502))
        (PORT clk (2071:2071:2071) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3554:3554:3554))
        (PORT d[1] (1775:1775:1775) (1958:1958:1958))
        (PORT d[2] (2938:2938:2938) (3247:3247:3247))
        (PORT d[3] (3904:3904:3904) (4219:4219:4219))
        (PORT d[4] (1719:1719:1719) (1869:1869:1869))
        (PORT d[5] (2329:2329:2329) (2558:2558:2558))
        (PORT d[6] (3240:3240:3240) (3466:3466:3466))
        (PORT d[7] (4600:4600:4600) (4903:4903:4903))
        (PORT d[8] (1688:1688:1688) (1857:1857:1857))
        (PORT d[9] (3016:3016:3016) (3250:3250:3250))
        (PORT d[10] (2912:2912:2912) (3189:3189:3189))
        (PORT d[11] (4027:4027:4027) (4400:4400:4400))
        (PORT d[12] (2160:2160:2160) (2415:2415:2415))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2043:2043:2043))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (PORT d[0] (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (2064:2064:2064))
        (PORT d[1] (2363:2363:2363) (2515:2515:2515))
        (PORT d[2] (1919:1919:1919) (2064:2064:2064))
        (PORT d[3] (2306:2306:2306) (2489:2489:2489))
        (PORT d[4] (2233:2233:2233) (2379:2379:2379))
        (PORT d[5] (2126:2126:2126) (2259:2259:2259))
        (PORT d[6] (2402:2402:2402) (2615:2615:2615))
        (PORT d[7] (2175:2175:2175) (2309:2309:2309))
        (PORT d[8] (1688:1688:1688) (1831:1831:1831))
        (PORT d[9] (2028:2028:2028) (2173:2173:2173))
        (PORT d[10] (1969:1969:1969) (2115:2115:2115))
        (PORT d[11] (1819:1819:1819) (1983:1983:1983))
        (PORT d[12] (1948:1948:1948) (2062:2062:2062))
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT stall (2651:2651:2651) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT d[0] (1518:1518:1518) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1081:1081:1081))
        (PORT datab (945:945:945) (1052:1052:1052))
        (PORT datac (1793:1793:1793) (1914:1914:1914))
        (PORT datad (1607:1607:1607) (1699:1699:1699))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (2982:2982:2982))
        (PORT clk (2071:2071:2071) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3610:3610:3610))
        (PORT d[1] (1662:1662:1662) (1834:1834:1834))
        (PORT d[2] (2936:2936:2936) (3254:3254:3254))
        (PORT d[3] (3904:3904:3904) (4225:4225:4225))
        (PORT d[4] (1697:1697:1697) (1850:1850:1850))
        (PORT d[5] (2888:2888:2888) (3142:3142:3142))
        (PORT d[6] (3223:3223:3223) (3449:3449:3449))
        (PORT d[7] (4319:4319:4319) (4633:4633:4633))
        (PORT d[8] (1667:1667:1667) (1838:1838:1838))
        (PORT d[9] (3351:3351:3351) (3594:3594:3594))
        (PORT d[10] (3189:3189:3189) (3471:3471:3471))
        (PORT d[11] (4036:4036:4036) (4411:4411:4411))
        (PORT d[12] (2166:2166:2166) (2405:2405:2405))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2002:2002:2002))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (PORT d[0] (2462:2462:2462) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1800:1800:1800))
        (PORT d[1] (2173:2173:2173) (2291:2291:2291))
        (PORT d[2] (1950:1950:1950) (2073:2073:2073))
        (PORT d[3] (2061:2061:2061) (2222:2222:2222))
        (PORT d[4] (2207:2207:2207) (2324:2324:2324))
        (PORT d[5] (2298:2298:2298) (2404:2404:2404))
        (PORT d[6] (2082:2082:2082) (2273:2273:2273))
        (PORT d[7] (2392:2392:2392) (2500:2500:2500))
        (PORT d[8] (1687:1687:1687) (1810:1810:1810))
        (PORT d[9] (2329:2329:2329) (2495:2495:2495))
        (PORT d[10] (2080:2080:2080) (2227:2227:2227))
        (PORT d[11] (1827:1827:1827) (2009:2009:2009))
        (PORT d[12] (1938:1938:1938) (2077:2077:2077))
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT stall (2660:2660:2660) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT d[0] (1182:1182:1182) (1203:1203:1203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (3165:3165:3165))
        (PORT clk (2064:2064:2064) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3556:3556:3556))
        (PORT d[1] (3369:3369:3369) (3432:3432:3432))
        (PORT d[2] (2496:2496:2496) (2701:2701:2701))
        (PORT d[3] (2601:2601:2601) (2762:2762:2762))
        (PORT d[4] (2854:2854:2854) (3029:3029:3029))
        (PORT d[5] (2966:2966:2966) (3192:3192:3192))
        (PORT d[6] (3229:3229:3229) (3507:3507:3507))
        (PORT d[7] (2950:2950:2950) (3100:3100:3100))
        (PORT d[8] (2405:2405:2405) (2652:2652:2652))
        (PORT d[9] (2877:2877:2877) (3060:3060:3060))
        (PORT d[10] (4524:4524:4524) (4974:4974:4974))
        (PORT d[11] (2313:2313:2313) (2494:2494:2494))
        (PORT d[12] (3541:3541:3541) (3927:3927:3927))
        (PORT clk (2061:2061:2061) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2206:2206:2206))
        (PORT clk (2061:2061:2061) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2096:2096:2096))
        (PORT d[0] (2751:2751:2751) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2513:2513:2513))
        (PORT d[1] (1745:1745:1745) (1911:1911:1911))
        (PORT d[2] (1805:1805:1805) (1934:1934:1934))
        (PORT d[3] (2055:2055:2055) (2136:2136:2136))
        (PORT d[4] (2035:2035:2035) (2190:2190:2190))
        (PORT d[5] (2006:2006:2006) (2113:2113:2113))
        (PORT d[6] (2054:2054:2054) (2172:2172:2172))
        (PORT d[7] (2043:2043:2043) (2152:2152:2152))
        (PORT d[8] (2142:2142:2142) (2267:2267:2267))
        (PORT d[9] (1865:1865:1865) (2003:2003:2003))
        (PORT d[10] (1609:1609:1609) (1721:1721:1721))
        (PORT d[11] (1937:1937:1937) (2037:2037:2037))
        (PORT d[12] (2095:2095:2095) (2167:2167:2167))
        (PORT clk (2025:2025:2025) (2023:2023:2023))
        (PORT stall (3213:3213:3213) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2023:2023:2023))
        (PORT d[0] (1601:1601:1601) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1085:1085:1085))
        (PORT datab (946:946:946) (1048:1048:1048))
        (PORT datac (1305:1305:1305) (1399:1399:1399))
        (PORT datad (1594:1594:1594) (1635:1635:1635))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3197:3197:3197))
        (PORT clk (2062:2062:2062) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3670:3670:3670))
        (PORT d[1] (2994:2994:2994) (3048:3048:3048))
        (PORT d[2] (2158:2158:2158) (2340:2340:2340))
        (PORT d[3] (2289:2289:2289) (2453:2453:2453))
        (PORT d[4] (2552:2552:2552) (2709:2709:2709))
        (PORT d[5] (3056:3056:3056) (3296:3296:3296))
        (PORT d[6] (3085:3085:3085) (3247:3247:3247))
        (PORT d[7] (2896:2896:2896) (3049:3049:3049))
        (PORT d[8] (2359:2359:2359) (2625:2625:2625))
        (PORT d[9] (2604:2604:2604) (2796:2796:2796))
        (PORT d[10] (4235:4235:4235) (4672:4672:4672))
        (PORT d[11] (3205:3205:3205) (3425:3425:3425))
        (PORT d[12] (3831:3831:3831) (4212:4212:4212))
        (PORT clk (2059:2059:2059) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1886:1886:1886))
        (PORT clk (2059:2059:2059) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2090:2090:2090))
        (PORT d[0] (2379:2379:2379) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2192:2192:2192))
        (PORT d[1] (1763:1763:1763) (1929:1929:1929))
        (PORT d[2] (1791:1791:1791) (1899:1899:1899))
        (PORT d[3] (2103:2103:2103) (2208:2208:2208))
        (PORT d[4] (2080:2080:2080) (2243:2243:2243))
        (PORT d[5] (1646:1646:1646) (1730:1730:1730))
        (PORT d[6] (2059:2059:2059) (2182:2182:2182))
        (PORT d[7] (2307:2307:2307) (2426:2426:2426))
        (PORT d[8] (2166:2166:2166) (2297:2297:2297))
        (PORT d[9] (1879:1879:1879) (2036:2036:2036))
        (PORT d[10] (1606:1606:1606) (1701:1701:1701))
        (PORT d[11] (2238:2238:2238) (2335:2335:2335))
        (PORT d[12] (2099:2099:2099) (2176:2176:2176))
        (PORT clk (2023:2023:2023) (2017:2017:2017))
        (PORT stall (3119:3119:3119) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2017:2017:2017))
        (PORT d[0] (1654:1654:1654) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2517:2517:2517))
        (PORT clk (2054:2054:2054) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2992:2992:2992))
        (PORT d[1] (2383:2383:2383) (2591:2591:2591))
        (PORT d[2] (1995:1995:1995) (2202:2202:2202))
        (PORT d[3] (3372:3372:3372) (3566:3566:3566))
        (PORT d[4] (3043:3043:3043) (3320:3320:3320))
        (PORT d[5] (2796:2796:2796) (2954:2954:2954))
        (PORT d[6] (2685:2685:2685) (2854:2854:2854))
        (PORT d[7] (2396:2396:2396) (2432:2432:2432))
        (PORT d[8] (1702:1702:1702) (1880:1880:1880))
        (PORT d[9] (3496:3496:3496) (3785:3785:3785))
        (PORT d[10] (3992:3992:3992) (4409:4409:4409))
        (PORT d[11] (2882:2882:2882) (3103:3103:3103))
        (PORT d[12] (3146:3146:3146) (3423:3423:3423))
        (PORT clk (2051:2051:2051) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2036:2036:2036))
        (PORT clk (2051:2051:2051) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2082:2082:2082))
        (PORT d[0] (2514:2514:2514) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2372:2372:2372))
        (PORT d[1] (2075:2075:2075) (2225:2225:2225))
        (PORT d[2] (2235:2235:2235) (2381:2381:2381))
        (PORT d[3] (1851:1851:1851) (1987:1987:1987))
        (PORT d[4] (2075:2075:2075) (2238:2238:2238))
        (PORT d[5] (1994:1994:1994) (2120:2120:2120))
        (PORT d[6] (2268:2268:2268) (2428:2428:2428))
        (PORT d[7] (2161:2161:2161) (2304:2304:2304))
        (PORT d[8] (2017:2017:2017) (2139:2139:2139))
        (PORT d[9] (1910:1910:1910) (2054:2054:2054))
        (PORT d[10] (1692:1692:1692) (1817:1817:1817))
        (PORT d[11] (1799:1799:1799) (1957:1957:1957))
        (PORT d[12] (2189:2189:2189) (2332:2332:2332))
        (PORT clk (2015:2015:2015) (2009:2009:2009))
        (PORT stall (2028:2028:2028) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2009:2009:2009))
        (PORT d[0] (1392:1392:1392) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (1084:1084:1084))
        (PORT datab (950:950:950) (1051:1051:1051))
        (PORT datac (1647:1647:1647) (1714:1714:1714))
        (PORT datad (1694:1694:1694) (1683:1683:1683))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1316:1316:1316))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (175:175:175) (200:200:200))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (3618:3618:3618))
        (PORT clk (2047:2047:2047) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (3777:3777:3777))
        (PORT d[1] (2545:2545:2545) (2772:2772:2772))
        (PORT d[2] (3206:3206:3206) (3523:3523:3523))
        (PORT d[3] (3372:3372:3372) (3666:3666:3666))
        (PORT d[4] (2139:2139:2139) (2297:2297:2297))
        (PORT d[5] (2600:2600:2600) (2806:2806:2806))
        (PORT d[6] (2922:2922:2922) (3066:3066:3066))
        (PORT d[7] (3994:3994:3994) (4292:4292:4292))
        (PORT d[8] (2394:2394:2394) (2621:2621:2621))
        (PORT d[9] (3287:3287:3287) (3462:3462:3462))
        (PORT d[10] (2714:2714:2714) (2890:2890:2890))
        (PORT d[11] (4295:4295:4295) (4627:4627:4627))
        (PORT d[12] (3324:3324:3324) (3674:3674:3674))
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2263:2263:2263))
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (PORT d[0] (2752:2752:2752) (2800:2800:2800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1763:1763:1763))
        (PORT d[1] (2161:2161:2161) (2282:2282:2282))
        (PORT d[2] (1912:1912:1912) (2060:2060:2060))
        (PORT d[3] (2270:2270:2270) (2424:2424:2424))
        (PORT d[4] (2344:2344:2344) (2518:2518:2518))
        (PORT d[5] (1971:1971:1971) (2150:2150:2150))
        (PORT d[6] (2108:2108:2108) (2275:2275:2275))
        (PORT d[7] (1758:1758:1758) (1874:1874:1874))
        (PORT d[8] (1940:1940:1940) (2081:2081:2081))
        (PORT d[9] (2265:2265:2265) (2417:2417:2417))
        (PORT d[10] (1774:1774:1774) (1934:1934:1934))
        (PORT d[11] (2258:2258:2258) (2387:2387:2387))
        (PORT d[12] (1937:1937:1937) (2069:2069:2069))
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (PORT stall (3185:3185:3185) (2982:2982:2982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (PORT d[0] (1688:1688:1688) (1764:1764:1764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2820:2820:2820))
        (PORT clk (2024:2024:2024) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4239:4239:4239) (4562:4562:4562))
        (PORT d[1] (2940:2940:2940) (3028:3028:3028))
        (PORT d[2] (2915:2915:2915) (3197:3197:3197))
        (PORT d[3] (2855:2855:2855) (3040:3040:3040))
        (PORT d[4] (2745:2745:2745) (2860:2860:2860))
        (PORT d[5] (2242:2242:2242) (2455:2455:2455))
        (PORT d[6] (3495:3495:3495) (3778:3778:3778))
        (PORT d[7] (3911:3911:3911) (4186:4186:4186))
        (PORT d[8] (2078:2078:2078) (2323:2323:2323))
        (PORT d[9] (2706:2706:2706) (2921:2921:2921))
        (PORT d[10] (3446:3446:3446) (3767:3767:3767))
        (PORT d[11] (3538:3538:3538) (3793:3793:3793))
        (PORT d[12] (2972:2972:2972) (3320:3320:3320))
        (PORT clk (2021:2021:2021) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2107:2107:2107))
        (PORT clk (2021:2021:2021) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2052:2052:2052))
        (PORT d[0] (2600:2600:2600) (2644:2644:2644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2309:2309:2309))
        (PORT d[1] (1983:1983:1983) (2137:2137:2137))
        (PORT d[2] (2091:2091:2091) (2235:2235:2235))
        (PORT d[3] (2059:2059:2059) (2220:2220:2220))
        (PORT d[4] (2072:2072:2072) (2242:2242:2242))
        (PORT d[5] (1938:1938:1938) (2110:2110:2110))
        (PORT d[6] (2121:2121:2121) (2306:2306:2306))
        (PORT d[7] (1916:1916:1916) (2080:2080:2080))
        (PORT d[8] (2240:2240:2240) (2394:2394:2394))
        (PORT d[9] (2080:2080:2080) (2263:2263:2263))
        (PORT d[10] (1937:1937:1937) (2089:2089:2089))
        (PORT d[11] (2022:2022:2022) (2148:2148:2148))
        (PORT d[12] (2088:2088:2088) (2202:2202:2202))
        (PORT clk (1985:1985:1985) (1979:1979:1979))
        (PORT stall (2824:2824:2824) (2670:2670:2670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1979:1979:1979))
        (PORT d[0] (1581:1581:1581) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1081:1081:1081))
        (PORT datab (946:946:946) (1050:1050:1050))
        (PORT datac (1542:1542:1542) (1639:1639:1639))
        (PORT datad (1831:1831:1831) (1922:1922:1922))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1317:1317:1317))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (330:330:330))
        (PORT datab (946:946:946) (971:971:971))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (677:677:677) (694:694:694))
        (PORT sload (1479:1479:1479) (1552:1552:1552))
        (PORT ena (836:836:836) (834:834:834))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (779:779:779))
        (PORT datab (272:272:272) (357:357:357))
        (PORT datac (591:591:591) (628:628:628))
        (PORT datad (687:687:687) (725:725:725))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (526:526:526))
        (PORT datab (729:729:729) (775:775:775))
        (PORT datac (876:876:876) (927:927:927))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (841:841:841))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datac (335:335:335) (371:371:371))
        (PORT datad (378:378:378) (399:399:399))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (842:842:842))
        (PORT datab (1208:1208:1208) (1266:1266:1266))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (619:619:619))
        (PORT datab (753:753:753) (800:800:800))
        (PORT datac (1140:1140:1140) (1165:1165:1165))
        (PORT datad (551:551:551) (567:567:567))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1231:1231:1231))
        (PORT datab (754:754:754) (799:799:799))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2245:2245:2245) (2267:2267:2267))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (669:669:669))
        (PORT datab (272:272:272) (358:358:358))
        (PORT datac (244:244:244) (324:324:324))
        (PORT datad (687:687:687) (734:734:734))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (1012:1012:1012))
        (PORT datab (726:726:726) (765:765:765))
        (PORT datac (625:625:625) (706:706:706))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (1238:1238:1238) (1338:1338:1338))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (695:695:695))
        (PORT datab (436:436:436) (473:473:473))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (586:586:586) (594:594:594))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1015:1015:1015))
        (PORT datab (696:696:696) (735:735:735))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1757:1757:1757))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1778:1778:1778) (1792:1792:1792))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (574:574:574) (739:739:739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (681:681:681))
        (PORT datab (1749:1749:1749) (1835:1835:1835))
        (PORT datad (3796:3796:3796) (4195:4195:4195))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[50\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2130:2130:2130))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[49\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1750:1750:1750))
        (PORT asdata (1428:1428:1428) (1465:1465:1465))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1646:1646:1646))
        (PORT clk (2077:2077:2077) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3309:3309:3309))
        (PORT d[1] (1692:1692:1692) (1835:1835:1835))
        (PORT d[2] (2797:2797:2797) (3031:3031:3031))
        (PORT d[3] (3293:3293:3293) (3554:3554:3554))
        (PORT d[4] (2140:2140:2140) (2393:2393:2393))
        (PORT d[5] (2600:2600:2600) (2788:2788:2788))
        (PORT d[6] (2340:2340:2340) (2457:2457:2457))
        (PORT d[7] (3902:3902:3902) (4121:4121:4121))
        (PORT d[8] (1892:1892:1892) (2046:2046:2046))
        (PORT d[9] (1755:1755:1755) (1865:1865:1865))
        (PORT d[10] (1394:1394:1394) (1514:1514:1514))
        (PORT d[11] (1620:1620:1620) (1716:1716:1716))
        (PORT d[12] (1703:1703:1703) (1877:1877:1877))
        (PORT clk (2074:2074:2074) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1524:1524:1524))
        (PORT clk (2074:2074:2074) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2106:2106:2106))
        (PORT d[0] (2076:2076:2076) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2107:2107:2107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1692:1692:1692))
        (PORT d[1] (1931:1931:1931) (2027:2027:2027))
        (PORT d[2] (1899:1899:1899) (1980:1980:1980))
        (PORT d[3] (1630:1630:1630) (1709:1709:1709))
        (PORT d[4] (1080:1080:1080) (1169:1169:1169))
        (PORT d[5] (1364:1364:1364) (1435:1435:1435))
        (PORT d[6] (1254:1254:1254) (1319:1319:1319))
        (PORT d[7] (1362:1362:1362) (1443:1443:1443))
        (PORT d[8] (1344:1344:1344) (1410:1410:1410))
        (PORT d[9] (1648:1648:1648) (1758:1758:1758))
        (PORT d[10] (1379:1379:1379) (1437:1437:1437))
        (PORT d[11] (1667:1667:1667) (1771:1771:1771))
        (PORT d[12] (1575:1575:1575) (1644:1644:1644))
        (PORT clk (2038:2038:2038) (2033:2033:2033))
        (PORT stall (1841:1841:1841) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2033:2033:2033))
        (PORT d[0] (585:585:585) (585:585:585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1358:1358:1358))
        (PORT clk (2067:2067:2067) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3624:3624:3624))
        (PORT d[1] (1680:1680:1680) (1824:1824:1824))
        (PORT d[2] (3154:3154:3154) (3424:3424:3424))
        (PORT d[3] (3604:3604:3604) (3852:3852:3852))
        (PORT d[4] (2789:2789:2789) (3055:3055:3055))
        (PORT d[5] (3221:3221:3221) (3447:3447:3447))
        (PORT d[6] (2602:2602:2602) (2755:2755:2755))
        (PORT d[7] (1079:1079:1079) (1153:1153:1153))
        (PORT d[8] (2195:2195:2195) (2374:2374:2374))
        (PORT d[9] (1042:1042:1042) (1139:1139:1139))
        (PORT d[10] (1070:1070:1070) (1160:1160:1160))
        (PORT d[11] (1303:1303:1303) (1389:1389:1389))
        (PORT d[12] (2078:2078:2078) (2242:2242:2242))
        (PORT clk (2064:2064:2064) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (911:911:911))
        (PORT clk (2064:2064:2064) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2099:2099:2099))
        (PORT d[0] (1484:1484:1484) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2100:2100:2100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1023:1023:1023))
        (PORT d[1] (994:994:994) (1008:1008:1008))
        (PORT d[2] (978:978:978) (994:994:994))
        (PORT d[3] (1298:1298:1298) (1355:1355:1355))
        (PORT d[4] (758:758:758) (815:815:815))
        (PORT d[5] (1046:1046:1046) (1088:1088:1088))
        (PORT d[6] (977:977:977) (1025:1025:1025))
        (PORT d[7] (1078:1078:1078) (1143:1143:1143))
        (PORT d[8] (1023:1023:1023) (1058:1058:1058))
        (PORT d[9] (1272:1272:1272) (1330:1330:1330))
        (PORT d[10] (1053:1053:1053) (1078:1078:1078))
        (PORT d[11] (1321:1321:1321) (1397:1397:1397))
        (PORT d[12] (982:982:982) (1027:1027:1027))
        (PORT clk (2028:2028:2028) (2026:2026:2026))
        (PORT stall (1815:1815:1815) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2026:2026:2026))
        (PORT d[0] (565:565:565) (528:528:528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (929:929:929))
        (PORT datab (799:799:799) (915:915:915))
        (PORT datac (1215:1215:1215) (1242:1242:1242))
        (PORT datad (910:910:910) (946:946:946))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (2927:2927:2927))
        (PORT clk (2035:2035:2035) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3932:3932:3932) (4261:4261:4261))
        (PORT d[1] (3185:3185:3185) (3296:3296:3296))
        (PORT d[2] (2596:2596:2596) (2855:2855:2855))
        (PORT d[3] (2869:2869:2869) (3051:3051:3051))
        (PORT d[4] (2760:2760:2760) (2892:2892:2892))
        (PORT d[5] (2225:2225:2225) (2417:2417:2417))
        (PORT d[6] (3178:3178:3178) (3458:3458:3458))
        (PORT d[7] (3630:3630:3630) (3892:3892:3892))
        (PORT d[8] (2339:2339:2339) (2585:2585:2585))
        (PORT d[9] (2742:2742:2742) (2976:2976:2976))
        (PORT d[10] (3771:3771:3771) (4093:4093:4093))
        (PORT d[11] (3574:3574:3574) (3859:3859:3859))
        (PORT d[12] (3107:3107:3107) (3470:3470:3470))
        (PORT clk (2032:2032:2032) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2240:2240:2240))
        (PORT clk (2032:2032:2032) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2061:2061:2061))
        (PORT d[0] (2735:2735:2735) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2336:2336:2336))
        (PORT d[1] (1770:1770:1770) (1932:1932:1932))
        (PORT d[2] (2090:2090:2090) (2234:2234:2234))
        (PORT d[3] (2033:2033:2033) (2192:2192:2192))
        (PORT d[4] (2265:2265:2265) (2395:2395:2395))
        (PORT d[5] (1976:1976:1976) (2151:2151:2151))
        (PORT d[6] (2021:2021:2021) (2159:2159:2159))
        (PORT d[7] (1945:1945:1945) (2115:2115:2115))
        (PORT d[8] (2127:2127:2127) (2296:2296:2296))
        (PORT d[9] (2049:2049:2049) (2223:2223:2223))
        (PORT d[10] (1827:1827:1827) (1936:1936:1936))
        (PORT d[11] (2054:2054:2054) (2176:2176:2176))
        (PORT d[12] (1815:1815:1815) (1916:1916:1916))
        (PORT clk (1996:1996:1996) (1988:1988:1988))
        (PORT stall (2775:2775:2775) (2610:2610:2610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1988:1988:1988))
        (PORT d[0] (1782:1782:1782) (1854:1854:1854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2470:2470:2470))
        (PORT clk (2059:2059:2059) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2543:2543:2543))
        (PORT d[1] (2181:2181:2181) (2343:2343:2343))
        (PORT d[2] (2621:2621:2621) (2858:2858:2858))
        (PORT d[3] (2970:2970:2970) (3213:3213:3213))
        (PORT d[4] (3531:3531:3531) (3758:3758:3758))
        (PORT d[5] (2125:2125:2125) (2273:2273:2273))
        (PORT d[6] (2307:2307:2307) (2446:2446:2446))
        (PORT d[7] (4553:4553:4553) (4824:4824:4824))
        (PORT d[8] (2728:2728:2728) (3033:3033:3033))
        (PORT d[9] (3568:3568:3568) (3801:3801:3801))
        (PORT d[10] (1894:1894:1894) (2049:2049:2049))
        (PORT d[11] (3657:3657:3657) (3994:3994:3994))
        (PORT d[12] (3133:3133:3133) (3503:3503:3503))
        (PORT clk (2056:2056:2056) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (1842:1842:1842))
        (PORT clk (2056:2056:2056) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2086:2086:2086))
        (PORT d[0] (2377:2377:2377) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2116:2116:2116))
        (PORT d[1] (1808:1808:1808) (1917:1917:1917))
        (PORT d[2] (1801:1801:1801) (1903:1903:1903))
        (PORT d[3] (1680:1680:1680) (1809:1809:1809))
        (PORT d[4] (1628:1628:1628) (1755:1755:1755))
        (PORT d[5] (1853:1853:1853) (1983:1983:1983))
        (PORT d[6] (1387:1387:1387) (1471:1471:1471))
        (PORT d[7] (2187:2187:2187) (2301:2301:2301))
        (PORT d[8] (2025:2025:2025) (2111:2111:2111))
        (PORT d[9] (1925:1925:1925) (2052:2052:2052))
        (PORT d[10] (2113:2113:2113) (2311:2311:2311))
        (PORT d[11] (1877:1877:1877) (2011:2011:2011))
        (PORT d[12] (1984:1984:1984) (2049:2049:2049))
        (PORT clk (2020:2020:2020) (2013:2013:2013))
        (PORT stall (3035:3035:3035) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2013:2013:2013))
        (PORT d[0] (1498:1498:1498) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (928:928:928))
        (PORT datab (806:806:806) (918:918:918))
        (PORT datac (1625:1625:1625) (1733:1733:1733))
        (PORT datad (1541:1541:1541) (1617:1617:1617))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1319:1319:1319))
        (PORT clk (2078:2078:2078) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3662:3662:3662))
        (PORT d[1] (1677:1677:1677) (1788:1788:1788))
        (PORT d[2] (3143:3143:3143) (3386:3386:3386))
        (PORT d[3] (3260:3260:3260) (3520:3520:3520))
        (PORT d[4] (2741:2741:2741) (2998:2998:2998))
        (PORT d[5] (3181:3181:3181) (3404:3404:3404))
        (PORT d[6] (2619:2619:2619) (2757:2757:2757))
        (PORT d[7] (1105:1105:1105) (1182:1182:1182))
        (PORT d[8] (2216:2216:2216) (2371:2371:2371))
        (PORT d[9] (1333:1333:1333) (1443:1443:1443))
        (PORT d[10] (1357:1357:1357) (1460:1460:1460))
        (PORT d[11] (1312:1312:1312) (1407:1407:1407))
        (PORT d[12] (2086:2086:2086) (2263:2263:2263))
        (PORT clk (2075:2075:2075) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (1016:1016:1016))
        (PORT clk (2075:2075:2075) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
        (PORT d[0] (1562:1562:1562) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1367:1367:1367))
        (PORT d[1] (1897:1897:1897) (2011:2011:2011))
        (PORT d[2] (1590:1590:1590) (1671:1671:1671))
        (PORT d[3] (1042:1042:1042) (1113:1113:1113))
        (PORT d[4] (1041:1041:1041) (1113:1113:1113))
        (PORT d[5] (1351:1351:1351) (1408:1408:1408))
        (PORT d[6] (1267:1267:1267) (1327:1327:1327))
        (PORT d[7] (1372:1372:1372) (1462:1462:1462))
        (PORT d[8] (1353:1353:1353) (1407:1407:1407))
        (PORT d[9] (1232:1232:1232) (1279:1279:1279))
        (PORT d[10] (1387:1387:1387) (1432:1432:1432))
        (PORT d[11] (1640:1640:1640) (1760:1760:1760))
        (PORT d[12] (1298:1298:1298) (1336:1336:1336))
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (PORT stall (1632:1632:1632) (1622:1622:1622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (PORT d[0] (567:567:567) (546:546:546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4161:4161:4161) (4304:4304:4304))
        (PORT clk (2063:2063:2063) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3595:3595:3595) (3846:3846:3846))
        (PORT d[1] (3084:3084:3084) (3129:3129:3129))
        (PORT d[2] (2159:2159:2159) (2341:2341:2341))
        (PORT d[3] (2312:2312:2312) (2477:2477:2477))
        (PORT d[4] (2531:2531:2531) (2685:2685:2685))
        (PORT d[5] (3209:3209:3209) (3426:3426:3426))
        (PORT d[6] (3203:3203:3203) (3457:3457:3457))
        (PORT d[7] (3181:3181:3181) (3299:3299:3299))
        (PORT d[8] (2710:2710:2710) (2965:2965:2965))
        (PORT d[9] (2622:2622:2622) (2827:2827:2827))
        (PORT d[10] (4494:4494:4494) (4927:4927:4927))
        (PORT d[11] (3181:3181:3181) (3397:3397:3397))
        (PORT d[12] (3822:3822:3822) (4225:4225:4225))
        (PORT clk (2060:2060:2060) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2197:2197:2197))
        (PORT clk (2060:2060:2060) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2091:2091:2091))
        (PORT d[0] (2636:2636:2636) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2172:2172:2172))
        (PORT d[1] (1767:1767:1767) (1935:1935:1935))
        (PORT d[2] (1800:1800:1800) (1923:1923:1923))
        (PORT d[3] (2274:2274:2274) (2424:2424:2424))
        (PORT d[4] (2070:2070:2070) (2220:2220:2220))
        (PORT d[5] (1910:1910:1910) (1977:1977:1977))
        (PORT d[6] (2059:2059:2059) (2181:2181:2181))
        (PORT d[7] (2300:2300:2300) (2413:2413:2413))
        (PORT d[8] (2097:2097:2097) (2217:2217:2217))
        (PORT d[9] (1869:1869:1869) (2019:2019:2019))
        (PORT d[10] (1600:1600:1600) (1700:1700:1700))
        (PORT d[11] (2236:2236:2236) (2315:2315:2315))
        (PORT d[12] (2105:2105:2105) (2184:2184:2184))
        (PORT clk (2024:2024:2024) (2018:2018:2018))
        (PORT stall (2763:2763:2763) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2018:2018:2018))
        (PORT d[0] (1604:1604:1604) (1636:1636:1636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (928:928:928))
        (PORT datab (805:805:805) (918:918:918))
        (PORT datac (951:951:951) (995:995:995))
        (PORT datad (1613:1613:1613) (1729:1729:1729))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2254:2254:2254))
        (PORT clk (2052:2052:2052) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3575:3575:3575))
        (PORT d[1] (2404:2404:2404) (2615:2615:2615))
        (PORT d[2] (1966:1966:1966) (2176:2176:2176))
        (PORT d[3] (3071:3071:3071) (3244:3244:3244))
        (PORT d[4] (2724:2724:2724) (3000:3000:3000))
        (PORT d[5] (2500:2500:2500) (2657:2657:2657))
        (PORT d[6] (2443:2443:2443) (2606:2606:2606))
        (PORT d[7] (2429:2429:2429) (2453:2453:2453))
        (PORT d[8] (1697:1697:1697) (1874:1874:1874))
        (PORT d[9] (3510:3510:3510) (3821:3821:3821))
        (PORT d[10] (3942:3942:3942) (4353:4353:4353))
        (PORT d[11] (2876:2876:2876) (3095:3095:3095))
        (PORT d[12] (2740:2740:2740) (3067:3067:3067))
        (PORT clk (2049:2049:2049) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (2035:2035:2035))
        (PORT clk (2049:2049:2049) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2081:2081:2081))
        (PORT d[0] (2513:2513:2513) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2265:2265:2265))
        (PORT d[1] (1709:1709:1709) (1859:1859:1859))
        (PORT d[2] (1995:1995:1995) (2143:2143:2143))
        (PORT d[3] (2075:2075:2075) (2218:2218:2218))
        (PORT d[4] (2060:2060:2060) (2223:2223:2223))
        (PORT d[5] (2246:2246:2246) (2365:2365:2365))
        (PORT d[6] (2028:2028:2028) (2201:2201:2201))
        (PORT d[7] (2124:2124:2124) (2266:2266:2266))
        (PORT d[8] (2124:2124:2124) (2282:2282:2282))
        (PORT d[9] (1867:1867:1867) (2001:2001:2001))
        (PORT d[10] (1982:1982:1982) (2110:2110:2110))
        (PORT d[11] (1774:1774:1774) (1947:1947:1947))
        (PORT d[12] (2215:2215:2215) (2363:2363:2363))
        (PORT clk (2013:2013:2013) (2008:2008:2008))
        (PORT stall (2237:2237:2237) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2008:2008:2008))
        (PORT d[0] (1394:1394:1394) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2879:2879:2879))
        (PORT clk (2059:2059:2059) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2801:2801:2801))
        (PORT d[1] (2079:2079:2079) (2271:2271:2271))
        (PORT d[2] (3146:3146:3146) (3406:3406:3406))
        (PORT d[3] (3478:3478:3478) (3795:3795:3795))
        (PORT d[4] (1915:1915:1915) (2136:2136:2136))
        (PORT d[5] (2536:2536:2536) (2768:2768:2768))
        (PORT d[6] (3809:3809:3809) (4039:4039:4039))
        (PORT d[7] (4021:4021:4021) (4309:4309:4309))
        (PORT d[8] (2026:2026:2026) (2251:2251:2251))
        (PORT d[9] (2900:2900:2900) (3155:3155:3155))
        (PORT d[10] (3485:3485:3485) (3843:3843:3843))
        (PORT d[11] (3849:3849:3849) (4190:4190:4190))
        (PORT d[12] (2438:2438:2438) (2691:2691:2691))
        (PORT clk (2056:2056:2056) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2096:2096:2096))
        (PORT clk (2056:2056:2056) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2089:2089:2089))
        (PORT d[0] (2364:2364:2364) (2338:2338:2338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2150:2150:2150))
        (PORT d[1] (1930:1930:1930) (2025:2025:2025))
        (PORT d[2] (1934:1934:1934) (2081:2081:2081))
        (PORT d[3] (2319:2319:2319) (2483:2483:2483))
        (PORT d[4] (2042:2042:2042) (2206:2206:2206))
        (PORT d[5] (2115:2115:2115) (2238:2238:2238))
        (PORT d[6] (2419:2419:2419) (2601:2601:2601))
        (PORT d[7] (2368:2368:2368) (2476:2476:2476))
        (PORT d[8] (1981:1981:1981) (2140:2140:2140))
        (PORT d[9] (2039:2039:2039) (2195:2195:2195))
        (PORT d[10] (2192:2192:2192) (2348:2348:2348))
        (PORT d[11] (2028:2028:2028) (2183:2183:2183))
        (PORT d[12] (1972:1972:1972) (2086:2086:2086))
        (PORT clk (2020:2020:2020) (2016:2016:2016))
        (PORT stall (2373:2373:2373) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2016:2016:2016))
        (PORT d[0] (1436:1436:1436) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (927:927:927))
        (PORT datab (803:803:803) (911:911:911))
        (PORT datac (1558:1558:1558) (1662:1662:1662))
        (PORT datad (1541:1541:1541) (1643:1643:1643))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (1048:1048:1048))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (242:242:242))
        (PORT datab (1484:1484:1484) (1562:1562:1562))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (468:468:468))
        (PORT datab (242:242:242) (324:324:324))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (866:866:866) (872:872:872))
        (PORT sload (1388:1388:1388) (1450:1450:1450))
        (PORT ena (1300:1300:1300) (1298:1298:1298))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (873:873:873))
        (PORT datab (904:904:904) (985:985:985))
        (PORT datac (552:552:552) (566:566:566))
        (PORT datad (1098:1098:1098) (1159:1159:1159))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (1023:1023:1023))
        (PORT datab (198:198:198) (237:237:237))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (351:351:351))
        (PORT datab (198:198:198) (236:236:236))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (887:887:887))
        (PORT datab (861:861:861) (881:881:881))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (948:948:948))
        (PORT datab (1217:1217:1217) (1311:1311:1311))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1758:1758:1758))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1967:1967:1967) (1966:1966:1966))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (594:594:594) (759:759:759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1990:1990:1990))
        (PORT datab (3846:3846:3846) (4193:4193:4193))
        (PORT datad (1132:1132:1132) (1161:1161:1161))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[54\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2124:2124:2124))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[53\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1744:1744:1744))
        (PORT asdata (942:942:942) (1000:1000:1000))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (1960:1960:1960))
        (PORT clk (2054:2054:2054) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2520:2520:2520))
        (PORT d[1] (2492:2492:2492) (2671:2671:2671))
        (PORT d[2] (2314:2314:2314) (2566:2566:2566))
        (PORT d[3] (2932:2932:2932) (3173:3173:3173))
        (PORT d[4] (3215:3215:3215) (3444:3444:3444))
        (PORT d[5] (1860:1860:1860) (1992:1992:1992))
        (PORT d[6] (2578:2578:2578) (2738:2738:2738))
        (PORT d[7] (4275:4275:4275) (4550:4550:4550))
        (PORT d[8] (2699:2699:2699) (3010:3010:3010))
        (PORT d[9] (3008:3008:3008) (3212:3212:3212))
        (PORT d[10] (2241:2241:2241) (2392:2392:2392))
        (PORT d[11] (3923:3923:3923) (4270:4270:4270))
        (PORT d[12] (3123:3123:3123) (3506:3506:3506))
        (PORT clk (2051:2051:2051) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2093:2093:2093))
        (PORT clk (2051:2051:2051) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2081:2081:2081))
        (PORT d[0] (2365:2365:2365) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (1867:1867:1867))
        (PORT d[1] (1864:1864:1864) (1954:1954:1954))
        (PORT d[2] (1800:1800:1800) (1920:1920:1920))
        (PORT d[3] (1693:1693:1693) (1816:1816:1816))
        (PORT d[4] (1932:1932:1932) (2074:2074:2074))
        (PORT d[5] (1774:1774:1774) (1884:1884:1884))
        (PORT d[6] (1392:1392:1392) (1495:1495:1495))
        (PORT d[7] (2157:2157:2157) (2242:2242:2242))
        (PORT d[8] (2281:2281:2281) (2480:2480:2480))
        (PORT d[9] (2198:2198:2198) (2363:2363:2363))
        (PORT d[10] (2106:2106:2106) (2305:2305:2305))
        (PORT d[11] (1836:1836:1836) (1919:1919:1919))
        (PORT d[12] (1967:1967:1967) (2008:2008:2008))
        (PORT clk (2015:2015:2015) (2008:2008:2008))
        (PORT stall (2836:2836:2836) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2008:2008:2008))
        (PORT d[0] (1478:1478:1478) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1959:1959:1959))
        (PORT clk (2061:2061:2061) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2496:2496:2496))
        (PORT d[1] (2214:2214:2214) (2377:2377:2377))
        (PORT d[2] (2613:2613:2613) (2860:2860:2860))
        (PORT d[3] (2129:2129:2129) (2279:2279:2279))
        (PORT d[4] (3466:3466:3466) (3704:3704:3704))
        (PORT d[5] (2115:2115:2115) (2230:2230:2230))
        (PORT d[6] (3135:3135:3135) (3300:3300:3300))
        (PORT d[7] (4575:4575:4575) (4848:4848:4848))
        (PORT d[8] (2663:2663:2663) (2964:2964:2964))
        (PORT d[9] (3242:3242:3242) (3467:3467:3467))
        (PORT d[10] (1922:1922:1922) (2082:2082:2082))
        (PORT d[11] (3665:3665:3665) (4015:4015:4015))
        (PORT d[12] (2845:2845:2845) (3206:3206:3206))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1852:1852:1852))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (PORT d[0] (2384:2384:2384) (2416:2416:2416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (1855:1855:1855))
        (PORT d[1] (1814:1814:1814) (1910:1910:1910))
        (PORT d[2] (1792:1792:1792) (1910:1910:1910))
        (PORT d[3] (1715:1715:1715) (1837:1837:1837))
        (PORT d[4] (1941:1941:1941) (2069:2069:2069))
        (PORT d[5] (1860:1860:1860) (1970:1970:1970))
        (PORT d[6] (1389:1389:1389) (1492:1492:1492))
        (PORT d[7] (2164:2164:2164) (2277:2277:2277))
        (PORT d[8] (2101:2101:2101) (2234:2234:2234))
        (PORT d[9] (2269:2269:2269) (2375:2375:2375))
        (PORT d[10] (1921:1921:1921) (2033:2033:2033))
        (PORT d[11] (1855:1855:1855) (1943:1943:1943))
        (PORT d[12] (1658:1658:1658) (1705:1705:1705))
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (PORT stall (3094:3094:3094) (2921:2921:2921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (PORT d[0] (1441:1441:1441) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1112:1112:1112))
        (PORT datab (1315:1315:1315) (1428:1428:1428))
        (PORT datac (1451:1451:1451) (1530:1530:1530))
        (PORT datad (1265:1265:1265) (1335:1335:1335))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2189:2189:2189))
        (PORT clk (2016:2016:2016) (2043:2043:2043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3742:3742:3742) (4087:4087:4087))
        (PORT d[1] (2638:2638:2638) (2701:2701:2701))
        (PORT d[2] (2277:2277:2277) (2461:2461:2461))
        (PORT d[3] (2832:2832:2832) (3026:3026:3026))
        (PORT d[4] (2445:2445:2445) (2536:2536:2536))
        (PORT d[5] (2536:2536:2536) (2771:2771:2771))
        (PORT d[6] (2823:2823:2823) (3027:3027:3027))
        (PORT d[7] (3340:3340:3340) (3573:3573:3573))
        (PORT d[8] (2624:2624:2624) (2867:2867:2867))
        (PORT d[9] (2752:2752:2752) (2990:2990:2990))
        (PORT d[10] (3958:3958:3958) (4268:4268:4268))
        (PORT d[11] (3035:3035:3035) (3293:3293:3293))
        (PORT d[12] (3462:3462:3462) (3833:3833:3833))
        (PORT clk (2013:2013:2013) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2260:2260:2260))
        (PORT clk (2013:2013:2013) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2043:2043:2043))
        (PORT d[0] (2723:2723:2723) (2797:2797:2797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2044:2044:2044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2342:2342:2342))
        (PORT d[1] (1683:1683:1683) (1827:1827:1827))
        (PORT d[2] (1899:1899:1899) (2019:2019:2019))
        (PORT d[3] (2341:2341:2341) (2492:2492:2492))
        (PORT d[4] (2054:2054:2054) (2204:2204:2204))
        (PORT d[5] (1989:1989:1989) (2106:2106:2106))
        (PORT d[6] (2017:2017:2017) (2169:2169:2169))
        (PORT d[7] (1668:1668:1668) (1819:1819:1819))
        (PORT d[8] (2096:2096:2096) (2234:2234:2234))
        (PORT d[9] (2028:2028:2028) (2167:2167:2167))
        (PORT d[10] (1612:1612:1612) (1723:1723:1723))
        (PORT d[11] (2119:2119:2119) (2322:2322:2322))
        (PORT d[12] (1735:1735:1735) (1853:1853:1853))
        (PORT clk (1977:1977:1977) (1970:1970:1970))
        (PORT stall (2827:2827:2827) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1970:1970:1970))
        (PORT d[0] (1627:1627:1627) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (1946:1946:1946))
        (PORT clk (2013:2013:2013) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4076:4076:4076) (4195:4195:4195))
        (PORT d[1] (2457:2457:2457) (2704:2704:2704))
        (PORT d[2] (2736:2736:2736) (3025:3025:3025))
        (PORT d[3] (3627:3627:3627) (3944:3944:3944))
        (PORT d[4] (2202:2202:2202) (2425:2425:2425))
        (PORT d[5] (2463:2463:2463) (2656:2656:2656))
        (PORT d[6] (2851:2851:2851) (2956:2956:2956))
        (PORT d[7] (4205:4205:4205) (4509:4509:4509))
        (PORT d[8] (2804:2804:2804) (3045:3045:3045))
        (PORT d[9] (3047:3047:3047) (3291:3291:3291))
        (PORT d[10] (3277:3277:3277) (3573:3573:3573))
        (PORT d[11] (4073:4073:4073) (4452:4452:4452))
        (PORT d[12] (2805:2805:2805) (3145:3145:3145))
        (PORT clk (2010:2010:2010) (2040:2040:2040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2341:2341:2341))
        (PORT clk (2010:2010:2010) (2040:2040:2040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2044:2044:2044))
        (PORT d[0] (2686:2686:2686) (2776:2776:2776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2121:2121:2121))
        (PORT d[1] (1916:1916:1916) (1971:1971:1971))
        (PORT d[2] (2227:2227:2227) (2389:2389:2389))
        (PORT d[3] (2301:2301:2301) (2462:2462:2462))
        (PORT d[4] (2152:2152:2152) (2340:2340:2340))
        (PORT d[5] (2173:2173:2173) (2346:2346:2346))
        (PORT d[6] (1999:1999:1999) (2149:2149:2149))
        (PORT d[7] (2291:2291:2291) (2439:2439:2439))
        (PORT d[8] (2231:2231:2231) (2400:2400:2400))
        (PORT d[9] (2198:2198:2198) (2339:2339:2339))
        (PORT d[10] (1997:1997:1997) (2119:2119:2119))
        (PORT d[11] (2329:2329:2329) (2429:2429:2429))
        (PORT d[12] (1937:1937:1937) (2083:2083:2083))
        (PORT clk (1974:1974:1974) (1971:1971:1971))
        (PORT stall (2806:2806:2806) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1971:1971:1971))
        (PORT d[0] (1594:1594:1594) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1111:1111:1111))
        (PORT datab (1315:1315:1315) (1429:1429:1429))
        (PORT datac (1677:1677:1677) (1703:1703:1703))
        (PORT datad (1587:1587:1587) (1704:1704:1704))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2738:2738:2738))
        (PORT clk (2046:2046:2046) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2292:2292:2292))
        (PORT d[1] (2064:2064:2064) (2090:2090:2090))
        (PORT d[2] (1626:1626:1626) (1791:1791:1791))
        (PORT d[3] (1885:1885:1885) (1976:1976:1976))
        (PORT d[4] (1879:1879:1879) (1946:1946:1946))
        (PORT d[5] (3113:3113:3113) (3340:3340:3340))
        (PORT d[6] (2531:2531:2531) (2735:2735:2735))
        (PORT d[7] (3627:3627:3627) (3882:3882:3882))
        (PORT d[8] (2067:2067:2067) (2308:2308:2308))
        (PORT d[9] (3062:3062:3062) (3331:3331:3331))
        (PORT d[10] (4125:4125:4125) (4514:4514:4514))
        (PORT d[11] (3620:3620:3620) (3899:3899:3899))
        (PORT d[12] (4231:4231:4231) (4606:4606:4606))
        (PORT clk (2043:2043:2043) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1658:1658:1658))
        (PORT clk (2043:2043:2043) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (PORT d[0] (2133:2133:2133) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1880:1880:1880))
        (PORT d[1] (1410:1410:1410) (1529:1529:1529))
        (PORT d[2] (2050:2050:2050) (2122:2122:2122))
        (PORT d[3] (1987:1987:1987) (2101:2101:2101))
        (PORT d[4] (1718:1718:1718) (1839:1839:1839))
        (PORT d[5] (1710:1710:1710) (1807:1807:1807))
        (PORT d[6] (1783:1783:1783) (1820:1820:1820))
        (PORT d[7] (1966:1966:1966) (2111:2111:2111))
        (PORT d[8] (1897:1897:1897) (2031:2031:2031))
        (PORT d[9] (1736:1736:1736) (1862:1862:1862))
        (PORT d[10] (1374:1374:1374) (1471:1471:1471))
        (PORT d[11] (1727:1727:1727) (1838:1838:1838))
        (PORT d[12] (1705:1705:1705) (1773:1773:1773))
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (PORT stall (2758:2758:2758) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (PORT d[0] (1611:1611:1611) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (3014:3014:3014))
        (PORT clk (2035:2035:2035) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3197:3197:3197))
        (PORT d[1] (2603:2603:2603) (2884:2884:2884))
        (PORT d[2] (2847:2847:2847) (3165:3165:3165))
        (PORT d[3] (4116:4116:4116) (4474:4474:4474))
        (PORT d[4] (2631:2631:2631) (2874:2874:2874))
        (PORT d[5] (2227:2227:2227) (2421:2421:2421))
        (PORT d[6] (3137:3137:3137) (3273:3273:3273))
        (PORT d[7] (4278:4278:4278) (4590:4590:4590))
        (PORT d[8] (2539:2539:2539) (2783:2783:2783))
        (PORT d[9] (3326:3326:3326) (3586:3586:3586))
        (PORT d[10] (3061:3061:3061) (3277:3277:3277))
        (PORT d[11] (3701:3701:3701) (4035:4035:4035))
        (PORT d[12] (3344:3344:3344) (3695:3695:3695))
        (PORT clk (2032:2032:2032) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2080:2080:2080))
        (PORT clk (2032:2032:2032) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2065:2065:2065))
        (PORT d[0] (2559:2559:2559) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1630:1630:1630))
        (PORT d[1] (1526:1526:1526) (1553:1553:1553))
        (PORT d[2] (1770:1770:1770) (1888:1888:1888))
        (PORT d[3] (2002:2002:2002) (2129:2129:2129))
        (PORT d[4] (2151:2151:2151) (2318:2318:2318))
        (PORT d[5] (1793:1793:1793) (1896:1896:1896))
        (PORT d[6] (1723:1723:1723) (1764:1764:1764))
        (PORT d[7] (1909:1909:1909) (2000:2000:2000))
        (PORT d[8] (2085:2085:2085) (2121:2121:2121))
        (PORT d[9] (2052:2052:2052) (2206:2206:2206))
        (PORT d[10] (1672:1672:1672) (1817:1817:1817))
        (PORT d[11] (1848:1848:1848) (1963:1963:1963))
        (PORT d[12] (1912:1912:1912) (2015:2015:2015))
        (PORT clk (1996:1996:1996) (1992:1992:1992))
        (PORT stall (2807:2807:2807) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1992:1992:1992))
        (PORT d[0] (1513:1513:1513) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1109:1109:1109))
        (PORT datab (1317:1317:1317) (1426:1426:1426))
        (PORT datac (1196:1196:1196) (1254:1254:1254))
        (PORT datad (1262:1262:1262) (1314:1314:1314))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2413:2413:2413))
        (PORT clk (2032:2032:2032) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2732:2732:2732))
        (PORT d[1] (2195:2195:2195) (2431:2431:2431))
        (PORT d[2] (2887:2887:2887) (3183:3183:3183))
        (PORT d[3] (4102:4102:4102) (4459:4459:4459))
        (PORT d[4] (2641:2641:2641) (2883:2883:2883))
        (PORT d[5] (2466:2466:2466) (2653:2653:2653))
        (PORT d[6] (3156:3156:3156) (3283:3283:3283))
        (PORT d[7] (3970:3970:3970) (4262:4262:4262))
        (PORT d[8] (2538:2538:2538) (2782:2782:2782))
        (PORT d[9] (3385:3385:3385) (3635:3635:3635))
        (PORT d[10] (3398:3398:3398) (3675:3675:3675))
        (PORT d[11] (3766:3766:3766) (4147:4147:4147))
        (PORT d[12] (3367:3367:3367) (3720:3720:3720))
        (PORT clk (2029:2029:2029) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1935:1935:1935))
        (PORT clk (2029:2029:2029) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (PORT d[0] (2348:2348:2348) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (2070:2070:2070))
        (PORT d[1] (1792:1792:1792) (1828:1828:1828))
        (PORT d[2] (1794:1794:1794) (1920:1920:1920))
        (PORT d[3] (1960:1960:1960) (2102:2102:2102))
        (PORT d[4] (2003:2003:2003) (2155:2155:2155))
        (PORT d[5] (1858:1858:1858) (1929:1929:1929))
        (PORT d[6] (2107:2107:2107) (2285:2285:2285))
        (PORT d[7] (1917:1917:1917) (2010:2010:2010))
        (PORT d[8] (1954:1954:1954) (2026:2026:2026))
        (PORT d[9] (2059:2059:2059) (2193:2193:2193))
        (PORT d[10] (1658:1658:1658) (1781:1781:1781))
        (PORT d[11] (1976:1976:1976) (2040:2040:2040))
        (PORT d[12] (1890:1890:1890) (1997:1997:1997))
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (PORT stall (2789:2789:2789) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (PORT d[0] (1675:1675:1675) (1768:1768:1768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1133:1133:1133))
        (PORT clk (2046:2046:2046) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1992:1992:1992))
        (PORT d[1] (1605:1605:1605) (1713:1713:1713))
        (PORT d[2] (1254:1254:1254) (1324:1324:1324))
        (PORT d[3] (1316:1316:1316) (1437:1437:1437))
        (PORT d[4] (2509:2509:2509) (2792:2792:2792))
        (PORT d[5] (2421:2421:2421) (2576:2576:2576))
        (PORT d[6] (2009:2009:2009) (2113:2113:2113))
        (PORT d[7] (1337:1337:1337) (1448:1448:1448))
        (PORT d[8] (3310:3310:3310) (3673:3673:3673))
        (PORT d[9] (1507:1507:1507) (1556:1556:1556))
        (PORT d[10] (1346:1346:1346) (1431:1431:1431))
        (PORT d[11] (3959:3959:3959) (4337:4337:4337))
        (PORT d[12] (1684:1684:1684) (1798:1798:1798))
        (PORT clk (2043:2043:2043) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1687:1687:1687) (1666:1666:1666))
        (PORT clk (2043:2043:2043) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2076:2076:2076))
        (PORT d[0] (2235:2235:2235) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1353:1353:1353))
        (PORT d[1] (1295:1295:1295) (1351:1351:1351))
        (PORT d[2] (1008:1008:1008) (1073:1073:1073))
        (PORT d[3] (1073:1073:1073) (1156:1156:1156))
        (PORT d[4] (1048:1048:1048) (1120:1120:1120))
        (PORT d[5] (1513:1513:1513) (1555:1555:1555))
        (PORT d[6] (1677:1677:1677) (1757:1757:1757))
        (PORT d[7] (1391:1391:1391) (1471:1471:1471))
        (PORT d[8] (1328:1328:1328) (1386:1386:1386))
        (PORT d[9] (1291:1291:1291) (1371:1371:1371))
        (PORT d[10] (1271:1271:1271) (1355:1355:1355))
        (PORT d[11] (1349:1349:1349) (1448:1448:1448))
        (PORT d[12] (1290:1290:1290) (1350:1350:1350))
        (PORT clk (2007:2007:2007) (2003:2003:2003))
        (PORT stall (2780:2780:2780) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2003:2003:2003))
        (PORT d[0] (1400:1400:1400) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1117:1117:1117))
        (PORT datab (1317:1317:1317) (1433:1433:1433))
        (PORT datac (1564:1564:1564) (1634:1634:1634))
        (PORT datad (900:900:900) (927:927:927))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1763:1763:1763) (1840:1840:1840))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1650:1650:1650))
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (456:456:456))
        (PORT datab (899:899:899) (963:963:963))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1743:1743:1743))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (698:698:698) (713:713:713))
        (PORT sload (1699:1699:1699) (1763:1763:1763))
        (PORT ena (1504:1504:1504) (1504:1504:1504))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT asdata (1469:1469:1469) (1557:1557:1557))
        (PORT ena (1282:1282:1282) (1325:1325:1325))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1092:1092:1092))
        (PORT datac (989:989:989) (1054:1054:1054))
        (PORT datad (219:219:219) (255:255:255))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (528:528:528))
        (PORT datab (383:383:383) (414:414:414))
        (PORT datac (586:586:586) (599:599:599))
        (PORT datad (1201:1201:1201) (1222:1222:1222))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (396:396:396))
        (PORT datab (291:291:291) (376:376:376))
        (PORT datac (534:534:534) (553:553:553))
        (PORT datad (1200:1200:1200) (1226:1226:1226))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (729:729:729))
        (PORT datab (829:829:829) (843:843:843))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (619:619:619) (648:648:648))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1875:1875:1875) (1950:1950:1950))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (391:391:391))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT asdata (1287:1287:1287) (1305:1305:1305))
        (PORT ena (1875:1875:1875) (1950:1950:1950))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT asdata (637:637:637) (732:732:732))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (464:464:464))
        (PORT datab (240:240:240) (321:321:321))
        (PORT datad (216:216:216) (284:284:284))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (823:823:823) (849:849:849))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2190:2190:2190) (2251:2251:2251))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (826:826:826) (888:888:888))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1751:1751:1751))
        (PORT asdata (969:969:969) (1011:1011:1011))
        (PORT ena (2190:2190:2190) (2251:2251:2251))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (661:661:661) (722:722:722))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (330:330:330))
        (PORT datab (241:241:241) (323:323:323))
        (PORT datad (216:216:216) (285:285:285))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (847:847:847) (862:862:862))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2190:2190:2190) (2251:2251:2251))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (860:860:860) (924:924:924))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1751:1751:1751))
        (PORT asdata (1149:1149:1149) (1158:1158:1158))
        (PORT ena (2190:2190:2190) (2251:2251:2251))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1258:1258:1258) (1331:1331:1331))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (327:327:327))
        (PORT datab (240:240:240) (321:321:321))
        (PORT datad (215:215:215) (283:283:283))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (935:935:935) (980:980:980))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1875:1875:1875) (1950:1950:1950))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT asdata (627:627:627) (721:721:721))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT asdata (1019:1019:1019) (1068:1068:1068))
        (PORT ena (1875:1875:1875) (1950:1950:1950))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (693:693:693) (791:791:791))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (328:328:328))
        (PORT datab (241:241:241) (322:322:322))
        (PORT datad (217:217:217) (285:285:285))
        (IOPATH dataa combout (350:350:350) (367:367:367))
        (IOPATH datab combout (350:350:350) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (684:684:684))
        (PORT datab (199:199:199) (237:237:237))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (606:606:606) (624:624:624))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (397:397:397) (463:463:463))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1749:1749:1749))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2684:2684:2684) (2952:2952:2952))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1749:1749:1749))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1749:1749:1749))
        (PORT asdata (873:873:873) (885:885:885))
        (PORT ena (2194:2194:2194) (2228:2228:2228))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (564:564:564) (589:589:589))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1749:1749:1749))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2194:2194:2194) (2228:2228:2228))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (330:330:330))
        (PORT datab (242:242:242) (324:324:324))
        (PORT datad (216:216:216) (284:284:284))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1749:1749:1749))
        (PORT asdata (750:750:750) (817:817:817))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (368:368:368) (434:434:434))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1749:1749:1749))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1749:1749:1749))
        (PORT asdata (1331:1331:1331) (1331:1331:1331))
        (PORT ena (2194:2194:2194) (2228:2228:2228))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (867:867:867) (888:888:888))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1749:1749:1749))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2194:2194:2194) (2228:2228:2228))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (459:459:459))
        (PORT datab (243:243:243) (325:325:325))
        (PORT datad (216:216:216) (285:285:285))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (578:578:578) (610:610:610))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1749:1749:1749))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2194:2194:2194) (2228:2228:2228))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (552:552:552) (610:610:610))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1749:1749:1749))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1749:1749:1749))
        (PORT asdata (867:867:867) (893:893:893))
        (PORT ena (2194:2194:2194) (2228:2228:2228))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1749:1749:1749))
        (PORT asdata (580:580:580) (655:655:655))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (331:331:331))
        (PORT datab (241:241:241) (323:323:323))
        (PORT datad (216:216:216) (284:284:284))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT asdata (580:580:580) (655:655:655))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (363:363:363) (390:390:390))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT asdata (957:957:957) (974:974:974))
        (PORT ena (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT asdata (1149:1149:1149) (1210:1210:1210))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (329:329:329))
        (PORT datab (242:242:242) (324:324:324))
        (PORT datad (216:216:216) (284:284:284))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (373:373:373))
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (341:341:341) (361:361:361))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (714:714:714))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (577:577:577) (589:589:589))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[63\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1745:1745:1745))
        (PORT asdata (719:719:719) (785:785:785))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1640:1640:1640))
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2322:2322:2322))
        (PORT d[1] (2295:2295:2295) (2325:2325:2325))
        (PORT d[2] (1646:1646:1646) (1799:1799:1799))
        (PORT d[3] (2181:2181:2181) (2267:2267:2267))
        (PORT d[4] (1819:1819:1819) (1867:1867:1867))
        (PORT d[5] (3190:3190:3190) (3431:3431:3431))
        (PORT d[6] (2869:2869:2869) (3097:3097:3097))
        (PORT d[7] (3627:3627:3627) (3883:3883:3883))
        (PORT d[8] (2044:2044:2044) (2282:2282:2282))
        (PORT d[9] (3352:3352:3352) (3606:3606:3606))
        (PORT d[10] (4095:4095:4095) (4467:4467:4467))
        (PORT d[11] (2876:2876:2876) (3072:3072:3072))
        (PORT d[12] (3662:3662:3662) (4016:4016:4016))
        (PORT clk (2046:2046:2046) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2103:2103:2103))
        (PORT clk (2046:2046:2046) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (PORT d[0] (2623:2623:2623) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1845:1845:1845))
        (PORT d[1] (1435:1435:1435) (1563:1563:1563))
        (PORT d[2] (2073:2073:2073) (2152:2152:2152))
        (PORT d[3] (1958:1958:1958) (2084:2084:2084))
        (PORT d[4] (1784:1784:1784) (1931:1931:1931))
        (PORT d[5] (1837:1837:1837) (1853:1853:1853))
        (PORT d[6] (1796:1796:1796) (1825:1825:1825))
        (PORT d[7] (1614:1614:1614) (1748:1748:1748))
        (PORT d[8] (1640:1640:1640) (1764:1764:1764))
        (PORT d[9] (1825:1825:1825) (1937:1937:1937))
        (PORT d[10] (1342:1342:1342) (1429:1429:1429))
        (PORT d[11] (1721:1721:1721) (1824:1824:1824))
        (PORT d[12] (1704:1704:1704) (1754:1754:1754))
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (PORT stall (2757:2757:2757) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (PORT d[0] (1443:1443:1443) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (1968:1968:1968))
        (PORT clk (2024:2024:2024) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2653:2653:2653))
        (PORT d[1] (2597:2597:2597) (2651:2651:2651))
        (PORT d[2] (2276:2276:2276) (2455:2455:2455))
        (PORT d[3] (3132:3132:3132) (3328:3328:3328))
        (PORT d[4] (2135:2135:2135) (2221:2221:2221))
        (PORT d[5] (2878:2878:2878) (3120:3120:3120))
        (PORT d[6] (3109:3109:3109) (3325:3325:3325))
        (PORT d[7] (3342:3342:3342) (3578:3578:3578))
        (PORT d[8] (2018:2018:2018) (2248:2248:2248))
        (PORT d[9] (3040:3040:3040) (3291:3291:3291))
        (PORT d[10] (3962:3962:3962) (4276:4276:4276))
        (PORT d[11] (3318:3318:3318) (3602:3602:3602))
        (PORT d[12] (3450:3450:3450) (3861:3861:3861))
        (PORT clk (2021:2021:2021) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2160:2160:2160))
        (PORT clk (2021:2021:2021) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2052:2052:2052))
        (PORT d[0] (2658:2658:2658) (2697:2697:2697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2181:2181:2181))
        (PORT d[1] (1705:1705:1705) (1840:1840:1840))
        (PORT d[2] (2045:2045:2045) (2129:2129:2129))
        (PORT d[3] (2237:2237:2237) (2372:2372:2372))
        (PORT d[4] (2006:2006:2006) (2149:2149:2149))
        (PORT d[5] (2170:2170:2170) (2326:2326:2326))
        (PORT d[6] (1787:1787:1787) (1947:1947:1947))
        (PORT d[7] (1944:1944:1944) (2096:2096:2096))
        (PORT d[8] (1918:1918:1918) (2075:2075:2075))
        (PORT d[9] (1755:1755:1755) (1901:1901:1901))
        (PORT d[10] (1690:1690:1690) (1786:1786:1786))
        (PORT d[11] (2052:2052:2052) (2163:2163:2163))
        (PORT d[12] (1842:1842:1842) (1964:1964:1964))
        (PORT clk (1985:1985:1985) (1979:1979:1979))
        (PORT stall (2439:2439:2439) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1979:1979:1979))
        (PORT d[0] (1590:1590:1590) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (553:553:553))
        (PORT datab (1079:1079:1079) (1189:1189:1189))
        (PORT datac (1354:1354:1354) (1340:1340:1340))
        (PORT datad (1452:1452:1452) (1523:1523:1523))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1306:1306:1306) (1403:1403:1403))
        (PORT clk (2031:2031:2031) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1693:1693:1693))
        (PORT d[1] (1873:1873:1873) (1991:1991:1991))
        (PORT d[2] (3226:3226:3226) (3503:3503:3503))
        (PORT d[3] (1586:1586:1586) (1673:1673:1673))
        (PORT d[4] (4135:4135:4135) (4395:4395:4395))
        (PORT d[5] (2457:2457:2457) (2600:2600:2600))
        (PORT d[6] (2932:2932:2932) (3199:3199:3199))
        (PORT d[7] (3850:3850:3850) (4103:4103:4103))
        (PORT d[8] (3015:3015:3015) (3356:3356:3356))
        (PORT d[9] (2381:2381:2381) (2420:2420:2420))
        (PORT d[10] (1892:1892:1892) (2043:2043:2043))
        (PORT d[11] (4236:4236:4236) (4585:4585:4585))
        (PORT d[12] (2867:2867:2867) (3234:3234:3234))
        (PORT clk (2028:2028:2028) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (2003:2003:2003))
        (PORT clk (2028:2028:2028) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2062:2062:2062))
        (PORT d[0] (2483:2483:2483) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1659:1659:1659))
        (PORT d[1] (1619:1619:1619) (1680:1680:1680))
        (PORT d[2] (1297:1297:1297) (1370:1370:1370))
        (PORT d[3] (1355:1355:1355) (1451:1451:1451))
        (PORT d[4] (1341:1341:1341) (1444:1444:1444))
        (PORT d[5] (1605:1605:1605) (1688:1688:1688))
        (PORT d[6] (1373:1373:1373) (1459:1459:1459))
        (PORT d[7] (1665:1665:1665) (1764:1764:1764))
        (PORT d[8] (1813:1813:1813) (1906:1906:1906))
        (PORT d[9] (1545:1545:1545) (1632:1632:1632))
        (PORT d[10] (1650:1650:1650) (1748:1748:1748))
        (PORT d[11] (1658:1658:1658) (1763:1763:1763))
        (PORT d[12] (1609:1609:1609) (1683:1683:1683))
        (PORT clk (1992:1992:1992) (1989:1989:1989))
        (PORT stall (2769:2769:2769) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1989:1989:1989))
        (PORT d[0] (1419:1419:1419) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (3141:3141:3141))
        (PORT clk (2037:2037:2037) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3915:3915:3915) (4216:4216:4216))
        (PORT d[1] (3232:3232:3232) (3339:3339:3339))
        (PORT d[2] (1941:1941:1941) (2126:2126:2126))
        (PORT d[3] (2903:2903:2903) (3083:3083:3083))
        (PORT d[4] (3028:3028:3028) (3160:3160:3160))
        (PORT d[5] (1922:1922:1922) (2103:2103:2103))
        (PORT d[6] (3229:3229:3229) (3500:3500:3500))
        (PORT d[7] (3600:3600:3600) (3854:3854:3854))
        (PORT d[8] (2375:2375:2375) (2632:2632:2632))
        (PORT d[9] (2968:2968:2968) (3149:3149:3149))
        (PORT d[10] (3767:3767:3767) (4087:4087:4087))
        (PORT d[11] (3383:3383:3383) (3664:3664:3664))
        (PORT d[12] (3090:3090:3090) (3475:3475:3475))
        (PORT clk (2034:2034:2034) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2251:2251:2251))
        (PORT clk (2034:2034:2034) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2063:2063:2063))
        (PORT d[0] (2713:2713:2713) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2277:2277:2277))
        (PORT d[1] (1728:1728:1728) (1886:1886:1886))
        (PORT d[2] (2365:2365:2365) (2522:2522:2522))
        (PORT d[3] (2294:2294:2294) (2446:2446:2446))
        (PORT d[4] (2309:2309:2309) (2455:2455:2455))
        (PORT d[5] (1946:1946:1946) (2105:2105:2105))
        (PORT d[6] (2042:2042:2042) (2174:2174:2174))
        (PORT d[7] (1903:1903:1903) (2075:2075:2075))
        (PORT d[8] (2132:2132:2132) (2286:2286:2286))
        (PORT d[9] (2080:2080:2080) (2261:2261:2261))
        (PORT d[10] (1635:1635:1635) (1758:1758:1758))
        (PORT d[11] (2035:2035:2035) (2179:2179:2179))
        (PORT d[12] (1855:1855:1855) (1968:1968:1968))
        (PORT clk (1998:1998:1998) (1990:1990:1990))
        (PORT stall (3115:3115:3115) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1990:1990:1990))
        (PORT d[0] (1646:1646:1646) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (551:551:551))
        (PORT datab (1080:1080:1080) (1188:1188:1188))
        (PORT datac (1184:1184:1184) (1217:1217:1217))
        (PORT datad (1788:1788:1788) (1875:1875:1875))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (713:713:713) (773:773:773))
        (PORT clk (2061:2061:2061) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2306:2306:2306))
        (PORT d[1] (1277:1277:1277) (1352:1352:1352))
        (PORT d[2] (982:982:982) (1049:1049:1049))
        (PORT d[3] (1053:1053:1053) (1148:1148:1148))
        (PORT d[4] (2809:2809:2809) (3099:3099:3099))
        (PORT d[5] (1019:1019:1019) (1082:1082:1082))
        (PORT d[6] (2328:2328:2328) (2437:2437:2437))
        (PORT d[7] (1032:1032:1032) (1123:1123:1123))
        (PORT d[8] (1235:1235:1235) (1310:1310:1310))
        (PORT d[9] (1583:1583:1583) (1680:1680:1680))
        (PORT d[10] (1028:1028:1028) (1107:1107:1107))
        (PORT d[11] (1326:1326:1326) (1396:1396:1396))
        (PORT d[12] (1393:1393:1393) (1482:1482:1482))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1465:1465:1465))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (PORT d[0] (2028:2028:2028) (2002:2002:2002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1004:1004:1004) (1042:1042:1042))
        (PORT d[1] (1026:1026:1026) (1064:1064:1064))
        (PORT d[2] (705:705:705) (747:747:747))
        (PORT d[3] (747:747:747) (797:797:797))
        (PORT d[4] (748:748:748) (797:797:797))
        (PORT d[5] (1018:1018:1018) (1067:1067:1067))
        (PORT d[6] (1377:1377:1377) (1479:1479:1479))
        (PORT d[7] (1076:1076:1076) (1130:1130:1130))
        (PORT d[8] (1614:1614:1614) (1667:1667:1667))
        (PORT d[9] (1053:1053:1053) (1116:1116:1116))
        (PORT d[10] (1022:1022:1022) (1082:1082:1082))
        (PORT d[11] (1052:1052:1052) (1125:1125:1125))
        (PORT d[12] (983:983:983) (1020:1020:1020))
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (PORT stall (2017:2017:2017) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (PORT d[0] (1391:1391:1391) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1976:1976:1976))
        (PORT clk (2072:2072:2072) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (3508:3508:3508))
        (PORT d[1] (1404:1404:1404) (1537:1537:1537))
        (PORT d[2] (2571:2571:2571) (2817:2817:2817))
        (PORT d[3] (2955:2955:2955) (3176:3176:3176))
        (PORT d[4] (2405:2405:2405) (2653:2653:2653))
        (PORT d[5] (2843:2843:2843) (3027:3027:3027))
        (PORT d[6] (2310:2310:2310) (2421:2421:2421))
        (PORT d[7] (3581:3581:3581) (3803:3803:3803))
        (PORT d[8] (1317:1317:1317) (1436:1436:1436))
        (PORT d[9] (1652:1652:1652) (1766:1766:1766))
        (PORT d[10] (1711:1711:1711) (1832:1832:1832))
        (PORT d[11] (2977:2977:2977) (3242:3242:3242))
        (PORT d[12] (2455:2455:2455) (2731:2731:2731))
        (PORT clk (2069:2069:2069) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1612:1612:1612))
        (PORT clk (2069:2069:2069) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2099:2099:2099))
        (PORT d[0] (2152:2152:2152) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2100:2100:2100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (1986:1986:1986))
        (PORT d[1] (1953:1953:1953) (2048:2048:2048))
        (PORT d[2] (1859:1859:1859) (1938:1938:1938))
        (PORT d[3] (1313:1313:1313) (1414:1414:1414))
        (PORT d[4] (1370:1370:1370) (1482:1482:1482))
        (PORT d[5] (1654:1654:1654) (1747:1747:1747))
        (PORT d[6] (1932:1932:1932) (2028:2028:2028))
        (PORT d[7] (1835:1835:1835) (1925:1925:1925))
        (PORT d[8] (1655:1655:1655) (1742:1742:1742))
        (PORT d[9] (1659:1659:1659) (1776:1776:1776))
        (PORT d[10] (1694:1694:1694) (1776:1776:1776))
        (PORT d[11] (1647:1647:1647) (1768:1768:1768))
        (PORT d[12] (1556:1556:1556) (1649:1649:1649))
        (PORT clk (2033:2033:2033) (2026:2026:2026))
        (PORT stall (1900:1900:1900) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2026:2026:2026))
        (PORT d[0] (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (659:659:659))
        (PORT datab (281:281:281) (364:364:364))
        (PORT datac (1439:1439:1439) (1505:1505:1505))
        (PORT datad (1043:1043:1043) (1149:1149:1149))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1255:1255:1255) (1338:1338:1338))
        (PORT clk (2067:2067:2067) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1389:1389:1389))
        (PORT d[1] (1715:1715:1715) (1838:1838:1838))
        (PORT d[2] (3148:3148:3148) (3413:3413:3413))
        (PORT d[3] (3627:3627:3627) (3877:3877:3877))
        (PORT d[4] (2787:2787:2787) (3030:3030:3030))
        (PORT d[5] (3188:3188:3188) (3430:3430:3430))
        (PORT d[6] (1007:1007:1007) (1089:1089:1089))
        (PORT d[7] (1095:1095:1095) (1195:1195:1195))
        (PORT d[8] (2516:2516:2516) (2724:2724:2724))
        (PORT d[9] (1014:1014:1014) (1107:1107:1107))
        (PORT d[10] (1047:1047:1047) (1135:1135:1135))
        (PORT d[11] (1295:1295:1295) (1366:1366:1366))
        (PORT d[12] (2079:2079:2079) (2243:2243:2243))
        (PORT clk (2064:2064:2064) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (991:991:991) (930:930:930))
        (PORT clk (2064:2064:2064) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2098:2098:2098))
        (PORT d[0] (1516:1516:1516) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1041:1041:1041))
        (PORT d[1] (1202:1202:1202) (1196:1196:1196))
        (PORT d[2] (1266:1266:1266) (1293:1293:1293))
        (PORT d[3] (736:736:736) (797:797:797))
        (PORT d[4] (757:757:757) (814:814:814))
        (PORT d[5] (1045:1045:1045) (1087:1087:1087))
        (PORT d[6] (987:987:987) (1036:1036:1036))
        (PORT d[7] (1051:1051:1051) (1110:1110:1110))
        (PORT d[8] (1022:1022:1022) (1058:1058:1058))
        (PORT d[9] (1272:1272:1272) (1314:1314:1314))
        (PORT d[10] (1079:1079:1079) (1108:1108:1108))
        (PORT d[11] (1421:1421:1421) (1471:1471:1471))
        (PORT d[12] (1314:1314:1314) (1361:1361:1361))
        (PORT clk (2028:2028:2028) (2025:2025:2025))
        (PORT stall (1879:1879:1879) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2025:2025:2025))
        (PORT d[0] (574:574:574) (552:552:552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2355:2355:2355))
        (PORT clk (2064:2064:2064) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (3864:3864:3864))
        (PORT d[1] (2998:2998:2998) (3022:3022:3022))
        (PORT d[2] (2144:2144:2144) (2307:2307:2307))
        (PORT d[3] (2298:2298:2298) (2444:2444:2444))
        (PORT d[4] (2515:2515:2515) (2650:2650:2650))
        (PORT d[5] (3248:3248:3248) (3486:3486:3486))
        (PORT d[6] (2939:2939:2939) (3220:3220:3220))
        (PORT d[7] (3142:3142:3142) (3311:3311:3311))
        (PORT d[8] (2640:2640:2640) (2890:2890:2890))
        (PORT d[9] (2612:2612:2612) (2793:2793:2793))
        (PORT d[10] (4224:4224:4224) (4653:4653:4653))
        (PORT d[11] (2915:2915:2915) (3111:3111:3111))
        (PORT d[12] (3287:3287:3287) (3682:3682:3682))
        (PORT clk (2061:2061:2061) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2250:2250:2250))
        (PORT clk (2061:2061:2061) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (PORT d[0] (2755:2755:2755) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (1937:1937:1937))
        (PORT d[1] (1714:1714:1714) (1867:1867:1867))
        (PORT d[2] (1774:1774:1774) (1876:1876:1876))
        (PORT d[3] (2267:2267:2267) (2422:2422:2422))
        (PORT d[4] (2091:2091:2091) (2236:2236:2236))
        (PORT d[5] (1917:1917:1917) (1987:1987:1987))
        (PORT d[6] (1839:1839:1839) (1911:1911:1911))
        (PORT d[7] (2171:2171:2171) (2273:2273:2273))
        (PORT d[8] (1857:1857:1857) (1970:1970:1970))
        (PORT d[9] (2076:2076:2076) (2239:2239:2239))
        (PORT d[10] (1619:1619:1619) (1714:1714:1714))
        (PORT d[11] (1930:1930:1930) (2018:2018:2018))
        (PORT d[12] (2107:2107:2107) (2198:2198:2198))
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (PORT stall (2867:2867:2867) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (PORT d[0] (1784:1784:1784) (1867:1867:1867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (552:552:552))
        (PORT datab (1078:1078:1078) (1189:1189:1189))
        (PORT datac (1209:1209:1209) (1225:1225:1225))
        (PORT datad (1574:1574:1574) (1614:1614:1614))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1384:1384:1384))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1382:1382:1382))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (462:462:462))
        (PORT datab (689:689:689) (752:752:752))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1746:1746:1746))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (681:681:681) (706:706:706))
        (PORT sload (1709:1709:1709) (1818:1818:1818))
        (PORT ena (1279:1279:1279) (1280:1280:1280))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3399:3399:3399) (3648:3648:3648))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1735:1735:1735))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (3172:3172:3172) (3309:3309:3309))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\RI\|conteudo\[15\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (732:732:732) (767:767:767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (286:286:286))
        (PORT datac (339:339:339) (360:360:360))
        (PORT datad (1550:1550:1550) (1563:1563:1563))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1270:1270:1270))
        (PORT datac (380:380:380) (413:413:413))
        (PORT datad (380:380:380) (401:401:401))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1026:1026:1026))
        (PORT datab (900:900:900) (1009:1009:1009))
        (PORT datac (259:259:259) (349:349:349))
        (PORT datad (899:899:899) (933:933:933))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1701:1701:1701))
        (PORT datac (809:809:809) (825:825:825))
        (PORT datad (934:934:934) (948:948:948))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (598:598:598) (633:633:633))
        (PORT datac (583:583:583) (597:597:597))
        (PORT datad (1208:1208:1208) (1286:1286:1286))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (663:663:663))
        (PORT datab (1212:1212:1212) (1314:1314:1314))
        (PORT datac (584:584:584) (598:598:598))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1373:1373:1373))
        (PORT datac (806:806:806) (821:821:821))
        (PORT datad (932:932:932) (948:948:948))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (364:364:364))
        (PORT datac (632:632:632) (660:660:660))
        (PORT datad (598:598:598) (614:614:614))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1212:1212:1212))
        (PORT datab (884:884:884) (890:890:890))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1204:1204:1204))
        (PORT datab (344:344:344) (381:381:381))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (618:618:618))
        (PORT datab (264:264:264) (346:346:346))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1218:1218:1218))
        (PORT datab (586:586:586) (596:596:596))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (548:548:548))
        (PORT datad (338:338:338) (358:358:358))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (1034:1034:1034))
        (PORT datab (1039:1039:1039) (1096:1096:1096))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (350:350:350) (378:378:378))
        (IOPATH dataa combout (301:301:301) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (1033:1033:1033))
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (319:319:319) (339:339:339))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ffN\|conteudo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1977:1977:1977) (1979:1979:1979))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (1033:1033:1033))
        (PORT datab (903:903:903) (1011:1011:1011))
        (PORT datac (258:258:258) (343:343:343))
        (PORT datad (904:904:904) (937:937:937))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (1036:1036:1036))
        (PORT datab (681:681:681) (750:750:750))
        (PORT datac (1405:1405:1405) (1486:1486:1486))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (648:648:648))
        (PORT datab (754:754:754) (798:798:798))
        (PORT datac (1143:1143:1143) (1169:1169:1169))
        (PORT datad (816:816:816) (822:822:822))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1606:1606:1606))
        (PORT datab (756:756:756) (803:803:803))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2126:2126:2126))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2214:2214:2214) (2218:2218:2218))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (594:594:594) (759:759:759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[14\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1754:1754:1754))
        (PORT datab (3602:3602:3602) (3893:3893:3893))
        (PORT datad (1132:1132:1132) (1158:1158:1158))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[61\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (307:307:307))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[61\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1743:1743:1743))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[62\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1743:1743:1743))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (1987:1987:1987))
        (PORT clk (2019:2019:2019) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4052:4052:4052) (4183:4183:4183))
        (PORT d[1] (2440:2440:2440) (2695:2695:2695))
        (PORT d[2] (3422:3422:3422) (3696:3696:3696))
        (PORT d[3] (3659:3659:3659) (3967:3967:3967))
        (PORT d[4] (1934:1934:1934) (2115:2115:2115))
        (PORT d[5] (2495:2495:2495) (2707:2707:2707))
        (PORT d[6] (2555:2555:2555) (2655:2655:2655))
        (PORT d[7] (4204:4204:4204) (4508:4508:4508))
        (PORT d[8] (2803:2803:2803) (3044:3044:3044))
        (PORT d[9] (3041:3041:3041) (3277:3277:3277))
        (PORT d[10] (3274:3274:3274) (3566:3566:3566))
        (PORT d[11] (3424:3424:3424) (3761:3761:3761))
        (PORT d[12] (2778:2778:2778) (3115:3115:3115))
        (PORT clk (2016:2016:2016) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1917:1917:1917))
        (PORT clk (2016:2016:2016) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2050:2050:2050))
        (PORT d[0] (2386:2386:2386) (2432:2432:2432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2136:2136:2136))
        (PORT d[1] (2126:2126:2126) (2345:2345:2345))
        (PORT d[2] (2387:2387:2387) (2538:2538:2538))
        (PORT d[3] (2011:2011:2011) (2159:2159:2159))
        (PORT d[4] (2296:2296:2296) (2472:2472:2472))
        (PORT d[5] (2166:2166:2166) (2333:2333:2333))
        (PORT d[6] (2046:2046:2046) (2199:2199:2199))
        (PORT d[7] (2268:2268:2268) (2413:2413:2413))
        (PORT d[8] (2223:2223:2223) (2391:2391:2391))
        (PORT d[9] (1958:1958:1958) (2107:2107:2107))
        (PORT d[10] (2058:2058:2058) (2211:2211:2211))
        (PORT d[11] (2260:2260:2260) (2333:2333:2333))
        (PORT d[12] (1970:1970:1970) (2121:2121:2121))
        (PORT clk (1980:1980:1980) (1977:1977:1977))
        (PORT stall (3050:3050:3050) (2924:2924:2924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1977:1977:1977))
        (PORT d[0] (1701:1701:1701) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2537:2537:2537))
        (PORT clk (2045:2045:2045) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2859:2859:2859))
        (PORT d[1] (3149:3149:3149) (3422:3422:3422))
        (PORT d[2] (3016:3016:3016) (3272:3272:3272))
        (PORT d[3] (3065:3065:3065) (3239:3239:3239))
        (PORT d[4] (1985:1985:1985) (2188:2188:2188))
        (PORT d[5] (2557:2557:2557) (2781:2781:2781))
        (PORT d[6] (3177:3177:3177) (3362:3362:3362))
        (PORT d[7] (4437:4437:4437) (4737:4737:4737))
        (PORT d[8] (2866:2866:2866) (3113:3113:3113))
        (PORT d[9] (2699:2699:2699) (2923:2923:2923))
        (PORT d[10] (2995:2995:2995) (3226:3226:3226))
        (PORT d[11] (4252:4252:4252) (4606:4606:4606))
        (PORT d[12] (3460:3460:3460) (3745:3745:3745))
        (PORT clk (2042:2042:2042) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2506:2506:2506))
        (PORT clk (2042:2042:2042) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2073:2073:2073))
        (PORT d[0] (2631:2631:2631) (2736:2736:2736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (2180:2180:2180))
        (PORT d[1] (2218:2218:2218) (2461:2461:2461))
        (PORT d[2] (2175:2175:2175) (2326:2326:2326))
        (PORT d[3] (2302:2302:2302) (2467:2467:2467))
        (PORT d[4] (2137:2137:2137) (2214:2214:2214))
        (PORT d[5] (1956:1956:1956) (2119:2119:2119))
        (PORT d[6] (1884:1884:1884) (1989:1989:1989))
        (PORT d[7] (2302:2302:2302) (2452:2452:2452))
        (PORT d[8] (2146:2146:2146) (2292:2292:2292))
        (PORT d[9] (2282:2282:2282) (2464:2464:2464))
        (PORT d[10] (2037:2037:2037) (2195:2195:2195))
        (PORT d[11] (2321:2321:2321) (2453:2453:2453))
        (PORT d[12] (1973:1973:1973) (2104:2104:2104))
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (PORT stall (2894:2894:2894) (2715:2715:2715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (PORT d[0] (1760:1760:1760) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1081:1081:1081))
        (PORT datab (1108:1108:1108) (1233:1233:1233))
        (PORT datac (1633:1633:1633) (1749:1749:1749))
        (PORT datad (1851:1851:1851) (2002:2002:2002))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1676:1676:1676))
        (PORT clk (2044:2044:2044) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2822:2822:2822))
        (PORT d[1] (1887:1887:1887) (2025:2025:2025))
        (PORT d[2] (2917:2917:2917) (3180:3180:3180))
        (PORT d[3] (2116:2116:2116) (2247:2247:2247))
        (PORT d[4] (3837:3837:3837) (4081:4081:4081))
        (PORT d[5] (1632:1632:1632) (1751:1751:1751))
        (PORT d[6] (2603:2603:2603) (2769:2769:2769))
        (PORT d[7] (3755:3755:3755) (4042:4042:4042))
        (PORT d[8] (3030:3030:3030) (3357:3357:3357))
        (PORT d[9] (2370:2370:2370) (2401:2401:2401))
        (PORT d[10] (1857:1857:1857) (1989:1989:1989))
        (PORT d[11] (2277:2277:2277) (2380:2380:2380))
        (PORT d[12] (3171:3171:3171) (3534:3534:3534))
        (PORT clk (2041:2041:2041) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (1975:1975:1975))
        (PORT clk (2041:2041:2041) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2074:2074:2074))
        (PORT d[0] (2471:2471:2471) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1692:1692:1692))
        (PORT d[1] (1610:1610:1610) (1696:1696:1696))
        (PORT d[2] (1623:1623:1623) (1722:1722:1722))
        (PORT d[3] (1388:1388:1388) (1500:1500:1500))
        (PORT d[4] (1360:1360:1360) (1466:1466:1466))
        (PORT d[5] (1590:1590:1590) (1698:1698:1698))
        (PORT d[6] (1406:1406:1406) (1510:1510:1510))
        (PORT d[7] (1677:1677:1677) (1757:1757:1757))
        (PORT d[8] (1566:1566:1566) (1645:1645:1645))
        (PORT d[9] (1646:1646:1646) (1774:1774:1774))
        (PORT d[10] (1645:1645:1645) (1740:1740:1740))
        (PORT d[11] (1785:1785:1785) (1840:1840:1840))
        (PORT d[12] (1594:1594:1594) (1682:1682:1682))
        (PORT clk (2005:2005:2005) (2001:2001:2001))
        (PORT stall (2767:2767:2767) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2001:2001:2001))
        (PORT d[0] (1430:1430:1430) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2611:2611:2611))
        (PORT clk (2031:2031:2031) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3961:3961:3961) (4103:4103:4103))
        (PORT d[1] (2283:2283:2283) (2496:2496:2496))
        (PORT d[2] (3249:3249:3249) (3568:3568:3568))
        (PORT d[3] (3395:3395:3395) (3669:3669:3669))
        (PORT d[4] (2482:2482:2482) (2641:2641:2641))
        (PORT d[5] (2436:2436:2436) (2636:2636:2636))
        (PORT d[6] (3225:3225:3225) (3373:3373:3373))
        (PORT d[7] (3861:3861:3861) (4135:4135:4135))
        (PORT d[8] (2067:2067:2067) (2293:2293:2293))
        (PORT d[9] (2995:2995:2995) (3180:3180:3180))
        (PORT d[10] (3090:3090:3090) (3343:3343:3343))
        (PORT d[11] (4009:4009:4009) (4366:4366:4366))
        (PORT d[12] (2862:2862:2862) (3217:3217:3217))
        (PORT clk (2028:2028:2028) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2571:2571:2571))
        (PORT clk (2028:2028:2028) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2061:2061:2061))
        (PORT d[0] (2744:2744:2744) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2197:2197:2197))
        (PORT d[1] (2184:2184:2184) (2312:2312:2312))
        (PORT d[2] (2197:2197:2197) (2332:2332:2332))
        (PORT d[3] (2007:2007:2007) (2173:2173:2173))
        (PORT d[4] (2285:2285:2285) (2451:2451:2451))
        (PORT d[5] (1971:1971:1971) (2140:2140:2140))
        (PORT d[6] (1772:1772:1772) (1935:1935:1935))
        (PORT d[7] (2205:2205:2205) (2340:2340:2340))
        (PORT d[8] (2266:2266:2266) (2424:2424:2424))
        (PORT d[9] (2000:2000:2000) (2142:2142:2142))
        (PORT d[10] (2090:2090:2090) (2215:2215:2215))
        (PORT d[11] (2243:2243:2243) (2375:2375:2375))
        (PORT d[12] (2014:2014:2014) (2174:2174:2174))
        (PORT clk (1992:1992:1992) (1988:1988:1988))
        (PORT stall (2778:2778:2778) (2625:2625:2625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1988:1988:1988))
        (PORT d[0] (1443:1443:1443) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1081:1081:1081))
        (PORT datab (1108:1108:1108) (1236:1236:1236))
        (PORT datac (1142:1142:1142) (1178:1178:1178))
        (PORT datad (1597:1597:1597) (1687:1687:1687))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (3107:3107:3107))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (3179:3179:3179))
        (PORT d[1] (2611:2611:2611) (2819:2819:2819))
        (PORT d[2] (2991:2991:2991) (3332:3332:3332))
        (PORT d[3] (3718:3718:3718) (4042:4042:4042))
        (PORT d[4] (2768:2768:2768) (2946:2946:2946))
        (PORT d[5] (1938:1938:1938) (2117:2117:2117))
        (PORT d[6] (3184:3184:3184) (3366:3366:3366))
        (PORT d[7] (5081:5081:5081) (5370:5370:5370))
        (PORT d[8] (2338:2338:2338) (2584:2584:2584))
        (PORT d[9] (2807:2807:2807) (3041:3041:3041))
        (PORT d[10] (2822:2822:2822) (3062:3062:3062))
        (PORT d[11] (3927:3927:3927) (4275:4275:4275))
        (PORT d[12] (3119:3119:3119) (3476:3476:3476))
        (PORT clk (2037:2037:2037) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2206:2206:2206))
        (PORT clk (2037:2037:2037) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2070:2070:2070))
        (PORT d[0] (2416:2416:2416) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1731:1731:1731))
        (PORT d[1] (2148:2148:2148) (2269:2269:2269))
        (PORT d[2] (1868:1868:1868) (1979:1979:1979))
        (PORT d[3] (1921:1921:1921) (2062:2062:2062))
        (PORT d[4] (2298:2298:2298) (2432:2432:2432))
        (PORT d[5] (2248:2248:2248) (2428:2428:2428))
        (PORT d[6] (1801:1801:1801) (1968:1968:1968))
        (PORT d[7] (2432:2432:2432) (2552:2552:2552))
        (PORT d[8] (2280:2280:2280) (2445:2445:2445))
        (PORT d[9] (2310:2310:2310) (2465:2465:2465))
        (PORT d[10] (1982:1982:1982) (2127:2127:2127))
        (PORT d[11] (2097:2097:2097) (2203:2203:2203))
        (PORT d[12] (2008:2008:2008) (2167:2167:2167))
        (PORT clk (2001:2001:2001) (1997:1997:1997))
        (PORT stall (2480:2480:2480) (2362:2362:2362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1997:1997:1997))
        (PORT d[0] (1481:1481:1481) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1653:1653:1653))
        (PORT clk (2032:2032:2032) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2333:2333:2333))
        (PORT d[1] (2335:2335:2335) (2374:2374:2374))
        (PORT d[2] (2589:2589:2589) (2788:2788:2788))
        (PORT d[3] (2112:2112:2112) (2191:2191:2191))
        (PORT d[4] (2144:2144:2144) (2213:2213:2213))
        (PORT d[5] (2845:2845:2845) (3100:3100:3100))
        (PORT d[6] (2550:2550:2550) (2756:2756:2756))
        (PORT d[7] (3622:3622:3622) (3873:3873:3873))
        (PORT d[8] (2033:2033:2033) (2254:2254:2254))
        (PORT d[9] (3087:3087:3087) (3327:3327:3327))
        (PORT d[10] (4107:4107:4107) (4497:4497:4497))
        (PORT d[11] (3263:3263:3263) (3535:3535:3535))
        (PORT d[12] (3713:3713:3713) (4101:4101:4101))
        (PORT clk (2029:2029:2029) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2248:2248:2248))
        (PORT clk (2029:2029:2029) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2058:2058:2058))
        (PORT d[0] (2604:2604:2604) (2630:2630:2630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1927:1927:1927))
        (PORT d[1] (1418:1418:1418) (1551:1551:1551))
        (PORT d[2] (1785:1785:1785) (1879:1879:1879))
        (PORT d[3] (1960:1960:1960) (2098:2098:2098))
        (PORT d[4] (1746:1746:1746) (1878:1878:1878))
        (PORT d[5] (1710:1710:1710) (1808:1808:1808))
        (PORT d[6] (1820:1820:1820) (1871:1871:1871))
        (PORT d[7] (1528:1528:1528) (1644:1644:1644))
        (PORT d[8] (1913:1913:1913) (2068:2068:2068))
        (PORT d[9] (1771:1771:1771) (1916:1916:1916))
        (PORT d[10] (1347:1347:1347) (1440:1440:1440))
        (PORT d[11] (1777:1777:1777) (1894:1894:1894))
        (PORT d[12] (1819:1819:1819) (1939:1939:1939))
        (PORT clk (1993:1993:1993) (1985:1985:1985))
        (PORT stall (2705:2705:2705) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1985:1985:1985))
        (PORT d[0] (1496:1496:1496) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1083:1083:1083))
        (PORT datab (1117:1117:1117) (1240:1240:1240))
        (PORT datac (1333:1333:1333) (1418:1418:1418))
        (PORT datad (1456:1456:1456) (1505:1505:1505))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1697:1697:1697))
        (PORT clk (2062:2062:2062) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3492:3492:3492) (3839:3839:3839))
        (PORT d[1] (2776:2776:2776) (2824:2824:2824))
        (PORT d[2] (1828:1828:1828) (1991:1991:1991))
        (PORT d[3] (2267:2267:2267) (2424:2424:2424))
        (PORT d[4] (2477:2477:2477) (2604:2604:2604))
        (PORT d[5] (2746:2746:2746) (2988:2988:2988))
        (PORT d[6] (2951:2951:2951) (3216:3216:3216))
        (PORT d[7] (3180:3180:3180) (3327:3327:3327))
        (PORT d[8] (2334:2334:2334) (2581:2581:2581))
        (PORT d[9] (2345:2345:2345) (2535:2535:2535))
        (PORT d[10] (4193:4193:4193) (4607:4607:4607))
        (PORT d[11] (2943:2943:2943) (3138:3138:3138))
        (PORT d[12] (3491:3491:3491) (3878:3878:3878))
        (PORT clk (2059:2059:2059) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2188:2188:2188))
        (PORT clk (2059:2059:2059) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (PORT d[0] (2654:2654:2654) (2725:2725:2725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2180:2180:2180))
        (PORT d[1] (1716:1716:1716) (1873:1873:1873))
        (PORT d[2] (1781:1781:1781) (1879:1879:1879))
        (PORT d[3] (2283:2283:2283) (2441:2441:2441))
        (PORT d[4] (2291:2291:2291) (2418:2418:2418))
        (PORT d[5] (1994:1994:1994) (2088:2088:2088))
        (PORT d[6] (2332:2332:2332) (2469:2469:2469))
        (PORT d[7] (2065:2065:2065) (2135:2135:2135))
        (PORT d[8] (2071:2071:2071) (2189:2189:2189))
        (PORT d[9] (2132:2132:2132) (2282:2282:2282))
        (PORT d[10] (1621:1621:1621) (1735:1735:1735))
        (PORT d[11] (1935:1935:1935) (2039:2039:2039))
        (PORT d[12] (2135:2135:2135) (2231:2231:2231))
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (PORT stall (2844:2844:2844) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (PORT d[0] (1872:1872:1872) (1942:1942:1942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1715:1715:1715))
        (PORT clk (2052:2052:2052) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1678:1678:1678))
        (PORT d[1] (2329:2329:2329) (2367:2367:2367))
        (PORT d[2] (1683:1683:1683) (1860:1860:1860))
        (PORT d[3] (2205:2205:2205) (2289:2289:2289))
        (PORT d[4] (2109:2109:2109) (2151:2151:2151))
        (PORT d[5] (3056:3056:3056) (3239:3239:3239))
        (PORT d[6] (2877:2877:2877) (3084:3084:3084))
        (PORT d[7] (2979:2979:2979) (3080:3080:3080))
        (PORT d[8] (2046:2046:2046) (2284:2284:2284))
        (PORT d[9] (2825:2825:2825) (3069:3069:3069))
        (PORT d[10] (4107:4107:4107) (4469:4469:4469))
        (PORT d[11] (2872:2872:2872) (3065:3065:3065))
        (PORT d[12] (3721:3721:3721) (4038:4038:4038))
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1908:1908:1908))
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2080:2080:2080))
        (PORT d[0] (2435:2435:2435) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1605:1605:1605))
        (PORT d[1] (1418:1418:1418) (1553:1553:1553))
        (PORT d[2] (1841:1841:1841) (1892:1892:1892))
        (PORT d[3] (1863:1863:1863) (1996:1996:1996))
        (PORT d[4] (1734:1734:1734) (1872:1872:1872))
        (PORT d[5] (1546:1546:1546) (1574:1574:1574))
        (PORT d[6] (1510:1510:1510) (1521:1521:1521))
        (PORT d[7] (1647:1647:1647) (1792:1792:1792))
        (PORT d[8] (1889:1889:1889) (2005:2005:2005))
        (PORT d[9] (1567:1567:1567) (1694:1694:1694))
        (PORT d[10] (1241:1241:1241) (1320:1320:1320))
        (PORT d[11] (1491:1491:1491) (1535:1535:1535))
        (PORT d[12] (1631:1631:1631) (1702:1702:1702))
        (PORT clk (2013:2013:2013) (2007:2007:2007))
        (PORT stall (2718:2718:2718) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2007:2007:2007))
        (PORT d[0] (1390:1390:1390) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (1086:1086:1086))
        (PORT datab (1118:1118:1118) (1240:1240:1240))
        (PORT datac (1633:1633:1633) (1750:1750:1750))
        (PORT datad (1457:1457:1457) (1529:1529:1529))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1426:1426:1426))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1425:1425:1425))
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (953:953:953))
        (PORT datab (244:244:244) (327:327:327))
        (PORT datac (214:214:214) (290:290:290))
        (PORT datad (317:317:317) (335:335:335))
        (IOPATH dataa combout (341:341:341) (328:328:328))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1743:1743:1743))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (538:538:538) (569:569:569))
        (PORT sload (1699:1699:1699) (1763:1763:1763))
        (PORT ena (1504:1504:1504) (1504:1504:1504))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1757:1757:1757))
        (PORT asdata (1874:1874:1874) (1947:1947:1947))
        (PORT ena (1871:1871:1871) (1935:1935:1935))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (486:486:486))
        (PORT datab (326:326:326) (431:431:431))
        (PORT datac (273:273:273) (367:367:367))
        (PORT datad (308:308:308) (406:406:406))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (271:271:271))
        (PORT datac (541:541:541) (544:544:544))
        (PORT datad (1531:1531:1531) (1542:1542:1542))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (271:271:271))
        (PORT datac (710:710:710) (775:775:775))
        (PORT datad (195:195:195) (221:221:221))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (532:532:532))
        (PORT datab (1127:1127:1127) (1119:1119:1119))
        (PORT datac (855:855:855) (868:868:868))
        (PORT datad (666:666:666) (729:729:729))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (719:719:719))
        (PORT datad (413:413:413) (487:487:487))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (482:482:482))
        (PORT datab (329:329:329) (434:434:434))
        (PORT datad (436:436:436) (505:505:505))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (256:256:256))
        (PORT datac (1544:1544:1544) (1565:1565:1565))
        (PORT datad (528:528:528) (538:538:538))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (483:483:483))
        (PORT datab (329:329:329) (435:435:435))
        (PORT datad (309:309:309) (405:405:405))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1577:1577:1577) (1598:1598:1598))
        (PORT datac (527:527:527) (536:536:536))
        (PORT datad (194:194:194) (219:219:219))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (490:490:490))
        (PORT datab (303:303:303) (398:398:398))
        (PORT datad (313:313:313) (404:404:404))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (260:260:260))
        (PORT datac (1544:1544:1544) (1565:1565:1565))
        (PORT datad (315:315:315) (334:334:334))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (669:669:669))
        (PORT datab (618:618:618) (642:642:642))
        (PORT datac (632:632:632) (655:655:655))
        (PORT datad (600:600:600) (614:614:614))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (563:563:563))
        (PORT datab (459:459:459) (533:533:533))
        (PORT datac (265:265:265) (346:346:346))
        (PORT datad (578:578:578) (581:581:581))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (576:576:576))
        (PORT datab (1013:1013:1013) (1090:1090:1090))
        (PORT datac (382:382:382) (414:414:414))
        (PORT datad (691:691:691) (773:773:773))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (889:889:889))
        (PORT datab (564:564:564) (589:589:589))
        (PORT datac (1070:1070:1070) (1066:1066:1066))
        (PORT datad (1055:1055:1055) (1052:1052:1052))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (196:196:196) (235:235:235))
        (PORT datac (359:359:359) (386:386:386))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (304:304:304))
        (PORT datad (1383:1383:1383) (1456:1456:1456))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (819:819:819) (825:825:825))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (695:695:695))
        (PORT datab (1164:1164:1164) (1265:1265:1265))
        (PORT datac (536:536:536) (554:554:554))
        (PORT datad (636:636:636) (693:693:693))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (366:366:366))
        (PORT datad (259:259:259) (337:337:337))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (456:456:456))
        (PORT datab (580:580:580) (602:602:602))
        (PORT datac (401:401:401) (427:427:427))
        (PORT datad (372:372:372) (394:394:394))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (411:411:411) (447:447:447))
        (PORT datac (415:415:415) (460:460:460))
        (PORT datad (197:197:197) (222:222:222))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (693:693:693))
        (PORT datab (1213:1213:1213) (1315:1315:1315))
        (PORT datac (889:889:889) (936:936:936))
        (PORT datad (396:396:396) (431:431:431))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1285:1285:1285))
        (PORT datab (682:682:682) (750:750:750))
        (PORT datac (930:930:930) (991:991:991))
        (PORT datad (904:904:904) (941:941:941))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1025:1025:1025))
        (PORT datab (1319:1319:1319) (1428:1428:1428))
        (PORT datac (1562:1562:1562) (1689:1689:1689))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (674:674:674))
        (PORT datab (404:404:404) (435:435:435))
        (PORT datac (888:888:888) (908:908:908))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1758:1758:1758))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1967:1967:1967) (1966:1966:1966))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[13\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3390:3390:3390) (3707:3707:3707))
        (PORT datab (1461:1461:1461) (1549:1549:1549))
        (PORT datad (1131:1131:1131) (1160:1160:1160))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2124:2124:2124))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1744:1744:1744))
        (PORT asdata (753:753:753) (813:813:813))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (1996:1996:1996))
        (PORT clk (2063:2063:2063) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2267:2267:2267))
        (PORT d[1] (2483:2483:2483) (2642:2642:2642))
        (PORT d[2] (2860:2860:2860) (3123:3123:3123))
        (PORT d[3] (2990:2990:2990) (3221:3221:3221))
        (PORT d[4] (3453:3453:3453) (3671:3671:3671))
        (PORT d[5] (2123:2123:2123) (2253:2253:2253))
        (PORT d[6] (2526:2526:2526) (2647:2647:2647))
        (PORT d[7] (4563:4563:4563) (4856:4856:4856))
        (PORT d[8] (2718:2718:2718) (3010:3010:3010))
        (PORT d[9] (3522:3522:3522) (3744:3744:3744))
        (PORT d[10] (2202:2202:2202) (2376:2376:2376))
        (PORT d[11] (3698:3698:3698) (4059:4059:4059))
        (PORT d[12] (3123:3123:3123) (3498:3498:3498))
        (PORT clk (2060:2060:2060) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1876:1876:1876))
        (PORT clk (2060:2060:2060) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2090:2090:2090))
        (PORT d[0] (2364:2364:2364) (2391:2391:2391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2129:2129:2129))
        (PORT d[1] (1819:1819:1819) (1913:1913:1913))
        (PORT d[2] (1855:1855:1855) (1973:1973:1973))
        (PORT d[3] (1693:1693:1693) (1815:1815:1815))
        (PORT d[4] (1927:1927:1927) (2068:2068:2068))
        (PORT d[5] (1600:1600:1600) (1723:1723:1723))
        (PORT d[6] (1406:1406:1406) (1494:1494:1494))
        (PORT d[7] (2192:2192:2192) (2310:2310:2310))
        (PORT d[8] (2160:2160:2160) (2328:2328:2328))
        (PORT d[9] (2154:2154:2154) (2295:2295:2295))
        (PORT d[10] (1597:1597:1597) (1688:1688:1688))
        (PORT d[11] (1835:1835:1835) (1938:1938:1938))
        (PORT d[12] (1973:1973:1973) (2021:2021:2021))
        (PORT clk (2024:2024:2024) (2017:2017:2017))
        (PORT stall (2915:2915:2915) (2770:2770:2770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2017:2017:2017))
        (PORT d[0] (1443:1443:1443) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (2899:2899:2899))
        (PORT clk (2043:2043:2043) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3489:3489:3489))
        (PORT d[1] (2688:2688:2688) (2935:2935:2935))
        (PORT d[2] (2449:2449:2449) (2730:2730:2730))
        (PORT d[3] (3035:3035:3035) (3213:3213:3213))
        (PORT d[4] (1730:1730:1730) (1916:1916:1916))
        (PORT d[5] (2308:2308:2308) (2442:2442:2442))
        (PORT d[6] (3229:3229:3229) (3416:3416:3416))
        (PORT d[7] (4042:4042:4042) (4317:4317:4317))
        (PORT d[8] (2852:2852:2852) (3115:3115:3115))
        (PORT d[9] (3003:3003:3003) (3226:3226:3226))
        (PORT d[10] (2995:2995:2995) (3227:3227:3227))
        (PORT d[11] (3791:3791:3791) (4148:4148:4148))
        (PORT d[12] (3810:3810:3810) (4161:4161:4161))
        (PORT clk (2040:2040:2040) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2207:2207:2207))
        (PORT clk (2040:2040:2040) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2071:2071:2071))
        (PORT d[0] (2644:2644:2644) (2744:2744:2744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1884:1884:1884))
        (PORT d[1] (2366:2366:2366) (2580:2580:2580))
        (PORT d[2] (2082:2082:2082) (2239:2239:2239))
        (PORT d[3] (2068:2068:2068) (2233:2233:2233))
        (PORT d[4] (2344:2344:2344) (2527:2527:2527))
        (PORT d[5] (1982:1982:1982) (2169:2169:2169))
        (PORT d[6] (1777:1777:1777) (1933:1933:1933))
        (PORT d[7] (2267:2267:2267) (2398:2398:2398))
        (PORT d[8] (2158:2158:2158) (2326:2326:2326))
        (PORT d[9] (2281:2281:2281) (2463:2463:2463))
        (PORT d[10] (1820:1820:1820) (1993:1993:1993))
        (PORT d[11] (2210:2210:2210) (2280:2280:2280))
        (PORT d[12] (1984:1984:1984) (2142:2142:2142))
        (PORT clk (2004:2004:2004) (1998:1998:1998))
        (PORT stall (3180:3180:3180) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (1998:1998:1998))
        (PORT d[0] (1760:1760:1760) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1116:1116:1116))
        (PORT datab (1317:1317:1317) (1434:1434:1434))
        (PORT datac (1567:1567:1567) (1666:1666:1666))
        (PORT datad (1610:1610:1610) (1719:1719:1719))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2663:2663:2663))
        (PORT clk (2025:2025:2025) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3962:3962:3962) (4104:4104:4104))
        (PORT d[1] (2588:2588:2588) (2798:2798:2798))
        (PORT d[2] (2983:2983:2983) (3322:3322:3322))
        (PORT d[3] (3374:3374:3374) (3670:3670:3670))
        (PORT d[4] (2474:2474:2474) (2638:2638:2638))
        (PORT d[5] (2484:2484:2484) (2691:2691:2691))
        (PORT d[6] (3534:3534:3534) (3703:3703:3703))
        (PORT d[7] (4552:4552:4552) (4829:4829:4829))
        (PORT d[8] (2327:2327:2327) (2554:2554:2554))
        (PORT d[9] (2488:2488:2488) (2695:2695:2695))
        (PORT d[10] (2798:2798:2798) (3056:3056:3056))
        (PORT d[11] (3973:3973:3973) (4307:4307:4307))
        (PORT d[12] (3089:3089:3089) (3427:3427:3427))
        (PORT clk (2022:2022:2022) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2348:2348:2348))
        (PORT clk (2022:2022:2022) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2056:2056:2056))
        (PORT d[0] (2780:2780:2780) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (2005:2005:2005))
        (PORT d[1] (2175:2175:2175) (2298:2298:2298))
        (PORT d[2] (1878:1878:1878) (2010:2010:2010))
        (PORT d[3] (2254:2254:2254) (2419:2419:2419))
        (PORT d[4] (2284:2284:2284) (2451:2451:2451))
        (PORT d[5] (1979:1979:1979) (2161:2161:2161))
        (PORT d[6] (1974:1974:1974) (2113:2113:2113))
        (PORT d[7] (2410:2410:2410) (2547:2547:2547))
        (PORT d[8] (1990:1990:1990) (2154:2154:2154))
        (PORT d[9] (2334:2334:2334) (2485:2485:2485))
        (PORT d[10] (2006:2006:2006) (2148:2148:2148))
        (PORT d[11] (2294:2294:2294) (2454:2454:2454))
        (PORT d[12] (1965:1965:1965) (2118:2118:2118))
        (PORT clk (1986:1986:1986) (1983:1983:1983))
        (PORT stall (2811:2811:2811) (2679:2679:2679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1983:1983:1983))
        (PORT d[0] (1611:1611:1611) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (2019:2019:2019))
        (PORT clk (2010:2010:2010) (2037:2037:2037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2627:2627:2627))
        (PORT d[1] (2624:2624:2624) (2698:2698:2698))
        (PORT d[2] (1954:1954:1954) (2123:2123:2123))
        (PORT d[3] (2435:2435:2435) (2538:2538:2538))
        (PORT d[4] (2475:2475:2475) (2584:2584:2584))
        (PORT d[5] (2583:2583:2583) (2804:2804:2804))
        (PORT d[6] (3783:3783:3783) (4090:4090:4090))
        (PORT d[7] (3327:3327:3327) (3544:3544:3544))
        (PORT d[8] (2062:2062:2062) (2305:2305:2305))
        (PORT d[9] (2746:2746:2746) (2977:2977:2977))
        (PORT d[10] (3694:3694:3694) (4008:4008:4008))
        (PORT d[11] (2882:2882:2882) (3067:3067:3067))
        (PORT d[12] (3126:3126:3126) (3516:3516:3516))
        (PORT clk (2007:2007:2007) (2033:2033:2033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2284:2284:2284))
        (PORT clk (2007:2007:2007) (2033:2033:2033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2037:2037:2037))
        (PORT d[0] (2733:2733:2733) (2821:2821:2821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2038:2038:2038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2308:2308:2308))
        (PORT d[1] (1947:1947:1947) (2096:2096:2096))
        (PORT d[2] (2072:2072:2072) (2211:2211:2211))
        (PORT d[3] (2340:2340:2340) (2491:2491:2491))
        (PORT d[4] (2039:2039:2039) (2184:2184:2184))
        (PORT d[5] (1848:1848:1848) (2007:2007:2007))
        (PORT d[6] (2043:2043:2043) (2221:2221:2221))
        (PORT d[7] (1904:1904:1904) (2050:2050:2050))
        (PORT d[8] (2183:2183:2183) (2340:2340:2340))
        (PORT d[9] (2027:2027:2027) (2181:2181:2181))
        (PORT d[10] (1800:1800:1800) (1909:1909:1909))
        (PORT d[11] (2042:2042:2042) (2188:2188:2188))
        (PORT d[12] (1808:1808:1808) (1913:1913:1913))
        (PORT clk (1971:1971:1971) (1964:1964:1964))
        (PORT stall (2757:2757:2757) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (1964:1964:1964))
        (PORT d[0] (1450:1450:1450) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1965:1965:1965))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1965:1965:1965))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1965:1965:1965))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1110:1110:1110))
        (PORT datab (1318:1318:1318) (1427:1427:1427))
        (PORT datac (1597:1597:1597) (1681:1681:1681))
        (PORT datad (1487:1487:1487) (1572:1572:1572))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2967:2967:2967))
        (PORT clk (2043:2043:2043) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (3165:3165:3165))
        (PORT d[1] (2868:2868:2868) (3092:3092:3092))
        (PORT d[2] (2987:2987:2987) (3324:3324:3324))
        (PORT d[3] (3679:3679:3679) (4004:4004:4004))
        (PORT d[4] (1904:1904:1904) (2039:2039:2039))
        (PORT d[5] (2157:2157:2157) (2329:2329:2329))
        (PORT d[6] (3857:3857:3857) (4026:4026:4026))
        (PORT d[7] (4822:4822:4822) (5111:5111:5111))
        (PORT d[8] (2302:2302:2302) (2520:2520:2520))
        (PORT d[9] (2808:2808:2808) (3042:3042:3042))
        (PORT d[10] (2819:2819:2819) (3052:3052:3052))
        (PORT d[11] (3931:3931:3931) (4285:4285:4285))
        (PORT d[12] (3461:3461:3461) (3844:3844:3844))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1927:1927:1927))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2074:2074:2074))
        (PORT d[0] (2401:2401:2401) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1982:1982:1982))
        (PORT d[1] (2201:2201:2201) (2341:2341:2341))
        (PORT d[2] (1706:1706:1706) (1829:1829:1829))
        (PORT d[3] (1878:1878:1878) (2004:2004:2004))
        (PORT d[4] (1985:1985:1985) (2114:2114:2114))
        (PORT d[5] (2282:2282:2282) (2467:2467:2467))
        (PORT d[6] (1778:1778:1778) (1942:1942:1942))
        (PORT d[7] (2141:2141:2141) (2285:2285:2285))
        (PORT d[8] (2270:2270:2270) (2447:2447:2447))
        (PORT d[9] (1952:1952:1952) (2097:2097:2097))
        (PORT d[10] (1754:1754:1754) (1907:1907:1907))
        (PORT d[11] (2070:2070:2070) (2169:2169:2169))
        (PORT d[12] (1946:1946:1946) (2081:2081:2081))
        (PORT clk (2004:2004:2004) (2001:2001:2001))
        (PORT stall (2524:2524:2524) (2386:2386:2386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2001:2001:2001))
        (PORT d[0] (1494:1494:1494) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2361:2361:2361))
        (PORT clk (2020:2020:2020) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (4083:4083:4083))
        (PORT d[1] (2596:2596:2596) (2662:2662:2662))
        (PORT d[2] (2309:2309:2309) (2514:2514:2514))
        (PORT d[3] (2833:2833:2833) (3027:3027:3027))
        (PORT d[4] (2158:2158:2158) (2246:2246:2246))
        (PORT d[5] (2851:2851:2851) (3084:3084:3084))
        (PORT d[6] (2864:2864:2864) (3083:3083:3083))
        (PORT d[7] (3368:3368:3368) (3609:3609:3609))
        (PORT d[8] (2080:2080:2080) (2322:2322:2322))
        (PORT d[9] (2753:2753:2753) (2991:2991:2991))
        (PORT d[10] (3962:3962:3962) (4275:4275:4275))
        (PORT d[11] (3328:3328:3328) (3600:3600:3600))
        (PORT d[12] (3930:3930:3930) (4308:4308:4308))
        (PORT clk (2017:2017:2017) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2173:2173:2173))
        (PORT clk (2017:2017:2017) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2048:2048:2048))
        (PORT d[0] (2632:2632:2632) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2343:2343:2343))
        (PORT d[1] (1675:1675:1675) (1805:1805:1805))
        (PORT d[2] (2069:2069:2069) (2210:2210:2210))
        (PORT d[3] (2277:2277:2277) (2439:2439:2439))
        (PORT d[4] (2032:2032:2032) (2179:2179:2179))
        (PORT d[5] (1989:1989:1989) (2106:2106:2106))
        (PORT d[6] (2041:2041:2041) (2183:2183:2183))
        (PORT d[7] (1618:1618:1618) (1763:1763:1763))
        (PORT d[8] (2179:2179:2179) (2315:2315:2315))
        (PORT d[9] (2061:2061:2061) (2241:2241:2241))
        (PORT d[10] (1668:1668:1668) (1762:1762:1762))
        (PORT d[11] (2053:2053:2053) (2163:2163:2163))
        (PORT d[12] (1807:1807:1807) (1911:1911:1911))
        (PORT clk (1981:1981:1981) (1975:1975:1975))
        (PORT stall (2431:2431:2431) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1975:1975:1975))
        (PORT d[0] (1525:1525:1525) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1110:1110:1110))
        (PORT datab (1317:1317:1317) (1430:1430:1430))
        (PORT datac (1442:1442:1442) (1512:1512:1512))
        (PORT datad (1255:1255:1255) (1333:1333:1333))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1821:1821:1821))
        (PORT clk (2045:2045:2045) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2463:2463:2463))
        (PORT d[1] (2578:2578:2578) (2793:2793:2793))
        (PORT d[2] (3344:3344:3344) (3655:3655:3655))
        (PORT d[3] (3872:3872:3872) (4195:4195:4195))
        (PORT d[4] (1772:1772:1772) (1923:1923:1923))
        (PORT d[5] (2505:2505:2505) (2689:2689:2689))
        (PORT d[6] (3446:3446:3446) (3606:3606:3606))
        (PORT d[7] (4259:4259:4259) (4572:4572:4572))
        (PORT d[8] (2872:2872:2872) (3120:3120:3120))
        (PORT d[9] (3690:3690:3690) (3966:3966:3966))
        (PORT d[10] (3106:3106:3106) (3361:3361:3361))
        (PORT d[11] (4021:4021:4021) (4353:4353:4353))
        (PORT d[12] (3001:3001:3001) (3302:3302:3302))
        (PORT clk (2042:2042:2042) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1765:1765:1765))
        (PORT clk (2042:2042:2042) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2073:2073:2073))
        (PORT d[0] (2332:2332:2332) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1605:1605:1605))
        (PORT d[1] (1812:1812:1812) (1858:1858:1858))
        (PORT d[2] (1572:1572:1572) (1671:1671:1671))
        (PORT d[3] (2063:2063:2063) (2211:2211:2211))
        (PORT d[4] (1796:1796:1796) (1815:1815:1815))
        (PORT d[5] (2077:2077:2077) (2154:2154:2154))
        (PORT d[6] (1713:1713:1713) (1734:1734:1734))
        (PORT d[7] (1734:1734:1734) (1749:1749:1749))
        (PORT d[8] (2344:2344:2344) (2505:2505:2505))
        (PORT d[9] (1724:1724:1724) (1853:1853:1853))
        (PORT d[10] (1676:1676:1676) (1792:1792:1792))
        (PORT d[11] (1917:1917:1917) (2007:2007:2007))
        (PORT d[12] (1609:1609:1609) (1713:1713:1713))
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (PORT stall (2786:2786:2786) (2633:2633:2633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (PORT d[0] (1735:1735:1735) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3298:3298:3298))
        (PORT clk (2047:2047:2047) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (3166:3166:3166))
        (PORT d[1] (2893:2893:2893) (3122:3122:3122))
        (PORT d[2] (3010:3010:3010) (3351:3351:3351))
        (PORT d[3] (3702:3702:3702) (4030:4030:4030))
        (PORT d[4] (1903:1903:1903) (2049:2049:2049))
        (PORT d[5] (2216:2216:2216) (2379:2379:2379))
        (PORT d[6] (3839:3839:3839) (4010:4010:4010))
        (PORT d[7] (4872:4872:4872) (5194:5194:5194))
        (PORT d[8] (2613:2613:2613) (2874:2874:2874))
        (PORT d[9] (3083:3083:3083) (3332:3332:3332))
        (PORT d[10] (2819:2819:2819) (3073:3073:3073))
        (PORT d[11] (4219:4219:4219) (4574:4574:4574))
        (PORT d[12] (3447:3447:3447) (3808:3808:3808))
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2235:2235:2235))
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (PORT d[0] (2717:2717:2717) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (2001:2001:2001))
        (PORT d[1] (2183:2183:2183) (2322:2322:2322))
        (PORT d[2] (1578:1578:1578) (1688:1688:1688))
        (PORT d[3] (1951:1951:1951) (2067:2067:2067))
        (PORT d[4] (2295:2295:2295) (2447:2447:2447))
        (PORT d[5] (2087:2087:2087) (2218:2218:2218))
        (PORT d[6] (1778:1778:1778) (1943:1943:1943))
        (PORT d[7] (2160:2160:2160) (2241:2241:2241))
        (PORT d[8] (2175:2175:2175) (2312:2312:2312))
        (PORT d[9] (2304:2304:2304) (2450:2450:2450))
        (PORT d[10] (1482:1482:1482) (1619:1619:1619))
        (PORT d[11] (1968:1968:1968) (2054:2054:2054))
        (PORT d[12] (1904:1904:1904) (2012:2012:2012))
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (PORT stall (2737:2737:2737) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (PORT d[0] (1484:1484:1484) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1110:1110:1110))
        (PORT datab (1320:1320:1320) (1431:1431:1431))
        (PORT datac (1564:1564:1564) (1633:1633:1633))
        (PORT datad (1684:1684:1684) (1809:1809:1809))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1764:1764:1764) (1840:1840:1840))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (1764:1764:1764) (1837:1837:1837))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (485:485:485))
        (PORT datab (899:899:899) (960:960:960))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1743:1743:1743))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (669:669:669) (687:687:687))
        (PORT sload (1699:1699:1699) (1763:1763:1763))
        (PORT ena (1504:1504:1504) (1504:1504:1504))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1757:1757:1757))
        (PORT asdata (1525:1525:1525) (1631:1631:1631))
        (PORT ena (1871:1871:1871) (1935:1935:1935))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (518:518:518))
        (PORT datab (338:338:338) (445:445:445))
        (PORT datac (314:314:314) (445:445:445))
        (PORT datad (438:438:438) (503:503:503))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (286:286:286))
        (PORT datac (304:304:304) (327:327:327))
        (PORT datad (1549:1549:1549) (1562:1562:1562))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (914:914:914))
        (PORT datac (1100:1100:1100) (1095:1095:1095))
        (PORT datad (607:607:607) (618:618:618))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1498:1498:1498))
        (PORT datab (3293:3293:3293) (3606:3606:3606))
        (PORT datad (608:608:608) (637:637:637))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[55\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (331:331:331))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[55\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[56\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3306:3306:3306))
        (PORT clk (2043:2043:2043) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3777:3777:3777))
        (PORT d[1] (2361:2361:2361) (2600:2600:2600))
        (PORT d[2] (2984:2984:2984) (3311:3311:3311))
        (PORT d[3] (3370:3370:3370) (3644:3644:3644))
        (PORT d[4] (1876:1876:1876) (2046:2046:2046))
        (PORT d[5] (2578:2578:2578) (2789:2789:2789))
        (PORT d[6] (2892:2892:2892) (3025:3025:3025))
        (PORT d[7] (3980:3980:3980) (4278:4278:4278))
        (PORT d[8] (2398:2398:2398) (2627:2627:2627))
        (PORT d[9] (2989:2989:2989) (3168:3168:3168))
        (PORT d[10] (2472:2472:2472) (2659:2659:2659))
        (PORT d[11] (3981:3981:3981) (4329:4329:4329))
        (PORT d[12] (3173:3173:3173) (3508:3508:3508))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (2030:2030:2030))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2074:2074:2074))
        (PORT d[0] (2510:2510:2510) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1792:1792:1792))
        (PORT d[1] (2214:2214:2214) (2353:2353:2353))
        (PORT d[2] (2167:2167:2167) (2296:2296:2296))
        (PORT d[3] (2033:2033:2033) (2174:2174:2174))
        (PORT d[4] (2321:2321:2321) (2493:2493:2493))
        (PORT d[5] (1970:1970:1970) (2131:2131:2131))
        (PORT d[6] (2097:2097:2097) (2273:2273:2273))
        (PORT d[7] (2179:2179:2179) (2315:2315:2315))
        (PORT d[8] (2284:2284:2284) (2447:2447:2447))
        (PORT d[9] (2005:2005:2005) (2149:2149:2149))
        (PORT d[10] (2036:2036:2036) (2173:2173:2173))
        (PORT d[11] (2222:2222:2222) (2349:2349:2349))
        (PORT d[12] (1948:1948:1948) (2080:2080:2080))
        (PORT clk (2004:2004:2004) (2001:2001:2001))
        (PORT stall (3075:3075:3075) (2939:2939:2939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2001:2001:2001))
        (PORT d[0] (1587:1587:1587) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2745:2745:2745))
        (PORT clk (2046:2046:2046) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (3262:3262:3262))
        (PORT d[1] (2043:2043:2043) (2243:2243:2243))
        (PORT d[2] (1958:1958:1958) (2149:2149:2149))
        (PORT d[3] (2787:2787:2787) (2946:2946:2946))
        (PORT d[4] (2744:2744:2744) (3026:3026:3026))
        (PORT d[5] (2207:2207:2207) (2324:2324:2324))
        (PORT d[6] (2574:2574:2574) (2738:2738:2738))
        (PORT d[7] (3121:3121:3121) (3259:3259:3259))
        (PORT d[8] (1731:1731:1731) (1928:1928:1928))
        (PORT d[9] (3429:3429:3429) (3701:3701:3701))
        (PORT d[10] (3953:3953:3953) (4350:4350:4350))
        (PORT d[11] (2596:2596:2596) (2793:2793:2793))
        (PORT d[12] (2514:2514:2514) (2815:2815:2815))
        (PORT clk (2043:2043:2043) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2203:2203:2203))
        (PORT clk (2043:2043:2043) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2072:2072:2072))
        (PORT d[0] (2686:2686:2686) (2740:2740:2740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2279:2279:2279))
        (PORT d[1] (1751:1751:1751) (1895:1895:1895))
        (PORT d[2] (2061:2061:2061) (2201:2201:2201))
        (PORT d[3] (1900:1900:1900) (2051:2051:2051))
        (PORT d[4] (2071:2071:2071) (2220:2220:2220))
        (PORT d[5] (2000:2000:2000) (2153:2153:2153))
        (PORT d[6] (2045:2045:2045) (2211:2211:2211))
        (PORT d[7] (2295:2295:2295) (2445:2445:2445))
        (PORT d[8] (2147:2147:2147) (2295:2295:2295))
        (PORT d[9] (1897:1897:1897) (2060:2060:2060))
        (PORT d[10] (1974:1974:1974) (2116:2116:2116))
        (PORT d[11] (1807:1807:1807) (1973:1973:1973))
        (PORT d[12] (2146:2146:2146) (2268:2268:2268))
        (PORT clk (2007:2007:2007) (1999:1999:1999))
        (PORT stall (2364:2364:2364) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (1999:1999:1999))
        (PORT d[0] (1546:1546:1546) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1292:1292:1292))
        (PORT datab (928:928:928) (1027:1027:1027))
        (PORT datac (1797:1797:1797) (1910:1910:1910))
        (PORT datad (1821:1821:1821) (1889:1889:1889))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2574:2574:2574))
        (PORT clk (2052:2052:2052) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3255:3255:3255))
        (PORT d[1] (2479:2479:2479) (2727:2727:2727))
        (PORT d[2] (2541:2541:2541) (2776:2776:2776))
        (PORT d[3] (3948:3948:3948) (4304:4304:4304))
        (PORT d[4] (1857:1857:1857) (2048:2048:2048))
        (PORT d[5] (2798:2798:2798) (3024:3024:3024))
        (PORT d[6] (3652:3652:3652) (3958:3958:3958))
        (PORT d[7] (3675:3675:3675) (3954:3954:3954))
        (PORT d[8] (1698:1698:1698) (1892:1892:1892))
        (PORT d[9] (3464:3464:3464) (3714:3714:3714))
        (PORT d[10] (3499:3499:3499) (3836:3836:3836))
        (PORT d[11] (3332:3332:3332) (3618:3618:3618))
        (PORT d[12] (2177:2177:2177) (2446:2446:2446))
        (PORT clk (2049:2049:2049) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2162:2162:2162))
        (PORT clk (2049:2049:2049) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
        (PORT d[0] (2624:2624:2624) (2699:2699:2699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2601:2601:2601))
        (PORT d[1] (1967:1967:1967) (2061:2061:2061))
        (PORT d[2] (1985:1985:1985) (2130:2130:2130))
        (PORT d[3] (2014:2014:2014) (2181:2181:2181))
        (PORT d[4] (1980:1980:1980) (2066:2066:2066))
        (PORT d[5] (2146:2146:2146) (2288:2288:2288))
        (PORT d[6] (2097:2097:2097) (2272:2272:2272))
        (PORT d[7] (2215:2215:2215) (2346:2346:2346))
        (PORT d[8] (2043:2043:2043) (2212:2212:2212))
        (PORT d[9] (1769:1769:1769) (1937:1937:1937))
        (PORT d[10] (1965:1965:1965) (2137:2137:2137))
        (PORT d[11] (2090:2090:2090) (2268:2268:2268))
        (PORT d[12] (2114:2114:2114) (2235:2235:2235))
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (PORT stall (2326:2326:2326) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (PORT d[0] (1464:1464:1464) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2643:2643:2643))
        (PORT clk (2028:2028:2028) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3962:3962:3962) (4294:4294:4294))
        (PORT d[1] (2926:2926:2926) (3025:3025:3025))
        (PORT d[2] (2905:2905:2905) (3169:3169:3169))
        (PORT d[3] (2837:2837:2837) (3008:3008:3008))
        (PORT d[4] (2776:2776:2776) (2907:2907:2907))
        (PORT d[5] (2241:2241:2241) (2454:2454:2454))
        (PORT d[6] (3487:3487:3487) (3757:3757:3757))
        (PORT d[7] (3292:3292:3292) (3516:3516:3516))
        (PORT d[8] (2337:2337:2337) (2585:2585:2585))
        (PORT d[9] (3044:3044:3044) (3276:3276:3276))
        (PORT d[10] (3746:3746:3746) (4068:4068:4068))
        (PORT d[11] (3540:3540:3540) (3814:3814:3814))
        (PORT d[12] (3642:3642:3642) (4003:4003:4003))
        (PORT clk (2025:2025:2025) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2276:2276:2276))
        (PORT clk (2025:2025:2025) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2055:2055:2055))
        (PORT d[0] (2712:2712:2712) (2795:2795:2795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2307:2307:2307))
        (PORT d[1] (1754:1754:1754) (1894:1894:1894))
        (PORT d[2] (2369:2369:2369) (2512:2512:2512))
        (PORT d[3] (2283:2283:2283) (2450:2450:2450))
        (PORT d[4] (2067:2067:2067) (2206:2206:2206))
        (PORT d[5] (2008:2008:2008) (2191:2191:2191))
        (PORT d[6] (2012:2012:2012) (2149:2149:2149))
        (PORT d[7] (1920:1920:1920) (2078:2078:2078))
        (PORT d[8] (2332:2332:2332) (2543:2543:2543))
        (PORT d[9] (2036:2036:2036) (2212:2212:2212))
        (PORT d[10] (1928:1928:1928) (2066:2066:2066))
        (PORT d[11] (2034:2034:2034) (2157:2157:2157))
        (PORT d[12] (1825:1825:1825) (1945:1945:1945))
        (PORT clk (1989:1989:1989) (1982:1982:1982))
        (PORT stall (2825:2825:2825) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1982:1982:1982))
        (PORT d[0] (1731:1731:1731) (1785:1785:1785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1292:1292:1292))
        (PORT datab (931:931:931) (1028:1028:1028))
        (PORT datac (1605:1605:1605) (1708:1708:1708))
        (PORT datad (1484:1484:1484) (1562:1562:1562))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2435:2435:2435))
        (PORT clk (2065:2065:2065) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3327:3327:3327))
        (PORT d[1] (3374:3374:3374) (3441:3441:3441))
        (PORT d[2] (2487:2487:2487) (2671:2671:2671))
        (PORT d[3] (2587:2587:2587) (2771:2771:2771))
        (PORT d[4] (2869:2869:2869) (3025:3025:3025))
        (PORT d[5] (2964:2964:2964) (3163:3163:3163))
        (PORT d[6] (2761:2761:2761) (2920:2920:2920))
        (PORT d[7] (2896:2896:2896) (3019:3019:3019))
        (PORT d[8] (2073:2073:2073) (2320:2320:2320))
        (PORT d[9] (3130:3130:3130) (3335:3335:3335))
        (PORT d[10] (4166:4166:4166) (4581:4581:4581))
        (PORT d[11] (2309:2309:2309) (2486:2486:2486))
        (PORT d[12] (3246:3246:3246) (3633:3633:3633))
        (PORT clk (2062:2062:2062) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2175:2175:2175))
        (PORT clk (2062:2062:2062) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2096:2096:2096))
        (PORT d[0] (2747:2747:2747) (2763:2763:2763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2499:2499:2499))
        (PORT d[1] (2028:2028:2028) (2209:2209:2209))
        (PORT d[2] (2093:2093:2093) (2221:2221:2221))
        (PORT d[3] (1839:1839:1839) (1948:1948:1948))
        (PORT d[4] (2078:2078:2078) (2232:2232:2232))
        (PORT d[5] (2012:2012:2012) (2124:2124:2124))
        (PORT d[6] (2033:2033:2033) (2153:2153:2153))
        (PORT d[7] (2260:2260:2260) (2371:2371:2371))
        (PORT d[8] (2105:2105:2105) (2258:2258:2258))
        (PORT d[9] (1842:1842:1842) (1971:1971:1971))
        (PORT d[10] (1615:1615:1615) (1733:1733:1733))
        (PORT d[11] (1939:1939:1939) (2058:2058:2058))
        (PORT d[12] (2078:2078:2078) (2166:2166:2166))
        (PORT clk (2026:2026:2026) (2023:2023:2023))
        (PORT stall (2813:2813:2813) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2023:2023:2023))
        (PORT d[0] (1459:1459:1459) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3640:3640:3640))
        (PORT clk (2058:2058:2058) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3789:3789:3789))
        (PORT d[1] (2032:2032:2032) (2250:2250:2250))
        (PORT d[2] (3265:3265:3265) (3587:3587:3587))
        (PORT d[3] (4229:4229:4229) (4581:4581:4581))
        (PORT d[4] (1327:1327:1327) (1466:1466:1466))
        (PORT d[5] (2714:2714:2714) (2935:2935:2935))
        (PORT d[6] (3217:3217:3217) (3402:3402:3402))
        (PORT d[7] (4564:4564:4564) (4884:4884:4884))
        (PORT d[8] (2029:2029:2029) (2237:2237:2237))
        (PORT d[9] (3380:3380:3380) (3642:3642:3642))
        (PORT d[10] (2842:2842:2842) (3103:3103:3103))
        (PORT d[11] (4010:4010:4010) (4381:4381:4381))
        (PORT d[12] (2822:2822:2822) (3090:3090:3090))
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (2006:2006:2006))
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2086:2086:2086))
        (PORT d[0] (2499:2499:2499) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1344:1344:1344))
        (PORT d[1] (2096:2096:2096) (2187:2187:2187))
        (PORT d[2] (1605:1605:1605) (1703:1703:1703))
        (PORT d[3] (2324:2324:2324) (2499:2499:2499))
        (PORT d[4] (2247:2247:2247) (2400:2400:2400))
        (PORT d[5] (1886:1886:1886) (1895:1895:1895))
        (PORT d[6] (1818:1818:1818) (1869:1869:1869))
        (PORT d[7] (1937:1937:1937) (1967:1967:1967))
        (PORT d[8] (2032:2032:2032) (2165:2165:2165))
        (PORT d[9] (1856:1856:1856) (1952:1952:1952))
        (PORT d[10] (1411:1411:1411) (1516:1516:1516))
        (PORT d[11] (1875:1875:1875) (1967:1967:1967))
        (PORT d[12] (1670:1670:1670) (1772:1772:1772))
        (PORT clk (2019:2019:2019) (2013:2013:2013))
        (PORT stall (2678:2678:2678) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2013:2013:2013))
        (PORT d[0] (1149:1149:1149) (1177:1177:1177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1295:1295:1295))
        (PORT datab (927:927:927) (1030:1030:1030))
        (PORT datac (1692:1692:1692) (1733:1733:1733))
        (PORT datad (1592:1592:1592) (1697:1697:1697))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3873:3873:3873))
        (PORT clk (2060:2060:2060) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3799:3799:3799))
        (PORT d[1] (2074:2074:2074) (2284:2284:2284))
        (PORT d[2] (2991:2991:2991) (3333:3333:3333))
        (PORT d[3] (3697:3697:3697) (4049:4049:4049))
        (PORT d[4] (1390:1390:1390) (1521:1521:1521))
        (PORT d[5] (2718:2718:2718) (2942:2942:2942))
        (PORT d[6] (3159:3159:3159) (3348:3348:3348))
        (PORT d[7] (4529:4529:4529) (4831:4831:4831))
        (PORT d[8] (2048:2048:2048) (2273:2273:2273))
        (PORT d[9] (3649:3649:3649) (3904:3904:3904))
        (PORT d[10] (2869:2869:2869) (3134:3134:3134))
        (PORT d[11] (4041:4041:4041) (4410:4410:4410))
        (PORT d[12] (3120:3120:3120) (3380:3380:3380))
        (PORT clk (2057:2057:2057) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1964:1964:1964))
        (PORT clk (2057:2057:2057) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (PORT d[0] (2617:2617:2617) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1656:1656:1656))
        (PORT d[1] (2362:2362:2362) (2447:2447:2447))
        (PORT d[2] (1832:1832:1832) (1925:1925:1925))
        (PORT d[3] (1969:1969:1969) (2107:2107:2107))
        (PORT d[4] (2224:2224:2224) (2375:2375:2375))
        (PORT d[5] (2114:2114:2114) (2234:2234:2234))
        (PORT d[6] (1794:1794:1794) (1858:1858:1858))
        (PORT d[7] (1836:1836:1836) (1928:1928:1928))
        (PORT d[8] (2004:2004:2004) (2133:2133:2133))
        (PORT d[9] (1674:1674:1674) (1780:1780:1780))
        (PORT d[10] (1427:1427:1427) (1532:1532:1532))
        (PORT d[11] (2145:2145:2145) (2329:2329:2329))
        (PORT d[12] (1635:1635:1635) (1749:1749:1749))
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (PORT stall (2710:2710:2710) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (PORT d[0] (1203:1203:1203) (1226:1226:1226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2401:2401:2401))
        (PORT clk (2065:2065:2065) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3591:3591:3591))
        (PORT d[1] (3368:3368:3368) (3417:3417:3417))
        (PORT d[2] (2486:2486:2486) (2670:2670:2670))
        (PORT d[3] (2586:2586:2586) (2750:2750:2750))
        (PORT d[4] (2890:2890:2890) (3048:3048:3048))
        (PORT d[5] (2992:2992:2992) (3186:3186:3186))
        (PORT d[6] (2741:2741:2741) (2912:2912:2912))
        (PORT d[7] (2949:2949:2949) (3099:3099:3099))
        (PORT d[8] (2393:2393:2393) (2666:2666:2666))
        (PORT d[9] (3048:3048:3048) (3281:3281:3281))
        (PORT d[10] (4532:4532:4532) (4986:4986:4986))
        (PORT d[11] (2340:2340:2340) (2525:2525:2525))
        (PORT d[12] (3513:3513:3513) (3895:3895:3895))
        (PORT clk (2062:2062:2062) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2263:2263:2263))
        (PORT clk (2062:2062:2062) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2096:2096:2096))
        (PORT d[0] (2442:2442:2442) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2522:2522:2522))
        (PORT d[1] (2050:2050:2050) (2232:2232:2232))
        (PORT d[2] (1784:1784:1784) (1910:1910:1910))
        (PORT d[3] (2047:2047:2047) (2135:2135:2135))
        (PORT d[4] (2055:2055:2055) (2181:2181:2181))
        (PORT d[5] (2039:2039:2039) (2155:2155:2155))
        (PORT d[6] (2073:2073:2073) (2182:2182:2182))
        (PORT d[7] (2228:2228:2228) (2408:2408:2408))
        (PORT d[8] (2235:2235:2235) (2418:2418:2418))
        (PORT d[9] (1833:1833:1833) (1966:1966:1966))
        (PORT d[10] (1614:1614:1614) (1732:1732:1732))
        (PORT d[11] (2040:2040:2040) (2122:2122:2122))
        (PORT d[12] (2119:2119:2119) (2241:2241:2241))
        (PORT clk (2026:2026:2026) (2023:2023:2023))
        (PORT stall (2474:2474:2474) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2023:2023:2023))
        (PORT d[0] (1652:1652:1652) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1291:1291:1291))
        (PORT datab (928:928:928) (1027:1027:1027))
        (PORT datac (1483:1483:1483) (1573:1573:1573))
        (PORT datad (1560:1560:1560) (1653:1653:1653))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (941:941:941))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (246:246:246))
        (PORT datab (1982:1982:1982) (2067:2067:2067))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (330:330:330))
        (PORT datab (242:242:242) (323:323:323))
        (PORT datac (582:582:582) (612:612:612))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (536:536:536) (566:566:566))
        (PORT sload (1388:1388:1388) (1450:1450:1450))
        (PORT ena (1300:1300:1300) (1298:1298:1298))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1543:1543:1543))
        (PORT datab (1396:1396:1396) (1490:1490:1490))
        (PORT datac (634:634:634) (677:677:677))
        (PORT datad (614:614:614) (651:651:651))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1715:1715:1715))
        (PORT datab (200:200:200) (240:240:240))
        (PORT datac (627:627:627) (674:674:674))
        (PORT datad (1343:1343:1343) (1440:1440:1440))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1499:1499:1499))
        (PORT datab (279:279:279) (367:367:367))
        (PORT datac (610:610:610) (631:631:631))
        (PORT datad (888:888:888) (892:892:892))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (243:243:243))
        (PORT datab (754:754:754) (798:798:798))
        (PORT datac (819:819:819) (845:845:845))
        (PORT datad (972:972:972) (1009:1009:1009))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2245:2245:2245) (2267:2267:2267))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1233:1233:1233))
        (PORT datab (842:842:842) (892:892:892))
        (PORT datac (824:824:824) (880:880:880))
        (PORT datad (660:660:660) (742:742:742))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1697:1697:1697))
        (PORT datab (656:656:656) (717:717:717))
        (PORT datac (635:635:635) (680:680:680))
        (PORT datad (332:332:332) (350:350:350))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (415:415:415))
        (PORT datab (754:754:754) (803:803:803))
        (PORT datac (1142:1142:1142) (1169:1169:1169))
        (PORT datad (803:803:803) (820:820:820))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1694:1694:1694))
        (PORT datab (752:752:752) (798:798:798))
        (PORT datad (174:174:174) (198:198:198))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2126:2126:2126))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2214:2214:2214) (2218:2218:2218))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (546:546:546) (711:711:711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1682:1682:1682))
        (PORT datab (3734:3734:3734) (4086:4086:4086))
        (PORT datad (1131:1131:1131) (1161:1161:1161))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[57\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (316:316:316))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[57\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1743:1743:1743))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1743:1743:1743))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2300:2300:2300))
        (PORT clk (2040:2040:2040) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3482:3482:3482))
        (PORT d[1] (2698:2698:2698) (2950:2950:2950))
        (PORT d[2] (2473:2473:2473) (2760:2760:2760))
        (PORT d[3] (3007:3007:3007) (3189:3189:3189))
        (PORT d[4] (1945:1945:1945) (2124:2124:2124))
        (PORT d[5] (2332:2332:2332) (2468:2468:2468))
        (PORT d[6] (2911:2911:2911) (3103:3103:3103))
        (PORT d[7] (4214:4214:4214) (4494:4494:4494))
        (PORT d[8] (2863:2863:2863) (3106:3106:3106))
        (PORT d[9] (2989:2989:2989) (3210:3210:3210))
        (PORT d[10] (3056:3056:3056) (3320:3320:3320))
        (PORT d[11] (4320:4320:4320) (4678:4678:4678))
        (PORT d[12] (3549:3549:3549) (3856:3856:3856))
        (PORT clk (2037:2037:2037) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2137:2137:2137))
        (PORT clk (2037:2037:2037) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2068:2068:2068))
        (PORT d[0] (2639:2639:2639) (2693:2693:2693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2140:2140:2140))
        (PORT d[1] (2285:2285:2285) (2544:2544:2544))
        (PORT d[2] (2159:2159:2159) (2294:2294:2294))
        (PORT d[3] (2038:2038:2038) (2216:2216:2216))
        (PORT d[4] (2369:2369:2369) (2458:2458:2458))
        (PORT d[5] (1979:1979:1979) (2166:2166:2166))
        (PORT d[6] (2054:2054:2054) (2203:2203:2203))
        (PORT d[7] (2271:2271:2271) (2415:2415:2415))
        (PORT d[8] (2149:2149:2149) (2299:2299:2299))
        (PORT d[9] (2001:2001:2001) (2153:2153:2153))
        (PORT d[10] (2053:2053:2053) (2218:2218:2218))
        (PORT d[11] (2179:2179:2179) (2333:2333:2333))
        (PORT d[12] (1936:1936:1936) (2067:2067:2067))
        (PORT clk (2001:2001:2001) (1995:1995:1995))
        (PORT stall (3152:3152:3152) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1995:1995:1995))
        (PORT d[0] (1694:1694:1694) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2990:2990:2990))
        (PORT clk (2016:2016:2016) (2043:2043:2043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3777:3777:3777) (4102:4102:4102))
        (PORT d[1] (2899:2899:2899) (2977:2977:2977))
        (PORT d[2] (2926:2926:2926) (3190:3190:3190))
        (PORT d[3] (2840:2840:2840) (3018:3018:3018))
        (PORT d[4] (2458:2458:2458) (2568:2568:2568))
        (PORT d[5] (2560:2560:2560) (2778:2778:2778))
        (PORT d[6] (3502:3502:3502) (3791:3791:3791))
        (PORT d[7] (3256:3256:3256) (3471:3471:3471))
        (PORT d[8] (2095:2095:2095) (2338:2338:2338))
        (PORT d[9] (2715:2715:2715) (2932:2932:2932))
        (PORT d[10] (3712:3712:3712) (4003:4003:4003))
        (PORT d[11] (3304:3304:3304) (3570:3570:3570))
        (PORT d[12] (3416:3416:3416) (3794:3794:3794))
        (PORT clk (2013:2013:2013) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1915:1915:1915))
        (PORT clk (2013:2013:2013) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2043:2043:2043))
        (PORT d[0] (2410:2410:2410) (2452:2452:2452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2044:2044:2044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2258:2258:2258))
        (PORT d[1] (1742:1742:1742) (1901:1901:1901))
        (PORT d[2] (2051:2051:2051) (2144:2144:2144))
        (PORT d[3] (2372:2372:2372) (2548:2548:2548))
        (PORT d[4] (2324:2324:2324) (2502:2502:2502))
        (PORT d[5] (1927:1927:1927) (2083:2083:2083))
        (PORT d[6] (2160:2160:2160) (2321:2321:2321))
        (PORT d[7] (1930:1930:1930) (2073:2073:2073))
        (PORT d[8] (2165:2165:2165) (2330:2330:2330))
        (PORT d[9] (2023:2023:2023) (2178:2178:2178))
        (PORT d[10] (1916:1916:1916) (2067:2067:2067))
        (PORT d[11] (2042:2042:2042) (2187:2187:2187))
        (PORT d[12] (1816:1816:1816) (1935:1935:1935))
        (PORT clk (1977:1977:1977) (1970:1970:1970))
        (PORT stall (2720:2720:2720) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1970:1970:1970))
        (PORT d[0] (1742:1742:1742) (1813:1813:1813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (885:885:885))
        (PORT datab (1058:1058:1058) (1179:1179:1179))
        (PORT datac (1612:1612:1612) (1724:1724:1724))
        (PORT datad (1666:1666:1666) (1707:1707:1707))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2386:2386:2386))
        (PORT clk (2039:2039:2039) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3969:3969:3969))
        (PORT d[1] (3218:3218:3218) (3322:3322:3322))
        (PORT d[2] (2328:2328:2328) (2577:2577:2577))
        (PORT d[3] (2632:2632:2632) (2820:2820:2820))
        (PORT d[4] (3058:3058:3058) (3194:3194:3194))
        (PORT d[5] (2269:2269:2269) (2429:2429:2429))
        (PORT d[6] (3139:3139:3139) (3390:3390:3390))
        (PORT d[7] (3592:3592:3592) (3832:3832:3832))
        (PORT d[8] (2348:2348:2348) (2590:2590:2590))
        (PORT d[9] (2727:2727:2727) (2939:2939:2939))
        (PORT d[10] (3997:3997:3997) (4310:4310:4310))
        (PORT d[11] (3584:3584:3584) (3888:3888:3888))
        (PORT d[12] (3381:3381:3381) (3736:3736:3736))
        (PORT clk (2036:2036:2036) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2278:2278:2278))
        (PORT clk (2036:2036:2036) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2065:2065:2065))
        (PORT d[0] (2743:2743:2743) (2815:2815:2815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2303:2303:2303))
        (PORT d[1] (2042:2042:2042) (2201:2201:2201))
        (PORT d[2] (2121:2121:2121) (2265:2265:2265))
        (PORT d[3] (2047:2047:2047) (2200:2200:2200))
        (PORT d[4] (2243:2243:2243) (2382:2382:2382))
        (PORT d[5] (1942:1942:1942) (2106:2106:2106))
        (PORT d[6] (2061:2061:2061) (2243:2243:2243))
        (PORT d[7] (1959:1959:1959) (2115:2115:2115))
        (PORT d[8] (2390:2390:2390) (2554:2554:2554))
        (PORT d[9] (2080:2080:2080) (2261:2261:2261))
        (PORT d[10] (1894:1894:1894) (1995:1995:1995))
        (PORT d[11] (2034:2034:2034) (2176:2176:2176))
        (PORT d[12] (1801:1801:1801) (1898:1898:1898))
        (PORT clk (2000:2000:2000) (1992:1992:1992))
        (PORT stall (2907:2907:2907) (2773:2773:2773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (1992:1992:1992))
        (PORT d[0] (1746:1746:1746) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2909:2909:2909))
        (PORT clk (2026:2026:2026) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2717:2717:2717))
        (PORT d[1] (2877:2877:2877) (3174:3174:3174))
        (PORT d[2] (2864:2864:2864) (3184:3184:3184))
        (PORT d[3] (2822:2822:2822) (2955:2955:2955))
        (PORT d[4] (1705:1705:1705) (1887:1887:1887))
        (PORT d[5] (2506:2506:2506) (2698:2698:2698))
        (PORT d[6] (2881:2881:2881) (3040:3040:3040))
        (PORT d[7] (3717:3717:3717) (3995:3995:3995))
        (PORT d[8] (2791:2791:2791) (3050:3050:3050))
        (PORT d[9] (3009:3009:3009) (3230:3230:3230))
        (PORT d[10] (3104:3104:3104) (3351:3351:3351))
        (PORT d[11] (3429:3429:3429) (3771:3771:3771))
        (PORT d[12] (3023:3023:3023) (3364:3364:3364))
        (PORT clk (2023:2023:2023) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2035:2035:2035))
        (PORT clk (2023:2023:2023) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2056:2056:2056))
        (PORT d[0] (2575:2575:2575) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1885:1885:1885))
        (PORT d[1] (2388:2388:2388) (2585:2585:2585))
        (PORT d[2] (2114:2114:2114) (2295:2295:2295))
        (PORT d[3] (2278:2278:2278) (2425:2425:2425))
        (PORT d[4] (2352:2352:2352) (2519:2519:2519))
        (PORT d[5] (1981:1981:1981) (2155:2155:2155))
        (PORT d[6] (2330:2330:2330) (2496:2496:2496))
        (PORT d[7] (2292:2292:2292) (2443:2443:2443))
        (PORT d[8] (1973:1973:1973) (2148:2148:2148))
        (PORT d[9] (2321:2321:2321) (2464:2464:2464))
        (PORT d[10] (1791:1791:1791) (1952:1952:1952))
        (PORT d[11] (2310:2310:2310) (2405:2405:2405))
        (PORT d[12] (1965:1965:1965) (2118:2118:2118))
        (PORT clk (1987:1987:1987) (1983:1983:1983))
        (PORT stall (3019:3019:3019) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1983:1983:1983))
        (PORT d[0] (1811:1811:1811) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (882:882:882))
        (PORT datab (1061:1061:1061) (1176:1176:1176))
        (PORT datac (1467:1467:1467) (1544:1544:1544))
        (PORT datad (1640:1640:1640) (1735:1735:1735))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1868:1868:1868))
        (PORT clk (2028:2028:2028) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3180:3180:3180))
        (PORT d[1] (2603:2603:2603) (2878:2878:2878))
        (PORT d[2] (3226:3226:3226) (3535:3535:3535))
        (PORT d[3] (4114:4114:4114) (4470:4470:4470))
        (PORT d[4] (1688:1688:1688) (1868:1868:1868))
        (PORT d[5] (2457:2457:2457) (2652:2652:2652))
        (PORT d[6] (2838:2838:2838) (2957:2957:2957))
        (PORT d[7] (4479:4479:4479) (4799:4799:4799))
        (PORT d[8] (3076:3076:3076) (3333:3333:3333))
        (PORT d[9] (3384:3384:3384) (3634:3634:3634))
        (PORT d[10] (3082:3082:3082) (3283:3283:3283))
        (PORT d[11] (3723:3723:3723) (4052:4052:4052))
        (PORT d[12] (2817:2817:2817) (3174:3174:3174))
        (PORT clk (2025:2025:2025) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (2032:2032:2032))
        (PORT clk (2025:2025:2025) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2059:2059:2059))
        (PORT d[0] (2511:2511:2511) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1872:1872:1872))
        (PORT d[1] (1814:1814:1814) (1867:1867:1867))
        (PORT d[2] (1917:1917:1917) (2050:2050:2050))
        (PORT d[3] (1963:1963:1963) (2098:2098:2098))
        (PORT d[4] (2141:2141:2141) (2310:2310:2310))
        (PORT d[5] (2078:2078:2078) (2152:2152:2152))
        (PORT d[6] (2044:2044:2044) (2208:2208:2208))
        (PORT d[7] (2013:2013:2013) (2078:2078:2078))
        (PORT d[8] (1939:1939:1939) (2008:2008:2008))
        (PORT d[9] (2065:2065:2065) (2200:2200:2200))
        (PORT d[10] (1686:1686:1686) (1813:1813:1813))
        (PORT d[11] (2023:2023:2023) (2110:2110:2110))
        (PORT d[12] (1948:1948:1948) (2074:2074:2074))
        (PORT clk (1989:1989:1989) (1986:1986:1986))
        (PORT stall (2750:2750:2750) (2635:2635:2635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1986:1986:1986))
        (PORT d[0] (1658:1658:1658) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (3002:3002:3002))
        (PORT clk (2028:2028:2028) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2361:2361:2361))
        (PORT d[1] (2322:2322:2322) (2372:2372:2372))
        (PORT d[2] (2601:2601:2601) (2783:2783:2783))
        (PORT d[3] (2152:2152:2152) (2244:2244:2244))
        (PORT d[4] (2175:2175:2175) (2261:2261:2261))
        (PORT d[5] (2879:2879:2879) (3121:3121:3121))
        (PORT d[6] (3371:3371:3371) (3591:3591:3591))
        (PORT d[7] (3610:3610:3610) (3825:3825:3825))
        (PORT d[8] (2016:2016:2016) (2227:2227:2227))
        (PORT d[9] (3086:3086:3086) (3347:3347:3347))
        (PORT d[10] (4157:4157:4157) (4554:4554:4554))
        (PORT d[11] (3546:3546:3546) (3803:3803:3803))
        (PORT d[12] (3427:3427:3427) (3837:3837:3837))
        (PORT clk (2025:2025:2025) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1982:1982:1982))
        (PORT clk (2025:2025:2025) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2055:2055:2055))
        (PORT d[0] (2456:2456:2456) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2196:2196:2196))
        (PORT d[1] (1421:1421:1421) (1556:1556:1556))
        (PORT d[2] (2028:2028:2028) (2141:2141:2141))
        (PORT d[3] (1938:1938:1938) (2080:2080:2080))
        (PORT d[4] (1769:1769:1769) (1903:1903:1903))
        (PORT d[5] (1973:1973:1973) (2147:2147:2147))
        (PORT d[6] (2003:2003:2003) (2137:2137:2137))
        (PORT d[7] (1601:1601:1601) (1724:1724:1724))
        (PORT d[8] (1902:1902:1902) (2041:2041:2041))
        (PORT d[9] (1727:1727:1727) (1869:1869:1869))
        (PORT d[10] (1683:1683:1683) (1800:1800:1800))
        (PORT d[11] (2067:2067:2067) (2202:2202:2202))
        (PORT d[12] (1818:1818:1818) (1938:1938:1938))
        (PORT clk (1989:1989:1989) (1982:1982:1982))
        (PORT stall (2702:2702:2702) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1982:1982:1982))
        (PORT d[0] (1750:1750:1750) (1805:1805:1805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (882:882:882))
        (PORT datab (1058:1058:1058) (1176:1176:1176))
        (PORT datac (1519:1519:1519) (1589:1589:1589))
        (PORT datad (1248:1248:1248) (1291:1291:1291))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (3021:3021:3021))
        (PORT clk (2051:2051:2051) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (2005:2005:2005))
        (PORT d[1] (2325:2325:2325) (2359:2359:2359))
        (PORT d[2] (1633:1633:1633) (1798:1798:1798))
        (PORT d[3] (2192:2192:2192) (2294:2294:2294))
        (PORT d[4] (2122:2122:2122) (2165:2165:2165))
        (PORT d[5] (1703:1703:1703) (1748:1748:1748))
        (PORT d[6] (2876:2876:2876) (3084:3084:3084))
        (PORT d[7] (3007:3007:3007) (3112:3112:3112))
        (PORT d[8] (2044:2044:2044) (2283:2283:2283))
        (PORT d[9] (3056:3056:3056) (3278:3278:3278))
        (PORT d[10] (3865:3865:3865) (4229:4229:4229))
        (PORT d[11] (2875:2875:2875) (3071:3071:3071))
        (PORT d[12] (3662:3662:3662) (4015:4015:4015))
        (PORT clk (2048:2048:2048) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1881:1881:1881))
        (PORT clk (2048:2048:2048) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2078:2078:2078))
        (PORT d[0] (2623:2623:2623) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1904:1904:1904))
        (PORT d[1] (1731:1731:1731) (1861:1861:1861))
        (PORT d[2] (1555:1555:1555) (1619:1619:1619))
        (PORT d[3] (1696:1696:1696) (1815:1815:1815))
        (PORT d[4] (1761:1761:1761) (1906:1906:1906))
        (PORT d[5] (1698:1698:1698) (1777:1777:1777))
        (PORT d[6] (1776:1776:1776) (1796:1796:1796))
        (PORT d[7] (1597:1597:1597) (1735:1735:1735))
        (PORT d[8] (1914:1914:1914) (2020:2020:2020))
        (PORT d[9] (1617:1617:1617) (1751:1751:1751))
        (PORT d[10] (1360:1360:1360) (1439:1439:1439))
        (PORT d[11] (2105:2105:2105) (2308:2308:2308))
        (PORT d[12] (1696:1696:1696) (1745:1745:1745))
        (PORT clk (2012:2012:2012) (2005:2005:2005))
        (PORT stall (2554:2554:2554) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2005:2005:2005))
        (PORT d[0] (1393:1393:1393) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (2150:2150:2150))
        (PORT clk (2040:2040:2040) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2489:2489:2489))
        (PORT d[1] (2604:2604:2604) (2885:2885:2885))
        (PORT d[2] (2871:2871:2871) (3196:3196:3196))
        (PORT d[3] (4139:4139:4139) (4505:4505:4505))
        (PORT d[4] (2632:2632:2632) (2875:2875:2875))
        (PORT d[5] (2209:2209:2209) (2389:2389:2389))
        (PORT d[6] (3146:3146:3146) (3289:3289:3289))
        (PORT d[7] (3972:3972:3972) (4282:4282:4282))
        (PORT d[8] (2570:2570:2570) (2790:2790:2790))
        (PORT d[9] (3656:3656:3656) (3921:3921:3921))
        (PORT d[10] (3176:3176:3176) (3470:3470:3470))
        (PORT d[11] (3710:3710:3710) (4062:4062:4062))
        (PORT d[12] (3345:3345:3345) (3696:3696:3696))
        (PORT clk (2037:2037:2037) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2369:2369:2369))
        (PORT clk (2037:2037:2037) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2068:2068:2068))
        (PORT d[0] (2632:2632:2632) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1658:1658:1658))
        (PORT d[1] (1823:1823:1823) (1885:1885:1885))
        (PORT d[2] (1740:1740:1740) (1863:1863:1863))
        (PORT d[3] (1928:1928:1928) (2046:2046:2046))
        (PORT d[4] (2170:2170:2170) (2335:2335:2335))
        (PORT d[5] (1766:1766:1766) (1864:1864:1864))
        (PORT d[6] (1701:1701:1701) (1742:1742:1742))
        (PORT d[7] (2001:2001:2001) (2057:2057:2057))
        (PORT d[8] (1835:1835:1835) (1861:1861:1861))
        (PORT d[9] (1726:1726:1726) (1860:1860:1860))
        (PORT d[10] (1636:1636:1636) (1758:1758:1758))
        (PORT d[11] (1808:1808:1808) (1903:1903:1903))
        (PORT d[12] (1640:1640:1640) (1753:1753:1753))
        (PORT clk (2001:2001:2001) (1995:1995:1995))
        (PORT stall (2704:2704:2704) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1995:1995:1995))
        (PORT d[0] (1761:1761:1761) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (883:883:883))
        (PORT datab (1059:1059:1059) (1177:1177:1177))
        (PORT datac (1246:1246:1246) (1304:1304:1304))
        (PORT datad (1641:1641:1641) (1667:1667:1667))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (1770:1770:1770) (1865:1865:1865))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (243:243:243))
        (PORT datab (1802:1802:1802) (1893:1893:1893))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (331:331:331))
        (PORT datab (242:242:242) (324:324:324))
        (PORT datac (866:866:866) (918:918:918))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1743:1743:1743))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (537:537:537) (568:568:568))
        (PORT sload (1699:1699:1699) (1763:1763:1763))
        (PORT ena (1504:1504:1504) (1504:1504:1504))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1757:1757:1757))
        (PORT asdata (1827:1827:1827) (1913:1913:1913))
        (PORT ena (1871:1871:1871) (1935:1935:1935))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (490:490:490))
        (PORT datab (323:323:323) (427:427:427))
        (PORT datac (273:273:273) (363:363:363))
        (PORT datad (306:306:306) (405:405:405))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (287:287:287))
        (PORT datac (510:510:510) (520:520:520))
        (PORT datad (1501:1501:1501) (1512:1512:1512))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeAC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (462:462:462))
        (PORT datab (582:582:582) (603:603:603))
        (PORT datac (638:638:638) (652:652:652))
        (PORT datad (621:621:621) (635:635:635))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (459:459:459))
        (PORT datab (240:240:240) (280:280:280))
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (1150:1150:1150) (1202:1202:1202))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (670:670:670))
        (PORT datab (272:272:272) (358:358:358))
        (PORT datac (1099:1099:1099) (1197:1197:1197))
        (PORT datad (687:687:687) (735:735:735))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (711:711:711))
        (PORT datab (729:729:729) (775:775:775))
        (PORT datac (921:921:921) (986:986:986))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (693:693:693))
        (PORT datab (438:438:438) (475:475:475))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (605:605:605) (614:614:614))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (1024:1024:1024))
        (PORT datab (695:695:695) (736:736:736))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1757:1757:1757))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1778:1778:1778) (1792:1792:1792))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (564:564:564) (729:729:729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1686:1686:1686))
        (PORT datab (3939:3939:3939) (4319:4319:4319))
        (PORT datad (608:608:608) (637:637:637))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[52\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2130:2130:2130))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[51\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1750:1750:1750))
        (PORT asdata (994:994:994) (1041:1041:1041))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1923:1923:1923))
        (PORT clk (2055:2055:2055) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3357:3357:3357))
        (PORT d[1] (3047:3047:3047) (3269:3269:3269))
        (PORT d[2] (1972:1972:1972) (2146:2146:2146))
        (PORT d[3] (2495:2495:2495) (2601:2601:2601))
        (PORT d[4] (3366:3366:3366) (3676:3676:3676))
        (PORT d[5] (1792:1792:1792) (1837:1837:1837))
        (PORT d[6] (2742:2742:2742) (2930:2930:2930))
        (PORT d[7] (2832:2832:2832) (2919:2919:2919))
        (PORT d[8] (2022:2022:2022) (2246:2246:2246))
        (PORT d[9] (3656:3656:3656) (3961:3961:3961))
        (PORT d[10] (3853:3853:3853) (4222:4222:4222))
        (PORT d[11] (2573:2573:2573) (2771:2771:2771))
        (PORT d[12] (3443:3443:3443) (3744:3744:3744))
        (PORT clk (2052:2052:2052) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1868:1868:1868))
        (PORT clk (2052:2052:2052) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2086:2086:2086))
        (PORT d[0] (2370:2370:2370) (2405:2405:2405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1852:1852:1852) (1946:1946:1946))
        (PORT d[1] (1730:1730:1730) (1885:1885:1885))
        (PORT d[2] (2072:2072:2072) (2158:2158:2158))
        (PORT d[3] (1569:1569:1569) (1688:1688:1688))
        (PORT d[4] (1772:1772:1772) (1914:1914:1914))
        (PORT d[5] (1816:1816:1816) (1865:1865:1865))
        (PORT d[6] (2015:2015:2015) (2124:2124:2124))
        (PORT d[7] (2218:2218:2218) (2373:2373:2373))
        (PORT d[8] (1973:1973:1973) (2105:2105:2105))
        (PORT d[9] (1572:1572:1572) (1683:1683:1683))
        (PORT d[10] (1371:1371:1371) (1466:1466:1466))
        (PORT d[11] (1836:1836:1836) (2024:2024:2024))
        (PORT d[12] (2163:2163:2163) (2284:2284:2284))
        (PORT clk (2016:2016:2016) (2013:2013:2013))
        (PORT stall (2065:2065:2065) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2013:2013:2013))
        (PORT d[0] (1344:1344:1344) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2220:2220:2220))
        (PORT clk (2055:2055:2055) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2206:2206:2206))
        (PORT d[1] (3076:3076:3076) (3312:3312:3312))
        (PORT d[2] (1963:1963:1963) (2169:2169:2169))
        (PORT d[3] (2494:2494:2494) (2601:2601:2601))
        (PORT d[4] (3351:3351:3351) (3668:3668:3668))
        (PORT d[5] (3133:3133:3133) (3291:3291:3291))
        (PORT d[6] (2738:2738:2738) (2924:2924:2924))
        (PORT d[7] (2850:2850:2850) (2930:2930:2930))
        (PORT d[8] (2024:2024:2024) (2239:2239:2239))
        (PORT d[9] (3798:3798:3798) (4108:4108:4108))
        (PORT d[10] (4118:4118:4118) (4478:4478:4478))
        (PORT d[11] (2586:2586:2586) (2763:2763:2763))
        (PORT d[12] (3374:3374:3374) (3708:3708:3708))
        (PORT clk (2052:2052:2052) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1594:1594:1594) (1594:1594:1594))
        (PORT clk (2052:2052:2052) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2086:2086:2086))
        (PORT d[0] (2119:2119:2119) (2131:2131:2131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (1910:1910:1910))
        (PORT d[1] (1730:1730:1730) (1884:1884:1884))
        (PORT d[2] (1831:1831:1831) (1911:1911:1911))
        (PORT d[3] (1828:1828:1828) (1943:1943:1943))
        (PORT d[4] (2048:2048:2048) (2178:2178:2178))
        (PORT d[5] (1843:1843:1843) (1895:1895:1895))
        (PORT d[6] (1894:1894:1894) (1997:1997:1997))
        (PORT d[7] (2223:2223:2223) (2381:2381:2381))
        (PORT d[8] (1878:1878:1878) (2008:2008:2008))
        (PORT d[9] (1503:1503:1503) (1612:1612:1612))
        (PORT d[10] (1348:1348:1348) (1441:1441:1441))
        (PORT d[11] (1790:1790:1790) (1974:1974:1974))
        (PORT d[12] (1709:1709:1709) (1777:1777:1777))
        (PORT clk (2016:2016:2016) (2013:2013:2013))
        (PORT stall (2368:2368:2368) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2013:2013:2013))
        (PORT d[0] (1416:1416:1416) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (929:929:929))
        (PORT datab (803:803:803) (921:921:921))
        (PORT datac (1639:1639:1639) (1628:1628:1628))
        (PORT datad (1250:1250:1250) (1320:1320:1320))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (1923:1923:1923))
        (PORT clk (2047:2047:2047) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2831:2831:2831))
        (PORT d[1] (2177:2177:2177) (2407:2407:2407))
        (PORT d[2] (3250:3250:3250) (3603:3603:3603))
        (PORT d[3] (3856:3856:3856) (4183:4183:4183))
        (PORT d[4] (1246:1246:1246) (1373:1373:1373))
        (PORT d[5] (2520:2520:2520) (2700:2700:2700))
        (PORT d[6] (3481:3481:3481) (3625:3625:3625))
        (PORT d[7] (4745:4745:4745) (5050:5050:5050))
        (PORT d[8] (2840:2840:2840) (3103:3103:3103))
        (PORT d[9] (3099:3099:3099) (3332:3332:3332))
        (PORT d[10] (3513:3513:3513) (3875:3875:3875))
        (PORT d[11] (4030:4030:4030) (4380:4380:4380))
        (PORT d[12] (3005:3005:3005) (3308:3308:3308))
        (PORT clk (2044:2044:2044) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (1908:1908:1908))
        (PORT clk (2044:2044:2044) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
        (PORT d[0] (2459:2459:2459) (2446:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1468:1468:1468))
        (PORT d[1] (1426:1426:1426) (1454:1454:1454))
        (PORT d[2] (1672:1672:1672) (1777:1777:1777))
        (PORT d[3] (2092:2092:2092) (2254:2254:2254))
        (PORT d[4] (2079:2079:2079) (2222:2222:2222))
        (PORT d[5] (1433:1433:1433) (1445:1445:1445))
        (PORT d[6] (1458:1458:1458) (1488:1488:1488))
        (PORT d[7] (1490:1490:1490) (1514:1514:1514))
        (PORT d[8] (2029:2029:2029) (2170:2170:2170))
        (PORT d[9] (1688:1688:1688) (1799:1799:1799))
        (PORT d[10] (1439:1439:1439) (1550:1550:1550))
        (PORT d[11] (1420:1420:1420) (1463:1463:1463))
        (PORT d[12] (1626:1626:1626) (1723:1723:1723))
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (PORT stall (2728:2728:2728) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (PORT d[0] (1496:1496:1496) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (1844:1844:1844))
        (PORT clk (2046:2046:2046) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1949:1949:1949))
        (PORT d[1] (1917:1917:1917) (2056:2056:2056))
        (PORT d[2] (2908:2908:2908) (3181:3181:3181))
        (PORT d[3] (1830:1830:1830) (1966:1966:1966))
        (PORT d[4] (3836:3836:3836) (4080:4080:4080))
        (PORT d[5] (1911:1911:1911) (2018:2018:2018))
        (PORT d[6] (2602:2602:2602) (2768:2768:2768))
        (PORT d[7] (2287:2287:2287) (2391:2391:2391))
        (PORT d[8] (2714:2714:2714) (3033:3033:3033))
        (PORT d[9] (3585:3585:3585) (3811:3811:3811))
        (PORT d[10] (1586:1586:1586) (1718:1718:1718))
        (PORT d[11] (3646:3646:3646) (3995:3995:3995))
        (PORT d[12] (2807:2807:2807) (3143:3143:3143))
        (PORT clk (2043:2043:2043) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (1975:1975:1975))
        (PORT clk (2043:2043:2043) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2076:2076:2076))
        (PORT d[0] (2450:2450:2450) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1693:1693:1693))
        (PORT d[1] (1616:1616:1616) (1701:1701:1701))
        (PORT d[2] (1836:1836:1836) (1955:1955:1955))
        (PORT d[3] (1646:1646:1646) (1756:1756:1756))
        (PORT d[4] (1636:1636:1636) (1744:1744:1744))
        (PORT d[5] (1804:1804:1804) (1913:1913:1913))
        (PORT d[6] (1389:1389:1389) (1495:1495:1495))
        (PORT d[7] (1904:1904:1904) (1990:1990:1990))
        (PORT d[8] (1741:1741:1741) (1827:1827:1827))
        (PORT d[9] (1904:1904:1904) (2031:2031:2031))
        (PORT d[10] (1646:1646:1646) (1741:1741:1741))
        (PORT d[11] (1891:1891:1891) (2012:2012:2012))
        (PORT d[12] (1946:1946:1946) (2021:2021:2021))
        (PORT clk (2007:2007:2007) (2003:2003:2003))
        (PORT stall (2768:2768:2768) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2003:2003:2003))
        (PORT d[0] (1432:1432:1432) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (928:928:928))
        (PORT datab (801:801:801) (910:910:910))
        (PORT datac (1239:1239:1239) (1301:1301:1301))
        (PORT datad (1197:1197:1197) (1243:1243:1243))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1372:1372:1372))
        (PORT clk (2048:2048:2048) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2424:2424:2424))
        (PORT d[1] (2533:2533:2533) (2776:2776:2776))
        (PORT d[2] (3274:3274:3274) (3633:3633:3633))
        (PORT d[3] (3469:3469:3469) (3787:3787:3787))
        (PORT d[4] (1454:1454:1454) (1595:1595:1595))
        (PORT d[5] (2517:2517:2517) (2718:2718:2718))
        (PORT d[6] (3482:3482:3482) (3626:3626:3626))
        (PORT d[7] (4760:4760:4760) (5064:5064:5064))
        (PORT d[8] (2258:2258:2258) (2462:2462:2462))
        (PORT d[9] (3134:3134:3134) (3379:3379:3379))
        (PORT d[10] (3486:3486:3486) (3843:3843:3843))
        (PORT d[11] (4067:4067:4067) (4391:4391:4391))
        (PORT d[12] (2973:2973:2973) (3267:3267:3267))
        (PORT clk (2045:2045:2045) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2081:2081:2081))
        (PORT clk (2045:2045:2045) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (PORT d[0] (2340:2340:2340) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1614:1614:1614))
        (PORT d[1] (1988:1988:1988) (2005:2005:2005))
        (PORT d[2] (2000:2000:2000) (2121:2121:2121))
        (PORT d[3] (1981:1981:1981) (2121:2121:2121))
        (PORT d[4] (2043:2043:2043) (2195:2195:2195))
        (PORT d[5] (1758:1758:1758) (1834:1834:1834))
        (PORT d[6] (1747:1747:1747) (1777:1777:1777))
        (PORT d[7] (1855:1855:1855) (1956:1956:1956))
        (PORT d[8] (2033:2033:2033) (2176:2176:2176))
        (PORT d[9] (1709:1709:1709) (1835:1835:1835))
        (PORT d[10] (1635:1635:1635) (1775:1775:1775))
        (PORT d[11] (1725:1725:1725) (1768:1768:1768))
        (PORT d[12] (1526:1526:1526) (1641:1641:1641))
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (PORT stall (2757:2757:2757) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (PORT d[0] (1496:1496:1496) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2216:2216:2216))
        (PORT clk (2054:2054:2054) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2208:2208:2208))
        (PORT d[1] (3060:3060:3060) (3297:3297:3297))
        (PORT d[2] (1662:1662:1662) (1836:1836:1836))
        (PORT d[3] (2205:2205:2205) (2290:2290:2290))
        (PORT d[4] (3386:3386:3386) (3697:3697:3697))
        (PORT d[5] (1784:1784:1784) (1819:1819:1819))
        (PORT d[6] (2990:2990:2990) (3202:3202:3202))
        (PORT d[7] (3023:3023:3023) (3126:3126:3126))
        (PORT d[8] (1996:1996:1996) (2211:2211:2211))
        (PORT d[9] (3620:3620:3620) (3889:3889:3889))
        (PORT d[10] (4038:4038:4038) (4398:4398:4398))
        (PORT d[11] (2888:2888:2888) (3075:3075:3075))
        (PORT d[12] (3651:3651:3651) (3988:3988:3988))
        (PORT clk (2051:2051:2051) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (1886:1886:1886))
        (PORT clk (2051:2051:2051) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2081:2081:2081))
        (PORT d[0] (2388:2388:2388) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (1898:1898:1898))
        (PORT d[1] (1444:1444:1444) (1584:1584:1584))
        (PORT d[2] (1871:1871:1871) (1937:1937:1937))
        (PORT d[3] (1838:1838:1838) (1971:1971:1971))
        (PORT d[4] (1713:1713:1713) (1800:1800:1800))
        (PORT d[5] (1804:1804:1804) (1836:1836:1836))
        (PORT d[6] (1882:1882:1882) (1981:1981:1981))
        (PORT d[7] (1928:1928:1928) (2088:2088:2088))
        (PORT d[8] (1902:1902:1902) (2034:2034:2034))
        (PORT d[9] (1563:1563:1563) (1686:1686:1686))
        (PORT d[10] (1357:1357:1357) (1433:1433:1433))
        (PORT d[11] (2125:2125:2125) (2310:2310:2310))
        (PORT d[12] (1699:1699:1699) (1749:1749:1749))
        (PORT clk (2015:2015:2015) (2008:2008:2008))
        (PORT stall (2451:2451:2451) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2008:2008:2008))
        (PORT d[0] (1382:1382:1382) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (927:927:927))
        (PORT datab (800:800:800) (909:909:909))
        (PORT datac (1377:1377:1377) (1394:1394:1394))
        (PORT datad (1267:1267:1267) (1319:1319:1319))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (1918:1918:1918))
        (PORT clk (2057:2057:2057) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3352:3352:3352))
        (PORT d[1] (2750:2750:2750) (2958:2958:2958))
        (PORT d[2] (1928:1928:1928) (2124:2124:2124))
        (PORT d[3] (2472:2472:2472) (2643:2643:2643))
        (PORT d[4] (3067:3067:3067) (3353:3353:3353))
        (PORT d[5] (2822:2822:2822) (2972:2972:2972))
        (PORT d[6] (2735:2735:2735) (2918:2918:2918))
        (PORT d[7] (2473:2473:2473) (2525:2525:2525))
        (PORT d[8] (2048:2048:2048) (2263:2263:2263))
        (PORT d[9] (3820:3820:3820) (4115:4115:4115))
        (PORT d[10] (4272:4272:4272) (4683:4683:4683))
        (PORT d[11] (2590:2590:2590) (2768:2768:2768))
        (PORT d[12] (3439:3439:3439) (3739:3739:3739))
        (PORT clk (2054:2054:2054) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1923:1923:1923))
        (PORT clk (2054:2054:2054) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2083:2083:2083))
        (PORT d[0] (2412:2412:2412) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2213:2213:2213))
        (PORT d[1] (2040:2040:2040) (2193:2193:2193))
        (PORT d[2] (2092:2092:2092) (2233:2233:2233))
        (PORT d[3] (1832:1832:1832) (1947:1947:1947))
        (PORT d[4] (1799:1799:1799) (1949:1949:1949))
        (PORT d[5] (1989:1989:1989) (2134:2134:2134))
        (PORT d[6] (2052:2052:2052) (2171:2171:2171))
        (PORT d[7] (2232:2232:2232) (2411:2411:2411))
        (PORT d[8] (1970:1970:1970) (2094:2094:2094))
        (PORT d[9] (1604:1604:1604) (1737:1737:1737))
        (PORT d[10] (1678:1678:1678) (1787:1787:1787))
        (PORT d[11] (1804:1804:1804) (1970:1970:1970))
        (PORT d[12] (2154:2154:2154) (2275:2275:2275))
        (PORT clk (2018:2018:2018) (2010:2010:2010))
        (PORT stall (2088:2088:2088) (2014:2014:2014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2010:2010:2010))
        (PORT d[0] (1405:1405:1405) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (2004:2004:2004))
        (PORT clk (2060:2060:2060) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3233:3233:3233))
        (PORT d[1] (2512:2512:2512) (2722:2722:2722))
        (PORT d[2] (3109:3109:3109) (3368:3368:3368))
        (PORT d[3] (3357:3357:3357) (3639:3639:3639))
        (PORT d[4] (2348:2348:2348) (2580:2580:2580))
        (PORT d[5] (2289:2289:2289) (2508:2508:2508))
        (PORT d[6] (4248:4248:4248) (4583:4583:4583))
        (PORT d[7] (4477:4477:4477) (4764:4764:4764))
        (PORT d[8] (2316:2316:2316) (2560:2560:2560))
        (PORT d[9] (3888:3888:3888) (4142:4142:4142))
        (PORT d[10] (3504:3504:3504) (3861:3861:3861))
        (PORT d[11] (3749:3749:3749) (4102:4102:4102))
        (PORT d[12] (2985:2985:2985) (3289:3289:3289))
        (PORT clk (2057:2057:2057) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1772:1772:1772))
        (PORT clk (2057:2057:2057) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
        (PORT d[0] (2386:2386:2386) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2119:2119:2119))
        (PORT d[1] (1884:1884:1884) (1932:1932:1932))
        (PORT d[2] (1899:1899:1899) (2038:2038:2038))
        (PORT d[3] (2306:2306:2306) (2495:2495:2495))
        (PORT d[4] (1972:1972:1972) (1998:1998:1998))
        (PORT d[5] (2180:2180:2180) (2323:2323:2323))
        (PORT d[6] (2056:2056:2056) (2105:2105:2105))
        (PORT d[7] (1846:1846:1846) (1962:1962:1962))
        (PORT d[8] (1979:1979:1979) (2116:2116:2116))
        (PORT d[9] (1734:1734:1734) (1872:1872:1872))
        (PORT d[10] (2022:2022:2022) (2163:2163:2163))
        (PORT d[11] (2064:2064:2064) (2245:2245:2245))
        (PORT d[12] (1927:1927:1927) (2045:2045:2045))
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (PORT stall (2395:2395:2395) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (PORT d[0] (1471:1471:1471) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (928:928:928))
        (PORT datab (803:803:803) (912:912:912))
        (PORT datac (1296:1296:1296) (1391:1391:1391))
        (PORT datad (1627:1627:1627) (1721:1721:1721))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (1049:1049:1049))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (1485:1485:1485) (1562:1562:1562))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (471:471:471))
        (PORT datab (389:389:389) (454:454:454))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (855:855:855) (863:863:863))
        (PORT sload (1388:1388:1388) (1450:1450:1450))
        (PORT ena (1300:1300:1300) (1298:1298:1298))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT asdata (1741:1741:1741) (1773:1773:1773))
        (PORT ena (1282:1282:1282) (1325:1325:1325))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeAC\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (541:541:541))
        (PORT datab (286:286:286) (376:376:376))
        (PORT datac (252:252:252) (335:335:335))
        (PORT datad (332:332:332) (351:351:351))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (298:298:298))
        (PORT datab (244:244:244) (289:289:289))
        (PORT datad (210:210:210) (245:245:245))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (457:457:457))
        (PORT datab (581:581:581) (603:603:603))
        (PORT datac (642:642:642) (657:657:657))
        (PORT datad (619:619:619) (630:630:630))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1483:1483:1483))
        (PORT datab (270:270:270) (355:355:355))
        (PORT datac (909:909:909) (937:937:937))
        (PORT datad (904:904:904) (937:937:937))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1237:1237:1237))
        (PORT datab (272:272:272) (358:358:358))
        (PORT datac (1136:1136:1136) (1156:1156:1156))
        (PORT datad (1060:1060:1060) (1081:1081:1081))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (978:978:978))
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (923:923:923) (989:989:989))
        (PORT datad (796:796:796) (846:846:846))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (1034:1034:1034))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1977:1977:1977) (1979:1979:1979))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3829:3829:3829) (4176:4176:4176))
        (PORT datab (1443:1443:1443) (1494:1494:1494))
        (PORT datad (606:606:606) (640:640:640))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1751:1751:1751))
        (PORT asdata (980:980:980) (1029:1029:1029))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (3140:3140:3140))
        (PORT clk (2037:2037:2037) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (3108:3108:3108))
        (PORT d[1] (2611:2611:2611) (2819:2819:2819))
        (PORT d[2] (3014:3014:3014) (3357:3357:3357))
        (PORT d[3] (3402:3402:3402) (3708:3708:3708))
        (PORT d[4] (2495:2495:2495) (2663:2663:2663))
        (PORT d[5] (2423:2423:2423) (2606:2606:2606))
        (PORT d[6] (3574:3574:3574) (3721:3721:3721))
        (PORT d[7] (4161:4161:4161) (4438:4438:4438))
        (PORT d[8] (2025:2025:2025) (2244:2244:2244))
        (PORT d[9] (3036:3036:3036) (3263:3263:3263))
        (PORT d[10] (2816:2816:2816) (3060:3060:3060))
        (PORT d[11] (3967:3967:3967) (4309:4309:4309))
        (PORT d[12] (3118:3118:3118) (3475:3475:3475))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2526:2526:2526))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2068:2068:2068))
        (PORT d[0] (2743:2743:2743) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (2021:2021:2021))
        (PORT d[1] (2107:2107:2107) (2222:2222:2222))
        (PORT d[2] (1915:1915:1915) (2036:2036:2036))
        (PORT d[3] (2229:2229:2229) (2383:2383:2383))
        (PORT d[4] (2262:2262:2262) (2408:2408:2408))
        (PORT d[5] (1984:1984:1984) (2172:2172:2172))
        (PORT d[6] (1791:1791:1791) (1946:1946:1946))
        (PORT d[7] (2270:2270:2270) (2406:2406:2406))
        (PORT d[8] (2259:2259:2259) (2430:2430:2430))
        (PORT d[9] (1995:1995:1995) (2141:2141:2141))
        (PORT d[10] (1978:1978:1978) (2118:2118:2118))
        (PORT d[11] (2129:2129:2129) (2252:2252:2252))
        (PORT d[12] (1980:1980:1980) (2135:2135:2135))
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT stall (2776:2776:2776) (2639:2639:2639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT d[0] (1534:1534:1534) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1731:1731:1731))
        (PORT clk (2037:2037:2037) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1704:1704:1704))
        (PORT d[1] (1902:1902:1902) (2034:2034:2034))
        (PORT d[2] (3215:3215:3215) (3507:3507:3507))
        (PORT d[3] (2103:2103:2103) (2240:2240:2240))
        (PORT d[4] (4148:4148:4148) (4397:4397:4397))
        (PORT d[5] (2128:2128:2128) (2266:2266:2266))
        (PORT d[6] (2488:2488:2488) (2572:2572:2572))
        (PORT d[7] (3619:3619:3619) (3886:3886:3886))
        (PORT d[8] (3011:3011:3011) (3347:3347:3347))
        (PORT d[9] (2079:2079:2079) (2120:2120:2120))
        (PORT d[10] (1865:1865:1865) (2011:2011:2011))
        (PORT d[11] (3675:3675:3675) (4036:4036:4036))
        (PORT d[12] (2861:2861:2861) (3219:3219:3219))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (2006:2006:2006))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2068:2068:2068))
        (PORT d[0] (2508:2508:2508) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1681:1681:1681))
        (PORT d[1] (1608:1608:1608) (1694:1694:1694))
        (PORT d[2] (1305:1305:1305) (1392:1392:1392))
        (PORT d[3] (1387:1387:1387) (1499:1499:1499))
        (PORT d[4] (1364:1364:1364) (1469:1469:1469))
        (PORT d[5] (1591:1591:1591) (1684:1684:1684))
        (PORT d[6] (1382:1382:1382) (1482:1482:1482))
        (PORT d[7] (1699:1699:1699) (1781:1781:1781))
        (PORT d[8] (1847:1847:1847) (1942:1942:1942))
        (PORT d[9] (1632:1632:1632) (1736:1736:1736))
        (PORT d[10] (1632:1632:1632) (1742:1742:1742))
        (PORT d[11] (1639:1639:1639) (1735:1735:1735))
        (PORT d[12] (1590:1590:1590) (1674:1674:1674))
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT stall (2759:2759:2759) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT d[0] (1449:1449:1449) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1087:1087:1087))
        (PORT datab (1118:1118:1118) (1245:1245:1245))
        (PORT datac (1529:1529:1529) (1613:1613:1613))
        (PORT datad (1212:1212:1212) (1245:1245:1245))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1685:1685:1685))
        (PORT clk (2037:2037:2037) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1979:1979:1979))
        (PORT d[1] (1620:1620:1620) (1735:1735:1735))
        (PORT d[2] (3234:3234:3234) (3496:3496:3496))
        (PORT d[3] (1531:1531:1531) (1645:1645:1645))
        (PORT d[4] (4139:4139:4139) (4403:4403:4403))
        (PORT d[5] (2445:2445:2445) (2577:2577:2577))
        (PORT d[6] (1742:1742:1742) (1827:1827:1827))
        (PORT d[7] (1833:1833:1833) (1937:1937:1937))
        (PORT d[8] (3016:3016:3016) (3357:3357:3357))
        (PORT d[9] (2395:2395:2395) (2455:2455:2455))
        (PORT d[10] (1893:1893:1893) (2044:2044:2044))
        (PORT d[11] (3978:3978:3978) (4338:4338:4338))
        (PORT d[12] (2863:2863:2863) (3228:3228:3228))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1578:1578:1578) (1578:1578:1578))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2068:2068:2068))
        (PORT d[0] (2103:2103:2103) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1365:1365:1365))
        (PORT d[1] (1619:1619:1619) (1680:1680:1680))
        (PORT d[2] (1475:1475:1475) (1513:1513:1513))
        (PORT d[3] (1353:1353:1353) (1428:1428:1428))
        (PORT d[4] (1074:1074:1074) (1152:1152:1152))
        (PORT d[5] (1662:1662:1662) (1755:1755:1755))
        (PORT d[6] (1400:1400:1400) (1494:1494:1494))
        (PORT d[7] (1348:1348:1348) (1426:1426:1426))
        (PORT d[8] (1785:1785:1785) (1873:1873:1873))
        (PORT d[9] (1612:1612:1612) (1717:1717:1717))
        (PORT d[10] (1332:1332:1332) (1425:1425:1425))
        (PORT d[11] (1622:1622:1622) (1717:1717:1717))
        (PORT d[12] (1296:1296:1296) (1362:1362:1362))
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT stall (2478:2478:2478) (2335:2335:2335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT d[0] (1239:1239:1239) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3601:3601:3601))
        (PORT clk (2026:2026:2026) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2756:2756:2756))
        (PORT d[1] (2206:2206:2206) (2449:2449:2449))
        (PORT d[2] (2463:2463:2463) (2753:2753:2753))
        (PORT d[3] (3660:3660:3660) (3986:3986:3986))
        (PORT d[4] (2190:2190:2190) (2397:2397:2397))
        (PORT d[5] (2448:2448:2448) (2635:2635:2635))
        (PORT d[6] (2842:2842:2842) (2963:2963:2963))
        (PORT d[7] (3720:3720:3720) (4019:4019:4019))
        (PORT d[8] (2321:2321:2321) (2554:2554:2554))
        (PORT d[9] (3344:3344:3344) (3607:3607:3607))
        (PORT d[10] (3545:3545:3545) (3836:3836:3836))
        (PORT d[11] (3395:3395:3395) (3707:3707:3707))
        (PORT d[12] (2817:2817:2817) (3173:3173:3173))
        (PORT clk (2023:2023:2023) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2119:2119:2119))
        (PORT clk (2023:2023:2023) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2056:2056:2056))
        (PORT d[0] (2604:2604:2604) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2126:2126:2126))
        (PORT d[1] (2153:2153:2153) (2283:2283:2283))
        (PORT d[2] (2169:2169:2169) (2317:2317:2317))
        (PORT d[3] (2278:2278:2278) (2439:2439:2439))
        (PORT d[4] (2122:2122:2122) (2187:2187:2187))
        (PORT d[5] (2188:2188:2188) (2353:2353:2353))
        (PORT d[6] (2092:2092:2092) (2240:2240:2240))
        (PORT d[7] (2163:2163:2163) (2290:2290:2290))
        (PORT d[8] (2238:2238:2238) (2418:2418:2418))
        (PORT d[9] (1946:1946:1946) (2094:2094:2094))
        (PORT d[10] (1960:1960:1960) (2100:2100:2100))
        (PORT d[11] (2053:2053:2053) (2146:2146:2146))
        (PORT d[12] (1927:1927:1927) (2055:2055:2055))
        (PORT clk (1987:1987:1987) (1983:1983:1983))
        (PORT stall (2773:2773:2773) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1983:1983:1983))
        (PORT d[0] (1684:1684:1684) (1788:1788:1788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1086:1086:1086))
        (PORT datab (1114:1114:1114) (1241:1241:1241))
        (PORT datac (1186:1186:1186) (1215:1215:1215))
        (PORT datad (1600:1600:1600) (1665:1665:1665))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (1934:1934:1934))
        (PORT clk (2050:2050:2050) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1358:1358:1358))
        (PORT d[1] (1576:1576:1576) (1670:1670:1670))
        (PORT d[2] (1568:1568:1568) (1689:1689:1689))
        (PORT d[3] (1336:1336:1336) (1431:1431:1431))
        (PORT d[4] (2771:2771:2771) (3038:3038:3038))
        (PORT d[5] (1808:1808:1808) (1914:1914:1914))
        (PORT d[6] (2014:2014:2014) (2122:2122:2122))
        (PORT d[7] (1332:1332:1332) (1439:1439:1439))
        (PORT d[8] (3310:3310:3310) (3674:3674:3674))
        (PORT d[9] (1808:1808:1808) (1858:1858:1858))
        (PORT d[10] (1358:1358:1358) (1465:1465:1465))
        (PORT d[11] (1659:1659:1659) (1734:1734:1734))
        (PORT d[12] (3353:3353:3353) (3713:3713:3713))
        (PORT clk (2047:2047:2047) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1498:1498:1498))
        (PORT clk (2047:2047:2047) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2080:2080:2080))
        (PORT d[0] (2083:2083:2083) (2061:2061:2061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1331:1331:1331))
        (PORT d[1] (1265:1265:1265) (1327:1327:1327))
        (PORT d[2] (1000:1000:1000) (1050:1050:1050))
        (PORT d[3] (1046:1046:1046) (1121:1121:1121))
        (PORT d[4] (1040:1040:1040) (1098:1098:1098))
        (PORT d[5] (1268:1268:1268) (1325:1325:1325))
        (PORT d[6] (1386:1386:1386) (1474:1474:1474))
        (PORT d[7] (1333:1333:1333) (1392:1392:1392))
        (PORT d[8] (1285:1285:1285) (1365:1365:1365))
        (PORT d[9] (1306:1306:1306) (1383:1383:1383))
        (PORT d[10] (1300:1300:1300) (1372:1372:1372))
        (PORT d[11] (1314:1314:1314) (1394:1394:1394))
        (PORT d[12] (1308:1308:1308) (1360:1360:1360))
        (PORT clk (2011:2011:2011) (2007:2007:2007))
        (PORT stall (2756:2756:2756) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2007:2007:2007))
        (PORT d[0] (1145:1145:1145) (1163:1163:1163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (1881:1881:1881))
        (PORT clk (2044:2044:2044) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (1966:1966:1966))
        (PORT d[1] (1611:1611:1611) (1724:1724:1724))
        (PORT d[2] (1292:1292:1292) (1409:1409:1409))
        (PORT d[3] (1336:1336:1336) (1451:1451:1451))
        (PORT d[4] (4140:4140:4140) (4403:4403:4403))
        (PORT d[5] (1883:1883:1883) (1997:1997:1997))
        (PORT d[6] (1753:1753:1753) (1847:1847:1847))
        (PORT d[7] (1364:1364:1364) (1481:1481:1481))
        (PORT d[8] (3305:3305:3305) (3662:3662:3662))
        (PORT d[9] (2400:2400:2400) (2437:2437:2437))
        (PORT d[10] (1294:1294:1294) (1398:1398:1398))
        (PORT d[11] (1996:1996:1996) (2096:2096:2096))
        (PORT d[12] (1657:1657:1657) (1768:1768:1768))
        (PORT clk (2041:2041:2041) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2016:2016:2016))
        (PORT clk (2041:2041:2041) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2074:2074:2074))
        (PORT d[0] (2529:2529:2529) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1318:1318:1318) (1364:1364:1364))
        (PORT d[1] (1325:1325:1325) (1390:1390:1390))
        (PORT d[2] (1288:1288:1288) (1369:1369:1369))
        (PORT d[3] (1074:1074:1074) (1157:1157:1157))
        (PORT d[4] (1052:1052:1052) (1127:1127:1127))
        (PORT d[5] (1297:1297:1297) (1385:1385:1385))
        (PORT d[6] (1410:1410:1410) (1500:1500:1500))
        (PORT d[7] (1369:1369:1369) (1449:1449:1449))
        (PORT d[8] (1491:1491:1491) (1563:1563:1563))
        (PORT d[9] (1356:1356:1356) (1461:1461:1461))
        (PORT d[10] (1275:1275:1275) (1361:1361:1361))
        (PORT d[11] (1327:1327:1327) (1425:1425:1425))
        (PORT d[12] (1295:1295:1295) (1361:1361:1361))
        (PORT clk (2005:2005:2005) (2001:2001:2001))
        (PORT stall (2727:2727:2727) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2001:2001:2001))
        (PORT d[0] (1375:1375:1375) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1082:1082:1082))
        (PORT datab (1107:1107:1107) (1233:1233:1233))
        (PORT datac (902:902:902) (936:936:936))
        (PORT datad (921:921:921) (936:936:936))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2210:2210:2210))
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (942:942:942) (986:986:986))
        (PORT d[1] (737:737:737) (806:806:806))
        (PORT d[2] (1002:1002:1002) (1057:1057:1057))
        (PORT d[3] (1295:1295:1295) (1410:1410:1410))
        (PORT d[4] (3106:3106:3106) (3407:3407:3407))
        (PORT d[5] (2449:2449:2449) (2587:2587:2587))
        (PORT d[6] (2359:2359:2359) (2484:2484:2484))
        (PORT d[7] (1046:1046:1046) (1123:1123:1123))
        (PORT d[8] (2844:2844:2844) (3038:3038:3038))
        (PORT d[9] (1320:1320:1320) (1410:1410:1410))
        (PORT d[10] (984:984:984) (1044:1044:1044))
        (PORT d[11] (1499:1499:1499) (1564:1564:1564))
        (PORT d[12] (1371:1371:1371) (1473:1473:1473))
        (PORT clk (2062:2062:2062) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1448:1448:1448))
        (PORT clk (2062:2062:2062) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (PORT d[0] (2035:2035:2035) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (690:690:690) (726:726:726))
        (PORT d[1] (706:706:706) (727:727:727))
        (PORT d[2] (667:667:667) (666:666:666))
        (PORT d[3] (436:436:436) (470:470:470))
        (PORT d[4] (413:413:413) (443:443:443))
        (PORT d[5] (1280:1280:1280) (1323:1323:1323))
        (PORT d[6] (1234:1234:1234) (1265:1265:1265))
        (PORT d[7] (766:766:766) (801:801:801))
        (PORT d[8] (679:679:679) (711:711:711))
        (PORT d[9] (688:688:688) (705:705:705))
        (PORT d[10] (706:706:706) (732:732:732))
        (PORT d[11] (684:684:684) (708:708:708))
        (PORT d[12] (684:684:684) (707:707:707))
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (PORT stall (2025:2025:2025) (1982:1982:1982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (PORT d[0] (1124:1124:1124) (1123:1123:1123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2807:2807:2807))
        (PORT clk (2052:2052:2052) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3258:3258:3258) (3511:3511:3511))
        (PORT d[1] (2894:2894:2894) (3123:3123:3123))
        (PORT d[2] (3264:3264:3264) (3602:3602:3602))
        (PORT d[3] (4009:4009:4009) (4379:4379:4379))
        (PORT d[4] (1650:1650:1650) (1798:1798:1798))
        (PORT d[5] (2182:2182:2182) (2364:2364:2364))
        (PORT d[6] (3840:3840:3840) (4011:4011:4011))
        (PORT d[7] (4284:4284:4284) (4577:4577:4577))
        (PORT d[8] (2597:2597:2597) (2837:2837:2837))
        (PORT d[9] (3377:3377:3377) (3601:3601:3601))
        (PORT d[10] (2843:2843:2843) (3082:3082:3082))
        (PORT d[11] (4262:4262:4262) (4619:4619:4619))
        (PORT d[12] (3447:3447:3447) (3809:3809:3809))
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2168:2168:2168))
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2080:2080:2080))
        (PORT d[0] (2688:2688:2688) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1758:1758:1758))
        (PORT d[1] (2170:2170:2170) (2297:2297:2297))
        (PORT d[2] (1597:1597:1597) (1706:1706:1706))
        (PORT d[3] (1891:1891:1891) (1991:1991:1991))
        (PORT d[4] (2294:2294:2294) (2463:2463:2463))
        (PORT d[5] (2113:2113:2113) (2248:2248:2248))
        (PORT d[6] (1815:1815:1815) (1899:1899:1899))
        (PORT d[7] (2073:2073:2073) (2169:2169:2169))
        (PORT d[8] (2297:2297:2297) (2445:2445:2445))
        (PORT d[9] (1993:1993:1993) (2116:2116:2116))
        (PORT d[10] (1734:1734:1734) (1866:1866:1866))
        (PORT d[11] (1906:1906:1906) (2006:2006:2006))
        (PORT d[12] (1635:1635:1635) (1747:1747:1747))
        (PORT clk (2013:2013:2013) (2007:2007:2007))
        (PORT stall (2820:2820:2820) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2007:2007:2007))
        (PORT d[0] (1482:1482:1482) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1085:1085:1085))
        (PORT datab (1111:1111:1111) (1239:1239:1239))
        (PORT datac (880:880:880) (912:912:912))
        (PORT datad (1446:1446:1446) (1523:1523:1523))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1424:1424:1424))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1420:1420:1420))
        (PORT datab (197:197:197) (236:236:236))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (173:173:173) (197:197:197))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (266:266:266))
        (PORT datab (243:243:243) (326:326:326))
        (PORT datad (592:592:592) (632:632:632))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (677:677:677) (702:702:702))
        (PORT sload (1388:1388:1388) (1450:1450:1450))
        (PORT ena (1300:1300:1300) (1298:1298:1298))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2950:2950:2950) (3211:3211:3211))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeOUT\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (279:279:279))
        (PORT datab (1138:1138:1138) (1158:1158:1158))
        (PORT datac (251:251:251) (335:335:335))
        (PORT datad (203:203:203) (234:234:234))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1719:1719:1719))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2391:2391:2391) (2481:2481:2481))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1376:1376:1376) (1478:1478:1478))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1743:1743:1743))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2103:2103:2103) (2154:2154:2154))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (236:236:236) (313:313:313))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1752:1752:1752))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1773:1773:1773) (1768:1768:1768))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2221:2221:2221) (2362:2362:2362))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1719:1719:1719))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2391:2391:2391) (2481:2481:2481))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2683:2683:2683) (2982:2982:2982))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1719:1719:1719))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2391:2391:2391) (2481:2481:2481))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1610:1610:1610) (1644:1644:1644))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1742:1742:1742))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2031:2031:2031) (2073:2073:2073))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (644:644:644) (716:716:716))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1752:1752:1752))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1773:1773:1773) (1768:1768:1768))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2716:2716:2716) (2878:2878:2878))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2720:2720:2720) (2843:2843:2843))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (941:941:941) (1018:1018:1018))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1752:1752:1752))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1773:1773:1773) (1768:1768:1768))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2636:2636:2636) (2680:2680:2680))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1735:1735:1735))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2686:2686:2686) (2818:2818:2818))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1607:1607:1607) (1667:1667:1667))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1752:1752:1752))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1773:1773:1773) (1768:1768:1768))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2783:2783:2783) (2885:2885:2885))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1742:1742:1742))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2758:2758:2758) (2864:2864:2864))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1276:1276:1276) (1367:1367:1367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1752:1752:1752))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1773:1773:1773) (1768:1768:1768))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2353:2353:2353) (2456:2456:2456))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1719:1719:1719))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2391:2391:2391) (2481:2481:2481))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2681:2681:2681) (2914:2914:2914))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1719:1719:1719))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2391:2391:2391) (2481:2481:2481))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3193:3193:3193) (3431:3431:3431))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1745:1745:1745))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2602:2602:2602) (2660:2660:2660))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1758:1758:1758))
        (PORT asdata (1244:1244:1244) (1315:1315:1315))
        (PORT ena (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1758:1758:1758))
        (PORT asdata (2277:2277:2277) (2348:2348:2348))
        (PORT ena (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1748:1748:1748))
        (PORT asdata (1530:1530:1530) (1623:1623:1623))
        (PORT ena (2104:2104:2104) (2160:2160:2160))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1727:1727:1727))
        (PORT asdata (1538:1538:1538) (1645:1645:1645))
        (PORT ena (2549:2549:2549) (2606:2606:2606))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (327:327:327))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1392:1392:1392) (1435:1435:1435))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1758:1758:1758))
        (PORT asdata (1499:1499:1499) (1532:1532:1532))
        (PORT ena (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1756:1756:1756))
        (PORT asdata (1599:1599:1599) (1660:1660:1660))
        (PORT ena (1282:1282:1282) (1325:1325:1325))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2665:2665:2665) (2721:2721:2721))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1752:1752:1752))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2854:2854:2854) (2865:2865:2865))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2172:2172:2172) (2242:2242:2242))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1743:1743:1743))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2924:2924:2924) (3043:3043:3043))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (525:525:525))
        (PORT datab (306:306:306) (404:404:404))
        (PORT datad (303:303:303) (403:403:403))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (407:407:407))
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (1503:1503:1503) (1514:1514:1514))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
)
