#include <iostream>
#include <iomanip>
#include <string>
#include <climits>
#include <vector>
using namespace std;

#define DRAM_SIZE (64*1024*1024)

// Cache configuration constants
#define L1_SIZE (16*1024)        // 16 KB
#define L2_SIZE (128*1024)       // 128 KB
#define L2_LINE_SIZE 64          // Fixed 64B for L2
#define L1_ASSOCIATIVITY 4       // 4-way set associative
#define L2_ASSOCIATIVITY 8       // 8-way set associative

// Timing constants
#define L1_HIT_TIME 1
#define L2_HIT_TIME 10
#define DRAM_ACCESS_TIME 50

enum cacheResType {MISS=0, HIT=1};

// Cache line structure
struct CacheLine {
    bool valid;
    unsigned int tag;
    bool dirty;  // For write-back

    CacheLine() : valid(false), tag(0), dirty(false) {}
};

// Cache structure
struct Cache {
    CacheLine** lines;
    int sets;
    int ways;
    int line_size;
    int set_bits;
    int offset_bits;

    // Statistics
    unsigned long long hits;
    unsigned long long misses;
    unsigned long long write_backs;

    Cache() : lines(nullptr), hits(0), misses(0), write_backs(0) {}
};

// Global cache instances
Cache L1_cache, L2_cache;
int L1_line_size = 32;  // Variable line size for L1

/* Random number generator */
unsigned int m_w = 0xABABAB55;
unsigned int m_z = 0x05080902;

void resetRNG() {
    m_w = 0xABABAB55;
    m_z = 0x05080902;
}

unsigned int rand_()
{
    m_z = 36969 * (m_z & 65535) + (m_z >> 16);
    m_w = 18000 * (m_w & 65535) + (m_w >> 16);
    return (m_z << 16) + m_w;
}

double getRandomDouble() {
    return (double)rand_() / UINT_MAX;
}

int getRandomInt(int max) {
    return rand_() % max;
}

// Memory generators
unsigned int memGen1()
{
    static unsigned int addr=0;
    return (addr++)%(DRAM_SIZE);
}

unsigned int memGen2()
{
    return rand_()%(24*1024);
}

unsigned int memGen3()
{
    return rand_()%(DRAM_SIZE);
}

unsigned int memGen4()
{
    static unsigned int addr=0;
    return (addr++)%(4*1024);
}

unsigned int memGen5()
{
    static unsigned int addr=0;
    return (addr+=32)%(64*16*1024);
}

void resetMemGen() {
    // Reset static variables in memory generators
    // This is a bit hacky but necessary for consistent results
    static bool first_call = true;
    if (!first_call) {
        // Reset static variables by calling each generator in a predictable way
        for(int i = 0; i < 1000000; i++) {
            memGen1();
            memGen4();
            memGen5();
        }
    }
    first_call = false;
}

void initCache(Cache* cache, int size, int line_size, int ways) {
    cache->line_size = line_size;
    cache->ways = ways;
    cache->sets = size / (line_size * ways);
    cache->hits = 0;
    cache->misses = 0;
    cache->write_backs = 0;

    // Calculate bit positions
    cache->offset_bits = 0;
    int temp = line_size;
    while (temp > 1) {
        cache->offset_bits++;
        temp >>= 1;
    }

    cache->set_bits = 0;
    temp = cache->sets;
    while (temp > 1) {
        cache->set_bits++;
        temp >>= 1;
    }

    // Allocate memory for cache lines
    cache->lines = new CacheLine*[cache->sets];
    for (int i = 0; i < cache->sets; i++) {
        cache->lines[i] = new CacheLine[ways];
    }
}

void cleanupCache(Cache* cache) {
    if (cache->lines) {
        for (int i = 0; i < cache->sets; i++) {
            delete[] cache->lines[i];
        }
        delete[] cache->lines;
        cache->lines = nullptr;
    }
}

unsigned int getTag(unsigned int addr, Cache* cache) {
    return addr >> (cache->offset_bits + cache->set_bits);
}

unsigned int getSet(unsigned int addr, Cache* cache) {
    unsigned int mask = (1 << cache->set_bits) - 1;
    return (addr >> cache->offset_bits) & mask;
}

cacheResType accessCache(unsigned int addr, Cache* cache, bool is_write, bool& needs_write_back, unsigned int& wb_addr) {
    unsigned int set = getSet(addr, cache);
    unsigned int tag = getTag(addr, cache);

    needs_write_back = false;

    // Check for hit in the set
    for (int i = 0; i < cache->ways; i++) {
        if (cache->lines[set][i].valid && cache->lines[set][i].tag == tag) {
            // Hit
            cache->hits++;
            if (is_write) {
                cache->lines[set][i].dirty = true;
            }
            return HIT;
        }
    }

    // Miss
    cache->misses++;

    // Find victim using random replacement
    int victim = getRandomInt(cache->ways);

    // Check if victim needs write-back
    if (cache->lines[set][victim].valid && cache->lines[set][victim].dirty) {
        needs_write_back = true;
        cache->write_backs++;
        // Construct write-back address
        wb_addr = (cache->lines[set][victim].tag << (cache->offset_bits + cache->set_bits)) |
                  (set << cache->offset_bits);
    }

    // Install new line
    cache->lines[set][victim].valid = true;
    cache->lines[set][victim].tag = tag;
    cache->lines[set][victim].dirty = is_write;

    return MISS;
}

int simulateMemoryAccess(unsigned int addr, bool is_write) {
    int cycles = 0;
    bool l1_needs_wb = false, l2_needs_wb = false;
    unsigned int l1_wb_addr = 0, l2_wb_addr = 0;

    // Access L1 cache
    cacheResType l1_result = accessCache(addr, &L1_cache, is_write, l1_needs_wb, l1_wb_addr);
    cycles += L1_HIT_TIME;

    if (l1_result == HIT) {
        // L1 hit - we're done, but handle any write-back
        if (l1_needs_wb) {
            // Write-back to L2
            bool dummy_wb;
            unsigned int dummy_addr;
            accessCache(l1_wb_addr, &L2_cache, true, dummy_wb, dummy_addr);
            cycles += L2_HIT_TIME;
            if (dummy_wb) {
                cycles += DRAM_ACCESS_TIME; // Write-back from L2 to DRAM
            }
        }
        return cycles;
    }

    // L1 miss - handle L1 write-back first if needed
    if (l1_needs_wb) {
        bool l2_wb_from_l1;
        unsigned int l2_wb_addr_from_l1;
        accessCache(l1_wb_addr, &L2_cache, true, l2_wb_from_l1, l2_wb_addr_from_l1);
        cycles += L2_HIT_TIME;
        if (l2_wb_from_l1) {
            cycles += DRAM_ACCESS_TIME; // Write-back from L2 to DRAM
        }
    }

    // Now access L2 for the original request
    cacheResType l2_result = accessCache(addr, &L2_cache, false, l2_needs_wb, l2_wb_addr);
    cycles += L2_HIT_TIME;

    if (l2_result == MISS) {
        // L2 miss - access DRAM
        cycles += DRAM_ACCESS_TIME;
    }

    // Handle L2 write-back if needed
    if (l2_needs_wb) {
        cycles += DRAM_ACCESS_TIME;
    }

    return cycles;
}

struct SimResult {
    double cpi;
    double l1_hit_rate;
    double l2_hit_rate;
    double avg_mem_access_time;
};

SimResult runSimulation(unsigned int (*memGen)(), const string& genName, int lineSize) {
    // Reset for consistent results
    resetRNG();

    L1_line_size = lineSize;

    // Initialize caches
    initCache(&L1_cache, L1_SIZE, L1_line_size, L1_ASSOCIATIVITY);
    initCache(&L2_cache, L2_SIZE, L2_LINE_SIZE, L2_ASSOCIATIVITY);

    unsigned long long total_cycles = 0;
    unsigned long long mem_accesses = 0;
    unsigned long long total_mem_cycles = 0;
    const int ITERATIONS = 1000000;

    cout << "  Running " << genName << " with L1 line size " << lineSize << "B...";

    for (int inst = 0; inst < ITERATIONS; inst++) {
        // 35% probability of memory access instruction
        double p = getRandomDouble();

        if (p <= 0.35) {
            // Memory access instruction
            unsigned int addr = memGen();
            mem_accesses++;

            // 50% of memory accesses are reads
            double rdwr = getRandomDouble();
            bool is_write = (rdwr >= 0.5);

            int mem_cycles = simulateMemoryAccess(addr, is_write);
            total_cycles += mem_cycles;
            total_mem_cycles += mem_cycles;
        } else {
            // Non-memory instruction
            total_cycles += 1;  // Base CPI = 1
        }
    }

    SimResult result;
    result.cpi = (double)total_cycles / ITERATIONS;
    result.l1_hit_rate = (double)L1_cache.hits / (L1_cache.hits + L1_cache.misses);
    result.l2_hit_rate = (double)L2_cache.hits / (L2_cache.hits + L2_cache.misses);
    result.avg_mem_access_time = (double)total_mem_cycles / mem_accesses;

    cout << " CPI = " << fixed << setprecision(3) << result.cpi << endl;

    // Cleanup
    cleanupCache(&L1_cache);
    cleanupCache(&L2_cache);

    return result;
}

int main() {
    // Array of memory generators
    unsigned int (*memGens[5])() = {memGen1, memGen2, memGen3, memGen4, memGen5};
    string genNames[5] = {"memGen1", "memGen2", "memGen3", "memGen4", "memGen5"};

    // L1 line sizes to test
    int lineSizes[4] = {16, 32, 64, 128};

    cout << "Two-Level Cache Performance Simulator\n";
    cout << "=====================================\n";
    cout << "Configuration:\n";
    cout << "  L1: " << L1_SIZE/1024 << "KB, " << L1_ASSOCIATIVITY << "-way, variable line size\n";
    cout << "  L2: " << L2_SIZE/1024 << "KB, " << L2_ASSOCIATIVITY << "-way, " << L2_LINE_SIZE << "B line size\n";
    cout << "  Memory access probability: 35%\n";
    cout << "  Write probability: 50%\n";
    cout << "  Iterations per test: 1,000,000\n\n";

    // Results storage
    SimResult results[5][4];  // [generator][line_size]

    // Run all simulations
    for (int genIdx = 0; genIdx < 5; genIdx++) {
        cout << "Testing " << genNames[genIdx] << ":\n";
        for (int ls = 0; ls < 4; ls++) {
            results[genIdx][ls] = runSimulation(memGens[genIdx], genNames[genIdx], lineSizes[ls]);
        }
        cout << endl;
    }

    // Print CPI results table
    cout << "\nCPI Results:\n";
    cout << "============\n";
    cout << setw(12) << "Generator";
    for (int i = 0; i < 4; i++) {
        cout << setw(12) << (to_string(lineSizes[i]) + "B");
    }
    cout << endl;
    cout << string(60, '-') << endl;

    for (int genIdx = 0; genIdx < 5; genIdx++) {
        cout << setw(12) << genNames[genIdx];
        for (int ls = 0; ls < 4; ls++) {
            cout << setw(12) << fixed << setprecision(3) << results[genIdx][ls].cpi;
        }
        cout << endl;
    }

    // Print L1 Hit Rate table
    cout << "\nL1 Hit Rates (%):\n";
    cout << "=================\n";
    cout << setw(12) << "Generator";
    for (int i = 0; i < 4; i++) {
        cout << setw(12) << (to_string(lineSizes[i]) + "B");
    }
    cout << endl;
    cout << string(60, '-') << endl;

    for (int genIdx = 0; genIdx < 5; genIdx++) {
        cout << setw(12) << genNames[genIdx];
        for (int ls = 0; ls < 4; ls++) {
            cout << setw(12) << fixed << setprecision(1) << (results[genIdx][ls].l1_hit_rate * 100);
        }
        cout << endl;
    }

    // Print L2 Hit Rate table
    cout << "\nL2 Hit Rates (%):\n";
    cout << "=================\n";
    cout << setw(12) << "Generator";
    for (int i = 0; i < 4; i++) {
        cout << setw(12) << (to_string(lineSizes[i]) + "B");
    }
    cout << endl;
    cout << string(60, '-') << endl;

    for (int genIdx = 0; genIdx < 5; genIdx++) {
        cout << setw(12) << genNames[genIdx];
        for (int ls = 0; ls < 4; ls++) {
            cout << setw(12) << fixed << setprecision(1) << (results[genIdx][ls].l2_hit_rate * 100);
        }
        cout << endl;
    }

    // Data for graphing (CSV format)
    cout << "\nData for Graphing (CSV format):\n";
    cout << "===============================\n";
    cout << "Generator,LineSize,CPI,L1_HitRate,L2_HitRate,AvgMemTime\n";
    for (int genIdx = 0; genIdx < 5; genIdx++) {
        for (int ls = 0; ls < 4; ls++) {
            cout << genNames[genIdx] << "," << lineSizes[ls] << ","
                 << fixed << setprecision(4) << results[genIdx][ls].cpi << ","
                 << results[genIdx][ls].l1_hit_rate << ","
                 << results[genIdx][ls].l2_hit_rate << ","
                 << results[genIdx][ls].avg_mem_access_time << endl;
        }
    }

    return 0;
}