#--- source.hlsl
RWStructuredBuffer<uint> _participant_bit : register(u0);
RWStructuredBuffer<uint> _wave_op_index : register(u1);

[numthreads(64, 1, 1)]
void main(uint3 tid : SV_DispatchThreadID) {
  uint result = 0;
  if ((WaveGetLaneIndex() >= 32)) {
    result = (result + WaveActiveSum(1));
    uint temp = 0;
    InterlockedAdd(_wave_op_index[0], 3, temp);
    _participant_bit[temp] = (39 << 6);
    uint4 ballot = WaveActiveBallot(1);
    _participant_bit[(temp + 1)] = ballot.x;
    _participant_bit[(temp + 2)] = ballot.y;
  } else {
  if ((WaveGetLaneIndex() >= 32)) {
    result = (result + WaveActiveMin((WaveGetLaneIndex() + 2)));
    uint temp = 0;
    InterlockedAdd(_wave_op_index[0], 3, temp);
    _participant_bit[temp] = (35 << 6);
    uint4 ballot = WaveActiveBallot(1);
    _participant_bit[(temp + 1)] = ballot.x;
    _participant_bit[(temp + 2)] = ballot.y;
  } else {
  if ((((WaveGetLaneIndex() == 5) || (WaveGetLaneIndex() == 49)) || (WaveGetLaneIndex() == 9))) {
    result = (result + WaveActiveMax(3));
    uint temp = 0;
    InterlockedAdd(_wave_op_index[0], 3, temp);
    _participant_bit[temp] = (29 << 6);
    uint4 ballot = WaveActiveBallot(1);
    _participant_bit[(temp + 1)] = ballot.x;
    _participant_bit[(temp + 2)] = ballot.y;
  } else {
  if ((WaveGetLaneIndex() < 13)) {
    result = (result + WaveActiveSum((WaveGetLaneIndex() + 4)));
    uint temp = 0;
    InterlockedAdd(_wave_op_index[0], 3, temp);
    _participant_bit[temp] = (25 << 6);
    uint4 ballot = WaveActiveBallot(1);
    _participant_bit[(temp + 1)] = ballot.x;
    _participant_bit[(temp + 2)] = ballot.y;
  }
  }
  }
  }
}

#--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]  # Single dispatch for 64 threads
Buffers:
  - Name: _participant_bit
    Format: UInt32
    Stride: 4
    Fill: 0
    Size: 135
  - Name: expected_bit_patterns
    Format: UInt32
    Stride: 4
    Data: [2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 2496, 0, 4294967295, 1856, 544, 0, 1856, 544, 0, 1600, 7647, 0, 1600, 7647, 0, 1600, 7647, 0, 1600, 7647, 0, 1600, 7647, 0, 1600, 7647, 0, 1600, 7647, 0, 1600, 7647, 0, 1600, 7647, 0, 1600, 7647, 0, 1600, 7647, 0]
  - Name: _wave_op_index
    Format: UInt32
    Stride: 4
    Data: [0]
Results:
  - Result: BitTrackingValidation
    Rule: BufferParticipantPattern
    GroupSize: 3
    Actual: _participant_bit
    Expected: expected_bit_patterns
DescriptorSets:
  - Resources:
    - Name: _participant_bit
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: _wave_op_index
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
