#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar 28 14:09:14 2024
# Process ID: 27728
# Current directory: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent65976 C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\SDO_LVDS.xpr
# Log file: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vivado.log
# Journal file: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS\vivado.jou
# Running On: LAPTOP-4NG0TGNQ, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 12540 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/19165/digilent/vivado-library/ip'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/19165/Documents/Xilinx_Projects/ip_repo/LVDS_Tx_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/19165/Documents/Xilinx_Projects/ip_repo/ClockDivider_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/19165/digilent/vivado-library/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1671.246 ; gain = 521.348
open_bd_design {C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- CSS:user:ClockDivider:1.0 - ClockDivider_LVDS
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_0
Adding component instance block -- CSS:user:LVDS_Tx:1.0 - LVDS_Tx_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Misc_LVDS_GPIO
Successfully read diagram <design_1> from block design file <C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1806.484 ; gain = 117.344
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'C_S_AXI4_ID_WIDTH' of cell '/axi_quad_spi_0' is ignored
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 0 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 1 spi_mode: 2 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 2 xip_perf_mode: 1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_1
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'C_S_AXI4_ID_WIDTH' of cell '/axi_quad_spi_1' is ignored
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 0 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
delete_bd_objs [get_bd_cells axi_quad_spi_1]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 0 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
set_property -dict [list CONFIG.Async_Clk.VALUE_SRC USER] [get_bd_cells axi_quad_spi_0]
set_property -dict [list \
  CONFIG.Async_Clk {1} \
  CONFIG.C_SHARED_STARTUP {0} \
  CONFIG.C_SPI_MEMORY {2} \
  CONFIG.C_SPI_MODE {2} \
  CONFIG.C_USE_STARTUP {0} \
] [get_bd_cells axi_quad_spi_0]
set_property location {1 190 604} [get_bd_cells axi_quad_spi_0]
set_property location {4 1726 -108} [get_bd_cells axi_quad_spi_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_quad_spi_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 spi_rtl
INFO: [BoardRule 102-9] connect_bd_intf_net /spi_rtl /axi_quad_spi_0/SPI_0
WARNING: [BoardRule 102-1] Board automation did not generate location constraint for /axi_quad_spi_0/SPI_0. Users may need to specify the location constraint manually.
endgroup
startgroup
create_bd_cell -type ip -vlnv CSS:user:ClockDivider:1.0 ClockDivider_0
endgroup
set_property name ClockDivider_QSPI [get_bd_cells ClockDivider_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins ClockDivider_QSPI/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M04_AXI] [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_quad_spi_0/ext_spi_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ClockDivider_QSPI/s00_axi_aclk]
endgroup
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_quad_spi_0/ext_spi_clk]
connect_bd_net [get_bd_pins ClockDivider_QSPI/clkout] [get_bd_pins axi_quad_spi_0/ext_spi_clk]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
connect_bd_net [get_bd_ports test_clk] [get_bd_pins axi_quad_spi_0/sck_t]
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_0/sck_t> is being overridden by the user with net <axi_quad_spi_0_sck_t>. This pin will not be connected as a part of interface connection <SPI_0>.
set_property location {1960 105} [get_bd_ports test_clk]
delete_bd_objs [get_bd_nets axi_quad_spi_0_sck_t]
connect_bd_net [get_bd_ports test_clk] [get_bd_pins axi_quad_spi_0/sck_o]
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_0/sck_o> is being overridden by the user with net <axi_quad_spi_0_sck_o>. This pin will not be connected as a part of interface connection <SPI_0>.
save_bd_design
Wrote  : <C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\SDO_LVDS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M06_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M05_AXI'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_quad_spi_0/AXI_LITE/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </ClockDivider_QSPI/S00_AXI/S00_AXI_reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_100M'
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ##############################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are are asynchronous.
                  ##############################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ##############################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are are asynchronous.
                  ##############################################################################
Wrote  : <C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\SDO_LVDS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDivider_QSPI .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_mmu .
Exporting to file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_ClockDivider_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_quad_spi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_s00_mmu_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ClockDivider_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_quad_spi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_s00_mmu_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
[Thu Mar 28 14:42:33 2024] Launched design_1_processing_system7_0_0_synth_1, design_1_xbar_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_ClockDivider_0_2_synth_1, design_1_axi_quad_spi_0_0_synth_1, design_1_auto_pc_2_synth_1, design_1_auto_pc_5_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_0_synth_1, design_1_s00_mmu_0_synth_1, design_1_auto_pc_4_synth_1, design_1_auto_pc_3_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/design_1_xbar_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_ClockDivider_0_2_synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/design_1_ClockDivider_0_2_synth_1/runme.log
design_1_axi_quad_spi_0_0_synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/design_1_axi_quad_spi_0_0_synth_1/runme.log
design_1_auto_pc_2_synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_auto_pc_5_synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/design_1_auto_pc_5_synth_1/runme.log
design_1_auto_pc_1_synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_s00_mmu_0_synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/design_1_s00_mmu_0_synth_1/runme.log
design_1_auto_pc_4_synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/design_1_auto_pc_4_synth_1/runme.log
design_1_auto_pc_3_synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/design_1_auto_pc_3_synth_1/runme.log
synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/synth_1/runme.log
[Thu Mar 28 14:42:33 2024] Launched impl_1...
Run output will be captured here: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:01:39 . Memory (MB): peak = 2265.762 ; gain = 386.668
write_hw_platform -fixed -include_bit -force -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/lvds_test_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/lvds_test_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/lvds_test_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.2/data/embeddedsw) loading 1 seconds
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 28 16:11:55 2024] Launched impl_1...
Run output will be captured here: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 6
[Thu Mar 28 16:12:33 2024] Launched synth_1...
Run output will be captured here: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Mar 28 16:14:28 2024] Launched impl_1...
Run output will be captured here: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 28 16:18:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/ldvs_test_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/ldvs_test_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/ldvs_test_wrapper.xsa
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 28 16:22:55 2024] Launched impl_1...
Run output will be captured here: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/lvds_test_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/lvds_test_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/lvds_test_wrapper.xsa
ipx::edit_ip_in_project -upgrade true -name ClockDivider_v1_0_project -directory C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.tmp/ClockDivider_v1_0_project c:/Users/19165/Documents/Xilinx_Projects/ip_repo/ClockDivider_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/19165/documents/xilinx_projects/sdo_lvds/sdo_lvds.tmp/clockdivider_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/19165/Documents/Xilinx_Projects/ip_repo/LVDS_Tx_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/19165/Documents/Xilinx_Projects/ip_repo/ClockDivider_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/19165/digilent/vivado-library/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2537.629 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name LVDS_Tx_v1_0_project -directory C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.tmp/LVDS_Tx_v1_0_project c:/Users/19165/Documents/Xilinx_Projects/ip_repo/LVDS_Tx_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/19165/documents/xilinx_projects/sdo_lvds/sdo_lvds.tmp/lvds_tx_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/19165/Documents/Xilinx_Projects/ip_repo/LVDS_Tx_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/19165/Documents/Xilinx_Projects/ip_repo/ClockDivider_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/19165/digilent/vivado-library/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 28 16:47:22 2024] Launched impl_1...
Run output will be captured here: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/lvds_test_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/lvds_test_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/lvds_test_wrapper.xsa
delete_bd_objs [get_bd_nets axi_quad_spi_0_sck_o] [get_bd_nets ClockDivider_QSPI_clkout] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets axi_quad_spi_0_SPI_0] [get_bd_cells axi_quad_spi_0]
delete_bd_objs [get_bd_intf_ports spi_rtl]
delete_bd_objs [get_bd_ports test_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property CONFIG.C_GPIO_WIDTH {6} [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_5bits [get_bd_cells /axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_5bits
INFO: [BoardRule 102-9] connect_bd_intf_net /btns_5bits /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4121_0000 [ 64K ]>.
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells ClockDivider_QSPI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_5bits]
regenerate_bd_layout -routing
set_property location {4.5 1688 419} [get_bd_cells LVDS_Tx_0]
set_property location {5.5 2107 414} [get_bd_cells util_ds_buf_0]
set_property location {6 2242 541} [get_bd_cells util_ds_buf_1]
startgroup
set_property location {6 2110 585} [get_bd_cells util_ds_buf_0]
set_property location {6 2110 625} [get_bd_cells util_ds_buf_1]
set_property location {5 1690 605} [get_bd_cells LVDS_Tx_0]
set_property location {4 1340 605} [get_bd_cells ClockDivider_LVDS]
endgroup
set_property location {2394 267} [get_bd_intf_ports FIXED_IO]
set_property location {6 2100 649} [get_bd_cells util_ds_buf_1]
set_property location {6 2102 522} [get_bd_cells util_ds_buf_0]
set_property location {6 2108 540} [get_bd_cells util_ds_buf_0]
set_property location {6 2108 521} [get_bd_cells util_ds_buf_0]
startgroup
set_property location {2324 545} [get_bd_ports LVDS_CLK_P]
set_property location {2324 565} [get_bd_ports LVDS_CLK_N]
set_property location {2324 815} [get_bd_ports LVDS_DATA_P]
set_property location {2324 835} [get_bd_ports LVDS_DATA_N]
endgroup
set_property location {2330 516} [get_bd_ports LVDS_CLK_P]
set_property location {2327 538} [get_bd_ports LVDS_CLK_N]
set_property location {2323 679} [get_bd_ports LVDS_DATA_P]
set_property location {2337 706} [get_bd_ports LVDS_DATA_N]
set_property location {2330 701} [get_bd_ports LVDS_DATA_N]
set_property location {2334 198} [get_bd_intf_ports FIXED_IO]
set_property location {2329 173} [get_bd_intf_ports DDR]
set_property location {2328 167} [get_bd_intf_ports DDR]
set_property location {2330 180} [get_bd_intf_ports FIXED_IO]
set_property location {2331 172} [get_bd_intf_ports DDR]
set_property location {2329 138} [get_bd_intf_ports DDR]
regenerate_bd_layout
set_property name QSPI_GPIO [get_bd_cells axi_gpio_0]
create_bd_port -dir IO -from 5 -to 0 QSPI_rtl
delete_bd_objs [get_bd_ports QSPI_rtl]
startgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {Custom} [get_bd_cells QSPI_GPIO]
endgroup
regenerate_bd_layout
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 QSPI_rtl
connect_bd_intf_net [get_bd_intf_ports QSPI_rtl] [get_bd_intf_pins QSPI_GPIO/GPIO]
set_property location {1570 241} [get_bd_intf_ports QSPI_rtl]
make_wrapper -files [get_files C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M06_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_100M'
Wrote  : <C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\SDO_LVDS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 3077.895 ; gain = 0.000
import_files -force -norecurse c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block QSPI_GPIO .
Exporting to file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 68cbffa14e7707d6 to dir: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2.dcp to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_sim_netlist.v to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_sim_netlist.vhdl to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_stub.v to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_stub.vhdl to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 68cbffa14e7707d6; cache size = 11.339 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 68cbffa14e7707d6 to dir: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2.dcp to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_sim_netlist.v to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_sim_netlist.vhdl to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_stub.v to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_stub.vhdl to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 68cbffa14e7707d6; cache size = 11.339 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 68cbffa14e7707d6 to dir: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2.dcp to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_sim_netlist.v to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_sim_netlist.vhdl to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_stub.v to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_stub.vhdl to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 68cbffa14e7707d6; cache size = 11.339 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 68cbffa14e7707d6 to dir: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2.dcp to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_sim_netlist.v to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_sim_netlist.vhdl to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_stub.v to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/6/8/68cbffa14e7707d6/design_1_auto_pc_2_stub.vhdl to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = 68cbffa14e7707d6; cache size = 11.339 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_4
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 15e1632af86e34ad to dir: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/1/5/15e1632af86e34ad/design_1_auto_pc_5.dcp to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/1/5/15e1632af86e34ad/design_1_auto_pc_5_sim_netlist.v to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/1/5/15e1632af86e34ad/design_1_auto_pc_5_sim_netlist.vhdl to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/1/5/15e1632af86e34ad/design_1_auto_pc_5_stub.v to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.cache/ip/2023.2/1/5/15e1632af86e34ad/design_1_auto_pc_5_stub.vhdl to c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 15e1632af86e34ad; cache size = 11.339 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
[Thu Mar 28 18:35:19 2024] Launched design_1_xbar_0_synth_1, design_1_axi_gpio_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_0_1_synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/design_1_axi_gpio_0_1_synth_1/runme.log
synth_1: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/synth_1/runme.log
[Thu Mar 28 18:35:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3077.895 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/new/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/new/design_1_wrapper.vhd
file delete -force C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/new/design_1_wrapper.vhd
open_bd_design {C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 28 18:40:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/synth_1/runme.log
[Thu Mar 28 18:40:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.runs/impl_1/runme.log
copy_run -name synth_1_copy_2 [get_runs synth_1] 
synth_1_copy_2
set_property target_language VHDL [current_project]
make_wrapper -files [get_files C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
open_bd_design {C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/imports/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/imports/hdl/design_1_wrapper.v
file delete -force C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/imports/hdl/design_1_wrapper.v
copy_run -name impl_1_copy_2 [get_runs impl_1] -parent_run synth_1
impl_1_copy_2
set_property target_language Verilog [current_project]
copy_run -name impl_1_copy_3 [get_runs impl_1] -parent_run synth_1
impl_1_copy_3
set_property target_language VHDL [current_project]
make_wrapper -files [get_files C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
delete_bd_objs [get_bd_intf_nets QSPI_GPIO_GPIO] [get_bd_intf_ports QSPI_rtl]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 QSPI_rtl
connect_bd_intf_net [get_bd_intf_ports QSPI_rtl] [get_bd_intf_pins QSPI_GPIO/GPIO]
save_bd_design
Wrote  : <C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\SDO_LVDS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M06_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /rst_ps7_0_100M'
Wrote  : <C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\SDO_LVDS.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 3077.895 ; gain = 0.000
import_files -force -norecurse c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
