#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23d7f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23a6320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x23ada90 .functor NOT 1, L_0x2403ca0, C4<0>, C4<0>, C4<0>;
L_0x2403a80 .functor XOR 2, L_0x2403920, L_0x24039e0, C4<00>, C4<00>;
L_0x2403b90 .functor XOR 2, L_0x2403a80, L_0x2403af0, C4<00>, C4<00>;
v0x2400380_0 .net *"_ivl_10", 1 0, L_0x2403af0;  1 drivers
v0x2400480_0 .net *"_ivl_12", 1 0, L_0x2403b90;  1 drivers
v0x2400560_0 .net *"_ivl_2", 1 0, L_0x2403860;  1 drivers
v0x2400620_0 .net *"_ivl_4", 1 0, L_0x2403920;  1 drivers
v0x2400700_0 .net *"_ivl_6", 1 0, L_0x24039e0;  1 drivers
v0x2400830_0 .net *"_ivl_8", 1 0, L_0x2403a80;  1 drivers
v0x2400910_0 .net "a", 0 0, v0x23fe2c0_0;  1 drivers
v0x24009b0_0 .net "b", 0 0, v0x23fe360_0;  1 drivers
v0x2400a50_0 .net "c", 0 0, v0x23fe400_0;  1 drivers
v0x2400af0_0 .var "clk", 0 0;
v0x2400b90_0 .net "d", 0 0, v0x23fe540_0;  1 drivers
v0x2400c30_0 .net "out_pos_dut", 0 0, L_0x24036d0;  1 drivers
v0x2400cd0_0 .net "out_pos_ref", 0 0, L_0x2402310;  1 drivers
v0x2400d70_0 .net "out_sop_dut", 0 0, L_0x2402b80;  1 drivers
v0x2400e10_0 .net "out_sop_ref", 0 0, L_0x23d9430;  1 drivers
v0x2400eb0_0 .var/2u "stats1", 223 0;
v0x2400f50_0 .var/2u "strobe", 0 0;
v0x2401100_0 .net "tb_match", 0 0, L_0x2403ca0;  1 drivers
v0x24011d0_0 .net "tb_mismatch", 0 0, L_0x23ada90;  1 drivers
v0x2401270_0 .net "wavedrom_enable", 0 0, v0x23fe810_0;  1 drivers
v0x2401340_0 .net "wavedrom_title", 511 0, v0x23fe8b0_0;  1 drivers
L_0x2403860 .concat [ 1 1 0 0], L_0x2402310, L_0x23d9430;
L_0x2403920 .concat [ 1 1 0 0], L_0x2402310, L_0x23d9430;
L_0x24039e0 .concat [ 1 1 0 0], L_0x24036d0, L_0x2402b80;
L_0x2403af0 .concat [ 1 1 0 0], L_0x2402310, L_0x23d9430;
L_0x2403ca0 .cmp/eeq 2, L_0x2403860, L_0x2403b90;
S_0x23aa7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x23a6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23ade70 .functor AND 1, v0x23fe400_0, v0x23fe540_0, C4<1>, C4<1>;
L_0x23ae250 .functor NOT 1, v0x23fe2c0_0, C4<0>, C4<0>, C4<0>;
L_0x23ae630 .functor NOT 1, v0x23fe360_0, C4<0>, C4<0>, C4<0>;
L_0x23ae8b0 .functor AND 1, L_0x23ae250, L_0x23ae630, C4<1>, C4<1>;
L_0x23c5a10 .functor AND 1, L_0x23ae8b0, v0x23fe400_0, C4<1>, C4<1>;
L_0x23d9430 .functor OR 1, L_0x23ade70, L_0x23c5a10, C4<0>, C4<0>;
L_0x2401790 .functor NOT 1, v0x23fe360_0, C4<0>, C4<0>, C4<0>;
L_0x2401800 .functor OR 1, L_0x2401790, v0x23fe540_0, C4<0>, C4<0>;
L_0x2401910 .functor AND 1, v0x23fe400_0, L_0x2401800, C4<1>, C4<1>;
L_0x24019d0 .functor NOT 1, v0x23fe2c0_0, C4<0>, C4<0>, C4<0>;
L_0x2401aa0 .functor OR 1, L_0x24019d0, v0x23fe360_0, C4<0>, C4<0>;
L_0x2401b10 .functor AND 1, L_0x2401910, L_0x2401aa0, C4<1>, C4<1>;
L_0x2401c90 .functor NOT 1, v0x23fe360_0, C4<0>, C4<0>, C4<0>;
L_0x2401d00 .functor OR 1, L_0x2401c90, v0x23fe540_0, C4<0>, C4<0>;
L_0x2401c20 .functor AND 1, v0x23fe400_0, L_0x2401d00, C4<1>, C4<1>;
L_0x2401e90 .functor NOT 1, v0x23fe2c0_0, C4<0>, C4<0>, C4<0>;
L_0x2401f90 .functor OR 1, L_0x2401e90, v0x23fe540_0, C4<0>, C4<0>;
L_0x2402050 .functor AND 1, L_0x2401c20, L_0x2401f90, C4<1>, C4<1>;
L_0x2402200 .functor XNOR 1, L_0x2401b10, L_0x2402050, C4<0>, C4<0>;
v0x23ad3c0_0 .net *"_ivl_0", 0 0, L_0x23ade70;  1 drivers
v0x23ad7c0_0 .net *"_ivl_12", 0 0, L_0x2401790;  1 drivers
v0x23adba0_0 .net *"_ivl_14", 0 0, L_0x2401800;  1 drivers
v0x23adf80_0 .net *"_ivl_16", 0 0, L_0x2401910;  1 drivers
v0x23ae360_0 .net *"_ivl_18", 0 0, L_0x24019d0;  1 drivers
v0x23ae740_0 .net *"_ivl_2", 0 0, L_0x23ae250;  1 drivers
v0x23ae9c0_0 .net *"_ivl_20", 0 0, L_0x2401aa0;  1 drivers
v0x23fc830_0 .net *"_ivl_24", 0 0, L_0x2401c90;  1 drivers
v0x23fc910_0 .net *"_ivl_26", 0 0, L_0x2401d00;  1 drivers
v0x23fc9f0_0 .net *"_ivl_28", 0 0, L_0x2401c20;  1 drivers
v0x23fcad0_0 .net *"_ivl_30", 0 0, L_0x2401e90;  1 drivers
v0x23fcbb0_0 .net *"_ivl_32", 0 0, L_0x2401f90;  1 drivers
v0x23fcc90_0 .net *"_ivl_36", 0 0, L_0x2402200;  1 drivers
L_0x7fce9d947018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23fcd50_0 .net *"_ivl_38", 0 0, L_0x7fce9d947018;  1 drivers
v0x23fce30_0 .net *"_ivl_4", 0 0, L_0x23ae630;  1 drivers
v0x23fcf10_0 .net *"_ivl_6", 0 0, L_0x23ae8b0;  1 drivers
v0x23fcff0_0 .net *"_ivl_8", 0 0, L_0x23c5a10;  1 drivers
v0x23fd0d0_0 .net "a", 0 0, v0x23fe2c0_0;  alias, 1 drivers
v0x23fd190_0 .net "b", 0 0, v0x23fe360_0;  alias, 1 drivers
v0x23fd250_0 .net "c", 0 0, v0x23fe400_0;  alias, 1 drivers
v0x23fd310_0 .net "d", 0 0, v0x23fe540_0;  alias, 1 drivers
v0x23fd3d0_0 .net "out_pos", 0 0, L_0x2402310;  alias, 1 drivers
v0x23fd490_0 .net "out_sop", 0 0, L_0x23d9430;  alias, 1 drivers
v0x23fd550_0 .net "pos0", 0 0, L_0x2401b10;  1 drivers
v0x23fd610_0 .net "pos1", 0 0, L_0x2402050;  1 drivers
L_0x2402310 .functor MUXZ 1, L_0x7fce9d947018, L_0x2401b10, L_0x2402200, C4<>;
S_0x23fd790 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x23a6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x23fe2c0_0 .var "a", 0 0;
v0x23fe360_0 .var "b", 0 0;
v0x23fe400_0 .var "c", 0 0;
v0x23fe4a0_0 .net "clk", 0 0, v0x2400af0_0;  1 drivers
v0x23fe540_0 .var "d", 0 0;
v0x23fe630_0 .var/2u "fail", 0 0;
v0x23fe6d0_0 .var/2u "fail1", 0 0;
v0x23fe770_0 .net "tb_match", 0 0, L_0x2403ca0;  alias, 1 drivers
v0x23fe810_0 .var "wavedrom_enable", 0 0;
v0x23fe8b0_0 .var "wavedrom_title", 511 0;
E_0x23b93c0/0 .event negedge, v0x23fe4a0_0;
E_0x23b93c0/1 .event posedge, v0x23fe4a0_0;
E_0x23b93c0 .event/or E_0x23b93c0/0, E_0x23b93c0/1;
S_0x23fdac0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x23fd790;
 .timescale -12 -12;
v0x23fdd00_0 .var/2s "i", 31 0;
E_0x23b9260 .event posedge, v0x23fe4a0_0;
S_0x23fde00 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x23fd790;
 .timescale -12 -12;
v0x23fe000_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23fe0e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x23fd790;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23fea90 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x23a6320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24024c0 .functor AND 1, v0x23fe400_0, v0x23fe540_0, C4<1>, C4<1>;
L_0x2402770 .functor NOT 1, v0x23fe2c0_0, C4<0>, C4<0>, C4<0>;
L_0x2402800 .functor NOT 1, v0x23fe360_0, C4<0>, C4<0>, C4<0>;
L_0x2402980 .functor AND 1, L_0x2402770, L_0x2402800, C4<1>, C4<1>;
L_0x2402ac0 .functor AND 1, L_0x2402980, v0x23fe400_0, C4<1>, C4<1>;
L_0x2402b80 .functor OR 1, L_0x24024c0, L_0x2402ac0, C4<0>, C4<0>;
L_0x2402d20 .functor NOT 1, v0x23fe360_0, C4<0>, C4<0>, C4<0>;
L_0x2402d90 .functor OR 1, L_0x2402d20, v0x23fe540_0, C4<0>, C4<0>;
L_0x2402ea0 .functor AND 1, v0x23fe400_0, L_0x2402d90, C4<1>, C4<1>;
L_0x2402f60 .functor NOT 1, v0x23fe2c0_0, C4<0>, C4<0>, C4<0>;
L_0x2403140 .functor OR 1, L_0x2402f60, v0x23fe360_0, C4<0>, C4<0>;
L_0x24031b0 .functor AND 1, L_0x2402ea0, L_0x2403140, C4<1>, C4<1>;
L_0x2403330 .functor NOT 1, v0x23fe2c0_0, C4<0>, C4<0>, C4<0>;
L_0x24033a0 .functor OR 1, L_0x2403330, v0x23fe540_0, C4<0>, C4<0>;
L_0x24032c0 .functor AND 1, v0x23fe400_0, L_0x24033a0, C4<1>, C4<1>;
L_0x2403530 .functor XNOR 1, L_0x24031b0, L_0x24032c0, C4<0>, C4<0>;
v0x23fec50_0 .net *"_ivl_12", 0 0, L_0x2402d20;  1 drivers
v0x23fed30_0 .net *"_ivl_14", 0 0, L_0x2402d90;  1 drivers
v0x23fee10_0 .net *"_ivl_16", 0 0, L_0x2402ea0;  1 drivers
v0x23fef00_0 .net *"_ivl_18", 0 0, L_0x2402f60;  1 drivers
v0x23fefe0_0 .net *"_ivl_2", 0 0, L_0x2402770;  1 drivers
v0x23ff110_0 .net *"_ivl_20", 0 0, L_0x2403140;  1 drivers
v0x23ff1f0_0 .net *"_ivl_24", 0 0, L_0x2403330;  1 drivers
v0x23ff2d0_0 .net *"_ivl_26", 0 0, L_0x24033a0;  1 drivers
v0x23ff3b0_0 .net *"_ivl_30", 0 0, L_0x2403530;  1 drivers
L_0x7fce9d947060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23ff500_0 .net *"_ivl_32", 0 0, L_0x7fce9d947060;  1 drivers
v0x23ff5e0_0 .net *"_ivl_4", 0 0, L_0x2402800;  1 drivers
v0x23ff6c0_0 .net *"_ivl_6", 0 0, L_0x2402980;  1 drivers
v0x23ff7a0_0 .net "a", 0 0, v0x23fe2c0_0;  alias, 1 drivers
v0x23ff840_0 .net "b", 0 0, v0x23fe360_0;  alias, 1 drivers
v0x23ff930_0 .net "c", 0 0, v0x23fe400_0;  alias, 1 drivers
v0x23ffa20_0 .net "d", 0 0, v0x23fe540_0;  alias, 1 drivers
v0x23ffb10_0 .net "out_pos", 0 0, L_0x24036d0;  alias, 1 drivers
v0x23ffce0_0 .net "out_sop", 0 0, L_0x2402b80;  alias, 1 drivers
v0x23ffda0_0 .net "pos0", 0 0, L_0x24031b0;  1 drivers
v0x23ffe60_0 .net "pos1", 0 0, L_0x24032c0;  1 drivers
v0x23fff20_0 .net "sop_part1", 0 0, L_0x24024c0;  1 drivers
v0x23fffe0_0 .net "sop_part2", 0 0, L_0x2402ac0;  1 drivers
L_0x24036d0 .functor MUXZ 1, L_0x7fce9d947060, L_0x24031b0, L_0x2403530, C4<>;
S_0x2400160 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x23a6320;
 .timescale -12 -12;
E_0x23a29f0 .event anyedge, v0x2400f50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2400f50_0;
    %nor/r;
    %assign/vec4 v0x2400f50_0, 0;
    %wait E_0x23a29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23fd790;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23fe630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23fe6d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x23fd790;
T_4 ;
    %wait E_0x23b93c0;
    %load/vec4 v0x23fe770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23fe630_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x23fd790;
T_5 ;
    %wait E_0x23b9260;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fe540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe360_0, 0;
    %assign/vec4 v0x23fe2c0_0, 0;
    %wait E_0x23b9260;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fe540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe360_0, 0;
    %assign/vec4 v0x23fe2c0_0, 0;
    %wait E_0x23b9260;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fe540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe360_0, 0;
    %assign/vec4 v0x23fe2c0_0, 0;
    %wait E_0x23b9260;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fe540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe360_0, 0;
    %assign/vec4 v0x23fe2c0_0, 0;
    %wait E_0x23b9260;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fe540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe360_0, 0;
    %assign/vec4 v0x23fe2c0_0, 0;
    %wait E_0x23b9260;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fe540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe360_0, 0;
    %assign/vec4 v0x23fe2c0_0, 0;
    %wait E_0x23b9260;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fe540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe360_0, 0;
    %assign/vec4 v0x23fe2c0_0, 0;
    %wait E_0x23b9260;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fe540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe360_0, 0;
    %assign/vec4 v0x23fe2c0_0, 0;
    %wait E_0x23b9260;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fe540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe360_0, 0;
    %assign/vec4 v0x23fe2c0_0, 0;
    %wait E_0x23b9260;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fe540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe360_0, 0;
    %assign/vec4 v0x23fe2c0_0, 0;
    %wait E_0x23b9260;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fe540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe360_0, 0;
    %assign/vec4 v0x23fe2c0_0, 0;
    %wait E_0x23b9260;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fe540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe360_0, 0;
    %assign/vec4 v0x23fe2c0_0, 0;
    %wait E_0x23b9260;
    %load/vec4 v0x23fe630_0;
    %store/vec4 v0x23fe6d0_0, 0, 1;
    %fork t_1, S_0x23fdac0;
    %jmp t_0;
    .scope S_0x23fdac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23fdd00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x23fdd00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x23b9260;
    %load/vec4 v0x23fdd00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23fe540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe360_0, 0;
    %assign/vec4 v0x23fe2c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23fdd00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23fdd00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x23fd790;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23b93c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23fe540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fe360_0, 0;
    %assign/vec4 v0x23fe2c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x23fe630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x23fe6d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x23a6320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2400af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2400f50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x23a6320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2400af0_0;
    %inv;
    %store/vec4 v0x2400af0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x23a6320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23fe4a0_0, v0x24011d0_0, v0x2400910_0, v0x24009b0_0, v0x2400a50_0, v0x2400b90_0, v0x2400e10_0, v0x2400d70_0, v0x2400cd0_0, v0x2400c30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x23a6320;
T_9 ;
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x23a6320;
T_10 ;
    %wait E_0x23b93c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2400eb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2400eb0_0, 4, 32;
    %load/vec4 v0x2401100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2400eb0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2400eb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2400eb0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2400e10_0;
    %load/vec4 v0x2400e10_0;
    %load/vec4 v0x2400d70_0;
    %xor;
    %load/vec4 v0x2400e10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2400eb0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2400eb0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2400cd0_0;
    %load/vec4 v0x2400cd0_0;
    %load/vec4 v0x2400c30_0;
    %xor;
    %load/vec4 v0x2400cd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2400eb0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2400eb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2400eb0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth1/machine/ece241_2013_q2/iter0/response0/top_module.sv";
