Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,6041
design__instance__area,78403.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0013859010068699718
power__switching__total,0.0004067352565471083
power__leakage__total,0.00000378910408471711
power__total,0.0017964253202080727
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.34754192174503973
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.35133200121369584
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09264084206421996
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.84735398873723
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.092641
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.282722
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.4890826770897368
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5025904279454689
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5870325502967126
timing__setup__ws__corner:nom_slow_1p08V_125C,11.426678593422883
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.587033
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,11.426679
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.40245560800866065
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.40867813068191344
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27195330090963904
timing__setup__ws__corner:nom_typ_1p20V_25C,14.399308819534241
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.271953
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.504045
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.34754192174503973
clock__skew__worst_setup,0.35133200121369584
timing__hold__ws,0.09264084206421996
timing__setup__ws,11.426678593422883
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.092641
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,11.426679
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,6041
design__instance__area__stdcell,78403.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.618888
design__instance__utilization__stdcell,0.618888
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,6
design__instance__area__class:buffer,45.36
design__instance__count__class:inverter,190
design__instance__area__class:inverter,1068.68
design__instance__count__class:sequential_cell,391
design__instance__area__class:sequential_cell,18445.2
design__instance__count__class:multi_input_combinational_cell,4134
design__instance__area__class:multi_input_combinational_cell,40940.1
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1209
design__instance__area__class:timing_repair_buffer,16928.4
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,197762
design__violations,0
design__instance__count__class:clock_buffer,85
design__instance__area__class:clock_buffer,751.162
design__instance__count__class:clock_inverter,26
design__instance__area__class:clock_inverter,224.986
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,622
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
antenna_diodes_count,0
route__net,6414
route__net__special,2
route__drc_errors__iter:0,8013
route__wirelength__iter:0,232737
route__drc_errors__iter:1,4969
route__wirelength__iter:1,230934
route__drc_errors__iter:2,4874
route__wirelength__iter:2,230504
route__drc_errors__iter:3,1150
route__wirelength__iter:3,229489
route__drc_errors__iter:4,452
route__wirelength__iter:4,229368
route__drc_errors__iter:5,272
route__wirelength__iter:5,229431
route__drc_errors__iter:6,252
route__wirelength__iter:6,229394
route__drc_errors__iter:7,226
route__wirelength__iter:7,229397
route__drc_errors__iter:8,202
route__wirelength__iter:8,229380
route__drc_errors__iter:9,170
route__wirelength__iter:9,229382
route__drc_errors__iter:10,49
route__wirelength__iter:10,229408
route__drc_errors__iter:11,11
route__wirelength__iter:11,229398
route__drc_errors__iter:12,1
route__wirelength__iter:12,229408
route__drc_errors__iter:13,0
route__wirelength__iter:13,229409
route__drc_errors,0
route__wirelength,229409
route__vias,47314
route__vias__singlecut,47314
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,688.41
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,322
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,322
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,322
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,322
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000119525
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000133511
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000419786
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000133511
design_powergrid__voltage__worst,0.0000133511
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000133511
design_powergrid__drop__worst__net:VPWR,0.0000119525
design_powergrid__voltage__worst__net:VGND,0.0000133511
design_powergrid__drop__worst__net:VGND,0.0000133511
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000046700000000000001804264203320027348809162504039704799652099609375
ir__drop__worst,0.0000120000000000000003040102891649354432956897653639316558837890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
