// Seed: 2023024324
module module_0 (
    input wire id_0,
    output tri id_1,
    input supply1 id_2,
    input wor id_3,
    input wand id_4,
    input wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output wire id_10,
    output tri id_11,
    output tri1 id_12,
    output supply1 id_13,
    input wand id_14,
    input tri id_15,
    input wire id_16,
    input wire id_17,
    output supply1 id_18,
    input tri0 id_19,
    input tri1 id_20
);
  always @(1) id_1 = ~1;
  tri id_22;
  assign id_18 = id_9;
  assign id_22 = 1;
  wire id_23 = id_16;
  wire id_24 = id_14;
  wire id_25;
  wire id_26, id_27;
  wire id_28;
  always @(negedge id_17 or posedge id_2) id_24 = 1;
  assign id_10 = 1'd0;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wand id_2,
    output logic id_3,
    input wor id_4,
    input wire id_5,
    input wire id_6,
    output tri0 id_7,
    output tri id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input wire id_12
);
  initial begin
    id_8 = id_11;
    id_3 <= {""{""}};
  end
  module_0(
      id_11,
      id_7,
      id_1,
      id_5,
      id_11,
      id_12,
      id_9,
      id_12,
      id_10,
      id_5,
      id_8,
      id_7,
      id_8,
      id_8,
      id_5,
      id_12,
      id_1,
      id_9,
      id_7,
      id_2,
      id_6
  );
endmodule
