# Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ../tcl/script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:24:44 on Jan 08,2023
# vlog -reportprogress 300 -work work ../sources/interface.sv 
# -- Compiling interface dut_if
# -- Compiling interface dpi_c_if
# -- Compiling interface uvm_put_if
# 
# Top level modules:
# 	--none--
# End time: 18:24:44 on Jan 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:24:44 on Jan 08,2023
# vlog -reportprogress 300 -work work ../sources/dut_test.sv 
# -- Compiling module dut_test
# 
# Top level modules:
# 	dut_test
# End time: 18:24:44 on Jan 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:24:44 on Jan 08,2023
# vlog -reportprogress 300 -work work ../tb/tb.sv 
# ** Note: (vlog-2286) ../tb/tb.sv(15): Using implicit +incdir+C:/modeltech64_10.6d/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: (vlog-13069) ** while parsing file included at ../tb/tb.sv(17)
# ** while parsing file included at ../sources/uvm_class_pkg.svh(34)
# ** at ..\sources\uvm_classes\tester.sv(32): near "command_port": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 18:24:44 on Jan 08,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/modeltech64_10.6d/win64/vlog failed.
# Error in macro ./../tcl/script.tcl line 10
# C:/modeltech64_10.6d/win64/vlog failed.
#     while executing
# "vlog -work work ../tb/tb.sv"
do ../tcl/script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:25:04 on Jan 08,2023
# vlog -reportprogress 300 -work work ../sources/interface.sv 
# -- Compiling interface dut_if
# -- Compiling interface dpi_c_if
# -- Compiling interface uvm_put_if
# 
# Top level modules:
# 	--none--
# End time: 18:25:04 on Jan 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:25:04 on Jan 08,2023
# vlog -reportprogress 300 -work work ../sources/dut_test.sv 
# -- Compiling module dut_test
# 
# Top level modules:
# 	dut_test
# End time: 18:25:04 on Jan 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:25:04 on Jan 08,2023
# vlog -reportprogress 300 -work work ../tb/tb.sv 
# ** Note: (vlog-2286) ../tb/tb.sv(15): Using implicit +incdir+C:/modeltech64_10.6d/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package tb_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package uvm_class_pkg
# -- Compiling package uvm_class_pkg
# ** Warning: ..\sources\uvm_classes\tester.sv(29): (vlog-2961) Argument #1 for std::randomize() function is non-LRM compliant.
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:25:04 on Jan 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:25:04 on Jan 08,2023
# vlog -reportprogress 300 -sv -dpiheader ../sources/c/dpiheader.h ../tb/tb.sv ../sources/c/tinyALUtest.c 
# ** Note: (vlog-2286) ../tb/tb.sv(15): Using implicit +incdir+C:/modeltech64_10.6d/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package tb_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package uvm_class_pkg
# -- Compiling package uvm_class_pkg
# ** Warning: ..\sources\uvm_classes\tester.sv(29): (vlog-2961) Argument #1 for std::randomize() function is non-LRM compliant.
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# -- Compiling DPI/PLI C file ../sources/c/tinyALUtest.c
# End time: 18:25:05 on Jan 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -sv_seed random -novopt -t 1ns -coverage work.tb 
# Start time: 18:25:05 on Jan 08,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/boss/Desktop/UVM/my_uvm_project/modelsim/work.tb
# Refreshing C:/Users/boss/Desktop/UVM/my_uvm_project/modelsim/work.tb_sv_unit
# Refreshing C:/Users/boss/Desktop/UVM/my_uvm_project/modelsim/work.uvm_put_if
# Loading sv_std.std
# Loading work.uvm_put_if
# Refreshing C:/Users/boss/Desktop/UVM/my_uvm_project/modelsim/work.dpi_c_if
# Loading work.dpi_c_if
# Refreshing C:/Users/boss/Desktop/UVM/my_uvm_project/modelsim/work.uvm_class_pkg
# Loading mtiUvm.uvm_pkg
# Loading work.uvm_class_pkg
# Refreshing C:/Users/boss/Desktop/UVM/my_uvm_project/modelsim/work.dut_if
# Loading work.dut_if
# Loading work.tb_sv_unit
# Loading work.tb
# Refreshing C:/Users/boss/Desktop/UVM/my_uvm_project/modelsim/work.dut_test
# Loading work.dut_test
# Loading mtiUvm.questa_uvm_pkg
# ** Warning: (vsim-3839) ../sources/interface.sv(8): Variable '/tb/_if/odata', driven via a port connection, is multiply driven. See ../tb/tb.sv(38).
#    Time: 0 ns  Iteration: 0  Instance: /tb/_if File: ../sources/interface.sv
# Loading C:/Windows/TEMP\boss@DESKTOP-SICFK2M_dpi_5800\win64_gcc-4.5.0\vsim_auto_compile.dll
# Loading C:/modeltech64_10.6d/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 1042029705
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: boss  Hostname: DESKTOP-SICFK2M  ProcessID: 14072
#           Attempting to use alternate WLF file "./wlft7g9wvd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7g9wvd
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test Test_Active...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1590: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ..\sources\uvm_classes\coverage.sv(40) @ 1590: uvm_test_top.env_h.agent_h.coverage_h [Coverage] Functional coverage=100.00 %
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Coverage]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : C:/modeltech64_10.6d/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1590 ns  Iteration: 70  Instance: /tb
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/modeltech64_10.6d/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 18:27:45 on Jan 08,2023, Elapsed time: 0:02:40
# Errors: 0, Warnings: 5
