"C:\Users\Gustas\Documents\KTU\Skaitmenine logika\L1\L1\uzd2\src\TestBench\uzd2_TB.vhd" VHDL work 1 0 0 -02
. . 0 0 0