`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB 
// Engineer: Wu Yuzhang
// 
// Design Name: RISCV-Pipline CPU
// Module Name: IDSegReg
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: IF-ID Segment Register
//////////////////////////////////////////////////////////////////////////////////
//åŠŸèƒ½è¯´æ˜
    //IDSegRegæ˜¯IF-IDæ®µå¯„å­˜å™¨ï¼ŒåŒæ—¶åŒ…å«äº†ä¸?ä¸ªåŒæ­¥è¯»å†™çš„Bramï¼ˆæ­¤å¤„ä½ å¯ä»¥è°ƒç”¨æˆ‘ä»¬æä¾›çš„InstructionRamï¼?
    //å®ƒå°†ä¼šè‡ªåŠ¨ç»¼åˆä¸ºblock memoryï¼Œä½ ä¹Ÿå¯ä»¥æ›¿ä»£æ?§çš„è°ƒç”¨xilinxçš„bram ipæ ¸ï¼‰ã€?
    //åŒæ­¥è¯»memory ç›¸å½“äº? å¼‚æ­¥è¯»memory çš„è¾“å‡ºå¤–æ¥Dè§¦å‘å™¨ï¼Œéœ?è¦æ—¶é’Ÿä¸Šå‡æ²¿æ‰èƒ½è¯»å–æ•°æ®ã€?
    //æ­¤æ—¶å¦‚æœå†é?šè¿‡æ®µå¯„å­˜å™¨ç¼“å­˜ï¼Œé‚£ä¹ˆéœ€è¦ä¸¤ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿æ‰èƒ½å°†æ•°æ®ä¼ é€’åˆ°Exæ®?
    //å› æ­¤åœ¨æ®µå¯„å­˜å™¨æ¨¡å—ä¸­è°ƒç”¨è¯¥åŒæ­¥memoryï¼Œç›´æ¥å°†è¾“å‡ºä¼ é?’åˆ°IDæ®µç»„åˆé?»è¾‘
    //è°ƒç”¨memæ¨¡å—åè¾“å‡ºä¸ºRD_rawï¼Œé?šè¿‡assign RD = stall_ff ? RD_old : (clear_ff ? 32'b0 : RD_raw );
    //ä»è?Œå®ç°RDæ®µå¯„å­˜å™¨stallå’ŒclearåŠŸèƒ½
//å®éªŒè¦æ±‚  
    //è¡¥å…¨IDSegRegæ¨¡å—ï¼Œéœ€è¡¥å…¨çš„ç‰‡æ®µæˆªå–å¦‚ä¸?
    //InstructionRam InstructionRamInst (
    //     .clk    (),                        //è¯·å®Œå–„ä»£ç ?
    //     .addra  (),                        //è¯·å®Œå–„ä»£ç ?
    //     .douta  ( RD_raw     ),
    //     .web    ( |WE2       ),
    //     .addrb  ( A2[31:2]   ),
    //     .dinb   ( WD2        ),
    //     .doutb  ( RD2        )
    // );
//æ³¨æ„äº‹é¡¹
    //è¾“å…¥åˆ°DataRamçš„addraæ˜¯å­—åœ°å€ï¼Œä¸€ä¸ªå­—32bit

module IDSegReg(
    input wire clk,
    input wire clear,
    input wire en,
    //Instrution Memory Access
    input wire [31:0] A,
    output wire [31:0] RD,
    //Instruction Memory Debug
    input wire [31:0] A2,
    input wire [31:0] WD2,
    input wire [3:0] WE2,
    output wire [31:0] RD2,
    //
    input wire [31:0] PCF,
    output reg [31:0] PCD,
    //BTB
    input wire BranchPredictedF,
	output reg BranchPredictedD,
	//BHT
	input wire BranchPredictedTakenF,
	output reg BranchPredictedTakenD
    );
    
    initial 
    begin
        PCD = 0;
        BranchPredictedD = 1'b0;
        BranchPredictedTakenD = 1'b0;
    end
    
    always@(posedge clk)
        if(en)
        begin
            PCD <= clear ? 0: PCF;
            BranchPredictedD <= clear ? 1'b0 : BranchPredictedF;
            BranchPredictedTakenD <= clear ? 1'b0 : BranchPredictedTakenF;
        end
    wire [31:0] RD_raw;

    reg stall_ff= 1'b0;
    reg clear_ff= 1'b0;
    reg [31:0] RD_old=32'b0;
    always @ (posedge clk)
    begin
        stall_ff<=~en;
        clear_ff<=clear;
        RD_old<=RD;
    end    
    assign RD = stall_ff ? RD_old : (clear_ff ? 32'b0 : RD_raw );
   
   InstructionCache_M InstructionRam (
         .clk    ( clk        ),
         .write_en    ( 0        ),
         .addr  ( A[31:2]          ),
         .data  ( RD_raw     )
     );
     /*btb_inst InstructionRam (
         .clk    ( clk        ),
         .write_en    ( 0        ),
         .addr  ( A[31:2]          ),
         .data  ( RD_raw     )
     );*/
     
endmodule