// Seed: 989618764
`timescale 1ps / 1 ps `timescale 1 ps / 1 ps
`define pp_8 0
`define pp_9 0
`resetall `timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    inout id_3,
    output logic id_4,
    input id_5,
    output logic id_6,
    input id_7
);
  assign id_4 = 1'b0;
  assign id_2 = id_5;
endmodule
