
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003990    0.017896    0.002844    5.002844 v rst (in)
                                                         rst (net)
                      0.017896    0.000000    5.002844 v input1/A (sg13g2_buf_1)
     2    0.012675    0.047604    0.080552    5.083396 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047628    0.000990    5.084386 v fanout74/A (sg13g2_buf_8)
     8    0.038567    0.029819    0.089449    5.173835 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.030215    0.002943    5.176778 v _285_/A (sg13g2_inv_1)
     1    0.006559    0.035533    0.040020    5.216798 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.035544    0.000494    5.217292 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.217292   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013968    0.030004    0.012220   25.012218 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000   25.012218 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070274   25.082493 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526   25.084019 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067137   25.151157 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000741   25.151897 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.901897   clock uncertainty
                                  0.000000   24.901897   clock reconvergence pessimism
                                 -0.124229   24.777668   library recovery time
                                             24.777668   data required time
---------------------------------------------------------------------------------------------
                                             24.777668   data required time
                                             -5.217292   data arrival time
---------------------------------------------------------------------------------------------
                                             19.560377   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013968    0.030004    0.012219    0.012219 ^ clk (in)
                                                         clk (net)
                      0.030020    0.000000    0.012219 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024880    0.025730    0.070275    0.082495 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025760    0.001526    0.084020 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021334    0.023987    0.067138    0.151158 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023994    0.000740    0.151898 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002121    0.017484    0.159612    0.311511 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017484    0.000081    0.311592 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016430    0.079652    0.411306    0.722898 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.079668    0.001064    0.723962 v fanout71/A (sg13g2_buf_8)
     8    0.039998    0.031290    0.105241    0.829203 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031591    0.002383    0.831586 v fanout70/A (sg13g2_buf_8)
     8    0.040315    0.029907    0.082271    0.913857 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029972    0.000795    0.914652 v _146_/A1 (sg13g2_o21ai_1)
     4    0.022308    0.246348    0.219745    1.134397 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.246356    0.001165    1.135562 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.011548    0.108704    0.164086    1.299647 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.108706    0.000649    1.300296 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003555    0.077494    0.116704    1.417000 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.077494    0.000141    1.417141 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004868    0.056652    0.079446    1.496587 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.056652    0.000329    1.496916 v _273_/A (sg13g2_nor2_1)
     1    0.006440    0.073677    0.085920    1.582836 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.073686    0.000644    1.583480 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005861    0.065021    0.079391    1.662870 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.065021    0.000354    1.663224 v output15/A (sg13g2_buf_1)
     1    0.006755    0.031291    0.086479    1.749703 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.031293    0.000283    1.749986 v sine_out[1] (out)
                                              1.749986   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.749986   data arrival time
---------------------------------------------------------------------------------------------
                                             18.000015   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
