-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Wed Nov 22 16:23:33 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity gcd is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	a_din : in std_logic_vector (31 downto 0);
	a_valid_in : in std_logic;
	a_ready_out : out std_logic;
	b_din : in std_logic_vector (31 downto 0);
	b_valid_in : in std_logic;
	b_ready_out : out std_logic);
end;

architecture behavioral of gcd is 

	signal a_clk : std_logic;
	signal a_rst : std_logic;
	signal a_dataInArray_0 : std_logic_vector(31 downto 0);
	signal a_pValidArray_0 : std_logic;
	signal a_readyArray_0 : std_logic;
	signal a_nReadyArray_0 : std_logic;
	signal a_validArray_0 : std_logic;
	signal a_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal b_clk : std_logic;
	signal b_rst : std_logic;
	signal b_dataInArray_0 : std_logic_vector(31 downto 0);
	signal b_pValidArray_0 : std_logic;
	signal b_readyArray_0 : std_logic;
	signal b_nReadyArray_0 : std_logic;
	signal b_validArray_0 : std_logic;
	signal b_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork0_clk : std_logic;
	signal fork0_rst : std_logic;
	signal fork0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork0_pValidArray_0 : std_logic;
	signal fork0_readyArray_0 : std_logic;
	signal fork0_nReadyArray_0 : std_logic;
	signal fork0_validArray_0 : std_logic;
	signal fork0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork0_nReadyArray_1 : std_logic;
	signal fork0_validArray_1 : std_logic;
	signal fork0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal constant1_clk : std_logic;
	signal constant1_rst : std_logic;
	signal constant1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal constant1_pValidArray_0 : std_logic;
	signal constant1_readyArray_0 : std_logic;
	signal constant1_nReadyArray_0 : std_logic;
	signal constant1_validArray_0 : std_logic;
	signal constant1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal extsi0_clk : std_logic;
	signal extsi0_rst : std_logic;
	signal extsi0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal extsi0_pValidArray_0 : std_logic;
	signal extsi0_readyArray_0 : std_logic;
	signal extsi0_nReadyArray_0 : std_logic;
	signal extsi0_validArray_0 : std_logic;
	signal extsi0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mux0_clk : std_logic;
	signal mux0_rst : std_logic;
	signal mux0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mux0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mux0_pValidArray_0 : std_logic;
	signal mux0_pValidArray_1 : std_logic;
	signal mux0_pValidArray_2 : std_logic;
	signal mux0_readyArray_0 : std_logic;
	signal mux0_readyArray_1 : std_logic;
	signal mux0_readyArray_2 : std_logic;
	signal mux0_nReadyArray_0 : std_logic;
	signal mux0_validArray_0 : std_logic;
	signal mux0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mux1_clk : std_logic;
	signal mux1_rst : std_logic;
	signal mux1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mux1_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mux1_pValidArray_0 : std_logic;
	signal mux1_pValidArray_1 : std_logic;
	signal mux1_pValidArray_2 : std_logic;
	signal mux1_readyArray_0 : std_logic;
	signal mux1_readyArray_1 : std_logic;
	signal mux1_readyArray_2 : std_logic;
	signal mux1_nReadyArray_0 : std_logic;
	signal mux1_validArray_0 : std_logic;
	signal mux1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer8_clk : std_logic;
	signal buffer8_rst : std_logic;
	signal buffer8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer8_pValidArray_0 : std_logic;
	signal buffer8_readyArray_0 : std_logic;
	signal buffer8_nReadyArray_0 : std_logic;
	signal buffer8_validArray_0 : std_logic;
	signal buffer8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork1_clk : std_logic;
	signal fork1_rst : std_logic;
	signal fork1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork1_pValidArray_0 : std_logic;
	signal fork1_readyArray_0 : std_logic;
	signal fork1_nReadyArray_0 : std_logic;
	signal fork1_validArray_0 : std_logic;
	signal fork1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork1_nReadyArray_1 : std_logic;
	signal fork1_validArray_1 : std_logic;
	signal fork1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal mux2_clk : std_logic;
	signal mux2_rst : std_logic;
	signal mux2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mux2_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mux2_pValidArray_0 : std_logic;
	signal mux2_pValidArray_1 : std_logic;
	signal mux2_pValidArray_2 : std_logic;
	signal mux2_readyArray_0 : std_logic;
	signal mux2_readyArray_1 : std_logic;
	signal mux2_readyArray_2 : std_logic;
	signal mux2_nReadyArray_0 : std_logic;
	signal mux2_validArray_0 : std_logic;
	signal mux2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork2_clk : std_logic;
	signal fork2_rst : std_logic;
	signal fork2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork2_pValidArray_0 : std_logic;
	signal fork2_readyArray_0 : std_logic;
	signal fork2_nReadyArray_0 : std_logic;
	signal fork2_validArray_0 : std_logic;
	signal fork2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork2_nReadyArray_1 : std_logic;
	signal fork2_validArray_1 : std_logic;
	signal fork2_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork2_nReadyArray_2 : std_logic;
	signal fork2_validArray_2 : std_logic;
	signal fork2_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal control_merge0_clk : std_logic;
	signal control_merge0_rst : std_logic;
	signal control_merge0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal control_merge0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal control_merge0_pValidArray_0 : std_logic;
	signal control_merge0_pValidArray_1 : std_logic;
	signal control_merge0_readyArray_0 : std_logic;
	signal control_merge0_readyArray_1 : std_logic;
	signal control_merge0_nReadyArray_0 : std_logic;
	signal control_merge0_validArray_0 : std_logic;
	signal control_merge0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal control_merge0_nReadyArray_1 : std_logic;
	signal control_merge0_validArray_1 : std_logic;
	signal control_merge0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork3_clk : std_logic;
	signal fork3_rst : std_logic;
	signal fork3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork3_pValidArray_0 : std_logic;
	signal fork3_readyArray_0 : std_logic;
	signal fork3_nReadyArray_0 : std_logic;
	signal fork3_validArray_0 : std_logic;
	signal fork3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork3_nReadyArray_1 : std_logic;
	signal fork3_validArray_1 : std_logic;
	signal fork3_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork3_nReadyArray_2 : std_logic;
	signal fork3_validArray_2 : std_logic;
	signal fork3_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal source0_clk : std_logic;
	signal source0_rst : std_logic;
	signal source0_nReadyArray_0 : std_logic;
	signal source0_validArray_0 : std_logic;
	signal source0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant8_clk : std_logic;
	signal constant8_rst : std_logic;
	signal constant8_dataInArray_0 : std_logic_vector(1 downto 0);
	signal constant8_pValidArray_0 : std_logic;
	signal constant8_readyArray_0 : std_logic;
	signal constant8_nReadyArray_0 : std_logic;
	signal constant8_validArray_0 : std_logic;
	signal constant8_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal source1_clk : std_logic;
	signal source1_rst : std_logic;
	signal source1_nReadyArray_0 : std_logic;
	signal source1_validArray_0 : std_logic;
	signal source1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant9_clk : std_logic;
	signal constant9_rst : std_logic;
	signal constant9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal constant9_pValidArray_0 : std_logic;
	signal constant9_readyArray_0 : std_logic;
	signal constant9_nReadyArray_0 : std_logic;
	signal constant9_validArray_0 : std_logic;
	signal constant9_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal extsi8_clk : std_logic;
	signal extsi8_rst : std_logic;
	signal extsi8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal extsi8_pValidArray_0 : std_logic;
	signal extsi8_readyArray_0 : std_logic;
	signal extsi8_nReadyArray_0 : std_logic;
	signal extsi8_validArray_0 : std_logic;
	signal extsi8_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal buffer28_clk : std_logic;
	signal buffer28_rst : std_logic;
	signal buffer28_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer28_pValidArray_0 : std_logic;
	signal buffer28_readyArray_0 : std_logic;
	signal buffer28_nReadyArray_0 : std_logic;
	signal buffer28_validArray_0 : std_logic;
	signal buffer28_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ori0_clk : std_logic;
	signal ori0_rst : std_logic;
	signal ori0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ori0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal ori0_pValidArray_0 : std_logic;
	signal ori0_pValidArray_1 : std_logic;
	signal ori0_readyArray_0 : std_logic;
	signal ori0_readyArray_1 : std_logic;
	signal ori0_nReadyArray_0 : std_logic;
	signal ori0_validArray_0 : std_logic;
	signal ori0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal trunci1_clk : std_logic;
	signal trunci1_rst : std_logic;
	signal trunci1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal trunci1_pValidArray_0 : std_logic;
	signal trunci1_readyArray_0 : std_logic;
	signal trunci1_nReadyArray_0 : std_logic;
	signal trunci1_validArray_0 : std_logic;
	signal trunci1_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal andi0_clk : std_logic;
	signal andi0_rst : std_logic;
	signal andi0_dataInArray_0 : std_logic_vector(1 downto 0);
	signal andi0_dataInArray_1 : std_logic_vector(1 downto 0);
	signal andi0_pValidArray_0 : std_logic;
	signal andi0_pValidArray_1 : std_logic;
	signal andi0_readyArray_0 : std_logic;
	signal andi0_readyArray_1 : std_logic;
	signal andi0_nReadyArray_0 : std_logic;
	signal andi0_validArray_0 : std_logic;
	signal andi0_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal buffer16_clk : std_logic;
	signal buffer16_rst : std_logic;
	signal buffer16_dataInArray_0 : std_logic_vector(1 downto 0);
	signal buffer16_pValidArray_0 : std_logic;
	signal buffer16_readyArray_0 : std_logic;
	signal buffer16_nReadyArray_0 : std_logic;
	signal buffer16_validArray_0 : std_logic;
	signal buffer16_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal cmpi0_clk : std_logic;
	signal cmpi0_rst : std_logic;
	signal cmpi0_dataInArray_0 : std_logic_vector(1 downto 0);
	signal cmpi0_dataInArray_1 : std_logic_vector(1 downto 0);
	signal cmpi0_pValidArray_0 : std_logic;
	signal cmpi0_pValidArray_1 : std_logic;
	signal cmpi0_readyArray_0 : std_logic;
	signal cmpi0_readyArray_1 : std_logic;
	signal cmpi0_nReadyArray_0 : std_logic;
	signal cmpi0_validArray_0 : std_logic;
	signal cmpi0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork4_clk : std_logic;
	signal fork4_rst : std_logic;
	signal fork4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork4_pValidArray_0 : std_logic;
	signal fork4_readyArray_0 : std_logic;
	signal fork4_nReadyArray_0 : std_logic;
	signal fork4_validArray_0 : std_logic;
	signal fork4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork4_nReadyArray_1 : std_logic;
	signal fork4_validArray_1 : std_logic;
	signal fork4_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork4_nReadyArray_2 : std_logic;
	signal fork4_validArray_2 : std_logic;
	signal fork4_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork4_nReadyArray_3 : std_logic;
	signal fork4_validArray_3 : std_logic;
	signal fork4_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork4_nReadyArray_4 : std_logic;
	signal fork4_validArray_4 : std_logic;
	signal fork4_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal fork4_nReadyArray_5 : std_logic;
	signal fork4_validArray_5 : std_logic;
	signal fork4_dataOutArray_5 : std_logic_vector(0 downto 0);
	signal fork4_nReadyArray_6 : std_logic;
	signal fork4_validArray_6 : std_logic;
	signal fork4_dataOutArray_6 : std_logic_vector(0 downto 0);

	signal buffer5_clk : std_logic;
	signal buffer5_rst : std_logic;
	signal buffer5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer5_pValidArray_0 : std_logic;
	signal buffer5_readyArray_0 : std_logic;
	signal buffer5_nReadyArray_0 : std_logic;
	signal buffer5_validArray_0 : std_logic;
	signal buffer5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer22_clk : std_logic;
	signal buffer22_rst : std_logic;
	signal buffer22_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer22_pValidArray_0 : std_logic;
	signal buffer22_readyArray_0 : std_logic;
	signal buffer22_nReadyArray_0 : std_logic;
	signal buffer22_validArray_0 : std_logic;
	signal buffer22_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cond_br3_clk : std_logic;
	signal cond_br3_rst : std_logic;
	signal cond_br3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br3_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br3_pValidArray_0 : std_logic;
	signal cond_br3_pValidArray_1 : std_logic;
	signal cond_br3_readyArray_0 : std_logic;
	signal cond_br3_readyArray_1 : std_logic;
	signal cond_br3_nReadyArray_0 : std_logic;
	signal cond_br3_validArray_0 : std_logic;
	signal cond_br3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br3_nReadyArray_1 : std_logic;
	signal cond_br3_validArray_1 : std_logic;
	signal cond_br3_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal buffer29_clk : std_logic;
	signal buffer29_rst : std_logic;
	signal buffer29_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer29_pValidArray_0 : std_logic;
	signal buffer29_readyArray_0 : std_logic;
	signal buffer29_nReadyArray_0 : std_logic;
	signal buffer29_validArray_0 : std_logic;
	signal buffer29_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cond_br4_clk : std_logic;
	signal cond_br4_rst : std_logic;
	signal cond_br4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br4_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br4_pValidArray_0 : std_logic;
	signal cond_br4_pValidArray_1 : std_logic;
	signal cond_br4_readyArray_0 : std_logic;
	signal cond_br4_readyArray_1 : std_logic;
	signal cond_br4_nReadyArray_0 : std_logic;
	signal cond_br4_validArray_0 : std_logic;
	signal cond_br4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br4_nReadyArray_1 : std_logic;
	signal cond_br4_validArray_1 : std_logic;
	signal cond_br4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal buffer20_clk : std_logic;
	signal buffer20_rst : std_logic;
	signal buffer20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer20_pValidArray_0 : std_logic;
	signal buffer20_readyArray_0 : std_logic;
	signal buffer20_nReadyArray_0 : std_logic;
	signal buffer20_validArray_0 : std_logic;
	signal buffer20_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cond_br5_clk : std_logic;
	signal cond_br5_rst : std_logic;
	signal cond_br5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br5_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br5_pValidArray_0 : std_logic;
	signal cond_br5_pValidArray_1 : std_logic;
	signal cond_br5_readyArray_0 : std_logic;
	signal cond_br5_readyArray_1 : std_logic;
	signal cond_br5_nReadyArray_0 : std_logic;
	signal cond_br5_validArray_0 : std_logic;
	signal cond_br5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br5_nReadyArray_1 : std_logic;
	signal cond_br5_validArray_1 : std_logic;
	signal cond_br5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cond_br6_clk : std_logic;
	signal cond_br6_rst : std_logic;
	signal cond_br6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cond_br6_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br6_pValidArray_0 : std_logic;
	signal cond_br6_pValidArray_1 : std_logic;
	signal cond_br6_readyArray_0 : std_logic;
	signal cond_br6_readyArray_1 : std_logic;
	signal cond_br6_nReadyArray_0 : std_logic;
	signal cond_br6_validArray_0 : std_logic;
	signal cond_br6_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal cond_br6_nReadyArray_1 : std_logic;
	signal cond_br6_validArray_1 : std_logic;
	signal cond_br6_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal buffer1_clk : std_logic;
	signal buffer1_rst : std_logic;
	signal buffer1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer1_pValidArray_0 : std_logic;
	signal buffer1_readyArray_0 : std_logic;
	signal buffer1_nReadyArray_0 : std_logic;
	signal buffer1_validArray_0 : std_logic;
	signal buffer1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cond_br7_clk : std_logic;
	signal cond_br7_rst : std_logic;
	signal cond_br7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cond_br7_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br7_pValidArray_0 : std_logic;
	signal cond_br7_pValidArray_1 : std_logic;
	signal cond_br7_readyArray_0 : std_logic;
	signal cond_br7_readyArray_1 : std_logic;
	signal cond_br7_nReadyArray_0 : std_logic;
	signal cond_br7_validArray_0 : std_logic;
	signal cond_br7_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal cond_br7_nReadyArray_1 : std_logic;
	signal cond_br7_validArray_1 : std_logic;
	signal cond_br7_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal buffer7_clk : std_logic;
	signal buffer7_rst : std_logic;
	signal buffer7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer7_pValidArray_0 : std_logic;
	signal buffer7_readyArray_0 : std_logic;
	signal buffer7_nReadyArray_0 : std_logic;
	signal buffer7_validArray_0 : std_logic;
	signal buffer7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer15_clk : std_logic;
	signal buffer15_rst : std_logic;
	signal buffer15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer15_pValidArray_0 : std_logic;
	signal buffer15_readyArray_0 : std_logic;
	signal buffer15_nReadyArray_0 : std_logic;
	signal buffer15_validArray_0 : std_logic;
	signal buffer15_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cond_br10_clk : std_logic;
	signal cond_br10_rst : std_logic;
	signal cond_br10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br10_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br10_pValidArray_0 : std_logic;
	signal cond_br10_pValidArray_1 : std_logic;
	signal cond_br10_readyArray_0 : std_logic;
	signal cond_br10_readyArray_1 : std_logic;
	signal cond_br10_nReadyArray_0 : std_logic;
	signal cond_br10_validArray_0 : std_logic;
	signal cond_br10_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br10_nReadyArray_1 : std_logic;
	signal cond_br10_validArray_1 : std_logic;
	signal cond_br10_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal sink0_clk : std_logic;
	signal sink0_rst : std_logic;
	signal sink0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink0_pValidArray_0 : std_logic;
	signal sink0_readyArray_0 : std_logic;

	signal buffer27_clk : std_logic;
	signal buffer27_rst : std_logic;
	signal buffer27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer27_pValidArray_0 : std_logic;
	signal buffer27_readyArray_0 : std_logic;
	signal buffer27_nReadyArray_0 : std_logic;
	signal buffer27_validArray_0 : std_logic;
	signal buffer27_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork5_clk : std_logic;
	signal fork5_rst : std_logic;
	signal fork5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork5_pValidArray_0 : std_logic;
	signal fork5_readyArray_0 : std_logic;
	signal fork5_nReadyArray_0 : std_logic;
	signal fork5_validArray_0 : std_logic;
	signal fork5_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork5_nReadyArray_1 : std_logic;
	signal fork5_validArray_1 : std_logic;
	signal fork5_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source2_clk : std_logic;
	signal source2_rst : std_logic;
	signal source2_nReadyArray_0 : std_logic;
	signal source2_validArray_0 : std_logic;
	signal source2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant10_clk : std_logic;
	signal constant10_rst : std_logic;
	signal constant10_dataInArray_0 : std_logic_vector(1 downto 0);
	signal constant10_pValidArray_0 : std_logic;
	signal constant10_readyArray_0 : std_logic;
	signal constant10_nReadyArray_0 : std_logic;
	signal constant10_validArray_0 : std_logic;
	signal constant10_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal extsi3_clk : std_logic;
	signal extsi3_rst : std_logic;
	signal extsi3_dataInArray_0 : std_logic_vector(1 downto 0);
	signal extsi3_pValidArray_0 : std_logic;
	signal extsi3_readyArray_0 : std_logic;
	signal extsi3_nReadyArray_0 : std_logic;
	signal extsi3_validArray_0 : std_logic;
	signal extsi3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork6_clk : std_logic;
	signal fork6_rst : std_logic;
	signal fork6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork6_pValidArray_0 : std_logic;
	signal fork6_readyArray_0 : std_logic;
	signal fork6_nReadyArray_0 : std_logic;
	signal fork6_validArray_0 : std_logic;
	signal fork6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork6_nReadyArray_1 : std_logic;
	signal fork6_validArray_1 : std_logic;
	signal fork6_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork6_nReadyArray_2 : std_logic;
	signal fork6_validArray_2 : std_logic;
	signal fork6_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal buffer17_clk : std_logic;
	signal buffer17_rst : std_logic;
	signal buffer17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer17_pValidArray_0 : std_logic;
	signal buffer17_readyArray_0 : std_logic;
	signal buffer17_nReadyArray_0 : std_logic;
	signal buffer17_validArray_0 : std_logic;
	signal buffer17_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal shrsi0_clk : std_logic;
	signal shrsi0_rst : std_logic;
	signal shrsi0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal shrsi0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal shrsi0_pValidArray_0 : std_logic;
	signal shrsi0_pValidArray_1 : std_logic;
	signal shrsi0_readyArray_0 : std_logic;
	signal shrsi0_readyArray_1 : std_logic;
	signal shrsi0_nReadyArray_0 : std_logic;
	signal shrsi0_validArray_0 : std_logic;
	signal shrsi0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer26_clk : std_logic;
	signal buffer26_rst : std_logic;
	signal buffer26_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer26_pValidArray_0 : std_logic;
	signal buffer26_readyArray_0 : std_logic;
	signal buffer26_nReadyArray_0 : std_logic;
	signal buffer26_validArray_0 : std_logic;
	signal buffer26_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal shrsi1_clk : std_logic;
	signal shrsi1_rst : std_logic;
	signal shrsi1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal shrsi1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal shrsi1_pValidArray_0 : std_logic;
	signal shrsi1_pValidArray_1 : std_logic;
	signal shrsi1_readyArray_0 : std_logic;
	signal shrsi1_readyArray_1 : std_logic;
	signal shrsi1_nReadyArray_0 : std_logic;
	signal shrsi1_validArray_0 : std_logic;
	signal shrsi1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal addi0_clk : std_logic;
	signal addi0_rst : std_logic;
	signal addi0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal addi0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal addi0_pValidArray_0 : std_logic;
	signal addi0_pValidArray_1 : std_logic;
	signal addi0_readyArray_0 : std_logic;
	signal addi0_readyArray_1 : std_logic;
	signal addi0_nReadyArray_0 : std_logic;
	signal addi0_validArray_0 : std_logic;
	signal addi0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal constant11_clk : std_logic;
	signal constant11_rst : std_logic;
	signal constant11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal constant11_pValidArray_0 : std_logic;
	signal constant11_readyArray_0 : std_logic;
	signal constant11_nReadyArray_0 : std_logic;
	signal constant11_validArray_0 : std_logic;
	signal constant11_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal buffer9_clk : std_logic;
	signal buffer9_rst : std_logic;
	signal buffer9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer9_pValidArray_0 : std_logic;
	signal buffer9_readyArray_0 : std_logic;
	signal buffer9_nReadyArray_0 : std_logic;
	signal buffer9_validArray_0 : std_logic;
	signal buffer9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal extsi9_clk : std_logic;
	signal extsi9_rst : std_logic;
	signal extsi9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal extsi9_pValidArray_0 : std_logic;
	signal extsi9_readyArray_0 : std_logic;
	signal extsi9_nReadyArray_0 : std_logic;
	signal extsi9_validArray_0 : std_logic;
	signal extsi9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mux3_clk : std_logic;
	signal mux3_rst : std_logic;
	signal mux3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux3_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mux3_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mux3_pValidArray_0 : std_logic;
	signal mux3_pValidArray_1 : std_logic;
	signal mux3_pValidArray_2 : std_logic;
	signal mux3_readyArray_0 : std_logic;
	signal mux3_readyArray_1 : std_logic;
	signal mux3_readyArray_2 : std_logic;
	signal mux3_nReadyArray_0 : std_logic;
	signal mux3_validArray_0 : std_logic;
	signal mux3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer0_clk : std_logic;
	signal buffer0_rst : std_logic;
	signal buffer0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer0_pValidArray_0 : std_logic;
	signal buffer0_readyArray_0 : std_logic;
	signal buffer0_nReadyArray_0 : std_logic;
	signal buffer0_validArray_0 : std_logic;
	signal buffer0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer6_clk : std_logic;
	signal buffer6_rst : std_logic;
	signal buffer6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer6_pValidArray_0 : std_logic;
	signal buffer6_readyArray_0 : std_logic;
	signal buffer6_nReadyArray_0 : std_logic;
	signal buffer6_validArray_0 : std_logic;
	signal buffer6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mux4_clk : std_logic;
	signal mux4_rst : std_logic;
	signal mux4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux4_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mux4_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mux4_pValidArray_0 : std_logic;
	signal mux4_pValidArray_1 : std_logic;
	signal mux4_pValidArray_2 : std_logic;
	signal mux4_readyArray_0 : std_logic;
	signal mux4_readyArray_1 : std_logic;
	signal mux4_readyArray_2 : std_logic;
	signal mux4_nReadyArray_0 : std_logic;
	signal mux4_validArray_0 : std_logic;
	signal mux4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer24_clk : std_logic;
	signal buffer24_rst : std_logic;
	signal buffer24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer24_pValidArray_0 : std_logic;
	signal buffer24_readyArray_0 : std_logic;
	signal buffer24_nReadyArray_0 : std_logic;
	signal buffer24_validArray_0 : std_logic;
	signal buffer24_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mux5_clk : std_logic;
	signal mux5_rst : std_logic;
	signal mux5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux5_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mux5_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mux5_pValidArray_0 : std_logic;
	signal mux5_pValidArray_1 : std_logic;
	signal mux5_pValidArray_2 : std_logic;
	signal mux5_readyArray_0 : std_logic;
	signal mux5_readyArray_1 : std_logic;
	signal mux5_readyArray_2 : std_logic;
	signal mux5_nReadyArray_0 : std_logic;
	signal mux5_validArray_0 : std_logic;
	signal mux5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer4_clk : std_logic;
	signal buffer4_rst : std_logic;
	signal buffer4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer4_pValidArray_0 : std_logic;
	signal buffer4_readyArray_0 : std_logic;
	signal buffer4_nReadyArray_0 : std_logic;
	signal buffer4_validArray_0 : std_logic;
	signal buffer4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mux6_clk : std_logic;
	signal mux6_rst : std_logic;
	signal mux6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux6_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mux6_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mux6_pValidArray_0 : std_logic;
	signal mux6_pValidArray_1 : std_logic;
	signal mux6_pValidArray_2 : std_logic;
	signal mux6_readyArray_0 : std_logic;
	signal mux6_readyArray_1 : std_logic;
	signal mux6_readyArray_2 : std_logic;
	signal mux6_nReadyArray_0 : std_logic;
	signal mux6_validArray_0 : std_logic;
	signal mux6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer11_clk : std_logic;
	signal buffer11_rst : std_logic;
	signal buffer11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer11_pValidArray_0 : std_logic;
	signal buffer11_readyArray_0 : std_logic;
	signal buffer11_nReadyArray_0 : std_logic;
	signal buffer11_validArray_0 : std_logic;
	signal buffer11_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal buffer18_clk : std_logic;
	signal buffer18_rst : std_logic;
	signal buffer18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer18_pValidArray_0 : std_logic;
	signal buffer18_readyArray_0 : std_logic;
	signal buffer18_nReadyArray_0 : std_logic;
	signal buffer18_validArray_0 : std_logic;
	signal buffer18_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal mux7_clk : std_logic;
	signal mux7_rst : std_logic;
	signal mux7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux7_dataInArray_1 : std_logic_vector(0 downto 0);
	signal mux7_dataInArray_2 : std_logic_vector(0 downto 0);
	signal mux7_pValidArray_0 : std_logic;
	signal mux7_pValidArray_1 : std_logic;
	signal mux7_pValidArray_2 : std_logic;
	signal mux7_readyArray_0 : std_logic;
	signal mux7_readyArray_1 : std_logic;
	signal mux7_readyArray_2 : std_logic;
	signal mux7_nReadyArray_0 : std_logic;
	signal mux7_validArray_0 : std_logic;
	signal mux7_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork7_clk : std_logic;
	signal fork7_rst : std_logic;
	signal fork7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork7_pValidArray_0 : std_logic;
	signal fork7_readyArray_0 : std_logic;
	signal fork7_nReadyArray_0 : std_logic;
	signal fork7_validArray_0 : std_logic;
	signal fork7_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork7_nReadyArray_1 : std_logic;
	signal fork7_validArray_1 : std_logic;
	signal fork7_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork7_nReadyArray_2 : std_logic;
	signal fork7_validArray_2 : std_logic;
	signal fork7_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork7_nReadyArray_3 : std_logic;
	signal fork7_validArray_3 : std_logic;
	signal fork7_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork7_nReadyArray_4 : std_logic;
	signal fork7_validArray_4 : std_logic;
	signal fork7_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal buffer10_clk : std_logic;
	signal buffer10_rst : std_logic;
	signal buffer10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer10_pValidArray_0 : std_logic;
	signal buffer10_readyArray_0 : std_logic;
	signal buffer10_nReadyArray_0 : std_logic;
	signal buffer10_validArray_0 : std_logic;
	signal buffer10_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal control_merge1_clk : std_logic;
	signal control_merge1_rst : std_logic;
	signal control_merge1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal control_merge1_dataInArray_1 : std_logic_vector(0 downto 0);
	signal control_merge1_pValidArray_0 : std_logic;
	signal control_merge1_pValidArray_1 : std_logic;
	signal control_merge1_readyArray_0 : std_logic;
	signal control_merge1_readyArray_1 : std_logic;
	signal control_merge1_nReadyArray_0 : std_logic;
	signal control_merge1_validArray_0 : std_logic;
	signal control_merge1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal control_merge1_nReadyArray_1 : std_logic;
	signal control_merge1_validArray_1 : std_logic;
	signal control_merge1_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork8_clk : std_logic;
	signal fork8_rst : std_logic;
	signal fork8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork8_pValidArray_0 : std_logic;
	signal fork8_readyArray_0 : std_logic;
	signal fork8_nReadyArray_0 : std_logic;
	signal fork8_validArray_0 : std_logic;
	signal fork8_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork8_nReadyArray_1 : std_logic;
	signal fork8_validArray_1 : std_logic;
	signal fork8_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork8_nReadyArray_2 : std_logic;
	signal fork8_validArray_2 : std_logic;
	signal fork8_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork8_nReadyArray_3 : std_logic;
	signal fork8_validArray_3 : std_logic;
	signal fork8_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork8_nReadyArray_4 : std_logic;
	signal fork8_validArray_4 : std_logic;
	signal fork8_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal cond_br14_clk : std_logic;
	signal cond_br14_rst : std_logic;
	signal cond_br14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br14_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br14_pValidArray_0 : std_logic;
	signal cond_br14_pValidArray_1 : std_logic;
	signal cond_br14_readyArray_0 : std_logic;
	signal cond_br14_readyArray_1 : std_logic;
	signal cond_br14_nReadyArray_0 : std_logic;
	signal cond_br14_validArray_0 : std_logic;
	signal cond_br14_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br14_nReadyArray_1 : std_logic;
	signal cond_br14_validArray_1 : std_logic;
	signal cond_br14_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cond_br15_clk : std_logic;
	signal cond_br15_rst : std_logic;
	signal cond_br15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br15_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br15_pValidArray_0 : std_logic;
	signal cond_br15_pValidArray_1 : std_logic;
	signal cond_br15_readyArray_0 : std_logic;
	signal cond_br15_readyArray_1 : std_logic;
	signal cond_br15_nReadyArray_0 : std_logic;
	signal cond_br15_validArray_0 : std_logic;
	signal cond_br15_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br15_nReadyArray_1 : std_logic;
	signal cond_br15_validArray_1 : std_logic;
	signal cond_br15_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal sink1_clk : std_logic;
	signal sink1_rst : std_logic;
	signal sink1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink1_pValidArray_0 : std_logic;
	signal sink1_readyArray_0 : std_logic;

	signal cond_br16_clk : std_logic;
	signal cond_br16_rst : std_logic;
	signal cond_br16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br16_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br16_pValidArray_0 : std_logic;
	signal cond_br16_pValidArray_1 : std_logic;
	signal cond_br16_readyArray_0 : std_logic;
	signal cond_br16_readyArray_1 : std_logic;
	signal cond_br16_nReadyArray_0 : std_logic;
	signal cond_br16_validArray_0 : std_logic;
	signal cond_br16_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br16_nReadyArray_1 : std_logic;
	signal cond_br16_validArray_1 : std_logic;
	signal cond_br16_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal sink2_clk : std_logic;
	signal sink2_rst : std_logic;
	signal sink2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink2_pValidArray_0 : std_logic;
	signal sink2_readyArray_0 : std_logic;

	signal cond_br17_clk : std_logic;
	signal cond_br17_rst : std_logic;
	signal cond_br17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cond_br17_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br17_pValidArray_0 : std_logic;
	signal cond_br17_pValidArray_1 : std_logic;
	signal cond_br17_readyArray_0 : std_logic;
	signal cond_br17_readyArray_1 : std_logic;
	signal cond_br17_nReadyArray_0 : std_logic;
	signal cond_br17_validArray_0 : std_logic;
	signal cond_br17_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal cond_br17_nReadyArray_1 : std_logic;
	signal cond_br17_validArray_1 : std_logic;
	signal cond_br17_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal cond_br18_clk : std_logic;
	signal cond_br18_rst : std_logic;
	signal cond_br18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br18_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br18_pValidArray_0 : std_logic;
	signal cond_br18_pValidArray_1 : std_logic;
	signal cond_br18_readyArray_0 : std_logic;
	signal cond_br18_readyArray_1 : std_logic;
	signal cond_br18_nReadyArray_0 : std_logic;
	signal cond_br18_validArray_0 : std_logic;
	signal cond_br18_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br18_nReadyArray_1 : std_logic;
	signal cond_br18_validArray_1 : std_logic;
	signal cond_br18_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal sink3_clk : std_logic;
	signal sink3_rst : std_logic;
	signal sink3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink3_pValidArray_0 : std_logic;
	signal sink3_readyArray_0 : std_logic;

	signal buffer13_clk : std_logic;
	signal buffer13_rst : std_logic;
	signal buffer13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer13_pValidArray_0 : std_logic;
	signal buffer13_readyArray_0 : std_logic;
	signal buffer13_nReadyArray_0 : std_logic;
	signal buffer13_validArray_0 : std_logic;
	signal buffer13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mux8_clk : std_logic;
	signal mux8_rst : std_logic;
	signal mux8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux8_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mux8_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mux8_pValidArray_0 : std_logic;
	signal mux8_pValidArray_1 : std_logic;
	signal mux8_pValidArray_2 : std_logic;
	signal mux8_readyArray_0 : std_logic;
	signal mux8_readyArray_1 : std_logic;
	signal mux8_readyArray_2 : std_logic;
	signal mux8_nReadyArray_0 : std_logic;
	signal mux8_validArray_0 : std_logic;
	signal mux8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer3_clk : std_logic;
	signal buffer3_rst : std_logic;
	signal buffer3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer3_pValidArray_0 : std_logic;
	signal buffer3_readyArray_0 : std_logic;
	signal buffer3_nReadyArray_0 : std_logic;
	signal buffer3_validArray_0 : std_logic;
	signal buffer3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork9_clk : std_logic;
	signal fork9_rst : std_logic;
	signal fork9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork9_pValidArray_0 : std_logic;
	signal fork9_readyArray_0 : std_logic;
	signal fork9_nReadyArray_0 : std_logic;
	signal fork9_validArray_0 : std_logic;
	signal fork9_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork9_nReadyArray_1 : std_logic;
	signal fork9_validArray_1 : std_logic;
	signal fork9_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal trunci0_clk : std_logic;
	signal trunci0_rst : std_logic;
	signal trunci0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal trunci0_pValidArray_0 : std_logic;
	signal trunci0_readyArray_0 : std_logic;
	signal trunci0_nReadyArray_0 : std_logic;
	signal trunci0_validArray_0 : std_logic;
	signal trunci0_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal mux9_clk : std_logic;
	signal mux9_rst : std_logic;
	signal mux9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux9_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mux9_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mux9_pValidArray_0 : std_logic;
	signal mux9_pValidArray_1 : std_logic;
	signal mux9_pValidArray_2 : std_logic;
	signal mux9_readyArray_0 : std_logic;
	signal mux9_readyArray_1 : std_logic;
	signal mux9_readyArray_2 : std_logic;
	signal mux9_nReadyArray_0 : std_logic;
	signal mux9_validArray_0 : std_logic;
	signal mux9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer2_clk : std_logic;
	signal buffer2_rst : std_logic;
	signal buffer2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer2_pValidArray_0 : std_logic;
	signal buffer2_readyArray_0 : std_logic;
	signal buffer2_nReadyArray_0 : std_logic;
	signal buffer2_validArray_0 : std_logic;
	signal buffer2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal control_merge2_clk : std_logic;
	signal control_merge2_rst : std_logic;
	signal control_merge2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal control_merge2_dataInArray_1 : std_logic_vector(0 downto 0);
	signal control_merge2_pValidArray_0 : std_logic;
	signal control_merge2_pValidArray_1 : std_logic;
	signal control_merge2_readyArray_0 : std_logic;
	signal control_merge2_readyArray_1 : std_logic;
	signal control_merge2_nReadyArray_0 : std_logic;
	signal control_merge2_validArray_0 : std_logic;
	signal control_merge2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal control_merge2_nReadyArray_1 : std_logic;
	signal control_merge2_validArray_1 : std_logic;
	signal control_merge2_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork10_clk : std_logic;
	signal fork10_rst : std_logic;
	signal fork10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork10_pValidArray_0 : std_logic;
	signal fork10_readyArray_0 : std_logic;
	signal fork10_nReadyArray_0 : std_logic;
	signal fork10_validArray_0 : std_logic;
	signal fork10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork10_nReadyArray_1 : std_logic;
	signal fork10_validArray_1 : std_logic;
	signal fork10_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source3_clk : std_logic;
	signal source3_rst : std_logic;
	signal source3_nReadyArray_0 : std_logic;
	signal source3_validArray_0 : std_logic;
	signal source3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant12_clk : std_logic;
	signal constant12_rst : std_logic;
	signal constant12_dataInArray_0 : std_logic_vector(1 downto 0);
	signal constant12_pValidArray_0 : std_logic;
	signal constant12_readyArray_0 : std_logic;
	signal constant12_nReadyArray_0 : std_logic;
	signal constant12_validArray_0 : std_logic;
	signal constant12_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal source4_clk : std_logic;
	signal source4_rst : std_logic;
	signal source4_nReadyArray_0 : std_logic;
	signal source4_validArray_0 : std_logic;
	signal source4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant13_clk : std_logic;
	signal constant13_rst : std_logic;
	signal constant13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal constant13_pValidArray_0 : std_logic;
	signal constant13_readyArray_0 : std_logic;
	signal constant13_nReadyArray_0 : std_logic;
	signal constant13_validArray_0 : std_logic;
	signal constant13_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal extsi10_clk : std_logic;
	signal extsi10_rst : std_logic;
	signal extsi10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal extsi10_pValidArray_0 : std_logic;
	signal extsi10_readyArray_0 : std_logic;
	signal extsi10_nReadyArray_0 : std_logic;
	signal extsi10_validArray_0 : std_logic;
	signal extsi10_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal andi2_clk : std_logic;
	signal andi2_rst : std_logic;
	signal andi2_dataInArray_0 : std_logic_vector(1 downto 0);
	signal andi2_dataInArray_1 : std_logic_vector(1 downto 0);
	signal andi2_pValidArray_0 : std_logic;
	signal andi2_pValidArray_1 : std_logic;
	signal andi2_readyArray_0 : std_logic;
	signal andi2_readyArray_1 : std_logic;
	signal andi2_nReadyArray_0 : std_logic;
	signal andi2_validArray_0 : std_logic;
	signal andi2_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal cmpi1_clk : std_logic;
	signal cmpi1_rst : std_logic;
	signal cmpi1_dataInArray_0 : std_logic_vector(1 downto 0);
	signal cmpi1_dataInArray_1 : std_logic_vector(1 downto 0);
	signal cmpi1_pValidArray_0 : std_logic;
	signal cmpi1_pValidArray_1 : std_logic;
	signal cmpi1_readyArray_0 : std_logic;
	signal cmpi1_readyArray_1 : std_logic;
	signal cmpi1_nReadyArray_0 : std_logic;
	signal cmpi1_validArray_0 : std_logic;
	signal cmpi1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal buffer23_clk : std_logic;
	signal buffer23_rst : std_logic;
	signal buffer23_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer23_pValidArray_0 : std_logic;
	signal buffer23_readyArray_0 : std_logic;
	signal buffer23_nReadyArray_0 : std_logic;
	signal buffer23_validArray_0 : std_logic;
	signal buffer23_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork11_clk : std_logic;
	signal fork11_rst : std_logic;
	signal fork11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork11_pValidArray_0 : std_logic;
	signal fork11_readyArray_0 : std_logic;
	signal fork11_nReadyArray_0 : std_logic;
	signal fork11_validArray_0 : std_logic;
	signal fork11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork11_nReadyArray_1 : std_logic;
	signal fork11_validArray_1 : std_logic;
	signal fork11_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork11_nReadyArray_2 : std_logic;
	signal fork11_validArray_2 : std_logic;
	signal fork11_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal cond_br21_clk : std_logic;
	signal cond_br21_rst : std_logic;
	signal cond_br21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br21_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br21_pValidArray_0 : std_logic;
	signal cond_br21_pValidArray_1 : std_logic;
	signal cond_br21_readyArray_0 : std_logic;
	signal cond_br21_readyArray_1 : std_logic;
	signal cond_br21_nReadyArray_0 : std_logic;
	signal cond_br21_validArray_0 : std_logic;
	signal cond_br21_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br21_nReadyArray_1 : std_logic;
	signal cond_br21_validArray_1 : std_logic;
	signal cond_br21_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal buffer25_clk : std_logic;
	signal buffer25_rst : std_logic;
	signal buffer25_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer25_pValidArray_0 : std_logic;
	signal buffer25_readyArray_0 : std_logic;
	signal buffer25_nReadyArray_0 : std_logic;
	signal buffer25_validArray_0 : std_logic;
	signal buffer25_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cond_br22_clk : std_logic;
	signal cond_br22_rst : std_logic;
	signal cond_br22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br22_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br22_pValidArray_0 : std_logic;
	signal cond_br22_pValidArray_1 : std_logic;
	signal cond_br22_readyArray_0 : std_logic;
	signal cond_br22_readyArray_1 : std_logic;
	signal cond_br22_nReadyArray_0 : std_logic;
	signal cond_br22_validArray_0 : std_logic;
	signal cond_br22_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br22_nReadyArray_1 : std_logic;
	signal cond_br22_validArray_1 : std_logic;
	signal cond_br22_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cond_br23_clk : std_logic;
	signal cond_br23_rst : std_logic;
	signal cond_br23_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cond_br23_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br23_pValidArray_0 : std_logic;
	signal cond_br23_pValidArray_1 : std_logic;
	signal cond_br23_readyArray_0 : std_logic;
	signal cond_br23_readyArray_1 : std_logic;
	signal cond_br23_nReadyArray_0 : std_logic;
	signal cond_br23_validArray_0 : std_logic;
	signal cond_br23_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal cond_br23_nReadyArray_1 : std_logic;
	signal cond_br23_validArray_1 : std_logic;
	signal cond_br23_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal sink4_clk : std_logic;
	signal sink4_rst : std_logic;
	signal sink4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink4_pValidArray_0 : std_logic;
	signal sink4_readyArray_0 : std_logic;

	signal source5_clk : std_logic;
	signal source5_rst : std_logic;
	signal source5_nReadyArray_0 : std_logic;
	signal source5_validArray_0 : std_logic;
	signal source5_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant14_clk : std_logic;
	signal constant14_rst : std_logic;
	signal constant14_dataInArray_0 : std_logic_vector(1 downto 0);
	signal constant14_pValidArray_0 : std_logic;
	signal constant14_readyArray_0 : std_logic;
	signal constant14_nReadyArray_0 : std_logic;
	signal constant14_validArray_0 : std_logic;
	signal constant14_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal extsi7_clk : std_logic;
	signal extsi7_rst : std_logic;
	signal extsi7_dataInArray_0 : std_logic_vector(1 downto 0);
	signal extsi7_pValidArray_0 : std_logic;
	signal extsi7_readyArray_0 : std_logic;
	signal extsi7_nReadyArray_0 : std_logic;
	signal extsi7_validArray_0 : std_logic;
	signal extsi7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer14_clk : std_logic;
	signal buffer14_rst : std_logic;
	signal buffer14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer14_pValidArray_0 : std_logic;
	signal buffer14_readyArray_0 : std_logic;
	signal buffer14_nReadyArray_0 : std_logic;
	signal buffer14_validArray_0 : std_logic;
	signal buffer14_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal shrsi2_clk : std_logic;
	signal shrsi2_rst : std_logic;
	signal shrsi2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal shrsi2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal shrsi2_pValidArray_0 : std_logic;
	signal shrsi2_pValidArray_1 : std_logic;
	signal shrsi2_readyArray_0 : std_logic;
	signal shrsi2_readyArray_1 : std_logic;
	signal shrsi2_nReadyArray_0 : std_logic;
	signal shrsi2_validArray_0 : std_logic;
	signal shrsi2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer12_clk : std_logic;
	signal buffer12_rst : std_logic;
	signal buffer12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer12_pValidArray_0 : std_logic;
	signal buffer12_readyArray_0 : std_logic;
	signal buffer12_nReadyArray_0 : std_logic;
	signal buffer12_validArray_0 : std_logic;
	signal buffer12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer19_clk : std_logic;
	signal buffer19_rst : std_logic;
	signal buffer19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer19_pValidArray_0 : std_logic;
	signal buffer19_readyArray_0 : std_logic;
	signal buffer19_nReadyArray_0 : std_logic;
	signal buffer19_validArray_0 : std_logic;
	signal buffer19_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal shli0_clk : std_logic;
	signal shli0_rst : std_logic;
	signal shli0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal shli0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal shli0_pValidArray_0 : std_logic;
	signal shli0_pValidArray_1 : std_logic;
	signal shli0_readyArray_0 : std_logic;
	signal shli0_readyArray_1 : std_logic;
	signal shli0_nReadyArray_0 : std_logic;
	signal shli0_validArray_0 : std_logic;
	signal shli0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer21_clk : std_logic;
	signal buffer21_rst : std_logic;
	signal buffer21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer21_pValidArray_0 : std_logic;
	signal buffer21_readyArray_0 : std_logic;
	signal buffer21_nReadyArray_0 : std_logic;
	signal buffer21_validArray_0 : std_logic;
	signal buffer21_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal d_return0_clk : std_logic;
	signal d_return0_rst : std_logic;
	signal d_return0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal d_return0_pValidArray_0 : std_logic;
	signal d_return0_readyArray_0 : std_logic;
	signal d_return0_nReadyArray_0 : std_logic;
	signal d_return0_validArray_0 : std_logic;
	signal d_return0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal end0_clk : std_logic;
	signal end0_rst : std_logic;
	signal end0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal end0_pValidArray_0 : std_logic;
	signal end0_readyArray_0 : std_logic;
	signal end0_nReadyArray_0 : std_logic;
	signal end0_validArray_0 : std_logic;
	signal end0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end0_validArray_1 :  std_logic;
	signal end0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end0_nReadyArray_1 :  std_logic;

begin


	a_clk <= clk;
	a_rst <= rst;
	a_dataInArray_0 <= a_din;
	a_pValidArray_0 <= start_valid;
	mux2_pValidArray_2 <= a_validArray_0;
	a_nReadyArray_0 <= mux2_readyArray_2;
	mux2_dataInArray_2 <= std_logic_vector (resize(unsigned(a_dataOutArray_0),mux2_dataInArray_2'length));

	b_clk <= clk;
	b_rst <= rst;
	b_dataInArray_0 <= b_din;
	b_pValidArray_0 <= start_valid;
	mux1_pValidArray_2 <= b_validArray_0;
	b_nReadyArray_0 <= mux1_readyArray_2;
	mux1_dataInArray_2 <= std_logic_vector (resize(unsigned(b_dataOutArray_0),mux1_dataInArray_2'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	fork0_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= fork0_readyArray_0;
	fork0_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),fork0_dataInArray_0'length));

	fork0_clk <= clk;
	fork0_rst <= rst;
	control_merge0_pValidArray_1 <= fork0_validArray_0;
	fork0_nReadyArray_0 <= control_merge0_readyArray_1;
	control_merge0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork0_dataOutArray_0),control_merge0_dataInArray_1'length));
	constant1_pValidArray_0 <= fork0_validArray_1;
	fork0_nReadyArray_1 <= constant1_readyArray_0;
	constant1_dataInArray_0 <= "0";

	constant1_clk <= clk;
	constant1_rst <= rst;
	extsi0_pValidArray_0 <= constant1_validArray_0;
	constant1_nReadyArray_0 <= extsi0_readyArray_0;
	extsi0_dataInArray_0 <= std_logic_vector (resize(unsigned(constant1_dataOutArray_0),extsi0_dataInArray_0'length));

	extsi0_clk <= clk;
	extsi0_rst <= rst;
	mux0_pValidArray_2 <= extsi0_validArray_0;
	extsi0_nReadyArray_0 <= mux0_readyArray_2;
	mux0_dataInArray_2 <= std_logic_vector (resize(unsigned(extsi0_dataOutArray_0),mux0_dataInArray_2'length));

	mux0_clk <= clk;
	mux0_rst <= rst;
	buffer5_pValidArray_0 <= mux0_validArray_0;
	mux0_nReadyArray_0 <= buffer5_readyArray_0;
	buffer5_dataInArray_0 <= std_logic_vector (resize(unsigned(mux0_dataOutArray_0),buffer5_dataInArray_0'length));

	mux1_clk <= clk;
	mux1_rst <= rst;
	buffer8_pValidArray_0 <= mux1_validArray_0;
	mux1_nReadyArray_0 <= buffer8_readyArray_0;
	buffer8_dataInArray_0 <= std_logic_vector (resize(unsigned(mux1_dataOutArray_0),buffer8_dataInArray_0'length));

	buffer8_clk <= clk;
	buffer8_rst <= rst;
	fork1_pValidArray_0 <= buffer8_validArray_0;
	buffer8_nReadyArray_0 <= fork1_readyArray_0;
	fork1_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer8_dataOutArray_0),fork1_dataInArray_0'length));

	fork1_clk <= clk;
	fork1_rst <= rst;
	buffer29_pValidArray_0 <= fork1_validArray_0;
	fork1_nReadyArray_0 <= buffer29_readyArray_0;
	buffer29_dataInArray_0 <= std_logic_vector (resize(unsigned(fork1_dataOutArray_0),buffer29_dataInArray_0'length));
	ori0_pValidArray_1 <= fork1_validArray_1;
	fork1_nReadyArray_1 <= ori0_readyArray_1;
	ori0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork1_dataOutArray_1),ori0_dataInArray_1'length));

	mux2_clk <= clk;
	mux2_rst <= rst;
	fork2_pValidArray_0 <= mux2_validArray_0;
	mux2_nReadyArray_0 <= fork2_readyArray_0;
	fork2_dataInArray_0 <= std_logic_vector (resize(unsigned(mux2_dataOutArray_0),fork2_dataInArray_0'length));

	fork2_clk <= clk;
	fork2_rst <= rst;
	buffer7_pValidArray_0 <= fork2_validArray_0;
	fork2_nReadyArray_0 <= buffer7_readyArray_0;
	buffer7_dataInArray_0 <= std_logic_vector (resize(unsigned(fork2_dataOutArray_0),buffer7_dataInArray_0'length));
	buffer20_pValidArray_0 <= fork2_validArray_1;
	fork2_nReadyArray_1 <= buffer20_readyArray_0;
	buffer20_dataInArray_0 <= std_logic_vector (resize(unsigned(fork2_dataOutArray_1),buffer20_dataInArray_0'length));
	buffer28_pValidArray_0 <= fork2_validArray_2;
	fork2_nReadyArray_2 <= buffer28_readyArray_0;
	buffer28_dataInArray_0 <= std_logic_vector (resize(unsigned(fork2_dataOutArray_2),buffer28_dataInArray_0'length));

	control_merge0_clk <= clk;
	control_merge0_rst <= rst;
	buffer1_pValidArray_0 <= control_merge0_validArray_0;
	control_merge0_nReadyArray_0 <= buffer1_readyArray_0;
	buffer1_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge0_dataOutArray_0),buffer1_dataInArray_0'length));
	fork3_pValidArray_0 <= control_merge0_validArray_1;
	control_merge0_nReadyArray_1 <= fork3_readyArray_0;
	fork3_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge0_dataOutArray_1),fork3_dataInArray_0'length));

	fork3_clk <= clk;
	fork3_rst <= rst;
	mux2_pValidArray_0 <= fork3_validArray_0;
	fork3_nReadyArray_0 <= mux2_readyArray_0;
	mux2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork3_dataOutArray_0),mux2_dataInArray_0'length));
	mux1_pValidArray_0 <= fork3_validArray_1;
	fork3_nReadyArray_1 <= mux1_readyArray_0;
	mux1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork3_dataOutArray_1),mux1_dataInArray_0'length));
	mux0_pValidArray_0 <= fork3_validArray_2;
	fork3_nReadyArray_2 <= mux0_readyArray_0;
	mux0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork3_dataOutArray_2),mux0_dataInArray_0'length));

	source0_clk <= clk;
	source0_rst <= rst;
	constant8_pValidArray_0 <= source0_validArray_0;
	source0_nReadyArray_0 <= constant8_readyArray_0;
	constant8_dataInArray_0 <= "01";

	constant8_clk <= clk;
	constant8_rst <= rst;
	andi0_pValidArray_1 <= constant8_validArray_0;
	constant8_nReadyArray_0 <= andi0_readyArray_1;
	andi0_dataInArray_1 <= std_logic_vector (resize(unsigned(constant8_dataOutArray_0),andi0_dataInArray_1'length));

	source1_clk <= clk;
	source1_rst <= rst;
	constant9_pValidArray_0 <= source1_validArray_0;
	source1_nReadyArray_0 <= constant9_readyArray_0;
	constant9_dataInArray_0 <= "0";

	constant9_clk <= clk;
	constant9_rst <= rst;
	extsi8_pValidArray_0 <= constant9_validArray_0;
	constant9_nReadyArray_0 <= extsi8_readyArray_0;
	extsi8_dataInArray_0 <= std_logic_vector (resize(unsigned(constant9_dataOutArray_0),extsi8_dataInArray_0'length));

	extsi8_clk <= clk;
	extsi8_rst <= rst;
	cmpi0_pValidArray_1 <= extsi8_validArray_0;
	extsi8_nReadyArray_0 <= cmpi0_readyArray_1;
	cmpi0_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi8_dataOutArray_0),cmpi0_dataInArray_1'length));

	buffer28_clk <= clk;
	buffer28_rst <= rst;
	ori0_pValidArray_0 <= buffer28_validArray_0;
	buffer28_nReadyArray_0 <= ori0_readyArray_0;
	ori0_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer28_dataOutArray_0),ori0_dataInArray_0'length));

	ori0_clk <= clk;
	ori0_rst <= rst;
	trunci1_pValidArray_0 <= ori0_validArray_0;
	ori0_nReadyArray_0 <= trunci1_readyArray_0;
	trunci1_dataInArray_0 <= std_logic_vector (resize(unsigned(ori0_dataOutArray_0),trunci1_dataInArray_0'length));

	trunci1_clk <= clk;
	trunci1_rst <= rst;
	andi0_pValidArray_0 <= trunci1_validArray_0;
	trunci1_nReadyArray_0 <= andi0_readyArray_0;
	andi0_dataInArray_0 <= std_logic_vector (resize(unsigned(trunci1_dataOutArray_0),andi0_dataInArray_0'length));

	andi0_clk <= clk;
	andi0_rst <= rst;
	buffer16_pValidArray_0 <= andi0_validArray_0;
	andi0_nReadyArray_0 <= buffer16_readyArray_0;
	buffer16_dataInArray_0 <= std_logic_vector (resize(unsigned(andi0_dataOutArray_0),buffer16_dataInArray_0'length));

	buffer16_clk <= clk;
	buffer16_rst <= rst;
	cmpi0_pValidArray_0 <= buffer16_validArray_0;
	buffer16_nReadyArray_0 <= cmpi0_readyArray_0;
	cmpi0_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer16_dataOutArray_0),cmpi0_dataInArray_0'length));

	cmpi0_clk <= clk;
	cmpi0_rst <= rst;
	fork4_pValidArray_0 <= cmpi0_validArray_0;
	cmpi0_nReadyArray_0 <= fork4_readyArray_0;
	fork4_dataInArray_0 <= std_logic_vector (resize(unsigned(cmpi0_dataOutArray_0),fork4_dataInArray_0'length));

	fork4_clk <= clk;
	fork4_rst <= rst;
	buffer22_pValidArray_0 <= fork4_validArray_0;
	fork4_nReadyArray_0 <= buffer22_readyArray_0;
	buffer22_dataInArray_0 <= std_logic_vector (resize(unsigned(fork4_dataOutArray_0),buffer22_dataInArray_0'length));
	cond_br4_pValidArray_1 <= fork4_validArray_1;
	fork4_nReadyArray_1 <= cond_br4_readyArray_1;
	cond_br4_dataInArray_1 <= std_logic_vector (resize(unsigned(fork4_dataOutArray_1),cond_br4_dataInArray_1'length));
	cond_br5_pValidArray_1 <= fork4_validArray_2;
	fork4_nReadyArray_2 <= cond_br5_readyArray_1;
	cond_br5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork4_dataOutArray_2),cond_br5_dataInArray_1'length));
	cond_br6_pValidArray_1 <= fork4_validArray_3;
	fork4_nReadyArray_3 <= cond_br6_readyArray_1;
	cond_br6_dataInArray_1 <= std_logic_vector (resize(unsigned(fork4_dataOutArray_3),cond_br6_dataInArray_1'length));
	cond_br6_pValidArray_0 <= fork4_validArray_4;
	fork4_nReadyArray_4 <= cond_br6_readyArray_0;
	cond_br6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork4_dataOutArray_4),cond_br6_dataInArray_0'length));
	cond_br7_pValidArray_1 <= fork4_validArray_5;
	fork4_nReadyArray_5 <= cond_br7_readyArray_1;
	cond_br7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork4_dataOutArray_5),cond_br7_dataInArray_1'length));
	buffer15_pValidArray_0 <= fork4_validArray_6;
	fork4_nReadyArray_6 <= buffer15_readyArray_0;
	buffer15_dataInArray_0 <= std_logic_vector (resize(unsigned(fork4_dataOutArray_6),buffer15_dataInArray_0'length));

	buffer5_clk <= clk;
	buffer5_rst <= rst;
	cond_br3_pValidArray_0 <= buffer5_validArray_0;
	buffer5_nReadyArray_0 <= cond_br3_readyArray_0;
	cond_br3_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer5_dataOutArray_0),cond_br3_dataInArray_0'length));

	buffer22_clk <= clk;
	buffer22_rst <= rst;
	cond_br3_pValidArray_1 <= buffer22_validArray_0;
	buffer22_nReadyArray_0 <= cond_br3_readyArray_1;
	cond_br3_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer22_dataOutArray_0),cond_br3_dataInArray_1'length));

	cond_br3_clk <= clk;
	cond_br3_rst <= rst;
	addi0_pValidArray_0 <= cond_br3_validArray_0;
	cond_br3_nReadyArray_0 <= addi0_readyArray_0;
	addi0_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br3_dataOutArray_0),addi0_dataInArray_0'length));
	mux3_pValidArray_2 <= cond_br3_validArray_1;
	cond_br3_nReadyArray_1 <= mux3_readyArray_2;
	mux3_dataInArray_2 <= std_logic_vector (resize(unsigned(cond_br3_dataOutArray_1),mux3_dataInArray_2'length));

	buffer29_clk <= clk;
	buffer29_rst <= rst;
	cond_br4_pValidArray_0 <= buffer29_validArray_0;
	buffer29_nReadyArray_0 <= cond_br4_readyArray_0;
	cond_br4_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer29_dataOutArray_0),cond_br4_dataInArray_0'length));

	cond_br4_clk <= clk;
	cond_br4_rst <= rst;
	buffer26_pValidArray_0 <= cond_br4_validArray_0;
	cond_br4_nReadyArray_0 <= buffer26_readyArray_0;
	buffer26_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br4_dataOutArray_0),buffer26_dataInArray_0'length));
	buffer6_pValidArray_0 <= cond_br4_validArray_1;
	cond_br4_nReadyArray_1 <= buffer6_readyArray_0;
	buffer6_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br4_dataOutArray_1),buffer6_dataInArray_0'length));

	buffer20_clk <= clk;
	buffer20_rst <= rst;
	cond_br5_pValidArray_0 <= buffer20_validArray_0;
	buffer20_nReadyArray_0 <= cond_br5_readyArray_0;
	cond_br5_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer20_dataOutArray_0),cond_br5_dataInArray_0'length));

	cond_br5_clk <= clk;
	cond_br5_rst <= rst;
	buffer17_pValidArray_0 <= cond_br5_validArray_0;
	cond_br5_nReadyArray_0 <= buffer17_readyArray_0;
	buffer17_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br5_dataOutArray_0),buffer17_dataInArray_0'length));
	buffer4_pValidArray_0 <= cond_br5_validArray_1;
	cond_br5_nReadyArray_1 <= buffer4_readyArray_0;
	buffer4_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br5_dataOutArray_1),buffer4_dataInArray_0'length));

	cond_br6_clk <= clk;
	cond_br6_rst <= rst;
	buffer11_pValidArray_0 <= cond_br6_validArray_0;
	cond_br6_nReadyArray_0 <= buffer11_readyArray_0;
	buffer11_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br6_dataOutArray_0),buffer11_dataInArray_0'length));
	buffer18_pValidArray_0 <= cond_br6_validArray_1;
	cond_br6_nReadyArray_1 <= buffer18_readyArray_0;
	buffer18_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br6_dataOutArray_1),buffer18_dataInArray_0'length));

	buffer1_clk <= clk;
	buffer1_rst <= rst;
	cond_br7_pValidArray_0 <= buffer1_validArray_0;
	buffer1_nReadyArray_0 <= cond_br7_readyArray_0;
	cond_br7_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer1_dataOutArray_0),cond_br7_dataInArray_0'length));

	cond_br7_clk <= clk;
	cond_br7_rst <= rst;
	buffer27_pValidArray_0 <= cond_br7_validArray_0;
	cond_br7_nReadyArray_0 <= buffer27_readyArray_0;
	buffer27_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br7_dataOutArray_0),buffer27_dataInArray_0'length));
	buffer10_pValidArray_0 <= cond_br7_validArray_1;
	cond_br7_nReadyArray_1 <= buffer10_readyArray_0;
	buffer10_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br7_dataOutArray_1),buffer10_dataInArray_0'length));

	buffer7_clk <= clk;
	buffer7_rst <= rst;
	cond_br10_pValidArray_0 <= buffer7_validArray_0;
	buffer7_nReadyArray_0 <= cond_br10_readyArray_0;
	cond_br10_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer7_dataOutArray_0),cond_br10_dataInArray_0'length));

	buffer15_clk <= clk;
	buffer15_rst <= rst;
	cond_br10_pValidArray_1 <= buffer15_validArray_0;
	buffer15_nReadyArray_0 <= cond_br10_readyArray_1;
	cond_br10_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer15_dataOutArray_0),cond_br10_dataInArray_1'length));

	cond_br10_clk <= clk;
	cond_br10_rst <= rst;
	sink0_pValidArray_0 <= cond_br10_validArray_0;
	cond_br10_nReadyArray_0 <= sink0_readyArray_0;
	sink0_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br10_dataOutArray_0),sink0_dataInArray_0'length));
	mux5_pValidArray_2 <= cond_br10_validArray_1;
	cond_br10_nReadyArray_1 <= mux5_readyArray_2;
	mux5_dataInArray_2 <= std_logic_vector (resize(unsigned(cond_br10_dataOutArray_1),mux5_dataInArray_2'length));

	sink0_clk <= clk;
	sink0_rst <= rst;

	buffer27_clk <= clk;
	buffer27_rst <= rst;
	fork5_pValidArray_0 <= buffer27_validArray_0;
	buffer27_nReadyArray_0 <= fork5_readyArray_0;
	fork5_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer27_dataOutArray_0),fork5_dataInArray_0'length));

	fork5_clk <= clk;
	fork5_rst <= rst;
	control_merge1_pValidArray_0 <= fork5_validArray_0;
	fork5_nReadyArray_0 <= control_merge1_readyArray_0;
	control_merge1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork5_dataOutArray_0),control_merge1_dataInArray_0'length));
	constant11_pValidArray_0 <= fork5_validArray_1;
	fork5_nReadyArray_1 <= constant11_readyArray_0;
	constant11_dataInArray_0 <= "0";

	source2_clk <= clk;
	source2_rst <= rst;
	constant10_pValidArray_0 <= source2_validArray_0;
	source2_nReadyArray_0 <= constant10_readyArray_0;
	constant10_dataInArray_0 <= "01";

	constant10_clk <= clk;
	constant10_rst <= rst;
	extsi3_pValidArray_0 <= constant10_validArray_0;
	constant10_nReadyArray_0 <= extsi3_readyArray_0;
	extsi3_dataInArray_0 <= std_logic_vector (resize(unsigned(constant10_dataOutArray_0),extsi3_dataInArray_0'length));

	extsi3_clk <= clk;
	extsi3_rst <= rst;
	fork6_pValidArray_0 <= extsi3_validArray_0;
	extsi3_nReadyArray_0 <= fork6_readyArray_0;
	fork6_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi3_dataOutArray_0),fork6_dataInArray_0'length));

	fork6_clk <= clk;
	fork6_rst <= rst;
	shrsi0_pValidArray_1 <= fork6_validArray_0;
	fork6_nReadyArray_0 <= shrsi0_readyArray_1;
	shrsi0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork6_dataOutArray_0),shrsi0_dataInArray_1'length));
	shrsi1_pValidArray_1 <= fork6_validArray_1;
	fork6_nReadyArray_1 <= shrsi1_readyArray_1;
	shrsi1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork6_dataOutArray_1),shrsi1_dataInArray_1'length));
	addi0_pValidArray_1 <= fork6_validArray_2;
	fork6_nReadyArray_2 <= addi0_readyArray_1;
	addi0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork6_dataOutArray_2),addi0_dataInArray_1'length));

	buffer17_clk <= clk;
	buffer17_rst <= rst;
	shrsi0_pValidArray_0 <= buffer17_validArray_0;
	buffer17_nReadyArray_0 <= shrsi0_readyArray_0;
	shrsi0_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer17_dataOutArray_0),shrsi0_dataInArray_0'length));

	shrsi0_clk <= clk;
	shrsi0_rst <= rst;
	buffer24_pValidArray_0 <= shrsi0_validArray_0;
	shrsi0_nReadyArray_0 <= buffer24_readyArray_0;
	buffer24_dataInArray_0 <= std_logic_vector (resize(unsigned(shrsi0_dataOutArray_0),buffer24_dataInArray_0'length));

	buffer26_clk <= clk;
	buffer26_rst <= rst;
	shrsi1_pValidArray_0 <= buffer26_validArray_0;
	buffer26_nReadyArray_0 <= shrsi1_readyArray_0;
	shrsi1_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer26_dataOutArray_0),shrsi1_dataInArray_0'length));

	shrsi1_clk <= clk;
	shrsi1_rst <= rst;
	buffer0_pValidArray_0 <= shrsi1_validArray_0;
	shrsi1_nReadyArray_0 <= buffer0_readyArray_0;
	buffer0_dataInArray_0 <= std_logic_vector (resize(unsigned(shrsi1_dataOutArray_0),buffer0_dataInArray_0'length));

	addi0_clk <= clk;
	addi0_rst <= rst;
	buffer9_pValidArray_0 <= addi0_validArray_0;
	addi0_nReadyArray_0 <= buffer9_readyArray_0;
	buffer9_dataInArray_0 <= std_logic_vector (resize(unsigned(addi0_dataOutArray_0),buffer9_dataInArray_0'length));

	constant11_clk <= clk;
	constant11_rst <= rst;
	extsi9_pValidArray_0 <= constant11_validArray_0;
	constant11_nReadyArray_0 <= extsi9_readyArray_0;
	extsi9_dataInArray_0 <= std_logic_vector (resize(unsigned(constant11_dataOutArray_0),extsi9_dataInArray_0'length));

	buffer9_clk <= clk;
	buffer9_rst <= rst;
	mux3_pValidArray_1 <= buffer9_validArray_0;
	buffer9_nReadyArray_0 <= mux3_readyArray_1;
	mux3_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer9_dataOutArray_0),mux3_dataInArray_1'length));

	extsi9_clk <= clk;
	extsi9_rst <= rst;
	mux6_pValidArray_1 <= extsi9_validArray_0;
	extsi9_nReadyArray_0 <= mux6_readyArray_1;
	mux6_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi9_dataOutArray_0),mux6_dataInArray_1'length));

	mux3_clk <= clk;
	mux3_rst <= rst;
	cond_br14_pValidArray_0 <= mux3_validArray_0;
	mux3_nReadyArray_0 <= cond_br14_readyArray_0;
	cond_br14_dataInArray_0 <= std_logic_vector (resize(unsigned(mux3_dataOutArray_0),cond_br14_dataInArray_0'length));

	buffer0_clk <= clk;
	buffer0_rst <= rst;
	mux4_pValidArray_1 <= buffer0_validArray_0;
	buffer0_nReadyArray_0 <= mux4_readyArray_1;
	mux4_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer0_dataOutArray_0),mux4_dataInArray_1'length));

	buffer6_clk <= clk;
	buffer6_rst <= rst;
	mux4_pValidArray_2 <= buffer6_validArray_0;
	buffer6_nReadyArray_0 <= mux4_readyArray_2;
	mux4_dataInArray_2 <= std_logic_vector (resize(unsigned(buffer6_dataOutArray_0),mux4_dataInArray_2'length));

	mux4_clk <= clk;
	mux4_rst <= rst;
	cond_br15_pValidArray_0 <= mux4_validArray_0;
	mux4_nReadyArray_0 <= cond_br15_readyArray_0;
	cond_br15_dataInArray_0 <= std_logic_vector (resize(unsigned(mux4_dataOutArray_0),cond_br15_dataInArray_0'length));

	buffer24_clk <= clk;
	buffer24_rst <= rst;
	mux5_pValidArray_1 <= buffer24_validArray_0;
	buffer24_nReadyArray_0 <= mux5_readyArray_1;
	mux5_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer24_dataOutArray_0),mux5_dataInArray_1'length));

	mux5_clk <= clk;
	mux5_rst <= rst;
	cond_br16_pValidArray_0 <= mux5_validArray_0;
	mux5_nReadyArray_0 <= cond_br16_readyArray_0;
	cond_br16_dataInArray_0 <= std_logic_vector (resize(unsigned(mux5_dataOutArray_0),cond_br16_dataInArray_0'length));

	buffer4_clk <= clk;
	buffer4_rst <= rst;
	mux6_pValidArray_2 <= buffer4_validArray_0;
	buffer4_nReadyArray_0 <= mux6_readyArray_2;
	mux6_dataInArray_2 <= std_logic_vector (resize(unsigned(buffer4_dataOutArray_0),mux6_dataInArray_2'length));

	mux6_clk <= clk;
	mux6_rst <= rst;
	cond_br18_pValidArray_0 <= mux6_validArray_0;
	mux6_nReadyArray_0 <= cond_br18_readyArray_0;
	cond_br18_dataInArray_0 <= std_logic_vector (resize(unsigned(mux6_dataOutArray_0),cond_br18_dataInArray_0'length));

	buffer11_clk <= clk;
	buffer11_rst <= rst;
	mux7_pValidArray_1 <= buffer11_validArray_0;
	buffer11_nReadyArray_0 <= mux7_readyArray_1;
	mux7_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer11_dataOutArray_0),mux7_dataInArray_1'length));

	buffer18_clk <= clk;
	buffer18_rst <= rst;
	mux7_pValidArray_2 <= buffer18_validArray_0;
	buffer18_nReadyArray_0 <= mux7_readyArray_2;
	mux7_dataInArray_2 <= std_logic_vector (resize(unsigned(buffer18_dataOutArray_0),mux7_dataInArray_2'length));

	mux7_clk <= clk;
	mux7_rst <= rst;
	fork7_pValidArray_0 <= mux7_validArray_0;
	mux7_nReadyArray_0 <= fork7_readyArray_0;
	fork7_dataInArray_0 <= std_logic_vector (resize(unsigned(mux7_dataOutArray_0),fork7_dataInArray_0'length));

	fork7_clk <= clk;
	fork7_rst <= rst;
	cond_br18_pValidArray_1 <= fork7_validArray_0;
	fork7_nReadyArray_0 <= cond_br18_readyArray_1;
	cond_br18_dataInArray_1 <= std_logic_vector (resize(unsigned(fork7_dataOutArray_0),cond_br18_dataInArray_1'length));
	cond_br17_pValidArray_1 <= fork7_validArray_1;
	fork7_nReadyArray_1 <= cond_br17_readyArray_1;
	cond_br17_dataInArray_1 <= std_logic_vector (resize(unsigned(fork7_dataOutArray_1),cond_br17_dataInArray_1'length));
	cond_br16_pValidArray_1 <= fork7_validArray_2;
	fork7_nReadyArray_2 <= cond_br16_readyArray_1;
	cond_br16_dataInArray_1 <= std_logic_vector (resize(unsigned(fork7_dataOutArray_2),cond_br16_dataInArray_1'length));
	cond_br15_pValidArray_1 <= fork7_validArray_3;
	fork7_nReadyArray_3 <= cond_br15_readyArray_1;
	cond_br15_dataInArray_1 <= std_logic_vector (resize(unsigned(fork7_dataOutArray_3),cond_br15_dataInArray_1'length));
	cond_br14_pValidArray_1 <= fork7_validArray_4;
	fork7_nReadyArray_4 <= cond_br14_readyArray_1;
	cond_br14_dataInArray_1 <= std_logic_vector (resize(unsigned(fork7_dataOutArray_4),cond_br14_dataInArray_1'length));

	buffer10_clk <= clk;
	buffer10_rst <= rst;
	control_merge1_pValidArray_1 <= buffer10_validArray_0;
	buffer10_nReadyArray_0 <= control_merge1_readyArray_1;
	control_merge1_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer10_dataOutArray_0),control_merge1_dataInArray_1'length));

	control_merge1_clk <= clk;
	control_merge1_rst <= rst;
	cond_br17_pValidArray_0 <= control_merge1_validArray_0;
	control_merge1_nReadyArray_0 <= cond_br17_readyArray_0;
	cond_br17_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge1_dataOutArray_0),cond_br17_dataInArray_0'length));
	fork8_pValidArray_0 <= control_merge1_validArray_1;
	control_merge1_nReadyArray_1 <= fork8_readyArray_0;
	fork8_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge1_dataOutArray_1),fork8_dataInArray_0'length));

	fork8_clk <= clk;
	fork8_rst <= rst;
	mux7_pValidArray_0 <= fork8_validArray_0;
	fork8_nReadyArray_0 <= mux7_readyArray_0;
	mux7_dataInArray_0 <= std_logic_vector (resize(unsigned(fork8_dataOutArray_0),mux7_dataInArray_0'length));
	mux6_pValidArray_0 <= fork8_validArray_1;
	fork8_nReadyArray_1 <= mux6_readyArray_0;
	mux6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork8_dataOutArray_1),mux6_dataInArray_0'length));
	mux5_pValidArray_0 <= fork8_validArray_2;
	fork8_nReadyArray_2 <= mux5_readyArray_0;
	mux5_dataInArray_0 <= std_logic_vector (resize(unsigned(fork8_dataOutArray_2),mux5_dataInArray_0'length));
	mux4_pValidArray_0 <= fork8_validArray_3;
	fork8_nReadyArray_3 <= mux4_readyArray_0;
	mux4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork8_dataOutArray_3),mux4_dataInArray_0'length));
	mux3_pValidArray_0 <= fork8_validArray_4;
	fork8_nReadyArray_4 <= mux3_readyArray_0;
	mux3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork8_dataOutArray_4),mux3_dataInArray_0'length));

	cond_br14_clk <= clk;
	cond_br14_rst <= rst;
	mux0_pValidArray_1 <= cond_br14_validArray_0;
	cond_br14_nReadyArray_0 <= mux0_readyArray_1;
	mux0_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br14_dataOutArray_0),mux0_dataInArray_1'length));
	mux9_pValidArray_2 <= cond_br14_validArray_1;
	cond_br14_nReadyArray_1 <= mux9_readyArray_2;
	mux9_dataInArray_2 <= std_logic_vector (resize(unsigned(cond_br14_dataOutArray_1),mux9_dataInArray_2'length));

	cond_br15_clk <= clk;
	cond_br15_rst <= rst;
	mux1_pValidArray_1 <= cond_br15_validArray_0;
	cond_br15_nReadyArray_0 <= mux1_readyArray_1;
	mux1_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br15_dataOutArray_0),mux1_dataInArray_1'length));
	sink1_pValidArray_0 <= cond_br15_validArray_1;
	cond_br15_nReadyArray_1 <= sink1_readyArray_0;
	sink1_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br15_dataOutArray_1),sink1_dataInArray_0'length));

	sink1_clk <= clk;
	sink1_rst <= rst;

	cond_br16_clk <= clk;
	cond_br16_rst <= rst;
	mux2_pValidArray_1 <= cond_br16_validArray_0;
	cond_br16_nReadyArray_0 <= mux2_readyArray_1;
	mux2_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br16_dataOutArray_0),mux2_dataInArray_1'length));
	sink2_pValidArray_0 <= cond_br16_validArray_1;
	cond_br16_nReadyArray_1 <= sink2_readyArray_0;
	sink2_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br16_dataOutArray_1),sink2_dataInArray_0'length));

	sink2_clk <= clk;
	sink2_rst <= rst;

	cond_br17_clk <= clk;
	cond_br17_rst <= rst;
	control_merge0_pValidArray_0 <= cond_br17_validArray_0;
	cond_br17_nReadyArray_0 <= control_merge0_readyArray_0;
	control_merge0_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br17_dataOutArray_0),control_merge0_dataInArray_0'length));
	control_merge2_pValidArray_1 <= cond_br17_validArray_1;
	cond_br17_nReadyArray_1 <= control_merge2_readyArray_1;
	control_merge2_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br17_dataOutArray_1),control_merge2_dataInArray_1'length));

	cond_br18_clk <= clk;
	cond_br18_rst <= rst;
	sink3_pValidArray_0 <= cond_br18_validArray_0;
	cond_br18_nReadyArray_0 <= sink3_readyArray_0;
	sink3_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br18_dataOutArray_0),sink3_dataInArray_0'length));
	mux8_pValidArray_2 <= cond_br18_validArray_1;
	cond_br18_nReadyArray_1 <= mux8_readyArray_2;
	mux8_dataInArray_2 <= std_logic_vector (resize(unsigned(cond_br18_dataOutArray_1),mux8_dataInArray_2'length));

	sink3_clk <= clk;
	sink3_rst <= rst;

	buffer13_clk <= clk;
	buffer13_rst <= rst;
	mux8_pValidArray_1 <= buffer13_validArray_0;
	buffer13_nReadyArray_0 <= mux8_readyArray_1;
	mux8_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer13_dataOutArray_0),mux8_dataInArray_1'length));

	mux8_clk <= clk;
	mux8_rst <= rst;
	buffer3_pValidArray_0 <= mux8_validArray_0;
	mux8_nReadyArray_0 <= buffer3_readyArray_0;
	buffer3_dataInArray_0 <= std_logic_vector (resize(unsigned(mux8_dataOutArray_0),buffer3_dataInArray_0'length));

	buffer3_clk <= clk;
	buffer3_rst <= rst;
	fork9_pValidArray_0 <= buffer3_validArray_0;
	buffer3_nReadyArray_0 <= fork9_readyArray_0;
	fork9_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer3_dataOutArray_0),fork9_dataInArray_0'length));

	fork9_clk <= clk;
	fork9_rst <= rst;
	trunci0_pValidArray_0 <= fork9_validArray_0;
	fork9_nReadyArray_0 <= trunci0_readyArray_0;
	trunci0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork9_dataOutArray_0),trunci0_dataInArray_0'length));
	cond_br21_pValidArray_0 <= fork9_validArray_1;
	fork9_nReadyArray_1 <= cond_br21_readyArray_0;
	cond_br21_dataInArray_0 <= std_logic_vector (resize(unsigned(fork9_dataOutArray_1),cond_br21_dataInArray_0'length));

	trunci0_clk <= clk;
	trunci0_rst <= rst;
	andi2_pValidArray_0 <= trunci0_validArray_0;
	trunci0_nReadyArray_0 <= andi2_readyArray_0;
	andi2_dataInArray_0 <= std_logic_vector (resize(unsigned(trunci0_dataOutArray_0),andi2_dataInArray_0'length));

	mux9_clk <= clk;
	mux9_rst <= rst;
	buffer25_pValidArray_0 <= mux9_validArray_0;
	mux9_nReadyArray_0 <= buffer25_readyArray_0;
	buffer25_dataInArray_0 <= std_logic_vector (resize(unsigned(mux9_dataOutArray_0),buffer25_dataInArray_0'length));

	buffer2_clk <= clk;
	buffer2_rst <= rst;
	control_merge2_pValidArray_0 <= buffer2_validArray_0;
	buffer2_nReadyArray_0 <= control_merge2_readyArray_0;
	control_merge2_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer2_dataOutArray_0),control_merge2_dataInArray_0'length));

	control_merge2_clk <= clk;
	control_merge2_rst <= rst;
	cond_br23_pValidArray_0 <= control_merge2_validArray_0;
	control_merge2_nReadyArray_0 <= cond_br23_readyArray_0;
	cond_br23_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge2_dataOutArray_0),cond_br23_dataInArray_0'length));
	fork10_pValidArray_0 <= control_merge2_validArray_1;
	control_merge2_nReadyArray_1 <= fork10_readyArray_0;
	fork10_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge2_dataOutArray_1),fork10_dataInArray_0'length));

	fork10_clk <= clk;
	fork10_rst <= rst;
	mux9_pValidArray_0 <= fork10_validArray_0;
	fork10_nReadyArray_0 <= mux9_readyArray_0;
	mux9_dataInArray_0 <= std_logic_vector (resize(unsigned(fork10_dataOutArray_0),mux9_dataInArray_0'length));
	mux8_pValidArray_0 <= fork10_validArray_1;
	fork10_nReadyArray_1 <= mux8_readyArray_0;
	mux8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork10_dataOutArray_1),mux8_dataInArray_0'length));

	source3_clk <= clk;
	source3_rst <= rst;
	constant12_pValidArray_0 <= source3_validArray_0;
	source3_nReadyArray_0 <= constant12_readyArray_0;
	constant12_dataInArray_0 <= "01";

	constant12_clk <= clk;
	constant12_rst <= rst;
	andi2_pValidArray_1 <= constant12_validArray_0;
	constant12_nReadyArray_0 <= andi2_readyArray_1;
	andi2_dataInArray_1 <= std_logic_vector (resize(unsigned(constant12_dataOutArray_0),andi2_dataInArray_1'length));

	source4_clk <= clk;
	source4_rst <= rst;
	constant13_pValidArray_0 <= source4_validArray_0;
	source4_nReadyArray_0 <= constant13_readyArray_0;
	constant13_dataInArray_0 <= "0";

	constant13_clk <= clk;
	constant13_rst <= rst;
	extsi10_pValidArray_0 <= constant13_validArray_0;
	constant13_nReadyArray_0 <= extsi10_readyArray_0;
	extsi10_dataInArray_0 <= std_logic_vector (resize(unsigned(constant13_dataOutArray_0),extsi10_dataInArray_0'length));

	extsi10_clk <= clk;
	extsi10_rst <= rst;
	cmpi1_pValidArray_1 <= extsi10_validArray_0;
	extsi10_nReadyArray_0 <= cmpi1_readyArray_1;
	cmpi1_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi10_dataOutArray_0),cmpi1_dataInArray_1'length));

	andi2_clk <= clk;
	andi2_rst <= rst;
	cmpi1_pValidArray_0 <= andi2_validArray_0;
	andi2_nReadyArray_0 <= cmpi1_readyArray_0;
	cmpi1_dataInArray_0 <= std_logic_vector (resize(unsigned(andi2_dataOutArray_0),cmpi1_dataInArray_0'length));

	cmpi1_clk <= clk;
	cmpi1_rst <= rst;
	buffer23_pValidArray_0 <= cmpi1_validArray_0;
	cmpi1_nReadyArray_0 <= buffer23_readyArray_0;
	buffer23_dataInArray_0 <= std_logic_vector (resize(unsigned(cmpi1_dataOutArray_0),buffer23_dataInArray_0'length));

	buffer23_clk <= clk;
	buffer23_rst <= rst;
	fork11_pValidArray_0 <= buffer23_validArray_0;
	buffer23_nReadyArray_0 <= fork11_readyArray_0;
	fork11_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer23_dataOutArray_0),fork11_dataInArray_0'length));

	fork11_clk <= clk;
	fork11_rst <= rst;
	cond_br21_pValidArray_1 <= fork11_validArray_0;
	fork11_nReadyArray_0 <= cond_br21_readyArray_1;
	cond_br21_dataInArray_1 <= std_logic_vector (resize(unsigned(fork11_dataOutArray_0),cond_br21_dataInArray_1'length));
	cond_br22_pValidArray_1 <= fork11_validArray_1;
	fork11_nReadyArray_1 <= cond_br22_readyArray_1;
	cond_br22_dataInArray_1 <= std_logic_vector (resize(unsigned(fork11_dataOutArray_1),cond_br22_dataInArray_1'length));
	cond_br23_pValidArray_1 <= fork11_validArray_2;
	fork11_nReadyArray_2 <= cond_br23_readyArray_1;
	cond_br23_dataInArray_1 <= std_logic_vector (resize(unsigned(fork11_dataOutArray_2),cond_br23_dataInArray_1'length));

	cond_br21_clk <= clk;
	cond_br21_rst <= rst;
	buffer14_pValidArray_0 <= cond_br21_validArray_0;
	cond_br21_nReadyArray_0 <= buffer14_readyArray_0;
	buffer14_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br21_dataOutArray_0),buffer14_dataInArray_0'length));
	buffer19_pValidArray_0 <= cond_br21_validArray_1;
	cond_br21_nReadyArray_1 <= buffer19_readyArray_0;
	buffer19_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br21_dataOutArray_1),buffer19_dataInArray_0'length));

	buffer25_clk <= clk;
	buffer25_rst <= rst;
	cond_br22_pValidArray_0 <= buffer25_validArray_0;
	buffer25_nReadyArray_0 <= cond_br22_readyArray_0;
	cond_br22_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer25_dataOutArray_0),cond_br22_dataInArray_0'length));

	cond_br22_clk <= clk;
	cond_br22_rst <= rst;
	mux9_pValidArray_1 <= cond_br22_validArray_0;
	cond_br22_nReadyArray_0 <= mux9_readyArray_1;
	mux9_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br22_dataOutArray_0),mux9_dataInArray_1'length));
	buffer12_pValidArray_0 <= cond_br22_validArray_1;
	cond_br22_nReadyArray_1 <= buffer12_readyArray_0;
	buffer12_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br22_dataOutArray_1),buffer12_dataInArray_0'length));

	cond_br23_clk <= clk;
	cond_br23_rst <= rst;
	buffer2_pValidArray_0 <= cond_br23_validArray_0;
	cond_br23_nReadyArray_0 <= buffer2_readyArray_0;
	buffer2_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br23_dataOutArray_0),buffer2_dataInArray_0'length));
	sink4_pValidArray_0 <= cond_br23_validArray_1;
	cond_br23_nReadyArray_1 <= sink4_readyArray_0;
	sink4_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br23_dataOutArray_1),sink4_dataInArray_0'length));

	sink4_clk <= clk;
	sink4_rst <= rst;

	source5_clk <= clk;
	source5_rst <= rst;
	constant14_pValidArray_0 <= source5_validArray_0;
	source5_nReadyArray_0 <= constant14_readyArray_0;
	constant14_dataInArray_0 <= "01";

	constant14_clk <= clk;
	constant14_rst <= rst;
	extsi7_pValidArray_0 <= constant14_validArray_0;
	constant14_nReadyArray_0 <= extsi7_readyArray_0;
	extsi7_dataInArray_0 <= std_logic_vector (resize(unsigned(constant14_dataOutArray_0),extsi7_dataInArray_0'length));

	extsi7_clk <= clk;
	extsi7_rst <= rst;
	shrsi2_pValidArray_1 <= extsi7_validArray_0;
	extsi7_nReadyArray_0 <= shrsi2_readyArray_1;
	shrsi2_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi7_dataOutArray_0),shrsi2_dataInArray_1'length));

	buffer14_clk <= clk;
	buffer14_rst <= rst;
	shrsi2_pValidArray_0 <= buffer14_validArray_0;
	buffer14_nReadyArray_0 <= shrsi2_readyArray_0;
	shrsi2_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer14_dataOutArray_0),shrsi2_dataInArray_0'length));

	shrsi2_clk <= clk;
	shrsi2_rst <= rst;
	buffer13_pValidArray_0 <= shrsi2_validArray_0;
	shrsi2_nReadyArray_0 <= buffer13_readyArray_0;
	buffer13_dataInArray_0 <= std_logic_vector (resize(unsigned(shrsi2_dataOutArray_0),buffer13_dataInArray_0'length));

	buffer12_clk <= clk;
	buffer12_rst <= rst;
	shli0_pValidArray_1 <= buffer12_validArray_0;
	buffer12_nReadyArray_0 <= shli0_readyArray_1;
	shli0_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer12_dataOutArray_0),shli0_dataInArray_1'length));

	buffer19_clk <= clk;
	buffer19_rst <= rst;
	shli0_pValidArray_0 <= buffer19_validArray_0;
	buffer19_nReadyArray_0 <= shli0_readyArray_0;
	shli0_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer19_dataOutArray_0),shli0_dataInArray_0'length));

	shli0_clk <= clk;
	shli0_rst <= rst;
	buffer21_pValidArray_0 <= shli0_validArray_0;
	shli0_nReadyArray_0 <= buffer21_readyArray_0;
	buffer21_dataInArray_0 <= std_logic_vector (resize(unsigned(shli0_dataOutArray_0),buffer21_dataInArray_0'length));

	buffer21_clk <= clk;
	buffer21_rst <= rst;
	d_return0_pValidArray_0 <= buffer21_validArray_0;
	buffer21_nReadyArray_0 <= d_return0_readyArray_0;
	d_return0_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer21_dataOutArray_0),d_return0_dataInArray_0'length));

	d_return0_clk <= clk;
	d_return0_rst <= rst;
	end0_pValidArray_0 <= d_return0_validArray_0;
	d_return0_nReadyArray_0 <= end0_readyArray_0;
	end0_dataInArray_0 <= std_logic_vector (resize(unsigned(d_return0_dataOutArray_0),end0_dataInArray_0'length));

	end0_clk <= clk;
	end0_rst <= rst;
	end_valid <= end0_validArray_0;
	end_out <= end0_dataOutArray_0;
	end0_nReadyArray_0 <= end_ready;

a: entity work.start_node(arch) generic map (1,1,32,32)
port map (
	clk => a_clk,
	rst => a_rst,
	dataInArray(0) => a_dataInArray_0,
	pValidArray(0) => a_pValidArray_0,
	readyArray(0) => a_readyArray_0,
	nReadyArray(0) => a_nReadyArray_0,
	validArray(0) => a_validArray_0,
	dataOutArray(0) => a_dataOutArray_0
);

b: entity work.start_node(arch) generic map (1,1,32,32)
port map (
	clk => b_clk,
	rst => b_rst,
	dataInArray(0) => b_dataInArray_0,
	pValidArray(0) => b_pValidArray_0,
	readyArray(0) => b_readyArray_0,
	nReadyArray(0) => b_nReadyArray_0,
	validArray(0) => b_validArray_0,
	dataOutArray(0) => b_dataOutArray_0
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

fork0: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork0_clk,
	rst => fork0_rst,
	dataInArray(0) => fork0_dataInArray_0,
	pValidArray(0) => fork0_pValidArray_0,
	readyArray(0) => fork0_readyArray_0,
	nReadyArray(0) => fork0_nReadyArray_0,
	nReadyArray(1) => fork0_nReadyArray_1,
	validArray(0) => fork0_validArray_0,
	validArray(1) => fork0_validArray_1,
	dataOutArray(0) => fork0_dataOutArray_0,
	dataOutArray(1) => fork0_dataOutArray_1
);

constant1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => constant1_clk,
	rst => constant1_rst,
	dataInArray(0) => constant1_dataInArray_0,
	pValidArray(0) => constant1_pValidArray_0,
	readyArray(0) => constant1_readyArray_0,
	nReadyArray(0) => constant1_nReadyArray_0,
	validArray(0) => constant1_validArray_0,
	dataOutArray(0) => constant1_dataOutArray_0
);

extsi0: entity work.sext_op(arch) generic map (1,1,1,32)
port map (
	clk => extsi0_clk,
	rst => extsi0_rst,
	dataInArray(0) => extsi0_dataInArray_0,
	pValidArray(0) => extsi0_pValidArray_0,
	readyArray(0) => extsi0_readyArray_0,
	nReadyArray(0) => extsi0_nReadyArray_0,
	validArray(0) => extsi0_validArray_0,
	dataOutArray(0) => extsi0_dataOutArray_0
);

mux0: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => mux0_clk,
	rst => mux0_rst,
	Condition(0) => mux0_dataInArray_0,
	dataInArray(0) => mux0_dataInArray_1,
	dataInArray(1) => mux0_dataInArray_2,
	pValidArray(0) => mux0_pValidArray_0,
	pValidArray(1) => mux0_pValidArray_1,
	pValidArray(2) => mux0_pValidArray_2,
	readyArray(0) => mux0_readyArray_0,
	readyArray(1) => mux0_readyArray_1,
	readyArray(2) => mux0_readyArray_2,
	nReadyArray(0) => mux0_nReadyArray_0,
	validArray(0) => mux0_validArray_0,
	dataOutArray(0) => mux0_dataOutArray_0
);

mux1: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => mux1_clk,
	rst => mux1_rst,
	Condition(0) => mux1_dataInArray_0,
	dataInArray(0) => mux1_dataInArray_1,
	dataInArray(1) => mux1_dataInArray_2,
	pValidArray(0) => mux1_pValidArray_0,
	pValidArray(1) => mux1_pValidArray_1,
	pValidArray(2) => mux1_pValidArray_2,
	readyArray(0) => mux1_readyArray_0,
	readyArray(1) => mux1_readyArray_1,
	readyArray(2) => mux1_readyArray_2,
	nReadyArray(0) => mux1_nReadyArray_0,
	validArray(0) => mux1_validArray_0,
	dataOutArray(0) => mux1_dataOutArray_0
);

buffer8: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer8_clk,
	rst => buffer8_rst,
	dataInArray(0) => buffer8_dataInArray_0,
	pValidArray(0) => buffer8_pValidArray_0,
	readyArray(0) => buffer8_readyArray_0,
	nReadyArray(0) => buffer8_nReadyArray_0,
	validArray(0) => buffer8_validArray_0,
	dataOutArray(0) => buffer8_dataOutArray_0
);

fork1: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork1_clk,
	rst => fork1_rst,
	dataInArray(0) => fork1_dataInArray_0,
	pValidArray(0) => fork1_pValidArray_0,
	readyArray(0) => fork1_readyArray_0,
	nReadyArray(0) => fork1_nReadyArray_0,
	nReadyArray(1) => fork1_nReadyArray_1,
	validArray(0) => fork1_validArray_0,
	validArray(1) => fork1_validArray_1,
	dataOutArray(0) => fork1_dataOutArray_0,
	dataOutArray(1) => fork1_dataOutArray_1
);

mux2: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => mux2_clk,
	rst => mux2_rst,
	Condition(0) => mux2_dataInArray_0,
	dataInArray(0) => mux2_dataInArray_1,
	dataInArray(1) => mux2_dataInArray_2,
	pValidArray(0) => mux2_pValidArray_0,
	pValidArray(1) => mux2_pValidArray_1,
	pValidArray(2) => mux2_pValidArray_2,
	readyArray(0) => mux2_readyArray_0,
	readyArray(1) => mux2_readyArray_1,
	readyArray(2) => mux2_readyArray_2,
	nReadyArray(0) => mux2_nReadyArray_0,
	validArray(0) => mux2_validArray_0,
	dataOutArray(0) => mux2_dataOutArray_0
);

fork2: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork2_clk,
	rst => fork2_rst,
	dataInArray(0) => fork2_dataInArray_0,
	pValidArray(0) => fork2_pValidArray_0,
	readyArray(0) => fork2_readyArray_0,
	nReadyArray(0) => fork2_nReadyArray_0,
	nReadyArray(1) => fork2_nReadyArray_1,
	nReadyArray(2) => fork2_nReadyArray_2,
	validArray(0) => fork2_validArray_0,
	validArray(1) => fork2_validArray_1,
	validArray(2) => fork2_validArray_2,
	dataOutArray(0) => fork2_dataOutArray_0,
	dataOutArray(1) => fork2_dataOutArray_1,
	dataOutArray(2) => fork2_dataOutArray_2
);

control_merge0: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => control_merge0_clk,
	rst => control_merge0_rst,
	dataInArray(0) => control_merge0_dataInArray_0,
	dataInArray(1) => control_merge0_dataInArray_1,
	pValidArray(0) => control_merge0_pValidArray_0,
	pValidArray(1) => control_merge0_pValidArray_1,
	readyArray(0) => control_merge0_readyArray_0,
	readyArray(1) => control_merge0_readyArray_1,
	nReadyArray(0) => control_merge0_nReadyArray_0,
	nReadyArray(1) => control_merge0_nReadyArray_1,
	validArray(0) => control_merge0_validArray_0,
	validArray(1) => control_merge0_validArray_1,
	dataOutArray(0) => control_merge0_dataOutArray_0,
	Condition(0) => control_merge0_dataOutArray_1
);

fork3: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork3_clk,
	rst => fork3_rst,
	dataInArray(0) => fork3_dataInArray_0,
	pValidArray(0) => fork3_pValidArray_0,
	readyArray(0) => fork3_readyArray_0,
	nReadyArray(0) => fork3_nReadyArray_0,
	nReadyArray(1) => fork3_nReadyArray_1,
	nReadyArray(2) => fork3_nReadyArray_2,
	validArray(0) => fork3_validArray_0,
	validArray(1) => fork3_validArray_1,
	validArray(2) => fork3_validArray_2,
	dataOutArray(0) => fork3_dataOutArray_0,
	dataOutArray(1) => fork3_dataOutArray_1,
	dataOutArray(2) => fork3_dataOutArray_2
);

source0: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source0_clk,
	rst => source0_rst,
	nReadyArray(0) => source0_nReadyArray_0,
	validArray(0) => source0_validArray_0,
	dataOutArray(0) => source0_dataOutArray_0
);

constant8: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => constant8_clk,
	rst => constant8_rst,
	dataInArray(0) => constant8_dataInArray_0,
	pValidArray(0) => constant8_pValidArray_0,
	readyArray(0) => constant8_readyArray_0,
	nReadyArray(0) => constant8_nReadyArray_0,
	validArray(0) => constant8_validArray_0,
	dataOutArray(0) => constant8_dataOutArray_0
);

source1: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source1_clk,
	rst => source1_rst,
	nReadyArray(0) => source1_nReadyArray_0,
	validArray(0) => source1_validArray_0,
	dataOutArray(0) => source1_dataOutArray_0
);

constant9: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => constant9_clk,
	rst => constant9_rst,
	dataInArray(0) => constant9_dataInArray_0,
	pValidArray(0) => constant9_pValidArray_0,
	readyArray(0) => constant9_readyArray_0,
	nReadyArray(0) => constant9_nReadyArray_0,
	validArray(0) => constant9_validArray_0,
	dataOutArray(0) => constant9_dataOutArray_0
);

extsi8: entity work.sext_op(arch) generic map (1,1,1,2)
port map (
	clk => extsi8_clk,
	rst => extsi8_rst,
	dataInArray(0) => extsi8_dataInArray_0,
	pValidArray(0) => extsi8_pValidArray_0,
	readyArray(0) => extsi8_readyArray_0,
	nReadyArray(0) => extsi8_nReadyArray_0,
	validArray(0) => extsi8_validArray_0,
	dataOutArray(0) => extsi8_dataOutArray_0
);

buffer28: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer28_clk,
	rst => buffer28_rst,
	dataInArray(0) => buffer28_dataInArray_0,
	pValidArray(0) => buffer28_pValidArray_0,
	readyArray(0) => buffer28_readyArray_0,
	nReadyArray(0) => buffer28_nReadyArray_0,
	validArray(0) => buffer28_validArray_0,
	dataOutArray(0) => buffer28_dataOutArray_0
);

ori0: entity work.or_op(arch) generic map (2,1,32,32)
port map (
	clk => ori0_clk,
	rst => ori0_rst,
	dataInArray(0) => ori0_dataInArray_0,
	dataInArray(1) => ori0_dataInArray_1,
	pValidArray(0) => ori0_pValidArray_0,
	pValidArray(1) => ori0_pValidArray_1,
	readyArray(0) => ori0_readyArray_0,
	readyArray(1) => ori0_readyArray_1,
	nReadyArray(0) => ori0_nReadyArray_0,
	validArray(0) => ori0_validArray_0,
	dataOutArray(0) => ori0_dataOutArray_0
);

trunci1: entity work.trunc_op(arch) generic map (1,1,32,2)
port map (
	clk => trunci1_clk,
	rst => trunci1_rst,
	dataInArray(0) => trunci1_dataInArray_0,
	pValidArray(0) => trunci1_pValidArray_0,
	readyArray(0) => trunci1_readyArray_0,
	nReadyArray(0) => trunci1_nReadyArray_0,
	validArray(0) => trunci1_validArray_0,
	dataOutArray(0) => trunci1_dataOutArray_0
);

andi0: entity work.and_op(arch) generic map (2,1,2,2)
port map (
	clk => andi0_clk,
	rst => andi0_rst,
	dataInArray(0) => andi0_dataInArray_0,
	dataInArray(1) => andi0_dataInArray_1,
	pValidArray(0) => andi0_pValidArray_0,
	pValidArray(1) => andi0_pValidArray_1,
	readyArray(0) => andi0_readyArray_0,
	readyArray(1) => andi0_readyArray_1,
	nReadyArray(0) => andi0_nReadyArray_0,
	validArray(0) => andi0_validArray_0,
	dataOutArray(0) => andi0_dataOutArray_0
);

buffer16: entity work.elasticBuffer(arch) generic map (1,1,2,2)
port map (
	clk => buffer16_clk,
	rst => buffer16_rst,
	dataInArray(0) => buffer16_dataInArray_0,
	pValidArray(0) => buffer16_pValidArray_0,
	readyArray(0) => buffer16_readyArray_0,
	nReadyArray(0) => buffer16_nReadyArray_0,
	validArray(0) => buffer16_validArray_0,
	dataOutArray(0) => buffer16_dataOutArray_0
);

cmpi0: entity work.icmp_eq_op(arch) generic map (2,1,2,1)
port map (
	clk => cmpi0_clk,
	rst => cmpi0_rst,
	dataInArray(0) => cmpi0_dataInArray_0,
	dataInArray(1) => cmpi0_dataInArray_1,
	pValidArray(0) => cmpi0_pValidArray_0,
	pValidArray(1) => cmpi0_pValidArray_1,
	readyArray(0) => cmpi0_readyArray_0,
	readyArray(1) => cmpi0_readyArray_1,
	nReadyArray(0) => cmpi0_nReadyArray_0,
	validArray(0) => cmpi0_validArray_0,
	dataOutArray(0) => cmpi0_dataOutArray_0
);

fork4: entity work.fork(arch) generic map (1,7,1,1)
port map (
	clk => fork4_clk,
	rst => fork4_rst,
	dataInArray(0) => fork4_dataInArray_0,
	pValidArray(0) => fork4_pValidArray_0,
	readyArray(0) => fork4_readyArray_0,
	nReadyArray(0) => fork4_nReadyArray_0,
	nReadyArray(1) => fork4_nReadyArray_1,
	nReadyArray(2) => fork4_nReadyArray_2,
	nReadyArray(3) => fork4_nReadyArray_3,
	nReadyArray(4) => fork4_nReadyArray_4,
	nReadyArray(5) => fork4_nReadyArray_5,
	nReadyArray(6) => fork4_nReadyArray_6,
	validArray(0) => fork4_validArray_0,
	validArray(1) => fork4_validArray_1,
	validArray(2) => fork4_validArray_2,
	validArray(3) => fork4_validArray_3,
	validArray(4) => fork4_validArray_4,
	validArray(5) => fork4_validArray_5,
	validArray(6) => fork4_validArray_6,
	dataOutArray(0) => fork4_dataOutArray_0,
	dataOutArray(1) => fork4_dataOutArray_1,
	dataOutArray(2) => fork4_dataOutArray_2,
	dataOutArray(3) => fork4_dataOutArray_3,
	dataOutArray(4) => fork4_dataOutArray_4,
	dataOutArray(5) => fork4_dataOutArray_5,
	dataOutArray(6) => fork4_dataOutArray_6
);

buffer5: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer5_clk,
	rst => buffer5_rst,
	dataInArray(0) => buffer5_dataInArray_0,
	pValidArray(0) => buffer5_pValidArray_0,
	readyArray(0) => buffer5_readyArray_0,
	nReadyArray(0) => buffer5_nReadyArray_0,
	validArray(0) => buffer5_validArray_0,
	dataOutArray(0) => buffer5_dataOutArray_0
);

buffer22: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => buffer22_clk,
	rst => buffer22_rst,
	dataInArray(0) => buffer22_dataInArray_0,
	pValidArray(0) => buffer22_pValidArray_0,
	readyArray(0) => buffer22_readyArray_0,
	nReadyArray(0) => buffer22_nReadyArray_0,
	validArray(0) => buffer22_validArray_0,
	dataOutArray(0) => buffer22_dataOutArray_0
);

cond_br3: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br3_clk,
	rst => cond_br3_rst,
	dataInArray(0) => cond_br3_dataInArray_0,
	Condition(0) => cond_br3_dataInArray_1,
	pValidArray(0) => cond_br3_pValidArray_0,
	pValidArray(1) => cond_br3_pValidArray_1,
	readyArray(0) => cond_br3_readyArray_0,
	readyArray(1) => cond_br3_readyArray_1,
	nReadyArray(0) => cond_br3_nReadyArray_0,
	nReadyArray(1) => cond_br3_nReadyArray_1,
	validArray(0) => cond_br3_validArray_0,
	validArray(1) => cond_br3_validArray_1,
	dataOutArray(0) => cond_br3_dataOutArray_0,
	dataOutArray(1) => cond_br3_dataOutArray_1
);

buffer29: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer29_clk,
	rst => buffer29_rst,
	dataInArray(0) => buffer29_dataInArray_0,
	pValidArray(0) => buffer29_pValidArray_0,
	readyArray(0) => buffer29_readyArray_0,
	nReadyArray(0) => buffer29_nReadyArray_0,
	validArray(0) => buffer29_validArray_0,
	dataOutArray(0) => buffer29_dataOutArray_0
);

cond_br4: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br4_clk,
	rst => cond_br4_rst,
	dataInArray(0) => cond_br4_dataInArray_0,
	Condition(0) => cond_br4_dataInArray_1,
	pValidArray(0) => cond_br4_pValidArray_0,
	pValidArray(1) => cond_br4_pValidArray_1,
	readyArray(0) => cond_br4_readyArray_0,
	readyArray(1) => cond_br4_readyArray_1,
	nReadyArray(0) => cond_br4_nReadyArray_0,
	nReadyArray(1) => cond_br4_nReadyArray_1,
	validArray(0) => cond_br4_validArray_0,
	validArray(1) => cond_br4_validArray_1,
	dataOutArray(0) => cond_br4_dataOutArray_0,
	dataOutArray(1) => cond_br4_dataOutArray_1
);

buffer20: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer20_clk,
	rst => buffer20_rst,
	dataInArray(0) => buffer20_dataInArray_0,
	pValidArray(0) => buffer20_pValidArray_0,
	readyArray(0) => buffer20_readyArray_0,
	nReadyArray(0) => buffer20_nReadyArray_0,
	validArray(0) => buffer20_validArray_0,
	dataOutArray(0) => buffer20_dataOutArray_0
);

cond_br5: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br5_clk,
	rst => cond_br5_rst,
	dataInArray(0) => cond_br5_dataInArray_0,
	Condition(0) => cond_br5_dataInArray_1,
	pValidArray(0) => cond_br5_pValidArray_0,
	pValidArray(1) => cond_br5_pValidArray_1,
	readyArray(0) => cond_br5_readyArray_0,
	readyArray(1) => cond_br5_readyArray_1,
	nReadyArray(0) => cond_br5_nReadyArray_0,
	nReadyArray(1) => cond_br5_nReadyArray_1,
	validArray(0) => cond_br5_validArray_0,
	validArray(1) => cond_br5_validArray_1,
	dataOutArray(0) => cond_br5_dataOutArray_0,
	dataOutArray(1) => cond_br5_dataOutArray_1
);

cond_br6: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => cond_br6_clk,
	rst => cond_br6_rst,
	dataInArray(0) => cond_br6_dataInArray_0,
	Condition(0) => cond_br6_dataInArray_1,
	pValidArray(0) => cond_br6_pValidArray_0,
	pValidArray(1) => cond_br6_pValidArray_1,
	readyArray(0) => cond_br6_readyArray_0,
	readyArray(1) => cond_br6_readyArray_1,
	nReadyArray(0) => cond_br6_nReadyArray_0,
	nReadyArray(1) => cond_br6_nReadyArray_1,
	validArray(0) => cond_br6_validArray_0,
	validArray(1) => cond_br6_validArray_1,
	dataOutArray(0) => cond_br6_dataOutArray_0,
	dataOutArray(1) => cond_br6_dataOutArray_1
);

buffer1: entity work.TEHB(arch) generic map (1,1,1,1)
port map (
	clk => buffer1_clk,
	rst => buffer1_rst,
	dataInArray(0) => buffer1_dataInArray_0,
	pValidArray(0) => buffer1_pValidArray_0,
	readyArray(0) => buffer1_readyArray_0,
	nReadyArray(0) => buffer1_nReadyArray_0,
	validArray(0) => buffer1_validArray_0,
	dataOutArray(0) => buffer1_dataOutArray_0
);

cond_br7: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => cond_br7_clk,
	rst => cond_br7_rst,
	dataInArray(0) => cond_br7_dataInArray_0,
	Condition(0) => cond_br7_dataInArray_1,
	pValidArray(0) => cond_br7_pValidArray_0,
	pValidArray(1) => cond_br7_pValidArray_1,
	readyArray(0) => cond_br7_readyArray_0,
	readyArray(1) => cond_br7_readyArray_1,
	nReadyArray(0) => cond_br7_nReadyArray_0,
	nReadyArray(1) => cond_br7_nReadyArray_1,
	validArray(0) => cond_br7_validArray_0,
	validArray(1) => cond_br7_validArray_1,
	dataOutArray(0) => cond_br7_dataOutArray_0,
	dataOutArray(1) => cond_br7_dataOutArray_1
);

buffer7: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer7_clk,
	rst => buffer7_rst,
	dataInArray(0) => buffer7_dataInArray_0,
	pValidArray(0) => buffer7_pValidArray_0,
	readyArray(0) => buffer7_readyArray_0,
	nReadyArray(0) => buffer7_nReadyArray_0,
	validArray(0) => buffer7_validArray_0,
	dataOutArray(0) => buffer7_dataOutArray_0
);

buffer15: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => buffer15_clk,
	rst => buffer15_rst,
	dataInArray(0) => buffer15_dataInArray_0,
	pValidArray(0) => buffer15_pValidArray_0,
	readyArray(0) => buffer15_readyArray_0,
	nReadyArray(0) => buffer15_nReadyArray_0,
	validArray(0) => buffer15_validArray_0,
	dataOutArray(0) => buffer15_dataOutArray_0
);

cond_br10: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br10_clk,
	rst => cond_br10_rst,
	dataInArray(0) => cond_br10_dataInArray_0,
	Condition(0) => cond_br10_dataInArray_1,
	pValidArray(0) => cond_br10_pValidArray_0,
	pValidArray(1) => cond_br10_pValidArray_1,
	readyArray(0) => cond_br10_readyArray_0,
	readyArray(1) => cond_br10_readyArray_1,
	nReadyArray(0) => cond_br10_nReadyArray_0,
	nReadyArray(1) => cond_br10_nReadyArray_1,
	validArray(0) => cond_br10_validArray_0,
	validArray(1) => cond_br10_validArray_1,
	dataOutArray(0) => cond_br10_dataOutArray_0,
	dataOutArray(1) => cond_br10_dataOutArray_1
);

sink0: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink0_clk,
	rst => sink0_rst,
	dataInArray(0) => sink0_dataInArray_0,
	pValidArray(0) => sink0_pValidArray_0,
	readyArray(0) => sink0_readyArray_0
);

buffer27: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => buffer27_clk,
	rst => buffer27_rst,
	dataInArray(0) => buffer27_dataInArray_0,
	pValidArray(0) => buffer27_pValidArray_0,
	readyArray(0) => buffer27_readyArray_0,
	nReadyArray(0) => buffer27_nReadyArray_0,
	validArray(0) => buffer27_validArray_0,
	dataOutArray(0) => buffer27_dataOutArray_0
);

fork5: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork5_clk,
	rst => fork5_rst,
	dataInArray(0) => fork5_dataInArray_0,
	pValidArray(0) => fork5_pValidArray_0,
	readyArray(0) => fork5_readyArray_0,
	nReadyArray(0) => fork5_nReadyArray_0,
	nReadyArray(1) => fork5_nReadyArray_1,
	validArray(0) => fork5_validArray_0,
	validArray(1) => fork5_validArray_1,
	dataOutArray(0) => fork5_dataOutArray_0,
	dataOutArray(1) => fork5_dataOutArray_1
);

source2: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source2_clk,
	rst => source2_rst,
	nReadyArray(0) => source2_nReadyArray_0,
	validArray(0) => source2_validArray_0,
	dataOutArray(0) => source2_dataOutArray_0
);

constant10: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => constant10_clk,
	rst => constant10_rst,
	dataInArray(0) => constant10_dataInArray_0,
	pValidArray(0) => constant10_pValidArray_0,
	readyArray(0) => constant10_readyArray_0,
	nReadyArray(0) => constant10_nReadyArray_0,
	validArray(0) => constant10_validArray_0,
	dataOutArray(0) => constant10_dataOutArray_0
);

extsi3: entity work.sext_op(arch) generic map (1,1,2,32)
port map (
	clk => extsi3_clk,
	rst => extsi3_rst,
	dataInArray(0) => extsi3_dataInArray_0,
	pValidArray(0) => extsi3_pValidArray_0,
	readyArray(0) => extsi3_readyArray_0,
	nReadyArray(0) => extsi3_nReadyArray_0,
	validArray(0) => extsi3_validArray_0,
	dataOutArray(0) => extsi3_dataOutArray_0
);

fork6: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork6_clk,
	rst => fork6_rst,
	dataInArray(0) => fork6_dataInArray_0,
	pValidArray(0) => fork6_pValidArray_0,
	readyArray(0) => fork6_readyArray_0,
	nReadyArray(0) => fork6_nReadyArray_0,
	nReadyArray(1) => fork6_nReadyArray_1,
	nReadyArray(2) => fork6_nReadyArray_2,
	validArray(0) => fork6_validArray_0,
	validArray(1) => fork6_validArray_1,
	validArray(2) => fork6_validArray_2,
	dataOutArray(0) => fork6_dataOutArray_0,
	dataOutArray(1) => fork6_dataOutArray_1,
	dataOutArray(2) => fork6_dataOutArray_2
);

buffer17: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer17_clk,
	rst => buffer17_rst,
	dataInArray(0) => buffer17_dataInArray_0,
	pValidArray(0) => buffer17_pValidArray_0,
	readyArray(0) => buffer17_readyArray_0,
	nReadyArray(0) => buffer17_nReadyArray_0,
	validArray(0) => buffer17_validArray_0,
	dataOutArray(0) => buffer17_dataOutArray_0
);

shrsi0: entity work.ashr_op(arch) generic map (2,1,32,32)
port map (
	clk => shrsi0_clk,
	rst => shrsi0_rst,
	dataInArray(0) => shrsi0_dataInArray_0,
	dataInArray(1) => shrsi0_dataInArray_1,
	pValidArray(0) => shrsi0_pValidArray_0,
	pValidArray(1) => shrsi0_pValidArray_1,
	readyArray(0) => shrsi0_readyArray_0,
	readyArray(1) => shrsi0_readyArray_1,
	nReadyArray(0) => shrsi0_nReadyArray_0,
	validArray(0) => shrsi0_validArray_0,
	dataOutArray(0) => shrsi0_dataOutArray_0
);

buffer26: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer26_clk,
	rst => buffer26_rst,
	dataInArray(0) => buffer26_dataInArray_0,
	pValidArray(0) => buffer26_pValidArray_0,
	readyArray(0) => buffer26_readyArray_0,
	nReadyArray(0) => buffer26_nReadyArray_0,
	validArray(0) => buffer26_validArray_0,
	dataOutArray(0) => buffer26_dataOutArray_0
);

shrsi1: entity work.ashr_op(arch) generic map (2,1,32,32)
port map (
	clk => shrsi1_clk,
	rst => shrsi1_rst,
	dataInArray(0) => shrsi1_dataInArray_0,
	dataInArray(1) => shrsi1_dataInArray_1,
	pValidArray(0) => shrsi1_pValidArray_0,
	pValidArray(1) => shrsi1_pValidArray_1,
	readyArray(0) => shrsi1_readyArray_0,
	readyArray(1) => shrsi1_readyArray_1,
	nReadyArray(0) => shrsi1_nReadyArray_0,
	validArray(0) => shrsi1_validArray_0,
	dataOutArray(0) => shrsi1_dataOutArray_0
);

addi0: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => addi0_clk,
	rst => addi0_rst,
	dataInArray(0) => addi0_dataInArray_0,
	dataInArray(1) => addi0_dataInArray_1,
	pValidArray(0) => addi0_pValidArray_0,
	pValidArray(1) => addi0_pValidArray_1,
	readyArray(0) => addi0_readyArray_0,
	readyArray(1) => addi0_readyArray_1,
	nReadyArray(0) => addi0_nReadyArray_0,
	validArray(0) => addi0_validArray_0,
	dataOutArray(0) => addi0_dataOutArray_0
);

constant11: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => constant11_clk,
	rst => constant11_rst,
	dataInArray(0) => constant11_dataInArray_0,
	pValidArray(0) => constant11_pValidArray_0,
	readyArray(0) => constant11_readyArray_0,
	nReadyArray(0) => constant11_nReadyArray_0,
	validArray(0) => constant11_validArray_0,
	dataOutArray(0) => constant11_dataOutArray_0
);

buffer9: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer9_clk,
	rst => buffer9_rst,
	dataInArray(0) => buffer9_dataInArray_0,
	pValidArray(0) => buffer9_pValidArray_0,
	readyArray(0) => buffer9_readyArray_0,
	nReadyArray(0) => buffer9_nReadyArray_0,
	validArray(0) => buffer9_validArray_0,
	dataOutArray(0) => buffer9_dataOutArray_0
);

extsi9: entity work.sext_op(arch) generic map (1,1,1,32)
port map (
	clk => extsi9_clk,
	rst => extsi9_rst,
	dataInArray(0) => extsi9_dataInArray_0,
	pValidArray(0) => extsi9_pValidArray_0,
	readyArray(0) => extsi9_readyArray_0,
	nReadyArray(0) => extsi9_nReadyArray_0,
	validArray(0) => extsi9_validArray_0,
	dataOutArray(0) => extsi9_dataOutArray_0
);

mux3: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => mux3_clk,
	rst => mux3_rst,
	Condition(0) => mux3_dataInArray_0,
	dataInArray(0) => mux3_dataInArray_1,
	dataInArray(1) => mux3_dataInArray_2,
	pValidArray(0) => mux3_pValidArray_0,
	pValidArray(1) => mux3_pValidArray_1,
	pValidArray(2) => mux3_pValidArray_2,
	readyArray(0) => mux3_readyArray_0,
	readyArray(1) => mux3_readyArray_1,
	readyArray(2) => mux3_readyArray_2,
	nReadyArray(0) => mux3_nReadyArray_0,
	validArray(0) => mux3_validArray_0,
	dataOutArray(0) => mux3_dataOutArray_0
);

buffer0: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer0_clk,
	rst => buffer0_rst,
	dataInArray(0) => buffer0_dataInArray_0,
	pValidArray(0) => buffer0_pValidArray_0,
	readyArray(0) => buffer0_readyArray_0,
	nReadyArray(0) => buffer0_nReadyArray_0,
	validArray(0) => buffer0_validArray_0,
	dataOutArray(0) => buffer0_dataOutArray_0
);

buffer6: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer6_clk,
	rst => buffer6_rst,
	dataInArray(0) => buffer6_dataInArray_0,
	pValidArray(0) => buffer6_pValidArray_0,
	readyArray(0) => buffer6_readyArray_0,
	nReadyArray(0) => buffer6_nReadyArray_0,
	validArray(0) => buffer6_validArray_0,
	dataOutArray(0) => buffer6_dataOutArray_0
);

mux4: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => mux4_clk,
	rst => mux4_rst,
	Condition(0) => mux4_dataInArray_0,
	dataInArray(0) => mux4_dataInArray_1,
	dataInArray(1) => mux4_dataInArray_2,
	pValidArray(0) => mux4_pValidArray_0,
	pValidArray(1) => mux4_pValidArray_1,
	pValidArray(2) => mux4_pValidArray_2,
	readyArray(0) => mux4_readyArray_0,
	readyArray(1) => mux4_readyArray_1,
	readyArray(2) => mux4_readyArray_2,
	nReadyArray(0) => mux4_nReadyArray_0,
	validArray(0) => mux4_validArray_0,
	dataOutArray(0) => mux4_dataOutArray_0
);

buffer24: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer24_clk,
	rst => buffer24_rst,
	dataInArray(0) => buffer24_dataInArray_0,
	pValidArray(0) => buffer24_pValidArray_0,
	readyArray(0) => buffer24_readyArray_0,
	nReadyArray(0) => buffer24_nReadyArray_0,
	validArray(0) => buffer24_validArray_0,
	dataOutArray(0) => buffer24_dataOutArray_0
);

mux5: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => mux5_clk,
	rst => mux5_rst,
	Condition(0) => mux5_dataInArray_0,
	dataInArray(0) => mux5_dataInArray_1,
	dataInArray(1) => mux5_dataInArray_2,
	pValidArray(0) => mux5_pValidArray_0,
	pValidArray(1) => mux5_pValidArray_1,
	pValidArray(2) => mux5_pValidArray_2,
	readyArray(0) => mux5_readyArray_0,
	readyArray(1) => mux5_readyArray_1,
	readyArray(2) => mux5_readyArray_2,
	nReadyArray(0) => mux5_nReadyArray_0,
	validArray(0) => mux5_validArray_0,
	dataOutArray(0) => mux5_dataOutArray_0
);

buffer4: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer4_clk,
	rst => buffer4_rst,
	dataInArray(0) => buffer4_dataInArray_0,
	pValidArray(0) => buffer4_pValidArray_0,
	readyArray(0) => buffer4_readyArray_0,
	nReadyArray(0) => buffer4_nReadyArray_0,
	validArray(0) => buffer4_validArray_0,
	dataOutArray(0) => buffer4_dataOutArray_0
);

mux6: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => mux6_clk,
	rst => mux6_rst,
	Condition(0) => mux6_dataInArray_0,
	dataInArray(0) => mux6_dataInArray_1,
	dataInArray(1) => mux6_dataInArray_2,
	pValidArray(0) => mux6_pValidArray_0,
	pValidArray(1) => mux6_pValidArray_1,
	pValidArray(2) => mux6_pValidArray_2,
	readyArray(0) => mux6_readyArray_0,
	readyArray(1) => mux6_readyArray_1,
	readyArray(2) => mux6_readyArray_2,
	nReadyArray(0) => mux6_nReadyArray_0,
	validArray(0) => mux6_validArray_0,
	dataOutArray(0) => mux6_dataOutArray_0
);

buffer11: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => buffer11_clk,
	rst => buffer11_rst,
	dataInArray(0) => buffer11_dataInArray_0,
	pValidArray(0) => buffer11_pValidArray_0,
	readyArray(0) => buffer11_readyArray_0,
	nReadyArray(0) => buffer11_nReadyArray_0,
	validArray(0) => buffer11_validArray_0,
	dataOutArray(0) => buffer11_dataOutArray_0
);

buffer18: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => buffer18_clk,
	rst => buffer18_rst,
	dataInArray(0) => buffer18_dataInArray_0,
	pValidArray(0) => buffer18_pValidArray_0,
	readyArray(0) => buffer18_readyArray_0,
	nReadyArray(0) => buffer18_nReadyArray_0,
	validArray(0) => buffer18_validArray_0,
	dataOutArray(0) => buffer18_dataOutArray_0
);

mux7: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => mux7_clk,
	rst => mux7_rst,
	Condition(0) => mux7_dataInArray_0,
	dataInArray(0) => mux7_dataInArray_1,
	dataInArray(1) => mux7_dataInArray_2,
	pValidArray(0) => mux7_pValidArray_0,
	pValidArray(1) => mux7_pValidArray_1,
	pValidArray(2) => mux7_pValidArray_2,
	readyArray(0) => mux7_readyArray_0,
	readyArray(1) => mux7_readyArray_1,
	readyArray(2) => mux7_readyArray_2,
	nReadyArray(0) => mux7_nReadyArray_0,
	validArray(0) => mux7_validArray_0,
	dataOutArray(0) => mux7_dataOutArray_0
);

fork7: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork7_clk,
	rst => fork7_rst,
	dataInArray(0) => fork7_dataInArray_0,
	pValidArray(0) => fork7_pValidArray_0,
	readyArray(0) => fork7_readyArray_0,
	nReadyArray(0) => fork7_nReadyArray_0,
	nReadyArray(1) => fork7_nReadyArray_1,
	nReadyArray(2) => fork7_nReadyArray_2,
	nReadyArray(3) => fork7_nReadyArray_3,
	nReadyArray(4) => fork7_nReadyArray_4,
	validArray(0) => fork7_validArray_0,
	validArray(1) => fork7_validArray_1,
	validArray(2) => fork7_validArray_2,
	validArray(3) => fork7_validArray_3,
	validArray(4) => fork7_validArray_4,
	dataOutArray(0) => fork7_dataOutArray_0,
	dataOutArray(1) => fork7_dataOutArray_1,
	dataOutArray(2) => fork7_dataOutArray_2,
	dataOutArray(3) => fork7_dataOutArray_3,
	dataOutArray(4) => fork7_dataOutArray_4
);

buffer10: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => buffer10_clk,
	rst => buffer10_rst,
	dataInArray(0) => buffer10_dataInArray_0,
	pValidArray(0) => buffer10_pValidArray_0,
	readyArray(0) => buffer10_readyArray_0,
	nReadyArray(0) => buffer10_nReadyArray_0,
	validArray(0) => buffer10_validArray_0,
	dataOutArray(0) => buffer10_dataOutArray_0
);

control_merge1: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => control_merge1_clk,
	rst => control_merge1_rst,
	dataInArray(0) => control_merge1_dataInArray_0,
	dataInArray(1) => control_merge1_dataInArray_1,
	pValidArray(0) => control_merge1_pValidArray_0,
	pValidArray(1) => control_merge1_pValidArray_1,
	readyArray(0) => control_merge1_readyArray_0,
	readyArray(1) => control_merge1_readyArray_1,
	nReadyArray(0) => control_merge1_nReadyArray_0,
	nReadyArray(1) => control_merge1_nReadyArray_1,
	validArray(0) => control_merge1_validArray_0,
	validArray(1) => control_merge1_validArray_1,
	dataOutArray(0) => control_merge1_dataOutArray_0,
	Condition(0) => control_merge1_dataOutArray_1
);

fork8: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork8_clk,
	rst => fork8_rst,
	dataInArray(0) => fork8_dataInArray_0,
	pValidArray(0) => fork8_pValidArray_0,
	readyArray(0) => fork8_readyArray_0,
	nReadyArray(0) => fork8_nReadyArray_0,
	nReadyArray(1) => fork8_nReadyArray_1,
	nReadyArray(2) => fork8_nReadyArray_2,
	nReadyArray(3) => fork8_nReadyArray_3,
	nReadyArray(4) => fork8_nReadyArray_4,
	validArray(0) => fork8_validArray_0,
	validArray(1) => fork8_validArray_1,
	validArray(2) => fork8_validArray_2,
	validArray(3) => fork8_validArray_3,
	validArray(4) => fork8_validArray_4,
	dataOutArray(0) => fork8_dataOutArray_0,
	dataOutArray(1) => fork8_dataOutArray_1,
	dataOutArray(2) => fork8_dataOutArray_2,
	dataOutArray(3) => fork8_dataOutArray_3,
	dataOutArray(4) => fork8_dataOutArray_4
);

cond_br14: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br14_clk,
	rst => cond_br14_rst,
	dataInArray(0) => cond_br14_dataInArray_0,
	Condition(0) => cond_br14_dataInArray_1,
	pValidArray(0) => cond_br14_pValidArray_0,
	pValidArray(1) => cond_br14_pValidArray_1,
	readyArray(0) => cond_br14_readyArray_0,
	readyArray(1) => cond_br14_readyArray_1,
	nReadyArray(0) => cond_br14_nReadyArray_0,
	nReadyArray(1) => cond_br14_nReadyArray_1,
	validArray(0) => cond_br14_validArray_0,
	validArray(1) => cond_br14_validArray_1,
	dataOutArray(0) => cond_br14_dataOutArray_0,
	dataOutArray(1) => cond_br14_dataOutArray_1
);

cond_br15: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br15_clk,
	rst => cond_br15_rst,
	dataInArray(0) => cond_br15_dataInArray_0,
	Condition(0) => cond_br15_dataInArray_1,
	pValidArray(0) => cond_br15_pValidArray_0,
	pValidArray(1) => cond_br15_pValidArray_1,
	readyArray(0) => cond_br15_readyArray_0,
	readyArray(1) => cond_br15_readyArray_1,
	nReadyArray(0) => cond_br15_nReadyArray_0,
	nReadyArray(1) => cond_br15_nReadyArray_1,
	validArray(0) => cond_br15_validArray_0,
	validArray(1) => cond_br15_validArray_1,
	dataOutArray(0) => cond_br15_dataOutArray_0,
	dataOutArray(1) => cond_br15_dataOutArray_1
);

sink1: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink1_clk,
	rst => sink1_rst,
	dataInArray(0) => sink1_dataInArray_0,
	pValidArray(0) => sink1_pValidArray_0,
	readyArray(0) => sink1_readyArray_0
);

cond_br16: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br16_clk,
	rst => cond_br16_rst,
	dataInArray(0) => cond_br16_dataInArray_0,
	Condition(0) => cond_br16_dataInArray_1,
	pValidArray(0) => cond_br16_pValidArray_0,
	pValidArray(1) => cond_br16_pValidArray_1,
	readyArray(0) => cond_br16_readyArray_0,
	readyArray(1) => cond_br16_readyArray_1,
	nReadyArray(0) => cond_br16_nReadyArray_0,
	nReadyArray(1) => cond_br16_nReadyArray_1,
	validArray(0) => cond_br16_validArray_0,
	validArray(1) => cond_br16_validArray_1,
	dataOutArray(0) => cond_br16_dataOutArray_0,
	dataOutArray(1) => cond_br16_dataOutArray_1
);

sink2: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink2_clk,
	rst => sink2_rst,
	dataInArray(0) => sink2_dataInArray_0,
	pValidArray(0) => sink2_pValidArray_0,
	readyArray(0) => sink2_readyArray_0
);

cond_br17: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => cond_br17_clk,
	rst => cond_br17_rst,
	dataInArray(0) => cond_br17_dataInArray_0,
	Condition(0) => cond_br17_dataInArray_1,
	pValidArray(0) => cond_br17_pValidArray_0,
	pValidArray(1) => cond_br17_pValidArray_1,
	readyArray(0) => cond_br17_readyArray_0,
	readyArray(1) => cond_br17_readyArray_1,
	nReadyArray(0) => cond_br17_nReadyArray_0,
	nReadyArray(1) => cond_br17_nReadyArray_1,
	validArray(0) => cond_br17_validArray_0,
	validArray(1) => cond_br17_validArray_1,
	dataOutArray(0) => cond_br17_dataOutArray_0,
	dataOutArray(1) => cond_br17_dataOutArray_1
);

cond_br18: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br18_clk,
	rst => cond_br18_rst,
	dataInArray(0) => cond_br18_dataInArray_0,
	Condition(0) => cond_br18_dataInArray_1,
	pValidArray(0) => cond_br18_pValidArray_0,
	pValidArray(1) => cond_br18_pValidArray_1,
	readyArray(0) => cond_br18_readyArray_0,
	readyArray(1) => cond_br18_readyArray_1,
	nReadyArray(0) => cond_br18_nReadyArray_0,
	nReadyArray(1) => cond_br18_nReadyArray_1,
	validArray(0) => cond_br18_validArray_0,
	validArray(1) => cond_br18_validArray_1,
	dataOutArray(0) => cond_br18_dataOutArray_0,
	dataOutArray(1) => cond_br18_dataOutArray_1
);

sink3: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink3_clk,
	rst => sink3_rst,
	dataInArray(0) => sink3_dataInArray_0,
	pValidArray(0) => sink3_pValidArray_0,
	readyArray(0) => sink3_readyArray_0
);

buffer13: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer13_clk,
	rst => buffer13_rst,
	dataInArray(0) => buffer13_dataInArray_0,
	pValidArray(0) => buffer13_pValidArray_0,
	readyArray(0) => buffer13_readyArray_0,
	nReadyArray(0) => buffer13_nReadyArray_0,
	validArray(0) => buffer13_validArray_0,
	dataOutArray(0) => buffer13_dataOutArray_0
);

mux8: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => mux8_clk,
	rst => mux8_rst,
	Condition(0) => mux8_dataInArray_0,
	dataInArray(0) => mux8_dataInArray_1,
	dataInArray(1) => mux8_dataInArray_2,
	pValidArray(0) => mux8_pValidArray_0,
	pValidArray(1) => mux8_pValidArray_1,
	pValidArray(2) => mux8_pValidArray_2,
	readyArray(0) => mux8_readyArray_0,
	readyArray(1) => mux8_readyArray_1,
	readyArray(2) => mux8_readyArray_2,
	nReadyArray(0) => mux8_nReadyArray_0,
	validArray(0) => mux8_validArray_0,
	dataOutArray(0) => mux8_dataOutArray_0
);

buffer3: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer3_clk,
	rst => buffer3_rst,
	dataInArray(0) => buffer3_dataInArray_0,
	pValidArray(0) => buffer3_pValidArray_0,
	readyArray(0) => buffer3_readyArray_0,
	nReadyArray(0) => buffer3_nReadyArray_0,
	validArray(0) => buffer3_validArray_0,
	dataOutArray(0) => buffer3_dataOutArray_0
);

fork9: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork9_clk,
	rst => fork9_rst,
	dataInArray(0) => fork9_dataInArray_0,
	pValidArray(0) => fork9_pValidArray_0,
	readyArray(0) => fork9_readyArray_0,
	nReadyArray(0) => fork9_nReadyArray_0,
	nReadyArray(1) => fork9_nReadyArray_1,
	validArray(0) => fork9_validArray_0,
	validArray(1) => fork9_validArray_1,
	dataOutArray(0) => fork9_dataOutArray_0,
	dataOutArray(1) => fork9_dataOutArray_1
);

trunci0: entity work.trunc_op(arch) generic map (1,1,32,2)
port map (
	clk => trunci0_clk,
	rst => trunci0_rst,
	dataInArray(0) => trunci0_dataInArray_0,
	pValidArray(0) => trunci0_pValidArray_0,
	readyArray(0) => trunci0_readyArray_0,
	nReadyArray(0) => trunci0_nReadyArray_0,
	validArray(0) => trunci0_validArray_0,
	dataOutArray(0) => trunci0_dataOutArray_0
);

mux9: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => mux9_clk,
	rst => mux9_rst,
	Condition(0) => mux9_dataInArray_0,
	dataInArray(0) => mux9_dataInArray_1,
	dataInArray(1) => mux9_dataInArray_2,
	pValidArray(0) => mux9_pValidArray_0,
	pValidArray(1) => mux9_pValidArray_1,
	pValidArray(2) => mux9_pValidArray_2,
	readyArray(0) => mux9_readyArray_0,
	readyArray(1) => mux9_readyArray_1,
	readyArray(2) => mux9_readyArray_2,
	nReadyArray(0) => mux9_nReadyArray_0,
	validArray(0) => mux9_validArray_0,
	dataOutArray(0) => mux9_dataOutArray_0
);

buffer2: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => buffer2_clk,
	rst => buffer2_rst,
	dataInArray(0) => buffer2_dataInArray_0,
	pValidArray(0) => buffer2_pValidArray_0,
	readyArray(0) => buffer2_readyArray_0,
	nReadyArray(0) => buffer2_nReadyArray_0,
	validArray(0) => buffer2_validArray_0,
	dataOutArray(0) => buffer2_dataOutArray_0
);

control_merge2: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => control_merge2_clk,
	rst => control_merge2_rst,
	dataInArray(0) => control_merge2_dataInArray_0,
	dataInArray(1) => control_merge2_dataInArray_1,
	pValidArray(0) => control_merge2_pValidArray_0,
	pValidArray(1) => control_merge2_pValidArray_1,
	readyArray(0) => control_merge2_readyArray_0,
	readyArray(1) => control_merge2_readyArray_1,
	nReadyArray(0) => control_merge2_nReadyArray_0,
	nReadyArray(1) => control_merge2_nReadyArray_1,
	validArray(0) => control_merge2_validArray_0,
	validArray(1) => control_merge2_validArray_1,
	dataOutArray(0) => control_merge2_dataOutArray_0,
	Condition(0) => control_merge2_dataOutArray_1
);

fork10: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork10_clk,
	rst => fork10_rst,
	dataInArray(0) => fork10_dataInArray_0,
	pValidArray(0) => fork10_pValidArray_0,
	readyArray(0) => fork10_readyArray_0,
	nReadyArray(0) => fork10_nReadyArray_0,
	nReadyArray(1) => fork10_nReadyArray_1,
	validArray(0) => fork10_validArray_0,
	validArray(1) => fork10_validArray_1,
	dataOutArray(0) => fork10_dataOutArray_0,
	dataOutArray(1) => fork10_dataOutArray_1
);

source3: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source3_clk,
	rst => source3_rst,
	nReadyArray(0) => source3_nReadyArray_0,
	validArray(0) => source3_validArray_0,
	dataOutArray(0) => source3_dataOutArray_0
);

constant12: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => constant12_clk,
	rst => constant12_rst,
	dataInArray(0) => constant12_dataInArray_0,
	pValidArray(0) => constant12_pValidArray_0,
	readyArray(0) => constant12_readyArray_0,
	nReadyArray(0) => constant12_nReadyArray_0,
	validArray(0) => constant12_validArray_0,
	dataOutArray(0) => constant12_dataOutArray_0
);

source4: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source4_clk,
	rst => source4_rst,
	nReadyArray(0) => source4_nReadyArray_0,
	validArray(0) => source4_validArray_0,
	dataOutArray(0) => source4_dataOutArray_0
);

constant13: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => constant13_clk,
	rst => constant13_rst,
	dataInArray(0) => constant13_dataInArray_0,
	pValidArray(0) => constant13_pValidArray_0,
	readyArray(0) => constant13_readyArray_0,
	nReadyArray(0) => constant13_nReadyArray_0,
	validArray(0) => constant13_validArray_0,
	dataOutArray(0) => constant13_dataOutArray_0
);

extsi10: entity work.sext_op(arch) generic map (1,1,1,2)
port map (
	clk => extsi10_clk,
	rst => extsi10_rst,
	dataInArray(0) => extsi10_dataInArray_0,
	pValidArray(0) => extsi10_pValidArray_0,
	readyArray(0) => extsi10_readyArray_0,
	nReadyArray(0) => extsi10_nReadyArray_0,
	validArray(0) => extsi10_validArray_0,
	dataOutArray(0) => extsi10_dataOutArray_0
);

andi2: entity work.and_op(arch) generic map (2,1,2,2)
port map (
	clk => andi2_clk,
	rst => andi2_rst,
	dataInArray(0) => andi2_dataInArray_0,
	dataInArray(1) => andi2_dataInArray_1,
	pValidArray(0) => andi2_pValidArray_0,
	pValidArray(1) => andi2_pValidArray_1,
	readyArray(0) => andi2_readyArray_0,
	readyArray(1) => andi2_readyArray_1,
	nReadyArray(0) => andi2_nReadyArray_0,
	validArray(0) => andi2_validArray_0,
	dataOutArray(0) => andi2_dataOutArray_0
);

cmpi1: entity work.icmp_eq_op(arch) generic map (2,1,2,1)
port map (
	clk => cmpi1_clk,
	rst => cmpi1_rst,
	dataInArray(0) => cmpi1_dataInArray_0,
	dataInArray(1) => cmpi1_dataInArray_1,
	pValidArray(0) => cmpi1_pValidArray_0,
	pValidArray(1) => cmpi1_pValidArray_1,
	readyArray(0) => cmpi1_readyArray_0,
	readyArray(1) => cmpi1_readyArray_1,
	nReadyArray(0) => cmpi1_nReadyArray_0,
	validArray(0) => cmpi1_validArray_0,
	dataOutArray(0) => cmpi1_dataOutArray_0
);

buffer23: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => buffer23_clk,
	rst => buffer23_rst,
	dataInArray(0) => buffer23_dataInArray_0,
	pValidArray(0) => buffer23_pValidArray_0,
	readyArray(0) => buffer23_readyArray_0,
	nReadyArray(0) => buffer23_nReadyArray_0,
	validArray(0) => buffer23_validArray_0,
	dataOutArray(0) => buffer23_dataOutArray_0
);

fork11: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork11_clk,
	rst => fork11_rst,
	dataInArray(0) => fork11_dataInArray_0,
	pValidArray(0) => fork11_pValidArray_0,
	readyArray(0) => fork11_readyArray_0,
	nReadyArray(0) => fork11_nReadyArray_0,
	nReadyArray(1) => fork11_nReadyArray_1,
	nReadyArray(2) => fork11_nReadyArray_2,
	validArray(0) => fork11_validArray_0,
	validArray(1) => fork11_validArray_1,
	validArray(2) => fork11_validArray_2,
	dataOutArray(0) => fork11_dataOutArray_0,
	dataOutArray(1) => fork11_dataOutArray_1,
	dataOutArray(2) => fork11_dataOutArray_2
);

cond_br21: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br21_clk,
	rst => cond_br21_rst,
	dataInArray(0) => cond_br21_dataInArray_0,
	Condition(0) => cond_br21_dataInArray_1,
	pValidArray(0) => cond_br21_pValidArray_0,
	pValidArray(1) => cond_br21_pValidArray_1,
	readyArray(0) => cond_br21_readyArray_0,
	readyArray(1) => cond_br21_readyArray_1,
	nReadyArray(0) => cond_br21_nReadyArray_0,
	nReadyArray(1) => cond_br21_nReadyArray_1,
	validArray(0) => cond_br21_validArray_0,
	validArray(1) => cond_br21_validArray_1,
	dataOutArray(0) => cond_br21_dataOutArray_0,
	dataOutArray(1) => cond_br21_dataOutArray_1
);

buffer25: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer25_clk,
	rst => buffer25_rst,
	dataInArray(0) => buffer25_dataInArray_0,
	pValidArray(0) => buffer25_pValidArray_0,
	readyArray(0) => buffer25_readyArray_0,
	nReadyArray(0) => buffer25_nReadyArray_0,
	validArray(0) => buffer25_validArray_0,
	dataOutArray(0) => buffer25_dataOutArray_0
);

cond_br22: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br22_clk,
	rst => cond_br22_rst,
	dataInArray(0) => cond_br22_dataInArray_0,
	Condition(0) => cond_br22_dataInArray_1,
	pValidArray(0) => cond_br22_pValidArray_0,
	pValidArray(1) => cond_br22_pValidArray_1,
	readyArray(0) => cond_br22_readyArray_0,
	readyArray(1) => cond_br22_readyArray_1,
	nReadyArray(0) => cond_br22_nReadyArray_0,
	nReadyArray(1) => cond_br22_nReadyArray_1,
	validArray(0) => cond_br22_validArray_0,
	validArray(1) => cond_br22_validArray_1,
	dataOutArray(0) => cond_br22_dataOutArray_0,
	dataOutArray(1) => cond_br22_dataOutArray_1
);

cond_br23: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => cond_br23_clk,
	rst => cond_br23_rst,
	dataInArray(0) => cond_br23_dataInArray_0,
	Condition(0) => cond_br23_dataInArray_1,
	pValidArray(0) => cond_br23_pValidArray_0,
	pValidArray(1) => cond_br23_pValidArray_1,
	readyArray(0) => cond_br23_readyArray_0,
	readyArray(1) => cond_br23_readyArray_1,
	nReadyArray(0) => cond_br23_nReadyArray_0,
	nReadyArray(1) => cond_br23_nReadyArray_1,
	validArray(0) => cond_br23_validArray_0,
	validArray(1) => cond_br23_validArray_1,
	dataOutArray(0) => cond_br23_dataOutArray_0,
	dataOutArray(1) => cond_br23_dataOutArray_1
);

sink4: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink4_clk,
	rst => sink4_rst,
	dataInArray(0) => sink4_dataInArray_0,
	pValidArray(0) => sink4_pValidArray_0,
	readyArray(0) => sink4_readyArray_0
);

source5: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source5_clk,
	rst => source5_rst,
	nReadyArray(0) => source5_nReadyArray_0,
	validArray(0) => source5_validArray_0,
	dataOutArray(0) => source5_dataOutArray_0
);

constant14: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => constant14_clk,
	rst => constant14_rst,
	dataInArray(0) => constant14_dataInArray_0,
	pValidArray(0) => constant14_pValidArray_0,
	readyArray(0) => constant14_readyArray_0,
	nReadyArray(0) => constant14_nReadyArray_0,
	validArray(0) => constant14_validArray_0,
	dataOutArray(0) => constant14_dataOutArray_0
);

extsi7: entity work.sext_op(arch) generic map (1,1,2,32)
port map (
	clk => extsi7_clk,
	rst => extsi7_rst,
	dataInArray(0) => extsi7_dataInArray_0,
	pValidArray(0) => extsi7_pValidArray_0,
	readyArray(0) => extsi7_readyArray_0,
	nReadyArray(0) => extsi7_nReadyArray_0,
	validArray(0) => extsi7_validArray_0,
	dataOutArray(0) => extsi7_dataOutArray_0
);

buffer14: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer14_clk,
	rst => buffer14_rst,
	dataInArray(0) => buffer14_dataInArray_0,
	pValidArray(0) => buffer14_pValidArray_0,
	readyArray(0) => buffer14_readyArray_0,
	nReadyArray(0) => buffer14_nReadyArray_0,
	validArray(0) => buffer14_validArray_0,
	dataOutArray(0) => buffer14_dataOutArray_0
);

shrsi2: entity work.ashr_op(arch) generic map (2,1,32,32)
port map (
	clk => shrsi2_clk,
	rst => shrsi2_rst,
	dataInArray(0) => shrsi2_dataInArray_0,
	dataInArray(1) => shrsi2_dataInArray_1,
	pValidArray(0) => shrsi2_pValidArray_0,
	pValidArray(1) => shrsi2_pValidArray_1,
	readyArray(0) => shrsi2_readyArray_0,
	readyArray(1) => shrsi2_readyArray_1,
	nReadyArray(0) => shrsi2_nReadyArray_0,
	validArray(0) => shrsi2_validArray_0,
	dataOutArray(0) => shrsi2_dataOutArray_0
);

buffer12: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer12_clk,
	rst => buffer12_rst,
	dataInArray(0) => buffer12_dataInArray_0,
	pValidArray(0) => buffer12_pValidArray_0,
	readyArray(0) => buffer12_readyArray_0,
	nReadyArray(0) => buffer12_nReadyArray_0,
	validArray(0) => buffer12_validArray_0,
	dataOutArray(0) => buffer12_dataOutArray_0
);

buffer19: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer19_clk,
	rst => buffer19_rst,
	dataInArray(0) => buffer19_dataInArray_0,
	pValidArray(0) => buffer19_pValidArray_0,
	readyArray(0) => buffer19_readyArray_0,
	nReadyArray(0) => buffer19_nReadyArray_0,
	validArray(0) => buffer19_validArray_0,
	dataOutArray(0) => buffer19_dataOutArray_0
);

shli0: entity work.shl_op(arch) generic map (2,1,32,32)
port map (
	clk => shli0_clk,
	rst => shli0_rst,
	dataInArray(0) => shli0_dataInArray_0,
	dataInArray(1) => shli0_dataInArray_1,
	pValidArray(0) => shli0_pValidArray_0,
	pValidArray(1) => shli0_pValidArray_1,
	readyArray(0) => shli0_readyArray_0,
	readyArray(1) => shli0_readyArray_1,
	nReadyArray(0) => shli0_nReadyArray_0,
	validArray(0) => shli0_validArray_0,
	dataOutArray(0) => shli0_dataOutArray_0
);

buffer21: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer21_clk,
	rst => buffer21_rst,
	dataInArray(0) => buffer21_dataInArray_0,
	pValidArray(0) => buffer21_pValidArray_0,
	readyArray(0) => buffer21_readyArray_0,
	nReadyArray(0) => buffer21_nReadyArray_0,
	validArray(0) => buffer21_validArray_0,
	dataOutArray(0) => buffer21_dataOutArray_0
);

d_return0: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => d_return0_clk,
	rst => d_return0_rst,
	dataInArray(0) => d_return0_dataInArray_0,
	pValidArray(0) => d_return0_pValidArray_0,
	readyArray(0) => d_return0_readyArray_0,
	nReadyArray(0) => d_return0_nReadyArray_0,
	validArray(0) => d_return0_validArray_0,
	dataOutArray(0) => d_return0_dataOutArray_0
);

end0: entity work.end_node(arch) generic map (1,0,1,32,32)
port map (
	clk => end0_clk,
	rst => end0_rst,
	dataInArray(0) => end0_dataInArray_0,
	pValidArray(0) => end0_pValidArray_0,
	readyArray(0) => end0_readyArray_0,
	dataOutArray(0) => end0_dataOutArray_0,
	validArray(0) => end0_validArray_0,
	nReadyArray(0) => end0_nReadyArray_0
);

end behavioral; 
