m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Github/AocUfrr20202ERE/Code/curso-VHDL-FelipePfirmer/vhdl_and_gate/simulation/modelsim
Eand_gate
Z1 w1616434907
!i122 0
R0
Z2 8C:/Github/AocUfrr20202ERE/Code/curso-VHDL-FelipePfirmer/vhdl_and_gate/and_gate.vhd
Z3 FC:/Github/AocUfrr20202ERE/Code/curso-VHDL-FelipePfirmer/vhdl_and_gate/and_gate.vhd
l0
L2 1
VBg=An?:;N`:^4[BKLTLcI0
!s100 kI`e:>l76P0_S^z2B?N2S2
Z4 OV;C;2020.1;71
31
Z5 !s110 1616442897
!i10b 1
Z6 !s108 1616442897.000000
Z7 !s90 -reportprogress|300|-93|-work|work|C:/Github/AocUfrr20202ERE/Code/curso-VHDL-FelipePfirmer/vhdl_and_gate/and_gate.vhd|
!s107 C:/Github/AocUfrr20202ERE/Code/curso-VHDL-FelipePfirmer/vhdl_and_gate/and_gate.vhd|
!i113 1
Z8 o-93 -work work
Z9 tExplicit 1 CvgOpt 0
Amain
DEx4 work 8 and_gate 0 22 Bg=An?:;N`:^4[BKLTLcI0
!i122 0
l11
L10 4
Vk9?O_M3Wf^lMV1@bXO[U21
!s100 [nc4eHdWg67Fa`2zU7>g20
R4
31
R5
!i10b 1
R6
R7
Z10 !s107 C:/Github/AocUfrr20202ERE/Code/curso-VHDL-FelipePfirmer/vhdl_and_gate/and_gate.vhd|
!i113 1
R8
R9
