-- VHDL for IBM SMS ALD page 12.60.05.1
-- Title: NO BRANCH CONDITIONS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/12/2020 10:41:06 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_60_05_1_NO_BRANCH_CONDITIONS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_W_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_NOT_DIV_OVERFLOW:	 in STD_LOGIC;
		PS_OVERLAP_NO_BR_CND:	 in STD_LOGIC;
		PS_HIGH_OR_LOW:	 in STD_LOGIC;
		PS_S_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_HIGH:	 in STD_LOGIC;
		PS_T_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_SLASH_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_EQUAL:	 in STD_LOGIC;
		MS_EQUAL:	 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		PS_V_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_NOT_ZR_BAL_LATCH:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		PS_Z_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_NO_OVERFLOW:	 in STD_LOGIC;
		PS_COND_TEST_BRANCH_OP_CODE:	 in STD_LOGIC;
		MS_LOW:	 in STD_LOGIC;
		PS_U_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_CND_TEST_NO_BRANCH:	 out STD_LOGIC);
end ALD_12_60_05_1_NO_BRANCH_CONDITIONS;

architecture behavioral of ALD_12_60_05_1_NO_BRANCH_CONDITIONS is 

	signal OUT_3C_C: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_2E_F: STD_LOGIC;
	signal OUT_4F_NoPin: STD_LOGIC;
	signal OUT_4G_NoPin: STD_LOGIC;
	signal OUT_2G_P: STD_LOGIC;
	signal OUT_1G_K: STD_LOGIC;
	signal OUT_4H_NoPin: STD_LOGIC;
	signal OUT_2H_F: STD_LOGIC;
	signal OUT_1H_C: STD_LOGIC;
	signal OUT_5I_C: STD_LOGIC;
	signal OUT_4I_NoPin: STD_LOGIC;
	signal OUT_DOT_1G: STD_LOGIC;
	signal OUT_DOT_2H: STD_LOGIC;

begin

	OUT_3C_C <= NOT(PS_W_SYMBOL_OP_MODIFIER AND PS_NOT_DIV_OVERFLOW );
	OUT_2C_C <= NOT(OUT_3C_C );
	OUT_4D_NoPin <= NOT(PS_S_SYMBOL_OP_MODIFIER AND PS_HIGH_OR_LOW );
	OUT_5E_C <= NOT(MS_HIGH AND MS_EQUAL );
	OUT_4E_NoPin <= NOT(OUT_5E_C AND PS_T_SYMBOL_OP_MODIFIER );
	OUT_2E_F <= NOT(OUT_4D_NoPin AND OUT_4E_NoPin AND OUT_4F_NoPin );
	OUT_4F_NoPin <= NOT(PS_SLASH_SYMBOL_OP_MODIFIER AND PS_EQUAL );
	OUT_4G_NoPin <= NOT(PS_V_SYMBOL_OP_MODIFIER AND PS_NOT_ZR_BAL_LATCH );
	OUT_2G_P <= NOT(PS_1401_MODE );
	OUT_1G_K <= NOT(OUT_2G_P );
	OUT_4H_NoPin <= NOT(PS_Z_SYMBOL_OP_MODIFIER AND PS_NO_OVERFLOW );
	OUT_2H_F <= NOT(OUT_4G_NoPin AND OUT_4H_NoPin AND OUT_4I_NoPin );
	OUT_1H_C <= NOT(OUT_DOT_2H AND PS_LAST_INSN_RO_CYCLE AND PS_COND_TEST_BRANCH_OP_CODE );
	OUT_5I_C <= NOT(MS_EQUAL AND MS_LOW );
	OUT_4I_NoPin <= NOT(OUT_5I_C AND PS_U_SYMBOL_OP_MODIFIER );
	OUT_DOT_1G <= OUT_1G_K OR OUT_1H_C;
	OUT_DOT_2H <= OUT_2C_C OR PS_OVERLAP_NO_BR_CND OR OUT_2E_F OR OUT_2H_F;

	MS_CND_TEST_NO_BRANCH <= OUT_DOT_1G;


end;
