5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd slist3.3.vcd -o slist3.3.cdd -v slist3.3.v
3 0 $root $root NA 0 0 1
3 0 main main slist3.3.v 1 24 1
1 a 3 3000b 1 0 1 0 2 1 a
1 b 4 3000b 1 0 31 0 32 1 aa aa aa aa aa aa aa aa
3 1 main.foo main.foo slist3.3.v 7 12 1
