library ieee;
use ieee.std_logic_1164.all;

entity sensor is 
port (clkl,rst,echo: in std_logic;
       trig: out std_logic;
		 led: out std_logic);
end entity;

architecture arqsns of sensor is 
signal clkl1,clkl2,tr: std_logic;
begin 
u1: entity work.divf(arqdivf) generic map (25) port map(clk, clkl1);
u2: entity work.senal(arqsenal) port map(clk, clkl2);
u3: entity work.tigger(arqtrg) port map(clkl2, rst,echo,tr);
trig<=tr;
u4: entity work.contador(arqcnt) port map(echo,clkl1, tr,led);
end architecture;